<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: include/arch/arm/atmel/at91_sdramc.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('at91__sdramc_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">at91_sdramc.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="at91__sdramc_8h__dep__incl.png" border="0" usemap="#include_2arch_2arm_2atmel_2at91__sdramc_8hdep" alt=""/></div>
<map name="include_2arch_2arm_2atmel_2at91__sdramc_8hdep" id="include_2arch_2arm_2atmel_2at91__sdramc_8hdep">
<area shape="rect" id="node3" href="at91sam7se_8h.html" title="include/arch/arm/atmel/at91sam7se.h" alt="" coords="5,81,235,106"/><area shape="rect" id="node5" href="at91sam9260_8h.html" title="include/arch/arm/atmel/at91sam9260.h" alt="" coords="259,81,497,106"/><area shape="rect" id="node7" href="at91sam9g45_8h.html" title="include/arch/arm/atmel/at91sam9g45.h" alt="" coords="522,81,760,106"/><area shape="rect" id="node9" href="at91sam9xe_8h.html" title="include/arch/arm/atmel/at91sam9xe.h" alt="" coords="785,81,1015,106"/></map>
</div>
</div>
<p><a href="at91__sdramc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="member-group"></a>
SDRAM Controller Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gab6f1e102c03e11be1c40298ad5c7f7ec">SDRAMC_MR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gab6f1e102c03e11be1c40298ad5c7f7ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gae8df8e4ac7896f94cca5b1c6266123cc">SDRAMC_MR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_MR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gae8df8e4ac7896f94cca5b1c6266123cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaa4d44dd7539debc3fa9ff4ead6819438">SDRAMC_MODE</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Command mode mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaa4d44dd7539debc3fa9ff4ead6819438"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gae5178e65eb405e5e8ece166de36243ba">SDRAMC_MODE_NORMAL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal mode.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gae5178e65eb405e5e8ece166de36243ba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gad445388dac2ad3a9fe670347002f1a34">SDRAMC_MODE_NOP</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Issues a NOP command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gad445388dac2ad3a9fe670347002f1a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaad79d8d4f26c83c331d0c47950e855b1">SDRAMC_MODE_PRCGALL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Issues an "All Banks Precharge" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaad79d8d4f26c83c331d0c47950e855b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga7fe8ae8c5e5c38d2f3a699725932a746">SDRAMC_MODE_LMR</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Issues a "Load Mode Register" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga7fe8ae8c5e5c38d2f3a699725932a746"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c01817d17bc81f864c5737b2830e9bf">SDRAMC_MODE_RFSH</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Issues a "Auto Refresh" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c01817d17bc81f864c5737b2830e9bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaeec0de2c6d510299c98739ef572f5a9d">SDRAMC_MODE_EXT_LMR</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Issues a "Extended Load Mode Register" command when accessed.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaeec0de2c6d510299c98739ef572f5a9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaedb480f71ab594943e75a959db1cbe65">SDRAMC_MODE_DEEP</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters deep power down mode.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaedb480f71ab594943e75a959db1cbe65"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SDRAM Controller Refresh Timer Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gadb8bcc179aa22270a3902a685ac73716">SDRAMC_TR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh timer register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gadb8bcc179aa22270a3902a685ac73716"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gadc43790794b1b94846525cfc356032eb">SDRAMC_TR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_TR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh timer register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gadc43790794b1b94846525cfc356032eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga3caf79b4aa5049cc0f39776979a7236d">SDRAMC_COUNT</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh timer count mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga3caf79b4aa5049cc0f39776979a7236d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SDRAM Controller Configuration Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gac3e84f59e227e22a4371ae3c3659807c">SDRAMC_CR_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gac3e84f59e227e22a4371ae3c3659807c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gab19e147d581b987ef1aee331896ad70f">SDRAMC_CR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_CR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gab19e147d581b987ef1aee331896ad70f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga41d1871ba66ada646c848a6267586d96">SDRAMC_NC</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga41d1871ba66ada646c848a6267586d96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga6385ddd66c2ad61c72bc3006681b8f24">SDRAMC_NC_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga6385ddd66c2ad61c72bc3006681b8f24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga8cf461021f795137841715fea00c9fb9">SDRAMC_NC_9</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">9 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga8cf461021f795137841715fea00c9fb9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga635a8f04a5e0cd6ff8e727524831e63c">SDRAMC_NC_10</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">10 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga635a8f04a5e0cd6ff8e727524831e63c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga7917dd4e03507bb379339a75685fd126">SDRAMC_NC_11</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">11 column bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga7917dd4e03507bb379339a75685fd126"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaab1486a0eb80d3ad3d55f89d6d50aaf4">SDRAMC_NR</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaab1486a0eb80d3ad3d55f89d6d50aaf4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga6557932004ef886f015a3a0a246668b7">SDRAMC_NR_11</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">11 row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga6557932004ef886f015a3a0a246668b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaf9f7f6b14ba1e9e1055a1584b77d5ae0">SDRAMC_NR_12</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">12 row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaf9f7f6b14ba1e9e1055a1584b77d5ae0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga371493ef27b8e3d0ebd8d1a9b1c264de">SDRAMC_NR_13</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">13 row bits.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga371493ef27b8e3d0ebd8d1a9b1c264de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga4c19f8b5a65c2848701c699d971f7287">SDRAMC_NB</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4 banks.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga4c19f8b5a65c2848701c699d971f7287"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga023eb444f046acf0fb8c1ede9277d645">SDRAMC_CAS</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAS latency.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga023eb444f046acf0fb8c1ede9277d645"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga0590cb6872bc58ecb290aaba1661d595">SDRAMC_CAS_1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAS latency of 1 cycle.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga0590cb6872bc58ecb290aaba1661d595"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga06b8f2f72785cbe119ce2fef8bbf4f6b">SDRAMC_CAS_2</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAS latency of 2 cycles.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga06b8f2f72785cbe119ce2fef8bbf4f6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c4bbb3814de4420208403470a8f0546">SDRAMC_CAS_3</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAS latency of 3 cycles.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c4bbb3814de4420208403470a8f0546"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gad917ef70893e3a4767ff5ba2f642a7c0">SDRAMC_DBW</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit data bus.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gad917ef70893e3a4767ff5ba2f642a7c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga37130d21c1f262ea1251fc0c528f9f51">SDRAMC_TWR</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write recovery delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga37130d21c1f262ea1251fc0c528f9f51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga93df7cb783e8726cb08e719f0a86d596">SDRAMC_TWR_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write recovery delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga93df7cb783e8726cb08e719f0a86d596"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaa6a2c30b5be8bf05f8319b00cfea3751">SDRAMC_TRC</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Row cycle delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaa6a2c30b5be8bf05f8319b00cfea3751"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga3864edc7f7d9c7ff5961d3758077e536">SDRAMC_TRC_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Row cycle delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga3864edc7f7d9c7ff5961d3758077e536"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga9a58872c532a87940ea15f4f32bd3c96">SDRAMC_TRP</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Row precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga9a58872c532a87940ea15f4f32bd3c96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaa2f9c7cc86eef24910610da7a04fb0b2">SDRAMC_TRP_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Row precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaa2f9c7cc86eef24910610da7a04fb0b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga031563aa0cb24586bc1777c877a0fcfc">SDRAMC_TRCD</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Row to column delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga031563aa0cb24586bc1777c877a0fcfc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga4013c5c051cb0d7dc835a66355b307c2">SDRAMC_TRCD_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Row to column delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga4013c5c051cb0d7dc835a66355b307c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga06a82274956a34877008f404c272c15a">SDRAMC_TRAS</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Active to precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga06a82274956a34877008f404c272c15a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga7482e3b5c213dbfc836785bfa6f7865f">SDRAMC_TRAS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Active to precharge delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga7482e3b5c213dbfc836785bfa6f7865f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga56edc6e74b5b7c34ea555aff21558464">SDRAMC_TXSR</a>&#160;&#160;&#160;0xF0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit self refresh to active delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga56edc6e74b5b7c34ea555aff21558464"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga81801580c9eea850ebdef539bbf8f3c9">SDRAMC_TXSR_LSB</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit self refresh to active delay.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga81801580c9eea850ebdef539bbf8f3c9"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SDRAM Controller Low Power Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaf20af4fc1521a0da02d9fe42983c71dd">SDRAMC_SRR_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Self refresh register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaf20af4fc1521a0da02d9fe42983c71dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gae79d987aa26eb3cbd9080146d40dc933">SDRAMC_SRR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_SRR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Self refresh register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gae79d987aa26eb3cbd9080146d40dc933"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gac18d6214cac79c7907be08dc6b522f8d">SDRAMC_SRCB</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Self refresh command bit.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gac18d6214cac79c7907be08dc6b522f8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaa77f21076b8ed169dff990686765eec3">SDRAMC_LPR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low power register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaa77f21076b8ed169dff990686765eec3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga3a243e1caab53095fab702dfa4cec1d1">SDRAMC_LPR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_LPR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low power register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga3a243e1caab53095fab702dfa4cec1d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga4420bb57579a604c108666776beb595a">SDRAMC_LPCB</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low power configuration mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga4420bb57579a604c108666776beb595a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gab021bef8c041d034b45b596dcd65b46f">SDRAMC_LPCB_DISABLE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low power feature disabled.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gab021bef8c041d034b45b596dcd65b46f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaf0517797835e2d329fe6f63031525c15">SDRAMC_LPCB_SELF_REFRESH</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable self refresh.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaf0517797835e2d329fe6f63031525c15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaa31c8a7ba02aaac588d0f367a753e755">SDRAMC_LPCB_POWER_DOWN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Issues a "Power Down" command when accessed..  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaa31c8a7ba02aaac588d0f367a753e755"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga3e8eb53f6c36a847b7f72b79fbac634a">SDRAMC_LPCB_DEEP_POWER_DOWN</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters deep power down mode.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga3e8eb53f6c36a847b7f72b79fbac634a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga920727b5ec9d837327b3c684f9e9aa82">SDRAMC_PASR</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Partial array self-refresh mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga920727b5ec9d837327b3c684f9e9aa82"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga9f1f6de02f0dadd502501d275a52e481">SDRAMC_PASR_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Partial array self-refresh LSB.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga9f1f6de02f0dadd502501d275a52e481"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gae8f64c1fff77e3417641b38e81521b55">SDRAMC_TCSR</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature compensated self-refresh mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gae8f64c1fff77e3417641b38e81521b55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c1ae76829d4feac8c9ec64738a9c18c">SDRAMC_TCSR_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature compensated self-refresh LSB.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c1ae76829d4feac8c9ec64738a9c18c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga8ed907d20e4a1162f2ba6aa7967071cf">SDRAMC_DS</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive strength mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga8ed907d20e4a1162f2ba6aa7967071cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c21e9750410e3a43e5ca367f3f58194">SDRAMC_DS_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive strength LSB.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5c21e9750410e3a43e5ca367f3f58194"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga13177295dd97f99c892b70459ae7b916">SDRAMC_TIMEOUT</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of time to define when low-power mode is enabled.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga13177295dd97f99c892b70459ae7b916"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga7cc599a8aede4f0ffdae70e0a764a425">SDRAMC_TIMEOUT_0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate immediately.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga7cc599a8aede4f0ffdae70e0a764a425"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaae30f59d58947fb16619c29734d327e2">SDRAMC_TIMEOUT_64</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate after 64 clock cycles after the end of the last transfer.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaae30f59d58947fb16619c29734d327e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5001cf269a7f1b4eeab96e51a7e13059">SDRAMC_TIMEOUT_128</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate after 64 clock cycles after the end of the last transfer.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5001cf269a7f1b4eeab96e51a7e13059"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SDRAM Controller Interrupt Registers</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gac471f0a7947996563734d32c7ceef169">SDRAMC_IER_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gac471f0a7947996563734d32c7ceef169"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga1f5f5824608a6769039bee236da49770">SDRAMC_IER</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga1f5f5824608a6769039bee236da49770"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaa7d7859bdb5594db00a395a1f64e26f3">SDRAMC_IDR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaa7d7859bdb5594db00a395a1f64e26f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5459f709e429db4cff3c7bac837c5c0e">SDRAMC_IDR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5459f709e429db4cff3c7bac837c5c0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gadf2dfece74af141cc4162821e69ed14d">SDRAMC_IMR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gadf2dfece74af141cc4162821e69ed14d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gadbb83c11677d29a3a57b340feb5c2e24">SDRAMC_IMR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gadbb83c11677d29a3a57b340feb5c2e24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga54802a57defe184facd8d29c89927792">SDRAMC_ISR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga54802a57defe184facd8d29c89927792"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gaafc945fddf7367b9a88780bdbd89b087">SDRAMC_ISR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_ISR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gaafc945fddf7367b9a88780bdbd89b087"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga51b18e19b083f86711d368564b2f44c7">SDRAMC_RES</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Refresh error status.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga51b18e19b083f86711d368564b2f44c7"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SDRAM Controller Memory Device Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga4361f0ed085f1453b44eae142f95c85c">SDRAMC_MDR_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory device register offset.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga4361f0ed085f1453b44eae142f95c85c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gada4ebe021f440e25204db4234fa1eb1c">SDRAMC_MDR</a>&#160;&#160;&#160;(SDRAMC_BASE + SDRAMC_MDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory device register address.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gada4ebe021f440e25204db4234fa1eb1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga14237ecace9e468aa7912b5c7fd4bb8d">SDRAMC_MD</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory device type mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga14237ecace9e468aa7912b5c7fd4bb8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga14237ecace9e468aa7912b5c7fd4bb8d">SDRAMC_MD</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory device type mask.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga14237ecace9e468aa7912b5c7fd4bb8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#gae37a6adc12738fd367611ed6ea3600d1">SDRAMC_MD_SDRAM</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#gae37a6adc12738fd367611ed6ea3600d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sdramc.html#ga5b2fa28f34918babc85a0d567e5d34b8">SDRAMC_MD_LPSDRAM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low power SDRAM.  <a href="group__xg_nut_arch_arm_at91_sdramc.html#ga5b2fa28f34918babc85a0d567e5d34b8"></a><br/></td></tr>
</table>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="at91__sdramc_8h.html">at91_sdramc.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
