{
    "nl": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/43-openroad-detailedrouting/spi_adc.nl.v",
    "pnl": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/43-openroad-detailedrouting/spi_adc.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/47-odb-reportdisconnectedpins/spi_adc.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/47-odb-reportdisconnectedpins/spi_adc.odb",
    "sdc": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/43-openroad-detailedrouting/spi_adc.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/12-openroad-staprepnr/nom_tt_025C_1v80/spi_adc__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/12-openroad-staprepnr/nom_ss_100C_1v60/spi_adc__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/12-openroad-staprepnr/nom_ff_n40C_1v95/spi_adc__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/05-yosys-jsonheader/spi_adc.h.json",
    "vh": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/28-odb-writeverilogheader/spi_adc.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 747,
        "design__instance__area": 7124.33,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 6.92897e-05,
        "power__switching__total": 2.20339e-05,
        "power__leakage__total": 4.17165e-09,
        "power__total": 9.13278e-05,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.752344,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.25234,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31272,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 59.3112,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31272,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 97.1122,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 272,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 18,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6482682352194061,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5318541868565355,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 59.00253963524066,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.531854,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 92.739174,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 102,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 18,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.30745140636950513,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.0055407069389718155,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 59.44613147772132,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.005541,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 97.972275,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.752344,
        "clock__skew__worst_setup": 1.25234,
        "timing__hold__ws": 0.31272,
        "timing__setup__ws": 59.3112,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.31272,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 97.1122,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 128.415 139.135",
        "design__core__bbox": "5.52 10.88 122.82 127.84",
        "design__io": 27,
        "design__die__area": 17867,
        "design__core__area": 13719.4,
        "design__instance__count__stdcell": 747,
        "design__instance__area__stdcell": 7124.33,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.519289,
        "design__instance__utilization__stdcell": 0.519289,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:inverter": 18,
        "design__instance__count__class:sequential_cell": 138,
        "design__instance__count__class:multi_input_combinational_cell": 281,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 86,
        "design__instance__count__class:tap_cell": 180,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 10961.1,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 113,
        "design__instance__count__class:clock_buffer": 9,
        "design__instance__count__class:clock_inverter": 6,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 49,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 567,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 154,
        "route__wirelength__iter:1": 12524,
        "route__drc_errors__iter:2": 38,
        "route__wirelength__iter:2": 12468,
        "route__drc_errors__iter:3": 54,
        "route__wirelength__iter:3": 12464,
        "route__drc_errors__iter:4": 6,
        "route__wirelength__iter:4": 12467,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 12458,
        "route__drc_errors": 0,
        "route__wirelength": 12458,
        "route__vias": 3783,
        "route__vias__singlecut": 3783,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 184.72
    }
}