<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/MachineRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/MachineRegisterInfo.h -----------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the MachineRegisterInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_MACHINEREGISTERINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_MACHINEREGISTERINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IndexedMap_8h.html">llvm/ADT/IndexedMap.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PointerUnion_8h.html">llvm/ADT/PointerUnion.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringSet_8h.html">llvm/ADT/StringSet.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBundle_8h.html">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>PSetIterator;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// Convenient type to represent either a register class or a register bank.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span><span class="keyword">using</span> <a class="code" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> =</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">   47</a></span>&#160;    <a class="code" href="classllvm_1_1PointerUnion.html">PointerUnion&lt;const TargetRegisterClass *, const RegisterBank *&gt;</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/// MachineRegisterInfo - Keep track of information for virtual and physical</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/// registers, including vreg register classes, use/def chains for registers,</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/// etc.</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html">   52</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">   54</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#aa298b1ba966744c7b6d19d8b0db3866d">~Delegate</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">MRI_NoteNewVirtualRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) = 0;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  };</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *TheDelegate = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// True if subregister liveness is tracked.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> TracksSubRegLiveness;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// VRegInfo - Information we keep for each virtual register.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// Each element in this list contains the register class of the vreg and the</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// start of the use/def list for the register.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;std::pair&lt;RegClassOrRegBank, MachineOperand *&gt;</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;             <a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a>&gt;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <a class="code" href="structllvm_1_1VRegInfo.html">VRegInfo</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// Map for recovering vreg name from vreg number.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// This map is used by the MIR Printer.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;std::string, VirtReg2IndexFunctor&gt;</a> VReg2Name;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// StringSet that is used to unique vreg names.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1StringSet.html">StringSet&lt;&gt;</a> VRegNames;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// The flag is true upon \p UpdatedCSRs initialization</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// and false otherwise.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> IsUpdatedCSRsInitialized;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// Contains the updated callee saved register list.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// As opposed to the static list defined in register info,</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// all registers that were disabled are removed from the list.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MCPhysReg, 16&gt;</a> UpdatedCSRs;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// RegAllocHints - This vector records register allocation hints for</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// virtual registers. For each virtual register, it keeps a pair of hint</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// type and hints vector making up the allocation hints. Only the first</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// hint may be target specific, and in that case this is reflected by the</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// first member of the pair being non-zero. If the hinted register is</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// virtual, it means the allocator should prefer the physical register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// allocated to it if any.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;std::pair&lt;unsigned, SmallVector&lt;unsigned, 4&gt;</a>&gt;,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;             <a class="code" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a>&gt; RegAllocHints;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// PhysRegUseDefLists - This is an array of the head of the use/def list for</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// physical registers.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  std::unique_ptr&lt;MachineOperand *[]&gt; PhysRegUseDefLists;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// getRegUseDefListHead - Return the head pointer for the register use/def</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// list for the specified virtual or physical register.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;getRegUseDefListHead(<a class="code" href="classllvm_1_1Register.html">Register</a> RegNo) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (RegNo.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">return</span> VRegInfo[RegNo.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].second;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">return</span> PhysRegUseDefLists[RegNo.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()];</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *getRegUseDefListHead(<a class="code" href="classllvm_1_1Register.html">Register</a> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">if</span> (RegNo.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="keywordflow">return</span> VRegInfo[RegNo.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].second;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">return</span> PhysRegUseDefLists[RegNo.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()];</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// Get the next element in the use-def chain.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *getNextOperandForReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;This is not a register operand!&quot;</span>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> MO-&gt;Contents.Reg.Next;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// UsedPhysRegMask - Additional used physregs including aliases.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// This bit vector represents all the registers clobbered by function calls.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> UsedPhysRegMask;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// ReservedRegs - This is a bit vector of reserved registers.  The target</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// may change its mind about which registers should be reserved.  This</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// vector is the frozen set of reserved registers when register allocation</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// started.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> ReservedRegs;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1IndexedMap.html">VRegToTypeMap</a> = <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;LLT, VirtReg2IndexFunctor&gt;</a>;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// Map generic virtual registers to their low-level type.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">VRegToTypeMap</a> VRegToType;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// Keep track of the physical registers that are live in to the function.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// Live in values are typically arguments in registers.  LiveIn values are</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// allowed to have virtual registers associated with them, stored in the</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// second element.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  std::vector&lt;std::pair&lt;unsigned, unsigned&gt;&gt; LiveIns;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad1020f860881156caff3f67b8d741520">operator=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">  153</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">  157</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Ensure another delegate does not take over unless the current</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// delegate first unattaches itself. If we ever need to multicast</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// notifications, we will need to change to using a list.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TheDelegate == delegate &amp;&amp;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;           <span class="stringliteral">&quot;Only the current delegate can perform reset!&quot;</span>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    TheDelegate = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">  166</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(delegate &amp;&amp; !TheDelegate &amp;&amp;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;           <span class="stringliteral">&quot;Attempted to set delegate to null, or to change it without &quot;</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;           <span class="stringliteral">&quot;first resetting it!&quot;</span>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    TheDelegate = delegate;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// Function State</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// isSSA - Returns true when the machine function is in SSA form. Early</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// passes require the machine function to be in SSA form where every virtual</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// register has a single defining instruction.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// The TwoAddressInstructionPass and PHIElimination passes take the machine</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// function out of SSA form when they introduce multiple defs per virtual</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">  185</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">MachineFunctionProperties::Property::IsSSA</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  }</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// leaveSSA - Indicates that the machine function is no longer in SSA form.</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">  191</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a>() {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#ab2b9bfd6814c12d301d3af702e28fb15">reset</a>(<a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">MachineFunctionProperties::Property::IsSSA</a>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// tracksLiveness - Returns true when tracking register liveness accurately.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// (see MachineFUnctionProperties::Property description for details)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">  197</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">MachineFunctionProperties::Property::TracksLiveness</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// invalidateLiveness - Indicates that register liveness is no longer being</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// tracked accurately.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// This should be called by late passes that invalidate the liveness</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// information.</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">  207</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a>() {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#ab2b9bfd6814c12d301d3af702e28fb15">reset</a>(</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">MachineFunctionProperties::Property::TracksLiveness</a>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// Returns true if liveness for register class @p RC should be tracked at</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// the subregister level.</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">  214</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a>() &amp;&amp; RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a4214f202c6a3b5b3933489a6edc49b6b">  217</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4214f202c6a3b5b3933489a6edc49b6b">shouldTrackSubRegLiveness</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>() &amp;&amp; <span class="stringliteral">&quot;Must pass a VReg&quot;</span>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a>(*<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(VReg));</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">  221</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">return</span> TracksSubRegLiveness;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// Register Info</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// Returns true if the updated CSR list was initialized and false otherwise.</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">  230</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">isUpdatedCSRsInitialized</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsUpdatedCSRsInitialized; }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// Disables the register from the list of CSRs.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// I.e. the register will not appear as part of the CSR mask.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// \see UpdatedCalleeSavedRegs.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">disableCalleeSavedRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// Returns list of callee saved registers.</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// The function returns the updated CSR list (after taking into account</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// registers that are disabled from the CSR list).</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// Sets the updated Callee Saved Registers list.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// Notice that it will override ant previously disabled/saved CSRs.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">setCalleeSavedRegs</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> CSRs);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">// Strictly for use by MachineInstr.cpp.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// Strictly for use by MachineInstr.cpp.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// Strictly for use by MachineInstr.cpp.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <span class="keywordtype">unsigned</span> NumOps);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// Verify the sanity of the use list for Reg.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">verifyUseList</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// Verify the use list of all registers.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  /// reg_begin/reg_end - Provide iteration support to walk over all definitions</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// and uses of a register within the MachineFunction that corresponds to this</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// MachineRegisterInfo object.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> Uses, <span class="keywordtype">bool</span> Defs, <span class="keywordtype">bool</span> SkipDebug,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;           <span class="keywordtype">bool</span> ByOperand, <span class="keywordtype">bool</span> ByInstr, <span class="keywordtype">bool</span> ByBundle&gt;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">  266</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> Uses, <span class="keywordtype">bool</span> Defs, <span class="keywordtype">bool</span> SkipDebug,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;           <span class="keywordtype">bool</span> ByOperand, <span class="keywordtype">bool</span> ByInstr, <span class="keywordtype">bool</span> ByBundle&gt;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">  269</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// Make it a friend so it can access getNextOperandForReg().</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>&gt;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>, <span class="keywordtype">bool</span>&gt;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">  275</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_iterator</a> =</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">  280</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true, true, false, true, false, false&gt;</a>;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">  281</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">reg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">  284</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>(<span class="keyword">nullptr</span>); }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">  286</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;reg_iterator&gt;</a>  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">reg_operands</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">reg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>());</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// of the specified register, stepping by MachineInstr.</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_instr_iterator</a> =</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">  293</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;</a>;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">  294</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">reg_instr_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  }</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">  297</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a>() {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;reg_instr_iterator&gt;</a></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af175e7bc585ea589ad3f96c697f9c809">  302</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af175e7bc585ea589ad3f96c697f9c809">reg_instructions</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">reg_instr_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a>());</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// of the specified register, stepping by bundle.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_bundle_iterator</a> =</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">  309</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;</a>;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6cff3c597580f6b1c47884417a2d3d77">  310</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_bundle_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6cff3c597580f6b1c47884417a2d3d77">reg_bundle_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">  313</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_bundle_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a>() {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a22f30c1dced3803334130b1f4c78408a">  317</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;reg_bundle_iterator&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a22f30c1dced3803334130b1f4c78408a">reg_bundles</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6cff3c597580f6b1c47884417a2d3d77">reg_bundle_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a>());</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  }</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// reg_empty - Return true if there are no instructions using or defining the</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// specified register (it may be live-in).</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a310d01c7a2bd9b4a4f81dc4ce5019405">  323</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a310d01c7a2bd9b4a4f81dc4ce5019405">reg_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">reg_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a>(); }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// of the specified register, skipping those marked as Debug.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_nodbg_iterator</a> =</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">  328</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true, true, true, true, false, false&gt;</a>;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">  329</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">reg_nodbg_begin</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  }</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">  332</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">reg_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>() {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;reg_nodbg_iterator&gt;</a></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">  337</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">reg_nodbg_operands</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">reg_nodbg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>());</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  /// reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// all defs and uses of the specified register, stepping by MachineInstr,</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// skipping those marked as Debug.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_instr_nodbg_iterator</a> =</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">  345</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;</a>;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8a52157fb868bfb5fbbeddced828bb50">  346</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_instr_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8a52157fb868bfb5fbbeddced828bb50">reg_instr_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">  349</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_instr_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a>() {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;reg_instr_nodbg_iterator&gt;</a></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a490fc15ee74690747d125eec8748f82d">  354</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a490fc15ee74690747d125eec8748f82d">reg_nodbg_instructions</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8a52157fb868bfb5fbbeddced828bb50">reg_instr_nodbg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a>());</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// all defs and uses of the specified register, stepping by bundle,</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// skipping those marked as Debug.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_bundle_nodbg_iterator</a> =</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">  362</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;</a>;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aea027230315fae8256940378f249ef94">  363</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_bundle_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aea027230315fae8256940378f249ef94">reg_bundle_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  }</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">  366</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">reg_bundle_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a>() {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;reg_bundle_nodbg_iterator&gt;</a></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a19681236f116779d6fa5def008238375">  371</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a19681236f116779d6fa5def008238375">reg_nodbg_bundles</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aea027230315fae8256940378f249ef94">reg_bundle_nodbg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a>());</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  }</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// reg_nodbg_empty - Return true if the only instructions using or defining</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// Reg are Debug instructions.</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">  377</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">reg_nodbg_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a>();</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  }</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  /// def_iterator/def_begin/def_end - Walk all defs of the specified register.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">def_iterator</a> =</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">  383</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;false, true, false, true, false, false&gt;</a>;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">  384</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">def_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">  387</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">def_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>(<span class="keyword">nullptr</span>); }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a496c6cc53735fa707c7e3d40d8596bc7">  389</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;def_iterator&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a496c6cc53735fa707c7e3d40d8596bc7">def_operands</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>());</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  /// def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">  /// specified register, stepping by MachineInst.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_instr_iterator</a> =</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">  396</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;</a>;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">  397</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  }</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">  400</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>() {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;def_instr_iterator&gt;</a></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a1296be6b320f6245df7185e7f83bfc32">  405</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1296be6b320f6245df7185e7f83bfc32">def_instructions</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a>());</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// specified register, stepping by bundle.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_bundle_iterator</a> =</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">  412</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;</a>;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aedd0ab6802e5324f233f8ce78f1b285d">  413</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_bundle_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aedd0ab6802e5324f233f8ce78f1b285d">def_bundle_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  }</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">  416</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">def_bundle_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a>() {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab08cf287735ad25dc812b12a6cb36c94">  420</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;def_bundle_iterator&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab08cf287735ad25dc812b12a6cb36c94">def_bundles</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aedd0ab6802e5324f233f8ce78f1b285d">def_bundle_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a>());</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// def_empty - Return true if there are no instructions defining the</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// specified register (it may be live-in).</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">  426</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>(); }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">  428</a></span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">getVRegName</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">return</span> VReg2Name.<a class="code" href="classllvm_1_1IndexedMap.html#add00e0965c4505d133b41bb4223e10e6">inBounds</a>(Reg) ? <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(VReg2Name[Reg]) : <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">  432</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">insertVRegByName</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Name.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>() || VRegNames.<a class="code" href="classllvm_1_1StringMap.html#a49e68e4c86fe0b96c633adea0c366d74">find</a>(Name) == VRegNames.<a class="code" href="classllvm_1_1StringMap.html#a16e5eaf2df56249e87019be23ee07695">end</a>()) &amp;&amp;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;           <span class="stringliteral">&quot;Named VRegs Must be Unique.&quot;</span>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">if</span> (!Name.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>()) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      VRegNames.<a class="code" href="classllvm_1_1StringSet.html#aeecfbe7da09b49df8ca0a565005767aa">insert</a>(Name);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      VReg2Name.<a class="code" href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">grow</a>(Reg);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      VReg2Name[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] = Name.<a class="code" href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">str</a>();</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// Return true if there is exactly one operand defining the specified</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">  444</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">hasOneDef</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">def_iterator</a> DI = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(RegNo);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span> (DI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>())</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">return</span> ++DI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// use_iterator/use_begin/use_end - Walk all uses of the specified register.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_iterator</a> =</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">  453</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true, false, false, true, false, false&gt;</a>;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">  454</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  }</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">  457</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>() { <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>(<span class="keyword">nullptr</span>); }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">  459</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;use_iterator&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">use_operands</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>());</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  }</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// specified register, stepping by MachineInstr.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_iterator</a> =</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">  466</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;</a>;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">  467</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  }</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">  470</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>() {</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;use_instr_iterator&gt;</a></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">  475</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a>());</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  /// use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">  /// specified register, stepping by bundle.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_bundle_iterator</a> =</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">  482</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;</a>;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af1e6b16f8652a8def68255c956a1bebb">  483</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_bundle_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af1e6b16f8652a8def68255c956a1bebb">use_bundle_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">  486</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_bundle_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a>() {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#af3f9bb6d714ee76928314f4bb31bf08d">  490</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;use_bundle_iterator&gt;</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af3f9bb6d714ee76928314f4bb31bf08d">use_bundles</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af1e6b16f8652a8def68255c956a1bebb">use_bundle_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a>());</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  /// use_empty - Return true if there are no instructions using the specified</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">  496</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">use_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// hasOneUse - Return true if there is exactly one instruction using the</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  /// specified register.</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">  500</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_iterator</a> UI = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(RegNo);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">if</span> (UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>())</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">return</span> ++UI == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>();</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">  /// use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  /// specified register, skipping those marked as Debug.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_nodbg_iterator</a> =</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">  510</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator&lt;true, false, true, true, false, false&gt;</a>;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">  511</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">use_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  }</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">  514</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">use_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>() {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;use_nodbg_iterator&gt;</a></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#afc02eef5ad3d36de1dd5c4799348b5ee">  519</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afc02eef5ad3d36de1dd5c4799348b5ee">use_nodbg_operands</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">use_nodbg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>());</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  /// use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  /// all uses of the specified register, stepping by MachineInstr, skipping</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  /// those marked as Debug.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_nodbg_iterator</a> =</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">  527</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;</a>;</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">  528</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">use_instr_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  }</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">  531</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_instr_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a>() {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;use_instr_nodbg_iterator&gt;</a></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a60a9dd675392e7290cd450d4aabc99d7">  536</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60a9dd675392e7290cd450d4aabc99d7">use_nodbg_instructions</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">use_instr_nodbg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a>());</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  }</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  /// use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  /// all uses of the specified register, stepping by bundle, skipping</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">  /// those marked as Debug.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_bundle_nodbg_iterator</a> =</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">  544</a></span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;</a>;</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac26195c19fad506e63d768d04197d498">  545</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_bundle_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac26195c19fad506e63d768d04197d498">use_bundle_nodbg_begin</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>(getRegUseDefListHead(RegNo));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  }</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">  548</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">use_bundle_nodbg_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a>() {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keyword">inline</span> <a class="code" href="classllvm_1_1iterator__range.html">iterator_range&lt;use_bundle_nodbg_iterator&gt;</a></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab6bd4e1c6f44caf846330f094255a378">  553</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab6bd4e1c6f44caf846330f094255a378">use_nodbg_bundles</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac26195c19fad506e63d768d04197d498">use_bundle_nodbg_begin</a>(Reg), <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a>());</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">  /// use_nodbg_empty - Return true if there are no non-Debug instructions</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">  /// using the specified register.</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">  559</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">use_nodbg_begin</a>(RegNo) == <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a>();</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">  /// hasOneNonDBGUse - Return true if there is exactly one non-Debug</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  /// use of the specified register.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(<span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">  /// hasOneNonDBGUse - Return true if there is exactly one non-Debug</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">  /// instruction using the specified register. Said instruction may have</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">  /// multiple uses.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">hasOneNonDBGUser</a>(<span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// replaceRegWith - Replace all instances of FromReg with ToReg in the</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  /// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  /// except that it also changes any definitions of the register as well.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  /// Note that it is usually necessary to first constrain ToReg&#39;s register</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  /// class and register bank to match the FromReg constraints using one of the</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// methods:</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  ///   constrainRegClass(ToReg, getRegClass(FromReg))</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  ///   constrainRegAttrs(ToReg, FromReg)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  ///   RegisterBankInfo::constrainGenericRegister(ToReg,</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">  ///       *MRI.getRegClass(FromReg), MRI)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  /// These functions will return a falsy result if the virtual registers have</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  /// incompatible constraints.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">  /// Note that if ToReg is a physical register the function will replace and</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">  /// apply sub registers to ToReg in order to obtain a final/proper physical</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a>(<span class="keywordtype">unsigned</span> FromReg, <span class="keywordtype">unsigned</span> ToReg);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">  /// getVRegDef - Return the machine instr that defines the specified virtual</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">  /// register or null if none is found.  This assumes that the code is in SSA</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">  /// form, so there should only be one definition.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">  /// getUniqueVRegDef - Return the unique machine instr that defines the</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">  /// specified virtual register or null if none is found.  If there are</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">  /// multiple definitions or no definition, return null.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  /// clearKillFlags - Iterate over all the uses of the given register and</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">  /// clear the kill flag from the MachineOperand. This function is used by</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// optimization passes which extend register lifetimes and need only</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// preserve conservative kill flag information.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">dumpUses</a>(<span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">  /// Returns true if PhysReg is unallocatable and constant throughout the</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">  /// function. Writing to a constant register has no effect.</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">isConstantPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  /// Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">  /// returns true. This is a utility member function.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">isCallerPreservedOrConstPhysReg</a>(<span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  /// Get an iterator over the pressure sets affected by the given physical or</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  /// virtual register. If RegUnit is physical, it must be a register unit (from</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  /// MCRegUnitIterator).</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="comment">// Virtual Register Info</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  /// Return the register class of the specified virtual register.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">  /// This shouldn&#39;t be used directly unless \p Reg has a register class.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">  /// \see getRegClassOrNull when this might happen.</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">  631</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRegInfo[Reg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].first.is&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;() &amp;&amp;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;           <span class="stringliteral">&quot;Register class not set, wrong accessor&quot;</span>);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">return</span> VRegInfo[Reg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].first.get&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  }</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  /// Return the register class of \p Reg, or null if Reg has not been assigned</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">  /// a register class yet.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">  /// \note A null register class can only happen when these two</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">  /// conditions are met:</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">  /// 1. Generic virtual registers are created.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// 2. The machine function has not completely been through the</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">  ///    instruction selection process.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">  /// None of this condition is possible without GlobalISel for now.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">  /// In other words, if GlobalISel is not used or if the query happens after</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">  /// the select pass, using getRegClass is safe.</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">  648</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;Val = VRegInfo[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">return</span> Val.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">  /// Return the register bank of \p Reg, or null if Reg has not been assigned</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">  /// a register bank or has been assigned a register class.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">  /// \note It is possible to get the register bank from the register class via</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">  /// RegisterBankInfo::getRegBankFromRegClass.</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">  657</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;Val = VRegInfo[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">return</span> Val.<a class="code" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">  /// Return the register bank or register class of \p Reg.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">  /// \note Before the register bank gets assigned (i.e., before the</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  /// RegBankSelect pass) \p Reg may not have either.</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">  665</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> VRegInfo[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  /// setRegClass - Set the register class of the specified virtual register.</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">  /// Set the register bank to \p RegBank for \p Reg.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">  675</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">setRegClassOrRegBank</a>(<span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RCOrRB){</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    VRegInfo[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>].first = RCOrRB;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">  /// constrainRegClass - Constrain the register class of the specified virtual</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  /// register to be a common subclass of RC and the current register class,</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  /// but only if the new class has at least MinNumRegs registers.  Return the</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">  /// new register class, or NULL if no such class exists.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">  /// This should only be used when the constraint is known to be trivial, like</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">  /// GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// \note Assumes that the register has a register class assigned.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">  /// Use RegisterBankInfo::constrainGenericRegister in GlobalISel&#39;s</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">  /// InstructionSelect pass and constrainRegAttrs in every other pass,</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">  /// including non-select passes of GlobalISel, instead.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(<span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                               <span class="keywordtype">unsigned</span> MinNumRegs = 0);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  /// Constrain the register class or the register bank of the virtual register</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  /// \p Reg (and low-level type) to be a common subclass or a common bank of</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  /// both registers provided respectively (and a common low-level type). Do</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">  /// nothing if any of the attributes (classes, banks, or low-level types) of</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  /// the registers are deemed incompatible, or if the resulting register will</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">  /// have a class smaller than before and of size less than \p MinNumRegs.</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">  /// Return true if such register attributes exist, false otherwise.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  /// \note Use this method instead of constrainRegClass and</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">  /// RegisterBankInfo::constrainGenericRegister everywhere but SelectionDAG</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  /// ISel / FastISel and GlobalISel&#39;s InstructionSelect pass respectively.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">constrainRegAttrs</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> ConstrainingReg,</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                         <span class="keywordtype">unsigned</span> MinNumRegs = 0);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  /// recomputeRegClass - Try to find a legal super-class of Reg&#39;s register</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  /// class that still satisfies the constraints from the instructions using</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">  /// Reg.  Returns true if Reg was upgraded.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  /// This method can be used after constraints have been removed from a</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">  /// virtual register, for example after removing instructions or splitting</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">  /// the live range.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">recomputeRegClass</a>(<span class="keywordtype">unsigned</span> Reg);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  /// createVirtualRegister - Create and return a new virtual register in the</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  /// function with the specified register class.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass,</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a> = <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  /// Create and return a new virtual register in the function with the same</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">  /// attributes as the given register.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">cloneVirtualRegister</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a> = <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">  /// Get the low-level type of \p Reg or LLT{} if Reg is not a generic</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">  /// (target independent) virtual register.</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">  729</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; VRegToType.<a class="code" href="classllvm_1_1IndexedMap.html#add00e0965c4505d133b41bb4223e10e6">inBounds</a>(Reg))</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="keywordflow">return</span> VRegToType[Reg];</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a>{};</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  /// Set the low-level type of \p VReg to \p Ty.</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(<span class="keywordtype">unsigned</span> VReg, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">  /// Create and return a new generic virtual register with low-level</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">  /// type \p Ty.</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a> = <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">  /// Remove all types associated to virtual registers (after instruction</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  /// selection and constraining of all generic virtual registers).</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">clearVirtRegTypes</a>();</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">  /// Creates a new virtual register that has no register class, register bank</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">  /// or size assigned yet. This is only allowed to be used</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">  /// temporarily while constructing machine instructions. Most operations are</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">  /// undefined on an incomplete register until one of setRegClass(),</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">  /// setRegBank() or setSize() has been called on it.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">createIncompleteVirtualRegister</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a> = <span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">  /// getNumVirtRegs - Return the number of virtual registers created.</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">  754</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> VRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#a0ab3774b84ae7022216d40470cc59ecb">size</a>(); }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// clearVirtRegs - Remove all virtual registers (after physreg assignment).</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a>();</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">  /// setRegAllocationHint - Specify a register allocation hint for the</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">  /// specified virtual register. This is typically used by target, and in case</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  /// of an earlier hint it will be overwritten.</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">  762</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(<span class="keywordtype">unsigned</span> VReg, <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Type.html">Type</a>, <span class="keywordtype">unsigned</span> PrefReg) {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg));</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    RegAllocHints[VReg].first  = <a class="code" href="ItaniumDemangle_8h.html#a88ee8e4eea43084bd8964682683da88caa1fa27779242b4902f7ae3bdd5c6d508">Type</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    RegAllocHints[VReg].second.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    RegAllocHints[VReg].second.push_back(PrefReg);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  }</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">  /// addRegAllocationHint - Add a register allocation hint to the hints</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">  /// vector for VReg.</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aff8c24566f38978fcc22e831bf96a2cb">  771</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aff8c24566f38978fcc22e831bf96a2cb">addRegAllocationHint</a>(<span class="keywordtype">unsigned</span> VReg, <span class="keywordtype">unsigned</span> PrefReg) {</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg));</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    RegAllocHints[VReg].second.push_back(PrefReg);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  /// Specify the preferred (target independent) register allocation hint for</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  /// the specified virtual register.</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">  778</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">setSimpleHint</a>(<span class="keywordtype">unsigned</span> VReg, <span class="keywordtype">unsigned</span> PrefReg) {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a>(VReg, <span class="comment">/*Type=*/</span>0, PrefReg);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a81fd0dc0cbc3134b6d267fe5d471f8fa">  782</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a81fd0dc0cbc3134b6d267fe5d471f8fa">clearSimpleHint</a>(<span class="keywordtype">unsigned</span> VReg) {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (RegAllocHints[VReg].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a> == 0 &amp;&amp;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;            <span class="stringliteral">&quot;Expected to clear a non-target hint!&quot;</span>);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    RegAllocHints[VReg].second.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  }</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  /// getRegAllocationHint - Return the register allocation hint for the</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// specified virtual register. If there are many hints, this returns the</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  /// one with the greatest weight.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"></span>  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">  792</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">getRegAllocationHint</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>());</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordtype">unsigned</span> BestHint = (RegAllocHints[VReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].second.<a class="code" href="classllvm_1_1IndexedMap.html#a0ab3774b84ae7022216d40470cc59ecb">size</a>() ?</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                         RegAllocHints[VReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].second[0] : 0);</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">return</span> std::pair&lt;unsigned, unsigned&gt;(RegAllocHints[VReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>()].first,</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                                         BestHint);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  /// getSimpleHint - same as getRegAllocationHint except it will only return</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">  /// a target independent hint.</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">  802</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">getSimpleHint</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> VReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VReg.<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>());</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    std::pair&lt;unsigned, unsigned&gt; Hint = <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">getRegAllocationHint</a>(VReg);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordflow">return</span> Hint.first ? 0 : Hint.second;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  }</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">  /// getRegAllocationHints - Return a reference to the vector of all</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">  /// register allocation hints for VReg.</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> std::pair&lt;unsigned, SmallVector&lt;unsigned, 4&gt;&gt;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#abcc9762f2b944a0b60de5740eba7b2fb">  811</a></span>&#160;  &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abcc9762f2b944a0b60de5740eba7b2fb">getRegAllocationHints</a>(<span class="keywordtype">unsigned</span> VReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg));</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">return</span> RegAllocHints[VReg];</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">  /// markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">  /// specified register as undefined which causes the DBG_VALUE to be</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">  /// deleted during LiveDebugVariables analysis.</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">markUsesInDebugValueAsUndef</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">  /// updateDbgUsersToReg - Update a collection of DBG_VALUE instructions</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">  /// to refer to the designated register.</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aa16cb155875107e5dea9ef78bbc244bd">  823</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa16cb155875107e5dea9ef78bbc244bd">updateDbgUsersToReg</a>(<span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineInstr*&gt;</a> <a class="code" href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Users) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugInstr());</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).isReg());</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).setReg(Reg);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  }</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">  /// Return true if the specified register is modified in this function.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">  /// This checks that no defining machine operands exist for the register or</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">  /// any of its aliases. Definitions found on functions marked noreturn are</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">  /// ignored, to consider them pass &#39;true&#39; for optional parameter</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">  /// SkipNoReturnDef. The register is also considered modified when it is set</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">  /// in the UsedPhysRegMask.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">isPhysRegModified</a>(<span class="keywordtype">unsigned</span> PhysReg, <span class="keywordtype">bool</span> SkipNoReturnDef = <span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">  /// Return true if the specified register is modified or read in this</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">  /// function. This checks that no machine operands exist for the register or</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">  /// any of its aliases. The register is also considered used when it is set</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">  /// in the UsedPhysRegMask.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">  /// addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">  /// This corresponds to the bit mask attached to register mask operands.</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">  848</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask) {</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    UsedPhysRegMask.<a class="code" href="classllvm_1_1BitVector.html#a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff">setBitsNotInMask</a>(RegMask);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  }</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a243bb1ee52bc86198096da5bb1e6de0b">  852</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a243bb1ee52bc86198096da5bb1e6de0b">getUsedPhysRegsMask</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> UsedPhysRegMask; }</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="comment">// Reserved Register Info</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="comment">// The set of reserved registers must be invariant during register</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">// allocation.  For example, the target cannot suddenly decide it needs a</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">// frame pointer when the register allocator has already used the frame</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="comment">// pointer register for something else.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="comment">// These methods can be used by target hooks like hasFP() to avoid changing</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="comment">// the reserved register set during register allocation.</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">  /// freezeReservedRegs - Called by the register allocator to freeze the set</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">  /// of reserved registers before allocation begins.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">  /// reservedRegsFrozen - Returns true after freezeReservedRegs() was called</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">  /// to ensure the set of reserved registers stays constant.</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">  872</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">return</span> !ReservedRegs.<a class="code" href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">empty</a>();</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  }</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">  /// canReserveReg - Returns true if PhysReg can be used as a reserved</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">  /// register.  Any register can be reserved before freezeReservedRegs() is</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">  /// called.</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">  879</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>() || ReservedRegs.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  }</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">  /// getReservedRegs - Returns a reference to the frozen set of reserved</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">  /// registers. This method should always be preferred to calling</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  /// TRI::getReservedRegs() when possible.</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">  886</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">getReservedRegs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>() &amp;&amp;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;           <span class="stringliteral">&quot;Reserved registers haven&#39;t been frozen yet. &quot;</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;           <span class="stringliteral">&quot;Use TRI::getReservedRegs().&quot;</span>);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> ReservedRegs;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  }</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">  /// isReserved - Returns true when PhysReg is a reserved register.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">  /// Reserved registers may belong to an allocatable register class, but the</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">  /// target has explicitly requested that they are not used.</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">  897</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">getReservedRegs</a>().<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(PhysReg.<a class="code" href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">id</a>());</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">  /// Returns true when the given register unit is considered reserved.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">  /// Register units are considered reserved when for at least one of their</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">  /// root registers, the root register and all super registers are reserved.</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">  /// This currently iterates the register hierarchy and may be slower than</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">  /// expected.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a>(<span class="keywordtype">unsigned</span> Unit) <span class="keyword">const</span>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  /// isAllocatable - Returns true when PhysReg belongs to an allocatable</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  /// register class and it hasn&#39;t been reserved.</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  /// Allocatable registers may show up in the allocation order of some virtual</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  /// register, so a register allocator needs to track its liveness and</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  /// availability.</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">  915</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a>(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">isInAllocatableClass</a>(PhysReg) &amp;&amp;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      !<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(PhysReg);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  }</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">// LiveIn Management</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  /// addLiveIn - Add the specified register as a live-in.  Note that it</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  /// is an error to add the same register to the same set more than once.</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">  926</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> vreg = 0) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    LiveIns.push_back(std::make_pair(Reg, vreg));</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="comment">// Iteration support for the live-ins set.  It&#39;s kept in sorted order</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">// by register number.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> =</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">  933</a></span>&#160;      std::vector&lt;std::pair&lt;unsigned,unsigned&gt;&gt;<a class="code" href="classSymbolMapType_1_1const__iterator.html">::const_iterator</a>;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">  934</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> LiveIns.begin(); }</div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">  935</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a>()<span class="keyword">   const </span>{ <span class="keywordflow">return</span> LiveIns.end(); }</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">  936</a></span>&#160;  <span class="keywordtype">bool</span>            <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">livein_empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> LiveIns.empty(); }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">  938</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, unsigned&gt;</a>&gt; <a class="code" href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">liveins</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">return</span> LiveIns;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">isLiveIn</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">  /// getLiveInPhysReg - If VReg is a live-in virtual register, return the</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">  /// corresponding live-in physical register.</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">getLiveInPhysReg</a>(<span class="keywordtype">unsigned</span> VReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">  /// getLiveInVirtReg - If PReg is a live-in physical register, return the</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">  /// corresponding live-in physical register.</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">getLiveInVirtReg</a>(<span class="keywordtype">unsigned</span> PReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">  /// EmitLiveInCopies - Emit copies to initialize livein virtual registers</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">  /// into the given entry block.</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB,</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">  /// Returns a mask covering all bits that can appear in lane masks of</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">  /// subregisters of the virtual register @p Reg.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">  /// defusechain_iterator - This class provides iterator support for machine</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">  /// operands in the function that use or define a specific register.  If</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  /// returns defs.  If neither are true then you are silly and it always</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">  /// returns end().  If SkipDebug is true it skips uses marked Debug</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">  /// when incrementing.</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> ReturnUses, <span class="keywordtype">bool</span> ReturnDefs, <span class="keywordtype">bool</span> SkipDebug,</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;           <span class="keywordtype">bool</span> ByOperand, <span class="keywordtype">bool</span> ByInstr, <span class="keywordtype">bool</span> ByBundle&gt;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    : <span class="keyword">public</span> std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt; {</div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ae42703e0d4c147a9765234011797f5dd">  972</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) : Op(op) {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <span class="comment">// If the first node isn&#39;t one we&#39;re interested in, advance to one that</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <span class="comment">// we are interested in.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <span class="keywordflow">if</span> (op) {</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        <span class="keywordflow">if</span> ((!ReturnUses &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) ||</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;            (!ReturnDefs &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) ||</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            (SkipDebug &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>()))</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;          advance();</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    }</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordtype">void</span> advance() {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot increment end iterator!&quot;</span>);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      Op = getNextOperandForReg(Op);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="comment">// All defs come before the uses, so stop def_iterator early.</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <span class="keywordflow">if</span> (!ReturnUses) {</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="keywordflow">if</span> (Op) {</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;          <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;            Op = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;          <span class="keywordflow">else</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>() &amp;&amp; <span class="stringliteral">&quot;Can&#39;t have debug defs&quot;</span>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        }</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        <span class="comment">// If this is an operand we don&#39;t care about, skip it.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        <span class="keywordflow">while</span> (Op &amp;&amp; ((!ReturnDefs &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) ||</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                      (SkipDebug &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>())))</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;          Op = getNextOperandForReg(Op);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    }</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aac6073f240356f2dc47f86b4841d8252">reference</a> = std::iterator&lt;std::forward_iterator_tag,</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aac6073f240356f2dc47f86b4841d8252"> 1009</a></span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, <a class="code" href="classptrdiff__t.html">ptrdiff_t</a>&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aac6073f240356f2dc47f86b4841d8252">::reference</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#acf14efb4e923d92f4881e7cc229a14e0">pointer</a> = std::iterator&lt;std::forward_iterator_tag,</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#acf14efb4e923d92f4881e7cc229a14e0"> 1011</a></span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, <a class="code" href="classptrdiff__t.html">ptrdiff_t</a>&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#acf14efb4e923d92f4881e7cc229a14e0">::pointer</a>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a16f6def239e4462278d938ce819a2382"> 1015</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a16f6def239e4462278d938ce819a2382">operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;x)<span class="keyword"> const </span>{</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      <span class="keywordflow">return</span> Op == x.Op;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    }</div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ab78ebaf6d6896f2d72d866c996fbfdcd"> 1018</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ab78ebaf6d6896f2d72d866c996fbfdcd">operator!=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;x)<span class="keyword"> const </span>{</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator==</a>(x);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    }</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">    /// atEnd - return true if this iterator is equal to reg_end() on the value.</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#af6c8741887e757638740dfbd7ec3f68b"> 1023</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#af6c8741887e757638740dfbd7ec3f68b">atEnd</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Op == <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="comment">// Iterator traversal: forward iteration only</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aba72abe94fa7da157c7a3377e7b55d5d"> 1026</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aba72abe94fa7da157c7a3377e7b55d5d">operator++</a>() {          <span class="comment">// Preincrement</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot increment end iterator!&quot;</span>);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;      <span class="keywordflow">if</span> (ByOperand)</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        advance();</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ByInstr) {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        <span class="keywordflow">do</span> {</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;          advance();</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        } <span class="keywordflow">while</span> (Op &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>() == <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ByBundle) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> =</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;            <a class="code" href="namespacellvm.html#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <span class="keywordflow">do</span> {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;          advance();</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        } <span class="keywordflow">while</span> (Op &amp;&amp; <a class="code" href="namespacellvm.html#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()) == P);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      }</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    }</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a461e951542701e07b475790763c59527"> 1045</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a461e951542701e07b475790763c59527">operator++</a>(<span class="keywordtype">int</span>) {        <span class="comment">// Postincrement</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a> tmp = *<span class="keyword">this</span>; ++*<span class="keyword">this</span>; <span class="keywordflow">return</span> tmp;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">    /// getOperandNo - Return the operand # of this MachineOperand in its</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">    /// MachineInstr.</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a58a1c3f21a96544fc062f9ec00ef808b"> 1051</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a58a1c3f21a96544fc062f9ec00ef808b">getOperandNo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      <span class="keywordflow">return</span> Op - &amp;Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    }</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="comment">// Retrieve a reference to the current operand.</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a75ef1bdd9e0acebf3949caae98044c51"> 1057</a></span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a75ef1bdd9e0acebf3949caae98044c51">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <span class="keywordflow">return</span> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    }</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a65374e70e92557267a7c72624b76eb70"> 1062</a></span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a65374e70e92557267a7c72624b76eb70">operator-&gt;</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    }</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  };</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">  /// defusechain_iterator - This class provides iterator support for machine</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">  /// operands in the function that use or define a specific register.  If</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">  /// returns defs.  If neither are true then you are silly and it always</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">  /// returns end().  If SkipDebug is true it skips uses marked Debug</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">  /// when incrementing.</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> ReturnUses, <span class="keywordtype">bool</span> ReturnDefs, <span class="keywordtype">bool</span> SkipDebug,</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;           <span class="keywordtype">bool</span> ByOperand, <span class="keywordtype">bool</span> ByInstr, <span class="keywordtype">bool</span> ByBundle&gt;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    : <span class="keyword">public</span> std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt; {</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#ae42703e0d4c147a9765234011797f5dd"> 1078</a></span>&#160;    <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Op = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a>(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *op) : Op(op) {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <span class="comment">// If the first node isn&#39;t one we&#39;re interested in, advance to one that</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <span class="comment">// we are interested in.</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <span class="keywordflow">if</span> (op) {</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        <span class="keywordflow">if</span> ((!ReturnUses &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>()) ||</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;            (!ReturnDefs &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) ||</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;            (SkipDebug &amp;&amp; op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>()))</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;          advance();</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      }</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    }</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordtype">void</span> advance() {</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot increment end iterator!&quot;</span>);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      Op = getNextOperandForReg(Op);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      <span class="comment">// All defs come before the uses, so stop def_iterator early.</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <span class="keywordflow">if</span> (!ReturnUses) {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        <span class="keywordflow">if</span> (Op) {</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;          <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;            Op = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          <span class="keywordflow">else</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>() &amp;&amp; <span class="stringliteral">&quot;Can&#39;t have debug defs&quot;</span>);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        }</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;        <span class="comment">// If this is an operand we don&#39;t care about, skip it.</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <span class="keywordflow">while</span> (Op &amp;&amp; ((!ReturnDefs &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) ||</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                      (SkipDebug &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>())))</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;          Op = getNextOperandForReg(Op);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      }</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    }</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#afcb29580997fff75c7aa25af16ead770">reference</a> = std::iterator&lt;std::forward_iterator_tag,</div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#afcb29580997fff75c7aa25af16ead770"> 1115</a></span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, <a class="code" href="classptrdiff__t.html">ptrdiff_t</a>&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#afcb29580997fff75c7aa25af16ead770">::reference</a>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a65721af8b9832359a99cc1f346aa68a6">pointer</a> = std::iterator&lt;std::forward_iterator_tag,</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a65721af8b9832359a99cc1f346aa68a6"> 1117</a></span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>, <a class="code" href="classptrdiff__t.html">ptrdiff_t</a>&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a65721af8b9832359a99cc1f346aa68a6">::pointer</a>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a4de1645df5138f82dd1a7f18d52f911a"> 1121</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a4de1645df5138f82dd1a7f18d52f911a">operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a> &amp;x)<span class="keyword"> const </span>{</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <span class="keywordflow">return</span> Op == x.Op;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    }</div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#ab6de1976426d6ee152dcc9720c334be8"> 1124</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#ab6de1976426d6ee152dcc9720c334be8">operator!=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a> &amp;x)<span class="keyword"> const </span>{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator==</a>(x);</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">    /// atEnd - return true if this iterator is equal to reg_end() on the value.</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a95a091a913522ead1e0eac89c95d0274"> 1129</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a95a091a913522ead1e0eac89c95d0274">atEnd</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Op == <span class="keyword">nullptr</span>; }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="comment">// Iterator traversal: forward iteration only</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a51689859a2d291e1deaf19cbef018abe"> 1132</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a51689859a2d291e1deaf19cbef018abe">operator++</a>() {          <span class="comment">// Preincrement</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot increment end iterator!&quot;</span>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      <span class="keywordflow">if</span> (ByOperand)</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        advance();</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ByInstr) {</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        <span class="keywordflow">do</span> {</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;          advance();</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;        } <span class="keywordflow">while</span> (Op &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>() == <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ByBundle) {</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> =</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;            <a class="code" href="namespacellvm.html#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        <span class="keywordflow">do</span> {</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;          advance();</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        } <span class="keywordflow">while</span> (Op &amp;&amp; <a class="code" href="namespacellvm.html#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()) == P);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      }</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    }</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#aec38b20cd4df72e40b17142612a2253f"> 1151</a></span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#aec38b20cd4df72e40b17142612a2253f">operator++</a>(<span class="keywordtype">int</span>) {        <span class="comment">// Postincrement</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a> tmp = *<span class="keyword">this</span>; ++*<span class="keyword">this</span>; <span class="keywordflow">return</span> tmp;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    }</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="comment">// Retrieve a reference to the current operand.</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a7fd21502a23385fd059b5618e05182d9"> 1156</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a7fd21502a23385fd059b5618e05182d9">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; <span class="stringliteral">&quot;Cannot dereference end iterator!&quot;</span>);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      <span class="keywordflow">if</span> (ByBundle)</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;        <span class="keywordflow">return</span> *<a class="code" href="namespacellvm.html#a0b1a8d3b98bc35fd5cb5b04843beeea5">getBundleStart</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="keywordflow">return</span> *Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    }</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a0c96548253df12ce1e4eb10cd89140fb"> 1163</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a0c96548253df12ce1e4eb10cd89140fb">operator-&gt;</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> &amp;<a class="code" href="namespacellvm.html#a2366b4a30c90d2207626fb717dfb778d">operator*</a>(); }</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  };</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;};</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/// Iterate over the pressure sets affected by the given physical or virtual</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">/// register. If Reg is physical, it must be a register unit (from</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/// MCRegUnitIterator).</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html"> 1170</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> {</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> *PSet = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordtype">unsigned</span> Weight = 0;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#ad338f538b5f178cead1b10853859d00c"> 1177</a></span>&#160;  <a class="code" href="classllvm_1_1PSetIterator.html#ad338f538b5f178cead1b10853859d00c">PSetIterator</a>(<span class="keywordtype">unsigned</span> RegUnit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RegUnit)) {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(RegUnit);</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      PSet = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a>(RC);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      Weight = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a>(RC).<a class="code" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">RegWeight</a>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    }</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      PSet = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a>(RegUnit);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      Weight = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a>(RegUnit);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">if</span> (*PSet == -1)</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      PSet = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  }</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5"> 1192</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> PSet; }</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8"> 1194</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">getWeight</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Weight; }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#a55086dab5e84fec52d538ca80c8a909d"> 1196</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PSetIterator.html#a55086dab5e84fec52d538ca80c8a909d">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *PSet; }</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="classllvm_1_1PSetIterator.html#afbf236cdeb9a58112b8aefef01c06a5b"> 1198</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PSetIterator.html#afbf236cdeb9a58112b8aefef01c06a5b">operator++</a>() {</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isValid() &amp;&amp; <span class="stringliteral">&quot;Invalid PSetIterator.&quot;</span>);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    ++PSet;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordflow">if</span> (*PSet == -1)</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      PSet = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  }</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;};</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="keyword">inline</span> <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a> <a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">MachineRegisterInfo::</a></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7"> 1207</a></span>&#160;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit)<span class="keyword"> const </span>{</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PSetIterator.html">PSetIterator</a>(RegUnit, <span class="keyword">this</span>);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_MACHINEREGISTERINFO_H</span></div><div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_ab78ebaf6d6896f2d72d866c996fbfdcd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#ab78ebaf6d6896f2d72d866c996fbfdcd">llvm::MachineRegisterInfo::defusechain_iterator::operator!=</a></div><div class="ttdeci">bool operator!=(const defusechain_iterator &amp;x) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01018">MachineRegisterInfo.h:1018</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaf20ba00cf60393b0507754bc8ceb1c7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">llvm::MachineRegisterInfo::use_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, true, false &gt; use_instr_iterator</div><div class="ttdoc">use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00466">MachineRegisterInfo.h:466</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aedb0a0a2518786aa67a8e98974f49a40"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">llvm::MachineRegisterInfo::hasOneNonDBGUser</a></div><div class="ttdeci">bool hasOneNonDBGUser(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified regis...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00426">MachineRegisterInfo.cpp:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aee910bfb3cde58b0b8834643db86dbdd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">llvm::MachineRegisterInfo::reg_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, false, false, true, false &gt; reg_instr_iterator</div><div class="ttdoc">reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00293">MachineRegisterInfo.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a490fc15ee74690747d125eec8748f82d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a490fc15ee74690747d125eec8748f82d">llvm::MachineRegisterInfo::reg_nodbg_instructions</a></div><div class="ttdeci">iterator_range&lt; reg_instr_nodbg_iterator &gt; reg_nodbg_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00354">MachineRegisterInfo.h:354</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">llvm::MachineRegisterInfo::EmitLiveInCopies</a></div><div class="ttdeci">void EmitLiveInCopies(MachineBasicBlock *EntryMBB, const TargetRegisterInfo &amp;TRI, const TargetInstrInfo &amp;TII)</div><div class="ttdoc">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00470">MachineRegisterInfo.cpp:470</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5af36ddc8f223c0df75cab0afc9f3be5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">llvm::MachineRegisterInfo::def_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; false, true, false, true, false, false &gt; def_iterator</div><div class="ttdoc">def_iterator/def_begin/def_end - Walk all defs of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00383">MachineRegisterInfo.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab08cf287735ad25dc812b12a6cb36c94"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab08cf287735ad25dc812b12a6cb36c94">llvm::MachineRegisterInfo::def_bundles</a></div><div class="ttdeci">iterator_range&lt; def_bundle_iterator &gt; def_bundles(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00420">MachineRegisterInfo.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af1e6b16f8652a8def68255c956a1bebb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af1e6b16f8652a8def68255c956a1bebb">llvm::MachineRegisterInfo::use_bundle_begin</a></div><div class="ttdeci">use_bundle_iterator use_bundle_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00483">MachineRegisterInfo.h:483</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6808b0f3ed9cfc2673de84764c7cb0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">llvm::MachineRegisterInfo::use_nodbg_empty</a></div><div class="ttdeci">bool use_nodbg_empty(unsigned RegNo) const</div><div class="ttdoc">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00559">MachineRegisterInfo.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae2338e6739b671ea853b6154db368292"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">llvm::StringRef::str</a></div><div class="ttdeci">LLVM_NODISCARD std::string str() const</div><div class="ttdoc">str - Get the contents as an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00239">StringRef.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e932ae6f5e4f886aac63b679f94f305"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(Register PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00897">MachineRegisterInfo.h:897</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ade38103c28d56389d7848497aae70bba"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00934">MachineRegisterInfo.h:934</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a7fd21502a23385fd059b5618e05182d9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a7fd21502a23385fd059b5618e05182d9">llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*</a></div><div class="ttdeci">MachineInstr &amp; operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01156">MachineRegisterInfo.h:1156</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1c9eecf2b6aa6f212610a87813955328"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00936">MachineRegisterInfo.h:936</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_a0ab3774b84ae7022216d40470cc59ecb"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#a0ab3774b84ae7022216d40470cc59ecb">llvm::IndexedMap::size</a></div><div class="ttdeci">StorageT::size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00077">IndexedMap.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aea6bca2d194dea4aa5634cf5c394ebdc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">llvm::MachineRegisterInfo::removeRegOperandFromUseList</a></div><div class="ttdeci">void removeRegOperandFromUseList(MachineOperand *MO)</div><div class="ttdoc">Remove MO from its use-def list. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00304">MachineRegisterInfo.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8c52645cdf8bf296f62276354ddffad1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">llvm::MachineRegisterInfo::isAllocatable</a></div><div class="ttdeci">bool isAllocatable(unsigned PhysReg) const</div><div class="ttdoc">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&amp;#39;t been...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00915">MachineRegisterInfo.h:915</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a99d53825c081045b4e59ed65576130ec"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">llvm::MachineRegisterInfo::clearVirtRegTypes</a></div><div class="ttdeci">void clearVirtRegTypes()</div><div class="ttdoc">Remove all types associated to virtual registers (after instruction selection and constraining of all...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00199">MachineRegisterInfo.cpp:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::Property::IsSSA</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a35cdf8b9e0c19566eb24b080a04b7b35"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg</a></div><div class="ttdeci">LaneBitmask getMaxLaneMaskForVReg(unsigned Reg) const</div><div class="ttdoc">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00499">MachineRegisterInfo.cpp:499</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ab2b9bfd6814c12d301d3af702e28fb15"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ab2b9bfd6814c12d301d3af702e28fb15">llvm::MachineFunctionProperties::reset</a></div><div class="ttdeci">MachineFunctionProperties &amp; reset(Property P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_ae308e6ee93ceb33e921d72d659230669"><div class="ttname"><a href="classllvm_1_1BitVector.html#ae308e6ee93ceb33e921d72d659230669">llvm::BitVector::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Tests whether there are no bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00166">BitVector.h:166</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a28c8e1cb83b8f7949d651cf7752abf70"><div class="ttname"><a href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">llvm::RegClassOrRegBank</a></div><div class="ttdeci">PointerUnion&lt; const TargetRegisterClass *, const RegisterBank * &gt; RegClassOrRegBank</div><div class="ttdoc">Convenient type to represent either a register class or a register bank. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00047">MachineRegisterInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a035f850aa2492716906dbb0610e98c90"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">llvm::MachineRegisterInfo::leaveSSA</a></div><div class="ttdeci">void leaveSSA()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00191">MachineRegisterInfo.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdoc">addLiveIn - Add the specified register as a live-in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00926">MachineRegisterInfo.h:926</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3f4e7e42c7fa8e740ea609860a881aa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">llvm::MachineRegisterInfo::isPhysRegModified</a></div><div class="ttdeci">bool isPhysRegModified(unsigned PhysReg, bool SkipNoReturnDef=false) const</div><div class="ttdoc">Return true if the specified register is modified in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00586">MachineRegisterInfo.cpp:586</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a488b598369bef536fa5ee42d3527ec45"><div class="ttname"><a href="classllvm_1_1Register.html#a488b598369bef536fa5ee42d3527ec45">llvm::Register::id</a></div><div class="ttdeci">unsigned id() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00109">Register.h:109</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc02eef5ad3d36de1dd5c4799348b5ee"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afc02eef5ad3d36de1dd5c4799348b5ee">llvm::MachineRegisterInfo::use_nodbg_operands</a></div><div class="ttdeci">iterator_range&lt; use_nodbg_iterator &gt; use_nodbg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00519">MachineRegisterInfo.h:519</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af3f9bb6d714ee76928314f4bb31bf08d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af3f9bb6d714ee76928314f4bb31bf08d">llvm::MachineRegisterInfo::use_bundles</a></div><div class="ttdeci">iterator_range&lt; use_bundle_iterator &gt; use_bundles(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00490">MachineRegisterInfo.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe9c9aa968d736395f54528df95357bc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">llvm::MachineRegisterInfo::reg_nodbg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_nodbg_iterator &gt; reg_nodbg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00337">MachineRegisterInfo.h:337</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab7d991cb3f56dc25f5f473dacc2a2b54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">llvm::MachineRegisterInfo::reg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_iterator &gt; reg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00286">MachineRegisterInfo.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1StringMap_html_a49e68e4c86fe0b96c633adea0c366d74"><div class="ttname"><a href="classllvm_1_1StringMap.html#a49e68e4c86fe0b96c633adea0c366d74">llvm::StringMap&lt; NoneType, AllocatorTy &gt;::find</a></div><div class="ttdeci">iterator find(StringRef Key)</div><div class="ttdef"><b>Definition:</b> <a href="StringMap_8h_source.html#l00355">StringMap.h:355</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a72253aca109632c9c1fd754ae5454a5d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">llvm::MachineRegisterInfo::constrainRegAttrs</a></div><div class="ttdeci">bool constrainRegAttrs(unsigned Reg, unsigned ConstrainingReg, unsigned MinNumRegs=0)</div><div class="ttdoc">Constrain the register class or the register bank of the virtual register Reg (and low-level type) to...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00092">MachineRegisterInfo.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff"><div class="ttname"><a href="classllvm_1_1BitVector.html#a8ed8d6c8b5f2e6f8afbabdcfaf40d6ff">llvm::BitVector::setBitsNotInMask</a></div><div class="ttdeci">void setBitsNotInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">setBitsNotInMask - Add a bit to this vector for every &amp;#39;0&amp;#39; bit in Mask. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00787">BitVector.h:787</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8705cbdb90fa57e99be882bf39c2983f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">llvm::TargetRegisterInfo::getRegClassPressureSets</a></div><div class="ttdeci">virtual const int * getRegClassPressureSets(const TargetRegisterClass *RC) const =0</div><div class="ttdoc">Get the dimensions of register pressure impacted by this register class. </div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac6d0ea5cd5faa6c348d99ec0a7b28483"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">llvm::MachineRegisterInfo::hasOneDef</a></div><div class="ttdeci">bool hasOneDef(unsigned RegNo) const</div><div class="ttdoc">Return true if there is exactly one operand defining the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00444">MachineRegisterInfo.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0123573fe275c10b05854230317a3cf9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">llvm::MachineRegisterInfo::def_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, false, true &gt; def_bundle_iterator</div><div class="ttdoc">def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00412">MachineRegisterInfo.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a045d8b89fdced7e84e7fcef52843b087"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">llvm::MachineRegisterInfo::setRegBank</a></div><div class="ttdeci">void setRegBank(unsigned Reg, const RegisterBank &amp;RegBank)</div><div class="ttdoc">Set the register bank to RegBank for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00063">MachineRegisterInfo.cpp:63</a></div></div>
<div class="ttc" id="IVUsers_8cpp_html_a4e5b9edb51eec9dbca592075eb64dfcb"><div class="ttname"><a href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a></div><div class="ttdeci">iv Induction Variable Users</div><div class="ttdef"><b>Definition:</b> <a href="IVUsers_8cpp_source.html#l00052">IVUsers.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5ecfe2828dd348fc0b23c8d1d73c4b75"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">llvm::MachineRegisterInfo::reservedRegsFrozen</a></div><div class="ttdeci">bool reservedRegsFrozen() const</div><div class="ttdoc">reservedRegsFrozen - Returns true after freezeReservedRegs() was called to ensure the set of reserved...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00872">MachineRegisterInfo.h:872</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4214f202c6a3b5b3933489a6edc49b6b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4214f202c6a3b5b3933489a6edc49b6b">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness</a></div><div class="ttdeci">bool shouldTrackSubRegLiveness(Register VReg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00217">MachineRegisterInfo.h:217</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab144d3ebe68e42833265587bf91f7889"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">llvm::MachineRegisterInfo::use_nodbg_begin</a></div><div class="ttdeci">use_nodbg_iterator use_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00511">MachineRegisterInfo.h:511</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12fa9d44c84f7cadd81bf4758a22e1e9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">llvm::MachineRegisterInfo::verifyUseLists</a></div><div class="ttdeci">void verifyUseLists() const</div><div class="ttdoc">Verify the use list of all registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00255">MachineRegisterInfo.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a355ba266da19094cc0948311c431768e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a></div><div class="ttdeci">static use_nodbg_iterator use_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00514">MachineRegisterInfo.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a780eeaf8400eefb448708024e0e88f4d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, true, false, false, true &gt; use_bundle_nodbg_iterator</div><div class="ttdoc">use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specifie...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00544">MachineRegisterInfo.h:544</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e2e403e3e1f758b87c25302090c96c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">llvm::MachineRegisterInfo::clearVirtRegs</a></div><div class="ttdeci">void clearVirtRegs()</div><div class="ttdoc">clearVirtRegs - Remove all virtual registers (after physreg assignment). </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00202">MachineRegisterInfo.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a16f6def239e4462278d938ce819a2382"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a16f6def239e4462278d938ce819a2382">llvm::MachineRegisterInfo::defusechain_iterator::operator==</a></div><div class="ttdeci">bool operator==(const defusechain_iterator &amp;x) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01015">MachineRegisterInfo.h:1015</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ab1d52ba3366d25ff35ad6687bc5c0afd"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">llvm::TargetRegisterInfo::getRegUnitWeight</a></div><div class="ttdeci">virtual unsigned getRegUnitWeight(unsigned RegUnit) const =0</div><div class="ttdoc">Get the weight in units of pressure for this register unit. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_afcb29580997fff75c7aa25af16ead770"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#afcb29580997fff75c7aa25af16ead770">llvm::MachineRegisterInfo::defusechain_instr_iterator::reference</a></div><div class="ttdeci">std::iterator&lt; std::forward_iterator_tag, MachineInstr, ptrdiff_t &gt;::reference reference</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01115">MachineRegisterInfo.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwises returns null...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00201">PointerUnion.h:201</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::Property::TracksLiveness</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00457">MachineRegisterInfo.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a19681236f116779d6fa5def008238375"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a19681236f116779d6fa5def008238375">llvm::MachineRegisterInfo::reg_nodbg_bundles</a></div><div class="ttdeci">iterator_range&lt; reg_bundle_nodbg_iterator &gt; reg_nodbg_bundles(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00371">MachineRegisterInfo.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">llvm::MachineRegisterInfo::Delegate</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00054">MachineRegisterInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8a52157fb868bfb5fbbeddced828bb50"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8a52157fb868bfb5fbbeddced828bb50">llvm::MachineRegisterInfo::reg_instr_nodbg_begin</a></div><div class="ttdeci">reg_instr_nodbg_iterator reg_instr_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00346">MachineRegisterInfo.h:346</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classSymbolMapType_1_1const__iterator_html"><div class="ttname"><a href="classSymbolMapType_1_1const__iterator.html">const_iterator</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a373997aa28d573f4b0261825d7b35dae"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, true, false, true, false &gt; reg_instr_nodbg_iterator</div><div class="ttdoc">reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the sp...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00345">MachineRegisterInfo.h:345</a></div></div>
<div class="ttc" id="StringSet_8h_html"><div class="ttname"><a href="StringSet_8h.html">StringSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad32d5b4fe86449641427a131c27c03f7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">llvm::MachineRegisterInfo::freezeReservedRegs</a></div><div class="ttdeci">void freezeReservedRegs(const MachineFunction &amp;)</div><div class="ttdoc">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00513">MachineRegisterInfo.cpp:513</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78c8ef80a42dc5b502a59d0589f33174"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">llvm::MachineRegisterInfo::reg_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, false, false, false, true &gt; reg_bundle_iterator</div><div class="ttdoc">reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00309">MachineRegisterInfo.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada584bbca3ecf7eda9a0777665ad1401"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00384">MachineRegisterInfo.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_adca9aa81c4b0432673b64c7c42611df5"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#adca9aa81c4b0432673b64c7c42611df5">llvm::PSetIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01192">MachineRegisterInfo.h:1192</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9e21e988464268f39bf33577a0e6338d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, true, true, false, false &gt; reg_nodbg_iterator</div><div class="ttdoc">reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00328">MachineRegisterInfo.h:328</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html"><div class="ttname"><a href="classllvm_1_1IndexedMap.html">llvm::IndexedMap</a></div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00029">IndexedMap.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a2366b4a30c90d2207626fb717dfb778d"><div class="ttname"><a href="namespacellvm.html#a2366b4a30c90d2207626fb717dfb778d">llvm::operator*</a></div><div class="ttdeci">APInt operator*(APInt a, uint64_t RHS)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02148">APInt.h:2148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1844ba886f473d14ebcf4788d6bd37d1"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">llvm::MachineRegisterInfo::getLiveInPhysReg</a></div><div class="ttdeci">unsigned getLiveInPhysReg(unsigned VReg) const</div><div class="ttdoc">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00451">MachineRegisterInfo.cpp:451</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a45911f3aacb9b7ea62d1fa8fc8180039"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">llvm::MachineRegisterInfo::reg_instr_end</a></div><div class="ttdeci">static reg_instr_iterator reg_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00297">MachineRegisterInfo.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdoc">defusechain_iterator - This class provides iterator support for machine operands in the function that...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5564fc93a2fdf66aeb6a6c3e8cd12dc6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">llvm::MachineRegisterInfo::insertVRegByName</a></div><div class="ttdeci">void insertVRegByName(StringRef Name, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00432">MachineRegisterInfo.h:432</a></div></div>
<div class="ttc" id="namespacellvm_html_a0b1a8d3b98bc35fd5cb5b04843beeea5"><div class="ttname"><a href="namespacellvm.html#a0b1a8d3b98bc35fd5cb5b04843beeea5">llvm::getBundleStart</a></div><div class="ttdeci">MachineBasicBlock::instr_iterator getBundleStart(MachineBasicBlock::instr_iterator I)</div><div class="ttdoc">Returns an iterator to the first instruction in the bundle containing I. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00044">MachineInstrBundle.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab42af5458dfaa5dcd5ca474495e6710e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">llvm::MachineRegisterInfo::use_nodbg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, true, true, false, false &gt; use_nodbg_iterator</div><div class="ttdoc">use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00510">MachineRegisterInfo.h:510</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86d8bbbfb8278ba2c26c581e232918d0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">llvm::MachineRegisterInfo::clearKillFlags</a></div><div class="ttdeci">void clearKillFlags(unsigned Reg) const</div><div class="ttdoc">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the Mac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00437">MachineRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a52921494ed817c48aa6e4bc9cb8d01bf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">llvm::MachineRegisterInfo::getRegClassOrRegBank</a></div><div class="ttdeci">const RegClassOrRegBank &amp; getRegClassOrRegBank(unsigned Reg) const</div><div class="ttdoc">Return the register bank or register class of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00665">MachineRegisterInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac26195c19fad506e63d768d04197d498"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac26195c19fad506e63d768d04197d498">llvm::MachineRegisterInfo::use_bundle_nodbg_begin</a></div><div class="ttdeci">use_bundle_nodbg_iterator use_bundle_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00545">MachineRegisterInfo.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a496c6cc53735fa707c7e3d40d8596bc7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a496c6cc53735fa707c7e3d40d8596bc7">llvm::MachineRegisterInfo::def_operands</a></div><div class="ttdeci">iterator_range&lt; def_iterator &gt; def_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00389">MachineRegisterInfo.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa5c135f0c45228e88b1927c069fc1d88"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00935">MachineRegisterInfo.h:935</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a54dd0a5ebf7dbe5aab5fe51979356645"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a></div><div class="ttdeci">static def_instr_iterator def_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00400">MachineRegisterInfo.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_ad338f538b5f178cead1b10853859d00c"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#ad338f538b5f178cead1b10853859d00c">llvm::PSetIterator::PSetIterator</a></div><div class="ttdeci">PSetIterator(unsigned RegUnit, const MachineRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01177">MachineRegisterInfo.h:1177</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad98fe80b4fa4b8dd783fe5c5f398afc2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">llvm::MachineRegisterInfo::canReserveReg</a></div><div class="ttdeci">bool canReserveReg(unsigned PhysReg) const</div><div class="ttdoc">canReserveReg - Returns true if PhysReg can be used as a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00879">MachineRegisterInfo.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1f79efa184c5ee606e291c818e223561"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">llvm::MachineRegisterInfo::def_instr_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; false, true, false, false, true, false &gt; def_instr_iterator</div><div class="ttdoc">def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00396">MachineRegisterInfo.h:396</a></div></div>
<div class="ttc" id="MachineInstrBundle_8h_html"><div class="ttname"><a href="MachineInstrBundle_8h.html">MachineInstrBundle.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_aebafd86dde59b5a05b22e8720e808a9d"><div class="ttname"><a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">llvm::Register::isVirtual</a></div><div class="ttdeci">bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00089">Register.h:89</a></div></div>
<div class="ttc" id="IndexedMap_8h_html"><div class="ttname"><a href="IndexedMap_8h.html">IndexedMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6aee9b8f6b0a4a4c26901e271fa6dfa7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdeci">friend class defusechain_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00269">MachineRegisterInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_aba72abe94fa7da157c7a3377e7b55d5d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aba72abe94fa7da157c7a3377e7b55d5d">llvm::MachineRegisterInfo::defusechain_iterator::operator++</a></div><div class="ttdeci">defusechain_iterator &amp; operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01026">MachineRegisterInfo.h:1026</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a65721af8b9832359a99cc1f346aa68a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a65721af8b9832359a99cc1f346aa68a6">llvm::MachineRegisterInfo::defusechain_instr_iterator::pointer</a></div><div class="ttdeci">std::iterator&lt; std::forward_iterator_tag, MachineInstr, ptrdiff_t &gt;::pointer pointer</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01117">MachineRegisterInfo.h:1117</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0a7c9335c5112fe5667eb2ad081175e0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">llvm::MachineRegisterInfo::disableCalleeSavedRegister</a></div><div class="ttdeci">void disableCalleeSavedRegister(unsigned Reg)</div><div class="ttdoc">Disables the register from the list of CSRs. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00613">MachineRegisterInfo.cpp:613</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_add00e0965c4505d133b41bb4223e10e6"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#add00e0965c4505d133b41bb4223e10e6">llvm::IndexedMap::inBounds</a></div><div class="ttdeci">bool inBounds(IndexT n) const</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00073">IndexedMap.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a51689859a2d291e1deaf19cbef018abe"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a51689859a2d291e1deaf19cbef018abe">llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++</a></div><div class="ttdeci">defusechain_instr_iterator &amp; operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01132">MachineRegisterInfo.h:1132</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_afbf236cdeb9a58112b8aefef01c06a5b"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#afbf236cdeb9a58112b8aefef01c06a5b">llvm::PSetIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01198">MachineRegisterInfo.h:1198</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a48ad9eedacb98923ab00074ec4760db2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">llvm::MachineRegisterInfo::subRegLivenessEnabled</a></div><div class="ttdeci">bool subRegLivenessEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00221">MachineRegisterInfo.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6cff3c597580f6b1c47884417a2d3d77"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6cff3c597580f6b1c47884417a2d3d77">llvm::MachineRegisterInfo::reg_bundle_begin</a></div><div class="ttdeci">reg_bundle_iterator reg_bundle_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00310">MachineRegisterInfo.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5bbb43404d392ed21de1ef8c4fd36061"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">llvm::MachineRegisterInfo::isCallerPreservedOrConstPhysReg</a></div><div class="ttdeci">bool isCallerPreservedOrConstPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00536">MachineRegisterInfo.cpp:536</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00444">MachineOperand.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a65374e70e92557267a7c72624b76eb70"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a65374e70e92557267a7c72624b76eb70">llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;</a></div><div class="ttdeci">MachineOperand * operator-&gt;() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01062">MachineRegisterInfo.h:1062</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab72b0d596bd6f8648e1be951b782ea62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(unsigned VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00182">MachineRegisterInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab10b034976e75d74e80f4a49af43d4c0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">llvm::MachineRegisterInfo::use_instr_begin</a></div><div class="ttdeci">use_instr_iterator use_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00467">MachineRegisterInfo.h:467</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a67006003227c154cbadfb7d8350dfc95"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">llvm::MachineRegisterInfo::use_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, false, false, true, false, false &gt; use_iterator</div><div class="ttdoc">use_iterator/use_begin/use_end - Walk all uses of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00453">MachineRegisterInfo.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a666dc30b9326da6b9e69740a241df89d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(Register RegNo) const</div><div class="ttdoc">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00377">MachineRegisterInfo.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3b000c853733de927f22652f954eca68"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">llvm::MachineRegisterInfo::defusechain_instr_iterator</a></div><div class="ttdeci">friend class defusechain_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00275">MachineRegisterInfo.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7d0764332d0d09b2fe5ef6719865e5ae"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const</div><div class="ttdoc">def_empty - Return true if there are no instructions defining the specified register (it may be live-...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00426">MachineRegisterInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_af6c8741887e757638740dfbd7ec3f68b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#af6c8741887e757638740dfbd7ec3f68b">llvm::MachineRegisterInfo::defusechain_iterator::atEnd</a></div><div class="ttdeci">bool atEnd() const</div><div class="ttdoc">atEnd - return true if this iterator is equal to reg_end() on the value. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01023">MachineRegisterInfo.h:1023</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6b80a63a15baed24b80b6a1f2b127f45"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">llvm::MachineRegisterInfo::getRegBankOrNull</a></div><div class="ttdeci">const RegisterBank * getRegBankOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register bank of Reg, or null if Reg has not been assigned a register bank or has been ass...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00657">MachineRegisterInfo.h:657</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aaefaeb20cd3228ca22ecaff2fa385f9c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">llvm::MachineRegisterInfo::setCalleeSavedRegs</a></div><div class="ttdeci">void setCalleeSavedRegs(ArrayRef&lt; MCPhysReg &gt; CSRs)</div><div class="ttdoc">Sets the updated Callee Saved Registers list. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00644">MachineRegisterInfo.cpp:644</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html_aa298b1ba966744c7b6d19d8b0db3866d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#aa298b1ba966744c7b6d19d8b0db3866d">llvm::MachineRegisterInfo::Delegate::~Delegate</a></div><div class="ttdeci">virtual ~Delegate()=default</div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00754">MachineRegisterInfo.h:754</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a065b781864f9b2dde935b04cf0c6fb76"><div class="ttname"><a href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight::RegWeight</a></div><div class="ttdeci">unsigned RegWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00218">TargetRegisterInfo.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_aac6073f240356f2dc47f86b4841d8252"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#aac6073f240356f2dc47f86b4841d8252">llvm::MachineRegisterInfo::defusechain_iterator::reference</a></div><div class="ttdeci">std::iterator&lt; std::forward_iterator_tag, MachineInstr, ptrdiff_t &gt;::reference reference</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01009">MachineRegisterInfo.h:1009</a></div></div>
<div class="ttc" id="classllvm_1_1StringSet_html_aeecfbe7da09b49df8ca0a565005767aa"><div class="ttname"><a href="classllvm_1_1StringSet.html#aeecfbe7da09b49df8ca0a565005767aa">llvm::StringSet::insert</a></div><div class="ttdeci">std::pair&lt; typename base::iterator, bool &gt; insert(StringRef Key)</div><div class="ttdef"><b>Definition:</b> <a href="StringSet_8h_source.html#l00038">StringSet.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4b344055038c0e8ca5cc37818db8ac62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">llvm::MachineRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(unsigned PhysReg) const</div><div class="ttdoc">Returns true if PhysReg is unallocatable and constant throughout the function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00519">MachineRegisterInfo.cpp:519</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_a1672231b4c403877a69e1104ad69e006"><div class="ttname"><a href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a></div><div class="ttdeci">unsigned first</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00220">HexagonShuffler.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a5f091eb46b984dbf525c6ac041f6af95"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">llvm::TargetRegisterClass::HasDisjunctSubRegs</a></div><div class="ttdeci">const bool HasDisjunctSubRegs</div><div class="ttdoc">Whether the class supports two (or more) disjunct subregister indices. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00059">TargetRegisterInfo.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a0c96548253df12ce1e4eb10cd89140fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a0c96548253df12ce1e4eb10cd89140fb">llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;</a></div><div class="ttdeci">MachineInstr * operator-&gt;() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01163">MachineRegisterInfo.h:1163</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacc6af82327a6f208f586e90cc48dbed"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">llvm::MachineRegisterInfo::use_bundle_nodbg_end</a></div><div class="ttdeci">static use_bundle_nodbg_iterator use_bundle_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00548">MachineRegisterInfo.h:548</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="structllvm_1_1VRegInfo_html"><div class="ttname"><a href="structllvm_1_1VRegInfo.html">llvm::VRegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00034">MIParser.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abe7178771a2d20bb0f7c7cb554daa57a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">llvm::MachineRegisterInfo::createIncompleteVirtualRegister</a></div><div class="ttdeci">unsigned createIncompleteVirtualRegister(StringRef Name=&quot;&quot;)</div><div class="ttdoc">Creates a new virtual register that has no register class, register bank or size assigned yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00146">MachineRegisterInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9ad833072520047643998c0086c06d54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">llvm::MachineRegisterInfo::reg_iterator</a></div><div class="ttdeci">defusechain_iterator&lt; true, true, false, true, false, false &gt; reg_iterator</div><div class="ttdoc">reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00280">MachineRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5721f23077cefcde736c7e4d5e87990a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(Register VReg) const</div><div class="ttdoc">getRegAllocationHint - Return the register allocation hint for the specified virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00792">MachineRegisterInfo.h:792</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a266b6e4e1a7494ccbcce8548143144a5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">llvm::MachineRegisterInfo::use_operands</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; use_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00459">MachineRegisterInfo.h:459</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55dc7cf067f4fdc07a902ca0f3e3a87d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight</a></div><div class="ttdeci">virtual const RegClassWeight &amp; getRegClassWeight(const TargetRegisterClass *RC) const =0</div><div class="ttdoc">Get the weight in units of pressure for this register class. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a60b5a4a9be5a9b436a0be6edf036bbe3"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned VReg, unsigned Type, unsigned PrefReg)</div><div class="ttdoc">setRegAllocationHint - Specify a register allocation hint for the specified virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00762">MachineRegisterInfo.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aacbd76620ea53c847709ae52426f30f9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">llvm::TargetRegisterInfo::isInAllocatableClass</a></div><div class="ttdeci">bool isInAllocatableClass(unsigned RegNo) const</div><div class="ttdoc">Return true if the register is in the allocation of any register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00332">TargetRegisterInfo.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a95a091a913522ead1e0eac89c95d0274"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a95a091a913522ead1e0eac89c95d0274">llvm::MachineRegisterInfo::defusechain_instr_iterator::atEnd</a></div><div class="ttdeci">bool atEnd() const</div><div class="ttdoc">atEnd - return true if this iterator is equal to reg_end() on the value. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01129">MachineRegisterInfo.h:1129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">llvm::MachineRegisterInfo::isSSA</a></div><div class="ttdeci">bool isSSA() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00185">MachineRegisterInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab05bea8bf7513acba82ca339c74de2de"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">llvm::MachineRegisterInfo::reg_bundle_end</a></div><div class="ttdeci">static reg_bundle_iterator reg_bundle_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00313">MachineRegisterInfo.h:313</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada7de8e2cf4949a58445f955d4d98caa"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">llvm::MachineRegisterInfo::isReservedRegUnit</a></div><div class="ttdeci">bool isReservedRegUnit(unsigned Unit) const</div><div class="ttdoc">Returns true when the given register unit is considered reserved. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00657">MachineRegisterInfo.cpp:657</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acaf3a34039722dc78157301709872e04"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">llvm::MachineRegisterInfo::reg_begin</a></div><div class="ttdeci">reg_iterator reg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00281">MachineRegisterInfo.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a81fd0dc0cbc3134b6d267fe5d471f8fa"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a81fd0dc0cbc3134b6d267fe5d471f8fa">llvm::MachineRegisterInfo::clearSimpleHint</a></div><div class="ttdeci">void clearSimpleHint(unsigned VReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00782">MachineRegisterInfo.h:782</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac27689339b95eeb89bc9e40aa1e394f9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">llvm::MachineRegisterInfo::cloneVirtualRegister</a></div><div class="ttdeci">Register cloneVirtualRegister(Register VReg, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new virtual register in the function with the same attributes as the given regist...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00172">MachineRegisterInfo.cpp:172</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a721b3ae1a20e295cc4f1143958ad3884"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">llvm::MachineRegisterInfo::invalidateLiveness</a></div><div class="ttdeci">void invalidateLiveness()</div><div class="ttdoc">invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00207">MachineRegisterInfo.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a243bb1ee52bc86198096da5bb1e6de0b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a243bb1ee52bc86198096da5bb1e6de0b">llvm::MachineRegisterInfo::getUsedPhysRegsMask</a></div><div class="ttdeci">const BitVector &amp; getUsedPhysRegsMask() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00852">MachineRegisterInfo.h:852</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4ed4564189302ded06c4afe4998796c6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">llvm::MachineRegisterInfo::recomputeRegClass</a></div><div class="ttdeci">bool recomputeRegClass(unsigned Reg)</div><div class="ttdoc">recomputeRegClass - Try to find a legal super-class of Reg&amp;#39;s register class that still satisfies the ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00122">MachineRegisterInfo.cpp:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6208e23829aa84a5e95a1034c68c2fd6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">llvm::MachineRegisterInfo::resetDelegate</a></div><div class="ttdeci">void resetDelegate(Delegate *delegate)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00157">MachineRegisterInfo.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83b7b1113f9f59efaa7ef036dd4cfc1b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">llvm::MachineRegisterInfo::getUniqueVRegDef</a></div><div class="ttdeci">MachineInstr * getUniqueVRegDef(unsigned Reg) const</div><div class="ttdoc">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or nul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00411">MachineRegisterInfo.cpp:411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a94275a1edd38ff90ce524665a268d71e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">llvm::MachineRegisterInfo::reg_bundle_nodbg_end</a></div><div class="ttdeci">static reg_bundle_nodbg_iterator reg_bundle_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00366">MachineRegisterInfo.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed9edbca092a4412142216b59cfc3461"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00601">MachineRegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="classllvm_1_1iterator__range_html"><div class="ttname"><a href="classllvm_1_1iterator__range.html">llvm::iterator_range</a></div><div class="ttdoc">A range adaptor for a pair of iterators. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00031">iterator_range.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a22f30c1dced3803334130b1f4c78408a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a22f30c1dced3803334130b1f4c78408a">llvm::MachineRegisterInfo::reg_bundles</a></div><div class="ttdeci">iterator_range&lt; reg_bundle_iterator &gt; reg_bundles(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00317">MachineRegisterInfo.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aebc12f1cf49861a3e232070bf493ad54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">llvm::MachineRegisterInfo::liveins</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, unsigned &gt; &gt; liveins() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00938">MachineRegisterInfo.h:938</a></div></div>
<div class="ttc" id="classptrdiff__t_html"><div class="ttname"><a href="classptrdiff__t.html">ptrdiff_t</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab6bd4e1c6f44caf846330f094255a378"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab6bd4e1c6f44caf846330f094255a378">llvm::MachineRegisterInfo::use_nodbg_bundles</a></div><div class="ttdeci">iterator_range&lt; use_bundle_nodbg_iterator &gt; use_nodbg_bundles(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00553">MachineRegisterInfo.h:553</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad5d93934c9bbebe3e1768de7d0ed87a2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">llvm::MachineRegisterInfo::verifyUseList</a></div><div class="ttdeci">void verifyUseList(unsigned Reg) const</div><div class="ttdoc">Verify the sanity of the use list for Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00217">MachineRegisterInfo.cpp:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a98654f32fd96ffb498b0181c6546bf53"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(unsigned RegNo) const</div><div class="ttdoc">use_empty - Return true if there are no instructions using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00496">MachineRegisterInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a734704e257f859b52021ca205fe43854"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">llvm::MachineRegisterInfo::dumpUses</a></div><div class="ttdeci">void dumpUses(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00507">MachineRegisterInfo.cpp:507</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab0fae869007b900fbe4275983eda693f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">llvm::MachineRegisterInfo::def_instr_begin</a></div><div class="ttdeci">def_instr_iterator def_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00397">MachineRegisterInfo.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a03fc575960a7a7fcc9050082175a41e6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, true, true, false, false, true &gt; reg_bundle_nodbg_iterator</div><div class="ttdoc">reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00362">MachineRegisterInfo.h:362</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0eb653bae4f5a11b4b19a6247fd0021c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(unsigned FromReg, unsigned ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2147d9005c53d827be55ae88f2395611"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const</div><div class="ttdoc">getReservedRegs - Returns a reference to the frozen set of reserved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00886">MachineRegisterInfo.h:886</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_ab6de1976426d6ee152dcc9720c334be8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#ab6de1976426d6ee152dcc9720c334be8">llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=</a></div><div class="ttdeci">bool operator!=(const defusechain_instr_iterator &amp;x) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01124">MachineRegisterInfo.h:1124</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a466ce899b4682c8608c399ad215da282"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">llvm::MachineRegisterInfo::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00442">MachineRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab108abebfb89a6a71dbdd9178da60bb0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00933">MachineRegisterInfo.h:933</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a58a1c3f21a96544fc062f9ec00ef808b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a58a1c3f21a96544fc062f9ec00ef808b">llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo</a></div><div class="ttdeci">unsigned getOperandNo() const</div><div class="ttdoc">getOperandNo - Return the operand # of this MachineOperand in its MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01051">MachineRegisterInfo.h:1051</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a29a1144eb9d753b6b682a933aa3f8f9f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">llvm::MachineRegisterInfo::reg_instr_nodbg_end</a></div><div class="ttdeci">static reg_instr_nodbg_iterator reg_instr_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00349">MachineRegisterInfo.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6d9cb3eb3b146477bb4a708a246607be"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">llvm::MachineRegisterInfo::use_bundle_end</a></div><div class="ttdeci">static use_bundle_iterator use_bundle_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00486">MachineRegisterInfo.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3076649c65eeacac14b0aa8eaa75bcdf"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">llvm::MachineRegisterInfo::isUpdatedCSRsInitialized</a></div><div class="ttdeci">bool isUpdatedCSRsInitialized() const</div><div class="ttdoc">Returns true if the updated CSR list was initialized and false otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00230">MachineRegisterInfo.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa16cb155875107e5dea9ef78bbc244bd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa16cb155875107e5dea9ef78bbc244bd">llvm::MachineRegisterInfo::updateDbgUsersToReg</a></div><div class="ttdeci">void updateDbgUsersToReg(unsigned Reg, ArrayRef&lt; MachineInstr *&gt; Users) const</div><div class="ttdoc">updateDbgUsersToReg - Update a collection of DBG_VALUE instructions to refer to the designated regist...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00823">MachineRegisterInfo.h:823</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a04a5fd48b56cb883a30104fd811fd8c4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">llvm::MachineRegisterInfo::reg_nodbg_begin</a></div><div class="ttdeci">reg_nodbg_iterator reg_nodbg_begin(Register RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00329">MachineRegisterInfo.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4a0be37f8867dd216462956f3207d457"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">llvm::MachineRegisterInfo::hasOneUse</a></div><div class="ttdeci">bool hasOneUse(unsigned RegNo) const</div><div class="ttdoc">hasOneUse - Return true if there is exactly one instruction using the specified register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa5245c607ac5fc192aa01ab891d28cc5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00454">MachineRegisterInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html"><div class="ttname"><a href="classllvm_1_1PSetIterator.html">llvm::PSetIterator</a></div><div class="ttdoc">Iterate over the pressure sets affected by the given physical or virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01170">MachineRegisterInfo.h:1170</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_a55086dab5e84fec52d538ca80c8a909d"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#a55086dab5e84fec52d538ca80c8a909d">llvm::PSetIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01196">MachineRegisterInfo.h:1196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8d5307edc71242a67ab7e903b11f63c7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">llvm::MachineRegisterInfo::getPressureSets</a></div><div class="ttdeci">PSetIterator getPressureSets(unsigned RegUnit) const</div><div class="ttdoc">Get an iterator over the pressure sets affected by the given physical or virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01207">MachineRegisterInfo.h:1207</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a890f0083e12db63b68eb74781d16230e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">llvm::TargetRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">virtual const int * getRegUnitPressureSets(unsigned RegUnit) const =0</div><div class="ttdoc">Get the dimensions of register pressure impacted by this register unit. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac386aa863d0dc665f4b7da757f60054b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask</a></div><div class="ttdeci">void addPhysRegsUsedFromRegMask(const uint32_t *RegMask)</div><div class="ttdoc">addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00848">MachineRegisterInfo.h:848</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac659520ff7ad7ccab5c4eab4eaf1f078"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, true, false, true, false &gt; use_instr_nodbg_iterator</div><div class="ttdoc">use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00527">MachineRegisterInfo.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a218bf4a49a8808ebb854ec9b89907904"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">llvm::MachineRegisterInfo::tracksLiveness</a></div><div class="ttdeci">bool tracksLiveness() const</div><div class="ttdoc">tracksLiveness - Returns true when tracking register liveness accurately. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00197">MachineRegisterInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af09e7e49f709b8daeda7e77037aa4ccb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef</a></div><div class="ttdeci">void markUsesInDebugValueAsUndef(unsigned Reg) const</div><div class="ttdoc">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined wh...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00545">MachineRegisterInfo.cpp:545</a></div></div>
<div class="ttc" id="ItaniumDemangle_8h_html_a88ee8e4eea43084bd8964682683da88caa1fa27779242b4902f7ae3bdd5c6d508"><div class="ttname"><a href="ItaniumDemangle_8h.html#a88ee8e4eea43084bd8964682683da88caa1fa27779242b4902f7ae3bdd5c6d508">TemplateParamKind::Type</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad309c94beeccfc4057dbb1cf0e9b52f8"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">llvm::MachineRegisterInfo::setSimpleHint</a></div><div class="ttdeci">void setSimpleHint(unsigned VReg, unsigned PrefReg)</div><div class="ttdoc">Specify the preferred (target independent) register allocation hint for the specified virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00778">MachineRegisterInfo.h:778</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7f2602cf77af82396115293302557ee0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness</a></div><div class="ttdeci">bool shouldTrackSubRegLiveness(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Returns true if liveness for register class RC should be tracked at the subregister level...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00214">MachineRegisterInfo.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab6395548cae73865213e279ae461db54"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">llvm::MachineBasicBlock::instr_iterator</a></div><div class="ttdeci">Instructions::iterator instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00176">MachineBasicBlock.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a728707da8d5c6832316ff91231f3c2ef"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">llvm::MachineRegisterInfo::reg_nodbg_end</a></div><div class="ttdeci">static reg_nodbg_iterator reg_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00332">MachineRegisterInfo.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af175e7bc585ea589ad3f96c697f9c809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af175e7bc585ea589ad3f96c697f9c809">llvm::MachineRegisterInfo::reg_instructions</a></div><div class="ttdeci">iterator_range&lt; reg_instr_iterator &gt; reg_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00302">MachineRegisterInfo.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12cf2c9d0141338b1095ed6cdf393d9b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00475">MachineRegisterInfo.h:475</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a75ef1bdd9e0acebf3949caae98044c51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a75ef1bdd9e0acebf3949caae98044c51">llvm::MachineRegisterInfo::defusechain_iterator::operator*</a></div><div class="ttdeci">MachineOperand &amp; operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01057">MachineRegisterInfo.h:1057</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_a5e822b0690502a04b87125e63dbc8316"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#a5e822b0690502a04b87125e63dbc8316">llvm::IndexedMap::grow</a></div><div class="ttdeci">void grow(IndexT n)</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00067">IndexedMap.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afb1fd76e39ba4dfa2c428df88bbc82c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">llvm::MachineRegisterInfo::use_instr_nodbg_end</a></div><div class="ttdeci">static use_instr_nodbg_iterator use_instr_nodbg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00531">MachineRegisterInfo.h:531</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acbf941f3063f77e3b9cc2c6dad202a87"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00648">MachineRegisterInfo.h:648</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00158">MachineFunction.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00387">MachineRegisterInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aff8c24566f38978fcc22e831bf96a2cb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aff8c24566f38978fcc22e831bf96a2cb">llvm::MachineRegisterInfo::addRegAllocationHint</a></div><div class="ttdeci">void addRegAllocationHint(unsigned VReg, unsigned PrefReg)</div><div class="ttdoc">addRegAllocationHint - Add a register allocation hint to the hints vector for VReg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00771">MachineRegisterInfo.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6fe8abe7fcd341a7f3be4120a6b79c63"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">llvm::MachineRegisterInfo::use_instr_nodbg_begin</a></div><div class="ttdeci">use_instr_nodbg_iterator use_instr_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00528">MachineRegisterInfo.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_a4de1645df5138f82dd1a7f18d52f911a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#a4de1645df5138f82dd1a7f18d52f911a">llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==</a></div><div class="ttdeci">bool operator==(const defusechain_instr_iterator &amp;x) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01121">MachineRegisterInfo.h:1121</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a3e736a38ebafb662ddd8645d83a1d534"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">llvm::MachineRegisterInfo::MachineRegisterInfo</a></div><div class="ttdeci">MachineRegisterInfo(MachineFunction *MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00044">MachineRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aea027230315fae8256940378f249ef94"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aea027230315fae8256940378f249ef94">llvm::MachineRegisterInfo::reg_bundle_nodbg_begin</a></div><div class="ttdeci">reg_bundle_nodbg_iterator reg_bundle_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00363">MachineRegisterInfo.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abcc9762f2b944a0b60de5740eba7b2fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abcc9762f2b944a0b60de5740eba7b2fb">llvm::MachineRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">const std::pair&lt; unsigned, SmallVector&lt; unsigned, 4 &gt; &gt; &amp; getRegAllocationHints(unsigned VReg) const</div><div class="ttdoc">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00811">MachineRegisterInfo.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a557ce2bfb3c946e43d65d750b2537987"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">llvm::MachineRegisterInfo::moveOperands</a></div><div class="ttdeci">void moveOperands(MachineOperand *Dst, MachineOperand *Src, unsigned NumOps)</div><div class="ttdoc">Move NumOps operands from Src to Dst, updating use-def lists as needed. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00333">MachineRegisterInfo.cpp:333</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7a73104304bf1f9d344ad495283561b5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">llvm::MachineRegisterInfo::use_instr_end</a></div><div class="ttdeci">static use_instr_iterator use_instr_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00470">MachineRegisterInfo.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1296be6b320f6245df7185e7f83bfc32"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1296be6b320f6245df7185e7f83bfc32">llvm::MachineRegisterInfo::def_instructions</a></div><div class="ttdeci">iterator_range&lt; def_instr_iterator &gt; def_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00405">MachineRegisterInfo.h:405</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a310d01c7a2bd9b4a4f81dc4ce5019405"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a310d01c7a2bd9b4a4f81dc4ce5019405">llvm::MachineRegisterInfo::reg_empty</a></div><div class="ttdeci">bool reg_empty(unsigned RegNo) const</div><div class="ttdoc">reg_empty - Return true if there are no instructions using or defining the specified register (it may...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00323">MachineRegisterInfo.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aedd0ab6802e5324f233f8ce78f1b285d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aedd0ab6802e5324f233f8ce78f1b285d">llvm::MachineRegisterInfo::def_bundle_begin</a></div><div class="ttdeci">def_bundle_iterator def_bundle_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00413">MachineRegisterInfo.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1StringSet_html"><div class="ttname"><a href="classllvm_1_1StringSet.html">llvm::StringSet</a></div><div class="ttdoc">StringSet - A wrapper for StringMap that provides set-like functionality. </div><div class="ttdef"><b>Definition:</b> <a href="StringSet_8h_source.html#l00027">StringSet.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator_html_aec38b20cd4df72e40b17142612a2253f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#aec38b20cd4df72e40b17142612a2253f">llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++</a></div><div class="ttdeci">defusechain_instr_iterator operator++(int)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01151">MachineRegisterInfo.h:1151</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="LowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8d788d22cfaad654abf383f817e12add"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">llvm::MachineRegisterInfo::setDelegate</a></div><div class="ttdeci">void setDelegate(Delegate *delegate)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00166">MachineRegisterInfo.h:166</a></div></div>
<div class="ttc" id="structllvm_1_1VirtReg2IndexFunctor_html"><div class="ttname"><a href="structllvm_1_1VirtReg2IndexFunctor.html">llvm::VirtReg2IndexFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01130">TargetRegisterInfo.h:1130</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1Delegate_html_a3da97de747916863d0b55bfdffd5f290"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister</a></div><div class="ttdeci">virtual void MRI_NoteNewVirtualRegister(unsigned Reg)=0</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="namespacellvm_html_a162c90bc179a6359438d060722bee35f"><div class="ttname"><a href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">llvm::operator==</a></div><div class="ttdeci">bool operator==(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02024">APInt.h:2024</a></div></div>
<div class="ttc" id="classllvm_1_1PSetIterator_html_a7468f7aa9ad819d0d0294cc66da0c9e8"><div class="ttname"><a href="classllvm_1_1PSetIterator.html#a7468f7aa9ad819d0d0294cc66da0c9e8">llvm::PSetIterator::getWeight</a></div><div class="ttdeci">unsigned getWeight() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01194">MachineRegisterInfo.h:1194</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7161ee1354698f61aac698061dfb162b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">llvm::MachineRegisterInfo::use_bundle_iterator</a></div><div class="ttdeci">defusechain_instr_iterator&lt; true, false, false, false, false, true &gt; use_bundle_iterator</div><div class="ttdoc">use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00482">MachineRegisterInfo.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a777418fff099e9dfdfd83ef6a4c6ab78"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">llvm::MachineRegisterInfo::setRegClassOrRegBank</a></div><div class="ttdeci">void setRegClassOrRegBank(unsigned Reg, const RegClassOrRegBank &amp;RCOrRB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00675">MachineRegisterInfo.h:675</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_ac835fc191baf29fc0fd54d1c41146868"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">llvm::IndexedMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00063">IndexedMap.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1d8edf72c1d3e14e4d2396b98e07ad72"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a></div><div class="ttdeci">static reg_iterator reg_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00284">MachineRegisterInfo.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afdef738c41b02f8f089b8774974eb0cb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">unsigned getLiveInVirtReg(unsigned PReg) const</div><div class="ttdoc">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00460">MachineRegisterInfo.cpp:460</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a021a3cabd072c6984bf30b0f8a3fc0a6"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">llvm::MachineRegisterInfo::getSimpleHint</a></div><div class="ttdeci">Register getSimpleHint(Register VReg) const</div><div class="ttdoc">getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00802">MachineRegisterInfo.h:802</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a60a9dd675392e7290cd450d4aabc99d7"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a60a9dd675392e7290cd450d4aabc99d7">llvm::MachineRegisterInfo::use_nodbg_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_nodbg_iterator &gt; use_nodbg_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00536">MachineRegisterInfo.h:536</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">llvm::MachineRegisterInfo::defusechain_iterator</a></div><div class="ttdoc">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00266">MachineRegisterInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ad1020f860881156caff3f67b8d741520"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ad1020f860881156caff3f67b8d741520">llvm::MachineRegisterInfo::operator=</a></div><div class="ttdeci">MachineRegisterInfo &amp; operator=(const MachineRegisterInfo &amp;)=delete</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af2d0b6074f2fcb4d38e61ab3b6e1d78d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">llvm::MachineRegisterInfo::reg_instr_begin</a></div><div class="ttdeci">reg_instr_iterator reg_instr_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00294">MachineRegisterInfo.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1StringMap_html_a16e5eaf2df56249e87019be23ee07695"><div class="ttname"><a href="classllvm_1_1StringMap.html#a16e5eaf2df56249e87019be23ee07695">llvm::StringMap&lt; NoneType, AllocatorTy &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="StringMap_8h_source.html#l00340">StringMap.h:340</a></div></div>
<div class="ttc" id="PointerUnion_8h_html"><div class="ttname"><a href="PointerUnion_8h.html">PointerUnion.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a595a7a24c293a79d1f19a3ae2337bb49"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">llvm::MachineRegisterInfo::def_bundle_end</a></div><div class="ttdeci">static def_bundle_iterator def_bundle_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00416">MachineRegisterInfo.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a56213f0cc001a2332555f3267f232b2a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">llvm::MachineRegisterInfo::getVRegName</a></div><div class="ttdeci">StringRef getVRegName(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00428">MachineRegisterInfo.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_acf14efb4e923d92f4881e7cc229a14e0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#acf14efb4e923d92f4881e7cc229a14e0">llvm::MachineRegisterInfo::defusechain_iterator::pointer</a></div><div class="ttdeci">std::iterator&lt; std::forward_iterator_tag, MachineInstr, ptrdiff_t &gt;::pointer pointer</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01011">MachineRegisterInfo.h:1011</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00156">PointerUnion.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator_html_a461e951542701e07b475790763c59527"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#a461e951542701e07b475790763c59527">llvm::MachineRegisterInfo::defusechain_iterator::operator++</a></div><div class="ttdeci">defusechain_iterator operator++(int)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l01045">MachineRegisterInfo.h:1045</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af7f7e5eb5b55add81ed8fe39ac83b9c2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">llvm::MachineRegisterInfo::addRegOperandToUseList</a></div><div class="ttdeci">void addRegOperandToUseList(MachineOperand *MO)</div><div class="ttdoc">Add MO to the linked list of operands for its register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00265">MachineRegisterInfo.cpp:265</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:55 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
