// Seed: 3317432081
module module_0 #(
    parameter id_5 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_5 = 1;
  wire id_6;
  logic [id_5 : 1 'd0] id_7;
  wire id_8, id_9;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_6 = 32'd83
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  output wire id_2;
  input wire _id_1;
  logic [(  id_1  ) : id_6] id_7 = "";
endmodule
