Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May 21 12:52:44 2025
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xczu2cg-sfvc784-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 17624 |     0 |          0 |     47232 | 37.31 |
|   LUT as Logic             | 14254 |     0 |          0 |     47232 | 30.18 |
|   LUT as Memory            |  3370 |     0 |          0 |     28800 | 11.70 |
|     LUT as Distributed RAM |  1540 |     0 |            |           |       |
|     LUT as Shift Register  |  1830 |     0 |            |           |       |
| CLB Registers              | 23076 |     0 |          0 |     94464 | 24.43 |
|   Register as Flip Flop    | 23076 |     0 |          0 |     94464 | 24.43 |
|   Register as Latch        |     0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |   227 |     0 |          0 |      8820 |  2.57 |
| F7 Muxes                   |   344 |     0 |          0 |     35280 |  0.98 |
| F8 Muxes                   |    39 |     0 |          0 |     17640 |  0.22 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 292   |          Yes |           - |        Reset |
| 702   |          Yes |         Set |            - |
| 22041 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3536 |     0 |          0 |      8820 | 40.09 |
|   CLBL                                     |  2296 |     0 |            |           |       |
|   CLBM                                     |  1240 |     0 |            |           |       |
| LUT as Logic                               | 14254 |     0 |          0 |     47232 | 30.18 |
|   using O5 output only                     |   537 |       |            |           |       |
|   using O6 output only                     | 10357 |       |            |           |       |
|   using O5 and O6                          |  3360 |       |            |           |       |
| LUT as Memory                              |  3370 |     0 |          0 |     28800 | 11.70 |
|   LUT as Distributed RAM                   |  1540 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   336 |       |            |           |       |
|     using O5 and O6                        |  1204 |       |            |           |       |
|   LUT as Shift Register                    |  1830 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1185 |       |            |           |       |
|     using O5 and O6                        |   645 |       |            |           |       |
| CLB Registers                              | 23076 |     0 |          0 |     94464 | 24.43 |
|   Register driven from within the CLB      | 13553 |       |            |           |       |
|   Register driven from outside the CLB     |  9523 |       |            |           |       |
|     LUT in front of the register is unused |  5858 |       |            |           |       |
|     LUT in front of the register is used   |  3665 |       |            |           |       |
| Unique Control Sets                        |  1238 |       |          0 |     17640 |  7.02 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   18 |     0 |          0 |       150 | 12.00 |
|   RAMB36/FIFO*    |   17 |     0 |          0 |       150 | 11.33 |
|     RAMB36E2 only |   17 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |       300 |  0.67 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    7 |     0 |          0 |       240 |  2.92 |
|   DSP48E2 only |    7 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    6 |     6 |          0 |       252 |  2.38 |
| HPIOB_M          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    3 |     3 |          0 |        48 |  6.25 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        48 |  2.08 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |        88 |  2.27 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    0 |     0 |          0 |         3 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDRE      | 22041 |            Register |
| LUT6      |  7056 |                 CLB |
| LUT4      |  3049 |                 CLB |
| LUT3      |  2941 |                 CLB |
| LUT5      |  2683 |                 CLB |
| RAMD32    |  2108 |                 CLB |
| SRLC32E   |  1431 |                 CLB |
| LUT2      |  1362 |                 CLB |
| SRL16E    |  1038 |                 CLB |
| FDSE      |   702 |            Register |
| LUT1      |   523 |                 CLB |
| MUXF7     |   344 |                 CLB |
| RAMD64E   |   336 |                 CLB |
| RAMS32    |   300 |                 CLB |
| FDCE      |   292 |            Register |
| CARRY8    |   227 |                 CLB |
| FDPE      |    41 |            Register |
| MUXF8     |    39 |                 CLB |
| RAMB36E2  |    17 |            BLOCKRAM |
| DSP48E2   |     7 |          Arithmetic |
| SRLC16E   |     6 |                 CLB |
| OBUF      |     3 |                 I/O |
| RAMB18E2  |     2 |            BLOCKRAM |
| IBUFCTRL  |     2 |              Others |
| BUFGCE    |     2 |               Clock |
| PS8       |     1 |            Advanced |
| INBUF     |     1 |                 I/O |
| DIFFINBUF |     1 |                 I/O |
| BUFG_PS   |     1 |               Clock |
| BSCANE2   |     1 |       Configuration |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| top_ila     |    2 |
| vinstru_ila |    1 |
| dbg_hub     |    1 |
+-------------+------+


