{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701688707096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701688707096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 03:18:27 2023 " "Processing started: Mon Dec  4 03:18:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701688707096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688707096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688707096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701688707237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701688707237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-Behavioral " "Found design unit 1: T_FF-Behavioral" {  } { { "T_FF.vhd" "" { Text "D:/252/ReactionTimer/code/T_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711774 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "D:/252/ReactionTimer/code/T_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavior " "Found design unit 1: D_FF-behavior" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711775 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_FF-behavioral " "Found design unit 1: SR_FF-behavioral" {  } { { "SR_FF.vhd" "" { Text "D:/252/ReactionTimer/code/SR_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711775 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_FF " "Found entity 1: SR_FF" {  } { { "SR_FF.vhd" "" { Text "D:/252/ReactionTimer/code/SR_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-behavioral " "Found design unit 1: JK_FF-behavioral" {  } { { "JK_FF.vhd" "" { Text "D:/252/ReactionTimer/code/JK_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711776 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "D:/252/ReactionTimer/code/JK_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pregister16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pregister16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRegister16-behavior " "Found design unit 1: PRegister16-behavior" {  } { { "PRegister16.vhd" "" { Text "D:/252/ReactionTimer/code/PRegister16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711776 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRegister16 " "Found entity 1: PRegister16" {  } { { "PRegister16.vhd" "" { Text "D:/252/ReactionTimer/code/PRegister16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32-behavior " "Found design unit 1: encoder32-behavior" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711777 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32 " "Found entity 1: encoder32" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-SegLogic " "Found design unit 1: SegDecoder-SegLogic" {  } { { "SegDecoder.vhd" "" { Text "D:/252/ReactionTimer/code/SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711777 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "D:/252/ReactionTimer/code/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScaler-behavior " "Found design unit 1: PreScaler-behavior" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711778 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScaler " "Found entity 1: PreScaler" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavioral " "Found design unit 1: LFSR-behavioral" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711778 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "Counter.vhd" "" { Text "D:/252/ReactionTimer/code/Counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711779 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.vhd" "" { Text "D:/252/ReactionTimer/code/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "react.vhd 2 1 " "Found 2 design units, including 1 entities, in source file react.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 react-behavior " "Found design unit 1: react-behavior" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711779 ""} { "Info" "ISGN_ENTITY_NAME" "1 React " "Found entity 1: React" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statedetermination.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statedetermination.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateDetermination-behavior " "Found design unit 1: StateDetermination-behavior" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711780 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateDetermination " "Found entity 1: StateDetermination" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file initialize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 initialize-behavior " "Found design unit 1: initialize-behavior" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711780 ""} { "Info" "ISGN_ENTITY_NAME" "1 initialize " "Found entity 1: initialize" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdnum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdnum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDNum-behavior " "Found design unit 1: BCDNum-behavior" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711781 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDNum " "Found entity 1: BCDNum" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701688711781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "React " "Elaborating entity \"React\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701688711795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX8 React.vhd(10) " "VHDL Signal Declaration warning at React.vhd(10): used implicit default value for signal \"HEX8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_CLK React.vhd(56) " "Verilog HDL or VHDL warning at React.vhd(56): object \"out_CLK\" assigned a value but never read" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target React.vhd(59) " "Verilog HDL or VHDL warning at React.vhd(59): object \"target\" assigned a value but never read" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701688711796 "|React"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScaler PreScaler:PreScalar_instance " "Elaborating entity \"PreScaler\" for hierarchy \"PreScaler:PreScalar_instance\"" {  } { { "React.vhd" "PreScalar_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711800 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clkO PreScaler.vhd(26) " "VHDL Process Statement warning at PreScaler.vhd(26): inferring latch(es) for signal or variable \"clkO\", which holds its previous value in one or more paths through the process" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711800 "|React|PreScaler:PreScalar_instance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clkO PreScaler.vhd(26) " "Inferred latch for \"clkO\" at PreScaler.vhd(26)" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711800 "|React|PreScaler:PreScalar_instance0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32 PreScaler:PreScalar_instance\|encoder32:instance1 " "Elaborating entity \"encoder32\" for hierarchy \"PreScaler:PreScalar_instance\|encoder32:instance1\"" {  } { { "PreScaler.vhd" "instance1" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711800 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eout encoder32.vhd(14) " "VHDL Process Statement warning at encoder32.vhd(14): inferring latch(es) for signal or variable \"eout\", which holds its previous value in one or more paths through the process" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|PreScaler:PreScalar_instance0|encoder32:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eout\[0\] encoder32.vhd(14) " "Inferred latch for \"eout\[0\]\" at encoder32.vhd(14)" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|PreScaler:PreScalar_instance0|encoder32:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eout\[1\] encoder32.vhd(14) " "Inferred latch for \"eout\[1\]\" at encoder32.vhd(14)" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|PreScaler:PreScalar_instance0|encoder32:instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateDetermination StateDetermination:stateDet_instance " "Elaborating entity \"StateDetermination\" for hierarchy \"StateDetermination:stateDet_instance\"" {  } { { "React.vhd" "stateDet_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(20) " "VHDL Process Statement warning at StateDetermination.vhd(20): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(25) " "VHDL Process Statement warning at StateDetermination.vhd(25): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(29) " "VHDL Process Statement warning at StateDetermination.vhd(29): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(34) " "VHDL Process Statement warning at StateDetermination.vhd(34): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(38) " "VHDL Process Statement warning at StateDetermination.vhd(38): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(43) " "VHDL Process Statement warning at StateDetermination.vhd(43): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(47) " "VHDL Process Statement warning at StateDetermination.vhd(47): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(52) " "VHDL Process Statement warning at StateDetermination.vhd(52): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711801 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(56) " "VHDL Process Statement warning at StateDetermination.vhd(56): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(61) " "VHDL Process Statement warning at StateDetermination.vhd(61): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(65) " "VHDL Process Statement warning at StateDetermination.vhd(65): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(70) " "VHDL Process Statement warning at StateDetermination.vhd(70): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(74) " "VHDL Process Statement warning at StateDetermination.vhd(74): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StateTemp StateDetermination.vhd(79) " "VHDL Process Statement warning at StateDetermination.vhd(79): signal \"StateTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "StateTemp StateDetermination.vhd(15) " "VHDL Process Statement warning at StateDetermination.vhd(15): inferring latch(es) for signal or variable \"StateTemp\", which holds its previous value in one or more paths through the process" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTemp\[0\] StateDetermination.vhd(15) " "Inferred latch for \"StateTemp\[0\]\" at StateDetermination.vhd(15)" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTemp\[1\] StateDetermination.vhd(15) " "Inferred latch for \"StateTemp\[1\]\" at StateDetermination.vhd(15)" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTemp\[2\] StateDetermination.vhd(15) " "Inferred latch for \"StateTemp\[2\]\" at StateDetermination.vhd(15)" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|StateDetermination:stateDet_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initialize initialize:initialize_instance " "Elaborating entity \"initialize\" for hierarchy \"initialize:initialize_instance\"" {  } { { "React.vhd" "initialize_instance" { Text "D:/252/ReactionTimer/code/React.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button initialize.vhd(50) " "VHDL Process Statement warning at initialize.vhd(50): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXTemp4 initialize.vhd(51) " "VHDL Process Statement warning at initialize.vhd(51): signal \"HEXTemp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXTemp5 initialize.vhd(52) " "VHDL Process Statement warning at initialize.vhd(52): signal \"HEXTemp5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 initialize.vhd(47) " "VHDL Process Statement warning at initialize.vhd(47): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 initialize.vhd(47) " "VHDL Process Statement warning at initialize.vhd(47): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] initialize.vhd(47) " "Inferred latch for \"HEX5\[0\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] initialize.vhd(47) " "Inferred latch for \"HEX5\[1\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] initialize.vhd(47) " "Inferred latch for \"HEX5\[2\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] initialize.vhd(47) " "Inferred latch for \"HEX5\[3\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] initialize.vhd(47) " "Inferred latch for \"HEX5\[4\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] initialize.vhd(47) " "Inferred latch for \"HEX5\[5\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] initialize.vhd(47) " "Inferred latch for \"HEX5\[6\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711802 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] initialize.vhd(47) " "Inferred latch for \"HEX4\[0\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] initialize.vhd(47) " "Inferred latch for \"HEX4\[1\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] initialize.vhd(47) " "Inferred latch for \"HEX4\[2\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] initialize.vhd(47) " "Inferred latch for \"HEX4\[3\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] initialize.vhd(47) " "Inferred latch for \"HEX4\[4\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] initialize.vhd(47) " "Inferred latch for \"HEX4\[5\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] initialize.vhd(47) " "Inferred latch for \"HEX4\[6\]\" at initialize.vhd(47)" {  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR initialize:initialize_instance\|LFSR:instance1 " "Elaborating entity \"LFSR\" for hierarchy \"initialize:initialize_instance\|LFSR:instance1\"" {  } { { "initialize.vhd" "instance1" { Text "D:/252/ReactionTimer/code/initialize.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LFSR_Reg LFSR.vhd(38) " "VHDL Process Statement warning at LFSR.vhd(38): inferring latch(es) for signal or variable \"LFSR_Reg\", which holds its previous value in one or more paths through the process" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[0\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[0\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[1\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[1\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[2\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[2\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[3\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[3\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[4\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[4\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[5\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[5\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[6\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[6\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR_Reg\[7\] LFSR.vhd(38) " "Inferred latch for \"LFSR_Reg\[7\]\" at LFSR.vhd(38)" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 "|React|initialize:initialize_instance|LFSR:instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0 " "Elaborating entity \"D_FF\" for hierarchy \"initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\"" {  } { { "LFSR.vhd" "instance0" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder initialize:initialize_instance\|SegDecoder:instance2 " "Elaborating entity \"SegDecoder\" for hierarchy \"initialize:initialize_instance\|SegDecoder:instance2\"" {  } { { "initialize.vhd" "instance2" { Text "D:/252/ReactionTimer/code/initialize.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDNum initialize:initialize_instance\|BCDNum:instance4 " "Elaborating entity \"BCDNum\" for hierarchy \"initialize:initialize_instance\|BCDNum:instance4\"" {  } { { "initialize.vhd" "instance4" { Text "D:/252/ReactionTimer/code/initialize.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688711805 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num1 BCDNum.vhd(17) " "VHDL Process Statement warning at BCDNum.vhd(17): inferring latch(es) for signal or variable \"num1\", which holds its previous value in one or more paths through the process" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num2 BCDNum.vhd(17) " "VHDL Process Statement warning at BCDNum.vhd(17): inferring latch(es) for signal or variable \"num2\", which holds its previous value in one or more paths through the process" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] BCDNum.vhd(17) " "Inferred latch for \"num2\[0\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] BCDNum.vhd(17) " "Inferred latch for \"num2\[1\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] BCDNum.vhd(17) " "Inferred latch for \"num2\[2\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] BCDNum.vhd(17) " "Inferred latch for \"num2\[3\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[4\] BCDNum.vhd(17) " "Inferred latch for \"num2\[4\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[5\] BCDNum.vhd(17) " "Inferred latch for \"num2\[5\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[6\] BCDNum.vhd(17) " "Inferred latch for \"num2\[6\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[7\] BCDNum.vhd(17) " "Inferred latch for \"num2\[7\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[8\] BCDNum.vhd(17) " "Inferred latch for \"num2\[8\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[9\] BCDNum.vhd(17) " "Inferred latch for \"num2\[9\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[10\] BCDNum.vhd(17) " "Inferred latch for \"num2\[10\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[11\] BCDNum.vhd(17) " "Inferred latch for \"num2\[11\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[12\] BCDNum.vhd(17) " "Inferred latch for \"num2\[12\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[13\] BCDNum.vhd(17) " "Inferred latch for \"num2\[13\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[14\] BCDNum.vhd(17) " "Inferred latch for \"num2\[14\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[15\] BCDNum.vhd(17) " "Inferred latch for \"num2\[15\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[16\] BCDNum.vhd(17) " "Inferred latch for \"num2\[16\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[17\] BCDNum.vhd(17) " "Inferred latch for \"num2\[17\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[18\] BCDNum.vhd(17) " "Inferred latch for \"num2\[18\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[19\] BCDNum.vhd(17) " "Inferred latch for \"num2\[19\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[20\] BCDNum.vhd(17) " "Inferred latch for \"num2\[20\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[21\] BCDNum.vhd(17) " "Inferred latch for \"num2\[21\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[22\] BCDNum.vhd(17) " "Inferred latch for \"num2\[22\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[23\] BCDNum.vhd(17) " "Inferred latch for \"num2\[23\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[24\] BCDNum.vhd(17) " "Inferred latch for \"num2\[24\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[25\] BCDNum.vhd(17) " "Inferred latch for \"num2\[25\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[26\] BCDNum.vhd(17) " "Inferred latch for \"num2\[26\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[27\] BCDNum.vhd(17) " "Inferred latch for \"num2\[27\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[28\] BCDNum.vhd(17) " "Inferred latch for \"num2\[28\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[29\] BCDNum.vhd(17) " "Inferred latch for \"num2\[29\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[30\] BCDNum.vhd(17) " "Inferred latch for \"num2\[30\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[31\] BCDNum.vhd(17) " "Inferred latch for \"num2\[31\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] BCDNum.vhd(17) " "Inferred latch for \"num1\[0\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] BCDNum.vhd(17) " "Inferred latch for \"num1\[1\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] BCDNum.vhd(17) " "Inferred latch for \"num1\[2\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] BCDNum.vhd(17) " "Inferred latch for \"num1\[3\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] BCDNum.vhd(17) " "Inferred latch for \"num1\[4\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] BCDNum.vhd(17) " "Inferred latch for \"num1\[5\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[6\] BCDNum.vhd(17) " "Inferred latch for \"num1\[6\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[7\] BCDNum.vhd(17) " "Inferred latch for \"num1\[7\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[8\] BCDNum.vhd(17) " "Inferred latch for \"num1\[8\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[9\] BCDNum.vhd(17) " "Inferred latch for \"num1\[9\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[10\] BCDNum.vhd(17) " "Inferred latch for \"num1\[10\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[11\] BCDNum.vhd(17) " "Inferred latch for \"num1\[11\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711806 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[12\] BCDNum.vhd(17) " "Inferred latch for \"num1\[12\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[13\] BCDNum.vhd(17) " "Inferred latch for \"num1\[13\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[14\] BCDNum.vhd(17) " "Inferred latch for \"num1\[14\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[15\] BCDNum.vhd(17) " "Inferred latch for \"num1\[15\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[16\] BCDNum.vhd(17) " "Inferred latch for \"num1\[16\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[17\] BCDNum.vhd(17) " "Inferred latch for \"num1\[17\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[18\] BCDNum.vhd(17) " "Inferred latch for \"num1\[18\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[19\] BCDNum.vhd(17) " "Inferred latch for \"num1\[19\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[20\] BCDNum.vhd(17) " "Inferred latch for \"num1\[20\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[21\] BCDNum.vhd(17) " "Inferred latch for \"num1\[21\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[22\] BCDNum.vhd(17) " "Inferred latch for \"num1\[22\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[23\] BCDNum.vhd(17) " "Inferred latch for \"num1\[23\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[24\] BCDNum.vhd(17) " "Inferred latch for \"num1\[24\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[25\] BCDNum.vhd(17) " "Inferred latch for \"num1\[25\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[26\] BCDNum.vhd(17) " "Inferred latch for \"num1\[26\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[27\] BCDNum.vhd(17) " "Inferred latch for \"num1\[27\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[28\] BCDNum.vhd(17) " "Inferred latch for \"num1\[28\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[29\] BCDNum.vhd(17) " "Inferred latch for \"num1\[29\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[30\] BCDNum.vhd(17) " "Inferred latch for \"num1\[30\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[31\] BCDNum.vhd(17) " "Inferred latch for \"num1\[31\]\" at BCDNum.vhd(17)" {  } { { "BCDNum.vhd" "" { Text "D:/252/ReactionTimer/code/BCDNum.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688711807 "|React|initialize:initialize_instance|BCDNum:instance4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[0\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[3\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance3\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance3\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[1\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance1\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance1\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[2\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance2\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance2\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateDetermination:stateDet_instance\|StateTemp\[1\] " "Latch StateDetermination:stateDet_instance\|StateTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateDetermination:stateDet_instance\|StateTemp\[2\] " "Latch StateDetermination:stateDet_instance\|StateTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key\[0\] " "Ports D and ENA on the latch are fed by the same signal key\[0\]" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateDetermination:stateDet_instance\|StateTemp\[0\] " "Latch StateDetermination:stateDet_instance\|StateTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateDetermination:stateDet_instance\|StateTemp\[0\] " "Ports D and ENA on the latch are fed by the same signal StateDetermination:stateDet_instance\|StateTemp\[0\]" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[4\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[6\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance6\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance6\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[7\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance7\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance7\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[5\] " "Latch initialize:initialize_instance\|LFSR:instance1\|LFSR_Reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA initialize:initialize_instance\|LFSR:instance1\|D_FF:instance5\|Q " "Ports D and ENA on the latch are fed by the same signal initialize:initialize_instance\|LFSR:instance1\|D_FF:instance5\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701688712074 ""}  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701688712074 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[0\] GND " "Pin \"HEX8\[0\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[1\] GND " "Pin \"HEX8\[1\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[2\] GND " "Pin \"HEX8\[2\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[3\] GND " "Pin \"HEX8\[3\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[4\] GND " "Pin \"HEX8\[4\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[5\] GND " "Pin \"HEX8\[5\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[6\] GND " "Pin \"HEX8\[6\]\" is stuck at GND" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701688712098 "|React|HEX8[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701688712098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701688712144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701688712479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701688712479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701688712493 "|React|sw[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701688712493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701688712493 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701688712493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701688712493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701688712493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701688712504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 03:18:32 2023 " "Processing ended: Mon Dec  4 03:18:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701688712504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701688712504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701688712504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701688712504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701688713372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701688713373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 03:18:33 2023 " "Processing started: Mon Dec  4 03:18:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701688713373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701688713373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701688713373 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701688713412 ""}
{ "Info" "0" "" "Project  = ReactionTimer" {  } {  } 0 0 "Project  = ReactionTimer" 0 0 "Fitter" 0 0 1701688713412 ""}
{ "Info" "0" "" "Revision = ReactionTimer" {  } {  } 0 0 "Revision = ReactionTimer" 0 0 "Fitter" 0 0 1701688713412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701688713445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701688713445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ReactionTimer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ReactionTimer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701688713449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701688713486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701688713486 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701688713675 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701688713679 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701688713720 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701688713720 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701688713721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701688713721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701688713721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701688713721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701688713721 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701688713721 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701688713722 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 86 " "No exact pin location assignment(s) for 86 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701688714174 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701688714320 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionTimer.sdc " "Synopsys Design Constraints File file not found: 'ReactionTimer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701688714320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701688714320 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout " "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701688714321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701688714321 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701688714321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701688714322 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701688714322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|D_FF:instance1\|Q " "Destination node initialize:initialize_instance\|LFSR:instance1\|D_FF:instance1\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|D_FF:instance2\|Q " "Destination node initialize:initialize_instance\|LFSR:instance1\|D_FF:instance2\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|D_FF:instance3\|Q " "Destination node initialize:initialize_instance\|LFSR:instance1\|D_FF:instance3\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|D_FF:instance5\|Q " "Destination node initialize:initialize_instance\|LFSR:instance1\|D_FF:instance5\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|D_FF:instance6\|Q " "Destination node initialize:initialize_instance\|LFSR:instance1\|D_FF:instance6\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|D_FF:instance7\|Q " "Destination node initialize:initialize_instance\|LFSR:instance1\|D_FF:instance7\|Q" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "initialize:initialize_instance\|LFSR:instance1\|comb~0 " "Destination node initialize:initialize_instance\|LFSR:instance1\|comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714336 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701688714336 ""}  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701688714336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "initialize:initialize_instance\|HEX4\[6\]~0  " "Automatically promoted node initialize:initialize_instance\|HEX4\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701688714337 ""}  } { { "initialize.vhd" "" { Text "D:/252/ReactionTimer/code/initialize.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701688714337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "initialize:initialize_instance\|LFSR:instance1\|process_0~0  " "Automatically promoted node initialize:initialize_instance\|LFSR:instance1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701688714337 ""}  } { { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701688714337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "initialize:initialize_instance\|LFSR:instance1\|process_0~1  " "Automatically promoted node initialize:initialize_instance\|LFSR:instance1\|process_0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701688714346 ""}  } { { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701688714346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateDetermination:stateDet_instance\|StateTemp\[2\]~8  " "Automatically promoted node StateDetermination:stateDet_instance\|StateTemp\[2\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701688714346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateDetermination:stateDet_instance\|StateTemp\[0\] " "Destination node StateDetermination:stateDet_instance\|StateTemp\[0\]" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701688714346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701688714346 ""}  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/252/ReactionTimer/code/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701688714346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701688714495 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701688714495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701688714495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701688714496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701688714496 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701688714497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701688714497 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701688714497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701688714497 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701688714497 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701688714497 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "85 unused 2.5V 22 63 0 " "Number of I/O pins in group: 85 (unused VREF, 2.5V VCCIO, 22 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701688714499 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701688714499 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701688714499 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701688714500 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701688714500 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701688714500 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701688714560 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701688714561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701688716001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701688716074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701688716097 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701688721740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701688721740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701688721896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "D:/252/ReactionTimer/code/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701688723549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701688723549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701688724176 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701688724176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701688724178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701688724251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701688724259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701688724409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701688724409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701688724537 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701688724953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/252/ReactionTimer/code/output_files/ReactionTimer.fit.smsg " "Generated suppressed messages file D:/252/ReactionTimer/code/output_files/ReactionTimer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701688725231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6518 " "Peak virtual memory: 6518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701688725389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 03:18:45 2023 " "Processing ended: Mon Dec  4 03:18:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701688725389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701688725389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701688725389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701688725389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701688726198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701688726198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 03:18:46 2023 " "Processing started: Mon Dec  4 03:18:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701688726198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701688726198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701688726198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701688726348 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701688727588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701688727650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701688727845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 03:18:47 2023 " "Processing ended: Mon Dec  4 03:18:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701688727845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701688727845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701688727845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701688727845 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701688728475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701688728768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701688728768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 03:18:48 2023 " "Processing started: Mon Dec  4 03:18:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701688728768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701688728768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ReactionTimer -c ReactionTimer " "Command: quartus_sta ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701688728769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701688728813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701688728881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701688728881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688728919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688728919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701688729160 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ReactionTimer.sdc " "Synopsys Design Constraints File file not found: 'ReactionTimer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701688729174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729174 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " "create_clock -period 1.000 -name initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701688729175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50 clock_50 " "create_clock -period 1.000 -name clock_50 clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701688729175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key\[0\] key\[0\] " "create_clock -period 1.000 -name key\[0\] key\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701688729175 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " "create_clock -period 1.000 -name initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701688729175 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701688729175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout " "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701688729175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701688729175 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701688729176 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701688729176 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701688729177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701688729182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701688729191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701688729191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.070 " "Worst-case setup slack is -6.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.070             -44.281 key\[0\]  " "   -6.070             -44.281 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.407              -7.389 clock_50  " "   -2.407              -7.389 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788              -5.256 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "   -1.788              -5.256 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565              -5.487 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "   -1.565              -5.487 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 key\[0\]  " "    0.417               0.000 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "    0.548               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 clock_50  " "    0.660               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "    0.698               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701688729196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701688729197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 clock_50  " "   -3.000             -13.280 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.300 key\[0\]  " "   -3.000              -6.300 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "    0.407               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "    0.422               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729198 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701688729224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701688729236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701688729392 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout " "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701688729408 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701688729408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701688729408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701688729412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701688729412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.406 " "Worst-case setup slack is -5.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.406             -39.466 key\[0\]  " "   -5.406             -39.466 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118              -6.143 clock_50  " "   -2.118              -6.143 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502              -4.466 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "   -1.502              -4.466 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319              -4.722 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "   -1.319              -4.722 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 key\[0\]  " "    0.358               0.000 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "    0.459               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 clock_50  " "    0.601               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "    0.644               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701688729418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701688729420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 clock_50  " "   -3.000             -13.280 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.170 key\[0\]  " "   -3.000              -5.170 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "    0.415               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "    0.431               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729421 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701688729451 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout " "Cell: stateDet_instance\|StateTemp\[2\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701688729491 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701688729491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701688729492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701688729493 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701688729493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.206 " "Worst-case setup slack is -3.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206             -14.785 key\[0\]  " "   -3.206             -14.785 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946              -1.613 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "   -0.946              -1.613 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788              -1.596 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "   -0.788              -1.596 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.782              -2.089 clock_50  " "   -0.782              -2.089 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 key\[0\]  " "    0.128               0.000 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "    0.263               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clock_50  " "    0.294               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "    0.326               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701688729500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701688729503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.124 clock_50  " "   -3.000             -11.124 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.449 key\[0\]  " "   -3.000              -4.449 key\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q  " "    0.296               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q  " "    0.315               0.000 initialize:initialize_instance\|LFSR:instance1\|D_FF:instance4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701688729505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701688729505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701688729776 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701688729776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701688729814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 03:18:49 2023 " "Processing ended: Mon Dec  4 03:18:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701688729814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701688729814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701688729814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701688729814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701688730659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701688730659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 03:18:50 2023 " "Processing started: Mon Dec  4 03:18:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701688730659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701688730659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701688730659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701688730867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ReactionTimer.vo D:/252/ReactionTimer/code/simulation/questa/ simulation " "Generated file ReactionTimer.vo in folder \"D:/252/ReactionTimer/code/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701688730898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701688730910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 03:18:50 2023 " "Processing ended: Mon Dec  4 03:18:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701688730910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701688730910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701688730910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701688730910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701688731506 ""}
