<!doctype html>
<html>
<head>
<title>Gude!</title>
<link rel="stylesheet" href="google-code-prettify/skins/desert.css">
<link rel="stylesheet" href="css/custom.css">
<link rel="stylesheet" href="css/mark-lines.css">
<script src="google-code-prettify/prettify.js"></script>
</head>
<body onload="PR.prettyPrint()">
<pre class="prettyprint linenums lang-c">
extern int getenv(const char *name);
extern int foo();
extern int bar();

int
main()
{
    int rc; 
    int taint = getenv("gude");
    switch (taint) {
    case 0:
        switch (rc) {
        case 0:
            ;
            int a = 1;
            break;
        case 1:
            ;
            int b = 2;
            break;
        default:
            ;
            rc = 3;
        }
        int f = 1;
        break;
    case 1:
        ;
        int a = 1;
        break;
    default:
        ;
        int b = 2;
    }

    return rc;
}

</pre>
<div>
PhASAR v1218<br>
A LLVM-based static analysis framework<br>
<br>
--- Configuration ---<br>
Project ID: myphasarproject<br>
Graph ID: 123456<br>
Module(s): main.ll <br>
Data-flow analysis: plugin <br>
WPA: 1<br>
Mem2reg: 0<br>
Print edge recorder: 0<br>
Analysis plugin(s): <br>
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/IFDSEnvironmentVariableTracing/libIFDSEnvironmentVariableTracing.so<br>
Output: results.json<br>
All modules loaded<br>
PTG construction ...<br>
PTG construction ended<br>
DONE<br>
### DUMP LLVMIFDSSolver results<br>
--- IFDS START RESULT RECORD ---<br>
N: %b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %f = alloca i32, align 4, !phasar.instruction.id !17, ID: 6 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
D:	call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
D:	call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13 in function: main<br>
D:	%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24, ID: 10 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !28, !phasar.instruction.id !29, ID: 12 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 0, i32* %retval, align 4, !phasar.instruction.id !20, ID: 9 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %taint, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27, ID: 11 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %b6 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %a4 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: br label %sw.epilog7, !dbg !73, !phasar.instruction.id !74, ID: 34 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33<br>
A:	%b6 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: br label %sw.epilog7, !dbg !67, !phasar.instruction.id !68, ID: 31 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30<br>
A:	%a4 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	%0 = load i32, i32* %taint, align 4, !dbg !31, !phasar.instruction.id !32, ID: 14<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: br label %sw.epilog, !dbg !55, !phasar.instruction.id !56, ID: 25 in function: main<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24<br>
A:	%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: %2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76, ID: 35 in function: main<br>
D:	store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19<br>
A:	%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
<br>
D:	store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33<br>
A:	%b6 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8<br>
<br>
D:	store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30<br>
A:	%a4 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7<br>
<br>
D:	store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27<br>
A:	%f = alloca i32, align 4, !phasar.instruction.id !17, ID: 6<br>
<br>
D:	store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24<br>
A:	%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
A:	%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: br label %sw.epilog, !dbg !51, !phasar.instruction.id !52, ID: 23 in function: main<br>
D:	store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
A:	%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17 in function: main<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	%1 = load i32, i32* %rc, align 4, !dbg !35, !phasar.instruction.id !37, ID: 16<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %a, metadata !40, metadata !22), !dbg !42, !phasar.instruction.id !43, ID: 18 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: br label %sw.epilog, !dbg !45, !phasar.instruction.id !46, ID: 20 in function: main<br>
D:	store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19<br>
A:	%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %b, metadata !47, metadata !22), !dbg !48, !phasar.instruction.id !49, ID: 21 in function: main<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26 in function: main<br>
D:	store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
A:	%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
<br>
D:	store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19<br>
A:	%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	switch i32 %1, label %sw.default [<br>
    i32 0, label %sw.bb1<br>
    i32 1, label %sw.bb2<br>
  ], !dbg !38, !phasar.instruction.id !39, ID: 17<br>
L:	sw.epilog<br>
<br>
D:	store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24<br>
A:	%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27 in function: main<br>
D:	store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24<br>
A:	%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
<br>
D:	call void @llvm.dbg.declare(metadata i32* %f, metadata !57, metadata !22), !dbg !58, !phasar.instruction.id !59, ID: 26<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19<br>
A:	%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
<br>
D:	store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
A:	%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: br label %sw.epilog7, !dbg !61, !phasar.instruction.id !62, ID: 28 in function: main<br>
D:	store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
A:	%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
<br>
D:	store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19<br>
A:	%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24<br>
A:	%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
<br>
D:	store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27<br>
A:	%f = alloca i32, align 4, !phasar.instruction.id !17, ID: 6<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instr[TRACK] Checking end of switch label for: entry<br>
[TRACK] End of switch label: sw.epilog7<br>
[TRACK] Checking end of switch label for: entry<br>
[TRACK] End of switch label: sw.epilog7<br>
[TRACK] Checking end of switch label for: sw.bb<br>
[TRACK] End of switch label: sw.epilog<br>
[TRACK] Checking end of switch label for: sw.bb<br>
[TRACK] End of switch label: sw.epilog<br>
[TRACK] Checking end of switch label for: sw.bb<br>
[TRACK] End of switch label: sw.epilog<br>
[TRACK] Checking end of switch label for: entry<br>
[TRACK] End of switch label: sw.epilog7<br>
uction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30 in function: main<br>
D:	call void @llvm.dbg.declare(metadata i32* %a4, metadata !63, metadata !22), !dbg !64, !phasar.instruction.id !65, ID: 29<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33 in function: main<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	switch i32 %0, label %sw.default5 [<br>
    i32 0, label %sw.bb<br>
    i32 1, label %sw.bb3<br>
  ], !dbg !33, !phasar.instruction.id !34, ID: 15<br>
L:	sw.epilog7<br>
<br>
D:	call void @llvm.dbg.declare(metadata i32* %b6, metadata !69, metadata !22), !dbg !70, !phasar.instruction.id !71, ID: 32<br>
<br>
--- IFDS START RESULT RECORD ---<br>
N: ret i32 %2, !dbg !77, !phasar.instruction.id !78, ID: 36 in function: main<br>
D:	store i32 2, i32* %b6, align 4, !dbg !70, !phasar.instruction.id !72, ID: 33<br>
A:	%b6 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8<br>
<br>
D:	store i32 1, i32* %a4, align 4, !dbg !64, !phasar.instruction.id !66, ID: 30<br>
A:	%a4 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7<br>
<br>
D:	store i32 1, i32* %f, align 4, !dbg !58, !phasar.instruction.id !60, ID: 27<br>
A:	%f = alloca i32, align 4, !phasar.instruction.id !17, ID: 6<br>
<br>
D:	store i32 3, i32* %rc, align 4, !dbg !53, !phasar.instruction.id !54, ID: 24<br>
A:	%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2<br>
<br>
D:	%2 = load i32, i32* %rc, align 4, !dbg !75, !phasar.instruction.id !76, ID: 35<br>
<br>
D:	@zero_value = constant i2 0, align 4, ID: -1<br>
<br>
D:	store i32 %call, i32* %taint, align 4, !dbg !26, !phasar.instruction.id !30, ID: 13<br>
A:	%taint = alloca i32, align 4, !phasar.instruction.id !14, ID: 3<br>
<br>
D:	store i32 1, i32* %a, align 4, !dbg !42, !phasar.instruction.id !44, ID: 19<br>
A:	%a = alloca i32, align 4, !phasar.instruction.id !15, ID: 4<br>
<br>
D:	store i32 2, i32* %b, align 4, !dbg !48, !phasar.instruction.id !50, ID: 22<br>
A:	%b = alloca i32, align 4, !phasar.instruction.id !16, ID: 5<br>
<br>
<br>
</div>
</body>
</html>
