Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 16 14:12:43 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file exame_wrapper_timing_summary_routed.rpt -rpx exame_wrapper_timing_summary_routed.rpx
| Design       : exame_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2048 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 2058 register/latch pins with no clock driven by root clock pin: exame_i/circuit_0/U0/C_S_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2058 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.114      -19.345                     31                   51        0.254        0.000                      0                   51        4.500        0.000                       0                    55  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.114      -19.345                     31                   51        0.254        0.000                      0                   51        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -1.114ns,  Total Violation      -19.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.114ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[7]_rep/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 3.776ns (63.512%)  route 2.169ns (36.488%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.343 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[3]
                         net (fo=4, routed)           0.411    10.754    exame_i/circuit_0/U0/multOp[7]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.307    11.061 r  exame_i/circuit_0/U0/addr_content[7]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.061    exame_i/circuit_0/U0/addr_content[7]_rep_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]_rep/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y90         FDRE (Setup_fdre_C_D)        0.034     9.946    exame_i/circuit_0/U0/addr_content_reg[7]_rep
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 -1.114    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.776ns (63.555%)  route 2.165ns (36.445%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.343 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[3]
                         net (fo=4, routed)           0.407    10.750    exame_i/circuit_0/U0/multOp[7]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.307    11.057 r  exame_i/circuit_0/U0/addr_content[7]_i_2/O
                         net (fo=1, routed)           0.000    11.057    exame_i/circuit_0/U0/addr_content[7]_i_2_n_0
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y90         FDRE (Setup_fdre_C_D)        0.032     9.944    exame_i/circuit_0/U0/addr_content_reg[7]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.065ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[7]_rep__1/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 3.771ns (63.481%)  route 2.169ns (36.519%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.343 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[3]
                         net (fo=4, routed)           0.411    10.754    exame_i/circuit_0/U0/multOp[7]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.302    11.056 r  exame_i/circuit_0/U0/addr_content[7]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    11.056    exame_i/circuit_0/U0/addr_content[7]_rep__1_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y90         FDRE (Setup_fdre_C_D)        0.078     9.990    exame_i/circuit_0/U0/addr_content_reg[7]_rep__1
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                 -1.065    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[7]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 3.770ns (63.518%)  route 2.165ns (36.482%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.343 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[3]
                         net (fo=4, routed)           0.407    10.750    exame_i/circuit_0/U0/multOp[7]
    SLICE_X69Y90         LUT3 (Prop_lut3_I2_O)        0.301    11.051 r  exame_i/circuit_0/U0/addr_content[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    11.051    exame_i/circuit_0/U0/addr_content[7]_rep__0_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y90         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[7]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y90         FDRE (Setup_fdre_C_D)        0.078     9.990    exame_i/circuit_0/U0/addr_content_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.057ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 3.559ns (60.437%)  route 2.330ns (39.563%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.398     9.141    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  exame_i/circuit_0/addr_content[7]_i_7/O
                         net (fo=2, routed)           0.318     9.582    exame_i/circuit_0/addr_content[7]_i_7_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.706 r  exame_i/circuit_0/addr_content[7]_i_10/O
                         net (fo=1, routed)           0.000     9.706    exame_i/circuit_0/addr_content[7]_i_10_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.133 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[1]
                         net (fo=4, routed)           0.564    10.698    exame_i/circuit_0/U0/multOp[5]
    SLICE_X71Y89         LUT3 (Prop_lut3_I2_O)        0.306    11.004 r  exame_i/circuit_0/U0/addr_content[5]_i_1/O
                         net (fo=1, routed)           0.000    11.004    exame_i/circuit_0/U0/addr_content[5]_i_1_n_0
    SLICE_X71Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X71Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X71Y89         FDRE (Setup_fdre_C_D)        0.035     9.947    exame_i/circuit_0/U0/addr_content_reg[5]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 -1.057    

Slack (VIOLATED) :        -1.042ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[6]_rep/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 3.705ns (63.084%)  route 2.168ns (36.916%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.278 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[2]
                         net (fo=4, routed)           0.410    10.687    exame_i/circuit_0/U0/multOp[6]
    SLICE_X69Y89         LUT3 (Prop_lut3_I2_O)        0.301    10.988 r  exame_i/circuit_0/U0/addr_content[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    10.988    exame_i/circuit_0/U0/addr_content[6]_rep_i_1_n_0
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]_rep/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y89         FDRE (Setup_fdre_C_D)        0.034     9.946    exame_i/circuit_0/U0/addr_content_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                 -1.042    

Slack (VIOLATED) :        -1.040ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.705ns (63.095%)  route 2.167ns (36.905%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.278 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[2]
                         net (fo=4, routed)           0.409    10.686    exame_i/circuit_0/U0/multOp[6]
    SLICE_X69Y89         LUT3 (Prop_lut3_I2_O)        0.301    10.987 r  exame_i/circuit_0/U0/addr_content[6]_i_1/O
                         net (fo=1, routed)           0.000    10.987    exame_i/circuit_0/U0/addr_content[6]_i_1_n_0
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y89         FDRE (Setup_fdre_C_D)        0.035     9.947    exame_i/circuit_0/U0/addr_content_reg[6]
  -------------------------------------------------------------------
                         required time                          9.947    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                 -1.040    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[5]_rep/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 3.552ns (60.390%)  route 2.330ns (39.610%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.398     9.141    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.265 r  exame_i/circuit_0/addr_content[7]_i_7/O
                         net (fo=2, routed)           0.318     9.582    exame_i/circuit_0/addr_content[7]_i_7_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.706 r  exame_i/circuit_0/addr_content[7]_i_10/O
                         net (fo=1, routed)           0.000     9.706    exame_i/circuit_0/addr_content[7]_i_10_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.133 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[1]
                         net (fo=4, routed)           0.564    10.698    exame_i/circuit_0/U0/multOp[5]
    SLICE_X71Y89         LUT3 (Prop_lut3_I2_O)        0.299    10.997 r  exame_i/circuit_0/U0/addr_content[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    10.997    exame_i/circuit_0/U0/addr_content[5]_rep_i_1_n_0
    SLICE_X71Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X71Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[5]_rep/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X71Y89         FDRE (Setup_fdre_C_D)        0.078     9.990    exame_i/circuit_0/U0/addr_content_reg[5]_rep
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[6]_rep__0/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.701ns (63.059%)  route 2.168ns (36.941%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.278 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[2]
                         net (fo=4, routed)           0.410    10.687    exame_i/circuit_0/U0/multOp[6]
    SLICE_X69Y89         LUT3 (Prop_lut3_I2_O)        0.297    10.984 r  exame_i/circuit_0/U0/addr_content[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    10.984    exame_i/circuit_0/U0/addr_content[6]_rep__0_i_1_n_0
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y89         FDRE (Setup_fdre_C_D)        0.078     9.990    exame_i/circuit_0/U0/addr_content_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 -0.994    

Slack (VIOLATED) :        -0.990ns  (required time - arrival time)
  Source:                 exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/addr_content_reg[6]_rep__1/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 3.698ns (63.051%)  route 2.167ns (36.949%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 9.696 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.115    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.569 r  exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=205, routed)         1.049     8.619    exame_i/circuit_0/A1[2]
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.124     8.743 r  exame_i/circuit_0/addr_content[7]_i_11/O
                         net (fo=2, routed)           0.171     8.914    exame_i/circuit_0/addr_content[7]_i_11_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  exame_i/circuit_0/addr_content[7]_i_6/O
                         net (fo=2, routed)           0.538     9.576    exame_i/circuit_0/addr_content[7]_i_6_n_0
    SLICE_X70Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.700 r  exame_i/circuit_0/addr_content[7]_i_9/O
                         net (fo=1, routed)           0.000     9.700    exame_i/circuit_0/addr_content[7]_i_9_n_0
    SLICE_X70Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.278 r  exame_i/circuit_0/addr_content_reg[7]_i_4/O[2]
                         net (fo=4, routed)           0.409    10.686    exame_i/circuit_0/U0/multOp[6]
    SLICE_X69Y89         LUT3 (Prop_lut3_I2_O)        0.294    10.980 r  exame_i/circuit_0/U0/addr_content[6]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    10.980    exame_i/circuit_0/U0/addr_content[6]_rep__1_i_1_n_0
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.510     9.696    exame_i/circuit_0/U0/clk
    SLICE_X69Y89         FDRE                                         r  exame_i/circuit_0/U0/addr_content_reg[6]_rep__1/C  (IS_INVERTED)
                         clock pessimism              0.252     9.948    
                         clock uncertainty           -0.035     9.912    
    SLICE_X69Y89         FDRE (Setup_fdre_C_D)        0.078     9.990    exame_i/circuit_0/U0/addr_content_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                 -0.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y94         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.719    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  exame_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    exame_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y94         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y94         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.719    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.829 r  exame_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    exame_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y93         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 exame_i/circuit_0/U0/led_tmp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/circuit_0/U0/led_tmp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.825%)  route 0.185ns (49.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 6.927 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 6.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     6.421    exame_i/circuit_0/U0/clk
    SLICE_X72Y68         FDRE                                         r  exame_i/circuit_0/U0/led_tmp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y68         FDRE (Prop_fdre_C_Q)         0.146     6.567 r  exame_i/circuit_0/U0/led_tmp_reg[0]/Q
                         net (fo=2, routed)           0.185     6.752    exame_i/circuit_0/U0/led_tmp[0]
    SLICE_X72Y68         LUT3 (Prop_lut3_I0_O)        0.045     6.797 r  exame_i/circuit_0/U0/led_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.797    exame_i/circuit_0/U0/led_tmp[0]_i_1_n_0
    SLICE_X72Y68         FDRE                                         r  exame_i/circuit_0/U0/led_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     6.927    exame_i/circuit_0/U0/clk
    SLICE_X72Y68         FDRE                                         r  exame_i/circuit_0/U0/led_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.421    
    SLICE_X72Y68         FDRE (Hold_fdre_C_D)         0.098     6.519    exame_i/circuit_0/U0/led_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.519    
                         arrival time                           6.797    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[14]/Q
                         net (fo=13, routed)          0.139     1.743    exame_i/EightDisplayControl_0/U0/sel0[0]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  exame_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    exame_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y95         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y94         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.719    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  exame_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    exame_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y94         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y94         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.719    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.865 r  exame_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    exame_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y93         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.606     1.439    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y92         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  exame_i/EightDisplayControl_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.163     1.766    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[0]
    SLICE_X88Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  exame_i/EightDisplayControl_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.811    exame_i/EightDisplayControl_0/U0/div[0]_i_5_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  exame_i/EightDisplayControl_0/U0/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    exame_i/EightDisplayControl_0/U0/div_reg[0]_i_1_n_7
    SLICE_X88Y92         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.878     1.947    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y92         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[0]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y92         FDRE (Hold_fdre_C_D)         0.134     1.573    exame_i/EightDisplayControl_0/U0/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[14]/Q
                         net (fo=13, routed)          0.139     1.743    exame_i/EightDisplayControl_0/U0/sel0[0]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.889 r  exame_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    exame_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_4
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[15]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y95         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[12]/Q
                         net (fo=1, routed)           0.170     1.775    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[12]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  exame_i/EightDisplayControl_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    exame_i/EightDisplayControl_0/U0/div_reg[12]_i_1_n_7
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y95         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[12]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y95         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 exame_i/EightDisplayControl_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exame_i/EightDisplayControl_0/U0/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.607     1.440    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  exame_i/EightDisplayControl_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.170     1.775    exame_i/EightDisplayControl_0/U0/div_reg_n_0_[4]
    SLICE_X88Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  exame_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    exame_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_7
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.879     1.948    exame_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  exame_i/EightDisplayControl_0/U0/div_reg[4]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X88Y93         FDRE (Hold_fdre_C_D)         0.134     1.574    exame_i/EightDisplayControl_0/U0/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36    exame_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    exame_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y94    exame_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y94    exame_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exame_i/EightDisplayControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exame_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exame_i/EightDisplayControl_0/U0/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exame_i/EightDisplayControl_0/U0/div_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y87    exame_i/circuit_0/U0/C_S_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y87    exame_i/circuit_0/U0/C_S_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y91    exame_i/circuit_0/U0/addr_content_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y91    exame_i/circuit_0/U0/addr_content_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y91    exame_i/circuit_0/U0/addr_content_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y91    exame_i/circuit_0/U0/addr_content_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    exame_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y94    exame_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y94    exame_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y94    exame_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y94    exame_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y95    exame_i/EightDisplayControl_0/U0/div_reg[14]/C



