// Seed: 2375920927
module module_0;
  assign module_1.id_4 = 0;
  initial begin : LABEL_0
    {id_1, 1, 1, ({id_1, 1}), id_1 ? 1 : 1, 1, id_1} = id_1;
    id_1 <= id_1;
    id_1 = 1'd0;
    id_1 = 1;
    id_1 <= "";
    #1;
  end
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input wor  id_2
);
  supply1 id_4 = 1;
  module_0 modCall_1 ();
  initial id_4 = id_2;
  always @(posedge id_1);
endmodule
