

================================================================
== Synthesis Summary Report of 'corr_accel'
================================================================
+ General Information: 
    * Date:           Mon Nov 21 06:56:04 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        center-cgp-example
    * Solution:       zcu104 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+------------+------------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |         |            |            |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+------------+------------+-----+
    |+ corr_accel                             |     -|  0.16|   176937|  1.769e+06|         -|   176938|      -|        no|  104 (16%)|  6 (~0%)|  2920 (~0%)|  17598 (7%)|    -|
    | + recv_data_burst                       |     -|  4.42|    26626|  2.663e+05|         -|    26626|      -|        no|          -|        -|   139 (~0%)|   3562 (1%)|    -|
    |  o VITIS_LOOP_39_1                      |     -|  7.30|    26624|  2.662e+05|         2|        1|  26624|       yes|          -|        -|           -|           -|    -|
    | + compute                               |     -|  0.16|   123677|  1.237e+06|         -|   123677|      -|        no|          -|  6 (~0%)|  2289 (~0%)|   4503 (1%)|    -|
    |  o VITIS_LOOP_159_1                     |     -|  7.30|   123676|  1.237e+06|      8834|        -|     14|        no|          -|        -|           -|           -|    -|
    |   o VITIS_LOOP_166_2                    |     -|  7.30|     8832|  8.832e+04|       138|        -|     64|        no|          -|        -|           -|           -|    -|
    |    + compute_Pipeline_VITIS_LOOP_176_3  |     -|  0.16|      133|  1.330e+03|         -|      133|      -|        no|          -|  4 (~0%)|  2082 (~0%)|   2324 (1%)|    -|
    |     o VITIS_LOOP_176_3                  |    II|  7.30|      131|  1.310e+03|         6|        2|     64|       yes|          -|        -|           -|           -|    -|
    | + send_data_burst                       |     -|  3.49|    26627|  2.663e+05|         -|    26627|      -|        no|          -|        -|   177 (~0%)|   3456 (1%)|    -|
    |  o VITIS_LOOP_83_1                      |     -|  7.30|    26625|  2.662e+05|         3|        1|  26624|       yes|          -|        -|           -|           -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_time_1 | 0x10   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | start_time_2 | 0x14   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | end_time_1   | 0x28   | 32    | R      | Data signal of end_time          |                                                                      |
| s_axi_control | end_time_2   | 0x2c   | 32    | R      | Data signal of end_time          |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| data_in_address0  | 15       |
| data_in_q0        | 64       |
| data_out_address0 | 15       |
| data_out_d0       | 64       |
+-------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| counter   | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| data_in    | in        | ap_uint<64>* |
| data_out   | out       | ap_uint<64>* |
| counter    | in        | pointer      |
| start_time | out       | ap_uint<64>* |
| end_time   | out       | ap_uint<64>* |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+-------------------+----------+----------+----------------------------------------+
| Argument   | HW Interface      | HW Type  | HW Usage | HW Info                                |
+------------+-------------------+----------+----------+----------------------------------------+
| data_in    | data_in_address0  | port     | offset   |                                        |
| data_in    | data_in_ce0       | port     |          |                                        |
| data_in    | data_in_q0        | port     |          |                                        |
| data_out   | data_out_address0 | port     | offset   |                                        |
| data_out   | data_out_ce0      | port     |          |                                        |
| data_out   | data_out_we0      | port     |          |                                        |
| data_out   | data_out_d0       | port     |          |                                        |
| counter    | counter           | port     |          |                                        |
| start_time | s_axi_control     | register |          | name=start_time_1 offset=0x10 range=32 |
| start_time | s_axi_control     | register |          | name=start_time_2 offset=0x14 range=32 |
| end_time   | s_axi_control     | register |          | name=end_time_1 offset=0x28 range=32   |
| end_time   | s_axi_control     | register |          | name=end_time_2 offset=0x2c range=32   |
+------------+-------------------+----------+----------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+-----------+------+---------+---------+
| + corr_accel                           | 6   |        |           |      |         |         |
|  + recv_data_burst                     | 0   |        |           |      |         |         |
|    add_ln39_fu_2422_p2                 | -   |        | add_ln39  | add  | fabric  | 0       |
|    addr_fu_2552_p2                     | -   |        | addr      | add  | fabric  | 0       |
|    add_ln47_fu_2749_p2                 | -   |        | add_ln47  | add  | fabric  | 0       |
|    add_ln48_fu_2887_p2                 | -   |        | add_ln48  | add  | fabric  | 0       |
|    add_ln49_fu_3025_p2                 | -   |        | add_ln49  | add  | fabric  | 0       |
|    j_fu_2455_p2                        | -   |        | j         | add  | fabric  | 0       |
|    i_fu_2467_p2                        | -   |        | i         | add  | fabric  | 0       |
|    add_ln67_fu_2479_p2                 | -   |        | add_ln67  | add  | fabric  | 0       |
|  + compute                             | 6   |        |           |      |         |         |
|    add_ln161_fu_840_p2                 | -   |        | add_ln161 | add  | fabric  | 0       |
|    add_ln166_fu_862_p2                 | -   |        | add_ln166 | add  | fabric  | 0       |
|    hmul_16ns_16ns_16_2_max_dsp_1_U149  | 2   |        | div       | hmul | maxdsp  | 1       |
|   + compute_Pipeline_VITIS_LOOP_176_3  | 4   |        |           |      |         |         |
|     add_ln176_fu_1460_p2               | -   |        | add_ln176 | add  | fabric  | 0       |
|     hadd_16ns_16ns_16_2_full_dsp_1_U54 | 2   |        | add       | hadd | fulldsp | 1       |
|     hsub_16ns_16ns_16_2_full_dsp_1_U55 | 2   |        | sub       | hsub | fulldsp | 1       |
|  + send_data_burst                     | 0   |        |           |      |         |         |
|    add_ln83_fu_2358_p2                 | -   |        | add_ln83  | add  | fabric  | 0       |
|    addr_fu_2486_p2                     | -   |        | addr      | add  | fabric  | 0       |
|    add_ln97_fu_2557_p2                 | -   |        | add_ln97  | add  | fabric  | 0       |
|    add_ln98_fu_2629_p2                 | -   |        | add_ln98  | add  | fabric  | 0       |
|    add_ln99_fu_2701_p2                 | -   |        | add_ln99  | add  | fabric  | 0       |
|    j_1_fu_2389_p2                      | -   |        | j_1       | add  | fabric  | 0       |
|    i_1_fu_2401_p2                      | -   |        | i_1       | add  | fabric  | 0       |
|    add_ln108_fu_2413_p2                | -   |        | add_ln108 | add  | fabric  | 0       |
+----------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + corr_accel    | 104  | 0    |        |             |         |      |         |
|   reg_file_U    | 2    | -    | yes    | reg_file    | ram_t2p | bram | 1       |
|   reg_file_1_U  | 2    | -    | yes    | reg_file_1  | ram_t2p | bram | 1       |
|   reg_file_2_U  | 2    | -    | yes    | reg_file_2  | ram_t2p | bram | 1       |
|   reg_file_3_U  | 2    | -    | yes    | reg_file_3  | ram_t2p | bram | 1       |
|   reg_file_4_U  | 2    | -    | yes    | reg_file_4  | ram_t2p | bram | 1       |
|   reg_file_5_U  | 2    | -    | yes    | reg_file_5  | ram_t2p | bram | 1       |
|   reg_file_6_U  | 2    | -    | yes    | reg_file_6  | ram_t2p | bram | 1       |
|   reg_file_7_U  | 2    | -    | yes    | reg_file_7  | ram_t2p | bram | 1       |
|   reg_file_8_U  | 2    | -    | yes    | reg_file_8  | ram_t2p | bram | 1       |
|   reg_file_9_U  | 2    | -    | yes    | reg_file_9  | ram_t2p | bram | 1       |
|   reg_file_10_U | 2    | -    | yes    | reg_file_10 | ram_t2p | bram | 1       |
|   reg_file_11_U | 2    | -    | yes    | reg_file_11 | ram_t2p | bram | 1       |
|   reg_file_12_U | 2    | -    | yes    | reg_file_12 | ram_t2p | bram | 1       |
|   reg_file_13_U | 2    | -    | yes    | reg_file_13 | ram_t2p | bram | 1       |
|   reg_file_14_U | 2    | -    | yes    | reg_file_14 | ram_t2p | bram | 1       |
|   reg_file_15_U | 2    | -    | yes    | reg_file_15 | ram_t2p | bram | 1       |
|   reg_file_16_U | 2    | -    | yes    | reg_file_16 | ram_t2p | bram | 1       |
|   reg_file_17_U | 2    | -    | yes    | reg_file_17 | ram_t2p | bram | 1       |
|   reg_file_18_U | 2    | -    | yes    | reg_file_18 | ram_t2p | bram | 1       |
|   reg_file_19_U | 2    | -    | yes    | reg_file_19 | ram_t2p | bram | 1       |
|   reg_file_20_U | 2    | -    | yes    | reg_file_20 | ram_t2p | bram | 1       |
|   reg_file_21_U | 2    | -    | yes    | reg_file_21 | ram_t2p | bram | 1       |
|   reg_file_22_U | 2    | -    | yes    | reg_file_22 | ram_t2p | bram | 1       |
|   reg_file_23_U | 2    | -    | yes    | reg_file_23 | ram_t2p | bram | 1       |
|   reg_file_24_U | 2    | -    | yes    | reg_file_24 | ram_t2p | bram | 1       |
|   reg_file_25_U | 2    | -    | yes    | reg_file_25 | ram_t2p | bram | 1       |
|   reg_file_26_U | 2    | -    | yes    | reg_file_26 | ram_t2p | bram | 1       |
|   reg_file_27_U | 2    | -    | yes    | reg_file_27 | ram_t2p | bram | 1       |
|   reg_file_28_U | 2    | -    | yes    | reg_file_28 | ram_t2p | bram | 1       |
|   reg_file_29_U | 2    | -    | yes    | reg_file_29 | ram_t2p | bram | 1       |
|   reg_file_30_U | 2    | -    | yes    | reg_file_30 | ram_t2p | bram | 1       |
|   reg_file_31_U | 2    | -    | yes    | reg_file_31 | ram_t2p | bram | 1       |
|   reg_file_32_U | 2    | -    | yes    | reg_file_32 | ram_t2p | bram | 1       |
|   reg_file_33_U | 2    | -    | yes    | reg_file_33 | ram_t2p | bram | 1       |
|   reg_file_34_U | 2    | -    | yes    | reg_file_34 | ram_t2p | bram | 1       |
|   reg_file_35_U | 2    | -    | yes    | reg_file_35 | ram_t2p | bram | 1       |
|   reg_file_36_U | 2    | -    | yes    | reg_file_36 | ram_t2p | bram | 1       |
|   reg_file_37_U | 2    | -    | yes    | reg_file_37 | ram_t2p | bram | 1       |
|   reg_file_38_U | 2    | -    | yes    | reg_file_38 | ram_t2p | bram | 1       |
|   reg_file_39_U | 2    | -    | yes    | reg_file_39 | ram_t2p | bram | 1       |
|   reg_file_40_U | 2    | -    | yes    | reg_file_40 | ram_t2p | bram | 1       |
|   reg_file_41_U | 2    | -    | yes    | reg_file_41 | ram_t2p | bram | 1       |
|   reg_file_42_U | 2    | -    | yes    | reg_file_42 | ram_t2p | bram | 1       |
|   reg_file_43_U | 2    | -    | yes    | reg_file_43 | ram_t2p | bram | 1       |
|   reg_file_44_U | 2    | -    | yes    | reg_file_44 | ram_t2p | bram | 1       |
|   reg_file_45_U | 2    | -    | yes    | reg_file_45 | ram_t2p | bram | 1       |
|   reg_file_46_U | 2    | -    | yes    | reg_file_46 | ram_t2p | bram | 1       |
|   reg_file_47_U | 2    | -    | yes    | reg_file_47 | ram_t2p | bram | 1       |
|   reg_file_48_U | 2    | -    | yes    | reg_file_48 | ram_t2p | bram | 1       |
|   reg_file_49_U | 2    | -    | yes    | reg_file_49 | ram_t2p | bram | 1       |
|   reg_file_50_U | 2    | -    | yes    | reg_file_50 | ram_t2p | bram | 1       |
|   reg_file_51_U | 2    | -    | yes    | reg_file_51 | ram_t2p | bram | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------------------+-------------------------------------------------------------------+----------------------------------------------------+
| Type      | Options                             | Location                                                          | Messages                                           |
+-----------+-------------------------------------+-------------------------------------------------------------------+----------------------------------------------------+
| interface | mode=ap_none port=counter register= | center-cgp-example/src/correlation.cpp:205 in corr_accel, counter | unexpected pragma argument '=', expects identifier |
| interface | mode=m_axi bundle=reg_file[         | center-cgp-example/src/correlation.cpp:206 in corr_accel          | unexpected pragma argument '[', expects identifier |
| interface | mode=m_axi bundle=reg_file[         | center-cgp-example/src/correlation.cpp:207 in corr_accel          | unexpected pragma argument '[', expects identifier |
+-----------+-------------------------------------+-------------------------------------------------------------------+----------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------+------------------------------------------------------------------------+
| Type            | Options                                       | Location                                                               |
+-----------------+-----------------------------------------------+------------------------------------------------------------------------+
| inline          |                                               | center-cgp-example/src/correlation.cpp:10 in access                    |
| inline          |                                               | center-cgp-example/src/correlation.cpp:15 in cast_half                 |
| inline          |                                               | center-cgp-example/src/correlation.cpp:20 in cast_dma_type             |
| inline          | off                                           | center-cgp-example/src/correlation.cpp:30 in recv_data_burst           |
| pipeline        |                                               | center-cgp-example/src/correlation.cpp:40 in recv_data_burst           |
| dependence      | dependent=false type=inter variable=reg_file  | center-cgp-example/src/correlation.cpp:41 in recv_data_burst, reg_file |
| dependence      | dependent=false type=intra variable=reg_file  | center-cgp-example/src/correlation.cpp:42 in recv_data_burst, reg_file |
| inline          | off                                           | center-cgp-example/src/correlation.cpp:74 in send_data_burst           |
| pipeline        |                                               | center-cgp-example/src/correlation.cpp:84 in send_data_burst           |
| inline          | off                                           | center-cgp-example/src/correlation.cpp:121 in compute                  |
| loop_flatten    | off                                           | center-cgp-example/src/correlation.cpp:160 in compute                  |
| unroll          | factor=1                                      | center-cgp-example/src/correlation.cpp:167 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file  | center-cgp-example/src/correlation.cpp:168 in compute, reg_file        |
| dependence      | dependent=false type=intra variable=reg_file  | center-cgp-example/src/correlation.cpp:169 in compute, reg_file        |
| unroll          | factor=1                                      | center-cgp-example/src/correlation.cpp:177 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file  | center-cgp-example/src/correlation.cpp:178 in compute, reg_file        |
| dependence      | dependent=false type=intra variable=reg_file  | center-cgp-example/src/correlation.cpp:179 in compute, reg_file        |
| dependence      | dependent=false type=inter variable=reg_file2 | center-cgp-example/src/correlation.cpp:180 in compute, reg_file2       |
| dependence      | dependent=false type=intra variable=reg_file2 | center-cgp-example/src/correlation.cpp:181 in compute, reg_file2       |
| dependence      | dependent=false type=inter variable=reg_file4 | center-cgp-example/src/correlation.cpp:182 in compute, reg_file4       |
| dependence      | dependent=false type=intra variable=reg_file4 | center-cgp-example/src/correlation.cpp:183 in compute, reg_file4       |
| interface       | mode=s_axilite port=return                    | center-cgp-example/src/correlation.cpp:200 in corr_accel, return       |
| interface       | mode=s_axilite port=start_time                | center-cgp-example/src/correlation.cpp:201 in corr_accel, start_time   |
| interface       | mode=ap_none port=start_time register         | center-cgp-example/src/correlation.cpp:202 in corr_accel, start_time   |
| interface       | mode=s_axilite port=end_time                  | center-cgp-example/src/correlation.cpp:203 in corr_accel, end_time     |
| interface       | mode=ap_none port=end_time register           | center-cgp-example/src/correlation.cpp:204 in corr_accel, end_time     |
| bind_storage    | variable=reg_file type=ram_t2p impl=bram      | center-cgp-example/src/correlation.cpp:210 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=1 complete              | center-cgp-example/src/correlation.cpp:211 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=2 type=cyclic factor=2  | center-cgp-example/src/correlation.cpp:212 in corr_accel, reg_file     |
| protocol        | mode=fixed                                    | center-cgp-example/src/correlation.cpp:215 in corr_accel               |
+-----------------+-----------------------------------------------+------------------------------------------------------------------------+


