
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 485.430 ; gain = 182.051
Command: synth_design -top top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.820 ; gain = 439.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'CreateNumber' [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/sources_1/new/CreateNumber.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CreateNumber' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/sources_1/new/CreateNumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/DisplayNumber.v:9]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/clkdiv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/clkdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'DisplaySync' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/DisplaySync.v:9]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/Mux4to1.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_4_INPUTS' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_4_INPUTS' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/Mux4to1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/Mux4to1b4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/Mux4to1b4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DisplaySync' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/DisplaySync.v:9]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/MyMC14495.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_3_INPUTS' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_3_INPUTS' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_3_INPUTS' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_3_INPUTS' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_4_INPUTS' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_4_INPUTS' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/AND_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE' [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/gates/OR_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/MyMC14495.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/lab7/DisplayNumber/verilog/circuit/DisplayNumber.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3917] design top has port BTN_X driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.855 ; gain = 547.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.855 ; gain = 547.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1453.855 ; gain = 547.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1453.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1506.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port BTN_X driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |     5|
|3     |LUT1   |     5|
|4     |LUT2   |     8|
|5     |LUT3   |     4|
|6     |LUT4   |     4|
|7     |LUT5   |     7|
|8     |LUT6   |     6|
|9     |FDRE   |    35|
|10    |IBUF   |    13|
|11    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1506.699 ; gain = 547.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1506.699 ; gain = 600.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: b91435f
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1506.699 ; gain = 1021.270
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/University/CS/major-courses/dld/labs/reports/lab7/ScoreBoard/ScoreBoard.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 14:47:45 2024...
