<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8"/>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Poke Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="downloadBoard" val="NEXYS4_DDR"/>
    <a name="simulationFrequency" val="2048000.0"/>
    <boardmap boardname="NEXYS4_DDR">
      <mc key="/DELETE" map="521,184"/>
      <mc key="/ERROR" map="107,271"/>
      <mc key="/Insert_PIN" map="140,271"/>
      <mc key="/OK" map="521,91"/>
      <mc key="/Output_bus_2" pmap="337_271_0,305_271_0,273_271_0,240_271_0"/>
      <mc key="/RESET" map="522,138"/>
      <mc key="/clk_placa" map="298,144"/>
      <mc key="/nr0" map="266,325"/>
      <mc key="/nr1" map="233,325"/>
      <mc key="/nr2" map="197,325"/>
      <mc key="/nr3" map="163,325"/>
      <mc key="/selectOP" map="172,271"/>
      <mc key="/starea0" map="590,271"/>
      <mc key="/starea1" map="559,271"/>
      <mc key="/starea2" map="532,271"/>
      <mc key="/starea3" map="496,271"/>
      <mc key="/sw0" map="128,325"/>
      <mc key="/sw1" map="94,325"/>
    </boardmap>
    <comp lib="0" loc="(3140,50)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(3490,740)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="ssd5"/>
      <a name="output" val="true"/>
      <a name="width" val="7"/>
    </comp>
    <comp lib="0" loc="(3570,480)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="nr5"/>
    </comp>
    <comp lib="0" loc="(3590,740)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="ssd4"/>
      <a name="output" val="true"/>
      <a name="width" val="7"/>
    </comp>
    <comp lib="0" loc="(3650,120)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="selectOP"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,150)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="OP_FIN"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,180)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="InsertSUM"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,210)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="InsertBILLS"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,240)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="interogare"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,270)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="retragere"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,300)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="depunere"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,330)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="transfer"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,360)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="calculating"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,60)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="ERROR"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3650,90)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="label" val="Insert_PIN"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(3670,480)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="nr4"/>
    </comp>
    <comp lib="0" loc="(3690,740)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="ssd3"/>
      <a name="output" val="true"/>
      <a name="width" val="7"/>
    </comp>
    <comp lib="0" loc="(3770,480)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="nr3"/>
    </comp>
    <comp lib="0" loc="(3790,740)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="ssd2"/>
      <a name="output" val="true"/>
      <a name="width" val="7"/>
    </comp>
    <comp lib="0" loc="(3870,480)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="nr2"/>
    </comp>
    <comp lib="0" loc="(3890,740)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="ssd1"/>
      <a name="output" val="true"/>
      <a name="width" val="7"/>
    </comp>
    <comp lib="0" loc="(3970,480)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="nr1"/>
    </comp>
    <comp lib="0" loc="(3990,740)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="ssd0"/>
      <a name="output" val="true"/>
      <a name="width" val="7"/>
    </comp>
    <comp lib="0" loc="(4070,110)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret10"/>
    </comp>
    <comp lib="0" loc="(4070,150)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret20"/>
    </comp>
    <comp lib="0" loc="(4070,190)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret50"/>
    </comp>
    <comp lib="0" loc="(4070,230)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret100"/>
    </comp>
    <comp lib="0" loc="(4070,270)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret200"/>
    </comp>
    <comp lib="0" loc="(4070,310)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret500"/>
    </comp>
    <comp lib="0" loc="(4070,480)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="nr0"/>
    </comp>
    <comp lib="0" loc="(4070,70)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="ret_alta_suma"/>
    </comp>
    <comp lib="0" loc="(4360,160)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="sw1"/>
    </comp>
    <comp lib="0" loc="(4360,80)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="DELETE_EXIT"/>
    </comp>
    <comp lib="0" loc="(4460,160)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="sw0"/>
    </comp>
    <comp lib="0" loc="(4480,110)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="OK"/>
    </comp>
    <comp lib="1" loc="(1260,600)" name="OR Gate">
      <a name="inputs" val="4"/>
      <a name="size" val="70"/>
    </comp>
    <comp lib="1" loc="(2190,1890)" name="OR Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="5" loc="(3520,600)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(3620,600)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(3720,600)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(3820,600)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(3920,600)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
    </comp>
    <comp lib="5" loc="(4020,600)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="8" loc="(110,145)" name="Text">
      <a name="text" val="20"/>
    </comp>
    <comp lib="8" loc="(110,65)" name="Text">
      <a name="text" val="10"/>
    </comp>
    <comp lib="8" loc="(115,220)" name="Text">
      <a name="text" val="50"/>
    </comp>
    <comp lib="8" loc="(115,310)" name="Text">
      <a name="text" val="100"/>
    </comp>
    <comp lib="8" loc="(115,385)" name="Text">
      <a name="text" val="200"/>
    </comp>
    <comp lib="8" loc="(115,450)" name="Text">
      <a name="text" val="500"/>
    </comp>
    <comp lib="8" loc="(3545,420)" name="Text">
      <a name="text" val="10"/>
    </comp>
    <comp lib="8" loc="(3650,425)" name="Text">
      <a name="text" val="20"/>
    </comp>
    <comp lib="8" loc="(3755,425)" name="Text">
      <a name="text" val="50"/>
    </comp>
    <comp lib="8" loc="(3845,425)" name="Text">
      <a name="text" val="100"/>
    </comp>
    <comp lib="8" loc="(3945,420)" name="Text">
      <a name="text" val="200"/>
    </comp>
    <comp lib="8" loc="(4040,425)" name="Text">
      <a name="text" val="500"/>
    </comp>
    <comp loc="(1010,250)" name="demux_2out1bit">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="demux_2out1bit_1"/>
    </comp>
    <comp loc="(1050,1060)" name="comparator_egalitate_v2">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="comparator_egalitate_v2_4"/>
    </comp>
    <comp loc="(1050,2060)" name="sumator_scazator_16b">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1050,520)" name="comparator_egalitate_v2">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="comparator_egalitate_v2_1"/>
    </comp>
    <comp loc="(1050,700)" name="comparator_egalitate_v2">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="comparator_egalitate_v2_2"/>
    </comp>
    <comp loc="(1050,880)" name="comparator_egalitate_v2">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="comparator_egalitate_v2_3"/>
    </comp>
    <comp loc="(1060,1810)" name="mux_2in2bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1340,190)" name="registru_2_incarcare">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="PIN_PRINCIPAL"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1340,300)" name="registru_2_incarcare">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="PIN_TR"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(1420,1870)" name="comparator_sold_suma">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1430,820)" name="codificator_4in2out">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="codificator_4in2out_1"/>
    </comp>
    <comp loc="(1470,1520)" name="binary_to_bcd">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(1770,820)" name="demux_2out2bit">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="demux_2out2bit_1"/>
    </comp>
    <comp loc="(2270,770)" name="sum_nr_bills">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2280,130)" name="mux_for_cash_reg">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2520,90)" name="cash_register">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2790,2130)" name="UC">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2900,570)" name="cash_register_sold">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(2910,150)" name="distribuitor_bani">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(3140,620)" name="comparator_sold_suma">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(3490,740)" name="bcd_to_7seg">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3510,960)" name="mux_ssd4">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
    </comp>
    <comp loc="(3590,1930)" name="bcd_to_binary">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(3590,740)" name="bcd_to_7seg">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3590,960)" name="mux_ssd">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
    </comp>
    <comp loc="(3690,740)" name="bcd_to_7seg">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3690,960)" name="mux_ssd">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3730,1660)" name="mux_in_or0_4bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(3730,1720)" name="mux_in_or0_4bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(3790,740)" name="bcd_to_7seg">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3790,960)" name="mux_ssd">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3890,740)" name="bcd_to_7seg">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3890,960)" name="mux_ssd">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3990,740)" name="bcd_to_7seg">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(3990,960)" name="mux_ssd">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(420,570)" name="divizor_frecventa">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="divizor_frecventa_1"/>
    </comp>
    <comp loc="(4210,1860)" name="optiuni_retragere_suma">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(430,100)" name="numarator_0_9">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(430,180)" name="numarator_0_9">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="i3"/>
    </comp>
    <comp loc="(430,20)" name="numarator_0_9">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(430,260)" name="numarator_0_9">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="i2"/>
    </comp>
    <comp loc="(430,340)" name="numarator_0_9">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="i1"/>
    </comp>
    <comp loc="(430,420)" name="numarator_0_9">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="i0"/>
    </comp>
    <comp loc="(450,1040)" name="registru_PIN_1">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="registru_pin_1_1"/>
    </comp>
    <comp loc="(450,1140)" name="registru_PIN_0">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="registru_pin_0_1"/>
    </comp>
    <comp loc="(450,840)" name="registru_PIN_3">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="registru_pin_3_1"/>
    </comp>
    <comp loc="(450,940)" name="registru_PIN_2">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="registru_pin_2_1"/>
    </comp>
    <comp loc="(460,1330)" name="registru_16_incarcare3">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(460,1410)" name="registru_16_incarcare2">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(460,1490)" name="registru_16_incarcare1">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(460,1570)" name="registru_16_incarcare0">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,2040)" name="bcd_to_binary">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(540,2310)" name="bills_to_sum">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(60,1730)" name="demux_4out1bit">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
    </comp>
    <comp loc="(80,1950)" name="mux_2in2bit">
      <a name="appearance" val="logisim_evolution"/>
      <a name="facing" val="north"/>
    </comp>
    <comp loc="(800,2080)" name="mux_3in16bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(820,1770)" name="mux_4in16bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(920,1360)" name="mux_2in2bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(920,1470)" name="mux_4in16bit">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(10,1720)" to="(3400,1720)"/>
    <wire from="(10,20)" to="(10,1720)"/>
    <wire from="(10,20)" to="(210,20)"/>
    <wire from="(100,1430)" to="(100,1730)"/>
    <wire from="(100,1430)" to="(240,1430)"/>
    <wire from="(100,2170)" to="(100,2220)"/>
    <wire from="(100,2220)" to="(1070,2220)"/>
    <wire from="(1010,250)" to="(1060,250)"/>
    <wire from="(1010,270)" to="(1060,270)"/>
    <wire from="(1050,1060)" to="(1140,1060)"/>
    <wire from="(1050,190)" to="(1050,230)"/>
    <wire from="(1050,190)" to="(1120,190)"/>
    <wire from="(1050,20)" to="(1050,190)"/>
    <wire from="(1050,20)" to="(2300,20)"/>
    <wire from="(1050,2060)" to="(1060,2060)"/>
    <wire from="(1050,230)" to="(1050,300)"/>
    <wire from="(1050,300)" to="(1120,300)"/>
    <wire from="(1050,520)" to="(1150,520)"/>
    <wire from="(1050,700)" to="(1120,700)"/>
    <wire from="(1050,880)" to="(1120,880)"/>
    <wire from="(1060,1810)" to="(1060,1890)"/>
    <wire from="(1060,2060)" to="(1060,2210)"/>
    <wire from="(1060,210)" to="(1060,250)"/>
    <wire from="(1060,210)" to="(1120,210)"/>
    <wire from="(1060,270)" to="(1060,320)"/>
    <wire from="(1060,320)" to="(1120,320)"/>
    <wire from="(1070,1310)" to="(1070,1790)"/>
    <wire from="(1070,1310)" to="(1080,1310)"/>
    <wire from="(1070,1790)" to="(1070,2220)"/>
    <wire from="(1080,1070)" to="(1080,1310)"/>
    <wire from="(1080,1070)" to="(1500,1070)"/>
    <wire from="(1080,1320)" to="(1080,1780)"/>
    <wire from="(1080,1320)" to="(1110,1320)"/>
    <wire from="(1080,1780)" to="(1080,2230)"/>
    <wire from="(1090,1470)" to="(1090,1870)"/>
    <wire from="(1090,1470)" to="(1240,1470)"/>
    <wire from="(1090,1870)" to="(1200,1870)"/>
    <wire from="(1090,230)" to="(1090,420)"/>
    <wire from="(1090,230)" to="(1120,230)"/>
    <wire from="(1090,420)" to="(1770,420)"/>
    <wire from="(1100,340)" to="(1100,430)"/>
    <wire from="(1100,340)" to="(1120,340)"/>
    <wire from="(1100,430)" to="(1780,430)"/>
    <wire from="(1110,1090)" to="(1110,1320)"/>
    <wire from="(1110,1090)" to="(1510,1090)"/>
    <wire from="(1120,590)" to="(1120,700)"/>
    <wire from="(1120,590)" to="(1190,590)"/>
    <wire from="(1120,700)" to="(1120,840)"/>
    <wire from="(1120,840)" to="(1210,840)"/>
    <wire from="(1120,860)" to="(1120,880)"/>
    <wire from="(1120,860)" to="(1140,860)"/>
    <wire from="(1130,1750)" to="(1130,1900)"/>
    <wire from="(1130,1750)" to="(2360,1750)"/>
    <wire from="(1140,610)" to="(1140,860)"/>
    <wire from="(1140,610)" to="(1190,610)"/>
    <wire from="(1140,860)" to="(1210,860)"/>
    <wire from="(1140,880)" to="(1140,1060)"/>
    <wire from="(1140,880)" to="(1170,880)"/>
    <wire from="(1150,520)" to="(1150,570)"/>
    <wire from="(1150,570)" to="(1150,820)"/>
    <wire from="(1150,570)" to="(1190,570)"/>
    <wire from="(1150,820)" to="(1210,820)"/>
    <wire from="(1160,1150)" to="(1160,1440)"/>
    <wire from="(1160,1150)" to="(1460,1150)"/>
    <wire from="(1170,630)" to="(1170,880)"/>
    <wire from="(1170,630)" to="(1190,630)"/>
    <wire from="(1170,880)" to="(1210,880)"/>
    <wire from="(1180,2080)" to="(1180,2260)"/>
    <wire from="(1180,2080)" to="(2860,2080)"/>
    <wire from="(120,1350)" to="(120,1730)"/>
    <wire from="(120,1350)" to="(240,1350)"/>
    <wire from="(120,2170)" to="(120,2180)"/>
    <wire from="(120,2180)" to="(160,2180)"/>
    <wire from="(1200,1890)" to="(1200,2010)"/>
    <wire from="(1200,2060)" to="(1200,2280)"/>
    <wire from="(1200,2060)" to="(2880,2060)"/>
    <wire from="(1210,2050)" to="(1210,2290)"/>
    <wire from="(1210,2050)" to="(2890,2050)"/>
    <wire from="(1230,2030)" to="(1230,2480)"/>
    <wire from="(1230,2030)" to="(2910,2030)"/>
    <wire from="(1240,1470)" to="(1240,1520)"/>
    <wire from="(1240,1520)" to="(1250,1520)"/>
    <wire from="(1260,600)" to="(1450,600)"/>
    <wire from="(1340,190)" to="(1510,190)"/>
    <wire from="(1340,300)" to="(1500,300)"/>
    <wire from="(140,1040)" to="(140,1140)"/>
    <wire from="(140,1040)" to="(230,1040)"/>
    <wire from="(140,1140)" to="(140,1250)"/>
    <wire from="(140,1140)" to="(230,1140)"/>
    <wire from="(140,1250)" to="(200,1250)"/>
    <wire from="(140,480)" to="(140,510)"/>
    <wire from="(140,480)" to="(170,480)"/>
    <wire from="(140,510)" to="(140,570)"/>
    <wire from="(140,510)" to="(460,510)"/>
    <wire from="(140,570)" to="(140,840)"/>
    <wire from="(140,570)" to="(200,570)"/>
    <wire from="(140,840)" to="(140,940)"/>
    <wire from="(140,840)" to="(230,840)"/>
    <wire from="(140,940)" to="(140,1040)"/>
    <wire from="(140,940)" to="(230,940)"/>
    <wire from="(1420,1870)" to="(1490,1870)"/>
    <wire from="(1430,1840)" to="(1430,2190)"/>
    <wire from="(1430,1840)" to="(2490,1840)"/>
    <wire from="(1430,820)" to="(1550,820)"/>
    <wire from="(1450,1240)" to="(1510,1240)"/>
    <wire from="(1450,600)" to="(1450,1240)"/>
    <wire from="(1460,1150)" to="(2360,1150)"/>
    <wire from="(1460,380)" to="(1460,840)"/>
    <wire from="(1460,840)" to="(1460,1150)"/>
    <wire from="(1460,840)" to="(1550,840)"/>
    <wire from="(1470,1520)" to="(4010,1520)"/>
    <wire from="(1470,1540)" to="(3910,1540)"/>
    <wire from="(1470,1560)" to="(3810,1560)"/>
    <wire from="(1470,1580)" to="(3710,1580)"/>
    <wire from="(1470,1600)" to="(3610,1600)"/>
    <wire from="(1480,1040)" to="(1570,1040)"/>
    <wire from="(1480,390)" to="(1480,1040)"/>
    <wire from="(1490,1870)" to="(1490,2250)"/>
    <wire from="(1490,2250)" to="(2570,2250)"/>
    <wire from="(1500,300)" to="(1500,1070)"/>
    <wire from="(1510,1240)" to="(1510,2230)"/>
    <wire from="(1510,190)" to="(1510,1090)"/>
    <wire from="(1510,2230)" to="(2570,2230)"/>
    <wire from="(1530,1250)" to="(1530,2130)"/>
    <wire from="(1530,2130)" to="(2570,2130)"/>
    <wire from="(1570,1040)" to="(1570,2110)"/>
    <wire from="(1570,2110)" to="(2820,2110)"/>
    <wire from="(160,120)" to="(160,200)"/>
    <wire from="(160,120)" to="(210,120)"/>
    <wire from="(160,1650)" to="(2160,1650)"/>
    <wire from="(160,1750)" to="(1130,1750)"/>
    <wire from="(160,1750)" to="(160,2180)"/>
    <wire from="(160,200)" to="(160,280)"/>
    <wire from="(160,200)" to="(210,200)"/>
    <wire from="(160,280)" to="(160,360)"/>
    <wire from="(160,280)" to="(210,280)"/>
    <wire from="(160,360)" to="(160,440)"/>
    <wire from="(160,360)" to="(210,360)"/>
    <wire from="(160,40)" to="(160,120)"/>
    <wire from="(160,40)" to="(210,40)"/>
    <wire from="(160,440)" to="(160,590)"/>
    <wire from="(160,440)" to="(210,440)"/>
    <wire from="(160,590)" to="(160,1650)"/>
    <wire from="(160,590)" to="(200,590)"/>
    <wire from="(170,140)" to="(170,220)"/>
    <wire from="(170,140)" to="(210,140)"/>
    <wire from="(170,220)" to="(170,300)"/>
    <wire from="(170,220)" to="(210,220)"/>
    <wire from="(170,300)" to="(170,380)"/>
    <wire from="(170,300)" to="(210,300)"/>
    <wire from="(170,380)" to="(170,460)"/>
    <wire from="(170,380)" to="(210,380)"/>
    <wire from="(170,460)" to="(170,480)"/>
    <wire from="(170,460)" to="(210,460)"/>
    <wire from="(170,60)" to="(170,140)"/>
    <wire from="(170,60)" to="(210,60)"/>
    <wire from="(1770,420)" to="(1770,820)"/>
    <wire from="(1770,840)" to="(1780,840)"/>
    <wire from="(1780,430)" to="(1780,840)"/>
    <wire from="(1810,130)" to="(1810,560)"/>
    <wire from="(1810,130)" to="(2060,130)"/>
    <wire from="(1810,560)" to="(3080,560)"/>
    <wire from="(1820,150)" to="(1820,550)"/>
    <wire from="(1820,150)" to="(2060,150)"/>
    <wire from="(1820,550)" to="(3060,550)"/>
    <wire from="(1830,170)" to="(1830,540)"/>
    <wire from="(1830,170)" to="(2060,170)"/>
    <wire from="(1830,540)" to="(3040,540)"/>
    <wire from="(1840,190)" to="(1840,530)"/>
    <wire from="(1840,190)" to="(2060,190)"/>
    <wire from="(1840,530)" to="(3020,530)"/>
    <wire from="(1850,210)" to="(1850,520)"/>
    <wire from="(1850,210)" to="(2060,210)"/>
    <wire from="(1850,520)" to="(3000,520)"/>
    <wire from="(1860,230)" to="(1860,510)"/>
    <wire from="(1860,230)" to="(2060,230)"/>
    <wire from="(1860,510)" to="(2980,510)"/>
    <wire from="(1880,1490)" to="(2940,1490)"/>
    <wire from="(1880,370)" to="(1880,1490)"/>
    <wire from="(1880,370)" to="(2060,370)"/>
    <wire from="(1900,500)" to="(1900,750)"/>
    <wire from="(1900,750)" to="(1900,890)"/>
    <wire from="(1900,750)" to="(2980,750)"/>
    <wire from="(1900,890)" to="(2050,890)"/>
    <wire from="(1910,490)" to="(1910,740)"/>
    <wire from="(1910,740)" to="(1910,910)"/>
    <wire from="(1910,740)" to="(2990,740)"/>
    <wire from="(1910,910)" to="(2050,910)"/>
    <wire from="(1920,480)" to="(1920,730)"/>
    <wire from="(1920,730)" to="(1920,930)"/>
    <wire from="(1920,730)" to="(3000,730)"/>
    <wire from="(1920,930)" to="(2050,930)"/>
    <wire from="(1930,470)" to="(1930,720)"/>
    <wire from="(1930,720)" to="(1930,950)"/>
    <wire from="(1930,720)" to="(3010,720)"/>
    <wire from="(1930,950)" to="(2050,950)"/>
    <wire from="(1940,460)" to="(1940,710)"/>
    <wire from="(1940,710)" to="(1940,970)"/>
    <wire from="(1940,710)" to="(3020,710)"/>
    <wire from="(1940,970)" to="(2050,970)"/>
    <wire from="(1950,450)" to="(1950,700)"/>
    <wire from="(1950,700)" to="(1950,990)"/>
    <wire from="(1950,700)" to="(3030,700)"/>
    <wire from="(1950,990)" to="(2050,990)"/>
    <wire from="(1990,250)" to="(1990,460)"/>
    <wire from="(1990,250)" to="(2060,250)"/>
    <wire from="(1990,460)" to="(2290,460)"/>
    <wire from="(1990,570)" to="(1990,770)"/>
    <wire from="(1990,570)" to="(2640,570)"/>
    <wire from="(1990,770)" to="(2050,770)"/>
    <wire from="(20,100)" to="(20,1710)"/>
    <wire from="(20,100)" to="(210,100)"/>
    <wire from="(20,1710)" to="(3410,1710)"/>
    <wire from="(200,1250)" to="(1530,1250)"/>
    <wire from="(200,1250)" to="(200,1330)"/>
    <wire from="(200,1330)" to="(200,1410)"/>
    <wire from="(200,1330)" to="(240,1330)"/>
    <wire from="(200,1410)" to="(200,1490)"/>
    <wire from="(200,1410)" to="(240,1410)"/>
    <wire from="(200,1490)" to="(200,1570)"/>
    <wire from="(200,1490)" to="(240,1490)"/>
    <wire from="(200,1570)" to="(240,1570)"/>
    <wire from="(2000,270)" to="(2000,450)"/>
    <wire from="(2000,270)" to="(2060,270)"/>
    <wire from="(2000,450)" to="(2300,450)"/>
    <wire from="(2000,590)" to="(2000,790)"/>
    <wire from="(2000,590)" to="(2620,590)"/>
    <wire from="(2000,790)" to="(2050,790)"/>
    <wire from="(2010,290)" to="(2010,440)"/>
    <wire from="(2010,290)" to="(2060,290)"/>
    <wire from="(2010,440)" to="(2310,440)"/>
    <wire from="(2010,610)" to="(2010,810)"/>
    <wire from="(2010,610)" to="(2600,610)"/>
    <wire from="(2010,810)" to="(2050,810)"/>
    <wire from="(2020,310)" to="(2020,430)"/>
    <wire from="(2020,310)" to="(2060,310)"/>
    <wire from="(2020,430)" to="(2320,430)"/>
    <wire from="(2020,630)" to="(2020,830)"/>
    <wire from="(2020,630)" to="(2580,630)"/>
    <wire from="(2020,830)" to="(2050,830)"/>
    <wire from="(2030,330)" to="(2030,420)"/>
    <wire from="(2030,330)" to="(2060,330)"/>
    <wire from="(2030,420)" to="(2330,420)"/>
    <wire from="(2030,650)" to="(2030,850)"/>
    <wire from="(2030,650)" to="(2560,650)"/>
    <wire from="(2030,850)" to="(2050,850)"/>
    <wire from="(2040,350)" to="(2040,410)"/>
    <wire from="(2040,350)" to="(2060,350)"/>
    <wire from="(2040,410)" to="(2340,410)"/>
    <wire from="(2040,670)" to="(2040,870)"/>
    <wire from="(2040,670)" to="(2540,670)"/>
    <wire from="(2040,870)" to="(2050,870)"/>
    <wire from="(2160,1650)" to="(2160,1890)"/>
    <wire from="(2160,1890)" to="(2190,1890)"/>
    <wire from="(220,1370)" to="(220,1450)"/>
    <wire from="(220,1370)" to="(240,1370)"/>
    <wire from="(220,1450)" to="(220,1530)"/>
    <wire from="(220,1450)" to="(240,1450)"/>
    <wire from="(220,1530)" to="(220,1610)"/>
    <wire from="(220,1530)" to="(240,1530)"/>
    <wire from="(220,1610)" to="(220,2210)"/>
    <wire from="(220,1610)" to="(240,1610)"/>
    <wire from="(220,2210)" to="(1060,2210)"/>
    <wire from="(2240,1870)" to="(2260,1870)"/>
    <wire from="(2240,1910)" to="(2980,1910)"/>
    <wire from="(2260,1870)" to="(2260,2150)"/>
    <wire from="(2260,2150)" to="(2260,2730)"/>
    <wire from="(2260,2150)" to="(2570,2150)"/>
    <wire from="(2260,2730)" to="(4600,2730)"/>
    <wire from="(2270,770)" to="(2290,770)"/>
    <wire from="(2270,790)" to="(2300,790)"/>
    <wire from="(2270,810)" to="(2310,810)"/>
    <wire from="(2270,830)" to="(2320,830)"/>
    <wire from="(2270,850)" to="(2330,850)"/>
    <wire from="(2270,870)" to="(2340,870)"/>
    <wire from="(2280,130)" to="(2300,130)"/>
    <wire from="(2280,150)" to="(2300,150)"/>
    <wire from="(2280,170)" to="(2300,170)"/>
    <wire from="(2280,190)" to="(2300,190)"/>
    <wire from="(2280,210)" to="(2300,210)"/>
    <wire from="(2280,230)" to="(2300,230)"/>
    <wire from="(2290,110)" to="(2290,340)"/>
    <wire from="(2290,110)" to="(2300,110)"/>
    <wire from="(2290,340)" to="(2390,340)"/>
    <wire from="(2290,460)" to="(2290,770)"/>
    <wire from="(230,1040)" to="(240,1040)"/>
    <wire from="(2300,20)" to="(2300,90)"/>
    <wire from="(2300,20)" to="(2660,20)"/>
    <wire from="(2300,450)" to="(2300,790)"/>
    <wire from="(2310,440)" to="(2310,810)"/>
    <wire from="(2320,430)" to="(2320,830)"/>
    <wire from="(2330,420)" to="(2330,850)"/>
    <wire from="(2340,410)" to="(2340,870)"/>
    <wire from="(2360,1150)" to="(2360,1750)"/>
    <wire from="(2360,1750)" to="(2360,2100)"/>
    <wire from="(2360,2100)" to="(2830,2100)"/>
    <wire from="(2390,2270)" to="(2570,2270)"/>
    <wire from="(2390,340)" to="(2390,880)"/>
    <wire from="(2390,880)" to="(2570,880)"/>
    <wire from="(2390,900)" to="(2390,2270)"/>
    <wire from="(2390,900)" to="(3140,900)"/>
    <wire from="(240,530)" to="(450,530)"/>
    <wire from="(2410,2290)" to="(2570,2290)"/>
    <wire from="(2410,920)" to="(2410,2290)"/>
    <wire from="(2410,920)" to="(2660,920)"/>
    <wire from="(2420,2310)" to="(2570,2310)"/>
    <wire from="(2420,930)" to="(2420,2310)"/>
    <wire from="(2420,930)" to="(2670,930)"/>
    <wire from="(2440,2070)" to="(2870,2070)"/>
    <wire from="(2440,410)" to="(2440,2070)"/>
    <wire from="(2440,410)" to="(2650,410)"/>
    <wire from="(2490,1840)" to="(2920,1840)"/>
    <wire from="(2490,290)" to="(2490,1840)"/>
    <wire from="(2490,290)" to="(2550,290)"/>
    <wire from="(250,2020)" to="(250,2310)"/>
    <wire from="(250,2020)" to="(490,2020)"/>
    <wire from="(250,2310)" to="(320,2310)"/>
    <wire from="(2520,110)" to="(2620,110)"/>
    <wire from="(2520,130)" to="(2600,130)"/>
    <wire from="(2520,150)" to="(2580,150)"/>
    <wire from="(2520,170)" to="(2560,170)"/>
    <wire from="(2520,190)" to="(2540,190)"/>
    <wire from="(2520,90)" to="(2640,90)"/>
    <wire from="(2530,2170)" to="(2530,2720)"/>
    <wire from="(2530,2170)" to="(2570,2170)"/>
    <wire from="(2530,2720)" to="(4580,2720)"/>
    <wire from="(2540,190)" to="(2540,310)"/>
    <wire from="(2540,2190)" to="(2540,2700)"/>
    <wire from="(2540,2190)" to="(2570,2190)"/>
    <wire from="(2540,2700)" to="(4560,2700)"/>
    <wire from="(2540,310)" to="(2540,670)"/>
    <wire from="(2540,310)" to="(2690,310)"/>
    <wire from="(2540,670)" to="(2680,670)"/>
    <wire from="(2550,190)" to="(2550,290)"/>
    <wire from="(2550,190)" to="(2690,190)"/>
    <wire from="(2550,2210)" to="(2550,2690)"/>
    <wire from="(2550,2210)" to="(2570,2210)"/>
    <wire from="(2550,2690)" to="(4550,2690)"/>
    <wire from="(2560,170)" to="(2560,290)"/>
    <wire from="(2560,290)" to="(2560,650)"/>
    <wire from="(2560,290)" to="(2690,290)"/>
    <wire from="(2560,650)" to="(2680,650)"/>
    <wire from="(2570,2010)" to="(2960,2010)"/>
    <wire from="(2570,880)" to="(2570,2010)"/>
    <wire from="(2580,150)" to="(2580,270)"/>
    <wire from="(2580,270)" to="(2580,630)"/>
    <wire from="(2580,270)" to="(2690,270)"/>
    <wire from="(2580,630)" to="(2680,630)"/>
    <wire from="(260,2010)" to="(260,2330)"/>
    <wire from="(260,2010)" to="(500,2010)"/>
    <wire from="(260,2330)" to="(320,2330)"/>
    <wire from="(2600,130)" to="(2600,250)"/>
    <wire from="(2600,250)" to="(2600,610)"/>
    <wire from="(2600,250)" to="(2690,250)"/>
    <wire from="(2600,610)" to="(2680,610)"/>
    <wire from="(2620,110)" to="(2620,230)"/>
    <wire from="(2620,230)" to="(2620,590)"/>
    <wire from="(2620,230)" to="(2690,230)"/>
    <wire from="(2620,590)" to="(2680,590)"/>
    <wire from="(2640,210)" to="(2640,570)"/>
    <wire from="(2640,210)" to="(2690,210)"/>
    <wire from="(2640,570)" to="(2680,570)"/>
    <wire from="(2640,90)" to="(2640,210)"/>
    <wire from="(2650,170)" to="(2650,410)"/>
    <wire from="(2650,170)" to="(2690,170)"/>
    <wire from="(2660,150)" to="(2690,150)"/>
    <wire from="(2660,20)" to="(2660,150)"/>
    <wire from="(2660,20)" to="(3150,20)"/>
    <wire from="(2660,450)" to="(2660,920)"/>
    <wire from="(2660,450)" to="(2920,450)"/>
    <wire from="(2670,460)" to="(2670,930)"/>
    <wire from="(2670,460)" to="(2940,460)"/>
    <wire from="(270,1990)" to="(270,2100)"/>
    <wire from="(270,1990)" to="(510,1990)"/>
    <wire from="(270,2100)" to="(270,2350)"/>
    <wire from="(270,2100)" to="(320,2100)"/>
    <wire from="(270,2350)" to="(320,2350)"/>
    <wire from="(2790,2130)" to="(2820,2130)"/>
    <wire from="(2790,2150)" to="(2830,2150)"/>
    <wire from="(2790,2170)" to="(2840,2170)"/>
    <wire from="(2790,2190)" to="(2860,2190)"/>
    <wire from="(2790,2210)" to="(2870,2210)"/>
    <wire from="(2790,2230)" to="(2880,2230)"/>
    <wire from="(2790,2250)" to="(2890,2250)"/>
    <wire from="(2790,2270)" to="(2910,2270)"/>
    <wire from="(2790,2290)" to="(2940,2290)"/>
    <wire from="(2790,2310)" to="(2960,2310)"/>
    <wire from="(2790,2330)" to="(2980,2330)"/>
    <wire from="(2790,2350)" to="(3020,2350)"/>
    <wire from="(2790,2370)" to="(3220,2370)"/>
    <wire from="(2790,2390)" to="(3230,2390)"/>
    <wire from="(2790,2410)" to="(3240,2410)"/>
    <wire from="(2790,2430)" to="(3250,2430)"/>
    <wire from="(2790,2450)" to="(3260,2450)"/>
    <wire from="(2790,2470)" to="(3270,2470)"/>
    <wire from="(2790,2490)" to="(3280,2490)"/>
    <wire from="(2790,2510)" to="(3290,2510)"/>
    <wire from="(2790,2530)" to="(3300,2530)"/>
    <wire from="(2790,2550)" to="(3310,2550)"/>
    <wire from="(2790,2570)" to="(3320,2570)"/>
    <wire from="(280,1970)" to="(280,2080)"/>
    <wire from="(280,1970)" to="(520,1970)"/>
    <wire from="(280,2080)" to="(280,2370)"/>
    <wire from="(280,2080)" to="(320,2080)"/>
    <wire from="(280,2370)" to="(320,2370)"/>
    <wire from="(2820,2110)" to="(2820,2130)"/>
    <wire from="(2830,2100)" to="(2830,2150)"/>
    <wire from="(2840,1340)" to="(2840,2170)"/>
    <wire from="(2840,1340)" to="(3550,1340)"/>
    <wire from="(2860,2080)" to="(2860,2190)"/>
    <wire from="(2870,2070)" to="(2870,2210)"/>
    <wire from="(2880,2060)" to="(2880,2230)"/>
    <wire from="(2890,2050)" to="(2890,2250)"/>
    <wire from="(290,1950)" to="(290,2060)"/>
    <wire from="(290,1950)" to="(530,1950)"/>
    <wire from="(290,2060)" to="(290,2390)"/>
    <wire from="(290,2060)" to="(320,2060)"/>
    <wire from="(290,2390)" to="(320,2390)"/>
    <wire from="(2900,570)" to="(2900,620)"/>
    <wire from="(2900,620)" to="(2920,620)"/>
    <wire from="(2910,150)" to="(3200,150)"/>
    <wire from="(2910,170)" to="(3190,170)"/>
    <wire from="(2910,190)" to="(3180,190)"/>
    <wire from="(2910,2030)" to="(2910,2270)"/>
    <wire from="(2910,210)" to="(3170,210)"/>
    <wire from="(2910,230)" to="(3160,230)"/>
    <wire from="(2910,250)" to="(3150,250)"/>
    <wire from="(2910,270)" to="(3080,270)"/>
    <wire from="(2910,290)" to="(3060,290)"/>
    <wire from="(2910,310)" to="(3040,310)"/>
    <wire from="(2910,330)" to="(3020,330)"/>
    <wire from="(2910,350)" to="(3000,350)"/>
    <wire from="(2910,370)" to="(2980,370)"/>
    <wire from="(2910,390)" to="(2920,390)"/>
    <wire from="(2910,410)" to="(2940,410)"/>
    <wire from="(2920,1840)" to="(4220,1840)"/>
    <wire from="(2920,390)" to="(2920,450)"/>
    <wire from="(2920,640)" to="(2920,1840)"/>
    <wire from="(2940,1490)" to="(2940,2290)"/>
    <wire from="(2940,410)" to="(2940,460)"/>
    <wire from="(2960,2010)" to="(2960,2310)"/>
    <wire from="(2980,1760)" to="(3480,1760)"/>
    <wire from="(2980,1910)" to="(2980,2330)"/>
    <wire from="(2980,370)" to="(2980,510)"/>
    <wire from="(2980,750)" to="(2980,1760)"/>
    <wire from="(2990,1750)" to="(3470,1750)"/>
    <wire from="(2990,740)" to="(2990,1750)"/>
    <wire from="(30,1700)" to="(3420,1700)"/>
    <wire from="(30,180)" to="(210,180)"/>
    <wire from="(30,180)" to="(30,1700)"/>
    <wire from="(300,1930)" to="(300,2040)"/>
    <wire from="(300,1930)" to="(540,1930)"/>
    <wire from="(300,2040)" to="(300,2410)"/>
    <wire from="(300,2040)" to="(320,2040)"/>
    <wire from="(300,2410)" to="(320,2410)"/>
    <wire from="(3000,1420)" to="(3690,1420)"/>
    <wire from="(3000,350)" to="(3000,520)"/>
    <wire from="(3000,730)" to="(3000,1420)"/>
    <wire from="(3010,1410)" to="(3790,1410)"/>
    <wire from="(3010,720)" to="(3010,1410)"/>
    <wire from="(3020,1400)" to="(3890,1400)"/>
    <wire from="(3020,1810)" to="(3020,2350)"/>
    <wire from="(3020,1810)" to="(3490,1810)"/>
    <wire from="(3020,330)" to="(3020,530)"/>
    <wire from="(3020,710)" to="(3020,1400)"/>
    <wire from="(3030,1390)" to="(3990,1390)"/>
    <wire from="(3030,700)" to="(3030,1390)"/>
    <wire from="(3040,310)" to="(3040,540)"/>
    <wire from="(3060,290)" to="(3060,550)"/>
    <wire from="(3080,270)" to="(3080,560)"/>
    <wire from="(3140,50)" to="(3150,50)"/>
    <wire from="(3140,620)" to="(3140,900)"/>
    <wire from="(3150,1280)" to="(4030,1280)"/>
    <wire from="(3150,20)" to="(3150,50)"/>
    <wire from="(3150,250)" to="(3150,1280)"/>
    <wire from="(3160,1270)" to="(3930,1270)"/>
    <wire from="(3160,230)" to="(3160,1270)"/>
    <wire from="(3170,1260)" to="(3830,1260)"/>
    <wire from="(3170,210)" to="(3170,1260)"/>
    <wire from="(3180,1250)" to="(3730,1250)"/>
    <wire from="(3180,190)" to="(3180,1250)"/>
    <wire from="(3190,1240)" to="(3630,1240)"/>
    <wire from="(3190,170)" to="(3190,1240)"/>
    <wire from="(3200,1230)" to="(3530,1230)"/>
    <wire from="(3200,150)" to="(3200,1230)"/>
    <wire from="(3220,60)" to="(3220,2370)"/>
    <wire from="(3220,60)" to="(3650,60)"/>
    <wire from="(3230,90)" to="(3230,2390)"/>
    <wire from="(3230,90)" to="(3650,90)"/>
    <wire from="(3240,120)" to="(3240,2410)"/>
    <wire from="(3240,120)" to="(3650,120)"/>
    <wire from="(3250,150)" to="(3250,2430)"/>
    <wire from="(3250,150)" to="(3650,150)"/>
    <wire from="(3260,180)" to="(3260,2450)"/>
    <wire from="(3260,180)" to="(3650,180)"/>
    <wire from="(3270,210)" to="(3270,2470)"/>
    <wire from="(3270,210)" to="(3650,210)"/>
    <wire from="(3280,240)" to="(3280,2490)"/>
    <wire from="(3280,240)" to="(3650,240)"/>
    <wire from="(3290,270)" to="(3290,2510)"/>
    <wire from="(3290,270)" to="(3650,270)"/>
    <wire from="(3300,300)" to="(3300,2530)"/>
    <wire from="(3300,300)" to="(3650,300)"/>
    <wire from="(3310,330)" to="(3310,2550)"/>
    <wire from="(3310,330)" to="(3650,330)"/>
    <wire from="(3320,360)" to="(3320,2570)"/>
    <wire from="(3320,360)" to="(3650,360)"/>
    <wire from="(3400,500)" to="(3400,1720)"/>
    <wire from="(3400,500)" to="(3570,500)"/>
    <wire from="(3410,510)" to="(3410,1710)"/>
    <wire from="(3410,510)" to="(3670,510)"/>
    <wire from="(3420,520)" to="(3420,1700)"/>
    <wire from="(3420,520)" to="(3780,520)"/>
    <wire from="(3430,530)" to="(3430,1690)"/>
    <wire from="(3430,530)" to="(3880,530)"/>
    <wire from="(3440,540)" to="(3440,1680)"/>
    <wire from="(3440,540)" to="(3980,540)"/>
    <wire from="(3450,550)" to="(3450,1670)"/>
    <wire from="(3450,550)" to="(4080,550)"/>
    <wire from="(3470,1660)" to="(3470,1750)"/>
    <wire from="(3470,1660)" to="(3510,1660)"/>
    <wire from="(3480,1720)" to="(3480,1760)"/>
    <wire from="(3480,1720)" to="(3510,1720)"/>
    <wire from="(3490,1680)" to="(3490,1740)"/>
    <wire from="(3490,1680)" to="(3510,1680)"/>
    <wire from="(3490,1740)" to="(3490,1810)"/>
    <wire from="(3490,1740)" to="(3510,1740)"/>
    <wire from="(3490,960)" to="(3510,960)"/>
    <wire from="(3510,1180)" to="(3510,1440)"/>
    <wire from="(3510,1440)" to="(3740,1440)"/>
    <wire from="(3510,670)" to="(3590,670)"/>
    <wire from="(3510,680)" to="(3580,680)"/>
    <wire from="(3510,690)" to="(3520,690)"/>
    <wire from="(3510,700)" to="(3530,700)"/>
    <wire from="(3510,710)" to="(3540,710)"/>
    <wire from="(3510,720)" to="(3560,720)"/>
    <wire from="(3510,730)" to="(3570,730)"/>
    <wire from="(3520,560)" to="(3520,600)"/>
    <wire from="(3520,560)" to="(3590,560)"/>
    <wire from="(3520,660)" to="(3520,690)"/>
    <wire from="(3530,1180)" to="(3530,1230)"/>
    <wire from="(3530,570)" to="(3530,600)"/>
    <wire from="(3530,570)" to="(3580,570)"/>
    <wire from="(3530,660)" to="(3530,700)"/>
    <wire from="(3540,580)" to="(3540,600)"/>
    <wire from="(3540,580)" to="(3570,580)"/>
    <wire from="(3540,660)" to="(3540,710)"/>
    <wire from="(3550,1180)" to="(3550,1340)"/>
    <wire from="(3550,1340)" to="(3650,1340)"/>
    <wire from="(3550,590)" to="(3550,600)"/>
    <wire from="(3550,590)" to="(3560,590)"/>
    <wire from="(3560,590)" to="(3560,720)"/>
    <wire from="(3570,480)" to="(3570,500)"/>
    <wire from="(3570,580)" to="(3570,730)"/>
    <wire from="(3580,570)" to="(3580,680)"/>
    <wire from="(3590,1180)" to="(3590,1430)"/>
    <wire from="(3590,1430)" to="(3750,1430)"/>
    <wire from="(3590,1930)" to="(3870,1930)"/>
    <wire from="(3590,560)" to="(3590,670)"/>
    <wire from="(3610,1180)" to="(3610,1600)"/>
    <wire from="(3610,670)" to="(3690,670)"/>
    <wire from="(3610,680)" to="(3680,680)"/>
    <wire from="(3610,690)" to="(3620,690)"/>
    <wire from="(3610,700)" to="(3630,700)"/>
    <wire from="(3610,710)" to="(3640,710)"/>
    <wire from="(3610,720)" to="(3660,720)"/>
    <wire from="(3610,730)" to="(3670,730)"/>
    <wire from="(3620,560)" to="(3620,600)"/>
    <wire from="(3620,560)" to="(3690,560)"/>
    <wire from="(3620,660)" to="(3620,690)"/>
    <wire from="(3630,1180)" to="(3630,1240)"/>
    <wire from="(3630,570)" to="(3630,600)"/>
    <wire from="(3630,570)" to="(3680,570)"/>
    <wire from="(3630,660)" to="(3630,700)"/>
    <wire from="(3640,580)" to="(3640,600)"/>
    <wire from="(3640,580)" to="(3670,580)"/>
    <wire from="(3640,660)" to="(3640,710)"/>
    <wire from="(3650,1180)" to="(3650,1340)"/>
    <wire from="(3650,1340)" to="(3750,1340)"/>
    <wire from="(3650,590)" to="(3650,600)"/>
    <wire from="(3650,590)" to="(3660,590)"/>
    <wire from="(3660,590)" to="(3660,720)"/>
    <wire from="(3670,480)" to="(3670,510)"/>
    <wire from="(3670,580)" to="(3670,730)"/>
    <wire from="(3680,570)" to="(3680,680)"/>
    <wire from="(3690,1180)" to="(3690,1420)"/>
    <wire from="(3690,560)" to="(3690,670)"/>
    <wire from="(3710,1180)" to="(3710,1580)"/>
    <wire from="(3710,670)" to="(3790,670)"/>
    <wire from="(3710,680)" to="(3780,680)"/>
    <wire from="(3710,690)" to="(3720,690)"/>
    <wire from="(3710,700)" to="(3730,700)"/>
    <wire from="(3710,710)" to="(3740,710)"/>
    <wire from="(3710,720)" to="(3760,720)"/>
    <wire from="(3710,730)" to="(3770,730)"/>
    <wire from="(3720,560)" to="(3720,600)"/>
    <wire from="(3720,560)" to="(3790,560)"/>
    <wire from="(3720,660)" to="(3720,690)"/>
    <wire from="(3730,1180)" to="(3730,1250)"/>
    <wire from="(3730,1660)" to="(3750,1660)"/>
    <wire from="(3730,1720)" to="(3740,1720)"/>
    <wire from="(3730,570)" to="(3730,600)"/>
    <wire from="(3730,570)" to="(3780,570)"/>
    <wire from="(3730,660)" to="(3730,700)"/>
    <wire from="(3740,1440)" to="(3740,1720)"/>
    <wire from="(3740,580)" to="(3740,600)"/>
    <wire from="(3740,580)" to="(3770,580)"/>
    <wire from="(3740,660)" to="(3740,710)"/>
    <wire from="(3750,1180)" to="(3750,1340)"/>
    <wire from="(3750,1340)" to="(3850,1340)"/>
    <wire from="(3750,1430)" to="(3750,1660)"/>
    <wire from="(3750,590)" to="(3750,600)"/>
    <wire from="(3750,590)" to="(3760,590)"/>
    <wire from="(3760,590)" to="(3760,720)"/>
    <wire from="(3770,480)" to="(3780,480)"/>
    <wire from="(3770,580)" to="(3770,730)"/>
    <wire from="(3780,480)" to="(3780,520)"/>
    <wire from="(3780,570)" to="(3780,680)"/>
    <wire from="(3790,1180)" to="(3790,1410)"/>
    <wire from="(3790,560)" to="(3790,670)"/>
    <wire from="(3810,1180)" to="(3810,1560)"/>
    <wire from="(3810,670)" to="(3890,670)"/>
    <wire from="(3810,680)" to="(3880,680)"/>
    <wire from="(3810,690)" to="(3820,690)"/>
    <wire from="(3810,700)" to="(3830,700)"/>
    <wire from="(3810,710)" to="(3840,710)"/>
    <wire from="(3810,720)" to="(3860,720)"/>
    <wire from="(3810,730)" to="(3870,730)"/>
    <wire from="(3820,560)" to="(3820,600)"/>
    <wire from="(3820,560)" to="(3890,560)"/>
    <wire from="(3820,660)" to="(3820,690)"/>
    <wire from="(3830,1180)" to="(3830,1260)"/>
    <wire from="(3830,570)" to="(3830,600)"/>
    <wire from="(3830,570)" to="(3880,570)"/>
    <wire from="(3830,660)" to="(3830,700)"/>
    <wire from="(3840,580)" to="(3840,600)"/>
    <wire from="(3840,580)" to="(3870,580)"/>
    <wire from="(3840,660)" to="(3840,710)"/>
    <wire from="(3850,1180)" to="(3850,1340)"/>
    <wire from="(3850,1340)" to="(3950,1340)"/>
    <wire from="(3850,590)" to="(3850,600)"/>
    <wire from="(3850,590)" to="(3860,590)"/>
    <wire from="(3860,590)" to="(3860,720)"/>
    <wire from="(3870,1930)" to="(3870,2000)"/>
    <wire from="(3870,2000)" to="(3990,2000)"/>
    <wire from="(3870,480)" to="(3880,480)"/>
    <wire from="(3870,580)" to="(3870,730)"/>
    <wire from="(3880,480)" to="(3880,530)"/>
    <wire from="(3880,570)" to="(3880,680)"/>
    <wire from="(3890,1180)" to="(3890,1400)"/>
    <wire from="(3890,560)" to="(3890,670)"/>
    <wire from="(3910,1180)" to="(3910,1540)"/>
    <wire from="(3910,670)" to="(3990,670)"/>
    <wire from="(3910,680)" to="(3980,680)"/>
    <wire from="(3910,690)" to="(3920,690)"/>
    <wire from="(3910,700)" to="(3930,700)"/>
    <wire from="(3910,710)" to="(3940,710)"/>
    <wire from="(3910,720)" to="(3960,720)"/>
    <wire from="(3910,730)" to="(3970,730)"/>
    <wire from="(3920,560)" to="(3920,600)"/>
    <wire from="(3920,560)" to="(3990,560)"/>
    <wire from="(3920,660)" to="(3920,690)"/>
    <wire from="(3930,1180)" to="(3930,1270)"/>
    <wire from="(3930,1760)" to="(3930,1980)"/>
    <wire from="(3930,1760)" to="(4160,1760)"/>
    <wire from="(3930,1980)" to="(3990,1980)"/>
    <wire from="(3930,570)" to="(3930,600)"/>
    <wire from="(3930,570)" to="(3980,570)"/>
    <wire from="(3930,660)" to="(3930,700)"/>
    <wire from="(3940,1770)" to="(3940,1960)"/>
    <wire from="(3940,1770)" to="(4170,1770)"/>
    <wire from="(3940,1960)" to="(3990,1960)"/>
    <wire from="(3940,580)" to="(3940,600)"/>
    <wire from="(3940,580)" to="(3970,580)"/>
    <wire from="(3940,660)" to="(3940,710)"/>
    <wire from="(3950,1180)" to="(3950,1340)"/>
    <wire from="(3950,1340)" to="(4050,1340)"/>
    <wire from="(3950,1780)" to="(3950,1940)"/>
    <wire from="(3950,1780)" to="(4180,1780)"/>
    <wire from="(3950,1940)" to="(3990,1940)"/>
    <wire from="(3950,590)" to="(3950,600)"/>
    <wire from="(3950,590)" to="(3960,590)"/>
    <wire from="(3960,1790)" to="(3960,1920)"/>
    <wire from="(3960,1790)" to="(4190,1790)"/>
    <wire from="(3960,1920)" to="(3990,1920)"/>
    <wire from="(3960,590)" to="(3960,720)"/>
    <wire from="(3970,1800)" to="(3970,1900)"/>
    <wire from="(3970,1800)" to="(4200,1800)"/>
    <wire from="(3970,1900)" to="(3990,1900)"/>
    <wire from="(3970,480)" to="(3980,480)"/>
    <wire from="(3970,580)" to="(3970,730)"/>
    <wire from="(3980,1810)" to="(3980,1880)"/>
    <wire from="(3980,1810)" to="(4210,1810)"/>
    <wire from="(3980,1880)" to="(3990,1880)"/>
    <wire from="(3980,480)" to="(3980,540)"/>
    <wire from="(3980,570)" to="(3980,680)"/>
    <wire from="(3990,1180)" to="(3990,1390)"/>
    <wire from="(3990,1820)" to="(3990,1860)"/>
    <wire from="(3990,1820)" to="(4220,1820)"/>
    <wire from="(3990,560)" to="(3990,670)"/>
    <wire from="(40,1690)" to="(3430,1690)"/>
    <wire from="(40,260)" to="(210,260)"/>
    <wire from="(40,260)" to="(40,1690)"/>
    <wire from="(4010,1180)" to="(4010,1520)"/>
    <wire from="(4010,670)" to="(4090,670)"/>
    <wire from="(4010,680)" to="(4080,680)"/>
    <wire from="(4010,690)" to="(4020,690)"/>
    <wire from="(4010,700)" to="(4030,700)"/>
    <wire from="(4010,710)" to="(4040,710)"/>
    <wire from="(4010,720)" to="(4060,720)"/>
    <wire from="(4010,730)" to="(4070,730)"/>
    <wire from="(4020,560)" to="(4020,600)"/>
    <wire from="(4020,560)" to="(4090,560)"/>
    <wire from="(4020,660)" to="(4020,690)"/>
    <wire from="(4030,1180)" to="(4030,1280)"/>
    <wire from="(4030,570)" to="(4030,600)"/>
    <wire from="(4030,570)" to="(4080,570)"/>
    <wire from="(4030,660)" to="(4030,700)"/>
    <wire from="(4040,580)" to="(4040,600)"/>
    <wire from="(4040,580)" to="(4070,580)"/>
    <wire from="(4040,660)" to="(4040,710)"/>
    <wire from="(4050,1180)" to="(4050,1340)"/>
    <wire from="(4050,590)" to="(4050,600)"/>
    <wire from="(4050,590)" to="(4060,590)"/>
    <wire from="(4060,590)" to="(4060,720)"/>
    <wire from="(4070,110)" to="(4170,110)"/>
    <wire from="(4070,150)" to="(4180,150)"/>
    <wire from="(4070,190)" to="(4190,190)"/>
    <wire from="(4070,230)" to="(4200,230)"/>
    <wire from="(4070,270)" to="(4210,270)"/>
    <wire from="(4070,310)" to="(4220,310)"/>
    <wire from="(4070,480)" to="(4080,480)"/>
    <wire from="(4070,580)" to="(4070,730)"/>
    <wire from="(4070,70)" to="(4160,70)"/>
    <wire from="(4080,480)" to="(4080,550)"/>
    <wire from="(4080,570)" to="(4080,680)"/>
    <wire from="(4090,560)" to="(4090,670)"/>
    <wire from="(4160,70)" to="(4160,1760)"/>
    <wire from="(4170,110)" to="(4170,1770)"/>
    <wire from="(4180,150)" to="(4180,1780)"/>
    <wire from="(4190,190)" to="(4190,1790)"/>
    <wire from="(420,570)" to="(450,570)"/>
    <wire from="(4200,230)" to="(4200,1800)"/>
    <wire from="(4210,1860)" to="(4220,1860)"/>
    <wire from="(4210,270)" to="(4210,1810)"/>
    <wire from="(4220,1840)" to="(4220,1860)"/>
    <wire from="(4220,310)" to="(4220,1820)"/>
    <wire from="(430,100)" to="(500,100)"/>
    <wire from="(430,180)" to="(510,180)"/>
    <wire from="(430,20)" to="(490,20)"/>
    <wire from="(430,260)" to="(520,260)"/>
    <wire from="(430,340)" to="(530,340)"/>
    <wire from="(430,420)" to="(540,420)"/>
    <wire from="(4360,160)" to="(4370,160)"/>
    <wire from="(4360,80)" to="(4600,80)"/>
    <wire from="(4370,130)" to="(4370,160)"/>
    <wire from="(4370,130)" to="(4560,130)"/>
    <wire from="(4460,160)" to="(4550,160)"/>
    <wire from="(4480,110)" to="(4580,110)"/>
    <wire from="(450,1000)" to="(450,1010)"/>
    <wire from="(450,1010)" to="(730,1010)"/>
    <wire from="(450,1040)" to="(460,1040)"/>
    <wire from="(450,1060)" to="(460,1060)"/>
    <wire from="(450,1080)" to="(460,1080)"/>
    <wire from="(450,1100)" to="(460,1100)"/>
    <wire from="(450,1140)" to="(830,1140)"/>
    <wire from="(450,1160)" to="(830,1160)"/>
    <wire from="(450,1180)" to="(830,1180)"/>
    <wire from="(450,1200)" to="(830,1200)"/>
    <wire from="(450,530)" to="(450,570)"/>
    <wire from="(450,600)" to="(450,840)"/>
    <wire from="(450,600)" to="(830,600)"/>
    <wire from="(450,860)" to="(460,860)"/>
    <wire from="(450,880)" to="(470,880)"/>
    <wire from="(450,900)" to="(480,900)"/>
    <wire from="(450,940)" to="(450,950)"/>
    <wire from="(450,950)" to="(670,950)"/>
    <wire from="(450,960)" to="(450,970)"/>
    <wire from="(450,970)" to="(690,970)"/>
    <wire from="(450,980)" to="(450,990)"/>
    <wire from="(450,990)" to="(710,990)"/>
    <wire from="(4550,160)" to="(4550,2690)"/>
    <wire from="(4560,130)" to="(4560,2700)"/>
    <wire from="(4580,110)" to="(4580,2720)"/>
    <wire from="(460,1030)" to="(460,1040)"/>
    <wire from="(460,1030)" to="(750,1030)"/>
    <wire from="(460,1050)" to="(460,1060)"/>
    <wire from="(460,1050)" to="(770,1050)"/>
    <wire from="(460,1070)" to="(460,1080)"/>
    <wire from="(460,1070)" to="(790,1070)"/>
    <wire from="(460,1090)" to="(460,1100)"/>
    <wire from="(460,1090)" to="(810,1090)"/>
    <wire from="(460,1330)" to="(560,1330)"/>
    <wire from="(460,1410)" to="(550,1410)"/>
    <wire from="(460,1490)" to="(580,1490)"/>
    <wire from="(460,1570)" to="(590,1570)"/>
    <wire from="(460,400)" to="(460,510)"/>
    <wire from="(460,400)" to="(580,400)"/>
    <wire from="(460,620)" to="(460,860)"/>
    <wire from="(460,620)" to="(830,620)"/>
    <wire from="(4600,80)" to="(4600,2730)"/>
    <wire from="(470,640)" to="(470,880)"/>
    <wire from="(470,640)" to="(830,640)"/>
    <wire from="(480,660)" to="(480,900)"/>
    <wire from="(480,660)" to="(830,660)"/>
    <wire from="(490,20)" to="(490,500)"/>
    <wire from="(490,500)" to="(1900,500)"/>
    <wire from="(490,500)" to="(490,2020)"/>
    <wire from="(50,1680)" to="(3440,1680)"/>
    <wire from="(50,340)" to="(210,340)"/>
    <wire from="(50,340)" to="(50,1680)"/>
    <wire from="(500,100)" to="(500,490)"/>
    <wire from="(500,490)" to="(1910,490)"/>
    <wire from="(500,490)" to="(500,2010)"/>
    <wire from="(510,1120)" to="(510,1990)"/>
    <wire from="(510,1120)" to="(830,1120)"/>
    <wire from="(510,180)" to="(510,480)"/>
    <wire from="(510,1990)" to="(3370,1990)"/>
    <wire from="(510,480)" to="(1920,480)"/>
    <wire from="(510,480)" to="(510,580)"/>
    <wire from="(510,580)" to="(510,760)"/>
    <wire from="(510,580)" to="(830,580)"/>
    <wire from="(510,760)" to="(510,940)"/>
    <wire from="(510,760)" to="(830,760)"/>
    <wire from="(510,940)" to="(510,1120)"/>
    <wire from="(510,940)" to="(830,940)"/>
    <wire from="(520,1100)" to="(520,1970)"/>
    <wire from="(520,1100)" to="(830,1100)"/>
    <wire from="(520,1970)" to="(3370,1970)"/>
    <wire from="(520,260)" to="(520,470)"/>
    <wire from="(520,470)" to="(1930,470)"/>
    <wire from="(520,470)" to="(520,560)"/>
    <wire from="(520,560)" to="(520,740)"/>
    <wire from="(520,560)" to="(830,560)"/>
    <wire from="(520,740)" to="(520,920)"/>
    <wire from="(520,740)" to="(830,740)"/>
    <wire from="(520,920)" to="(520,1100)"/>
    <wire from="(520,920)" to="(830,920)"/>
    <wire from="(530,1080)" to="(530,1950)"/>
    <wire from="(530,1080)" to="(830,1080)"/>
    <wire from="(530,1950)" to="(3370,1950)"/>
    <wire from="(530,340)" to="(530,460)"/>
    <wire from="(530,460)" to="(1940,460)"/>
    <wire from="(530,460)" to="(530,540)"/>
    <wire from="(530,540)" to="(530,720)"/>
    <wire from="(530,540)" to="(830,540)"/>
    <wire from="(530,720)" to="(530,900)"/>
    <wire from="(530,720)" to="(830,720)"/>
    <wire from="(530,900)" to="(530,1080)"/>
    <wire from="(530,900)" to="(830,900)"/>
    <wire from="(540,1060)" to="(540,1930)"/>
    <wire from="(540,1060)" to="(830,1060)"/>
    <wire from="(540,1930)" to="(3370,1930)"/>
    <wire from="(540,2040)" to="(540,2120)"/>
    <wire from="(540,2120)" to="(580,2120)"/>
    <wire from="(540,2310)" to="(560,2310)"/>
    <wire from="(540,420)" to="(540,450)"/>
    <wire from="(540,450)" to="(1950,450)"/>
    <wire from="(540,450)" to="(540,520)"/>
    <wire from="(540,520)" to="(540,700)"/>
    <wire from="(540,520)" to="(830,520)"/>
    <wire from="(540,700)" to="(540,880)"/>
    <wire from="(540,700)" to="(830,700)"/>
    <wire from="(540,880)" to="(540,1060)"/>
    <wire from="(540,880)" to="(830,880)"/>
    <wire from="(550,1410)" to="(550,1510)"/>
    <wire from="(550,1510)" to="(570,1510)"/>
    <wire from="(550,2080)" to="(550,2190)"/>
    <wire from="(550,2080)" to="(580,2080)"/>
    <wire from="(550,2190)" to="(1430,2190)"/>
    <wire from="(560,1330)" to="(560,1530)"/>
    <wire from="(560,1530)" to="(560,1830)"/>
    <wire from="(560,1530)" to="(700,1530)"/>
    <wire from="(560,1830)" to="(600,1830)"/>
    <wire from="(560,2100)" to="(560,2310)"/>
    <wire from="(560,2100)" to="(580,2100)"/>
    <wire from="(570,1510)" to="(570,1810)"/>
    <wire from="(570,1510)" to="(700,1510)"/>
    <wire from="(570,1810)" to="(600,1810)"/>
    <wire from="(580,1490)" to="(580,1790)"/>
    <wire from="(580,1490)" to="(700,1490)"/>
    <wire from="(580,1790)" to="(600,1790)"/>
    <wire from="(580,2140)" to="(580,2260)"/>
    <wire from="(580,2260)" to="(1180,2260)"/>
    <wire from="(580,230)" to="(1050,230)"/>
    <wire from="(580,230)" to="(580,400)"/>
    <wire from="(590,1570)" to="(590,1770)"/>
    <wire from="(590,1570)" to="(670,1570)"/>
    <wire from="(590,1770)" to="(600,1770)"/>
    <wire from="(60,1590)" to="(240,1590)"/>
    <wire from="(60,1590)" to="(60,1730)"/>
    <wire from="(60,1950)" to="(60,2480)"/>
    <wire from="(60,2480)" to="(1230,2480)"/>
    <wire from="(600,1850)" to="(600,1890)"/>
    <wire from="(600,1890)" to="(1060,1890)"/>
    <wire from="(670,1470)" to="(670,1570)"/>
    <wire from="(670,1470)" to="(700,1470)"/>
    <wire from="(670,780)" to="(670,950)"/>
    <wire from="(670,780)" to="(830,780)"/>
    <wire from="(680,1310)" to="(1070,1310)"/>
    <wire from="(680,1310)" to="(680,1380)"/>
    <wire from="(680,1380)" to="(700,1380)"/>
    <wire from="(690,800)" to="(690,970)"/>
    <wire from="(690,800)" to="(830,800)"/>
    <wire from="(70,1670)" to="(3450,1670)"/>
    <wire from="(70,420)" to="(210,420)"/>
    <wire from="(70,420)" to="(70,1670)"/>
    <wire from="(700,1320)" to="(1080,1320)"/>
    <wire from="(700,1320)" to="(700,1360)"/>
    <wire from="(700,1400)" to="(700,1440)"/>
    <wire from="(700,1440)" to="(1160,1440)"/>
    <wire from="(700,1550)" to="(700,1620)"/>
    <wire from="(700,1620)" to="(930,1620)"/>
    <wire from="(710,820)" to="(710,990)"/>
    <wire from="(710,820)" to="(830,820)"/>
    <wire from="(730,840)" to="(730,1010)"/>
    <wire from="(730,840)" to="(830,840)"/>
    <wire from="(750,250)" to="(750,390)"/>
    <wire from="(750,250)" to="(790,250)"/>
    <wire from="(750,390)" to="(1480,390)"/>
    <wire from="(750,960)" to="(750,1030)"/>
    <wire from="(750,960)" to="(830,960)"/>
    <wire from="(770,980)" to="(770,1050)"/>
    <wire from="(770,980)" to="(830,980)"/>
    <wire from="(780,270)" to="(780,380)"/>
    <wire from="(780,270)" to="(790,270)"/>
    <wire from="(780,380)" to="(1460,380)"/>
    <wire from="(790,1000)" to="(790,1070)"/>
    <wire from="(790,1000)" to="(830,1000)"/>
    <wire from="(80,1510)" to="(240,1510)"/>
    <wire from="(80,1510)" to="(80,1730)"/>
    <wire from="(80,2170)" to="(80,2230)"/>
    <wire from="(80,2230)" to="(1080,2230)"/>
    <wire from="(800,2080)" to="(810,2080)"/>
    <wire from="(800,2100)" to="(800,2280)"/>
    <wire from="(800,2100)" to="(830,2100)"/>
    <wire from="(800,2280)" to="(1200,2280)"/>
    <wire from="(810,1020)" to="(810,1090)"/>
    <wire from="(810,1020)" to="(830,1020)"/>
    <wire from="(810,2010)" to="(1200,2010)"/>
    <wire from="(810,2010)" to="(810,2080)"/>
    <wire from="(810,2080)" to="(830,2080)"/>
    <wire from="(820,1770)" to="(820,2060)"/>
    <wire from="(820,2060)" to="(830,2060)"/>
    <wire from="(830,1790)" to="(1070,1790)"/>
    <wire from="(830,1790)" to="(830,1830)"/>
    <wire from="(830,1830)" to="(840,1830)"/>
    <wire from="(830,2120)" to="(830,2290)"/>
    <wire from="(830,2290)" to="(1210,2290)"/>
    <wire from="(840,1780)" to="(1080,1780)"/>
    <wire from="(840,1780)" to="(840,1810)"/>
    <wire from="(840,1850)" to="(840,1900)"/>
    <wire from="(840,1900)" to="(1130,1900)"/>
    <wire from="(920,1360)" to="(930,1360)"/>
    <wire from="(920,1470)" to="(1090,1470)"/>
    <wire from="(930,1360)" to="(930,1620)"/>
  </circuit>
  <circuit name="test">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="test"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="2048000.0"/>
    <comp lib="0" loc="(1060,470)" name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
    </comp>
    <comp lib="0" loc="(1150,470)" name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
    </comp>
    <comp lib="0" loc="(1240,470)" name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
    </comp>
    <comp lib="0" loc="(1330,470)" name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
    </comp>
    <comp lib="0" loc="(210,780)" name="Clock"/>
    <comp lib="0" loc="(360,210)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="SW1_OPTIUNI"/>
    </comp>
    <comp lib="0" loc="(360,230)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="SW0_OPTIUNI"/>
    </comp>
    <comp lib="0" loc="(360,330)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_alta_suma"/>
    </comp>
    <comp lib="0" loc="(360,350)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_10"/>
    </comp>
    <comp lib="0" loc="(360,370)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_20"/>
    </comp>
    <comp lib="0" loc="(360,390)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_50"/>
    </comp>
    <comp lib="0" loc="(360,410)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_100"/>
    </comp>
    <comp lib="0" loc="(360,430)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_200"/>
    </comp>
    <comp lib="0" loc="(360,450)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="retragere_500"/>
    </comp>
    <comp lib="0" loc="(450,470)" name="Pin">
      <a name="appearance" val="NewPins"/>
    </comp>
    <comp lib="0" loc="(450,490)" name="Pin">
      <a name="appearance" val="NewPins"/>
    </comp>
    <comp lib="0" loc="(450,510)" name="Pin">
      <a name="appearance" val="NewPins"/>
    </comp>
    <comp lib="0" loc="(450,530)" name="Pin">
      <a name="appearance" val="NewPins"/>
    </comp>
    <comp lib="0" loc="(450,550)" name="Pin">
      <a name="appearance" val="NewPins"/>
    </comp>
    <comp lib="0" loc="(450,570)" name="Pin">
      <a name="appearance" val="NewPins"/>
    </comp>
    <comp lib="0" loc="(760,250)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,270)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,290)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,310)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,330)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,350)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,370)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,390)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,410)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,430)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(760,450)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(880,470)" name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
    </comp>
    <comp lib="0" loc="(970,470)" name="Splitter">
      <a name="fanout" val="7"/>
      <a name="incoming" val="7"/>
    </comp>
    <comp lib="5" loc="(1000,330)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
    </comp>
    <comp lib="5" loc="(1090,330)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(1180,330)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(1270,330)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(1360,330)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
    </comp>
    <comp lib="5" loc="(340,270)" name="Button">
      <a name="label" val="DELETE_EXIT"/>
    </comp>
    <comp lib="5" loc="(340,290)" name="Button">
      <a name="label" val="OK"/>
    </comp>
    <comp lib="5" loc="(910,330)" name="7-Segment Display">
      <a name="decimalPoint" val="false"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="8" loc="(1030,260)" name="Text">
      <a name="text" val="20"/>
    </comp>
    <comp lib="8" loc="(1125,260)" name="Text">
      <a name="text" val="50"/>
    </comp>
    <comp lib="8" loc="(1210,260)" name="Text">
      <a name="text" val="100"/>
    </comp>
    <comp lib="8" loc="(1285,260)" name="Text">
      <a name="text" val="     200"/>
    </comp>
    <comp lib="8" loc="(1395,260)" name="Text">
      <a name="text" val="500"/>
    </comp>
    <comp lib="8" loc="(1535,260)" name="Text">
      <a name="text" val="(bancnote depuse/retrase)"/>
    </comp>
    <comp lib="8" loc="(370,555)" name="Text">
      <a name="text" val="     200"/>
    </comp>
    <comp lib="8" loc="(385,515)" name="Text">
      <a name="text" val="50"/>
    </comp>
    <comp lib="8" loc="(385,535)" name="Text">
      <a name="text" val="100"/>
    </comp>
    <comp lib="8" loc="(385,575)" name="Text">
      <a name="text" val="500"/>
    </comp>
    <comp lib="8" loc="(385,600)" name="Text">
      <a name="text" val="(depunere bancnote)"/>
    </comp>
    <comp lib="8" loc="(390,475)" name="Text">
      <a name="text" val="10"/>
    </comp>
    <comp lib="8" loc="(390,495)" name="Text">
      <a name="text" val="20"/>
    </comp>
    <comp lib="8" loc="(945,260)" name="Text">
      <a name="text" val="10"/>
    </comp>
    <comp loc="(760,250)" name="main"/>
    <wire from="(1000,300)" to="(1000,330)"/>
    <wire from="(1000,300)" to="(1070,300)"/>
    <wire from="(1000,390)" to="(1000,420)"/>
    <wire from="(1010,310)" to="(1010,330)"/>
    <wire from="(1010,310)" to="(1060,310)"/>
    <wire from="(1010,390)" to="(1010,430)"/>
    <wire from="(1020,320)" to="(1020,330)"/>
    <wire from="(1020,320)" to="(1050,320)"/>
    <wire from="(1020,390)" to="(1020,440)"/>
    <wire from="(1030,330)" to="(1040,330)"/>
    <wire from="(1040,330)" to="(1040,450)"/>
    <wire from="(1050,320)" to="(1050,460)"/>
    <wire from="(1060,310)" to="(1060,410)"/>
    <wire from="(1060,470)" to="(1060,510)"/>
    <wire from="(1070,300)" to="(1070,400)"/>
    <wire from="(1080,400)" to="(1160,400)"/>
    <wire from="(1080,410)" to="(1150,410)"/>
    <wire from="(1080,420)" to="(1090,420)"/>
    <wire from="(1080,430)" to="(1100,430)"/>
    <wire from="(1080,440)" to="(1110,440)"/>
    <wire from="(1080,450)" to="(1130,450)"/>
    <wire from="(1080,460)" to="(1140,460)"/>
    <wire from="(1090,300)" to="(1090,330)"/>
    <wire from="(1090,300)" to="(1160,300)"/>
    <wire from="(1090,390)" to="(1090,420)"/>
    <wire from="(1100,310)" to="(1100,330)"/>
    <wire from="(1100,310)" to="(1150,310)"/>
    <wire from="(1100,390)" to="(1100,430)"/>
    <wire from="(1110,320)" to="(1110,330)"/>
    <wire from="(1110,320)" to="(1140,320)"/>
    <wire from="(1110,390)" to="(1110,440)"/>
    <wire from="(1120,330)" to="(1130,330)"/>
    <wire from="(1130,330)" to="(1130,450)"/>
    <wire from="(1140,320)" to="(1140,460)"/>
    <wire from="(1150,310)" to="(1150,410)"/>
    <wire from="(1150,470)" to="(1150,530)"/>
    <wire from="(1160,300)" to="(1160,400)"/>
    <wire from="(1170,400)" to="(1250,400)"/>
    <wire from="(1170,410)" to="(1240,410)"/>
    <wire from="(1170,420)" to="(1180,420)"/>
    <wire from="(1170,430)" to="(1190,430)"/>
    <wire from="(1170,440)" to="(1200,440)"/>
    <wire from="(1170,450)" to="(1220,450)"/>
    <wire from="(1170,460)" to="(1230,460)"/>
    <wire from="(1180,300)" to="(1180,330)"/>
    <wire from="(1180,300)" to="(1250,300)"/>
    <wire from="(1180,390)" to="(1180,420)"/>
    <wire from="(1190,310)" to="(1190,330)"/>
    <wire from="(1190,310)" to="(1240,310)"/>
    <wire from="(1190,390)" to="(1190,430)"/>
    <wire from="(1200,320)" to="(1200,330)"/>
    <wire from="(1200,320)" to="(1230,320)"/>
    <wire from="(1200,390)" to="(1200,440)"/>
    <wire from="(1210,330)" to="(1220,330)"/>
    <wire from="(1220,330)" to="(1220,450)"/>
    <wire from="(1230,320)" to="(1230,460)"/>
    <wire from="(1240,310)" to="(1240,410)"/>
    <wire from="(1240,470)" to="(1240,550)"/>
    <wire from="(1250,300)" to="(1250,400)"/>
    <wire from="(1260,400)" to="(1340,400)"/>
    <wire from="(1260,410)" to="(1330,410)"/>
    <wire from="(1260,420)" to="(1270,420)"/>
    <wire from="(1260,430)" to="(1280,430)"/>
    <wire from="(1260,440)" to="(1290,440)"/>
    <wire from="(1260,450)" to="(1310,450)"/>
    <wire from="(1260,460)" to="(1320,460)"/>
    <wire from="(1270,300)" to="(1270,330)"/>
    <wire from="(1270,300)" to="(1340,300)"/>
    <wire from="(1270,390)" to="(1270,420)"/>
    <wire from="(1280,310)" to="(1280,330)"/>
    <wire from="(1280,310)" to="(1330,310)"/>
    <wire from="(1280,390)" to="(1280,430)"/>
    <wire from="(1290,320)" to="(1290,330)"/>
    <wire from="(1290,320)" to="(1320,320)"/>
    <wire from="(1290,390)" to="(1290,440)"/>
    <wire from="(1300,330)" to="(1310,330)"/>
    <wire from="(1310,330)" to="(1310,450)"/>
    <wire from="(1320,320)" to="(1320,460)"/>
    <wire from="(1330,310)" to="(1330,410)"/>
    <wire from="(1330,470)" to="(1330,570)"/>
    <wire from="(1340,300)" to="(1340,400)"/>
    <wire from="(1350,400)" to="(1430,400)"/>
    <wire from="(1350,410)" to="(1420,410)"/>
    <wire from="(1350,420)" to="(1360,420)"/>
    <wire from="(1350,430)" to="(1370,430)"/>
    <wire from="(1350,440)" to="(1380,440)"/>
    <wire from="(1350,450)" to="(1400,450)"/>
    <wire from="(1350,460)" to="(1410,460)"/>
    <wire from="(1360,300)" to="(1360,330)"/>
    <wire from="(1360,300)" to="(1430,300)"/>
    <wire from="(1360,390)" to="(1360,420)"/>
    <wire from="(1370,310)" to="(1370,330)"/>
    <wire from="(1370,310)" to="(1420,310)"/>
    <wire from="(1370,390)" to="(1370,430)"/>
    <wire from="(1380,320)" to="(1380,330)"/>
    <wire from="(1380,320)" to="(1410,320)"/>
    <wire from="(1380,390)" to="(1380,440)"/>
    <wire from="(1390,330)" to="(1400,330)"/>
    <wire from="(1400,330)" to="(1400,450)"/>
    <wire from="(1410,320)" to="(1410,460)"/>
    <wire from="(1420,310)" to="(1420,410)"/>
    <wire from="(1430,300)" to="(1430,400)"/>
    <wire from="(340,270)" to="(540,270)"/>
    <wire from="(340,290)" to="(450,290)"/>
    <wire from="(360,210)" to="(500,210)"/>
    <wire from="(360,230)" to="(490,230)"/>
    <wire from="(360,330)" to="(460,330)"/>
    <wire from="(360,350)" to="(470,350)"/>
    <wire from="(360,370)" to="(480,370)"/>
    <wire from="(360,390)" to="(540,390)"/>
    <wire from="(360,410)" to="(540,410)"/>
    <wire from="(360,430)" to="(540,430)"/>
    <wire from="(360,450)" to="(540,450)"/>
    <wire from="(450,290)" to="(450,310)"/>
    <wire from="(450,310)" to="(540,310)"/>
    <wire from="(450,470)" to="(540,470)"/>
    <wire from="(450,490)" to="(540,490)"/>
    <wire from="(450,510)" to="(540,510)"/>
    <wire from="(450,530)" to="(540,530)"/>
    <wire from="(450,550)" to="(540,550)"/>
    <wire from="(450,570)" to="(540,570)"/>
    <wire from="(460,250)" to="(460,330)"/>
    <wire from="(460,250)" to="(540,250)"/>
    <wire from="(470,290)" to="(470,350)"/>
    <wire from="(470,290)" to="(540,290)"/>
    <wire from="(480,330)" to="(480,370)"/>
    <wire from="(480,330)" to="(540,330)"/>
    <wire from="(490,230)" to="(490,370)"/>
    <wire from="(490,370)" to="(540,370)"/>
    <wire from="(500,210)" to="(500,350)"/>
    <wire from="(500,350)" to="(540,350)"/>
    <wire from="(760,470)" to="(880,470)"/>
    <wire from="(760,490)" to="(970,490)"/>
    <wire from="(760,510)" to="(1060,510)"/>
    <wire from="(760,530)" to="(1150,530)"/>
    <wire from="(760,550)" to="(1240,550)"/>
    <wire from="(760,570)" to="(1330,570)"/>
    <wire from="(900,400)" to="(980,400)"/>
    <wire from="(900,410)" to="(970,410)"/>
    <wire from="(900,420)" to="(910,420)"/>
    <wire from="(900,430)" to="(920,430)"/>
    <wire from="(900,440)" to="(930,440)"/>
    <wire from="(900,450)" to="(950,450)"/>
    <wire from="(900,460)" to="(960,460)"/>
    <wire from="(910,300)" to="(910,330)"/>
    <wire from="(910,300)" to="(980,300)"/>
    <wire from="(910,390)" to="(910,420)"/>
    <wire from="(920,310)" to="(920,330)"/>
    <wire from="(920,310)" to="(970,310)"/>
    <wire from="(920,390)" to="(920,430)"/>
    <wire from="(930,320)" to="(930,330)"/>
    <wire from="(930,320)" to="(960,320)"/>
    <wire from="(930,390)" to="(930,440)"/>
    <wire from="(940,330)" to="(950,330)"/>
    <wire from="(950,330)" to="(950,450)"/>
    <wire from="(960,320)" to="(960,460)"/>
    <wire from="(970,310)" to="(970,410)"/>
    <wire from="(970,470)" to="(970,490)"/>
    <wire from="(980,300)" to="(980,400)"/>
    <wire from="(990,400)" to="(1070,400)"/>
    <wire from="(990,410)" to="(1060,410)"/>
    <wire from="(990,420)" to="(1000,420)"/>
    <wire from="(990,430)" to="(1010,430)"/>
    <wire from="(990,440)" to="(1020,440)"/>
    <wire from="(990,450)" to="(1040,450)"/>
    <wire from="(990,460)" to="(1050,460)"/>
  </circuit>
  <vhdl name="numarator_0_9">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_UNSIGNED.all;
ENTITY numarator_0_9 IS
  PORT (
ENABLE, RESET, CLK : IN STD_LOGIC;
  COUNT: OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END numarator_0_9;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

architecture behavioral of numarator_0_9 is
    
begin
process (clk, reset)
variable nr: std_logic_vector(3 downto 0) := (others =&gt; '0');
    begin
        if reset = '1' then
            nr := (others =&gt; '0');
        elsif rising_edge(clk) then
            if enable = '1' then
                if nr = "1001" then
                    nr := (others =&gt; '0');
                else
                    nr := nr + 1;
                end if;
            end if;
        end if; 
    count &lt;= nr;
    end process;
   
end architecture;
</vhdl>
  <vhdl name="sumator_scazator_16b">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
--use ieee.numeric_std.all;

entity sumator_scazator_16b is
  port (
    a, b: in std_logic_vector(15 downto 0);
    op: in std_logic;
    enable: in std_logic;
    c: out std_logic_vector(15 downto 0)
  );
end entity sumator_scazator_16b;

architecture behavioral of sumator_scazator_16b is

begin 

  process (a, b, op, enable)
 	variable auxa: std_logic_vector(15 downto 0);
	variable auxb: std_logic_vector(15 downto 0);
	variable auxc: std_logic_vector(15 downto 0) := (others =&gt; '0');
  begin
  	auxa := a;
	auxb := b;
	
    if (enable = '1') then
      if (op = '1') then
        auxc := auxa + auxb;
      else
        auxc := auxa - auxb;
      end if;
    else
      auxc := (others =&gt; '0');
    end if;
    c &lt;= auxc;
  end process;
end architecture behavioral;


-- op = '1' =&gt; adunare
-- op = '0' =&gt; scadere

--trebuie tinut cont ca are nevoie de enable dupa ce primeste a si b ca sa dea rezultetul corect pe c. Daca e enable prima data si apoi intrarile atunci nu va avea iesirea buna.

</vhdl>
  <vhdl name="codificator_4in2out">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY codificator_4in2out IS
  PORT (
  		I3, I2, I1, I0: in std_logic;
  		iesire: out std_logic_vector (1 downto 0)
    );
END codificator_4in2out;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF codificator_4in2out IS
BEGIN

	process (I3, I2, I1, I0)
	begin

		if I0 = '1' then iesire &lt;= "00";
		elsif I1 = '1' then iesire &lt;= "01";
		elsif I2 = '1' then iesire &lt;= "10";
		else iesire &lt;= "11";
		end if;
	end process;

END TypeArchitecture;


--daca nu se activeaza nicio iesire atunci rezultatul va fi "11"</vhdl>
  <vhdl name="demux_2out2bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY demux_2out2bit IS
  PORT (
 		I: in std_logic_vector (1 downto 0);
  		S: in std_logic;
  		Y0, Y1: out std_logic_vector (1 downto 0)
    );
END demux_2out2bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF demux_2out2bit IS

BEGIN
process (S, I)
	begin
	if S = '0'THEN 
		Y0 &lt;= I;
		Y1 &lt;= "00";
	else 
		Y0 &lt;= "00";
		Y1 &lt;= I;
	end if;
end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="mux_2in2bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_2in2bit IS
  PORT (
  		I0, I1: in std_logic_vector (1 downto 0);
  		S: in std_logic;
  		Y: out std_logic_vector (1 downto 0)
    );
END mux_2in2bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF mux_2in2bit IS

BEGIN
process (S, I0, I1)	--se va schimba iesirea la modificarea intrarilor
	begin
	if S = '0'THEN Y &lt;= I0;
	else Y &lt;= I1;
	end if;
end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="mux_4in16bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_4in16bit IS
  PORT (
  		I0, I1, I2, I3: in std_logic_vector (15 downto 0);
  		S: in std_logic_vector (1 downto 0);
  		Y: out std_logic_vector (15 downto 0)
    );
END mux_4in16bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF mux_4in16bit IS

BEGIN
process (S, I0, I1, I2, I3)	--se va schimba iesirea la modificarea intrarilor
	begin
	if S = "00" THEN Y &lt;= I0;
	elsif S = "01"THEN Y &lt;= I1;
	elsif S = "10"THEN Y &lt;= I2;
	else Y &lt;= I3;
	end if;
end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="registru_16_incarcare0">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_16_incarcare0 IS
  PORT (
  		clk: in std_logic;
  		we: in std_logic;
  		incarcare: in std_logic_vector (15 downto 0);	
 		iesire: out std_logic_vector ( 15 downto 0)
    );
END registru_16_incarcare0;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_16_incarcare0 IS

BEGIN
	process (clk)
	variable reg: std_logic_vector(15 downto 0):=x"04E2"; --1250
	begin
		if clk'event and clk = '1' then 
			if we = '1' then
				reg := incarcare;
			else reg:=reg;
			end if;
		end if;
		iesire&lt;= reg;
	end process;

END TypeArchitecture;


--nu merge initializat incarcare in entitate
</vhdl>
  <vhdl name="registru_PIN_0">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_PIN_0 IS
  PORT (
  		clk: in std_logic;
 		I0, I1, I2, I3: out std_logic_vector (3 downto 0) --4 iesiri fiecare de cate 4 biti
    );
END registru_PIN_0;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_PIN_0 IS

	signal valoare_stocata: std_logic_vector (15 downto 0) := "0010010001101000";	--pinul din primul registru va fi 2468

BEGIN
	process (clk)
	begin
		if clk'event and clk = '1' then 
			I0 &lt;= valoare_stocata (3 downto 0);
			I1 &lt;= valoare_stocata (7 downto 4);
			I2 &lt;= valoare_stocata (11 downto 8);
			I3 &lt;= valoare_stocata (15 downto 12);
		end if;
	end process;


END TypeArchitecture;

--mi se pare ca clockul aici e degeaba</vhdl>
  <vhdl name="UC">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY UC IS
  PORT (
  		----intrari:
  		--butane/switchuri
  		CLOCK, RESET: in std_logic;
  		OK: in std_logic;
  		SW1, SW0: in std_logic;
		
  		--semnale interne
  		PIN_OK: in std_logic;
  		ENOUGH_ACC: in std_logic;
  		ENOUGH_BANK: in std_logic;
  		ERR_DISTR: in std_logic;
  		DONE_DISTR: in std_logic;


  		----iesiri:
  		--semnale interne
  		WE2: out std_logic;
  		SEL_PIN: out std_logic;
  		SEL_SSD: out std_logic_vector(1 downto 0);		--nu cred ca e nevoie de initializare
  		SEL_VAL16: out std_logic_vector(1 downto 0);		--nu cred ca e nevoie de initializare
  		EN_DISTR:out std_logic;
  		OP_AD_SC: out std_logic;						--nu cred ca e nevoie de initializare
  		EN_AD_SC: out std_logic;
  		WE16: out std_logic;
  		SEL_W_IN: out std_logic;						--nu cred ca e nevoie de initializare
  		WE_BANK:out std_logic;
  		CLR_NR: out std_logic;
  		EN_NR2: out std_logic;
  		

		--leduri
		ERROR:out std_logic;
		insertPIN: out std_logic;
		selectOP: out std_logic;
		OP_FIN: out std_logic;
		insertSUM: out std_logic;
		insertBILLS: out std_logic;
		interogare: out std_logic;
		retragere: out std_logic;
		depunere: out std_logic;
		transfer: out std_logic;
		calculating: out std_logic
    );
END UC;

--------------------------------------------------------------------------------
--Complete your VHDL description below

--------------------------------------------------------------------------------

ARCHITECTURE arhitectura_1 OF UC IS
	type STARE_T is (ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7, ST8, ST9, ST10, ST11, ST12, ST13, ST14, ST15, ST16, ST17, ST18, ST19, ST20, ST21, ST22, ST23, ST24);
	signal STARE, NXSTARE: STARE_T;
BEGIN
	ACTUALIZEAZA_STARE: process (RESET, CLOCK) 
	begin
		 if (RESET = '1') then
		 STARE &lt;= ST0; 
		 elsif CLOCK'event and CLOCK = '1' then
		 STARE &lt;= NXSTARE; 
		 end if; 
	end process ACTUALIZEAZA_STARE;

	TRANSITIONS: process (STARE,ok, SW1, SW0, PIN_OK, ENOUGH_ACC,ENOUGH_BANK, ERR_DISTR, DONE_DISTR) 
	begin
		 -- SEMNALE INTERNE
		WE2 &lt;= '0';
		SEL_PIN &lt;= '0';
		EN_DISTR &lt;= '0';
		EN_AD_SC &lt;= '0';
		WE16 &lt;= '0';
		WE_BANK &lt;= '0';
		CLR_NR &lt;= '0';
		EN_NR2 &lt;= '0';
		
		

		--LEDURI
		ERROR &lt;= '0';
		insertPIN &lt;= '0';
		selectOP &lt;='0';
		OP_FIN &lt;= '0';
		insertSUM &lt;= '0';
		insertBILLS &lt;= '0';
		interogare &lt;= '0';
		retragere &lt;= '0';
		depunere &lt;= '0';
		transfer &lt;= '0';
		calculating &lt;= '0';
		
		case STARE is
		 	when ST0 =&gt;
		 		insertPIN &lt;= '1';
		 		SEL_SSD&lt;="00";
		 		if OK = '1' then NXSTARE &lt;= ST1;
		 		else NXSTARE &lt;= ST0;
		 		end if;
				
			 when ST1 =&gt; 
			 	if PIN_OK = '1' then 
			 		SEL_PIN &lt;= '0';
			 		WE2 &lt;= '1';		--scriu in registrul in care tin nuamrul registrului in care e pinul de care ne folosim
			 		NXSTARE &lt;= ST2;
			 	else 
			 		ERROR &lt;= '1';
			 		NXSTARE &lt;= ST0;
			 	end if;
			 	
		 	when ST2 =&gt;
		 		selectOP &lt;= '1';
		 		if OK = '1' then 
		 			if SW1 = '0' and SW0 = '0' then 
		 				NXSTARE &lt;= ST3;
		 			elsif SW1 = '0' and SW0 = '1' then 
		 				NXSTARE &lt;= ST4;
		 			elsif SW1 = '1' and SW0 = '0' then 
		 				NXSTARE &lt;= ST11;
		 			elsif SW1 = '1' and SW0 = '1' then 
		 				NXSTARE &lt;= ST16;
		 			end if;

		 		else NXSTARE &lt;= ST2;
		 		end if;

----------incepe INTEROGARE
		 	when ST3 =&gt;				
		 		interogare &lt;= '1';
		 		CLR_NR &lt;= '1';
		 		SEL_PIN &lt;= '0';
		 		SEL_SSD&lt;="01";
		 		OP_FIN &lt;= '1';
		 		if OK = '1' then 
		 			SEL_SSD &lt;= "11";
		 			NXSTARE &lt;= ST2;
		 		else NXSTARE &lt;= ST3;
		 		end if;
-----------se termina INTEROGARE

----------incepe RETRAGERE
		 	when ST4 =&gt; 
		 		retragere &lt;= '1';
		 		CLR_NR &lt;= '1';
		 		insertSUM&lt;= '1';
		 		SEL_SSD &lt;= "00";
		 		NXSTARE &lt;= ST5;

		 	when ST5 =&gt; 
		 		retragere &lt;= '1';
		 		insertSUM&lt;= '1';
		 		SEL_SSD &lt;= "00";
		 		if ok = '1' then 
		 			NXSTARE &lt;= ST6;
		 		else
		 			NXSTARE &lt;= ST5;
		 		end if;

		 	when ST6 =&gt;
		 		retragere &lt;= '1';
		 		SEL_PIN &lt;='0';
		 		SEL_VAL16 &lt;="00";
		 		if ENOUGH_ACC = '1' and ENOUGH_BANK = '1' then
		 			EN_DISTR &lt;= '1';
		 			NXSTARE &lt;= ST7;
		 		else 
		 			ERROR &lt;= '1';
		 			NXSTARE &lt;= ST4;
		 		end if;	

		 	when ST7 =&gt;
		 		retragere &lt;= '1';
		 		if ERR_DISTR = '1' then 
		 			ERROR &lt;= '1';
		 			NXSTARE &lt;= ST4;
		 		else 
		 			if DONE_DISTR = '1' then 
		 				NXSTARE &lt;= ST8;
		 			else 
		 				calculating &lt;= '1';
		 				NXSTARE &lt;= ST7;
		 			end if;
		 		end if;

		 	when ST8 =&gt; 
		 		retragere &lt;= '1';
		 		SEL_PIN &lt;= '0';
		 		SEL_VAL16 &lt;= "00";
		 		OP_AD_SC &lt;= '0';
		 		EN_AD_SC &lt;= '1';
		 		WE16 &lt;= '1';
		 		NXSTARE &lt;= ST9;

		 	when ST9 =&gt;
		 		retragere &lt;= '1';
		 		SEL_W_IN &lt;= '0';
		 		WE_BANK &lt;= '1';
		 		NXSTARE &lt;= ST10;

		 	when ST10 =&gt;
		 		retragere &lt;= '1';
		 		CLR_NR &lt;= '1';
		 		SEL_SSD &lt;= "10";
		 		OP_FIN &lt;= '1';
		 		if ok = '1' then 
		 			SEL_SSD &lt;= "11";
		 			NXSTARE &lt;= ST2;
		 		else 
		 			NXSTARE &lt;= ST10;
		 		end if;
-----------se termina RETRAGERE

----------incepe DEPUNERE
			when ST11 =&gt; 
				depunere &lt;= '1';
				CLR_NR &lt;= '1';
				SEL_SSD &lt;= "00";
				insertBILLS &lt;= '1';
				EN_NR2 &lt;= '1';
				NXSTARE &lt;= ST12;

			when ST12 =&gt; 
				depunere &lt;= '1';
		 		SEL_SSD &lt;= "00";
		 		insertBILLS &lt;= '1';
				EN_NR2 &lt;= '1';
				if ok = '1' then 
					SEL_SSD &lt;= "11";
					NXSTARE &lt;= ST13;
				else 
					NXSTARE &lt;= ST12;
				end if;

			when ST13 =&gt;
				depunere &lt;= '1';
				SEL_PIN &lt;= '0';
				SEL_VAL16 &lt;= "01";
				OP_AD_SC &lt;= '1';
				EN_AD_SC &lt;= '1';
				WE16 &lt;= '1';
				NXSTARE &lt;= ST14;

			when ST14 =&gt; 
				depunere &lt;= '1';
				SEL_W_IN &lt;= '1';
				WE_BANK &lt;= '1';
				NXSTARE &lt;= ST15;

			when ST15 =&gt; 
				depunere &lt;= '1';
				OP_FIN &lt;= '1';
				if ok = '1' then 
					NXSTARE &lt;= ST2;
				else 
					NXSTARE &lt;= ST15;
				end if;
-----------se termina DEPUNERE

----------incepe TRANSFER
			when ST16 =&gt; 
				transfer &lt;= '1';
				insertPIN &lt;= '1';
				CLR_NR &lt;= '1';
				SEL_SSD &lt;= "00";
				NXSTARE &lt;= ST17;

			when ST17 =&gt;
				transfer &lt;= '1';
				insertPIN &lt;= '1';
				SEL_SSD &lt;= "00";
				if ok = '1' then 
					NXSTARE &lt;= ST18;
				else 
					NXSTARE &lt;= ST17;
				end if;

			when ST18 =&gt; 
				transfer &lt;= '1';
				if PIN_OK = '1' then
					SEL_PIN &lt;= '1';
					WE2 &lt;= '1';
					NXSTARE &lt;= ST19;
				else 
					ERROR &lt;= '1';
					NXSTARE &lt;= ST16;
				end if;

			when ST19 =&gt;
				transfer &lt;= '1';
				CLR_NR &lt;= '1';
				SEL_SSD &lt;= "00";
				insertSUM &lt;= '1';
				NXSTARE &lt;= ST20;

			when ST20 =&gt; 
				transfer &lt;= '1';
				SEL_SSD &lt;= "00";
				insertSUM &lt;= '1';
				if ok = '1' then 
					NXSTARE &lt;= ST21;
				else 
					NXSTARE &lt;= ST20;
				end if;

			when ST21 =&gt; 
				transfer &lt;= '1';
				SEL_PIN &lt;= '0';
				SEL_VAL16 &lt;= "10";
				if ENOUGH_ACC = '1' then 
					NXSTARE &lt;= ST22;
				else 
					ERROR &lt;= '1';
					NXSTARE &lt;= ST20;
				end if;
				
			when ST22 =&gt; 
				transfer &lt;= '1';
				SEL_PIN &lt;= '0';
				SEL_VAL16 &lt;= "10";
				OP_AD_SC &lt;= '0';
				EN_AD_SC &lt;= '1';
				WE16 &lt;= '1';
				NXSTARE &lt;= ST23;

			when ST23 =&gt; 
				transfer &lt;= '1';
				SEL_PIN &lt;= '1';
				SEL_VAL16 &lt;= "10";
				OP_AD_SC &lt;= '1';
				EN_AD_SC &lt;= '1';
				WE16 &lt;= '1';
				NXSTARE &lt;= ST24;

			when ST24 =&gt;
				transfer &lt;= '1';
				OP_FIN &lt;= '1';
				if ok = '1' then 
					SEL_SSD &lt;= "11";
					NXSTARE &lt;= ST2;
				else 
					NXSTARE &lt;= ST24;
				end if;
-----------se termina TRANSFER
		 		
		end case; 
	end process TRANSITIONS; 


END arhitectura_1;
</vhdl>
  <vhdl name="registru_PIN_1">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_PIN_1 IS
  PORT (
  		clk: in std_logic;
 		I0, I1, I2, I3: out std_logic_vector (3 downto 0) --4 iesiri fiecare de cate 4 biti
    );
END registru_PIN_1;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_PIN_1 IS

	signal valoare_stocata: std_logic_vector (15 downto 0) := "0111011001010100";	--pinul din al doilea registru va fi 7654

BEGIN
	process (clk)
	begin
		if clk'event and clk = '1' then 
			I0 &lt;= valoare_stocata (3 downto 0);
			I1 &lt;= valoare_stocata (7 downto 4);
			I2 &lt;= valoare_stocata (11 downto 8);
			I3 &lt;= valoare_stocata (15 downto 12);
		end if;
	end process;


END TypeArchitecture;

--mi se pare ca clockul aici e degeaba</vhdl>
  <vhdl name="registru_PIN_2">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_PIN_2 IS
  PORT (
  		clk: in std_logic;
 		I0, I1, I2, I3: out std_logic_vector (3 downto 0) --4 iesiri fiecare de cate 4 biti
    );
END registru_PIN_2;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_PIN_2 IS

	signal valoare_stocata: std_logic_vector (15 downto 0) := "0011001100110011";	--pinul din al treilea registru va fi 3333

BEGIN
	process (clk)
	begin
		if clk'event and clk = '1' then 
			I0 &lt;= valoare_stocata (3 downto 0);
			I1 &lt;= valoare_stocata (7 downto 4);
			I2 &lt;= valoare_stocata (11 downto 8);
			I3 &lt;= valoare_stocata (15 downto 12);
		end if;
	end process;


END TypeArchitecture;

--mi se pare ca clockul aici e degeaba</vhdl>
  <vhdl name="registru_PIN_3">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_PIN_3 IS
  PORT (
  		clk: in std_logic;
 		I0, I1, I2, I3: out std_logic_vector (3 downto 0) --4 iesiri fiecare de cate 4 biti
    );
END registru_PIN_3;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_PIN_3 IS

	signal valoare_stocata: std_logic_vector (15 downto 0) := "0000000100100011";	--pinul din al patrulea registru va fi 0123

BEGIN
	process (clk)
	begin
		if clk'event and clk = '1' then 
			I0 &lt;= valoare_stocata (3 downto 0);
			I1 &lt;= valoare_stocata (7 downto 4);
			I2 &lt;= valoare_stocata (11 downto 8);
			I3 &lt;= valoare_stocata (15 downto 12);
		end if;
	end process;


END TypeArchitecture;

--mi se pare ca clockul aici e degeaba</vhdl>
  <vhdl name="comparator_egalitate_v2">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY comparator_egalitate_v2 IS
  PORT (
		--enb: in std_logic;
  		A0, A1, A2, A3: in std_logic_vector(3 downto 0);
  		B0, B1, B2, B3: in std_logic_vector(3 downto 0);
  		i: out std_logic)
;
END comparator_egalitate_v2;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF comparator_egalitate_v2 IS

BEGIN
	process(A0, A1, A2, A3, B0, B1, B2, B3)
		begin
			i&lt;= '0';
			if A0 = B0 AND A1 = B1 AND A2 = B2 AND A3 = B3 then i&lt;='1';
			end if;
	end process;
END TypeArchitecture;
</vhdl>
  <vhdl name="registru_2_incarcare">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_2_incarcare IS
  PORT (
  		clk: in std_logic;
  		we: in std_logic;
  		incarcare: in std_logic_vector (1 downto 0);	
 		iesire: out std_logic_vector (1 downto 0)
    );
END registru_2_incarcare;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_2_incarcare IS

BEGIN
	process (clk)
	variable reg: std_logic_vector(1 downto 0):="00";
	begin
		if clk'event and clk = '1' then 
			if we = '1' then
				reg := incarcare;
			else reg:=reg;
			end if;
		end if;
		iesire&lt;= reg;
	end process;

END TypeArchitecture;

</vhdl>
  <vhdl name="demux_2out1bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY demux_2out1bit IS
  PORT (
 		I: in std_logic;
  		S: in std_logic;
  		Y0, Y1: out std_logic
    );
END demux_2out1bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF demux_2out1bit IS

BEGIN
process (S, I)
	begin
	if S = '0'THEN 
		Y0 &lt;= I;
		Y1 &lt;= '0';
	else 
		Y0 &lt;= '0';
		Y1 &lt;= I;
	end if;
end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="divizor_frecventa">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;


ENTITY divizor_frecventa IS
  PORT (
clk_100mhz: in std_logic;
  	reset: in std_logic;
  	clk_1hz: out std_logic
  		);
 
END divizor_frecventa;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF divizor_frecventa IS

BEGIN
	PROCESS(CLK_100mhz)
	variable nr:std_logic_vector(25 downto 0) := (others =&gt; '0');
	begin 
		if reset = '1' then
			nr:= (others =&gt; '0');
		else
			if clk_100mhz'event and clk_100mhz = '1' then 
				nr := nr +1;
			end if;
		end if;
		clk_1hz &lt;= nr(25);

	end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="bcd_to_7seg">library ieee;
use ieee.std_logic_1164.all;

entity bcd_to_7seg is
  port (
    BCD : in std_logic_vector(3 downto 0);
    seg : out std_logic_vector(6 downto 0)
  );
end entity bcd_to_7seg;

architecture behavioral of bcd_to_7seg is

begin

    seg &lt;= "1111110" when BCD = x"0" else
    		 "0110000" when BCD = x"1" else
    		 "1101101" when BCD = x"2" else
    		 "1111001" when BCD = x"3" else
    		 "0110011" when BCD = x"4" else
    		 "1011011" when BCD = x"5" else
    		 "1011111" when BCD = x"6" else
    		 "1110000" when BCD = x"7" else
    		 "1111111" when BCD = x"8" else
    		 "1111011" when BCD = x"9" else
    		 "0000000";
    		 
end architecture behavioral;
</vhdl>
  <vhdl name="distribuitor_bani">LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY distribuitor_bani IS
    PORT (
        clk, enb : IN STD_LOGIC;
        suma : IN STD_LOGIC_VECTOR(15 DOWNTO 0);

        cashreg10, cashreg20, cashreg50, cashreg100, cashreg200, cashreg500 : IN STD_LOGIC_VECTOR(3 DOWNTO 0); 
        bani10, bani20, bani50, bani100, bani200, bani500: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
        rest10, rest20, rest50, rest100, rest200, rest500 : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
        
	   eroare : OUT STD_LOGIC;
        done : OUT STD_LOGIC
    );
END ENTITY distribuitor_bani;

ARCHITECTURE Behavioral OF distribuitor_bani IS
    TYPE stare_type IS (idle, procesare_10, procesare_20, procesare_50, procesare_100, procesare_200, procesare_500);
    SIGNAL stare : stare_type := idle;
BEGIN
    PROCESS (clk)
        VARIABLE sum_integer : INTEGER;
        VARIABLE b10, b20, b50, b100, b200, b500 : INTEGER; -- numarul de bancnote disponibile
    BEGIN
        IF rising_edge(clk) THEN
            CASE stare IS
                WHEN idle =&gt;
                    IF enb = '1' THEN
                        sum_integer := to_integer(unsigned(suma));
                        b10 := to_integer(unsigned(cashreg10));
                        b20 := to_integer(unsigned(cashreg20));
                        b50 := to_integer(unsigned(cashreg50));
                        b100 := to_integer(unsigned(cashreg100));
                        b200 := to_integer(unsigned(cashreg200));
                        b500 := to_integer(unsigned(cashreg500));

                        done &lt;= '0';
                        eroare &lt;= '0';
                        stare &lt;= procesare_500;

					if sum_integer &gt; 1000 then 
						eroare &lt;= '1';
                        		stare &lt;= idle;
                        	end if;
                        
                    END IF;

                WHEN procesare_500 =&gt;
                    IF sum_integer &gt;= 500 AND b500 &gt; 0 THEN
                        b500 := b500 - 1;
                        sum_integer := sum_integer - 500;
                    ELSE
                        stare &lt;= procesare_200;
                    END IF;

                WHEN procesare_200 =&gt;
                    IF sum_integer &gt;= 200 AND b200 &gt; 0 THEN
                        b200 := b200 - 1;
                        sum_integer := sum_integer - 200;
                    ELSE
                        stare &lt;= procesare_100;
                    END IF;

                WHEN procesare_100 =&gt;
                    IF sum_integer &gt;= 100 AND b100 &gt; 0 THEN
                        b100 := b100 - 1;
                        sum_integer := sum_integer - 100;
                    ELSE
                        stare &lt;= procesare_50;
                    END IF;

                WHEN procesare_50 =&gt;
                    IF sum_integer &gt;= 50 AND b50 &gt; 0 THEN
                        b50 := b50 - 1;
                        sum_integer := sum_integer - 50;
                    ELSE
                        stare &lt;= procesare_20;
                    END IF;
                    
                WHEN procesare_20 =&gt;
                    IF sum_integer &gt;= 20 AND b20 &gt; 0 THEN
                        b20 := b20 - 1;
                        sum_integer := sum_integer - 20;
                    ELSE
                        stare &lt;= procesare_10;
                    END IF;

                WHEN procesare_10 =&gt;
                    IF sum_integer &gt;= 10 AND b10 &gt; 0 THEN
                        b10 := b10 - 1;
                        sum_integer := sum_integer - 10;
                    ELSE
                        IF sum_integer &gt; 0 THEN
                            eroare &lt;= '1';
                        ELSE
                            rest500 &lt;= STD_LOGIC_VECTOR(to_unsigned(b500, 4));
                            rest200 &lt;= STD_LOGIC_VECTOR(to_unsigned(b200, 4));
                            rest100 &lt;= STD_LOGIC_VECTOR(to_unsigned(b100, 4));
                            rest50 &lt;= STD_LOGIC_VECTOR(to_unsigned(b50, 4));
                            rest20 &lt;= STD_LOGIC_VECTOR(to_unsigned(b20, 4));
                            rest10 &lt;= STD_LOGIC_VECTOR(to_unsigned(b10, 4));

                            bani500 &lt;= STD_LOGIC_VECTOR(to_unsigned(to_integer(unsigned(cashreg500)) - b500, 4));
                            bani200 &lt;= STD_LOGIC_VECTOR(to_unsigned(to_integer(unsigned(cashreg200)) - b200, 4));
                            bani100 &lt;= STD_LOGIC_VECTOR(to_unsigned(to_integer(unsigned(cashreg100)) - b100, 4));
                            bani50 &lt;= STD_LOGIC_VECTOR(to_unsigned(to_integer(unsigned(cashreg50)) - b50, 4));
                            bani20 &lt;= STD_LOGIC_VECTOR(to_unsigned(to_integer(unsigned(cashreg20)) - b20, 4));
                            bani10 &lt;= STD_LOGIC_VECTOR(to_unsigned(to_integer(unsigned(cashreg10)) - b10, 4));

                            done &lt;= '1';
                            eroare &lt;= '0';
                        END IF;
                        stare &lt;= idle;
                    END IF;

            END CASE;
        END IF;
    END PROCESS;
END ARCHITECTURE Behavioral;</vhdl>
  <vhdl name="cash_register">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY cash_register IS&#13;
  PORT (&#13;clk: in std_logic;
  we: in std_logic;
  rest10, rest20, rest50, rest100, rest200, rest500: in std_logic_vector(3 downto 0);
  cashreg10, cashreg20, cashreg50, cashreg100, cashreg200, cashreg500: out std_logic_vector(3 downto 0)
  );&#13;
END cash_register;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF cash_register IS&#13;
&#13;
BEGIN&#13;
&#13;	process(clk)
	variable b10: std_logic_vector(3 downto 0):="1111";
	variable b20: std_logic_vector(3 downto 0):="1111";
	variable b50: std_logic_vector(3 downto 0):="1111";
	variable b100: std_logic_vector(3 downto 0):="1111";
	variable b200: std_logic_vector(3 downto 0):="1111";
	variable b500: std_logic_vector(3 downto 0):="1111";
	begin
		if rising_edge(clk) then
			if we = '0' then
				b10 := b10;
				b20 := b20;
				b50 := b50;
				b100 := b100;
				b200 := b200;
				b500 := b500;
			else b10 := rest10;
				b20 := rest20;
				b50 := rest50;
				b100 := rest100;
				b200 := rest200;
				b500 := rest500;
			end if;
		end if;
	cashreg10 &lt;= b10;
	cashreg20 &lt;= b20;
	cashreg50 &lt;= b50;
	cashreg100 &lt;= b100;
	cashreg200 &lt;= b200;
	cashreg500 &lt;= b500;
	end process;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="binary_to_bcd">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;USE ieee.numeric_std.ALL;

ENTITY binary_to_bcd IS&#13;
  PORT (bin: in std_logic_vector(15 downto 0);
  bcd0: out std_logic_vector(3 downto 0);
  bcd1: out std_logic_vector(3 downto 0);
  bcd2: out std_logic_vector(3 downto 0);
  bcd3: out std_logic_vector(3 downto 0);
  bcd4: out std_logic_vector(3 downto 0)
  &#13;);&#13;
END binary_to_bcd;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF binary_to_bcd IS&#13;
&#13;
BEGIN&#13;
&#13;	process(bin)
	variable tmp, rest: integer;
	begin
	tmp:=to_integer(unsigned(bin));
	rest:=tmp mod 10;
	bcd0&lt;=std_logic_vector(to_unsigned(rest, 4));
	
	tmp:=tmp / 10;
	rest:=tmp mod 10;
	bcd1&lt;=std_logic_vector(to_unsigned(rest, 4));
	
	tmp:=tmp / 10;
	rest:=tmp mod 10;
	bcd2&lt;=std_logic_vector(to_unsigned(rest, 4));
	
	tmp:=tmp / 10;
	rest:=tmp mod 10;
	bcd3&lt;=std_logic_vector(to_unsigned(rest, 4));

	tmp:=tmp / 10;
	rest:=tmp mod 10;
	bcd4&lt;=std_logic_vector(to_unsigned(rest, 4));
&#13;	end process;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="registru_16_incarcare1">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_16_incarcare1 IS
  PORT (
  		clk: in std_logic;
  		we: in std_logic;
  		incarcare: in std_logic_vector (15 downto 0);	
 		iesire: out std_logic_vector ( 15 downto 0)
    );
END registru_16_incarcare1;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_16_incarcare1 IS

BEGIN
	process (clk)
	variable reg: std_logic_vector(15 downto 0):=x"1194"; --4500
	begin
		if clk'event and clk = '1' then 
			if we = '1' then
				reg := incarcare;
			else reg:=reg;
			end if;
		end if;
		iesire&lt;= reg;
	end process;

END TypeArchitecture;


--nu merge initializat incarcare in entitate
</vhdl>
  <vhdl name="registru_16_incarcare2">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_16_incarcare2 IS
  PORT (
  		clk: in std_logic;
  		we: in std_logic;
  		incarcare: in std_logic_vector (15 downto 0);	
 		iesire: out std_logic_vector ( 15 downto 0)
    );
END registru_16_incarcare2;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_16_incarcare2 IS

BEGIN
	process (clk)
	variable reg: std_logic_vector(15 downto 0):=x"02C6"; --710
	begin
		if clk'event and clk = '1' then 
			if we = '1' then
				reg := incarcare;
			else reg:=reg;
			end if;
		end if;
		iesire&lt;= reg;
	end process;

END TypeArchitecture;


--nu merge initializat incarcare in entitate
</vhdl>
  <vhdl name="registru_16_incarcare3">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY registru_16_incarcare3 IS
  PORT (
  		clk: in std_logic;
  		we: in std_logic;
  		incarcare: in std_logic_vector (15 downto 0);	
 		iesire: out std_logic_vector ( 15 downto 0)
    );
END registru_16_incarcare3;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF registru_16_incarcare3 IS

BEGIN
	process (clk)
	variable reg: std_logic_vector(15 downto 0):=x"0CA8"; --3240
	begin
		if clk'event and clk = '1' then 
			if we = '1' then
				reg := incarcare;
			else reg:=reg;
			end if;
		end if;
		iesire&lt;= reg;
	end process;

END TypeArchitecture;


--nu merge initializat incarcare in entitate
</vhdl>
  <vhdl name="mux_ssd">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY mux_ssd IS&#13;
  PORT (&#13;i0, i1, i2: in std_logic_vector(3 downto 0);
  sel: in std_logic_vector(1 downto 0);
  y: out std_logic_vector(3 downto 0));&#13;
END mux_ssd;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF mux_ssd IS&#13;
&#13;
BEGIN&#13;
&#13;	process(i0 ,i1 ,i2 , sel)
	begin
	case sel is
		when "00" =&gt; y &lt;= i0;
		when "01" =&gt; y &lt;= i1;
		when "10" =&gt; y &lt;= i2;
		when others =&gt; y &lt;="0000";
	end case;
	end process;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="comparator_sold_suma">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY comparator_sold_suma IS
  PORT (
  data1: in std_logic_vector(15 downto 0);
  data2: in std_logic_vector(15 downto 0);
  i: out std_logic)
;
END comparator_sold_suma;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF comparator_sold_suma IS

BEGIN
	process(data1, data2)
		begin
			if data1 &lt;= data2 then
				i &lt;= '0';
			else i &lt;= '1';
			end if;
	end process;
END TypeArchitecture;
</vhdl>
  <vhdl name="optiuni_retragere_suma">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY optiuni_retragere_suma IS&#13;
  PORT (&#13;ret500, ret200, ret100, ret50, ret20, ret10, rets: in std_logic;
  alta_suma: in std_logic_vector(15 downto 0);
  suma: out std_logic_vector(15 downto 0));&#13;
END optiuni_retragere_suma;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF optiuni_retragere_suma IS&#13;
&#13;
BEGIN&#13;
process(ret500, ret200, ret100, ret50, ret20, ret10, rets, alta_suma)
begin
&#13;if ret500 = '1' and ret200 = '0' and ret100 = '0' and ret50 = '0' and ret20 = '0' and ret10 = '0' and rets = '0' then 
suma&lt;=x"01f4";
elsif ret500 = '0' and ret200 = '1' and ret100 = '0' and ret50 = '0' and ret20 = '0' and ret10 = '0' and rets = '0' then 
&#13;suma&lt;=x"00c8";
elsif ret500 = '0' and ret200 = '0' and ret100 = '1' and ret50 = '0' and ret20 = '0' and ret10 = '0' and rets = '0' then 
suma&lt;=x"0064";
elsif ret500 = '0' and ret200 = '0' and ret100 = '0' and ret50 = '1' and ret20 = '0' and ret10 = '0' and rets = '0' then 
suma&lt;=x"0032";
elsif ret500 = '0' and ret200 = '0' and ret100 = '0' and ret50 = '0' and ret20 = '1' and ret10 = '0' and rets = '0' then 
suma&lt;=x"0014";
elsif ret500 = '0' and ret200 = '0' and ret100 = '0' and ret50 = '0' and ret20 = '0' and ret10 = '1' and rets = '0' then 
suma&lt;=x"000a";
elsif ret500 = '0' and ret200 = '0' and ret100 = '0' and ret50 = '0' and ret20 = '0' and ret10 = '0' and rets = '1' then 
suma&lt;=alta_suma;
else
suma&lt;=x"0000";
end if;
end process;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="bcd_to_binary">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
USE ieee.std_logic_unsigned.all;

ENTITY bcd_to_binary IS&#13;
  PORT (&#13;i0, i1, i2, i3: in std_logic_vector(3 downto 0);
  bin: out std_logic_vector(15 downto 0));&#13;
END bcd_to_binary;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF bcd_to_binary IS&#13;
&#13;
BEGIN&#13;
&#13;	process(i0, i1, i2, i3)
	variable tmp: std_logic_vector(13 downto 0):="00000000000000";
	variable omie:std_logic_vector(9 downto 0):="1111101000";
	variable osuta:std_logic_vector(6 downto 0):="1100100";
	variable zece:std_logic_vector(3 downto 0):="1010";
	begin
	tmp:=i3*omie + i2*osuta + i1*zece + i0;
	bin&lt;="00" &amp; tmp;
	end process;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="cash_register_sold">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
USE ieee.std_logic_unsigned.all;
&#13;
ENTITY cash_register_sold IS&#13;
  PORT (&#13;i10, i20, i50, i100, i200, i500:  in std_logic_vector(3 downto 0);
  sold: out std_logic_vector(15 downto 0));
END cash_register_sold;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF cash_register_sold IS&#13;
&#13;
BEGIN&#13;
&#13;	process(i10, i20, i50, i100, i200, i500)
	variable tmp: std_logic_vector (13 downto 0):="00000000000000";
	variable aux10, aux20, aux50, aux100, aux200, aux500 : std_logic_vector (13 downto 0);
	begin
	aux10(7 downto 0) := i10*"1010"; aux10(13 downto 8) := "000000";
	aux20(8 downto 0) := i20*"10100"; aux20(13 downto 9) := "00000";
	aux50(9 downto 0) := i50*"110010"; aux50(13 downto 10) := "0000";
	aux100(10 downto 0) := i100*"1100100"; aux100(13 downto 11) := "000";
	aux200(11 downto 0) := i200*"11001000"; aux200(13 downto 12) := "00";
	aux500(12 downto 0) := i500*"111110100"; aux500(13) := '0';
	
	tmp:= aux10 + aux20 + aux50 + aux100 + aux200 + aux500;
	sold&lt;="00" &amp; tmp;
	end process;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="mux_ssd4">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_ssd4 IS
  PORT (
  i0, i2: in std_logic_vector(3 downto 0);
  sel: in std_logic_vector(1 downto 0);
  y: out std_logic_vector(3 downto 0));
END mux_ssd4;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF mux_ssd4 IS

BEGIN

	process(i0 ,i2 , sel)
	begin
	case sel is
		when "00" =&gt; y &lt;= i0;
		when "01" =&gt; y &lt;= "0000";
		when "10" =&gt; y &lt;= i2;
		when others =&gt; y &lt;="0000";
	end case;
	end process;

END TypeArchitecture;
</vhdl>
  <vhdl name="mux_in_or0_4bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_in_or0_4bit IS
  PORT (
  		I: in std_logic_vector (3 downto 0);
  		S: in std_logic;
  		Y: out std_logic_vector (3 downto 0)
    );
END mux_in_or0_4bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF mux_in_or0_4bit IS

BEGIN
process (S, I)	--se va schimba iesirea la modificarea intrarilor
	begin
	if S = '0'THEN Y &lt;= "0000";
	else Y &lt;= I;
	end if;
end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="bills_to_sum">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
USE ieee.numeric_std.ALL;
&#13;
ENTITY bills_to_sum IS&#13;
  PORT (&#13;
		  bani10, bani20, bani50, bani100, bani200, bani500: in STD_LOGIC_VECTOR(3 DOWNTO 0);
		  sum: out std_logic_vector(15 downto 0)
    );&#13;
END bills_to_sum;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF bills_to_sum IS&#13;
&#13;
BEGIN&#13;

process (bani10, bani20, bani50, bani100, bani200, bani500)
variable aux :integer;
variable b10, b20, b50, b100, b200, b500: integer;
begin
b10:= to_integer(unsigned(bani10));
b20:= to_integer(unsigned(bani20));
b50:= to_integer(unsigned(bani50));
b100:= to_integer(unsigned(bani100));
b200:= to_integer(unsigned(bani200));
b500:= to_integer(unsigned(bani500));

aux:= 10*b10 + 20*b20 + 50*b50 + 100*b100 + 200*b200 + 500*b500;

sum &lt;= STD_LOGIC_VECTOR(to_unsigned(aux, 16));

end process;&#13;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="mux_3in16bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux_3in16bit IS
  PORT (
  		I0, I1, I2: in std_logic_vector (15 downto 0);
  		S: in std_logic_vector (1 downto 0);
  		Y: out std_logic_vector (15 downto 0)
    );
END mux_3in16bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF mux_3in16bit IS

BEGIN
process (S, I0, I1, I2)	--se va schimba iesirea la modificarea intrarilor
	begin
	if S = "00" THEN Y &lt;= I0;
	elsif S = "01"THEN Y &lt;= I1;
	elsif S = "10"THEN Y &lt;= I2;
	else Y &lt;= x"0000";
	end if;

end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="demux_4out1bit">--------------------------------------------------------------------------------
-- Project :
-- File    :
-- Autor   :
-- Date    :
--
--------------------------------------------------------------------------------
-- Description :
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY demux_4out1bit IS
  PORT (
  		I: in std_logiC;
  		S: in std_logic_vector (1 downto 0);
  		Y0, Y1, Y2, Y3: out std_logic
    );
END demux_4out1bit;

--------------------------------------------------------------------------------
--Complete your VHDL description below
--------------------------------------------------------------------------------

ARCHITECTURE TypeArchitecture OF demux_4out1bit IS

BEGIN
process (S, I)
	begin
	if S = "00"THEN 
		Y0 &lt;= I;
		Y1 &lt;= '0';
		Y2 &lt;= '0';
		Y3 &lt;= '0';
	elsif S = "01" then
		Y0 &lt;= '0';
		Y1 &lt;= I;
		Y2 &lt;= '0';
		Y3 &lt;= '0';
	elsif S = "10" then 
		Y0 &lt;= '0';
		Y1 &lt;= '0';
		Y2 &lt;= I;
		Y3 &lt;= '0';
	else
		Y0 &lt;= '0';
		Y1 &lt;= '0';
		Y2 &lt;= '0';
		Y3 &lt;= I;
	end if;
end process;


END TypeArchitecture;
</vhdl>
  <vhdl name="sum_nr_bills">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
USE ieee.std_logic_unsigned.all;

&#13;
ENTITY sum_nr_bills IS&#13;
  PORT (&#13;
  	cashreg10, cashreg20, cashreg50, cashreg100, cashreg200, cashreg500 : IN STD_LOGIC_VECTOR(3 DOWNTO 0); 
  	bani10, bani20, bani50, bani100, bani200, bani500: in STD_LOGIC_VECTOR(3 DOWNTO 0);
  	newreg10, newreg20, newreg50, newreg100, newreg200, newreg500 : out STD_LOGIC_VECTOR(3 DOWNTO 0)
  	
    );&#13;
END sum_nr_bills;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF sum_nr_bills IS&#13;
&#13;
BEGIN&#13;

process (cashreg10, cashreg20, cashreg50, cashreg100, cashreg200, cashreg500, bani10, bani20, bani50, bani100, bani200, bani500)
variable A10, A20, A50, A100, A200, A500, B10, B20, B50, B100, B200, B500, aux10, aux20, aux50, aux100, aux200, aux500: std_logic_vector(4 downto 0) := "00000";
begin
A10 (3 DOWNTO 0) := cashreg10;
A10(4) := '0';
A20 (3 DOWNTO 0) := cashreg20;
A20(4) := '0';
A50 (3 DOWNTO 0) := cashreg50;
A50(4) := '0';
A100 (3 DOWNTO 0) := cashreg100;
A100(4) := '0';
A200 (3 DOWNTO 0) := cashreg200;
A200(4) := '0';
A500 (3 DOWNTO 0) := cashreg500;
A500(4) := '0';

B10 (3 DOWNTO 0) := bani10;
B10(4) := '0';
B20 (3 DOWNTO 0) := bani20;
B20(4) := '0';
B50 (3 DOWNTO 0) := bani50;
B50(4) := '0';
B100 (3 DOWNTO 0) := bani100;
B100(4) := '0';
B200 (3 DOWNTO 0) := bani200;
B200(4) := '0';
B500 (3 DOWNTO 0) := bani500;
B500(4) := '0';


aux10 := A10+B10;
aux20 := A20+B20;
aux50 := A50+B50;
aux100 := A100+B100;
aux200 := A200+B200;
aux500 := A500+B500;

if aux10(4) = '1' then aux10(3 downto 0) := "1111";
end if;
if aux20(4) = '1' then aux20(3 downto 0) := "1111";
end if;
if aux50(4) = '1' then aux50(3 downto 0) := "1111";
end if;
if aux100(4) = '1' then aux100(3 downto 0) := "1111";
end if;
if aux200(4) = '1' then aux200(3 downto 0) := "1111";
end if;
if aux500(4) = '1' then aux500(3 downto 0) := "1111";
end if;


newreg10 &lt;= aux10(3 downto 0);
newreg20 &lt;= aux20(3 downto 0);
newreg50 &lt;= aux50(3 downto 0);
newreg100 &lt;= aux100(3 downto 0);
newreg200 &lt;= aux200(3 downto 0);
newreg500 &lt;= aux500(3 downto 0);



end process;
&#13;
&#13;
END TypeArchitecture;&#13;
</vhdl>
  <vhdl name="mux_for_cash_reg">--------------------------------------------------------------------------------&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
LIBRARY ieee;&#13;
USE ieee.std_logic_1164.all;&#13;
&#13;
ENTITY mux_for_cash_reg IS&#13;
  PORT (&#13;
  		alg10, alg20, alg50, alg100, alg200, alg500, dep10, dep20, dep50, dep100, dep200, dep500: in std_logic_vector (3 downto 0);
  		sel: in std_logic;
  		reg10, reg20, reg50, reg100, reg200, reg500: out std_logic_vector (3 downto 0)
    );&#13;
END mux_for_cash_reg;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
--------------------------------------------------------------------------------&#13;
&#13;
ARCHITECTURE TypeArchitecture OF mux_for_cash_reg IS&#13;
&#13;
BEGIN&#13;

process (alg10, alg20, alg50, alg100, alg200, alg500, dep10, dep20, dep50, dep100, dep200, dep500, sel)
begin

if sel = '0' then
		reg10 &lt;= alg10;
		reg20 &lt;= alg20;
		reg50 &lt;= alg50;
		reg100 &lt;= alg100;
		reg200 &lt;= alg200;
		reg500 &lt;= alg500;
else 
		reg10 &lt;= dep10;
		reg20 &lt;= dep20;
		reg50 &lt;= dep50;
		reg100 &lt;= dep100;
		reg200 &lt;= dep200;
		reg500 &lt;= dep500;
end if;


end process;

&#13;
&#13;
END TypeArchitecture;&#13;
</vhdl>
</project>
