{"vcs1":{"timestamp_begin":1747210786.781711735, "rt":9.53, "ut":9.55, "st":0.63}}
{"vcselab":{"timestamp_begin":1747210796.396086507, "rt":0.44, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1747210796.910082881, "rt":0.44, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747210786.155647013}
{"VCS_COMP_START_TIME": 1747210786.155647013}
{"VCS_COMP_END_TIME": 1747210797.511447110}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487660}}
{"vcselab": {"peak_mem": 183888}}
