$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Fri Feb  3 12:05:35 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module circuit_subtrator_complete_vlg_vec_tst $end
$var reg 5 ! BitA [4:0] $end
$var reg 5 " BitB [4:0] $end
$var wire 1 # Ansout [5] $end
$var wire 1 $ Ansout [4] $end
$var wire 1 % Ansout [3] $end
$var wire 1 & Ansout [2] $end
$var wire 1 ' Ansout [1] $end
$var wire 1 ( Ansout [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Ansout[5]~output_o $end
$var wire 1 0 Ansout[4]~output_o $end
$var wire 1 1 Ansout[3]~output_o $end
$var wire 1 2 Ansout[2]~output_o $end
$var wire 1 3 Ansout[1]~output_o $end
$var wire 1 4 Ansout[0]~output_o $end
$var wire 1 5 BitB[4]~input_o $end
$var wire 1 6 BitA[4]~input_o $end
$var wire 1 7 BitB[3]~input_o $end
$var wire 1 8 BitA[3]~input_o $end
$var wire 1 9 BitB[2]~input_o $end
$var wire 1 : BitB[1]~input_o $end
$var wire 1 ; BitB[0]~input_o $end
$var wire 1 < BitA[0]~input_o $end
$var wire 1 = BitA[1]~input_o $end
$var wire 1 > inst2|inst1~0_combout $end
$var wire 1 ? BitA[2]~input_o $end
$var wire 1 @ inst10~0_combout $end
$var wire 1 A inst10~1_combout $end
$var wire 1 B inst10~2_combout $end
$var wire 1 C inst|inst11|inst3~combout $end
$var wire 1 D inst12|inst1|inst4~0_combout $end
$var wire 1 E inst12|inst6|inst1~0_combout $end
$var wire 1 F inst12|inst6|inst1~1_combout $end
$var wire 1 G inst12|inst5|inst1~combout $end
$var wire 1 H inst12|inst1|inst1~combout $end
$var wire 1 I inst12|inst|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b11 "
0(
1'
0&
0%
0$
0#
0)
1*
x+
1,
1-
1.
0/
00
01
02
13
04
05
06
07
08
09
1:
1;
1<
0=
1>
1?
0@
0A
0B
1C
0D
0E
0F
0G
1H
0I
$end
#1000000
