
---------- Begin Simulation Statistics ----------
final_tick                               715413186000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75322                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701644                       # Number of bytes of host memory used
host_op_rate                                    75548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9041.24                       # Real time elapsed on the host
host_tick_rate                               79127753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681006104                       # Number of instructions simulated
sim_ops                                     683043710                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.715413                       # Number of seconds simulated
sim_ticks                                715413186000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.165048                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               86524579                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100417258                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12871313                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        131816334                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12659377                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12780489                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          121112                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168034041                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082929                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018210                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7630378                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151194551                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20632188                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058509                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       64335926                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623614687                       # Number of instructions committed
system.cpu0.commit.committedOps             624634185                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1153906315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356079                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    865656424     75.02%     75.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168199025     14.58%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     43533125      3.77%     93.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32243326      2.79%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15225431      1.32%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5092091      0.44%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2053686      0.18%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1271019      0.11%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20632188      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1153906315                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130178                       # Number of function calls committed.
system.cpu0.commit.int_insts                604930318                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190144486                       # Number of loads committed
system.cpu0.commit.membars                    2037600                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037606      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347100307     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191162688     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78390957     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624634185                       # Class of committed instruction
system.cpu0.commit.refs                     269553673                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623614687                       # Number of Instructions Simulated
system.cpu0.committedOps                    624634185                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.277405                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.277405                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            226202690                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5248060                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            85112135                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             708489717                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               432571999                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                497398358                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7638127                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10976176                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4404413                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168034041                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                128699728                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    727488464                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2664523                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     729579758                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          308                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25758216                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.118315                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         427847438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99183956                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.513708                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1168215587                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625398                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871409                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               639573884     54.75%     54.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               397760043     34.05%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                81251017      6.96%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36875619      3.16%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6567485      0.56%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4708999      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  456780      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018790      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2970      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1168215587                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      252007914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7698474                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               159593620                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.479483                       # Inst execution rate
system.cpu0.iew.exec_refs                   304777809                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  88666793                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              171700034                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            215631790                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021164                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4702750                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            90796125                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          688947533                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            216111016                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3743787                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            680973319                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                796155                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9498718                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7638127                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11578151                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       466726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13999510                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8826                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8732                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3034738                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25487304                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11386927                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8732                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       688331                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7010143                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                297639782                       # num instructions consuming a value
system.cpu0.iew.wb_count                    673927271                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840147                       # average fanout of values written-back
system.cpu0.iew.wb_producers                250061312                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.474522                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     673988078                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               838039636                       # number of integer regfile reads
system.cpu0.int_regfile_writes              431665734                       # number of integer regfile writes
system.cpu0.ipc                              0.439096                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.439096                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038505      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            369793292     54.01%     54.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405006      0.64%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542538      0.23%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218817719     31.96%     87.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           88119994     12.87%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             684717107                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2672684                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003903                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 427217     15.98%     15.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1546      0.06%     16.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 451271     16.88%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1572288     58.83%     91.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               220358      8.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             685351229                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2540486425                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    673927218                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        753268792                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 685888449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                684717107                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059084                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       64313263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           164051                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           575                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18009620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1168215587                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.586122                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.835750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          677093113     57.96%     57.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          343857617     29.43%     87.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          117819616     10.09%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18752656      1.61%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7155201      0.61%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1409772      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1709934      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             308402      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             109276      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1168215587                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.482119                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11837397                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5725220                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           215631790                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           90796125                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1420223501                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11357100                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              191112647                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399040358                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7560392                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               444023461                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11813525                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18334                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            865500312                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             702163756                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          452769473                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                489861398                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15863472                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7638127                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35484360                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53729047                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       865500262                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95594                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2865                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17115594                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2855                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1822233279                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1392262135                       # The number of ROB writes
system.cpu0.timesIdled                       13612244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.645034                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7248064                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9841891                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1136711                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11228029                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            801296                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         951273                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          149977                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13595257                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10136                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017938                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           660845                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114943                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2693164                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054466                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9467994                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57391417                       # Number of instructions committed
system.cpu1.commit.committedOps              58409525                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    239001850                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.244389                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.059746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    217892560     91.17%     91.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9864031      4.13%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3745570      1.57%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1998579      0.84%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1347654      0.56%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       833706      0.35%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       431943      0.18%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194643      0.08%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2693164      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    239001850                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442963                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55973609                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14461127                       # Number of loads committed
system.cpu1.commit.membars                    2035990                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035990      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547780     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15479065     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5605198      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58409525                       # Class of committed instruction
system.cpu1.commit.refs                      21084275                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57391417                       # Number of Instructions Simulated
system.cpu1.committedOps                     58409525                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.207561                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.207561                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            196327174                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               483135                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6648502                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71709579                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9418517                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31736217                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                661152                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               976902                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2493309                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13595257                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9832091                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    228448094                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95226                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      77787471                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2274036                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056300                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11051256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8049360                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.322131                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         240636369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.794219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               191032206     79.39%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31689521     13.17%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11376044      4.73%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3719893      1.55%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  972485      0.40%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1348447      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497545      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           240636369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         841533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              698565                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11264220                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.261629                       # Inst execution rate
system.cpu1.iew.exec_refs                    22402941                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6801591                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163894447                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16515725                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188192                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           803252                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7533289                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67868071                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15601350                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           660682                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63177558                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                947365                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3463811                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                661152                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5667066                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19885                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          777667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6314                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          358                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2054598                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       910141                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           327                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        78730                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        619835                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37445017                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62772667                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816880                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30588088                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259952                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62800022                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80645853                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44466529                       # number of integer regfile writes
system.cpu1.ipc                              0.237667                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.237667                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036089      3.19%      3.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38520240     60.34%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248037      0.39%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493600      0.77%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16733403     26.21%     90.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5806859      9.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63838240                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1963197                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030753                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268422     13.67%     13.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4970      0.25%     13.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 452556     23.05%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1078983     54.96%     91.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               158262      8.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63765332                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         370393338                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62772655                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77326894                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64304528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63838240                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563543                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9458545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           117320                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509077                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5724656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    240636369                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.265289                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.743358                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201037619     83.54%     83.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25924391     10.77%     94.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8262151      3.43%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2086749      0.87%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2391799      0.99%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             335652      0.14%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             361893      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             176434      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              59681      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      240636369                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.264365                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7545546                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1445912                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16515725                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7533289                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       241477902                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1189332416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              176235952                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41367683                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6794664                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11122022                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2288644                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14926                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             90215943                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70498069                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50213868                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31963394                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11234658                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                661152                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20638546                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8846185                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        90215931                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         15303                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13543885                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304185945                       # The number of ROB reads
system.cpu1.rob.rob_writes                  137392623                       # The number of ROB writes
system.cpu1.timesIdled                          40071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2851953                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                16270                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3082238                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7439086                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7370754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14691540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1139164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       122871                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36415407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6870274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72807288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6993145                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5543781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2198680                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5121999                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1826270                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1826268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5543785                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22061589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22061589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    612398656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               612398656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7370861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7370861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7370861                       # Request fanout histogram
system.membus.respLayer1.occupancy        38745972939                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25516957767                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   715413186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   715413186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1135710500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1285046767.310678                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4187000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3237465500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   709734633500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5678552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113143444                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113143444                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113143444                       # number of overall hits
system.cpu0.icache.overall_hits::total      113143444                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15556283                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15556283                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15556283                       # number of overall misses
system.cpu0.icache.overall_misses::total     15556283                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 315513156998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 315513156998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 315513156998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 315513156998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    128699727                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    128699727                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    128699727                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    128699727                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120873                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120873                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120873                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120873                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20282.040189                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20282.040189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20282.040189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20282.040189                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2470                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.740741                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14024930                       # number of writebacks
system.cpu0.icache.writebacks::total         14024930                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1531320                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1531320                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1531320                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1531320                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14024963                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14024963                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14024963                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14024963                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 279227288998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 279227288998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 279227288998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 279227288998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108974                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108974                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108974                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108974                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19909.306641                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19909.306641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19909.306641                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19909.306641                       # average overall mshr miss latency
system.cpu0.icache.replacements              14024930                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113143444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113143444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15556283                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15556283                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 315513156998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 315513156998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    128699727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    128699727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120873                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120873                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20282.040189                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20282.040189                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1531320                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1531320                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14024963                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14024963                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 279227288998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 279227288998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108974                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108974                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19909.306641                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19909.306641                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127168305                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14024930                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.067304                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        271424416                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       271424416                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238305826                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238305826                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238305826                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238305826                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37669128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37669128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37669128                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37669128                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1064954187641                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1064954187641                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1064954187641                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1064954187641                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    275974954                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    275974954                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    275974954                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    275974954                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136495                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136495                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136495                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136495                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28271.272636                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28271.272636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28271.272636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28271.272636                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13615445                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        36801                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           692822                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            653                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.652155                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.356815                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20918435                       # number of writebacks
system.cpu0.dcache.writebacks::total         20918435                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17146510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17146510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17146510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17146510                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20522618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20522618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20522618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20522618                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 438009912286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 438009912286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 438009912286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 438009912286                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074364                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074364                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074364                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21342.789321                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21342.789321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21342.789321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21342.789321                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20918435                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    174453877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      174453877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23131949                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23131949                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 607076950500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 607076950500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197585826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197585826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26244.089960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26244.089960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7749470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7749470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     15382479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15382479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 312526920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 312526920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077852                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077852                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20317.071163                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20317.071163                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63851949                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63851949                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14537179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14537179                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 457877237141                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 457877237141                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78389128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78389128                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.185449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.185449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31496.980063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31496.980063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9397040                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9397040                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5140139                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5140139                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 125482991786                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 125482991786                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065572                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065572                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24412.373242                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24412.373242                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1100                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5965000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5965000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.419831                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.419831                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7493.718593                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7493.718593                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          786                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       518500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       518500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005274                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005274                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        51850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51850                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       786000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       786000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1845                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1845                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.085637                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.085637                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4974.683544                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4974.683544                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       628000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       628000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.085637                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.085637                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3974.683544                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3974.683544                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610330                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610330                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407880                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407880                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32801296500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32801296500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400585                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400585                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80418.987202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80418.987202                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407880                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407880                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32393416500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32393416500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400585                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400585                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79418.987202                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79418.987202                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977023                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          259849733                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20930209                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.415057                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977023                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999282                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999282                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        574924051                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       574924051                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12431592                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18227481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              262356                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30969302                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12431592                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18227481                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47873                       # number of overall hits
system.l2.overall_hits::.cpu1.data             262356                       # number of overall hits
system.l2.overall_hits::total                30969302                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1593371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2689814                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1133892                       # number of demand (read+write) misses
system.l2.demand_misses::total                5421491                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1593371                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2689814                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4414                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1133892                       # number of overall misses
system.l2.overall_misses::total               5421491                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 125558472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 234818926492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    385478000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 115380341997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     476143218989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 125558472500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 234818926492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    385478000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 115380341997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    476143218989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14024963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20917295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1396248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36390793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14024963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20917295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1396248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36390793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.113610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.128593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.084419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.812099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.113610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.128593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.084419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.812099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78800.525741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87299.317533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87330.765745                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101756.024381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87825.142380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78800.525741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87299.317533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87330.765745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101756.024381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87825.142380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5928                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        77                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      76.987013                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1683942                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2198682                       # number of writebacks
system.l2.writebacks::total                   2198682                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          92029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14721                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              106766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         92029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14721                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             106766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1593363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2597785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1119171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5314725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1593363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2597785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1119171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2121399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7436124                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 109624426000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 203386847495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    340982500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103280503498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 416632759493                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 109624426000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 203386847495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    340982500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103280503498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 159497105516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 576129865009                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.113609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.124193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.084266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.801556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.113609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.124193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.084266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.801556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204341                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68800.659988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78292.409686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77390.490241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92283.041196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78392.157542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68800.659988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78292.409686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77390.490241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92283.041196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75184.868813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77477.172921                       # average overall mshr miss latency
system.l2.replacements                       14159658                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6691067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6691067                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6691067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6691067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29574112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29574112                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29574112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29574112                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2121399                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2121399                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 159497105516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 159497105516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75184.868813                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75184.868813                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       424500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       516000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.936170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5815.068493                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5863.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1470000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       307000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1777000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.936170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.986301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20466.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20193.181818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4405560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           106629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4512189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1133034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         747997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1881031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 100589123494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75534062999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  176123186493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5538594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6393220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88778.556949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100981.772653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93631.198259                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        48367                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8069                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            56436                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1084667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       739928                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1824595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86530994995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67494805500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154025800495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.195838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.865792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.285395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79776.553537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91218.071893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84416.432411                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12431592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12479465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1593371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1597785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 125558472500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    385478000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 125943950500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14024963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14077250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.113610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.084419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.113501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78800.525741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87330.765745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78824.091164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1593363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1597769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 109624426000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    340982500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 109965408500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.113609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.084266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68800.659988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77390.490241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68824.347262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     13821921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       155727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13977648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1556780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       385895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1942675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 134229802998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  39846278998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 174076081996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     15378701                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       541622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15920323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.101230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.122025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86222.718045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103256.790054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89606.383979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        43662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        50314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1513118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       379243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1892361                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 116855852500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35785697998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 152641550498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.098390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.700199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77228.512581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94360.866247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80661.961697                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          266                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             272                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6451500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6451500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          299                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.889632                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.891803                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24253.759398                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23718.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          175                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          181                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3484496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       118000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3602496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.585284                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.593443                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19911.405714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19903.292818                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999855                       # Cycle average of tags in use
system.l2.tags.total_refs                    74604473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14159778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.268760                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.370103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.360264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.601512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.460596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.186883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.505783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.299795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 595410930                       # Number of tag accesses
system.l2.tags.data_accesses                595410930                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     101975168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     166356416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        281984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      71640832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    131428992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          471683392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    101975168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       281984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     102257152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    140715520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       140715520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1593362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2599319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1119388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2053578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7370053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2198680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2198680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        142540241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        232531940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           394155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100139099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    183710609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             659316045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    142540241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       394155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        142934397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196691259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196691259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196691259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       142540241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       232531940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          394155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100139099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    183710609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            856007303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1996674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1593362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2368624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1096348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2021623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004135487750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       121493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       121493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14956739                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1880190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7370055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2198680                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7370055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2198680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 285692                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                202006                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            213387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            306020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            271110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            268537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            961384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            958614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            582975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            314645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            271960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            257939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           250039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           389047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           392567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           664932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           774790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            171436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            153238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           135014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86016                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 161750858644                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35421815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            294582664894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22832.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41582.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5147793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1341494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7370055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2198680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3593543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  648594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  531248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  202136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  115602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   85069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   60845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   41447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  22580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 123573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 125506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 126482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 127486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 128014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 130153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 138055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 128641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 125005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 122869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 122254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 122349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2591728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.245483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.131015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.717419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1327335     51.21%     51.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       476605     18.39%     69.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       273727     10.56%     80.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       181195      6.99%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93630      3.61%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43891      1.69%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28625      1.10%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22837      0.88%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       143883      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2591728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       121493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.310808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.237545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    339.216001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       121488    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        121493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       121493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.434354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.036440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99952     82.27%     82.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2578      2.12%     84.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11231      9.24%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4747      3.91%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1936      1.59%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              721      0.59%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              208      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        121493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              453399232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18284288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127786176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               471683520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            140715520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       633.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    659.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  715413173002                       # Total gap between requests
system.mem_ctrls.avgGap                      74765.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    101975168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    151591936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       281984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     70166272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    129383872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127786176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 142540241.074058145285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 211894243.727288514376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 394155.441244550922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98077968.610435977578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 180851953.153684258461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178618703.849274575710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1593362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2599320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1119388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2053579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2198680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  44107980011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  98404679303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    156507066                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  57068930946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  94844567568                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17302624731838                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27682.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37857.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35521.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50982.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46185.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7869551.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8041132260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4273955565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22902913740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4685007420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56473737840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     310913400990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12896852160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       420186999975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.334715                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30705908101                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23889060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 660818217899                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10463855640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5561652195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         27679438080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5737552560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56473737840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313799339490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10466588160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       430182163965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.305892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24332506197                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23889060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 667191619803                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7522894284.810126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   34733061342.326683                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 268392746500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   121104537500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 594308648500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9778897                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9778897                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9778897                       # number of overall hits
system.cpu1.icache.overall_hits::total        9778897                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        53194                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53194                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53194                       # number of overall misses
system.cpu1.icache.overall_misses::total        53194                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1075217000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1075217000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1075217000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1075217000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9832091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9832091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9832091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9832091                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005410                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005410                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005410                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005410                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20213.125540                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20213.125540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20213.125540                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20213.125540                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          145                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52255                       # number of writebacks
system.cpu1.icache.writebacks::total            52255                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          907                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          907                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          907                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          907                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52287                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52287                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52287                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    999263500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    999263500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    999263500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    999263500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005318                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005318                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005318                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005318                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19111.127049                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19111.127049                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19111.127049                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19111.127049                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52255                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9778897                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9778897                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53194                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53194                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1075217000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1075217000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9832091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9832091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005410                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005410                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20213.125540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20213.125540                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          907                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52287                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52287                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    999263500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    999263500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005318                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005318                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19111.127049                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19111.127049                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.971910                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9762373                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52255                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           186.821797                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365699500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.971910                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999122                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999122                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19716469                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19716469                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16249830                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16249830                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16249830                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16249830                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4092873                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4092873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4092873                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4092873                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 379353405588                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 379353405588                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 379353405588                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 379353405588                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20342703                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20342703                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20342703                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20342703                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201196                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92686.336856                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92686.336856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92686.336856                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92686.336856                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1259008                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       147771                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21154                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1704                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.516309                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.720070                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1395418                       # number of writebacks
system.cpu1.dcache.writebacks::total          1395418                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3113938                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3113938                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3113938                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3113938                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       978935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       978935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       978935                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       978935                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  85445135911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  85445135911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  85445135911                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  85445135911                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048122                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87283.768494                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87283.768494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87283.768494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87283.768494                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1395418                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12425293                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12425293                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2312639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2312639                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 175564980500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 175564980500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14737932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14737932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75915.428435                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75915.428435                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1770718                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1770718                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       541921                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       541921                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42712008000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42712008000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78815.930735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78815.930735                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3824537                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3824537                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1780234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1780234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 203788425088                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 203788425088                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.317628                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.317628                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114472.830587                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114472.830587                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1343220                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1343220                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42733127911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42733127911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077972                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077972                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97784.345378                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97784.345378                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6071000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6071000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.319565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.319565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41299.319728                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41299.319728                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       581500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       581500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5485.849057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5485.849057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       475500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       475500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242563                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242563                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4485.849057                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4485.849057                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588639                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588639                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429299                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429299                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36155645500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36155645500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421734                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421734                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84220.195016                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84220.195016                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429299                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429299                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35726346500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35726346500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421734                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421734                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83220.195016                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83220.195016                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.649651                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18246206                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1408107                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.957968                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365711000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.649651                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44131212                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44131212                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 715413186000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29998321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8889749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29699947                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11960976                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3558763                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6417003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6417000                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14077250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15921072                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          305                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42074855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     62766794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       156829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4200058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             109198536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1795193088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2677487808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6690688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178667904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4658039488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17743539                       # Total snoops (count)
system.tol2bus.snoopTraffic                 142289792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54134693                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152942                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366184                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45978078     84.93%     84.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8033744     14.84%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 122871      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54134693                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72794666992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       31397186166                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21207108988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2113076947                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          78454950                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            96073                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1402287881000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717972                       # Number of bytes of host memory used
host_op_rate                                   152100                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6091.33                       # Real time elapsed on the host
host_tick_rate                              112762643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922032306                       # Number of instructions simulated
sim_ops                                     926491029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.686875                       # Number of seconds simulated
sim_ticks                                686874695000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.329356                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15781730                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17866914                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2834688                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         31981697                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            835694                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1018708                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          183014                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36701818                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       120492                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        187446                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2267977                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20873454                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6140565                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3038625                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51366113                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           115447332                       # Number of instructions committed
system.cpu0.commit.committedOps             116795953                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    657939234                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177518                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936724                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    617718908     93.89%     93.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19241794      2.92%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4843521      0.74%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5979135      0.91%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1532679      0.23%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       799515      0.12%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1104918      0.17%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       578199      0.09%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6140565      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    657939234                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     14958                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1684089                       # Number of function calls committed.
system.cpu0.commit.int_insts                113274612                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37090594                       # Number of loads committed
system.cpu0.commit.membars                    2085612                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2089032      1.79%      1.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67217977     57.55%     59.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1228978      1.05%     60.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          589952      0.51%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2280      0.00%     60.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          6841      0.01%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1140      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1174      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       37275706     31.92%     92.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8379350      7.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2334      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1173      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        116795953                       # Class of committed instruction
system.cpu0.commit.refs                      45658563                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  115447332                       # Number of Instructions Simulated
system.cpu0.committedOps                    116795953                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.226391                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.226391                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            515312959                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               573899                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13136713                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             179371534                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                80126097                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63202426                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2303654                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1264137                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5279021                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36701818                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13408997                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    572242218                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               774069                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         8501                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     212702695                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1826                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4134                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5741866                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038645                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91096545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16617424                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.223965                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         666224157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.322741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               544919399     81.79%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                76997691     11.56%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16321428      2.45%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12791251      1.92%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12409797      1.86%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1472815      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  213050      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67766      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1030960      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           666224157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    12844                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    9280                       # number of floating regfile writes
system.cpu0.idleCycles                      283490685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2433662                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24636577                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.166308                       # Inst execution rate
system.cpu0.iew.exec_refs                    70498240                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9247173                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16096452                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57008923                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1298321                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           533951                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9909566                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          167013147                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61251067                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1555976                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            157945360                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                157432                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            150016994                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2303654                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            149977605                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2369183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          290207                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4272                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3284                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          416                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19918329                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1341608                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3284                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1004824                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1428838                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                113683512                       # num instructions consuming a value
system.cpu0.iew.wb_count                    144406418                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.778900                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 88548100                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152052                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     144833477                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               203166196                       # number of integer regfile reads
system.cpu0.int_regfile_writes              110956543                       # number of integer regfile writes
system.cpu0.ipc                              0.121560                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.121560                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2123794      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             83553270     52.38%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1819695      1.14%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               590165      0.37%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 27      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2280      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               6841      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             29      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1140      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1174      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            62265798     39.04%     94.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9133441      5.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2429      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1252      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             159501335                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  15318                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              30492                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        15054                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             15414                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2001120                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012546                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 546061     27.29%     27.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2083      0.10%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     25      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1324800     66.20%     93.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               128005      6.40%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              101      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              45      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             159363343                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         987690002                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    144391364                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        217217058                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 163038199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                159501335                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3974948                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50217278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           492546                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        936323                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28739577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    666224157                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.239411                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.751406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          577695550     86.71%     86.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           50196039      7.53%     94.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20591314      3.09%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8601003      1.29%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5654802      0.85%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1879020      0.28%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1150277      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             245527      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             210625      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      666224157                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167947                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3325835                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          567430                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57008923                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9909566                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  51111                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 11451                       # number of misc regfile writes
system.cpu0.numCycles                       949714842                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   424034761                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169392833                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             87108527                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2521692                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                84226004                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             132306768                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               158062                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            224321637                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             170944203                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          131473068                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 63839865                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3063731                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2303654                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            137378827                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44364609                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            12888                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       224308749                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     209082974                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1102879                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28762845                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1121445                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   819667819                       # The number of ROB reads
system.cpu0.rob.rob_writes                  344617814                       # The number of ROB writes
system.cpu0.timesIdled                        3159559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                33907                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.137077                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16211227                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19499395                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2842532                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31649356                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1453914                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1723163                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          269249                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37240086                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       246394                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        158792                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2291322                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23444096                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5759141                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2488484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44341047                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125578870                       # Number of instructions committed
system.cpu1.commit.committedOps             126651366                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    609111034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.207928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.969862                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    561138212     92.12%     92.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24071480      3.95%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7138820      1.17%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6439762      1.06%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2005766      0.33%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       962021      0.16%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1094161      0.18%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       501671      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5759141      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    609111034                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    110678                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2753320                       # Number of function calls committed.
system.cpu1.commit.int_insts                123581350                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36886968                       # Number of loads committed
system.cpu1.commit.membars                    1649908                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1675438      1.32%      1.32% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        75329676     59.48%     60.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1164264      0.92%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526004      0.42%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         17020      0.01%     62.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         51060      0.04%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8510      0.01%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8510      0.01%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       37028708     29.24%     91.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10816598      8.54%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        17052      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8526      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        126651366                       # Class of committed instruction
system.cpu1.commit.refs                      47870884                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125578870                       # Number of Instructions Simulated
system.cpu1.committedOps                    126651366                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.630812                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.630812                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            422287946                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               558812                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13905659                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             181232786                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               115676513                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 71702620                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2356497                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1065045                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4532414                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37240086                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16062730                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    484860127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               969725                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        28435                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     209924721                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1813                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1283                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5815830                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.034359                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         128756417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17665141                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.193685                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         616555990                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.343465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               494929403     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                78413899     12.72%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17010476      2.76%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12018282      1.95%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11271335      1.83%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1422997      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  353388      0.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  134616      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1001594      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           616555990                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    93685                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   68141                       # number of floating regfile writes
system.cpu1.idleCycles                      467291598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2435282                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26579271                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.148949                       # Inst execution rate
system.cpu1.iew.exec_refs                    69199718                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11572073                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14120315                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             54065174                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1112954                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           694317                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12138941                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          169959309                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57627645                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1602500                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            161438349                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                144322                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            134108820                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2356497                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            134074155                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2097850                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          632357                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4422                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2426                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          272                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17178206                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1155025                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2426                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1089609                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1345673                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                105925025                       # num instructions consuming a value
system.cpu1.iew.wb_count                    149449183                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783609                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 83003809                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.137888                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     149848179                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               207441127                       # number of integer regfile reads
system.cpu1.int_regfile_writes              112406695                       # number of integer regfile writes
system.cpu1.ipc                              0.115864                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.115864                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1739114      1.07%      1.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             88982191     54.58%     55.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1605249      0.98%     56.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527101      0.32%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  1      0.00%     56.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              17020      0.01%     56.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              51060      0.03%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             16      0.00%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8510      0.01%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8510      0.01%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58583667     35.93%     92.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11492764      7.05%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17106      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8540      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             163040849                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 110767                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             221532                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       110721                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            110886                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1927923                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011825                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 498913     25.88%     25.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1794      0.09%     25.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    205      0.01%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1257687     65.24%     91.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169320      8.78%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             163118891                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         944780999                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    149338462                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        213158638                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 166770499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                163040849                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3188810                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       43307943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           436920                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        700326                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26042415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    616555990                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264438                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.771412                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          522817774     84.80%     84.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55809454      9.05%     93.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20861022      3.38%     97.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8278284      1.34%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5413216      0.88%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1881645      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1048995      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             245360      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             200240      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      616555990                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.150428                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2650551                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          502499                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            54065174                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12138941                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 191048                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 85100                       # number of misc regfile writes
system.cpu1.numCycles                      1083847588                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   289807649                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150985708                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             92752396                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2347603                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               119402816                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             109835124                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               126761                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            227202822                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             173888725                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          131310775                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 72046611                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2302794                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2356497                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            113832755                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38558379                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            93697                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       227109125                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     157931603                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            929285                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24673933                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        942449                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   773739312                       # The number of ROB reads
system.cpu1.rob.rob_writes                  349432650                       # The number of ROB writes
system.cpu1.timesIdled                        4787234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8276449                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               201200                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9193420                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  2                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26287952                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25882421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      50026196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2646324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1636430                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23493055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17351033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47032532                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18987463                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23969634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4174098                       # Transaction distribution
system.membus.trans_dist::WritebackClean           86                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19991995                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143732                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          79121                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1656180                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1651826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23969630                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75647656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75647656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1906921216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1906921216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           174944                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25860017                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25860017    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25860017                       # Request fanout histogram
system.membus.respLayer1.occupancy       134962730992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         72405572290                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   686874695000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   686874695000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23102                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11551                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18355393.991862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27685986.638350                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11551    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    750774000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11551                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   474851539000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 212023156000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10231344                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10231344                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10231344                       # number of overall hits
system.cpu0.icache.overall_hits::total       10231344                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3177637                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3177637                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3177637                       # number of overall misses
system.cpu0.icache.overall_misses::total      3177637                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 217052299794                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 217052299794                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 217052299794                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 217052299794                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13408981                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13408981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13408981                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13408981                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.236978                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.236978                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.236978                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.236978                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68306.197276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68306.197276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68306.197276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68306.197276                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       177018                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2952                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.965447                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2930230                       # number of writebacks
system.cpu0.icache.writebacks::total          2930230                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       246619                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       246619                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       246619                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       246619                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2931018                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2931018                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2931018                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2931018                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 199757645803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 199757645803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 199757645803                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 199757645803                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.218586                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.218586                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.218586                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.218586                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68152.991828                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68152.991828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68152.991828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68152.991828                       # average overall mshr miss latency
system.cpu0.icache.replacements               2930230                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10231344                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10231344                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3177637                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3177637                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 217052299794                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 217052299794                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13408981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13408981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.236978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.236978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68306.197276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68306.197276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       246619                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       246619                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2931018                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2931018                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 199757645803                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 199757645803                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.218586                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.218586                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68152.991828                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68152.991828                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994784                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13162463                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2931050                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.490699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994784                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999837                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999837                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29748980                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29748980                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39693647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39693647                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39693647                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39693647                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18077329                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18077329                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18077329                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18077329                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1498379987893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1498379987893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1498379987893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1498379987893                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     57770976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57770976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     57770976                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57770976                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.312914                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.312914                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.312914                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.312914                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82887.244454                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82887.244454                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82887.244454                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82887.244454                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    165099679                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        49123                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2639266                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            745                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.555149                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.936913                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8232560                       # number of writebacks
system.cpu0.dcache.writebacks::total          8232560                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9684995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9684995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9684995                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9684995                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8392334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8392334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8392334                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8392334                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 764123230330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 764123230330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 764123230330                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 764123230330                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145269                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145269                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145269                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145269                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91050.145327                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91050.145327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91050.145327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91050.145327                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8232415                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     34572813                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34572813                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15545879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15545879                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1312424375000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1312424375000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50118692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50118692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.310181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.310181                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84422.654711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84422.654711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8192309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8192309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7353570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7353570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 676941940000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 676941940000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92056.231191                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92056.231191                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5120834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5120834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2531450                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2531450                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 185955612893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 185955612893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7652284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7652284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.330810                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.330810                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73458.141734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73458.141734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1492686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1492686                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1038764                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1038764                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87181290330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87181290330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.135746                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.135746                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83927.908871                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83927.908871                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       707811                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       707811                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        54061                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        54061                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2432962500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2432962500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       761872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       761872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.070958                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070958                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45004.023233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45004.023233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42061                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42061                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12000                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12000                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    277090000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    277090000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015751                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015751                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23090.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23090.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       687554                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       687554                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        40184                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        40184                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    397344500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    397344500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       727738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       727738                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.055218                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055218                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9888.127115                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9888.127115                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        39995                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        39995                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    357382500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    357382500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054958                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8935.679460                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8935.679460                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       885500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       885500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       852500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       852500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       126360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         126360                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        61086                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        61086                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1345039857                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1345039857                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       187446                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       187446                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.325886                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.325886                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22018.790836                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22018.790836                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        61080                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        61080                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1283752857                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1283752857                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.325854                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.325854                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21017.564784                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21017.564784                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.751762                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49750226                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8380053                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.936744                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.751762                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992243                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992243                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127276085                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127276085                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              822812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1152484                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              940623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1147339                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4063258                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             822812                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1152484                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             940623                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1147339                       # number of overall hits
system.l2.overall_hits::total                 4063258                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2107975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7048886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3534449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6403143                       # number of demand (read+write) misses
system.l2.demand_misses::total               19094453                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2107975                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7048886                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3534449                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6403143                       # number of overall misses
system.l2.overall_misses::total              19094453                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 185944977961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 736272835179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 300906146934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 666039634644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1889163594718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 185944977961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 736272835179                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 300906146934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 666039634644                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1889163594718                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2930787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8201370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4475072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7550482                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23157711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2930787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8201370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4475072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7550482                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23157711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.719252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.859477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.789808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.824540                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.719252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.859477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.789808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.824540                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88210.238718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104452.368102                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85135.235205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104017.610515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98937.822137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88210.238718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104452.368102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85135.235205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104017.610515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98937.822137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             181879                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4843                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.555028                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6501501                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4174073                       # number of writebacks
system.l2.writebacks::total                   4174073                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          12713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         139995                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          10926                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         115982                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              279616                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         12713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        139995                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         10926                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        115982                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             279616                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2095262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6908891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3523523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6287161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18814837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2095262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6908891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3523523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6287161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6947881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25762718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 164140580026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 658406412342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 264958258009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 595739895259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1683245145636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 164140580026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 658406412342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 264958258009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 595739895259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 583202945742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2266448091378                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.714914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.842407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.787367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.812465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.714914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.842407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.787367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.112490                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78338.928509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95298.422329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75196.971329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94754.992795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89463.711306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78338.928509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95298.422329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75196.971329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94754.992795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83939.685458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87973.951016                       # average overall mshr miss latency
system.l2.replacements                       42734465                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4805579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4805579                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           23                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             23                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4805602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4805602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16333997                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16333997                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           86                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             86                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16334083                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16334083                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           86                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           86                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6947881                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6947881                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 583202945742                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 583202945742                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83939.685458                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83939.685458                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6285                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1477                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7762                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24058                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12485                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36543                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     93405000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     73614000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    167019000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        30343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13962                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44305                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.792868                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.894213                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.824805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3882.492310                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5896.195435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4570.478614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           90                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           50                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             140                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23968                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12435                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36403                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    489844491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    252348996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    742193487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.789902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.890632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.821645                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20437.437041                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20293.445597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20388.250611                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          3929                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           999                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4928                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6787                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7976                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14763                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     30535500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     17455000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     47990500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8975                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19691                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.633352                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888691                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.749733                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4499.115957                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2188.440321                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3250.728172                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           94                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           41                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           135                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6693                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7935                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14628                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    137737471                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    160403989                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    298141460                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.624580                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.884123                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.742877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20579.332287                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20214.743415                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20381.560022                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           104324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           145756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                250080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         879369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         819555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1698924                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84347935986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76080446984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160428382970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       983693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       965311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1949004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.893947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.849006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95918.705328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92831.410929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94429.405300                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25829                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21027                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46856                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       853540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       798528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1652068                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73874279496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66419514001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140293793497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.867689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.827224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86550.459845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83177.438989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84920.108311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        822812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        940623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1763435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2107975                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3534449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5642424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 185944977961                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 300906146934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 486851124895                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2930787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4475072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7405859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.719252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.789808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.761887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88210.238718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85135.235205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86284.037657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        12713                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        10926                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         23639                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2095262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3523523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5618785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 164140580026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 264958258009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 429098838035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.714914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.787367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.758695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78338.928509                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75196.971329                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76368.616709                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1048160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1001583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2049743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6169517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5583588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11753105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 651924899193                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 589959187660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1241884086853                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7217677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6585171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13802848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.854779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.851499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105668.709429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105659.512783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105664.340347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       114166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        94955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       209121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6055351                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5488633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11543984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 584532132846                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 529320381258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1113852514104                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.838961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.833484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96531.502938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96439.383223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96487.704254                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3612                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          913                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4525                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6823                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         4608                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           11431                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2866000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1007499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3873499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10435                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5521                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         15956                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.653857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.834631                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.716408                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   420.049831                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   218.641276                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   338.859155                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6766                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4587                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        11353                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    130947499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     89176500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    220123999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.648395                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.830828                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.711519                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19353.753917                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19441.137999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19389.060072                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997703                       # Cycle average of tags in use
system.l2.tags.total_refs                    50849243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  42739133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.189758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.990102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.135364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.808874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.599208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.525137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.939017                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.531095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.090764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.087488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.086330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.139672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 397759621                       # Number of tag accesses
system.l2.tags.data_accesses                397759621                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     134096832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     442686336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     225505472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     402843712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    434640832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1639773184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    134096832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    225505472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     359602304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    267142272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       267142272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2095263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6916974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3523523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6294433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6791263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25621456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4174098                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4174098                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        195227504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        644493587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        328306565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        586487921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    632780382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2387295959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    195227504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    328306565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        523534069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      388924318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            388924318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      388924318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       195227504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       644493587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       328306565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       586487921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    632780382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2776220277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4004753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2095225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6645502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3523501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6032285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6763448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000293994250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       247337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       247337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44491076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3769255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25621454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4174184                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25621454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4174184                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 561493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                169431                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            641790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            623663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1694016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            859585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            975306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3999879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3341134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2933692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1900985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1613195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1373918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2120874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           989516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           930219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           569771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           492418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            215982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            238474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            356870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            273780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            229860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            252573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            272276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            388135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            272732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           407235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           365562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           103668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           106272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            99661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 804292938051                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               125299805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1274167206801                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32094.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50844.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16256305                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2640770                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25621454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4174184                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6375987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4501439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3320328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2561653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1976007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1507231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1176804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  933396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  733862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  572844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 445071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 364239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 234872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 153551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  97909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  58131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  30586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 134855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 205068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 237843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 251458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 255510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 257193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 258339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 260631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 271947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 259843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 257613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 255938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 254511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10167623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.947435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.673279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.889603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5677295     55.84%     55.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2386337     23.47%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       763595      7.51%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       398341      3.92%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       237474      2.34%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       162744      1.60%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        98563      0.97%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73765      0.73%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       369509      3.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10167623                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       247337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.318937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.913316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.151782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          16507      6.67%      6.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         69706     28.18%     34.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         54804     22.16%     57.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        38730     15.66%     72.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        24889     10.06%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        16502      6.67%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        11389      4.60%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         7227      2.92%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3847      1.56%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2024      0.82%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          940      0.38%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          419      0.17%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          190      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           87      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           35      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        247337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       247337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           225259     91.07%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4817      1.95%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11238      4.54%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4473      1.81%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1216      0.49%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              249      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        247337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1603837504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35935552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               256303616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1639773056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            267147776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2334.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       373.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2387.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    388.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  686874631498                       # Total gap between requests
system.mem_ctrls.avgGap                      23052.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    134094400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    425312128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    225504064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    386066240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    432860672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    256303616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 195223962.938393026590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 619199005.431405544281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 328304515.571067869663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 562062109.450690984726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 630188701.303081274033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 373144647.583792567253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2095263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6916973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3523523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6294433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6791262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4174184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  77248943966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 373028655090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 119110094587                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 336317009817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 368462503341                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17029299479546                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36868.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53929.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33804.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53430.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54255.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4079671.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34869610860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18533622525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71334997440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10203226020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54221082240.000092                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     307445385900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4858505280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       501466430265.000671                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        730.069740                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10073829381                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22936160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 653864705619                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37727267340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20052506760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        107593124100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10701537660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54221082240.000092                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     310441867920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2335152000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       543072538020.000671                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        790.642809                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3465208800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22936160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 660473326200                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33750                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16876                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8589676.226594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39342728.671079                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16876    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    943543000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16876                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   541915319000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 144959376000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11291016                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11291016                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11291016                       # number of overall hits
system.cpu1.icache.overall_hits::total       11291016                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4771705                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4771705                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4771705                       # number of overall misses
system.cpu1.icache.overall_misses::total      4771705                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 342062473166                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 342062473166                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 342062473166                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 342062473166                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16062721                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16062721                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16062721                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16062721                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.297067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.297067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.297067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.297067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71685.586843                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71685.586843                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71685.586843                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71685.586843                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       641989                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             7464                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.011388                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4474576                       # number of writebacks
system.cpu1.icache.writebacks::total          4474576                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       296485                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       296485                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       296485                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       296485                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4475220                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4475220                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4475220                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4475220                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 318607900174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 318607900174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 318607900174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 318607900174                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.278609                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.278609                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.278609                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.278609                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71193.796098                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71193.796098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71193.796098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71193.796098                       # average overall mshr miss latency
system.cpu1.icache.replacements               4474576                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11291016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11291016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4771705                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4771705                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 342062473166                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 342062473166                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16062721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16062721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.297067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.297067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71685.586843                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71685.586843                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       296485                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       296485                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4475220                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4475220                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 318607900174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 318607900174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.278609                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.278609                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71193.796098                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71193.796098                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993002                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15835047                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4475252                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.538359                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993002                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999781                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999781                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36600662                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36600662                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40733675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40733675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40733675                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40733675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16954423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16954423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16954423                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16954423                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1369317694229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1369317694229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1369317694229                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1369317694229                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     57688098                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     57688098                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     57688098                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     57688098                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.293898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.293898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.293898                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.293898                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80764.629633                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80764.629633                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80764.629633                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80764.629633                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    146918128                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        40819                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2327863                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            590                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.112876                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.184746                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7614658                       # number of writebacks
system.cpu1.dcache.writebacks::total          7614658                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9212802                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9212802                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9212802                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9212802                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7741621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7741621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7741621                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7741621                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 691319418694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 691319418694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 691319418694                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 691319418694                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.134198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.134198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134198                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89299.052317                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89299.052317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89299.052317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89299.052317                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7614657                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33253419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33253419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14200426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14200426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1183620705000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1183620705000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     47453845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     47453845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.299247                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.299247                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83351.070243                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83351.070243                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7484550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7484550                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6715876                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6715876                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 611320237000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 611320237000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141524                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91026.135235                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91026.135235                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7480256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7480256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2753997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2753997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 185696989229                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 185696989229                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10234253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10234253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67428.174115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67428.174115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1728252                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1728252                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1025745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1025745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79999181694                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79999181694                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.100227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77991.295784                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77991.295784                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       562148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       562148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        71899                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        71899                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   3835763000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3835763000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       634047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       634047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.113397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.113397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53349.323356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53349.323356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        33589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        33589                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2297029500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2297029500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.052976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 68386.361606                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68386.361606                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       544370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       544370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44352                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44352                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    416694500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    416694500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       588722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       588722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.075336                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.075336                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9395.168200                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9395.168200                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44336                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44336                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    372557500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    372557500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.075309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.075309                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8403.047185                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8403.047185                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4566500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4566500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4367500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4367500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       110705                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         110705                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        48087                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        48087                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    742878478                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    742878478                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       158792                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       158792                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.302830                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.302830                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15448.634309                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15448.634309                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          133                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          133                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47954                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47954                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    690494479                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    690494479                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.301993                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.301993                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14399.100784                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14399.100784                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.754367                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49842700                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7758295                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.424440                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.754367                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992324                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992324                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        125897584                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       125897584                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 686874695000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21521242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8979675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18446402                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38560404                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12056295                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          150485                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84099                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         234584                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2007240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2007243                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7406237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14115004                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        15956                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        15956                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8792035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24990869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13424868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23061161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70268933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    375105152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1051771328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    572777472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    970568640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2970222592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55332371                       # Total snoops (count)
system.tol2bus.snoopTraffic                 290885376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78570738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.299085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.501288                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56707875     72.17%     72.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20226403     25.74%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1636453      2.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78570738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46769188161                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12631882636                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4404847313                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11695720240                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6720207711                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
