// Seed: 71364846
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7
);
  always @(posedge 1) begin
    #(1);
  end
  assign id_0 = ~id_4;
  assign id_7 = 1;
  assign id_7 = 1;
  assign id_2 = id_4;
  initial begin
    #1;
  end
endmodule
