	component video_clock_for_DE is
		port (
			ref_clk_clk        : in  std_logic := 'X'; -- clk
			ref_reset_reset    : in  std_logic := 'X'; -- reset
			reset_source_reset : out std_logic;        -- reset
			vga_clk_clk        : out std_logic         -- clk
		);
	end component video_clock_for_DE;

