0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.sim/sim_1/behav/xsim/glbl.v,1676818961,verilog,,,,glbl,,uvm,,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sim_1/imports/sim_1/imports/src_v/ddr3.v,1676818962,verilog,,,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sim_1/imports/src_v/2048Mb_ddr3_parameters.vh,ddr3,,uvm,../../../../ddr3_controller_artya7.srcs/sim_1/imports/src_v,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sim_1/imports/sim_1/new/testbench.v,1676818962,verilog,,,,testbench,,uvm,../../../../ddr3_controller_artya7.srcs/sim_1/imports/src_v,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sim_1/imports/src_v/2048Mb_ddr3_parameters.vh,1676818962,verilog,,,,,,,,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/clkgen.sv,1676818962,systemVerilog,,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/ddr3_controller.sv,,clkgen,,uvm,../../../../ddr3_controller_artya7.srcs/sim_1/imports/src_v,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/ddr3_controller.sv,1676819422,systemVerilog,,C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/top.sv,,ddr3_controller;oddr_pinout,,uvm,../../../../ddr3_controller_artya7.srcs/sim_1/imports/src_v,,,,,
C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_controller_artya7.srcs/sources_1/new/top.sv,1675882363,systemVerilog,,,,top,,uvm,../../../../ddr3_controller_artya7.srcs/sim_1/imports/src_v,,,,,
