--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise c:\myproject\8612\hdsdgen_x20\hdsd_gen.ise
-intstyle ise -e 3 -l 3 -s 12 -xml my_gt11 my_gt11.ncd -o my_gt11.twr
my_gt11.pcf


Design file:              my_gt11.ncd
Physical constraint file: my_gt11.pcf
Device,speed:             xc4vfx20,-12 (PREVIEW 1.54 2005-05-25, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock TXUSRCLK2_IN
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  |  Clock |
Source       | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-------------+------------+------------+------------------+--------+
TXDATA_IN<0> |   -0.643(R)|    2.670(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<10>|   -0.680(R)|    2.709(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<11>|   -0.682(R)|    2.709(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<12>|   -0.763(R)|    2.784(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<13>|   -0.586(R)|    2.619(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<14>|   -0.774(R)|    2.794(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<15>|   -0.717(R)|    2.739(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<16>|   -0.922(R)|    2.929(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<17>|   -0.553(R)|    2.590(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<18>|   -0.819(R)|    2.833(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<19>|   -0.524(R)|    2.565(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<1> |   -0.845(R)|    2.856(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<2> |   -0.605(R)|    2.639(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<3> |   -0.602(R)|    2.636(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<4> |   -0.939(R)|    2.944(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<5> |   -0.954(R)|    2.958(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<6> |   -0.464(R)|    2.508(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<7> |   -0.562(R)|    2.599(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<8> |   -1.061(R)|    3.057(R)|TXUSRCLK2_IN_BUFGP|   0.000|
TXDATA_IN<9> |   -0.418(R)|    2.464(R)|TXUSRCLK2_IN_BUFGP|   0.000|
-------------+------------+------------+------------------+--------+

Clock RXUSRCLK2_IN to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  |  Clock |
Destination  | to PAD     |Internal Clock(s) |  Phase |
-------------+------------+------------------+--------+
RXDATA_OUT<0>|    9.818(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<1>|   10.246(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<2>|   10.035(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<3>|   10.093(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<4>|   10.206(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<5>|   10.304(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<6>|    9.927(R)|RXUSRCLK2_IN_BUFGP|   0.000|
RXDATA_OUT<7>|    9.578(R)|RXUSRCLK2_IN_BUFGP|   0.000|
-------------+------------+------------------+--------+

Analysis completed Mon Oct 10 17:19:38 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 160 MB
