and r0, r1, r0, ror #8 
mvn r2, r0 
lsr r0, r2, #8 
ror r3, r0, #14 
ror r1, r3, #9 
ror r3, r1, #12 
