srcscan starts
INFO: analyzing module special_pu (VERI-9002)
INFO: analyzing module spu_cache (VERI-9002)
INFO: analyzing module spu_divider_sign (VERI-9002)
INFO: analyzing module spu_divider_unsign (VERI-9002)
INFO: analyzing module spu_ln_block (VERI-9002)
INFO: analyzing module spu_ln_sqrt (VERI-9002)
INFO: analyzing module spu_ln_top (VERI-9002)
INFO: analyzing module spu_sm_addertree (VERI-9002)
INFO: analyzing module spu_sm_block (VERI-9002)
INFO: analyzing module spu_sm_expu_approx (VERI-9002)
INFO: analyzing module spu_sm_expu_approx_lut (VERI-9002)
INFO: analyzing module spu_sm_expu_pwl (VERI-9002)
INFO: analyzing module spu_sm_top (VERI-9002)
INFO: analyzing module spu_sm_xmax (VERI-9002)
INFO: analyzing module TS1N28HPCPSVTB512X128M4S (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:special_pu
VeriTop library:xil_defaultlib mod:spu_divider_sign
VeriTop library:xil_defaultlib mod:TS1N28HPCPSVTB512X128M4S
END of tops
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/special_pu.v(26): INFO: compiling module 'special_pu_default' (VERI-1018)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/spu_divider_sign.v(14): INFO: compiling module 'spu_divider_sign_default' (VERI-1018)
D:/OneDrive - HKUST Connect/ACCESS/Special_PU_proj/rtl/ts1n28hpcpsvtb512x128m4s_180a_ssg0p81v125c.v(72): INFO: compiling module 'TS1N28HPCPSVTB512X128M4S_default' (VERI-1018)
ModName: spu_cache(DATA_WIDTH=128)
ModName: spu_divider_unsign(DIVISOR_DW=12,PRECISION_DW=18)
ModName: spu_divider_unsign(DIVISOR_DW=20,PRECISION_DW=20)
ModName: spu_ln_sqrt(DW=24)
ModName: spu_ln_top(LN_MAX_TOKEN_DEPTH=11,CACHE_DATA_WIDTH=1024,CACHE_DATA_DEPTH=9)
ModName: spu_sm_top(SM_MAX_TOKEN_DEPTH=11,CACHE_DATA_WIDTH=1024,CACHE_DATA_DEPTH=9)
BaseName spu_cache has 1 entries
BaseName spu_divider_unsign has 2 entries
BaseName spu_ln_sqrt has 1 entries
BaseName spu_ln_top has 1 entries
BaseName spu_sm_top has 1 entries
srcscan exits with return value 0
