// Seed: 1258613942
module module_0 #(
    parameter id_57 = 32'd79,
    parameter id_58 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56
);
  output wire id_56;
  input wire id_55;
  output wire id_54;
  inout wire id_53;
  inout wire id_52;
  inout wire id_51;
  input wire id_50;
  inout wire id_49;
  output wire id_48;
  inout wire id_47;
  output wire id_46;
  output wire id_45;
  inout wire id_44;
  input wire id_43;
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  defparam id_57.id_58 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_8;
  assign id_7 = 1;
  module_0(
      id_3,
      id_6,
      id_4,
      id_1,
      id_4,
      id_4,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_7,
      id_7,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_7,
      id_3,
      id_7
  );
  tri id_9 = 1 == 1'd0;
  assign id_5 = id_8[1==?""];
  assign id_5[1==1] = id_8;
  assign id_2[1] = id_9;
  wire id_10;
  wire id_11, id_12, id_13;
  and (id_7, id_2, id_1, id_4, id_3);
endmodule
