$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 32 % next_pc [31:0] $end
  $var wire 32 & pc [31:0] $end
  $scope module smolPC $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 32 % next_pc [31:0] $end
   $var wire 32 & pc [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
#1
0#
#2
1#
b00000000000000000000000000000100 %
b00000000000000000000000000000100 &
#3
0#
#4
1#
#5
0#
b00000000000000000000000000001000 %
#6
1#
b00000000000000000000000000001000 &
#7
0#
#8
1#
1$
b00000000000000000000000000000000 &
#9
0#
0$
#10
1#
b00000000000000000000000000001000 &
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
