<html><body><samp><pre>
<!@TC:1555336464>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: C:\Gowin\Gowin_V1.9.0.01Beta\SynplifyPro
OS: Windows 6.2

Hostname: LAPTOP-7P3FEATO

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06</a>

@N: : <!@TM:1555336464> | Running in 64-bit mode 
File C:\Users\Grant\Documents\Gowin\GW1NS2-Simple_Examples.git\trunk\gowin_empu\impl\synplify\rev_1\synwork\gowin_empu_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\users\grant\documents\gowin\iid_broadkey\iid_broadkey.git\trunk\fpga\src\template.v:13:7:13:26:@N:NF107:@XP_MSG">template.v(13)</a><!@TM:1555336464> | Selected library: work cell: Gowin_EMPU_template view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="c:\users\grant\documents\gowin\iid_broadkey\iid_broadkey.git\trunk\fpga\src\template.v:13:7:13:26:@N:NF107:@XP_MSG">template.v(13)</a><!@TM:1555336464> | Selected library: work cell: Gowin_EMPU_template view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 15 08:54:24 2019

###########################################################]

</pre></samp></body></html>
