
Robonaut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087ec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  080089c0  080089c0  000189c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008db4  08008db4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008db4  08008db4  00018db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008dbc  08008dbc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dbc  08008dbc  00018dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008dc0  08008dc0  00018dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004cc  200001dc  08008fa0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a8  08008fa0  000206a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001632b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000241a  00000000  00000000  00036537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  00038958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  00039bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000053f8  00000000  00000000  0003ad98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016237  00000000  00000000  00040190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faca0  00000000  00000000  000563c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00151067  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000614c  00000000  00000000  001510b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  00157204  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001572d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080089a4 	.word	0x080089a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080089a4 	.word	0x080089a4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	f5ad 6d89 	sub.w	sp, sp, #1096	; 0x448
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef4:	f001 fafc 	bl	80024f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef8:	f000 f85c 	bl	8000fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efc:	f000 fcce 	bl	800189c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f00:	f000 f91c 	bl	800113c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000f04:	f000 f976 	bl	80011f4 <MX_I2C3_Init>
  MX_SPI1_Init();
 8000f08:	f000 f9a2 	bl	8001250 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000f0c:	f000 f9d6 	bl	80012bc <MX_SPI2_Init>
  MX_SPI3_Init();
 8000f10:	f000 fa0a 	bl	8001328 <MX_SPI3_Init>
  MX_ADC1_Init();
 8000f14:	f000 f8c0 	bl	8001098 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f18:	f000 fa3e 	bl	8001398 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f1c:	f000 fabc 	bl	8001498 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f20:	f000 fb14 	bl	800154c <MX_TIM4_Init>
  MX_TIM13_Init();
 8000f24:	f000 fc18 	bl	8001758 <MX_TIM13_Init>
  MX_TIM5_Init();
 8000f28:	f000 fb6a 	bl	8001600 <MX_TIM5_Init>
  MX_I2C2_Init();
 8000f2c:	f000 f934 	bl	8001198 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8000f30:	f000 fc60 	bl	80017f4 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000f34:	f000 fc88 	bl	8001848 <MX_USART6_UART_Init>
  MX_TIM7_Init();
 8000f38:	f000 fbd8 	bl	80016ec <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // Initialize ToF
  VL53L1_RangingMeasurementData_t RangingData;
  VL53L1_Dev_t  vl53l1_1; // ToF1
  VL53L1_DEV    Dev1 = &vl53l1_1;
 8000f3c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000f40:	f8c7 3444 	str.w	r3, [r7, #1092]	; 0x444
  uint8_t DataReady;

  // initialize vl53l1x communication parameters
  Dev1->I2cHandle = &hi2c2;
 8000f44:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8000f48:	4a17      	ldr	r2, [pc, #92]	; (8000fa8 <main+0xbc>)
 8000f4a:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
  Dev1->I2cDevAddr = 0x52;
 8000f4e:	f8d7 3444 	ldr.w	r3, [r7, #1092]	; 0x444
 8000f52:	2252      	movs	r2, #82	; 0x52
 8000f54:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
//  HAL_Delay(2); // 2ms reset time
//  HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, GPIO_PIN_RESET);
//  HAL_Delay(2); // 2ms reset time
//
  // set ToF1
  HAL_GPIO_WritePin(ToF_XSDN_36_GPIO_Port, ToF_XSDN_36_Pin, GPIO_PIN_SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	4813      	ldr	r0, [pc, #76]	; (8000fac <main+0xc0>)
 8000f5e:	f002 f875 	bl	800304c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8000f62:	2002      	movs	r0, #2
 8000f64:	f001 fb36 	bl	80025d4 <HAL_Delay>

  //unsigned char ADC_value_string[10];
  //uint8_t leds_on[4];// = {1, 1, 1, 1};
  //uint8_t fb_leds_on[4] = {0};
  //uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
  uint16_t ADC_values_front[32] = {0};
 8000f68:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 8000f6c:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8000f70:	4618      	mov	r0, r3
 8000f72:	2340      	movs	r3, #64	; 0x40
 8000f74:	461a      	mov	r2, r3
 8000f76:	2100      	movs	r1, #0
 8000f78:	f004 ffb2 	bl	8005ee0 <memset>
  uint16_t ADC_values_rear[32] = {0};
 8000f7c:	f507 6389 	add.w	r3, r7, #1096	; 0x448
 8000f80:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8000f84:	4618      	mov	r0, r3
 8000f86:	2340      	movs	r3, #64	; 0x40
 8000f88:	461a      	mov	r2, r3
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	f004 ffa8 	bl	8005ee0 <memset>
//  float delta, p;
//  enum circuit_section circuit_Section;
//  circuit_Section = Fast_section;
  //LS_INF_Send(&hspi3, leds_off);

  bool dead_man_switch = false;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f887 3443 	strb.w	r3, [r7, #1091]	; 0x443

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); // Primary channel - rising edge - rinse and repeat
 8000f96:	2100      	movs	r1, #0
 8000f98:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <main+0xc4>)
 8000f9a:	f003 fa57 	bl	800444c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);    // Secondary channel - falling edge - stop second counter
 8000f9e:	2104      	movs	r1, #4
 8000fa0:	4803      	ldr	r0, [pc, #12]	; (8000fb0 <main+0xc4>)
 8000fa2:	f003 f977 	bl	8004294 <HAL_TIM_IC_Start>
//  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <main+0xba>
 8000fa8:	20000294 	.word	0x20000294
 8000fac:	40020400 	.word	0x40020400
 8000fb0:	20000444 	.word	0x20000444

08000fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b094      	sub	sp, #80	; 0x50
 8000fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fba:	f107 031c 	add.w	r3, r7, #28
 8000fbe:	2234      	movs	r2, #52	; 0x34
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f004 ff8c 	bl	8005ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc8:	f107 0308 	add.w	r3, r7, #8
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd8:	2300      	movs	r3, #0
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	4b2c      	ldr	r3, [pc, #176]	; (8001090 <SystemClock_Config+0xdc>)
 8000fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe0:	4a2b      	ldr	r2, [pc, #172]	; (8001090 <SystemClock_Config+0xdc>)
 8000fe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fe8:	4b29      	ldr	r3, [pc, #164]	; (8001090 <SystemClock_Config+0xdc>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	603b      	str	r3, [r7, #0]
 8000ff8:	4b26      	ldr	r3, [pc, #152]	; (8001094 <SystemClock_Config+0xe0>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a25      	ldr	r2, [pc, #148]	; (8001094 <SystemClock_Config+0xe0>)
 8000ffe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001002:	6013      	str	r3, [r2, #0]
 8001004:	4b23      	ldr	r3, [pc, #140]	; (8001094 <SystemClock_Config+0xe0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800100c:	603b      	str	r3, [r7, #0]
 800100e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001010:	2301      	movs	r3, #1
 8001012:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001014:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001018:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101a:	2302      	movs	r3, #2
 800101c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800101e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001022:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001024:	2304      	movs	r3, #4
 8001026:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001028:	23b4      	movs	r3, #180	; 0xb4
 800102a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800102c:	2302      	movs	r3, #2
 800102e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001030:	2302      	movs	r3, #2
 8001032:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001034:	2302      	movs	r3, #2
 8001036:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	4618      	mov	r0, r3
 800103e:	f002 fd15 	bl	8003a6c <HAL_RCC_OscConfig>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001048:	f000 fd6e 	bl	8001b28 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800104c:	f002 f974 	bl	8003338 <HAL_PWREx_EnableOverDrive>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001056:	f000 fd67 	bl	8001b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105a:	230f      	movs	r3, #15
 800105c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105e:	2302      	movs	r3, #2
 8001060:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001066:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800106a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800106c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001070:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	2105      	movs	r1, #5
 8001078:	4618      	mov	r0, r3
 800107a:	f002 f9ad 	bl	80033d8 <HAL_RCC_ClockConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001084:	f000 fd50 	bl	8001b28 <Error_Handler>
  }
}
 8001088:	bf00      	nop
 800108a:	3750      	adds	r7, #80	; 0x50
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40023800 	.word	0x40023800
 8001094:	40007000 	.word	0x40007000

08001098 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800109e:	463b      	mov	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010aa:	4b21      	ldr	r3, [pc, #132]	; (8001130 <MX_ADC1_Init+0x98>)
 80010ac:	4a21      	ldr	r2, [pc, #132]	; (8001134 <MX_ADC1_Init+0x9c>)
 80010ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010b0:	4b1f      	ldr	r3, [pc, #124]	; (8001130 <MX_ADC1_Init+0x98>)
 80010b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b8:	4b1d      	ldr	r3, [pc, #116]	; (8001130 <MX_ADC1_Init+0x98>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010be:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <MX_ADC1_Init+0x98>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010c4:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <MX_ADC1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010ca:	4b19      	ldr	r3, [pc, #100]	; (8001130 <MX_ADC1_Init+0x98>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010d2:	4b17      	ldr	r3, [pc, #92]	; (8001130 <MX_ADC1_Init+0x98>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <MX_ADC1_Init+0x98>)
 80010da:	4a17      	ldr	r2, [pc, #92]	; (8001138 <MX_ADC1_Init+0xa0>)
 80010dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010de:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_ADC1_Init+0x98>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <MX_ADC1_Init+0x98>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_ADC1_Init+0x98>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_ADC1_Init+0x98>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010f8:	480d      	ldr	r0, [pc, #52]	; (8001130 <MX_ADC1_Init+0x98>)
 80010fa:	f001 fa8f 	bl	800261c <HAL_ADC_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001104:	f000 fd10 	bl	8001b28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001108:	2301      	movs	r3, #1
 800110a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800110c:	2301      	movs	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	463b      	mov	r3, r7
 8001116:	4619      	mov	r1, r3
 8001118:	4805      	ldr	r0, [pc, #20]	; (8001130 <MX_ADC1_Init+0x98>)
 800111a:	f001 fac3 	bl	80026a4 <HAL_ADC_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001124:	f000 fd00 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001128:	bf00      	nop
 800112a:	3710      	adds	r7, #16
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	200001f8 	.word	0x200001f8
 8001134:	40012000 	.word	0x40012000
 8001138:	0f000001 	.word	0x0f000001

0800113c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_I2C1_Init+0x50>)
 8001142:	4a13      	ldr	r2, [pc, #76]	; (8001190 <MX_I2C1_Init+0x54>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_I2C1_Init+0x50>)
 8001148:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_I2C1_Init+0x58>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800114c:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_I2C1_Init+0x50>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_I2C1_Init+0x50>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_I2C1_Init+0x50>)
 800115a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800115e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <MX_I2C1_Init+0x50>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_I2C1_Init+0x50>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_I2C1_Init+0x50>)
 800117a:	f001 ff99 	bl	80030b0 <HAL_I2C_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001184:	f000 fcd0 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000240 	.word	0x20000240
 8001190:	40005400 	.word	0x40005400
 8001194:	000186a0 	.word	0x000186a0

08001198 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <MX_I2C2_Init+0x50>)
 800119e:	4a13      	ldr	r2, [pc, #76]	; (80011ec <MX_I2C2_Init+0x54>)
 80011a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011a4:	4a12      	ldr	r2, [pc, #72]	; (80011f0 <MX_I2C2_Init+0x58>)
 80011a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011a8:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011bc:	4b0a      	ldr	r3, [pc, #40]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011be:	2200      	movs	r2, #0
 80011c0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011d4:	4804      	ldr	r0, [pc, #16]	; (80011e8 <MX_I2C2_Init+0x50>)
 80011d6:	f001 ff6b 	bl	80030b0 <HAL_I2C_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80011e0:	f000 fca2 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000294 	.word	0x20000294
 80011ec:	40005800 	.word	0x40005800
 80011f0:	000186a0 	.word	0x000186a0

080011f4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <MX_I2C3_Init+0x50>)
 80011fa:	4a13      	ldr	r2, [pc, #76]	; (8001248 <MX_I2C3_Init+0x54>)
 80011fc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <MX_I2C3_Init+0x50>)
 8001200:	4a12      	ldr	r2, [pc, #72]	; (800124c <MX_I2C3_Init+0x58>)
 8001202:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <MX_I2C3_Init+0x50>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800120a:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <MX_I2C3_Init+0x50>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001210:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <MX_I2C3_Init+0x50>)
 8001212:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001216:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001218:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <MX_I2C3_Init+0x50>)
 800121a:	2200      	movs	r2, #0
 800121c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <MX_I2C3_Init+0x50>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001224:	4b07      	ldr	r3, [pc, #28]	; (8001244 <MX_I2C3_Init+0x50>)
 8001226:	2200      	movs	r2, #0
 8001228:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <MX_I2C3_Init+0x50>)
 800122c:	2200      	movs	r2, #0
 800122e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001230:	4804      	ldr	r0, [pc, #16]	; (8001244 <MX_I2C3_Init+0x50>)
 8001232:	f001 ff3d 	bl	80030b0 <HAL_I2C_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800123c:	f000 fc74 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	200002e8 	.word	0x200002e8
 8001248:	40005c00 	.word	0x40005c00
 800124c:	000186a0 	.word	0x000186a0

08001250 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001254:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001256:	4a18      	ldr	r2, [pc, #96]	; (80012b8 <MX_SPI1_Init+0x68>)
 8001258:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800125a:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <MX_SPI1_Init+0x64>)
 800125c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001260:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001262:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <MX_SPI1_Init+0x64>)
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800126e:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001274:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800127a:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <MX_SPI1_Init+0x64>)
 800127c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001280:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001284:	2228      	movs	r2, #40	; 0x28
 8001286:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <MX_SPI1_Init+0x64>)
 800128a:	2200      	movs	r2, #0
 800128c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800128e:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001294:	4b07      	ldr	r3, [pc, #28]	; (80012b4 <MX_SPI1_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <MX_SPI1_Init+0x64>)
 800129c:	220a      	movs	r2, #10
 800129e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012a0:	4804      	ldr	r0, [pc, #16]	; (80012b4 <MX_SPI1_Init+0x64>)
 80012a2:	f002 fe81 	bl	8003fa8 <HAL_SPI_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012ac:	f000 fc3c 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	2000033c 	.word	0x2000033c
 80012b8:	40013000 	.word	0x40013000

080012bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012c0:	4b17      	ldr	r3, [pc, #92]	; (8001320 <MX_SPI2_Init+0x64>)
 80012c2:	4a18      	ldr	r2, [pc, #96]	; (8001324 <MX_SPI2_Init+0x68>)
 80012c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012c6:	4b16      	ldr	r3, [pc, #88]	; (8001320 <MX_SPI2_Init+0x64>)
 80012c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012ce:	4b14      	ldr	r3, [pc, #80]	; (8001320 <MX_SPI2_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <MX_SPI2_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <MX_SPI2_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <MX_SPI2_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012e6:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <MX_SPI2_Init+0x64>)
 80012e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <MX_SPI2_Init+0x64>)
 80012f0:	2220      	movs	r2, #32
 80012f2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <MX_SPI2_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <MX_SPI2_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001300:	4b07      	ldr	r3, [pc, #28]	; (8001320 <MX_SPI2_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <MX_SPI2_Init+0x64>)
 8001308:	220a      	movs	r2, #10
 800130a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800130c:	4804      	ldr	r0, [pc, #16]	; (8001320 <MX_SPI2_Init+0x64>)
 800130e:	f002 fe4b 	bl	8003fa8 <HAL_SPI_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001318:	f000 fc06 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000394 	.word	0x20000394
 8001324:	40003800 	.word	0x40003800

08001328 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <MX_SPI3_Init+0x68>)
 800132e:	4a19      	ldr	r2, [pc, #100]	; (8001394 <MX_SPI3_Init+0x6c>)
 8001330:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <MX_SPI3_Init+0x68>)
 8001334:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001338:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 800133a:	4b15      	ldr	r3, [pc, #84]	; (8001390 <MX_SPI3_Init+0x68>)
 800133c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001340:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001342:	4b13      	ldr	r3, [pc, #76]	; (8001390 <MX_SPI3_Init+0x68>)
 8001344:	2200      	movs	r2, #0
 8001346:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_SPI3_Init+0x68>)
 800134a:	2200      	movs	r2, #0
 800134c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <MX_SPI3_Init+0x68>)
 8001350:	2200      	movs	r2, #0
 8001352:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001354:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <MX_SPI3_Init+0x68>)
 8001356:	f44f 7200 	mov.w	r2, #512	; 0x200
 800135a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800135c:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_SPI3_Init+0x68>)
 800135e:	2210      	movs	r2, #16
 8001360:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <MX_SPI3_Init+0x68>)
 8001364:	2200      	movs	r2, #0
 8001366:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_SPI3_Init+0x68>)
 800136a:	2200      	movs	r2, #0
 800136c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <MX_SPI3_Init+0x68>)
 8001370:	2200      	movs	r2, #0
 8001372:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_SPI3_Init+0x68>)
 8001376:	220a      	movs	r2, #10
 8001378:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <MX_SPI3_Init+0x68>)
 800137c:	f002 fe14 	bl	8003fa8 <HAL_SPI_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001386:	f000 fbcf 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200003ec 	.word	0x200003ec
 8001394:	40003c00 	.word	0x40003c00

08001398 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08c      	sub	sp, #48	; 0x30
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
 80013ac:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013ae:	f107 030c 	add.w	r3, r7, #12
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013c4:	4b33      	ldr	r3, [pc, #204]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013cc:	4b31      	ldr	r3, [pc, #196]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d2:	4b30      	ldr	r3, [pc, #192]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013d8:	4b2e      	ldr	r3, [pc, #184]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013da:	f04f 32ff 	mov.w	r2, #4294967295
 80013de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e0:	4b2c      	ldr	r3, [pc, #176]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80013ec:	4829      	ldr	r0, [pc, #164]	; (8001494 <MX_TIM2_Init+0xfc>)
 80013ee:	f002 ff02 	bl	80041f6 <HAL_TIM_IC_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80013f8:	f000 fb96 	bl	8001b28 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80013fc:	2304      	movs	r3, #4
 80013fe:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001400:	2350      	movs	r3, #80	; 0x50
 8001402:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001404:	2300      	movs	r3, #0
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001408:	2300      	movs	r3, #0
 800140a:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001410:	f107 031c 	add.w	r3, r7, #28
 8001414:	4619      	mov	r1, r3
 8001416:	481f      	ldr	r0, [pc, #124]	; (8001494 <MX_TIM2_Init+0xfc>)
 8001418:	f003 fc6d 	bl	8004cf6 <HAL_TIM_SlaveConfigSynchro>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001422:	f000 fb81 	bl	8001b28 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800142a:	2301      	movs	r3, #1
 800142c:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001436:	f107 030c 	add.w	r3, r7, #12
 800143a:	2200      	movs	r2, #0
 800143c:	4619      	mov	r1, r3
 800143e:	4815      	ldr	r0, [pc, #84]	; (8001494 <MX_TIM2_Init+0xfc>)
 8001440:	f003 fa34 	bl	80048ac <HAL_TIM_IC_ConfigChannel>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800144a:	f000 fb6d 	bl	8001b28 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800144e:	2302      	movs	r3, #2
 8001450:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001452:	2302      	movs	r3, #2
 8001454:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001456:	f107 030c 	add.w	r3, r7, #12
 800145a:	2204      	movs	r2, #4
 800145c:	4619      	mov	r1, r3
 800145e:	480d      	ldr	r0, [pc, #52]	; (8001494 <MX_TIM2_Init+0xfc>)
 8001460:	f003 fa24 	bl	80048ac <HAL_TIM_IC_ConfigChannel>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800146a:	f000 fb5d 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	4619      	mov	r1, r3
 800147a:	4806      	ldr	r0, [pc, #24]	; (8001494 <MX_TIM2_Init+0xfc>)
 800147c:	f004 f9ac 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8001486:	f000 fb4f 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	3730      	adds	r7, #48	; 0x30
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000444 	.word	0x20000444

08001498 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	; 0x28
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]
 80014b8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014ba:	4b22      	ldr	r3, [pc, #136]	; (8001544 <MX_TIM3_Init+0xac>)
 80014bc:	4a22      	ldr	r2, [pc, #136]	; (8001548 <MX_TIM3_Init+0xb0>)
 80014be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014c0:	4b20      	ldr	r3, [pc, #128]	; (8001544 <MX_TIM3_Init+0xac>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c6:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <MX_TIM3_Init+0xac>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014cc:	4b1d      	ldr	r3, [pc, #116]	; (8001544 <MX_TIM3_Init+0xac>)
 80014ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d4:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <MX_TIM3_Init+0xac>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014da:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <MX_TIM3_Init+0xac>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80014e0:	4818      	ldr	r0, [pc, #96]	; (8001544 <MX_TIM3_Init+0xac>)
 80014e2:	f002 fe39 	bl	8004158 <HAL_TIM_PWM_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014ec:	f000 fb1c 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014f8:	f107 0320 	add.w	r3, r7, #32
 80014fc:	4619      	mov	r1, r3
 80014fe:	4811      	ldr	r0, [pc, #68]	; (8001544 <MX_TIM3_Init+0xac>)
 8001500:	f004 f96a 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800150a:	f000 fb0d 	bl	8001b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800150e:	2360      	movs	r3, #96	; 0x60
 8001510:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	2204      	movs	r2, #4
 8001522:	4619      	mov	r1, r3
 8001524:	4807      	ldr	r0, [pc, #28]	; (8001544 <MX_TIM3_Init+0xac>)
 8001526:	f003 fa5d 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001530:	f000 fafa 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001534:	4803      	ldr	r0, [pc, #12]	; (8001544 <MX_TIM3_Init+0xac>)
 8001536:	f000 fe23 	bl	8002180 <HAL_TIM_MspPostInit>

}
 800153a:	bf00      	nop
 800153c:	3728      	adds	r7, #40	; 0x28
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	2000048c 	.word	0x2000048c
 8001548:	40000400 	.word	0x40000400

0800154c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001552:	f107 0320 	add.w	r3, r7, #32
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
 8001568:	611a      	str	r2, [r3, #16]
 800156a:	615a      	str	r2, [r3, #20]
 800156c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800156e:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <MX_TIM4_Init+0xac>)
 8001570:	4a22      	ldr	r2, [pc, #136]	; (80015fc <MX_TIM4_Init+0xb0>)
 8001572:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001574:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <MX_TIM4_Init+0xac>)
 8001576:	2200      	movs	r2, #0
 8001578:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157a:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <MX_TIM4_Init+0xac>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001580:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <MX_TIM4_Init+0xac>)
 8001582:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001586:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b1b      	ldr	r3, [pc, #108]	; (80015f8 <MX_TIM4_Init+0xac>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158e:	4b1a      	ldr	r3, [pc, #104]	; (80015f8 <MX_TIM4_Init+0xac>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001594:	4818      	ldr	r0, [pc, #96]	; (80015f8 <MX_TIM4_Init+0xac>)
 8001596:	f002 fddf 	bl	8004158 <HAL_TIM_PWM_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80015a0:	f000 fac2 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a4:	2300      	movs	r3, #0
 80015a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a8:	2300      	movs	r3, #0
 80015aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015ac:	f107 0320 	add.w	r3, r7, #32
 80015b0:	4619      	mov	r1, r3
 80015b2:	4811      	ldr	r0, [pc, #68]	; (80015f8 <MX_TIM4_Init+0xac>)
 80015b4:	f004 f910 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80015be:	f000 fab3 	bl	8001b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015c2:	2360      	movs	r3, #96	; 0x60
 80015c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	2200      	movs	r2, #0
 80015d6:	4619      	mov	r1, r3
 80015d8:	4807      	ldr	r0, [pc, #28]	; (80015f8 <MX_TIM4_Init+0xac>)
 80015da:	f003 fa03 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80015e4:	f000 faa0 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015e8:	4803      	ldr	r0, [pc, #12]	; (80015f8 <MX_TIM4_Init+0xac>)
 80015ea:	f000 fdc9 	bl	8002180 <HAL_TIM_MspPostInit>

}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	; 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200004d4 	.word	0x200004d4
 80015fc:	40000800 	.word	0x40000800

08001600 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08e      	sub	sp, #56	; 0x38
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001606:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	605a      	str	r2, [r3, #4]
 8001626:	609a      	str	r2, [r3, #8]
 8001628:	60da      	str	r2, [r3, #12]
 800162a:	611a      	str	r2, [r3, #16]
 800162c:	615a      	str	r2, [r3, #20]
 800162e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001630:	4b2c      	ldr	r3, [pc, #176]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001632:	4a2d      	ldr	r2, [pc, #180]	; (80016e8 <MX_TIM5_Init+0xe8>)
 8001634:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 30-1;
 8001636:	4b2b      	ldr	r3, [pc, #172]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001638:	221d      	movs	r2, #29
 800163a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163c:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <MX_TIM5_Init+0xe4>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60000-1;
 8001642:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001644:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001648:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <MX_TIM5_Init+0xe4>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001650:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001652:	2200      	movs	r2, #0
 8001654:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001656:	4823      	ldr	r0, [pc, #140]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001658:	f002 fd2f 	bl	80040ba <HAL_TIM_Base_Init>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001662:	f000 fa61 	bl	8001b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001666:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800166a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800166c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001670:	4619      	mov	r1, r3
 8001672:	481c      	ldr	r0, [pc, #112]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001674:	f003 fa78 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800167e:	f000 fa53 	bl	8001b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001682:	4818      	ldr	r0, [pc, #96]	; (80016e4 <MX_TIM5_Init+0xe4>)
 8001684:	f002 fd68 	bl	8004158 <HAL_TIM_PWM_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800168e:	f000 fa4b 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001692:	2300      	movs	r3, #0
 8001694:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001696:	2300      	movs	r3, #0
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800169a:	f107 0320 	add.w	r3, r7, #32
 800169e:	4619      	mov	r1, r3
 80016a0:	4810      	ldr	r0, [pc, #64]	; (80016e4 <MX_TIM5_Init+0xe4>)
 80016a2:	f004 f899 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80016ac:	f000 fa3c 	bl	8001b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016b0:	2360      	movs	r3, #96	; 0x60
 80016b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	2200      	movs	r2, #0
 80016c4:	4619      	mov	r1, r3
 80016c6:	4807      	ldr	r0, [pc, #28]	; (80016e4 <MX_TIM5_Init+0xe4>)
 80016c8:	f003 f98c 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80016d2:	f000 fa29 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80016d6:	4803      	ldr	r0, [pc, #12]	; (80016e4 <MX_TIM5_Init+0xe4>)
 80016d8:	f000 fd52 	bl	8002180 <HAL_TIM_MspPostInit>

}
 80016dc:	bf00      	nop
 80016de:	3738      	adds	r7, #56	; 0x38
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	2000051c 	.word	0x2000051c
 80016e8:	40000c00 	.word	0x40000c00

080016ec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f2:	463b      	mov	r3, r7
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80016fa:	4b15      	ldr	r3, [pc, #84]	; (8001750 <MX_TIM7_Init+0x64>)
 80016fc:	4a15      	ldr	r2, [pc, #84]	; (8001754 <MX_TIM7_Init+0x68>)
 80016fe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10000-1;
 8001700:	4b13      	ldr	r3, [pc, #76]	; (8001750 <MX_TIM7_Init+0x64>)
 8001702:	f242 720f 	movw	r2, #9999	; 0x270f
 8001706:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001708:	4b11      	ldr	r3, [pc, #68]	; (8001750 <MX_TIM7_Init+0x64>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 30000-1;
 800170e:	4b10      	ldr	r3, [pc, #64]	; (8001750 <MX_TIM7_Init+0x64>)
 8001710:	f247 522f 	movw	r2, #29999	; 0x752f
 8001714:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <MX_TIM7_Init+0x64>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800171c:	480c      	ldr	r0, [pc, #48]	; (8001750 <MX_TIM7_Init+0x64>)
 800171e:	f002 fccc 	bl	80040ba <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001728:	f000 f9fe 	bl	8001b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800172c:	2300      	movs	r3, #0
 800172e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	4619      	mov	r1, r3
 8001738:	4805      	ldr	r0, [pc, #20]	; (8001750 <MX_TIM7_Init+0x64>)
 800173a:	f004 f84d 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001744:	f000 f9f0 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000564 	.word	0x20000564
 8001754:	40001400 	.word	0x40001400

08001758 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
 800176c:	615a      	str	r2, [r3, #20]
 800176e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001770:	4b1e      	ldr	r3, [pc, #120]	; (80017ec <MX_TIM13_Init+0x94>)
 8001772:	4a1f      	ldr	r2, [pc, #124]	; (80017f0 <MX_TIM13_Init+0x98>)
 8001774:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001776:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <MX_TIM13_Init+0x94>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <MX_TIM13_Init+0x94>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <MX_TIM13_Init+0x94>)
 8001784:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001788:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178a:	4b18      	ldr	r3, [pc, #96]	; (80017ec <MX_TIM13_Init+0x94>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001790:	4b16      	ldr	r3, [pc, #88]	; (80017ec <MX_TIM13_Init+0x94>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001796:	4815      	ldr	r0, [pc, #84]	; (80017ec <MX_TIM13_Init+0x94>)
 8001798:	f002 fc8f 	bl	80040ba <HAL_TIM_Base_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80017a2:	f000 f9c1 	bl	8001b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80017a6:	4811      	ldr	r0, [pc, #68]	; (80017ec <MX_TIM13_Init+0x94>)
 80017a8:	f002 fcd6 	bl	8004158 <HAL_TIM_PWM_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80017b2:	f000 f9b9 	bl	8001b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b6:	2360      	movs	r3, #96	; 0x60
 80017b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	4807      	ldr	r0, [pc, #28]	; (80017ec <MX_TIM13_Init+0x94>)
 80017ce:	f003 f909 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80017d8:	f000 f9a6 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80017dc:	4803      	ldr	r0, [pc, #12]	; (80017ec <MX_TIM13_Init+0x94>)
 80017de:	f000 fccf 	bl	8002180 <HAL_TIM_MspPostInit>

}
 80017e2:	bf00      	nop
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200005ac 	.word	0x200005ac
 80017f0:	40001c00 	.word	0x40001c00

080017f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017f8:	4b11      	ldr	r3, [pc, #68]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 80017fa:	4a12      	ldr	r2, [pc, #72]	; (8001844 <MX_USART2_UART_Init+0x50>)
 80017fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80017fe:	4b10      	ldr	r3, [pc, #64]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 8001800:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001806:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800180c:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001812:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001818:	4b09      	ldr	r3, [pc, #36]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 800181a:	220c      	movs	r2, #12
 800181c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181e:	4b08      	ldr	r3, [pc, #32]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800182a:	4805      	ldr	r0, [pc, #20]	; (8001840 <MX_USART2_UART_Init+0x4c>)
 800182c:	f004 f864 	bl	80058f8 <HAL_UART_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001836:	f000 f977 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200005f4 	.word	0x200005f4
 8001844:	40004400 	.word	0x40004400

08001848 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800184c:	4b11      	ldr	r3, [pc, #68]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 800184e:	4a12      	ldr	r2, [pc, #72]	; (8001898 <MX_USART6_UART_Init+0x50>)
 8001850:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 8001854:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001858:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800185a:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 8001862:	2200      	movs	r2, #0
 8001864:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001866:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 800186e:	220c      	movs	r2, #12
 8001870:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001872:	4b08      	ldr	r3, [pc, #32]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800187e:	4805      	ldr	r0, [pc, #20]	; (8001894 <MX_USART6_UART_Init+0x4c>)
 8001880:	f004 f83a 	bl	80058f8 <HAL_UART_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800188a:	f000 f94d 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	20000638 	.word	0x20000638
 8001898:	40011400 	.word	0x40011400

0800189c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	; 0x28
 80018a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a2:	f107 0314 	add.w	r3, r7, #20
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
 80018b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
 80018b6:	4b64      	ldr	r3, [pc, #400]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	4a63      	ldr	r2, [pc, #396]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018bc:	f043 0304 	orr.w	r3, r3, #4
 80018c0:	6313      	str	r3, [r2, #48]	; 0x30
 80018c2:	4b61      	ldr	r3, [pc, #388]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0304 	and.w	r3, r3, #4
 80018ca:	613b      	str	r3, [r7, #16]
 80018cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	4b5d      	ldr	r3, [pc, #372]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	4a5c      	ldr	r2, [pc, #368]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018dc:	6313      	str	r3, [r2, #48]	; 0x30
 80018de:	4b5a      	ldr	r3, [pc, #360]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60bb      	str	r3, [r7, #8]
 80018ee:	4b56      	ldr	r3, [pc, #344]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a55      	ldr	r2, [pc, #340]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
 800190a:	4b4f      	ldr	r3, [pc, #316]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a4e      	ldr	r2, [pc, #312]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 8001910:	f043 0302 	orr.w	r3, r3, #2
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b4c      	ldr	r3, [pc, #304]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	607b      	str	r3, [r7, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	603b      	str	r3, [r7, #0]
 8001926:	4b48      	ldr	r3, [pc, #288]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	4a47      	ldr	r2, [pc, #284]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 800192c:	f043 0308 	orr.w	r3, r3, #8
 8001930:	6313      	str	r3, [r2, #48]	; 0x30
 8001932:	4b45      	ldr	r3, [pc, #276]	; (8001a48 <MX_GPIO_Init+0x1ac>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	603b      	str	r3, [r7, #0]
 800193c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 800193e:	2200      	movs	r2, #0
 8001940:	f24d 0107 	movw	r1, #53255	; 0xd007
 8001944:	4841      	ldr	r0, [pc, #260]	; (8001a4c <MX_GPIO_Init+0x1b0>)
 8001946:	f001 fb81 	bl	800304c <HAL_GPIO_WritePin>
                          |AD_CS3_Pin|AD_CS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_CS1_Pin|LED_LE_Pin, GPIO_PIN_RESET);
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8001950:	483f      	ldr	r0, [pc, #252]	; (8001a50 <MX_GPIO_Init+0x1b4>)
 8001952:	f001 fb7b 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin, GPIO_PIN_RESET);
 8001956:	2200      	movs	r2, #0
 8001958:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 800195c:	483d      	ldr	r0, [pc, #244]	; (8001a54 <MX_GPIO_Init+0x1b8>)
 800195e:	f001 fb75 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2104      	movs	r1, #4
 8001966:	483c      	ldr	r0, [pc, #240]	; (8001a58 <MX_GPIO_Init+0x1bc>)
 8001968:	f001 fb70 	bl	800304c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800196c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001972:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	4833      	ldr	r0, [pc, #204]	; (8001a50 <MX_GPIO_Init+0x1b4>)
 8001984:	f001 f9ce 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dead_man_SW_Pin DRV_PWR_FB_Pin */
  GPIO_InitStruct.Pin = Dead_man_SW_Pin|DRV_PWR_FB_Pin;
 8001988:	2311      	movs	r3, #17
 800198a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198c:	2300      	movs	r3, #0
 800198e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	4619      	mov	r1, r3
 800199a:	482d      	ldr	r0, [pc, #180]	; (8001a50 <MX_GPIO_Init+0x1b4>)
 800199c:	f001 f9c2 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ToF_XSDN_36_Pin ToF_XSDN_25_Pin ToF_XSDN_14_Pin AD_CS4_Pin
                           AD_CS3_Pin AD_CS2_Pin */
  GPIO_InitStruct.Pin = ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 80019a0:	f24d 0307 	movw	r3, #53255	; 0xd007
 80019a4:	617b      	str	r3, [r7, #20]
                          |AD_CS3_Pin|AD_CS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4619      	mov	r1, r3
 80019b8:	4824      	ldr	r0, [pc, #144]	; (8001a4c <MX_GPIO_Init+0x1b0>)
 80019ba:	f001 f9b3 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_CS1_Pin LED_LE_Pin */
  GPIO_InitStruct.Pin = AD_CS1_Pin|LED_LE_Pin;
 80019be:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80019c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c4:	2301      	movs	r3, #1
 80019c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019cc:	2300      	movs	r3, #0
 80019ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	4619      	mov	r1, r3
 80019d6:	481e      	ldr	r0, [pc, #120]	; (8001a50 <MX_GPIO_Init+0x1b4>)
 80019d8:	f001 f9a4 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pins : INF_LE_Pin INF_OE_Pin DRV_EN_Pin */
  GPIO_InitStruct.Pin = INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin;
 80019dc:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 80019e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	4817      	ldr	r0, [pc, #92]	; (8001a54 <MX_GPIO_Init+0x1b8>)
 80019f6:	f001 f995 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_EN_FB_Pin */
  GPIO_InitStruct.Pin = DRV_EN_FB_Pin;
 80019fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_EN_FB_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4811      	ldr	r0, [pc, #68]	; (8001a54 <MX_GPIO_Init+0x1b8>)
 8001a10:	f001 f988 	bl	8002d24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_OE_Pin;
 8001a14:	2304      	movs	r3, #4
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_OE_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4619      	mov	r1, r3
 8001a2a:	480b      	ldr	r0, [pc, #44]	; (8001a58 <MX_GPIO_Init+0x1bc>)
 8001a2c:	f001 f97a 	bl	8002d24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a30:	2200      	movs	r2, #0
 8001a32:	2100      	movs	r1, #0
 8001a34:	2028      	movs	r0, #40	; 0x28
 8001a36:	f001 f93e 	bl	8002cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a3a:	2028      	movs	r0, #40	; 0x28
 8001a3c:	f001 f957 	bl	8002cee <HAL_NVIC_EnableIRQ>

}
 8001a40:	bf00      	nop
 8001a42:	3728      	adds	r7, #40	; 0x28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020400 	.word	0x40020400
 8001a50:	40020800 	.word	0x40020800
 8001a54:	40020000 	.word	0x40020000
 8001a58:	40020c00 	.word	0x40020c00

08001a5c <HAL_GPIO_EXTI_Callback>:
//{
//	  BTMessageFlag = true;
//	  BT_ReceiveMsg(&huart2, BT_received_msg);
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	80fb      	strh	r3, [r7, #6]
	buttonMessageFlag = true;
 8001a66:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	701a      	strb	r2, [r3, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	2000067c 	.word	0x2000067c

08001a7c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
//		else{
//			LS_LED_Send(&hspi3, leds_all_on);
//			lightIsOn = true;
//		}
//	}
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa0:	d131      	bne.n	8001b06 <HAL_TIM_IC_CaptureCallback+0x76>
		cnt_full = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) + 2;
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f003 f969 	bl	8004d7c <HAL_TIM_ReadCapturedValue>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	3302      	adds	r3, #2
 8001aae:	4a18      	ldr	r2, [pc, #96]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001ab0:	6013      	str	r3, [r2, #0]
		cnt_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) + 2;
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f003 f961 	bl	8004d7c <HAL_TIM_ReadCapturedValue>
 8001aba:	4603      	mov	r3, r0
 8001abc:	3302      	adds	r3, #2
 8001abe:	4a15      	ldr	r2, [pc, #84]	; (8001b14 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001ac0:	6013      	str	r3, [r2, #0]

		freq = (float) 90000000 / (cnt_full);
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	ee07 3a90 	vmov	s15, r3
 8001aca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ace:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001b18 <HAL_TIM_IC_CaptureCallback+0x88>
 8001ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad6:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001ad8:	edc3 7a00 	vstr	s15, [r3]
		duty = (float) 100 * cnt_high / cnt_full;
 8001adc:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	ee07 3a90 	vmov	s15, r3
 8001ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001b20 <HAL_TIM_IC_CaptureCallback+0x90>
 8001aec:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001af0:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	ee07 3a90 	vmov	s15, r3
 8001af8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001afc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b00:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <HAL_TIM_IC_CaptureCallback+0x94>)
 8001b02:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000680 	.word	0x20000680
 8001b14:	20000684 	.word	0x20000684
 8001b18:	4caba950 	.word	0x4caba950
 8001b1c:	20000688 	.word	0x20000688
 8001b20:	42c80000 	.word	0x42c80000
 8001b24:	2000068c 	.word	0x2000068c

08001b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b2c:	b672      	cpsid	i
}
 8001b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b30:	e7fe      	b.n	8001b30 <Error_Handler+0x8>
	...

08001b34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <HAL_MspInit+0x4c>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b42:	4a0f      	ldr	r2, [pc, #60]	; (8001b80 <HAL_MspInit+0x4c>)
 8001b44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b48:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <HAL_MspInit+0x4c>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	603b      	str	r3, [r7, #0]
 8001b5a:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <HAL_MspInit+0x4c>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5e:	4a08      	ldr	r2, [pc, #32]	; (8001b80 <HAL_MspInit+0x4c>)
 8001b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b64:	6413      	str	r3, [r2, #64]	; 0x40
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_MspInit+0x4c>)
 8001b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6e:	603b      	str	r3, [r7, #0]
 8001b70:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b72:	2007      	movs	r0, #7
 8001b74:	f001 f894 	bl	8002ca0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40023800 	.word	0x40023800

08001b84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	; 0x28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a17      	ldr	r2, [pc, #92]	; (8001c00 <HAL_ADC_MspInit+0x7c>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d127      	bne.n	8001bf6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	4b16      	ldr	r3, [pc, #88]	; (8001c04 <HAL_ADC_MspInit+0x80>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bae:	4a15      	ldr	r2, [pc, #84]	; (8001c04 <HAL_ADC_MspInit+0x80>)
 8001bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb6:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <HAL_ADC_MspInit+0x80>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <HAL_ADC_MspInit+0x80>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	4a0e      	ldr	r2, [pc, #56]	; (8001c04 <HAL_ADC_MspInit+0x80>)
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd2:	4b0c      	ldr	r3, [pc, #48]	; (8001c04 <HAL_ADC_MspInit+0x80>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IMotor_Pin|UBatt_Pin;
 8001bde:	2312      	movs	r3, #18
 8001be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be2:	2303      	movs	r3, #3
 8001be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4805      	ldr	r0, [pc, #20]	; (8001c08 <HAL_ADC_MspInit+0x84>)
 8001bf2:	f001 f897 	bl	8002d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bf6:	bf00      	nop
 8001bf8:	3728      	adds	r7, #40	; 0x28
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	40012000 	.word	0x40012000
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40020000 	.word	0x40020000

08001c0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08e      	sub	sp, #56	; 0x38
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
 8001c22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a5c      	ldr	r2, [pc, #368]	; (8001d9c <HAL_I2C_MspInit+0x190>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d12d      	bne.n	8001c8a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	623b      	str	r3, [r7, #32]
 8001c32:	4b5b      	ldr	r3, [pc, #364]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a5a      	ldr	r2, [pc, #360]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b58      	ldr	r3, [pc, #352]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	623b      	str	r3, [r7, #32]
 8001c48:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001c4a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001c4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c50:	2312      	movs	r3, #18
 8001c52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c5c:	2304      	movs	r3, #4
 8001c5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c64:	4619      	mov	r1, r3
 8001c66:	484f      	ldr	r0, [pc, #316]	; (8001da4 <HAL_I2C_MspInit+0x198>)
 8001c68:	f001 f85c 	bl	8002d24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
 8001c70:	4b4b      	ldr	r3, [pc, #300]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c74:	4a4a      	ldr	r2, [pc, #296]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7c:	4b48      	ldr	r3, [pc, #288]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c84:	61fb      	str	r3, [r7, #28]
 8001c86:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001c88:	e083      	b.n	8001d92 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a46      	ldr	r2, [pc, #280]	; (8001da8 <HAL_I2C_MspInit+0x19c>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d12d      	bne.n	8001cf0 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	61bb      	str	r3, [r7, #24]
 8001c98:	4b41      	ldr	r3, [pc, #260]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	4a40      	ldr	r2, [pc, #256]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca4:	4b3e      	ldr	r3, [pc, #248]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	61bb      	str	r3, [r7, #24]
 8001cae:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001cb0:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cb6:	2312      	movs	r3, #18
 8001cb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4835      	ldr	r0, [pc, #212]	; (8001da4 <HAL_I2C_MspInit+0x198>)
 8001cce:	f001 f829 	bl	8002d24 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	4b32      	ldr	r3, [pc, #200]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	4a31      	ldr	r2, [pc, #196]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001cdc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce2:	4b2f      	ldr	r3, [pc, #188]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	697b      	ldr	r3, [r7, #20]
}
 8001cee:	e050      	b.n	8001d92 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a2d      	ldr	r2, [pc, #180]	; (8001dac <HAL_I2C_MspInit+0x1a0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d14b      	bne.n	8001d92 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b28      	ldr	r3, [pc, #160]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	4a27      	ldr	r2, [pc, #156]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d04:	f043 0304 	orr.w	r3, r3, #4
 8001d08:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0a:	4b25      	ldr	r3, [pc, #148]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b21      	ldr	r3, [pc, #132]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a20      	ldr	r2, [pc, #128]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b1e      	ldr	r3, [pc, #120]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d38:	2312      	movs	r3, #18
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d44:	2304      	movs	r3, #4
 8001d46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4818      	ldr	r0, [pc, #96]	; (8001db0 <HAL_I2C_MspInit+0x1a4>)
 8001d50:	f000 ffe8 	bl	8002d24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d5a:	2312      	movs	r3, #18
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d66:	2304      	movs	r3, #4
 8001d68:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4810      	ldr	r0, [pc, #64]	; (8001db4 <HAL_I2C_MspInit+0x1a8>)
 8001d72:	f000 ffd7 	bl	8002d24 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	4a08      	ldr	r2, [pc, #32]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d80:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d84:	6413      	str	r3, [r2, #64]	; 0x40
 8001d86:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <HAL_I2C_MspInit+0x194>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	68bb      	ldr	r3, [r7, #8]
}
 8001d92:	bf00      	nop
 8001d94:	3738      	adds	r7, #56	; 0x38
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40005400 	.word	0x40005400
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40020400 	.word	0x40020400
 8001da8:	40005800 	.word	0x40005800
 8001dac:	40005c00 	.word	0x40005c00
 8001db0:	40020800 	.word	0x40020800
 8001db4:	40020000 	.word	0x40020000

08001db8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b090      	sub	sp, #64	; 0x40
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a72      	ldr	r2, [pc, #456]	; (8001fa0 <HAL_SPI_MspInit+0x1e8>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d14a      	bne.n	8001e70 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dde:	4b71      	ldr	r3, [pc, #452]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	4a70      	ldr	r2, [pc, #448]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001de4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001de8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dea:	4b6e      	ldr	r3, [pc, #440]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001df4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
 8001dfa:	4b6a      	ldr	r3, [pc, #424]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	4a69      	ldr	r2, [pc, #420]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6313      	str	r3, [r2, #48]	; 0x30
 8001e06:	4b67      	ldr	r3, [pc, #412]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	623b      	str	r3, [r7, #32]
 8001e16:	4b63      	ldr	r3, [pc, #396]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a62      	ldr	r2, [pc, #392]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b60      	ldr	r3, [pc, #384]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	623b      	str	r3, [r7, #32]
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e2e:	23a0      	movs	r3, #160	; 0xa0
 8001e30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e3e:	2305      	movs	r3, #5
 8001e40:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e46:	4619      	mov	r1, r3
 8001e48:	4857      	ldr	r0, [pc, #348]	; (8001fa8 <HAL_SPI_MspInit+0x1f0>)
 8001e4a:	f000 ff6b 	bl	8002d24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e4e:	2310      	movs	r3, #16
 8001e50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e5e:	2305      	movs	r3, #5
 8001e60:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e66:	4619      	mov	r1, r3
 8001e68:	4850      	ldr	r0, [pc, #320]	; (8001fac <HAL_SPI_MspInit+0x1f4>)
 8001e6a:	f000 ff5b 	bl	8002d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e6e:	e092      	b.n	8001f96 <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a4e      	ldr	r2, [pc, #312]	; (8001fb0 <HAL_SPI_MspInit+0x1f8>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d15b      	bne.n	8001f32 <HAL_SPI_MspInit+0x17a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
 8001e7e:	4b49      	ldr	r3, [pc, #292]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	4a48      	ldr	r2, [pc, #288]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e88:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8a:	4b46      	ldr	r3, [pc, #280]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e92:	61fb      	str	r3, [r7, #28]
 8001e94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	61bb      	str	r3, [r7, #24]
 8001e9a:	4b42      	ldr	r3, [pc, #264]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	4a41      	ldr	r2, [pc, #260]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001ea0:	f043 0304 	orr.w	r3, r3, #4
 8001ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea6:	4b3f      	ldr	r3, [pc, #252]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	61bb      	str	r3, [r7, #24]
 8001eb0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	4b3b      	ldr	r3, [pc, #236]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a3a      	ldr	r2, [pc, #232]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b38      	ldr	r3, [pc, #224]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eda:	2303      	movs	r3, #3
 8001edc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001ede:	2307      	movs	r3, #7
 8001ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4832      	ldr	r0, [pc, #200]	; (8001fb4 <HAL_SPI_MspInit+0x1fc>)
 8001eea:	f000 ff1b 	bl	8002d24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001eee:	2304      	movs	r3, #4
 8001ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efa:	2303      	movs	r3, #3
 8001efc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001efe:	2305      	movs	r3, #5
 8001f00:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f06:	4619      	mov	r1, r3
 8001f08:	482a      	ldr	r0, [pc, #168]	; (8001fb4 <HAL_SPI_MspInit+0x1fc>)
 8001f0a:	f000 ff0b 	bl	8002d24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001f0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f14:	2302      	movs	r3, #2
 8001f16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f20:	2305      	movs	r3, #5
 8001f22:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4820      	ldr	r0, [pc, #128]	; (8001fac <HAL_SPI_MspInit+0x1f4>)
 8001f2c:	f000 fefa 	bl	8002d24 <HAL_GPIO_Init>
}
 8001f30:	e031      	b.n	8001f96 <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI3)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a20      	ldr	r2, [pc, #128]	; (8001fb8 <HAL_SPI_MspInit+0x200>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d12c      	bne.n	8001f96 <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f44:	4a17      	ldr	r2, [pc, #92]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001f46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4c:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f60:	4a10      	ldr	r2, [pc, #64]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001f62:	f043 0304 	orr.w	r3, r3, #4
 8001f66:	6313      	str	r3, [r2, #48]	; 0x30
 8001f68:	4b0e      	ldr	r3, [pc, #56]	; (8001fa4 <HAL_SPI_MspInit+0x1ec>)
 8001f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6c:	f003 0304 	and.w	r3, r3, #4
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001f74:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f82:	2303      	movs	r3, #3
 8001f84:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f86:	2306      	movs	r3, #6
 8001f88:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4808      	ldr	r0, [pc, #32]	; (8001fb4 <HAL_SPI_MspInit+0x1fc>)
 8001f92:	f000 fec7 	bl	8002d24 <HAL_GPIO_Init>
}
 8001f96:	bf00      	nop
 8001f98:	3740      	adds	r7, #64	; 0x40
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40013000 	.word	0x40013000
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40020400 	.word	0x40020400
 8001fb0:	40003800 	.word	0x40003800
 8001fb4:	40020800 	.word	0x40020800
 8001fb8:	40003c00 	.word	0x40003c00

08001fbc <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08a      	sub	sp, #40	; 0x28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fdc:	d134      	bne.n	8002048 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <HAL_TIM_IC_MspInit+0x94>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	4a1a      	ldr	r2, [pc, #104]	; (8002050 <HAL_TIM_IC_MspInit+0x94>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6413      	str	r3, [r2, #64]	; 0x40
 8001fee:	4b18      	ldr	r3, [pc, #96]	; (8002050 <HAL_TIM_IC_MspInit+0x94>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b14      	ldr	r3, [pc, #80]	; (8002050 <HAL_TIM_IC_MspInit+0x94>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a13      	ldr	r2, [pc, #76]	; (8002050 <HAL_TIM_IC_MspInit+0x94>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b11      	ldr	r3, [pc, #68]	; (8002050 <HAL_TIM_IC_MspInit+0x94>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800201a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002024:	2300      	movs	r3, #0
 8002026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002028:	2301      	movs	r3, #1
 800202a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	4619      	mov	r1, r3
 8002032:	4808      	ldr	r0, [pc, #32]	; (8002054 <HAL_TIM_IC_MspInit+0x98>)
 8002034:	f000 fe76 	bl	8002d24 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002038:	2200      	movs	r2, #0
 800203a:	2100      	movs	r1, #0
 800203c:	201c      	movs	r0, #28
 800203e:	f000 fe3a 	bl	8002cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002042:	201c      	movs	r0, #28
 8002044:	f000 fe53 	bl	8002cee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002048:	bf00      	nop
 800204a:	3728      	adds	r7, #40	; 0x28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40023800 	.word	0x40023800
 8002054:	40020000 	.word	0x40020000

08002058 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a15      	ldr	r2, [pc, #84]	; (80020bc <HAL_TIM_PWM_MspInit+0x64>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10e      	bne.n	8002088 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_TIM_PWM_MspInit+0x68>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	4a13      	ldr	r2, [pc, #76]	; (80020c0 <HAL_TIM_PWM_MspInit+0x68>)
 8002074:	f043 0302 	orr.w	r3, r3, #2
 8002078:	6413      	str	r3, [r2, #64]	; 0x40
 800207a:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <HAL_TIM_PWM_MspInit+0x68>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002086:	e012      	b.n	80020ae <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM4)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a0d      	ldr	r2, [pc, #52]	; (80020c4 <HAL_TIM_PWM_MspInit+0x6c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10d      	bne.n	80020ae <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	4b0a      	ldr	r3, [pc, #40]	; (80020c0 <HAL_TIM_PWM_MspInit+0x68>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a09      	ldr	r2, [pc, #36]	; (80020c0 <HAL_TIM_PWM_MspInit+0x68>)
 800209c:	f043 0304 	orr.w	r3, r3, #4
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <HAL_TIM_PWM_MspInit+0x68>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	60bb      	str	r3, [r7, #8]
 80020ac:	68bb      	ldr	r3, [r7, #8]
}
 80020ae:	bf00      	nop
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40000400 	.word	0x40000400
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40000800 	.word	0x40000800

080020c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a26      	ldr	r2, [pc, #152]	; (8002170 <HAL_TIM_Base_MspInit+0xa8>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d116      	bne.n	8002108 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	4b25      	ldr	r3, [pc, #148]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	4a24      	ldr	r2, [pc, #144]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 80020e4:	f043 0308 	orr.w	r3, r3, #8
 80020e8:	6413      	str	r3, [r2, #64]	; 0x40
 80020ea:	4b22      	ldr	r3, [pc, #136]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	697b      	ldr	r3, [r7, #20]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80020f6:	2200      	movs	r2, #0
 80020f8:	2100      	movs	r1, #0
 80020fa:	2032      	movs	r0, #50	; 0x32
 80020fc:	f000 fddb 	bl	8002cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002100:	2032      	movs	r0, #50	; 0x32
 8002102:	f000 fdf4 	bl	8002cee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8002106:	e02e      	b.n	8002166 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM7)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a1a      	ldr	r2, [pc, #104]	; (8002178 <HAL_TIM_Base_MspInit+0xb0>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d116      	bne.n	8002140 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	4b17      	ldr	r3, [pc, #92]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	4a16      	ldr	r2, [pc, #88]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 800211c:	f043 0320 	orr.w	r3, r3, #32
 8002120:	6413      	str	r3, [r2, #64]	; 0x40
 8002122:	4b14      	ldr	r3, [pc, #80]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	f003 0320 	and.w	r3, r3, #32
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	2037      	movs	r0, #55	; 0x37
 8002134:	f000 fdbf 	bl	8002cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002138:	2037      	movs	r0, #55	; 0x37
 800213a:	f000 fdd8 	bl	8002cee <HAL_NVIC_EnableIRQ>
}
 800213e:	e012      	b.n	8002166 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM13)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0d      	ldr	r2, [pc, #52]	; (800217c <HAL_TIM_Base_MspInit+0xb4>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d10d      	bne.n	8002166 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b09      	ldr	r3, [pc, #36]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	4a08      	ldr	r2, [pc, #32]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 8002154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002158:	6413      	str	r3, [r2, #64]	; 0x40
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_TIM_Base_MspInit+0xac>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40000c00 	.word	0x40000c00
 8002174:	40023800 	.word	0x40023800
 8002178:	40001400 	.word	0x40001400
 800217c:	40001c00 	.word	0x40001c00

08002180 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08c      	sub	sp, #48	; 0x30
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 031c 	add.w	r3, r7, #28
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a48      	ldr	r2, [pc, #288]	; (80022c0 <HAL_TIM_MspPostInit+0x140>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d11e      	bne.n	80021e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	61bb      	str	r3, [r7, #24]
 80021a6:	4b47      	ldr	r3, [pc, #284]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a46      	ldr	r2, [pc, #280]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 80021ac:	f043 0302 	orr.w	r3, r3, #2
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b44      	ldr	r3, [pc, #272]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	61bb      	str	r3, [r7, #24]
 80021bc:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DRV_PMW1_Pin;
 80021be:	2320      	movs	r3, #32
 80021c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c2:	2302      	movs	r3, #2
 80021c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021ce:	2302      	movs	r3, #2
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PMW1_GPIO_Port, &GPIO_InitStruct);
 80021d2:	f107 031c 	add.w	r3, r7, #28
 80021d6:	4619      	mov	r1, r3
 80021d8:	483b      	ldr	r0, [pc, #236]	; (80022c8 <HAL_TIM_MspPostInit+0x148>)
 80021da:	f000 fda3 	bl	8002d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80021de:	e06a      	b.n	80022b6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM4)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a39      	ldr	r2, [pc, #228]	; (80022cc <HAL_TIM_MspPostInit+0x14c>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d11e      	bne.n	8002228 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
 80021ee:	4b35      	ldr	r3, [pc, #212]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	4a34      	ldr	r2, [pc, #208]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 80021f4:	f043 0302 	orr.w	r3, r3, #2
 80021f8:	6313      	str	r3, [r2, #48]	; 0x30
 80021fa:	4b32      	ldr	r3, [pc, #200]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	617b      	str	r3, [r7, #20]
 8002204:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DRV_PWM2_Pin;
 8002206:	2340      	movs	r3, #64	; 0x40
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002216:	2302      	movs	r3, #2
 8002218:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PWM2_GPIO_Port, &GPIO_InitStruct);
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4619      	mov	r1, r3
 8002220:	4829      	ldr	r0, [pc, #164]	; (80022c8 <HAL_TIM_MspPostInit+0x148>)
 8002222:	f000 fd7f 	bl	8002d24 <HAL_GPIO_Init>
}
 8002226:	e046      	b.n	80022b6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM5)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a28      	ldr	r2, [pc, #160]	; (80022d0 <HAL_TIM_MspPostInit+0x150>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d11e      	bne.n	8002270 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	4b23      	ldr	r3, [pc, #140]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	4a22      	ldr	r2, [pc, #136]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6313      	str	r3, [r2, #48]	; 0x30
 8002242:	4b20      	ldr	r3, [pc, #128]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RC_PWM2_Pin;
 800224e:	2301      	movs	r3, #1
 8002250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002256:	2300      	movs	r3, #0
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	2300      	movs	r3, #0
 800225c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800225e:	2302      	movs	r3, #2
 8002260:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002262:	f107 031c 	add.w	r3, r7, #28
 8002266:	4619      	mov	r1, r3
 8002268:	481a      	ldr	r0, [pc, #104]	; (80022d4 <HAL_TIM_MspPostInit+0x154>)
 800226a:	f000 fd5b 	bl	8002d24 <HAL_GPIO_Init>
}
 800226e:	e022      	b.n	80022b6 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM13)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a18      	ldr	r2, [pc, #96]	; (80022d8 <HAL_TIM_MspPostInit+0x158>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d11d      	bne.n	80022b6 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	4a10      	ldr	r2, [pc, #64]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	6313      	str	r3, [r2, #48]	; 0x30
 800228a:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <HAL_TIM_MspPostInit+0x144>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RC_PWM_Pin;
 8002296:	2340      	movs	r3, #64	; 0x40
 8002298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a2:	2300      	movs	r3, #0
 80022a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80022a6:	2309      	movs	r3, #9
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM_GPIO_Port, &GPIO_InitStruct);
 80022aa:	f107 031c 	add.w	r3, r7, #28
 80022ae:	4619      	mov	r1, r3
 80022b0:	4808      	ldr	r0, [pc, #32]	; (80022d4 <HAL_TIM_MspPostInit+0x154>)
 80022b2:	f000 fd37 	bl	8002d24 <HAL_GPIO_Init>
}
 80022b6:	bf00      	nop
 80022b8:	3730      	adds	r7, #48	; 0x30
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40000400 	.word	0x40000400
 80022c4:	40023800 	.word	0x40023800
 80022c8:	40020400 	.word	0x40020400
 80022cc:	40000800 	.word	0x40000800
 80022d0:	40000c00 	.word	0x40000c00
 80022d4:	40020000 	.word	0x40020000
 80022d8:	40001c00 	.word	0x40001c00

080022dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	; 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 031c 	add.w	r3, r7, #28
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a32      	ldr	r2, [pc, #200]	; (80023c4 <HAL_UART_MspInit+0xe8>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d12c      	bne.n	8002358 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
 8002302:	4b31      	ldr	r3, [pc, #196]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	4a30      	ldr	r2, [pc, #192]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800230c:	6413      	str	r3, [r2, #64]	; 0x40
 800230e:	4b2e      	ldr	r3, [pc, #184]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	61bb      	str	r3, [r7, #24]
 8002318:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a29      	ldr	r2, [pc, #164]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b27      	ldr	r3, [pc, #156]	; (80023c8 <HAL_UART_MspInit+0xec>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002336:	230c      	movs	r3, #12
 8002338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233a:	2302      	movs	r3, #2
 800233c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233e:	2300      	movs	r3, #0
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002342:	2303      	movs	r3, #3
 8002344:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002346:	2307      	movs	r3, #7
 8002348:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234a:	f107 031c 	add.w	r3, r7, #28
 800234e:	4619      	mov	r1, r3
 8002350:	481e      	ldr	r0, [pc, #120]	; (80023cc <HAL_UART_MspInit+0xf0>)
 8002352:	f000 fce7 	bl	8002d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002356:	e030      	b.n	80023ba <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a1c      	ldr	r2, [pc, #112]	; (80023d0 <HAL_UART_MspInit+0xf4>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d12b      	bne.n	80023ba <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	4b18      	ldr	r3, [pc, #96]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236a:	4a17      	ldr	r2, [pc, #92]	; (80023c8 <HAL_UART_MspInit+0xec>)
 800236c:	f043 0320 	orr.w	r3, r3, #32
 8002370:	6453      	str	r3, [r2, #68]	; 0x44
 8002372:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	f003 0320 	and.w	r3, r3, #32
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	4b11      	ldr	r3, [pc, #68]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a10      	ldr	r2, [pc, #64]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <HAL_UART_MspInit+0xec>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|RADIO_RX_Pin;
 800239a:	23c0      	movs	r3, #192	; 0xc0
 800239c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a6:	2303      	movs	r3, #3
 80023a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023aa:	2308      	movs	r3, #8
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ae:	f107 031c 	add.w	r3, r7, #28
 80023b2:	4619      	mov	r1, r3
 80023b4:	4807      	ldr	r0, [pc, #28]	; (80023d4 <HAL_UART_MspInit+0xf8>)
 80023b6:	f000 fcb5 	bl	8002d24 <HAL_GPIO_Init>
}
 80023ba:	bf00      	nop
 80023bc:	3730      	adds	r7, #48	; 0x30
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40004400 	.word	0x40004400
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40020000 	.word	0x40020000
 80023d0:	40011400 	.word	0x40011400
 80023d4:	40020800 	.word	0x40020800

080023d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023dc:	e7fe      	b.n	80023dc <NMI_Handler+0x4>

080023de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023de:	b480      	push	{r7}
 80023e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023e2:	e7fe      	b.n	80023e2 <HardFault_Handler+0x4>

080023e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023e8:	e7fe      	b.n	80023e8 <MemManage_Handler+0x4>

080023ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ea:	b480      	push	{r7}
 80023ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ee:	e7fe      	b.n	80023ee <BusFault_Handler+0x4>

080023f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023f4:	e7fe      	b.n	80023f4 <UsageFault_Handler+0x4>

080023f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023f6:	b480      	push	{r7}
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002424:	f000 f8b6 	bl	8002594 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002428:	bf00      	nop
 800242a:	bd80      	pop	{r7, pc}

0800242c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002430:	4802      	ldr	r0, [pc, #8]	; (800243c <TIM2_IRQHandler+0x10>)
 8002432:	f002 f933 	bl	800469c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000444 	.word	0x20000444

08002440 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002444:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002448:	f000 fe1a 	bl	8003080 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}

08002450 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <TIM5_IRQHandler+0x10>)
 8002456:	f002 f921 	bl	800469c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	2000051c 	.word	0x2000051c

08002464 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <TIM7_IRQHandler+0x10>)
 800246a:	f002 f917 	bl	800469c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	20000564 	.word	0x20000564

08002478 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800247c:	4b06      	ldr	r3, [pc, #24]	; (8002498 <SystemInit+0x20>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002482:	4a05      	ldr	r2, [pc, #20]	; (8002498 <SystemInit+0x20>)
 8002484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800249c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024a0:	480d      	ldr	r0, [pc, #52]	; (80024d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024a2:	490e      	ldr	r1, [pc, #56]	; (80024dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024a4:	4a0e      	ldr	r2, [pc, #56]	; (80024e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024a8:	e002      	b.n	80024b0 <LoopCopyDataInit>

080024aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ae:	3304      	adds	r3, #4

080024b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024b4:	d3f9      	bcc.n	80024aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024b6:	4a0b      	ldr	r2, [pc, #44]	; (80024e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024b8:	4c0b      	ldr	r4, [pc, #44]	; (80024e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024bc:	e001      	b.n	80024c2 <LoopFillZerobss>

080024be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c0:	3204      	adds	r2, #4

080024c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024c4:	d3fb      	bcc.n	80024be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024c6:	f7ff ffd7 	bl	8002478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ca:	f003 fcd7 	bl	8005e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ce:	f7fe fd0d 	bl	8000eec <main>
  bx  lr    
 80024d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80024e0:	08008dc4 	.word	0x08008dc4
  ldr r2, =_sbss
 80024e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024e8:	200006a8 	.word	0x200006a8

080024ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024ec:	e7fe      	b.n	80024ec <ADC_IRQHandler>
	...

080024f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024f4:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <HAL_Init+0x40>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a0d      	ldr	r2, [pc, #52]	; (8002530 <HAL_Init+0x40>)
 80024fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002500:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <HAL_Init+0x40>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a0a      	ldr	r2, [pc, #40]	; (8002530 <HAL_Init+0x40>)
 8002506:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800250a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HAL_Init+0x40>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a07      	ldr	r2, [pc, #28]	; (8002530 <HAL_Init+0x40>)
 8002512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002516:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002518:	2003      	movs	r0, #3
 800251a:	f000 fbc1 	bl	8002ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800251e:	2000      	movs	r0, #0
 8002520:	f000 f808 	bl	8002534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002524:	f7ff fb06 	bl	8001b34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40023c00 	.word	0x40023c00

08002534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800253c:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_InitTick+0x54>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4b12      	ldr	r3, [pc, #72]	; (800258c <HAL_InitTick+0x58>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	4619      	mov	r1, r3
 8002546:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800254a:	fbb3 f3f1 	udiv	r3, r3, r1
 800254e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002552:	4618      	mov	r0, r3
 8002554:	f000 fbd9 	bl	8002d0a <HAL_SYSTICK_Config>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e00e      	b.n	8002580 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b0f      	cmp	r3, #15
 8002566:	d80a      	bhi.n	800257e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002568:	2200      	movs	r2, #0
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	f04f 30ff 	mov.w	r0, #4294967295
 8002570:	f000 fba1 	bl	8002cb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002574:	4a06      	ldr	r2, [pc, #24]	; (8002590 <HAL_InitTick+0x5c>)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800257a:	2300      	movs	r3, #0
 800257c:	e000      	b.n	8002580 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20000000 	.word	0x20000000
 800258c:	20000008 	.word	0x20000008
 8002590:	20000004 	.word	0x20000004

08002594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_IncTick+0x20>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_IncTick+0x24>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4413      	add	r3, r2
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_IncTick+0x24>)
 80025a6:	6013      	str	r3, [r2, #0]
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000008 	.word	0x20000008
 80025b8:	20000690 	.word	0x20000690

080025bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return uwTick;
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <HAL_GetTick+0x14>)
 80025c2:	681b      	ldr	r3, [r3, #0]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	20000690 	.word	0x20000690

080025d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025dc:	f7ff ffee 	bl	80025bc <HAL_GetTick>
 80025e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ec:	d005      	beq.n	80025fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ee:	4b0a      	ldr	r3, [pc, #40]	; (8002618 <HAL_Delay+0x44>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	4413      	add	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025fa:	bf00      	nop
 80025fc:	f7ff ffde 	bl	80025bc <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	429a      	cmp	r2, r3
 800260a:	d8f7      	bhi.n	80025fc <HAL_Delay+0x28>
  {
  }
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000008 	.word	0x20000008

0800261c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002624:	2300      	movs	r3, #0
 8002626:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e033      	b.n	800269a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	2b00      	cmp	r3, #0
 8002638:	d109      	bne.n	800264e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff faa2 	bl	8001b84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f003 0310 	and.w	r3, r3, #16
 8002656:	2b00      	cmp	r3, #0
 8002658:	d118      	bne.n	800268c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002662:	f023 0302 	bic.w	r3, r3, #2
 8002666:	f043 0202 	orr.w	r2, r3, #2
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f94a 	bl	8002908 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f023 0303 	bic.w	r3, r3, #3
 8002682:	f043 0201 	orr.w	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	641a      	str	r2, [r3, #64]	; 0x40
 800268a:	e001      	b.n	8002690 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002698:	7bfb      	ldrb	r3, [r7, #15]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d101      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x1c>
 80026bc:	2302      	movs	r3, #2
 80026be:	e113      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x244>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b09      	cmp	r3, #9
 80026ce:	d925      	bls.n	800271c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68d9      	ldr	r1, [r3, #12]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	461a      	mov	r2, r3
 80026de:	4613      	mov	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4413      	add	r3, r2
 80026e4:	3b1e      	subs	r3, #30
 80026e6:	2207      	movs	r2, #7
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43da      	mvns	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	400a      	ands	r2, r1
 80026f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68d9      	ldr	r1, [r3, #12]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	4618      	mov	r0, r3
 8002708:	4603      	mov	r3, r0
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	4403      	add	r3, r0
 800270e:	3b1e      	subs	r3, #30
 8002710:	409a      	lsls	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	60da      	str	r2, [r3, #12]
 800271a:	e022      	b.n	8002762 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6919      	ldr	r1, [r3, #16]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	b29b      	uxth	r3, r3
 8002728:	461a      	mov	r2, r3
 800272a:	4613      	mov	r3, r2
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	4413      	add	r3, r2
 8002730:	2207      	movs	r2, #7
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43da      	mvns	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	400a      	ands	r2, r1
 800273e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6919      	ldr	r1, [r3, #16]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	b29b      	uxth	r3, r3
 8002750:	4618      	mov	r0, r3
 8002752:	4603      	mov	r3, r0
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4403      	add	r3, r0
 8002758:	409a      	lsls	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	2b06      	cmp	r3, #6
 8002768:	d824      	bhi.n	80027b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	3b05      	subs	r3, #5
 800277c:	221f      	movs	r2, #31
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43da      	mvns	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	400a      	ands	r2, r1
 800278a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	b29b      	uxth	r3, r3
 8002798:	4618      	mov	r0, r3
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	3b05      	subs	r3, #5
 80027a6:	fa00 f203 	lsl.w	r2, r0, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	635a      	str	r2, [r3, #52]	; 0x34
 80027b2:	e04c      	b.n	800284e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b0c      	cmp	r3, #12
 80027ba:	d824      	bhi.n	8002806 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	3b23      	subs	r3, #35	; 0x23
 80027ce:	221f      	movs	r2, #31
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43da      	mvns	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	400a      	ands	r2, r1
 80027dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	4618      	mov	r0, r3
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	3b23      	subs	r3, #35	; 0x23
 80027f8:	fa00 f203 	lsl.w	r2, r0, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	631a      	str	r2, [r3, #48]	; 0x30
 8002804:	e023      	b.n	800284e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	3b41      	subs	r3, #65	; 0x41
 8002818:	221f      	movs	r2, #31
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43da      	mvns	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	400a      	ands	r2, r1
 8002826:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	b29b      	uxth	r3, r3
 8002834:	4618      	mov	r0, r3
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	3b41      	subs	r3, #65	; 0x41
 8002842:	fa00 f203 	lsl.w	r2, r0, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800284e:	4b29      	ldr	r3, [pc, #164]	; (80028f4 <HAL_ADC_ConfigChannel+0x250>)
 8002850:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a28      	ldr	r2, [pc, #160]	; (80028f8 <HAL_ADC_ConfigChannel+0x254>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d10f      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d8>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b12      	cmp	r3, #18
 8002862:	d10b      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a1d      	ldr	r2, [pc, #116]	; (80028f8 <HAL_ADC_ConfigChannel+0x254>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d12b      	bne.n	80028de <HAL_ADC_ConfigChannel+0x23a>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a1c      	ldr	r2, [pc, #112]	; (80028fc <HAL_ADC_ConfigChannel+0x258>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d003      	beq.n	8002898 <HAL_ADC_ConfigChannel+0x1f4>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b11      	cmp	r3, #17
 8002896:	d122      	bne.n	80028de <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a11      	ldr	r2, [pc, #68]	; (80028fc <HAL_ADC_ConfigChannel+0x258>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d111      	bne.n	80028de <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028ba:	4b11      	ldr	r3, [pc, #68]	; (8002900 <HAL_ADC_ConfigChannel+0x25c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a11      	ldr	r2, [pc, #68]	; (8002904 <HAL_ADC_ConfigChannel+0x260>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	0c9a      	lsrs	r2, r3, #18
 80028c6:	4613      	mov	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028d0:	e002      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	3b01      	subs	r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f9      	bne.n	80028d2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	40012300 	.word	0x40012300
 80028f8:	40012000 	.word	0x40012000
 80028fc:	10000012 	.word	0x10000012
 8002900:	20000000 	.word	0x20000000
 8002904:	431bde83 	.word	0x431bde83

08002908 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002910:	4b79      	ldr	r3, [pc, #484]	; (8002af8 <ADC_Init+0x1f0>)
 8002912:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	431a      	orrs	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800293c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6859      	ldr	r1, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	021a      	lsls	r2, r3, #8
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002960:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002982:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6899      	ldr	r1, [r3, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299a:	4a58      	ldr	r2, [pc, #352]	; (8002afc <ADC_Init+0x1f4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d022      	beq.n	80029e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6899      	ldr	r1, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6899      	ldr	r1, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	e00f      	b.n	8002a06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0202 	bic.w	r2, r2, #2
 8002a14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6899      	ldr	r1, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7e1b      	ldrb	r3, [r3, #24]
 8002a20:	005a      	lsls	r2, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6859      	ldr	r1, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	035a      	lsls	r2, r3, #13
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	e007      	b.n	8002a7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	051a      	lsls	r2, r3, #20
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ab0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6899      	ldr	r1, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002abe:	025a      	lsls	r2, r3, #9
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ad6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6899      	ldr	r1, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	029a      	lsls	r2, r3, #10
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	609a      	str	r2, [r3, #8]
}
 8002aec:	bf00      	nop
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	40012300 	.word	0x40012300
 8002afc:	0f000001 	.word	0x0f000001

08002b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b10:	4b0c      	ldr	r3, [pc, #48]	; (8002b44 <__NVIC_SetPriorityGrouping+0x44>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b32:	4a04      	ldr	r2, [pc, #16]	; (8002b44 <__NVIC_SetPriorityGrouping+0x44>)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	60d3      	str	r3, [r2, #12]
}
 8002b38:	bf00      	nop
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	e000ed00 	.word	0xe000ed00

08002b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b4c:	4b04      	ldr	r3, [pc, #16]	; (8002b60 <__NVIC_GetPriorityGrouping+0x18>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	0a1b      	lsrs	r3, r3, #8
 8002b52:	f003 0307 	and.w	r3, r3, #7
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	db0b      	blt.n	8002b8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	f003 021f 	and.w	r2, r3, #31
 8002b7c:	4907      	ldr	r1, [pc, #28]	; (8002b9c <__NVIC_EnableIRQ+0x38>)
 8002b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	2001      	movs	r0, #1
 8002b86:	fa00 f202 	lsl.w	r2, r0, r2
 8002b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000e100 	.word	0xe000e100

08002ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	6039      	str	r1, [r7, #0]
 8002baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	db0a      	blt.n	8002bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	490c      	ldr	r1, [pc, #48]	; (8002bec <__NVIC_SetPriority+0x4c>)
 8002bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbe:	0112      	lsls	r2, r2, #4
 8002bc0:	b2d2      	uxtb	r2, r2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bc8:	e00a      	b.n	8002be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	b2da      	uxtb	r2, r3
 8002bce:	4908      	ldr	r1, [pc, #32]	; (8002bf0 <__NVIC_SetPriority+0x50>)
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	3b04      	subs	r3, #4
 8002bd8:	0112      	lsls	r2, r2, #4
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	440b      	add	r3, r1
 8002bde:	761a      	strb	r2, [r3, #24]
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	e000e100 	.word	0xe000e100
 8002bf0:	e000ed00 	.word	0xe000ed00

08002bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b089      	sub	sp, #36	; 0x24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f1c3 0307 	rsb	r3, r3, #7
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	bf28      	it	cs
 8002c12:	2304      	movcs	r3, #4
 8002c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	2b06      	cmp	r3, #6
 8002c1c:	d902      	bls.n	8002c24 <NVIC_EncodePriority+0x30>
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3b03      	subs	r3, #3
 8002c22:	e000      	b.n	8002c26 <NVIC_EncodePriority+0x32>
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c28:	f04f 32ff 	mov.w	r2, #4294967295
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43da      	mvns	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	401a      	ands	r2, r3
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	fa01 f303 	lsl.w	r3, r1, r3
 8002c46:	43d9      	mvns	r1, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c4c:	4313      	orrs	r3, r2
         );
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3724      	adds	r7, #36	; 0x24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c6c:	d301      	bcc.n	8002c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e00f      	b.n	8002c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c72:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <SysTick_Config+0x40>)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c7a:	210f      	movs	r1, #15
 8002c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c80:	f7ff ff8e 	bl	8002ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <SysTick_Config+0x40>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c8a:	4b04      	ldr	r3, [pc, #16]	; (8002c9c <SysTick_Config+0x40>)
 8002c8c:	2207      	movs	r2, #7
 8002c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	e000e010 	.word	0xe000e010

08002ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7ff ff29 	bl	8002b00 <__NVIC_SetPriorityGrouping>
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b086      	sub	sp, #24
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cc8:	f7ff ff3e 	bl	8002b48 <__NVIC_GetPriorityGrouping>
 8002ccc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68b9      	ldr	r1, [r7, #8]
 8002cd2:	6978      	ldr	r0, [r7, #20]
 8002cd4:	f7ff ff8e 	bl	8002bf4 <NVIC_EncodePriority>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cde:	4611      	mov	r1, r2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff ff5d 	bl	8002ba0 <__NVIC_SetPriority>
}
 8002ce6:	bf00      	nop
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	b082      	sub	sp, #8
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff31 	bl	8002b64 <__NVIC_EnableIRQ>
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ffa2 	bl	8002c5c <SysTick_Config>
 8002d18:	4603      	mov	r3, r0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
	...

08002d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b089      	sub	sp, #36	; 0x24
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	e165      	b.n	800300c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d40:	2201      	movs	r2, #1
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	4013      	ands	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	f040 8154 	bne.w	8003006 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f003 0303 	and.w	r3, r3, #3
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d005      	beq.n	8002d76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d130      	bne.n	8002dd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2203      	movs	r2, #3
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	68da      	ldr	r2, [r3, #12]
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dac:	2201      	movs	r2, #1
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43db      	mvns	r3, r3
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4013      	ands	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	091b      	lsrs	r3, r3, #4
 8002dc2:	f003 0201 	and.w	r2, r3, #1
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	2b03      	cmp	r3, #3
 8002de2:	d017      	beq.n	8002e14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	2203      	movs	r2, #3
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	43db      	mvns	r3, r3
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4013      	ands	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d123      	bne.n	8002e68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	08da      	lsrs	r2, r3, #3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3208      	adds	r2, #8
 8002e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	220f      	movs	r2, #15
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	691a      	ldr	r2, [r3, #16]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	08da      	lsrs	r2, r3, #3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3208      	adds	r2, #8
 8002e62:	69b9      	ldr	r1, [r7, #24]
 8002e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	2203      	movs	r2, #3
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0203 	and.w	r2, r3, #3
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 80ae 	beq.w	8003006 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	4b5d      	ldr	r3, [pc, #372]	; (8003024 <HAL_GPIO_Init+0x300>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	4a5c      	ldr	r2, [pc, #368]	; (8003024 <HAL_GPIO_Init+0x300>)
 8002eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eba:	4b5a      	ldr	r3, [pc, #360]	; (8003024 <HAL_GPIO_Init+0x300>)
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ec6:	4a58      	ldr	r2, [pc, #352]	; (8003028 <HAL_GPIO_Init+0x304>)
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	089b      	lsrs	r3, r3, #2
 8002ecc:	3302      	adds	r3, #2
 8002ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	220f      	movs	r2, #15
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a4f      	ldr	r2, [pc, #316]	; (800302c <HAL_GPIO_Init+0x308>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d025      	beq.n	8002f3e <HAL_GPIO_Init+0x21a>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a4e      	ldr	r2, [pc, #312]	; (8003030 <HAL_GPIO_Init+0x30c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d01f      	beq.n	8002f3a <HAL_GPIO_Init+0x216>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a4d      	ldr	r2, [pc, #308]	; (8003034 <HAL_GPIO_Init+0x310>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d019      	beq.n	8002f36 <HAL_GPIO_Init+0x212>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a4c      	ldr	r2, [pc, #304]	; (8003038 <HAL_GPIO_Init+0x314>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_GPIO_Init+0x20e>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4b      	ldr	r2, [pc, #300]	; (800303c <HAL_GPIO_Init+0x318>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d00d      	beq.n	8002f2e <HAL_GPIO_Init+0x20a>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4a      	ldr	r2, [pc, #296]	; (8003040 <HAL_GPIO_Init+0x31c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d007      	beq.n	8002f2a <HAL_GPIO_Init+0x206>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a49      	ldr	r2, [pc, #292]	; (8003044 <HAL_GPIO_Init+0x320>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d101      	bne.n	8002f26 <HAL_GPIO_Init+0x202>
 8002f22:	2306      	movs	r3, #6
 8002f24:	e00c      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f26:	2307      	movs	r3, #7
 8002f28:	e00a      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f2a:	2305      	movs	r3, #5
 8002f2c:	e008      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f2e:	2304      	movs	r3, #4
 8002f30:	e006      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f32:	2303      	movs	r3, #3
 8002f34:	e004      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e002      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e000      	b.n	8002f40 <HAL_GPIO_Init+0x21c>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	69fa      	ldr	r2, [r7, #28]
 8002f42:	f002 0203 	and.w	r2, r2, #3
 8002f46:	0092      	lsls	r2, r2, #2
 8002f48:	4093      	lsls	r3, r2
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f50:	4935      	ldr	r1, [pc, #212]	; (8003028 <HAL_GPIO_Init+0x304>)
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	3302      	adds	r3, #2
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f5e:	4b3a      	ldr	r3, [pc, #232]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	43db      	mvns	r3, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f82:	4a31      	ldr	r2, [pc, #196]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f88:	4b2f      	ldr	r3, [pc, #188]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	43db      	mvns	r3, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fac:	4a26      	ldr	r2, [pc, #152]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fb2:	4b25      	ldr	r3, [pc, #148]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fd6:	4a1c      	ldr	r2, [pc, #112]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	; (8003048 <HAL_GPIO_Init+0x324>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d003      	beq.n	8003000 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003000:	4a11      	ldr	r2, [pc, #68]	; (8003048 <HAL_GPIO_Init+0x324>)
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3301      	adds	r3, #1
 800300a:	61fb      	str	r3, [r7, #28]
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	2b0f      	cmp	r3, #15
 8003010:	f67f ae96 	bls.w	8002d40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop
 8003018:	3724      	adds	r7, #36	; 0x24
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40023800 	.word	0x40023800
 8003028:	40013800 	.word	0x40013800
 800302c:	40020000 	.word	0x40020000
 8003030:	40020400 	.word	0x40020400
 8003034:	40020800 	.word	0x40020800
 8003038:	40020c00 	.word	0x40020c00
 800303c:	40021000 	.word	0x40021000
 8003040:	40021400 	.word	0x40021400
 8003044:	40021800 	.word	0x40021800
 8003048:	40013c00 	.word	0x40013c00

0800304c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	807b      	strh	r3, [r7, #2]
 8003058:	4613      	mov	r3, r2
 800305a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d003      	beq.n	800306a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003068:	e003      	b.n	8003072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800306a:	887b      	ldrh	r3, [r7, #2]
 800306c:	041a      	lsls	r2, r3, #16
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	619a      	str	r2, [r3, #24]
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800308c:	695a      	ldr	r2, [r3, #20]
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	4013      	ands	r3, r2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d006      	beq.n	80030a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003096:	4a05      	ldr	r2, [pc, #20]	; (80030ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800309c:	88fb      	ldrh	r3, [r7, #6]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7fe fcdc 	bl	8001a5c <HAL_GPIO_EXTI_Callback>
  }
}
 80030a4:	bf00      	nop
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40013c00 	.word	0x40013c00

080030b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e12b      	b.n	800331a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d106      	bne.n	80030dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7fe fd98 	bl	8001c0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2224      	movs	r2, #36	; 0x24
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f022 0201 	bic.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003102:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003112:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003114:	f000 fa52 	bl	80035bc <HAL_RCC_GetPCLK1Freq>
 8003118:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	4a81      	ldr	r2, [pc, #516]	; (8003324 <HAL_I2C_Init+0x274>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d807      	bhi.n	8003134 <HAL_I2C_Init+0x84>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4a80      	ldr	r2, [pc, #512]	; (8003328 <HAL_I2C_Init+0x278>)
 8003128:	4293      	cmp	r3, r2
 800312a:	bf94      	ite	ls
 800312c:	2301      	movls	r3, #1
 800312e:	2300      	movhi	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	e006      	b.n	8003142 <HAL_I2C_Init+0x92>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4a7d      	ldr	r2, [pc, #500]	; (800332c <HAL_I2C_Init+0x27c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	bf94      	ite	ls
 800313c:	2301      	movls	r3, #1
 800313e:	2300      	movhi	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e0e7      	b.n	800331a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4a78      	ldr	r2, [pc, #480]	; (8003330 <HAL_I2C_Init+0x280>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	0c9b      	lsrs	r3, r3, #18
 8003154:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	430a      	orrs	r2, r1
 8003168:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6a1b      	ldr	r3, [r3, #32]
 8003170:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	4a6a      	ldr	r2, [pc, #424]	; (8003324 <HAL_I2C_Init+0x274>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d802      	bhi.n	8003184 <HAL_I2C_Init+0xd4>
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	3301      	adds	r3, #1
 8003182:	e009      	b.n	8003198 <HAL_I2C_Init+0xe8>
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800318a:	fb02 f303 	mul.w	r3, r2, r3
 800318e:	4a69      	ldr	r2, [pc, #420]	; (8003334 <HAL_I2C_Init+0x284>)
 8003190:	fba2 2303 	umull	r2, r3, r2, r3
 8003194:	099b      	lsrs	r3, r3, #6
 8003196:	3301      	adds	r3, #1
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6812      	ldr	r2, [r2, #0]
 800319c:	430b      	orrs	r3, r1
 800319e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80031aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	495c      	ldr	r1, [pc, #368]	; (8003324 <HAL_I2C_Init+0x274>)
 80031b4:	428b      	cmp	r3, r1
 80031b6:	d819      	bhi.n	80031ec <HAL_I2C_Init+0x13c>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	1e59      	subs	r1, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80031c6:	1c59      	adds	r1, r3, #1
 80031c8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031cc:	400b      	ands	r3, r1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00a      	beq.n	80031e8 <HAL_I2C_Init+0x138>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1e59      	subs	r1, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80031e0:	3301      	adds	r3, #1
 80031e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e6:	e051      	b.n	800328c <HAL_I2C_Init+0x1dc>
 80031e8:	2304      	movs	r3, #4
 80031ea:	e04f      	b.n	800328c <HAL_I2C_Init+0x1dc>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d111      	bne.n	8003218 <HAL_I2C_Init+0x168>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	1e58      	subs	r0, r3, #1
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6859      	ldr	r1, [r3, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	440b      	add	r3, r1
 8003202:	fbb0 f3f3 	udiv	r3, r0, r3
 8003206:	3301      	adds	r3, #1
 8003208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf0c      	ite	eq
 8003210:	2301      	moveq	r3, #1
 8003212:	2300      	movne	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	e012      	b.n	800323e <HAL_I2C_Init+0x18e>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1e58      	subs	r0, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6859      	ldr	r1, [r3, #4]
 8003220:	460b      	mov	r3, r1
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	0099      	lsls	r1, r3, #2
 8003228:	440b      	add	r3, r1
 800322a:	fbb0 f3f3 	udiv	r3, r0, r3
 800322e:	3301      	adds	r3, #1
 8003230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003234:	2b00      	cmp	r3, #0
 8003236:	bf0c      	ite	eq
 8003238:	2301      	moveq	r3, #1
 800323a:	2300      	movne	r3, #0
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <HAL_I2C_Init+0x196>
 8003242:	2301      	movs	r3, #1
 8003244:	e022      	b.n	800328c <HAL_I2C_Init+0x1dc>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10e      	bne.n	800326c <HAL_I2C_Init+0x1bc>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	1e58      	subs	r0, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6859      	ldr	r1, [r3, #4]
 8003256:	460b      	mov	r3, r1
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	440b      	add	r3, r1
 800325c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003260:	3301      	adds	r3, #1
 8003262:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003266:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800326a:	e00f      	b.n	800328c <HAL_I2C_Init+0x1dc>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	1e58      	subs	r0, r3, #1
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6859      	ldr	r1, [r3, #4]
 8003274:	460b      	mov	r3, r1
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	0099      	lsls	r1, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003282:	3301      	adds	r3, #1
 8003284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003288:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	6809      	ldr	r1, [r1, #0]
 8003290:	4313      	orrs	r3, r2
 8003292:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69da      	ldr	r2, [r3, #28]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6911      	ldr	r1, [r2, #16]
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	68d2      	ldr	r2, [r2, #12]
 80032c6:	4311      	orrs	r1, r2
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	430b      	orrs	r3, r1
 80032ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695a      	ldr	r2, [r3, #20]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	000186a0 	.word	0x000186a0
 8003328:	001e847f 	.word	0x001e847f
 800332c:	003d08ff 	.word	0x003d08ff
 8003330:	431bde83 	.word	0x431bde83
 8003334:	10624dd3 	.word	0x10624dd3

08003338 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	603b      	str	r3, [r7, #0]
 8003346:	4b20      	ldr	r3, [pc, #128]	; (80033c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	4a1f      	ldr	r2, [pc, #124]	; (80033c8 <HAL_PWREx_EnableOverDrive+0x90>)
 800334c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003350:	6413      	str	r3, [r2, #64]	; 0x40
 8003352:	4b1d      	ldr	r3, [pc, #116]	; (80033c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335a:	603b      	str	r3, [r7, #0]
 800335c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800335e:	4b1b      	ldr	r3, [pc, #108]	; (80033cc <HAL_PWREx_EnableOverDrive+0x94>)
 8003360:	2201      	movs	r2, #1
 8003362:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003364:	f7ff f92a 	bl	80025bc <HAL_GetTick>
 8003368:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800336a:	e009      	b.n	8003380 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800336c:	f7ff f926 	bl	80025bc <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800337a:	d901      	bls.n	8003380 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e01f      	b.n	80033c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003380:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800338c:	d1ee      	bne.n	800336c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800338e:	4b11      	ldr	r3, [pc, #68]	; (80033d4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003390:	2201      	movs	r2, #1
 8003392:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003394:	f7ff f912 	bl	80025bc <HAL_GetTick>
 8003398:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800339a:	e009      	b.n	80033b0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800339c:	f7ff f90e 	bl	80025bc <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033aa:	d901      	bls.n	80033b0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e007      	b.n	80033c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80033b0:	4b07      	ldr	r3, [pc, #28]	; (80033d0 <HAL_PWREx_EnableOverDrive+0x98>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033bc:	d1ee      	bne.n	800339c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40023800 	.word	0x40023800
 80033cc:	420e0040 	.word	0x420e0040
 80033d0:	40007000 	.word	0x40007000
 80033d4:	420e0044 	.word	0x420e0044

080033d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0cc      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033ec:	4b68      	ldr	r3, [pc, #416]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 030f 	and.w	r3, r3, #15
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d90c      	bls.n	8003414 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fa:	4b65      	ldr	r3, [pc, #404]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	b2d2      	uxtb	r2, r2
 8003400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003402:	4b63      	ldr	r3, [pc, #396]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	429a      	cmp	r2, r3
 800340e:	d001      	beq.n	8003414 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0b8      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d020      	beq.n	8003462 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d005      	beq.n	8003438 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800342c:	4b59      	ldr	r3, [pc, #356]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	4a58      	ldr	r2, [pc, #352]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003432:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003436:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0308 	and.w	r3, r3, #8
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003444:	4b53      	ldr	r3, [pc, #332]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	4a52      	ldr	r2, [pc, #328]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800344e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003450:	4b50      	ldr	r3, [pc, #320]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	494d      	ldr	r1, [pc, #308]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d044      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d107      	bne.n	8003486 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	4b47      	ldr	r3, [pc, #284]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d119      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e07f      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d003      	beq.n	8003496 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003492:	2b03      	cmp	r3, #3
 8003494:	d107      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003496:	4b3f      	ldr	r3, [pc, #252]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e06f      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a6:	4b3b      	ldr	r3, [pc, #236]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e067      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b6:	4b37      	ldr	r3, [pc, #220]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f023 0203 	bic.w	r2, r3, #3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	4934      	ldr	r1, [pc, #208]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034c8:	f7ff f878 	bl	80025bc <HAL_GetTick>
 80034cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ce:	e00a      	b.n	80034e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d0:	f7ff f874 	bl	80025bc <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	f241 3288 	movw	r2, #5000	; 0x1388
 80034de:	4293      	cmp	r3, r2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e04f      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e6:	4b2b      	ldr	r3, [pc, #172]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 020c 	and.w	r2, r3, #12
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d1eb      	bne.n	80034d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034f8:	4b25      	ldr	r3, [pc, #148]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 030f 	and.w	r3, r3, #15
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d20c      	bcs.n	8003520 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003506:	4b22      	ldr	r3, [pc, #136]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800350e:	4b20      	ldr	r3, [pc, #128]	; (8003590 <HAL_RCC_ClockConfig+0x1b8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d001      	beq.n	8003520 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e032      	b.n	8003586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b00      	cmp	r3, #0
 800352a:	d008      	beq.n	800353e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800352c:	4b19      	ldr	r3, [pc, #100]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4916      	ldr	r1, [pc, #88]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	2b00      	cmp	r3, #0
 8003548:	d009      	beq.n	800355e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800354a:	4b12      	ldr	r3, [pc, #72]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	490e      	ldr	r1, [pc, #56]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800355e:	f000 f855 	bl	800360c <HAL_RCC_GetSysClockFreq>
 8003562:	4602      	mov	r2, r0
 8003564:	4b0b      	ldr	r3, [pc, #44]	; (8003594 <HAL_RCC_ClockConfig+0x1bc>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	091b      	lsrs	r3, r3, #4
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	490a      	ldr	r1, [pc, #40]	; (8003598 <HAL_RCC_ClockConfig+0x1c0>)
 8003570:	5ccb      	ldrb	r3, [r1, r3]
 8003572:	fa22 f303 	lsr.w	r3, r2, r3
 8003576:	4a09      	ldr	r2, [pc, #36]	; (800359c <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800357a:	4b09      	ldr	r3, [pc, #36]	; (80035a0 <HAL_RCC_ClockConfig+0x1c8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f7fe ffd8 	bl	8002534 <HAL_InitTick>

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40023c00 	.word	0x40023c00
 8003594:	40023800 	.word	0x40023800
 8003598:	080089c0 	.word	0x080089c0
 800359c:	20000000 	.word	0x20000000
 80035a0:	20000004 	.word	0x20000004

080035a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035a8:	4b03      	ldr	r3, [pc, #12]	; (80035b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80035aa:	681b      	ldr	r3, [r3, #0]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000000 	.word	0x20000000

080035bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035c0:	f7ff fff0 	bl	80035a4 <HAL_RCC_GetHCLKFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	4b05      	ldr	r3, [pc, #20]	; (80035dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	0a9b      	lsrs	r3, r3, #10
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	4903      	ldr	r1, [pc, #12]	; (80035e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035d2:	5ccb      	ldrb	r3, [r1, r3]
 80035d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d8:	4618      	mov	r0, r3
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40023800 	.word	0x40023800
 80035e0:	080089d0 	.word	0x080089d0

080035e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035e8:	f7ff ffdc 	bl	80035a4 <HAL_RCC_GetHCLKFreq>
 80035ec:	4602      	mov	r2, r0
 80035ee:	4b05      	ldr	r3, [pc, #20]	; (8003604 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	0b5b      	lsrs	r3, r3, #13
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	4903      	ldr	r1, [pc, #12]	; (8003608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035fa:	5ccb      	ldrb	r3, [r1, r3]
 80035fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003600:	4618      	mov	r0, r3
 8003602:	bd80      	pop	{r7, pc}
 8003604:	40023800 	.word	0x40023800
 8003608:	080089d0 	.word	0x080089d0

0800360c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800360c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003610:	b0ae      	sub	sp, #184	; 0xb8
 8003612:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003614:	2300      	movs	r3, #0
 8003616:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003620:	2300      	movs	r3, #0
 8003622:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003626:	2300      	movs	r3, #0
 8003628:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003632:	4bcb      	ldr	r3, [pc, #812]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
 800363a:	2b0c      	cmp	r3, #12
 800363c:	f200 8206 	bhi.w	8003a4c <HAL_RCC_GetSysClockFreq+0x440>
 8003640:	a201      	add	r2, pc, #4	; (adr r2, 8003648 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003646:	bf00      	nop
 8003648:	0800367d 	.word	0x0800367d
 800364c:	08003a4d 	.word	0x08003a4d
 8003650:	08003a4d 	.word	0x08003a4d
 8003654:	08003a4d 	.word	0x08003a4d
 8003658:	08003685 	.word	0x08003685
 800365c:	08003a4d 	.word	0x08003a4d
 8003660:	08003a4d 	.word	0x08003a4d
 8003664:	08003a4d 	.word	0x08003a4d
 8003668:	0800368d 	.word	0x0800368d
 800366c:	08003a4d 	.word	0x08003a4d
 8003670:	08003a4d 	.word	0x08003a4d
 8003674:	08003a4d 	.word	0x08003a4d
 8003678:	0800387d 	.word	0x0800387d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800367c:	4bb9      	ldr	r3, [pc, #740]	; (8003964 <HAL_RCC_GetSysClockFreq+0x358>)
 800367e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003682:	e1e7      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003684:	4bb8      	ldr	r3, [pc, #736]	; (8003968 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003686:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800368a:	e1e3      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800368c:	4bb4      	ldr	r3, [pc, #720]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003694:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003698:	4bb1      	ldr	r3, [pc, #708]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d071      	beq.n	8003788 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a4:	4bae      	ldr	r3, [pc, #696]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	099b      	lsrs	r3, r3, #6
 80036aa:	2200      	movs	r2, #0
 80036ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80036b0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80036b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80036b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80036c0:	2300      	movs	r3, #0
 80036c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80036c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80036ca:	4622      	mov	r2, r4
 80036cc:	462b      	mov	r3, r5
 80036ce:	f04f 0000 	mov.w	r0, #0
 80036d2:	f04f 0100 	mov.w	r1, #0
 80036d6:	0159      	lsls	r1, r3, #5
 80036d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036dc:	0150      	lsls	r0, r2, #5
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4621      	mov	r1, r4
 80036e4:	1a51      	subs	r1, r2, r1
 80036e6:	6439      	str	r1, [r7, #64]	; 0x40
 80036e8:	4629      	mov	r1, r5
 80036ea:	eb63 0301 	sbc.w	r3, r3, r1
 80036ee:	647b      	str	r3, [r7, #68]	; 0x44
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	f04f 0300 	mov.w	r3, #0
 80036f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80036fc:	4649      	mov	r1, r9
 80036fe:	018b      	lsls	r3, r1, #6
 8003700:	4641      	mov	r1, r8
 8003702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003706:	4641      	mov	r1, r8
 8003708:	018a      	lsls	r2, r1, #6
 800370a:	4641      	mov	r1, r8
 800370c:	1a51      	subs	r1, r2, r1
 800370e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003710:	4649      	mov	r1, r9
 8003712:	eb63 0301 	sbc.w	r3, r3, r1
 8003716:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003718:	f04f 0200 	mov.w	r2, #0
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003724:	4649      	mov	r1, r9
 8003726:	00cb      	lsls	r3, r1, #3
 8003728:	4641      	mov	r1, r8
 800372a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800372e:	4641      	mov	r1, r8
 8003730:	00ca      	lsls	r2, r1, #3
 8003732:	4610      	mov	r0, r2
 8003734:	4619      	mov	r1, r3
 8003736:	4603      	mov	r3, r0
 8003738:	4622      	mov	r2, r4
 800373a:	189b      	adds	r3, r3, r2
 800373c:	633b      	str	r3, [r7, #48]	; 0x30
 800373e:	462b      	mov	r3, r5
 8003740:	460a      	mov	r2, r1
 8003742:	eb42 0303 	adc.w	r3, r2, r3
 8003746:	637b      	str	r3, [r7, #52]	; 0x34
 8003748:	f04f 0200 	mov.w	r2, #0
 800374c:	f04f 0300 	mov.w	r3, #0
 8003750:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003754:	4629      	mov	r1, r5
 8003756:	024b      	lsls	r3, r1, #9
 8003758:	4621      	mov	r1, r4
 800375a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800375e:	4621      	mov	r1, r4
 8003760:	024a      	lsls	r2, r1, #9
 8003762:	4610      	mov	r0, r2
 8003764:	4619      	mov	r1, r3
 8003766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800376a:	2200      	movs	r2, #0
 800376c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003770:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003774:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003778:	f7fd fa36 	bl	8000be8 <__aeabi_uldivmod>
 800377c:	4602      	mov	r2, r0
 800377e:	460b      	mov	r3, r1
 8003780:	4613      	mov	r3, r2
 8003782:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003786:	e067      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003788:	4b75      	ldr	r3, [pc, #468]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	099b      	lsrs	r3, r3, #6
 800378e:	2200      	movs	r2, #0
 8003790:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003794:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003798:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800379c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80037a2:	2300      	movs	r3, #0
 80037a4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80037a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80037aa:	4622      	mov	r2, r4
 80037ac:	462b      	mov	r3, r5
 80037ae:	f04f 0000 	mov.w	r0, #0
 80037b2:	f04f 0100 	mov.w	r1, #0
 80037b6:	0159      	lsls	r1, r3, #5
 80037b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037bc:	0150      	lsls	r0, r2, #5
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4621      	mov	r1, r4
 80037c4:	1a51      	subs	r1, r2, r1
 80037c6:	62b9      	str	r1, [r7, #40]	; 0x28
 80037c8:	4629      	mov	r1, r5
 80037ca:	eb63 0301 	sbc.w	r3, r3, r1
 80037ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80037dc:	4649      	mov	r1, r9
 80037de:	018b      	lsls	r3, r1, #6
 80037e0:	4641      	mov	r1, r8
 80037e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037e6:	4641      	mov	r1, r8
 80037e8:	018a      	lsls	r2, r1, #6
 80037ea:	4641      	mov	r1, r8
 80037ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80037f0:	4649      	mov	r1, r9
 80037f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80037f6:	f04f 0200 	mov.w	r2, #0
 80037fa:	f04f 0300 	mov.w	r3, #0
 80037fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003802:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003806:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800380a:	4692      	mov	sl, r2
 800380c:	469b      	mov	fp, r3
 800380e:	4623      	mov	r3, r4
 8003810:	eb1a 0303 	adds.w	r3, sl, r3
 8003814:	623b      	str	r3, [r7, #32]
 8003816:	462b      	mov	r3, r5
 8003818:	eb4b 0303 	adc.w	r3, fp, r3
 800381c:	627b      	str	r3, [r7, #36]	; 0x24
 800381e:	f04f 0200 	mov.w	r2, #0
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800382a:	4629      	mov	r1, r5
 800382c:	028b      	lsls	r3, r1, #10
 800382e:	4621      	mov	r1, r4
 8003830:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003834:	4621      	mov	r1, r4
 8003836:	028a      	lsls	r2, r1, #10
 8003838:	4610      	mov	r0, r2
 800383a:	4619      	mov	r1, r3
 800383c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003840:	2200      	movs	r2, #0
 8003842:	673b      	str	r3, [r7, #112]	; 0x70
 8003844:	677a      	str	r2, [r7, #116]	; 0x74
 8003846:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800384a:	f7fd f9cd 	bl	8000be8 <__aeabi_uldivmod>
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4613      	mov	r3, r2
 8003854:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003858:	4b41      	ldr	r3, [pc, #260]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	0c1b      	lsrs	r3, r3, #16
 800385e:	f003 0303 	and.w	r3, r3, #3
 8003862:	3301      	adds	r3, #1
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800386a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800386e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003872:	fbb2 f3f3 	udiv	r3, r2, r3
 8003876:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800387a:	e0eb      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800387c:	4b38      	ldr	r3, [pc, #224]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003884:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003888:	4b35      	ldr	r3, [pc, #212]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d06b      	beq.n	800396c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003894:	4b32      	ldr	r3, [pc, #200]	; (8003960 <HAL_RCC_GetSysClockFreq+0x354>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	099b      	lsrs	r3, r3, #6
 800389a:	2200      	movs	r2, #0
 800389c:	66bb      	str	r3, [r7, #104]	; 0x68
 800389e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80038a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038a6:	663b      	str	r3, [r7, #96]	; 0x60
 80038a8:	2300      	movs	r3, #0
 80038aa:	667b      	str	r3, [r7, #100]	; 0x64
 80038ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80038b0:	4622      	mov	r2, r4
 80038b2:	462b      	mov	r3, r5
 80038b4:	f04f 0000 	mov.w	r0, #0
 80038b8:	f04f 0100 	mov.w	r1, #0
 80038bc:	0159      	lsls	r1, r3, #5
 80038be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c2:	0150      	lsls	r0, r2, #5
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4621      	mov	r1, r4
 80038ca:	1a51      	subs	r1, r2, r1
 80038cc:	61b9      	str	r1, [r7, #24]
 80038ce:	4629      	mov	r1, r5
 80038d0:	eb63 0301 	sbc.w	r3, r3, r1
 80038d4:	61fb      	str	r3, [r7, #28]
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80038e2:	4659      	mov	r1, fp
 80038e4:	018b      	lsls	r3, r1, #6
 80038e6:	4651      	mov	r1, sl
 80038e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ec:	4651      	mov	r1, sl
 80038ee:	018a      	lsls	r2, r1, #6
 80038f0:	4651      	mov	r1, sl
 80038f2:	ebb2 0801 	subs.w	r8, r2, r1
 80038f6:	4659      	mov	r1, fp
 80038f8:	eb63 0901 	sbc.w	r9, r3, r1
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003908:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800390c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003910:	4690      	mov	r8, r2
 8003912:	4699      	mov	r9, r3
 8003914:	4623      	mov	r3, r4
 8003916:	eb18 0303 	adds.w	r3, r8, r3
 800391a:	613b      	str	r3, [r7, #16]
 800391c:	462b      	mov	r3, r5
 800391e:	eb49 0303 	adc.w	r3, r9, r3
 8003922:	617b      	str	r3, [r7, #20]
 8003924:	f04f 0200 	mov.w	r2, #0
 8003928:	f04f 0300 	mov.w	r3, #0
 800392c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003930:	4629      	mov	r1, r5
 8003932:	024b      	lsls	r3, r1, #9
 8003934:	4621      	mov	r1, r4
 8003936:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800393a:	4621      	mov	r1, r4
 800393c:	024a      	lsls	r2, r1, #9
 800393e:	4610      	mov	r0, r2
 8003940:	4619      	mov	r1, r3
 8003942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003946:	2200      	movs	r2, #0
 8003948:	65bb      	str	r3, [r7, #88]	; 0x58
 800394a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800394c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003950:	f7fd f94a 	bl	8000be8 <__aeabi_uldivmod>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	4613      	mov	r3, r2
 800395a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800395e:	e065      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x420>
 8003960:	40023800 	.word	0x40023800
 8003964:	00f42400 	.word	0x00f42400
 8003968:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800396c:	4b3d      	ldr	r3, [pc, #244]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x458>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	099b      	lsrs	r3, r3, #6
 8003972:	2200      	movs	r2, #0
 8003974:	4618      	mov	r0, r3
 8003976:	4611      	mov	r1, r2
 8003978:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800397c:	653b      	str	r3, [r7, #80]	; 0x50
 800397e:	2300      	movs	r3, #0
 8003980:	657b      	str	r3, [r7, #84]	; 0x54
 8003982:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003986:	4642      	mov	r2, r8
 8003988:	464b      	mov	r3, r9
 800398a:	f04f 0000 	mov.w	r0, #0
 800398e:	f04f 0100 	mov.w	r1, #0
 8003992:	0159      	lsls	r1, r3, #5
 8003994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003998:	0150      	lsls	r0, r2, #5
 800399a:	4602      	mov	r2, r0
 800399c:	460b      	mov	r3, r1
 800399e:	4641      	mov	r1, r8
 80039a0:	1a51      	subs	r1, r2, r1
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	4649      	mov	r1, r9
 80039a6:	eb63 0301 	sbc.w	r3, r3, r1
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	f04f 0200 	mov.w	r2, #0
 80039b0:	f04f 0300 	mov.w	r3, #0
 80039b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80039b8:	4659      	mov	r1, fp
 80039ba:	018b      	lsls	r3, r1, #6
 80039bc:	4651      	mov	r1, sl
 80039be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039c2:	4651      	mov	r1, sl
 80039c4:	018a      	lsls	r2, r1, #6
 80039c6:	4651      	mov	r1, sl
 80039c8:	1a54      	subs	r4, r2, r1
 80039ca:	4659      	mov	r1, fp
 80039cc:	eb63 0501 	sbc.w	r5, r3, r1
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	00eb      	lsls	r3, r5, #3
 80039da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039de:	00e2      	lsls	r2, r4, #3
 80039e0:	4614      	mov	r4, r2
 80039e2:	461d      	mov	r5, r3
 80039e4:	4643      	mov	r3, r8
 80039e6:	18e3      	adds	r3, r4, r3
 80039e8:	603b      	str	r3, [r7, #0]
 80039ea:	464b      	mov	r3, r9
 80039ec:	eb45 0303 	adc.w	r3, r5, r3
 80039f0:	607b      	str	r3, [r7, #4]
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	f04f 0300 	mov.w	r3, #0
 80039fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039fe:	4629      	mov	r1, r5
 8003a00:	028b      	lsls	r3, r1, #10
 8003a02:	4621      	mov	r1, r4
 8003a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a08:	4621      	mov	r1, r4
 8003a0a:	028a      	lsls	r2, r1, #10
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	4619      	mov	r1, r3
 8003a10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a14:	2200      	movs	r2, #0
 8003a16:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a18:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003a1a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a1e:	f7fd f8e3 	bl	8000be8 <__aeabi_uldivmod>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	4613      	mov	r3, r2
 8003a28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003a2c:	4b0d      	ldr	r3, [pc, #52]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x458>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	0f1b      	lsrs	r3, r3, #28
 8003a32:	f003 0307 	and.w	r3, r3, #7
 8003a36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003a3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003a3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a4a:	e003      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003a4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	37b8      	adds	r7, #184	; 0xb8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a62:	bf00      	nop
 8003a64:	40023800 	.word	0x40023800
 8003a68:	00f42400 	.word	0x00f42400

08003a6c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e28d      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 8083 	beq.w	8003b92 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a8c:	4b94      	ldr	r3, [pc, #592]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 030c 	and.w	r3, r3, #12
 8003a94:	2b04      	cmp	r3, #4
 8003a96:	d019      	beq.n	8003acc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a98:	4b91      	ldr	r3, [pc, #580]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003aa0:	2b08      	cmp	r3, #8
 8003aa2:	d106      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003aa4:	4b8e      	ldr	r3, [pc, #568]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ab0:	d00c      	beq.n	8003acc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ab2:	4b8b      	ldr	r3, [pc, #556]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003aba:	2b0c      	cmp	r3, #12
 8003abc:	d112      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003abe:	4b88      	ldr	r3, [pc, #544]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ac6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aca:	d10b      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003acc:	4b84      	ldr	r3, [pc, #528]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d05b      	beq.n	8003b90 <HAL_RCC_OscConfig+0x124>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d157      	bne.n	8003b90 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e25a      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aec:	d106      	bne.n	8003afc <HAL_RCC_OscConfig+0x90>
 8003aee:	4b7c      	ldr	r3, [pc, #496]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a7b      	ldr	r2, [pc, #492]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003af4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af8:	6013      	str	r3, [r2, #0]
 8003afa:	e01d      	b.n	8003b38 <HAL_RCC_OscConfig+0xcc>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b04:	d10c      	bne.n	8003b20 <HAL_RCC_OscConfig+0xb4>
 8003b06:	4b76      	ldr	r3, [pc, #472]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a75      	ldr	r2, [pc, #468]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	4b73      	ldr	r3, [pc, #460]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a72      	ldr	r2, [pc, #456]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b1c:	6013      	str	r3, [r2, #0]
 8003b1e:	e00b      	b.n	8003b38 <HAL_RCC_OscConfig+0xcc>
 8003b20:	4b6f      	ldr	r3, [pc, #444]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a6e      	ldr	r2, [pc, #440]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	4b6c      	ldr	r3, [pc, #432]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a6b      	ldr	r2, [pc, #428]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d013      	beq.n	8003b68 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b40:	f7fe fd3c 	bl	80025bc <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b48:	f7fe fd38 	bl	80025bc <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b64      	cmp	r3, #100	; 0x64
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e21f      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b5a:	4b61      	ldr	r3, [pc, #388]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0f0      	beq.n	8003b48 <HAL_RCC_OscConfig+0xdc>
 8003b66:	e014      	b.n	8003b92 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b68:	f7fe fd28 	bl	80025bc <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b70:	f7fe fd24 	bl	80025bc <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b64      	cmp	r3, #100	; 0x64
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e20b      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b82:	4b57      	ldr	r3, [pc, #348]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f0      	bne.n	8003b70 <HAL_RCC_OscConfig+0x104>
 8003b8e:	e000      	b.n	8003b92 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d06f      	beq.n	8003c7e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b9e:	4b50      	ldr	r3, [pc, #320]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 030c 	and.w	r3, r3, #12
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d017      	beq.n	8003bda <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003baa:	4b4d      	ldr	r3, [pc, #308]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003bb2:	2b08      	cmp	r3, #8
 8003bb4:	d105      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003bb6:	4b4a      	ldr	r3, [pc, #296]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00b      	beq.n	8003bda <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bc2:	4b47      	ldr	r3, [pc, #284]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003bca:	2b0c      	cmp	r3, #12
 8003bcc:	d11c      	bne.n	8003c08 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bce:	4b44      	ldr	r3, [pc, #272]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d116      	bne.n	8003c08 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bda:	4b41      	ldr	r3, [pc, #260]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d005      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x186>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d001      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e1d3      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf2:	4b3b      	ldr	r3, [pc, #236]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4937      	ldr	r1, [pc, #220]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c06:	e03a      	b.n	8003c7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d020      	beq.n	8003c52 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c10:	4b34      	ldr	r3, [pc, #208]	; (8003ce4 <HAL_RCC_OscConfig+0x278>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c16:	f7fe fcd1 	bl	80025bc <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c1e:	f7fe fccd 	bl	80025bc <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e1b4      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c30:	4b2b      	ldr	r3, [pc, #172]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c3c:	4b28      	ldr	r3, [pc, #160]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4925      	ldr	r1, [pc, #148]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	600b      	str	r3, [r1, #0]
 8003c50:	e015      	b.n	8003c7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c52:	4b24      	ldr	r3, [pc, #144]	; (8003ce4 <HAL_RCC_OscConfig+0x278>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c58:	f7fe fcb0 	bl	80025bc <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c60:	f7fe fcac 	bl	80025bc <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e193      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c72:	4b1b      	ldr	r3, [pc, #108]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d036      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d016      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c92:	4b15      	ldr	r3, [pc, #84]	; (8003ce8 <HAL_RCC_OscConfig+0x27c>)
 8003c94:	2201      	movs	r2, #1
 8003c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c98:	f7fe fc90 	bl	80025bc <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ca0:	f7fe fc8c 	bl	80025bc <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e173      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <HAL_RCC_OscConfig+0x274>)
 8003cb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0f0      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x234>
 8003cbe:	e01b      	b.n	8003cf8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cc0:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <HAL_RCC_OscConfig+0x27c>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc6:	f7fe fc79 	bl	80025bc <HAL_GetTick>
 8003cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ccc:	e00e      	b.n	8003cec <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cce:	f7fe fc75 	bl	80025bc <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d907      	bls.n	8003cec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e15c      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
 8003ce0:	40023800 	.word	0x40023800
 8003ce4:	42470000 	.word	0x42470000
 8003ce8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cec:	4b8a      	ldr	r3, [pc, #552]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1ea      	bne.n	8003cce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0304 	and.w	r3, r3, #4
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 8097 	beq.w	8003e34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d06:	2300      	movs	r3, #0
 8003d08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d0a:	4b83      	ldr	r3, [pc, #524]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10f      	bne.n	8003d36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	4b7f      	ldr	r3, [pc, #508]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	4a7e      	ldr	r2, [pc, #504]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d24:	6413      	str	r3, [r2, #64]	; 0x40
 8003d26:	4b7c      	ldr	r3, [pc, #496]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d32:	2301      	movs	r3, #1
 8003d34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d36:	4b79      	ldr	r3, [pc, #484]	; (8003f1c <HAL_RCC_OscConfig+0x4b0>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d118      	bne.n	8003d74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d42:	4b76      	ldr	r3, [pc, #472]	; (8003f1c <HAL_RCC_OscConfig+0x4b0>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a75      	ldr	r2, [pc, #468]	; (8003f1c <HAL_RCC_OscConfig+0x4b0>)
 8003d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d4e:	f7fe fc35 	bl	80025bc <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d56:	f7fe fc31 	bl	80025bc <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e118      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d68:	4b6c      	ldr	r3, [pc, #432]	; (8003f1c <HAL_RCC_OscConfig+0x4b0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0f0      	beq.n	8003d56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d106      	bne.n	8003d8a <HAL_RCC_OscConfig+0x31e>
 8003d7c:	4b66      	ldr	r3, [pc, #408]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d80:	4a65      	ldr	r2, [pc, #404]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d82:	f043 0301 	orr.w	r3, r3, #1
 8003d86:	6713      	str	r3, [r2, #112]	; 0x70
 8003d88:	e01c      	b.n	8003dc4 <HAL_RCC_OscConfig+0x358>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	2b05      	cmp	r3, #5
 8003d90:	d10c      	bne.n	8003dac <HAL_RCC_OscConfig+0x340>
 8003d92:	4b61      	ldr	r3, [pc, #388]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d96:	4a60      	ldr	r2, [pc, #384]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003d98:	f043 0304 	orr.w	r3, r3, #4
 8003d9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d9e:	4b5e      	ldr	r3, [pc, #376]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da2:	4a5d      	ldr	r2, [pc, #372]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003da4:	f043 0301 	orr.w	r3, r3, #1
 8003da8:	6713      	str	r3, [r2, #112]	; 0x70
 8003daa:	e00b      	b.n	8003dc4 <HAL_RCC_OscConfig+0x358>
 8003dac:	4b5a      	ldr	r3, [pc, #360]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db0:	4a59      	ldr	r2, [pc, #356]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003db2:	f023 0301 	bic.w	r3, r3, #1
 8003db6:	6713      	str	r3, [r2, #112]	; 0x70
 8003db8:	4b57      	ldr	r3, [pc, #348]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dbc:	4a56      	ldr	r2, [pc, #344]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003dbe:	f023 0304 	bic.w	r3, r3, #4
 8003dc2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d015      	beq.n	8003df8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dcc:	f7fe fbf6 	bl	80025bc <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dd4:	f7fe fbf2 	bl	80025bc <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e0d7      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dea:	4b4b      	ldr	r3, [pc, #300]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0ee      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x368>
 8003df6:	e014      	b.n	8003e22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df8:	f7fe fbe0 	bl	80025bc <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dfe:	e00a      	b.n	8003e16 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e00:	f7fe fbdc 	bl	80025bc <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e0c1      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e16:	4b40      	ldr	r3, [pc, #256]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1ee      	bne.n	8003e00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e22:	7dfb      	ldrb	r3, [r7, #23]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d105      	bne.n	8003e34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e28:	4b3b      	ldr	r3, [pc, #236]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2c:	4a3a      	ldr	r2, [pc, #232]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003e2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80ad 	beq.w	8003f98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e3e:	4b36      	ldr	r3, [pc, #216]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d060      	beq.n	8003f0c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d145      	bne.n	8003ede <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e52:	4b33      	ldr	r3, [pc, #204]	; (8003f20 <HAL_RCC_OscConfig+0x4b4>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e58:	f7fe fbb0 	bl	80025bc <HAL_GetTick>
 8003e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e60:	f7fe fbac 	bl	80025bc <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e093      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e72:	4b29      	ldr	r3, [pc, #164]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1f0      	bne.n	8003e60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69da      	ldr	r2, [r3, #28]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	431a      	orrs	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	019b      	lsls	r3, r3, #6
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e94:	085b      	lsrs	r3, r3, #1
 8003e96:	3b01      	subs	r3, #1
 8003e98:	041b      	lsls	r3, r3, #16
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea0:	061b      	lsls	r3, r3, #24
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea8:	071b      	lsls	r3, r3, #28
 8003eaa:	491b      	ldr	r1, [pc, #108]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	; (8003f20 <HAL_RCC_OscConfig+0x4b4>)
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb6:	f7fe fb81 	bl	80025bc <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ebe:	f7fe fb7d 	bl	80025bc <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e064      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ed0:	4b11      	ldr	r3, [pc, #68]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0f0      	beq.n	8003ebe <HAL_RCC_OscConfig+0x452>
 8003edc:	e05c      	b.n	8003f98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ede:	4b10      	ldr	r3, [pc, #64]	; (8003f20 <HAL_RCC_OscConfig+0x4b4>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee4:	f7fe fb6a 	bl	80025bc <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eec:	f7fe fb66 	bl	80025bc <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e04d      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <HAL_RCC_OscConfig+0x4ac>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1f0      	bne.n	8003eec <HAL_RCC_OscConfig+0x480>
 8003f0a:	e045      	b.n	8003f98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d107      	bne.n	8003f24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e040      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	40007000 	.word	0x40007000
 8003f20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f24:	4b1f      	ldr	r3, [pc, #124]	; (8003fa4 <HAL_RCC_OscConfig+0x538>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d030      	beq.n	8003f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d129      	bne.n	8003f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d122      	bne.n	8003f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f54:	4013      	ands	r3, r2
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d119      	bne.n	8003f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	085b      	lsrs	r3, r3, #1
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d10f      	bne.n	8003f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d107      	bne.n	8003f94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d001      	beq.n	8003f98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e000      	b.n	8003f9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40023800 	.word	0x40023800

08003fa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e07b      	b.n	80040b2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d108      	bne.n	8003fd4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fca:	d009      	beq.n	8003fe0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	61da      	str	r2, [r3, #28]
 8003fd2:	e005      	b.n	8003fe0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7fd fedc 	bl	8001db8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004016:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004028:	431a      	orrs	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	431a      	orrs	r2, r3
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004064:	ea42 0103 	orr.w	r1, r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	430a      	orrs	r2, r1
 8004076:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	0c1b      	lsrs	r3, r3, #16
 800407e:	f003 0104 	and.w	r1, r3, #4
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004086:	f003 0210 	and.w	r2, r3, #16
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	69da      	ldr	r2, [r3, #28]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040a0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b082      	sub	sp, #8
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e041      	b.n	8004150 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d106      	bne.n	80040e6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7fd fff1 	bl	80020c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2202      	movs	r2, #2
 80040ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3304      	adds	r3, #4
 80040f6:	4619      	mov	r1, r3
 80040f8:	4610      	mov	r0, r2
 80040fa:	f000 fea1 	bl	8004e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3708      	adds	r7, #8
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e041      	b.n	80041ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d106      	bne.n	8004184 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7fd ff6a 	bl	8002058 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f000 fe52 	bl	8004e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b082      	sub	sp, #8
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e041      	b.n	800428c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d106      	bne.n	8004222 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7fd fecd 	bl	8001fbc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2202      	movs	r2, #2
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3304      	adds	r3, #4
 8004232:	4619      	mov	r1, r3
 8004234:	4610      	mov	r0, r2
 8004236:	f000 fe03 	bl	8004e40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_IC_Start+0x1a>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	e013      	b.n	80042d6 <HAL_TIM_IC_Start+0x42>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d104      	bne.n	80042be <HAL_TIM_IC_Start+0x2a>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	e00b      	b.n	80042d6 <HAL_TIM_IC_Start+0x42>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d104      	bne.n	80042ce <HAL_TIM_IC_Start+0x3a>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	e003      	b.n	80042d6 <HAL_TIM_IC_Start+0x42>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d104      	bne.n	80042e8 <HAL_TIM_IC_Start+0x54>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e013      	b.n	8004310 <HAL_TIM_IC_Start+0x7c>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d104      	bne.n	80042f8 <HAL_TIM_IC_Start+0x64>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	e00b      	b.n	8004310 <HAL_TIM_IC_Start+0x7c>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b08      	cmp	r3, #8
 80042fc:	d104      	bne.n	8004308 <HAL_TIM_IC_Start+0x74>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004304:	b2db      	uxtb	r3, r3
 8004306:	e003      	b.n	8004310 <HAL_TIM_IC_Start+0x7c>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800430e:	b2db      	uxtb	r3, r3
 8004310:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d102      	bne.n	800431e <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004318:	7bbb      	ldrb	r3, [r7, #14]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d001      	beq.n	8004322 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e081      	b.n	8004426 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d104      	bne.n	8004332 <HAL_TIM_IC_Start+0x9e>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004330:	e013      	b.n	800435a <HAL_TIM_IC_Start+0xc6>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b04      	cmp	r3, #4
 8004336:	d104      	bne.n	8004342 <HAL_TIM_IC_Start+0xae>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004340:	e00b      	b.n	800435a <HAL_TIM_IC_Start+0xc6>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b08      	cmp	r3, #8
 8004346:	d104      	bne.n	8004352 <HAL_TIM_IC_Start+0xbe>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004350:	e003      	b.n	800435a <HAL_TIM_IC_Start+0xc6>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d104      	bne.n	800436a <HAL_TIM_IC_Start+0xd6>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004368:	e013      	b.n	8004392 <HAL_TIM_IC_Start+0xfe>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d104      	bne.n	800437a <HAL_TIM_IC_Start+0xe6>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004378:	e00b      	b.n	8004392 <HAL_TIM_IC_Start+0xfe>
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b08      	cmp	r3, #8
 800437e:	d104      	bne.n	800438a <HAL_TIM_IC_Start+0xf6>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004388:	e003      	b.n	8004392 <HAL_TIM_IC_Start+0xfe>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2202      	movs	r2, #2
 800438e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2201      	movs	r2, #1
 8004398:	6839      	ldr	r1, [r7, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f001 f9f6 	bl	800578c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a22      	ldr	r2, [pc, #136]	; (8004430 <HAL_TIM_IC_Start+0x19c>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d022      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043b2:	d01d      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a1e      	ldr	r2, [pc, #120]	; (8004434 <HAL_TIM_IC_Start+0x1a0>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d018      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a1d      	ldr	r2, [pc, #116]	; (8004438 <HAL_TIM_IC_Start+0x1a4>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d013      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a1b      	ldr	r2, [pc, #108]	; (800443c <HAL_TIM_IC_Start+0x1a8>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00e      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1a      	ldr	r2, [pc, #104]	; (8004440 <HAL_TIM_IC_Start+0x1ac>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d009      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a18      	ldr	r2, [pc, #96]	; (8004444 <HAL_TIM_IC_Start+0x1b0>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d004      	beq.n	80043f0 <HAL_TIM_IC_Start+0x15c>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a17      	ldr	r2, [pc, #92]	; (8004448 <HAL_TIM_IC_Start+0x1b4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d111      	bne.n	8004414 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2b06      	cmp	r3, #6
 8004400:	d010      	beq.n	8004424 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f042 0201 	orr.w	r2, r2, #1
 8004410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004412:	e007      	b.n	8004424 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f042 0201 	orr.w	r2, r2, #1
 8004422:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40010000 	.word	0x40010000
 8004434:	40000400 	.word	0x40000400
 8004438:	40000800 	.word	0x40000800
 800443c:	40000c00 	.word	0x40000c00
 8004440:	40010400 	.word	0x40010400
 8004444:	40014000 	.word	0x40014000
 8004448:	40001800 	.word	0x40001800

0800444c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d104      	bne.n	800446a <HAL_TIM_IC_Start_IT+0x1e>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004466:	b2db      	uxtb	r3, r3
 8004468:	e013      	b.n	8004492 <HAL_TIM_IC_Start_IT+0x46>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b04      	cmp	r3, #4
 800446e:	d104      	bne.n	800447a <HAL_TIM_IC_Start_IT+0x2e>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004476:	b2db      	uxtb	r3, r3
 8004478:	e00b      	b.n	8004492 <HAL_TIM_IC_Start_IT+0x46>
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b08      	cmp	r3, #8
 800447e:	d104      	bne.n	800448a <HAL_TIM_IC_Start_IT+0x3e>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004486:	b2db      	uxtb	r3, r3
 8004488:	e003      	b.n	8004492 <HAL_TIM_IC_Start_IT+0x46>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004490:	b2db      	uxtb	r3, r3
 8004492:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d104      	bne.n	80044a4 <HAL_TIM_IC_Start_IT+0x58>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	e013      	b.n	80044cc <HAL_TIM_IC_Start_IT+0x80>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d104      	bne.n	80044b4 <HAL_TIM_IC_Start_IT+0x68>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	e00b      	b.n	80044cc <HAL_TIM_IC_Start_IT+0x80>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	2b08      	cmp	r3, #8
 80044b8:	d104      	bne.n	80044c4 <HAL_TIM_IC_Start_IT+0x78>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	e003      	b.n	80044cc <HAL_TIM_IC_Start_IT+0x80>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80044ce:	7bbb      	ldrb	r3, [r7, #14]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d102      	bne.n	80044da <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80044d4:	7b7b      	ldrb	r3, [r7, #13]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d001      	beq.n	80044de <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e0cc      	b.n	8004678 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d104      	bne.n	80044ee <HAL_TIM_IC_Start_IT+0xa2>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044ec:	e013      	b.n	8004516 <HAL_TIM_IC_Start_IT+0xca>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d104      	bne.n	80044fe <HAL_TIM_IC_Start_IT+0xb2>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044fc:	e00b      	b.n	8004516 <HAL_TIM_IC_Start_IT+0xca>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b08      	cmp	r3, #8
 8004502:	d104      	bne.n	800450e <HAL_TIM_IC_Start_IT+0xc2>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800450c:	e003      	b.n	8004516 <HAL_TIM_IC_Start_IT+0xca>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d104      	bne.n	8004526 <HAL_TIM_IC_Start_IT+0xda>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004524:	e013      	b.n	800454e <HAL_TIM_IC_Start_IT+0x102>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b04      	cmp	r3, #4
 800452a:	d104      	bne.n	8004536 <HAL_TIM_IC_Start_IT+0xea>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004534:	e00b      	b.n	800454e <HAL_TIM_IC_Start_IT+0x102>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b08      	cmp	r3, #8
 800453a:	d104      	bne.n	8004546 <HAL_TIM_IC_Start_IT+0xfa>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004544:	e003      	b.n	800454e <HAL_TIM_IC_Start_IT+0x102>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2202      	movs	r2, #2
 800454a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2b0c      	cmp	r3, #12
 8004552:	d841      	bhi.n	80045d8 <HAL_TIM_IC_Start_IT+0x18c>
 8004554:	a201      	add	r2, pc, #4	; (adr r2, 800455c <HAL_TIM_IC_Start_IT+0x110>)
 8004556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455a:	bf00      	nop
 800455c:	08004591 	.word	0x08004591
 8004560:	080045d9 	.word	0x080045d9
 8004564:	080045d9 	.word	0x080045d9
 8004568:	080045d9 	.word	0x080045d9
 800456c:	080045a3 	.word	0x080045a3
 8004570:	080045d9 	.word	0x080045d9
 8004574:	080045d9 	.word	0x080045d9
 8004578:	080045d9 	.word	0x080045d9
 800457c:	080045b5 	.word	0x080045b5
 8004580:	080045d9 	.word	0x080045d9
 8004584:	080045d9 	.word	0x080045d9
 8004588:	080045d9 	.word	0x080045d9
 800458c:	080045c7 	.word	0x080045c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0202 	orr.w	r2, r2, #2
 800459e:	60da      	str	r2, [r3, #12]
      break;
 80045a0:	e01d      	b.n	80045de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f042 0204 	orr.w	r2, r2, #4
 80045b0:	60da      	str	r2, [r3, #12]
      break;
 80045b2:	e014      	b.n	80045de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68da      	ldr	r2, [r3, #12]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0208 	orr.w	r2, r2, #8
 80045c2:	60da      	str	r2, [r3, #12]
      break;
 80045c4:	e00b      	b.n	80045de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68da      	ldr	r2, [r3, #12]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0210 	orr.w	r2, r2, #16
 80045d4:	60da      	str	r2, [r3, #12]
      break;
 80045d6:	e002      	b.n	80045de <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
      break;
 80045dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d148      	bne.n	8004676 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	6839      	ldr	r1, [r7, #0]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f001 f8cd 	bl	800578c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a22      	ldr	r2, [pc, #136]	; (8004680 <HAL_TIM_IC_Start_IT+0x234>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d022      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004604:	d01d      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a1e      	ldr	r2, [pc, #120]	; (8004684 <HAL_TIM_IC_Start_IT+0x238>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d018      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a1c      	ldr	r2, [pc, #112]	; (8004688 <HAL_TIM_IC_Start_IT+0x23c>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d013      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a1b      	ldr	r2, [pc, #108]	; (800468c <HAL_TIM_IC_Start_IT+0x240>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d00e      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a19      	ldr	r2, [pc, #100]	; (8004690 <HAL_TIM_IC_Start_IT+0x244>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d009      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a18      	ldr	r2, [pc, #96]	; (8004694 <HAL_TIM_IC_Start_IT+0x248>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d004      	beq.n	8004642 <HAL_TIM_IC_Start_IT+0x1f6>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a16      	ldr	r2, [pc, #88]	; (8004698 <HAL_TIM_IC_Start_IT+0x24c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d111      	bne.n	8004666 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 0307 	and.w	r3, r3, #7
 800464c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	2b06      	cmp	r3, #6
 8004652:	d010      	beq.n	8004676 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0201 	orr.w	r2, r2, #1
 8004662:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004664:	e007      	b.n	8004676 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0201 	orr.w	r2, r2, #1
 8004674:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004676:	7bfb      	ldrb	r3, [r7, #15]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40010000 	.word	0x40010000
 8004684:	40000400 	.word	0x40000400
 8004688:	40000800 	.word	0x40000800
 800468c:	40000c00 	.word	0x40000c00
 8004690:	40010400 	.word	0x40010400
 8004694:	40014000 	.word	0x40014000
 8004698:	40001800 	.word	0x40001800

0800469c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d122      	bne.n	80046f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d11b      	bne.n	80046f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f06f 0202 	mvn.w	r2, #2
 80046c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d003      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fd f9d6 	bl	8001a90 <HAL_TIM_IC_CaptureCallback>
 80046e4:	e005      	b.n	80046f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 fb8c 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 fb93 	bl	8004e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	f003 0304 	and.w	r3, r3, #4
 8004702:	2b04      	cmp	r3, #4
 8004704:	d122      	bne.n	800474c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b04      	cmp	r3, #4
 8004712:	d11b      	bne.n	800474c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f06f 0204 	mvn.w	r2, #4
 800471c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2202      	movs	r2, #2
 8004722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fd f9ac 	bl	8001a90 <HAL_TIM_IC_CaptureCallback>
 8004738:	e005      	b.n	8004746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 fb62 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 fb69 	bl	8004e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	2b08      	cmp	r3, #8
 8004758:	d122      	bne.n	80047a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f003 0308 	and.w	r3, r3, #8
 8004764:	2b08      	cmp	r3, #8
 8004766:	d11b      	bne.n	80047a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f06f 0208 	mvn.w	r2, #8
 8004770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2204      	movs	r2, #4
 8004776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f003 0303 	and.w	r3, r3, #3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7fd f982 	bl	8001a90 <HAL_TIM_IC_CaptureCallback>
 800478c:	e005      	b.n	800479a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 fb38 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 fb3f 	bl	8004e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	f003 0310 	and.w	r3, r3, #16
 80047aa:	2b10      	cmp	r3, #16
 80047ac:	d122      	bne.n	80047f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f003 0310 	and.w	r3, r3, #16
 80047b8:	2b10      	cmp	r3, #16
 80047ba:	d11b      	bne.n	80047f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f06f 0210 	mvn.w	r2, #16
 80047c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2208      	movs	r2, #8
 80047ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7fd f958 	bl	8001a90 <HAL_TIM_IC_CaptureCallback>
 80047e0:	e005      	b.n	80047ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 fb0e 	bl	8004e04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f000 fb15 	bl	8004e18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d10e      	bne.n	8004820 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b01      	cmp	r3, #1
 800480e:	d107      	bne.n	8004820 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f06f 0201 	mvn.w	r2, #1
 8004818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f7fd f92e 	bl	8001a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482a:	2b80      	cmp	r3, #128	; 0x80
 800482c:	d10e      	bne.n	800484c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004838:	2b80      	cmp	r3, #128	; 0x80
 800483a:	d107      	bne.n	800484c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f001 f84c 	bl	80058e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004856:	2b40      	cmp	r3, #64	; 0x40
 8004858:	d10e      	bne.n	8004878 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004864:	2b40      	cmp	r3, #64	; 0x40
 8004866:	d107      	bne.n	8004878 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fada 	bl	8004e2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	f003 0320 	and.w	r3, r3, #32
 8004882:	2b20      	cmp	r3, #32
 8004884:	d10e      	bne.n	80048a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f003 0320 	and.w	r3, r3, #32
 8004890:	2b20      	cmp	r3, #32
 8004892:	d107      	bne.n	80048a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f06f 0220 	mvn.w	r2, #32
 800489c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f001 f816 	bl	80058d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048a4:	bf00      	nop
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d101      	bne.n	80048ca <HAL_TIM_IC_ConfigChannel+0x1e>
 80048c6:	2302      	movs	r3, #2
 80048c8:	e088      	b.n	80049dc <HAL_TIM_IC_ConfigChannel+0x130>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d11b      	bne.n	8004910 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6818      	ldr	r0, [r3, #0]
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	6819      	ldr	r1, [r3, #0]
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	685a      	ldr	r2, [r3, #4]
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f000 fd8c 	bl	8005404 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 020c 	bic.w	r2, r2, #12
 80048fa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6999      	ldr	r1, [r3, #24]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	619a      	str	r2, [r3, #24]
 800490e:	e060      	b.n	80049d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b04      	cmp	r3, #4
 8004914:	d11c      	bne.n	8004950 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6818      	ldr	r0, [r3, #0]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	6819      	ldr	r1, [r3, #0]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	f000 fe10 	bl	800554a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	699a      	ldr	r2, [r3, #24]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004938:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6999      	ldr	r1, [r3, #24]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	021a      	lsls	r2, r3, #8
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	619a      	str	r2, [r3, #24]
 800494e:	e040      	b.n	80049d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b08      	cmp	r3, #8
 8004954:	d11b      	bne.n	800498e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6818      	ldr	r0, [r3, #0]
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	6819      	ldr	r1, [r3, #0]
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f000 fe5d 	bl	8005624 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	69da      	ldr	r2, [r3, #28]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 020c 	bic.w	r2, r2, #12
 8004978:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	69d9      	ldr	r1, [r3, #28]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	430a      	orrs	r2, r1
 800498a:	61da      	str	r2, [r3, #28]
 800498c:	e021      	b.n	80049d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b0c      	cmp	r3, #12
 8004992:	d11c      	bne.n	80049ce <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6818      	ldr	r0, [r3, #0]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	6819      	ldr	r1, [r3, #0]
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f000 fe7a 	bl	800569c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	69da      	ldr	r2, [r3, #28]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80049b6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	69d9      	ldr	r1, [r3, #28]
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	021a      	lsls	r2, r3, #8
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	61da      	str	r2, [r3, #28]
 80049cc:	e001      	b.n	80049d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049da:	7dfb      	ldrb	r3, [r7, #23]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d101      	bne.n	8004a02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049fe:	2302      	movs	r3, #2
 8004a00:	e0ae      	b.n	8004b60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b0c      	cmp	r3, #12
 8004a0e:	f200 809f 	bhi.w	8004b50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a12:	a201      	add	r2, pc, #4	; (adr r2, 8004a18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a18:	08004a4d 	.word	0x08004a4d
 8004a1c:	08004b51 	.word	0x08004b51
 8004a20:	08004b51 	.word	0x08004b51
 8004a24:	08004b51 	.word	0x08004b51
 8004a28:	08004a8d 	.word	0x08004a8d
 8004a2c:	08004b51 	.word	0x08004b51
 8004a30:	08004b51 	.word	0x08004b51
 8004a34:	08004b51 	.word	0x08004b51
 8004a38:	08004acf 	.word	0x08004acf
 8004a3c:	08004b51 	.word	0x08004b51
 8004a40:	08004b51 	.word	0x08004b51
 8004a44:	08004b51 	.word	0x08004b51
 8004a48:	08004b0f 	.word	0x08004b0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f000 fa94 	bl	8004f80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0208 	orr.w	r2, r2, #8
 8004a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 0204 	bic.w	r2, r2, #4
 8004a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6999      	ldr	r1, [r3, #24]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	691a      	ldr	r2, [r3, #16]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	619a      	str	r2, [r3, #24]
      break;
 8004a8a:	e064      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fae4 	bl	8005060 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699a      	ldr	r2, [r3, #24]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6999      	ldr	r1, [r3, #24]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	021a      	lsls	r2, r3, #8
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	619a      	str	r2, [r3, #24]
      break;
 8004acc:	e043      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68b9      	ldr	r1, [r7, #8]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f000 fb39 	bl	800514c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69da      	ldr	r2, [r3, #28]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0208 	orr.w	r2, r2, #8
 8004ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	69da      	ldr	r2, [r3, #28]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0204 	bic.w	r2, r2, #4
 8004af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69d9      	ldr	r1, [r3, #28]
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	691a      	ldr	r2, [r3, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	61da      	str	r2, [r3, #28]
      break;
 8004b0c:	e023      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68b9      	ldr	r1, [r7, #8]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 fb8d 	bl	8005234 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69da      	ldr	r2, [r3, #28]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69d9      	ldr	r1, [r3, #28]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	021a      	lsls	r2, r3, #8
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	61da      	str	r2, [r3, #28]
      break;
 8004b4e:	e002      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	75fb      	strb	r3, [r7, #23]
      break;
 8004b54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3718      	adds	r7, #24
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_TIM_ConfigClockSource+0x1c>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e0b4      	b.n	8004cee <HAL_TIM_ConfigClockSource+0x186>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ba2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004baa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bbc:	d03e      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0xd4>
 8004bbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc2:	f200 8087 	bhi.w	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bca:	f000 8086 	beq.w	8004cda <HAL_TIM_ConfigClockSource+0x172>
 8004bce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bd2:	d87f      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bd4:	2b70      	cmp	r3, #112	; 0x70
 8004bd6:	d01a      	beq.n	8004c0e <HAL_TIM_ConfigClockSource+0xa6>
 8004bd8:	2b70      	cmp	r3, #112	; 0x70
 8004bda:	d87b      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bdc:	2b60      	cmp	r3, #96	; 0x60
 8004bde:	d050      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x11a>
 8004be0:	2b60      	cmp	r3, #96	; 0x60
 8004be2:	d877      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004be4:	2b50      	cmp	r3, #80	; 0x50
 8004be6:	d03c      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0xfa>
 8004be8:	2b50      	cmp	r3, #80	; 0x50
 8004bea:	d873      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bec:	2b40      	cmp	r3, #64	; 0x40
 8004bee:	d058      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x13a>
 8004bf0:	2b40      	cmp	r3, #64	; 0x40
 8004bf2:	d86f      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bf4:	2b30      	cmp	r3, #48	; 0x30
 8004bf6:	d064      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004bf8:	2b30      	cmp	r3, #48	; 0x30
 8004bfa:	d86b      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d060      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004c00:	2b20      	cmp	r3, #32
 8004c02:	d867      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d05c      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004c08:	2b10      	cmp	r3, #16
 8004c0a:	d05a      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004c0c:	e062      	b.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6818      	ldr	r0, [r3, #0]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	6899      	ldr	r1, [r3, #8]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f000 fd95 	bl	800574c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	609a      	str	r2, [r3, #8]
      break;
 8004c3a:	e04f      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6818      	ldr	r0, [r3, #0]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	6899      	ldr	r1, [r3, #8]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	f000 fd7e 	bl	800574c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689a      	ldr	r2, [r3, #8]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c5e:	609a      	str	r2, [r3, #8]
      break;
 8004c60:	e03c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6818      	ldr	r0, [r3, #0]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6859      	ldr	r1, [r3, #4]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f000 fc3c 	bl	80054ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2150      	movs	r1, #80	; 0x50
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 fd4b 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 8004c80:	e02c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	6859      	ldr	r1, [r3, #4]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f000 fc98 	bl	80055c4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2160      	movs	r1, #96	; 0x60
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 fd3b 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 8004ca0:	e01c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6818      	ldr	r0, [r3, #0]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	6859      	ldr	r1, [r3, #4]
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	461a      	mov	r2, r3
 8004cb0:	f000 fc1c 	bl	80054ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2140      	movs	r1, #64	; 0x40
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 fd2b 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 8004cc0:	e00c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4610      	mov	r0, r2
 8004cce:	f000 fd22 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 8004cd2:	e003      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	73fb      	strb	r3, [r7, #15]
      break;
 8004cd8:	e000      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004cda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b082      	sub	sp, #8
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d101      	bne.n	8004d0e <HAL_TIM_SlaveConfigSynchro+0x18>
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	e031      	b.n	8004d72 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2202      	movs	r2, #2
 8004d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004d1e:	6839      	ldr	r1, [r7, #0]
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 fadd 	bl	80052e0 <TIM_SlaveTimer_SetConfig>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d009      	beq.n	8004d40 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e018      	b.n	8004d72 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d4e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d5e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
	...

08004d7c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b0c      	cmp	r3, #12
 8004d8e:	d831      	bhi.n	8004df4 <HAL_TIM_ReadCapturedValue+0x78>
 8004d90:	a201      	add	r2, pc, #4	; (adr r2, 8004d98 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d96:	bf00      	nop
 8004d98:	08004dcd 	.word	0x08004dcd
 8004d9c:	08004df5 	.word	0x08004df5
 8004da0:	08004df5 	.word	0x08004df5
 8004da4:	08004df5 	.word	0x08004df5
 8004da8:	08004dd7 	.word	0x08004dd7
 8004dac:	08004df5 	.word	0x08004df5
 8004db0:	08004df5 	.word	0x08004df5
 8004db4:	08004df5 	.word	0x08004df5
 8004db8:	08004de1 	.word	0x08004de1
 8004dbc:	08004df5 	.word	0x08004df5
 8004dc0:	08004df5 	.word	0x08004df5
 8004dc4:	08004df5 	.word	0x08004df5
 8004dc8:	08004deb 	.word	0x08004deb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dd2:	60fb      	str	r3, [r7, #12]

      break;
 8004dd4:	e00f      	b.n	8004df6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ddc:	60fb      	str	r3, [r7, #12]

      break;
 8004dde:	e00a      	b.n	8004df6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de6:	60fb      	str	r3, [r7, #12]

      break;
 8004de8:	e005      	b.n	8004df6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df0:	60fb      	str	r3, [r7, #12]

      break;
 8004df2:	e000      	b.n	8004df6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004df4:	bf00      	nop
  }

  return tmpreg;
 8004df6:	68fb      	ldr	r3, [r7, #12]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a40      	ldr	r2, [pc, #256]	; (8004f54 <TIM_Base_SetConfig+0x114>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d013      	beq.n	8004e80 <TIM_Base_SetConfig+0x40>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e5e:	d00f      	beq.n	8004e80 <TIM_Base_SetConfig+0x40>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a3d      	ldr	r2, [pc, #244]	; (8004f58 <TIM_Base_SetConfig+0x118>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00b      	beq.n	8004e80 <TIM_Base_SetConfig+0x40>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a3c      	ldr	r2, [pc, #240]	; (8004f5c <TIM_Base_SetConfig+0x11c>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d007      	beq.n	8004e80 <TIM_Base_SetConfig+0x40>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a3b      	ldr	r2, [pc, #236]	; (8004f60 <TIM_Base_SetConfig+0x120>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d003      	beq.n	8004e80 <TIM_Base_SetConfig+0x40>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a3a      	ldr	r2, [pc, #232]	; (8004f64 <TIM_Base_SetConfig+0x124>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d108      	bne.n	8004e92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a2f      	ldr	r2, [pc, #188]	; (8004f54 <TIM_Base_SetConfig+0x114>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d02b      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ea0:	d027      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a2c      	ldr	r2, [pc, #176]	; (8004f58 <TIM_Base_SetConfig+0x118>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d023      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a2b      	ldr	r2, [pc, #172]	; (8004f5c <TIM_Base_SetConfig+0x11c>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d01f      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a2a      	ldr	r2, [pc, #168]	; (8004f60 <TIM_Base_SetConfig+0x120>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d01b      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a29      	ldr	r2, [pc, #164]	; (8004f64 <TIM_Base_SetConfig+0x124>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d017      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a28      	ldr	r2, [pc, #160]	; (8004f68 <TIM_Base_SetConfig+0x128>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d013      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a27      	ldr	r2, [pc, #156]	; (8004f6c <TIM_Base_SetConfig+0x12c>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d00f      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a26      	ldr	r2, [pc, #152]	; (8004f70 <TIM_Base_SetConfig+0x130>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a25      	ldr	r2, [pc, #148]	; (8004f74 <TIM_Base_SetConfig+0x134>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d007      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a24      	ldr	r2, [pc, #144]	; (8004f78 <TIM_Base_SetConfig+0x138>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_Base_SetConfig+0xb2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a23      	ldr	r2, [pc, #140]	; (8004f7c <TIM_Base_SetConfig+0x13c>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d108      	bne.n	8004f04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a0a      	ldr	r2, [pc, #40]	; (8004f54 <TIM_Base_SetConfig+0x114>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d003      	beq.n	8004f38 <TIM_Base_SetConfig+0xf8>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a0c      	ldr	r2, [pc, #48]	; (8004f64 <TIM_Base_SetConfig+0x124>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d103      	bne.n	8004f40 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	615a      	str	r2, [r3, #20]
}
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	40010000 	.word	0x40010000
 8004f58:	40000400 	.word	0x40000400
 8004f5c:	40000800 	.word	0x40000800
 8004f60:	40000c00 	.word	0x40000c00
 8004f64:	40010400 	.word	0x40010400
 8004f68:	40014000 	.word	0x40014000
 8004f6c:	40014400 	.word	0x40014400
 8004f70:	40014800 	.word	0x40014800
 8004f74:	40001800 	.word	0x40001800
 8004f78:	40001c00 	.word	0x40001c00
 8004f7c:	40002000 	.word	0x40002000

08004f80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	f023 0201 	bic.w	r2, r3, #1
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0303 	bic.w	r3, r3, #3
 8004fb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f023 0302 	bic.w	r3, r3, #2
 8004fc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a20      	ldr	r2, [pc, #128]	; (8005058 <TIM_OC1_SetConfig+0xd8>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d003      	beq.n	8004fe4 <TIM_OC1_SetConfig+0x64>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a1f      	ldr	r2, [pc, #124]	; (800505c <TIM_OC1_SetConfig+0xdc>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d10c      	bne.n	8004ffe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 0308 	bic.w	r3, r3, #8
 8004fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f023 0304 	bic.w	r3, r3, #4
 8004ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a15      	ldr	r2, [pc, #84]	; (8005058 <TIM_OC1_SetConfig+0xd8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d003      	beq.n	800500e <TIM_OC1_SetConfig+0x8e>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a14      	ldr	r2, [pc, #80]	; (800505c <TIM_OC1_SetConfig+0xdc>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d111      	bne.n	8005032 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800501c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	695b      	ldr	r3, [r3, #20]
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	697a      	ldr	r2, [r7, #20]
 800504a:	621a      	str	r2, [r3, #32]
}
 800504c:	bf00      	nop
 800504e:	371c      	adds	r7, #28
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	40010000 	.word	0x40010000
 800505c:	40010400 	.word	0x40010400

08005060 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a1b      	ldr	r3, [r3, #32]
 800506e:	f023 0210 	bic.w	r2, r3, #16
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	021b      	lsls	r3, r3, #8
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f023 0320 	bic.w	r3, r3, #32
 80050aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	011b      	lsls	r3, r3, #4
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a22      	ldr	r2, [pc, #136]	; (8005144 <TIM_OC2_SetConfig+0xe4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d003      	beq.n	80050c8 <TIM_OC2_SetConfig+0x68>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a21      	ldr	r2, [pc, #132]	; (8005148 <TIM_OC2_SetConfig+0xe8>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d10d      	bne.n	80050e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	011b      	lsls	r3, r3, #4
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	4313      	orrs	r3, r2
 80050da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a17      	ldr	r2, [pc, #92]	; (8005144 <TIM_OC2_SetConfig+0xe4>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d003      	beq.n	80050f4 <TIM_OC2_SetConfig+0x94>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a16      	ldr	r2, [pc, #88]	; (8005148 <TIM_OC2_SetConfig+0xe8>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d113      	bne.n	800511c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005102:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	4313      	orrs	r3, r2
 800510e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	4313      	orrs	r3, r2
 800511a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	621a      	str	r2, [r3, #32]
}
 8005136:	bf00      	nop
 8005138:	371c      	adds	r7, #28
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	40010000 	.word	0x40010000
 8005148:	40010400 	.word	0x40010400

0800514c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800514c:	b480      	push	{r7}
 800514e:	b087      	sub	sp, #28
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800517a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0303 	bic.w	r3, r3, #3
 8005182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a21      	ldr	r2, [pc, #132]	; (800522c <TIM_OC3_SetConfig+0xe0>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d003      	beq.n	80051b2 <TIM_OC3_SetConfig+0x66>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a20      	ldr	r2, [pc, #128]	; (8005230 <TIM_OC3_SetConfig+0xe4>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d10d      	bne.n	80051ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	021b      	lsls	r3, r3, #8
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a16      	ldr	r2, [pc, #88]	; (800522c <TIM_OC3_SetConfig+0xe0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d003      	beq.n	80051de <TIM_OC3_SetConfig+0x92>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a15      	ldr	r2, [pc, #84]	; (8005230 <TIM_OC3_SetConfig+0xe4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d113      	bne.n	8005206 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	4313      	orrs	r3, r2
 8005204:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	621a      	str	r2, [r3, #32]
}
 8005220:	bf00      	nop
 8005222:	371c      	adds	r7, #28
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	40010000 	.word	0x40010000
 8005230:	40010400 	.word	0x40010400

08005234 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800526a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	021b      	lsls	r3, r3, #8
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	4313      	orrs	r3, r2
 8005276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800527e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	031b      	lsls	r3, r3, #12
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	4313      	orrs	r3, r2
 800528a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a12      	ldr	r2, [pc, #72]	; (80052d8 <TIM_OC4_SetConfig+0xa4>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d003      	beq.n	800529c <TIM_OC4_SetConfig+0x68>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a11      	ldr	r2, [pc, #68]	; (80052dc <TIM_OC4_SetConfig+0xa8>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d109      	bne.n	80052b0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	019b      	lsls	r3, r3, #6
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	697a      	ldr	r2, [r7, #20]
 80052b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	621a      	str	r2, [r3, #32]
}
 80052ca:	bf00      	nop
 80052cc:	371c      	adds	r7, #28
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	40010000 	.word	0x40010000
 80052dc:	40010400 	.word	0x40010400

080052e0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052fc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f023 0307 	bic.w	r3, r3, #7
 800530e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	4313      	orrs	r3, r2
 8005318:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b70      	cmp	r3, #112	; 0x70
 8005328:	d01a      	beq.n	8005360 <TIM_SlaveTimer_SetConfig+0x80>
 800532a:	2b70      	cmp	r3, #112	; 0x70
 800532c:	d860      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 800532e:	2b60      	cmp	r3, #96	; 0x60
 8005330:	d054      	beq.n	80053dc <TIM_SlaveTimer_SetConfig+0xfc>
 8005332:	2b60      	cmp	r3, #96	; 0x60
 8005334:	d85c      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 8005336:	2b50      	cmp	r3, #80	; 0x50
 8005338:	d046      	beq.n	80053c8 <TIM_SlaveTimer_SetConfig+0xe8>
 800533a:	2b50      	cmp	r3, #80	; 0x50
 800533c:	d858      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 800533e:	2b40      	cmp	r3, #64	; 0x40
 8005340:	d019      	beq.n	8005376 <TIM_SlaveTimer_SetConfig+0x96>
 8005342:	2b40      	cmp	r3, #64	; 0x40
 8005344:	d854      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 8005346:	2b30      	cmp	r3, #48	; 0x30
 8005348:	d055      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 800534a:	2b30      	cmp	r3, #48	; 0x30
 800534c:	d850      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 800534e:	2b20      	cmp	r3, #32
 8005350:	d051      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 8005352:	2b20      	cmp	r3, #32
 8005354:	d84c      	bhi.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
 8005356:	2b00      	cmp	r3, #0
 8005358:	d04d      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 800535a:	2b10      	cmp	r3, #16
 800535c:	d04b      	beq.n	80053f6 <TIM_SlaveTimer_SetConfig+0x116>
 800535e:	e047      	b.n	80053f0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6818      	ldr	r0, [r3, #0]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	68d9      	ldr	r1, [r3, #12]
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	689a      	ldr	r2, [r3, #8]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	f000 f9ec 	bl	800574c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8005374:	e040      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b05      	cmp	r3, #5
 800537c:	d101      	bne.n	8005382 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e03b      	b.n	80053fa <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6a1a      	ldr	r2, [r3, #32]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0201 	bic.w	r2, r2, #1
 8005398:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053a8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68ba      	ldr	r2, [r7, #8]
 80053bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	621a      	str	r2, [r3, #32]
      break;
 80053c6:	e017      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6818      	ldr	r0, [r3, #0]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	6899      	ldr	r1, [r3, #8]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	461a      	mov	r2, r3
 80053d6:	f000 f889 	bl	80054ec <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80053da:	e00d      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6818      	ldr	r0, [r3, #0]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	6899      	ldr	r1, [r3, #8]
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	461a      	mov	r2, r3
 80053ea:	f000 f8eb 	bl	80055c4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80053ee:	e003      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	75fb      	strb	r3, [r7, #23]
      break;
 80053f4:	e000      	b.n	80053f8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80053f6:	bf00      	nop
  }

  return status;
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
	...

08005404 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005404:	b480      	push	{r7}
 8005406:	b087      	sub	sp, #28
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
 8005410:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	f023 0201 	bic.w	r2, r3, #1
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4a28      	ldr	r2, [pc, #160]	; (80054d0 <TIM_TI1_SetConfig+0xcc>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d01b      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005438:	d017      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	4a25      	ldr	r2, [pc, #148]	; (80054d4 <TIM_TI1_SetConfig+0xd0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d013      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	4a24      	ldr	r2, [pc, #144]	; (80054d8 <TIM_TI1_SetConfig+0xd4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d00f      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	4a23      	ldr	r2, [pc, #140]	; (80054dc <TIM_TI1_SetConfig+0xd8>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d00b      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	4a22      	ldr	r2, [pc, #136]	; (80054e0 <TIM_TI1_SetConfig+0xdc>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d007      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	4a21      	ldr	r2, [pc, #132]	; (80054e4 <TIM_TI1_SetConfig+0xe0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d003      	beq.n	800546a <TIM_TI1_SetConfig+0x66>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	4a20      	ldr	r2, [pc, #128]	; (80054e8 <TIM_TI1_SetConfig+0xe4>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d101      	bne.n	800546e <TIM_TI1_SetConfig+0x6a>
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <TIM_TI1_SetConfig+0x6c>
 800546e:	2300      	movs	r3, #0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d008      	beq.n	8005486 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f023 0303 	bic.w	r3, r3, #3
 800547a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4313      	orrs	r3, r2
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	e003      	b.n	800548e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005494:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	b2db      	uxtb	r3, r3
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	4313      	orrs	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f023 030a 	bic.w	r3, r3, #10
 80054a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	f003 030a 	and.w	r3, r3, #10
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00
 80054e0:	40010400 	.word	0x40010400
 80054e4:	40014000 	.word	0x40014000
 80054e8:	40001800 	.word	0x40001800

080054ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	f023 0201 	bic.w	r2, r3, #1
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f023 030a 	bic.w	r3, r3, #10
 8005528:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	4313      	orrs	r3, r2
 8005530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	621a      	str	r2, [r3, #32]
}
 800553e:	bf00      	nop
 8005540:	371c      	adds	r7, #28
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800554a:	b480      	push	{r7}
 800554c:	b087      	sub	sp, #28
 800554e:	af00      	add	r7, sp, #0
 8005550:	60f8      	str	r0, [r7, #12]
 8005552:	60b9      	str	r1, [r7, #8]
 8005554:	607a      	str	r2, [r7, #4]
 8005556:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	f023 0210 	bic.w	r2, r3, #16
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005576:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	021b      	lsls	r3, r3, #8
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	4313      	orrs	r3, r2
 8005580:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005588:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	031b      	lsls	r3, r3, #12
 800558e:	b29b      	uxth	r3, r3
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	4313      	orrs	r3, r2
 8005594:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800559c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	011b      	lsls	r3, r3, #4
 80055a2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	621a      	str	r2, [r3, #32]
}
 80055b8:	bf00      	nop
 80055ba:	371c      	adds	r7, #28
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b087      	sub	sp, #28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	f023 0210 	bic.w	r2, r3, #16
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6a1b      	ldr	r3, [r3, #32]
 80055e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	031b      	lsls	r3, r3, #12
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005600:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	011b      	lsls	r3, r3, #4
 8005606:	693a      	ldr	r2, [r7, #16]
 8005608:	4313      	orrs	r3, r2
 800560a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	693a      	ldr	r2, [r7, #16]
 8005616:	621a      	str	r2, [r3, #32]
}
 8005618:	bf00      	nop
 800561a:	371c      	adds	r7, #28
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005624:	b480      	push	{r7}
 8005626:	b087      	sub	sp, #28
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
 8005630:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a1b      	ldr	r3, [r3, #32]
 8005648:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f023 0303 	bic.w	r3, r3, #3
 8005650:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4313      	orrs	r3, r2
 8005658:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005660:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	011b      	lsls	r3, r3, #4
 8005666:	b2db      	uxtb	r3, r3
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	4313      	orrs	r3, r2
 800566c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005674:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	021b      	lsls	r3, r3, #8
 800567a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	697a      	ldr	r2, [r7, #20]
 8005688:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	621a      	str	r2, [r3, #32]
}
 8005690:	bf00      	nop
 8005692:	371c      	adds	r7, #28
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800569c:	b480      	push	{r7}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	021b      	lsls	r3, r3, #8
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	031b      	lsls	r3, r3, #12
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80056ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	031b      	lsls	r3, r3, #12
 80056f4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	621a      	str	r2, [r3, #32]
}
 800570a:	bf00      	nop
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005716:	b480      	push	{r7}
 8005718:	b085      	sub	sp, #20
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800572c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800572e:	683a      	ldr	r2, [r7, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4313      	orrs	r3, r2
 8005734:	f043 0307 	orr.w	r3, r3, #7
 8005738:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	609a      	str	r2, [r3, #8]
}
 8005740:	bf00      	nop
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005766:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	021a      	lsls	r2, r3, #8
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	431a      	orrs	r2, r3
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	4313      	orrs	r3, r2
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	609a      	str	r2, [r3, #8]
}
 8005780:	bf00      	nop
 8005782:	371c      	adds	r7, #28
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800578c:	b480      	push	{r7}
 800578e:	b087      	sub	sp, #28
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	f003 031f 	and.w	r3, r3, #31
 800579e:	2201      	movs	r2, #1
 80057a0:	fa02 f303 	lsl.w	r3, r2, r3
 80057a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6a1a      	ldr	r2, [r3, #32]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	43db      	mvns	r3, r3
 80057ae:	401a      	ands	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6a1a      	ldr	r2, [r3, #32]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	f003 031f 	and.w	r3, r3, #31
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	fa01 f303 	lsl.w	r3, r1, r3
 80057c4:	431a      	orrs	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	621a      	str	r2, [r3, #32]
}
 80057ca:	bf00      	nop
 80057cc:	371c      	adds	r7, #28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
	...

080057d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d101      	bne.n	80057f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057ec:	2302      	movs	r3, #2
 80057ee:	e05a      	b.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a21      	ldr	r2, [pc, #132]	; (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d022      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800583c:	d01d      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a1d      	ldr	r2, [pc, #116]	; (80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d018      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a1b      	ldr	r2, [pc, #108]	; (80058bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d013      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a1a      	ldr	r2, [pc, #104]	; (80058c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d00e      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a18      	ldr	r2, [pc, #96]	; (80058c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d009      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a17      	ldr	r2, [pc, #92]	; (80058c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d004      	beq.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a15      	ldr	r2, [pc, #84]	; (80058cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d10c      	bne.n	8005894 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005880:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	4313      	orrs	r3, r2
 800588a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68ba      	ldr	r2, [r7, #8]
 8005892:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40010000 	.word	0x40010000
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	40000c00 	.word	0x40000c00
 80058c4:	40010400 	.word	0x40010400
 80058c8:	40014000 	.word	0x40014000
 80058cc:	40001800 	.word	0x40001800

080058d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e03f      	b.n	800598a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fc fcdc 	bl	80022dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2224      	movs	r2, #36	; 0x24
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68da      	ldr	r2, [r3, #12]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800593a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f829 	bl	8005994 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	691a      	ldr	r2, [r3, #16]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005950:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	695a      	ldr	r2, [r3, #20]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005960:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68da      	ldr	r2, [r3, #12]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005970:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2220      	movs	r2, #32
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2220      	movs	r2, #32
 8005984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3708      	adds	r7, #8
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005998:	b0c0      	sub	sp, #256	; 0x100
 800599a:	af00      	add	r7, sp, #0
 800599c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80059ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059b0:	68d9      	ldr	r1, [r3, #12]
 80059b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	ea40 0301 	orr.w	r3, r0, r1
 80059bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059c2:	689a      	ldr	r2, [r3, #8]
 80059c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	431a      	orrs	r2, r3
 80059cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	431a      	orrs	r2, r3
 80059d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	4313      	orrs	r3, r2
 80059dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80059e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80059ec:	f021 010c 	bic.w	r1, r1, #12
 80059f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80059fa:	430b      	orrs	r3, r1
 80059fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0e:	6999      	ldr	r1, [r3, #24]
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	ea40 0301 	orr.w	r3, r0, r1
 8005a1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	4b8f      	ldr	r3, [pc, #572]	; (8005c60 <UART_SetConfig+0x2cc>)
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d005      	beq.n	8005a34 <UART_SetConfig+0xa0>
 8005a28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	4b8d      	ldr	r3, [pc, #564]	; (8005c64 <UART_SetConfig+0x2d0>)
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d104      	bne.n	8005a3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a34:	f7fd fdd6 	bl	80035e4 <HAL_RCC_GetPCLK2Freq>
 8005a38:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a3c:	e003      	b.n	8005a46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a3e:	f7fd fdbd 	bl	80035bc <HAL_RCC_GetPCLK1Freq>
 8005a42:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a50:	f040 810c 	bne.w	8005c6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a5e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005a62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005a66:	4622      	mov	r2, r4
 8005a68:	462b      	mov	r3, r5
 8005a6a:	1891      	adds	r1, r2, r2
 8005a6c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005a6e:	415b      	adcs	r3, r3
 8005a70:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005a76:	4621      	mov	r1, r4
 8005a78:	eb12 0801 	adds.w	r8, r2, r1
 8005a7c:	4629      	mov	r1, r5
 8005a7e:	eb43 0901 	adc.w	r9, r3, r1
 8005a82:	f04f 0200 	mov.w	r2, #0
 8005a86:	f04f 0300 	mov.w	r3, #0
 8005a8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a96:	4690      	mov	r8, r2
 8005a98:	4699      	mov	r9, r3
 8005a9a:	4623      	mov	r3, r4
 8005a9c:	eb18 0303 	adds.w	r3, r8, r3
 8005aa0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005aa4:	462b      	mov	r3, r5
 8005aa6:	eb49 0303 	adc.w	r3, r9, r3
 8005aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005aba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005abe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	18db      	adds	r3, r3, r3
 8005ac6:	653b      	str	r3, [r7, #80]	; 0x50
 8005ac8:	4613      	mov	r3, r2
 8005aca:	eb42 0303 	adc.w	r3, r2, r3
 8005ace:	657b      	str	r3, [r7, #84]	; 0x54
 8005ad0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005ad4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005ad8:	f7fb f886 	bl	8000be8 <__aeabi_uldivmod>
 8005adc:	4602      	mov	r2, r0
 8005ade:	460b      	mov	r3, r1
 8005ae0:	4b61      	ldr	r3, [pc, #388]	; (8005c68 <UART_SetConfig+0x2d4>)
 8005ae2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ae6:	095b      	lsrs	r3, r3, #5
 8005ae8:	011c      	lsls	r4, r3, #4
 8005aea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aee:	2200      	movs	r2, #0
 8005af0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005af4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005af8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005afc:	4642      	mov	r2, r8
 8005afe:	464b      	mov	r3, r9
 8005b00:	1891      	adds	r1, r2, r2
 8005b02:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b04:	415b      	adcs	r3, r3
 8005b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b0c:	4641      	mov	r1, r8
 8005b0e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b12:	4649      	mov	r1, r9
 8005b14:	eb43 0b01 	adc.w	fp, r3, r1
 8005b18:	f04f 0200 	mov.w	r2, #0
 8005b1c:	f04f 0300 	mov.w	r3, #0
 8005b20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b2c:	4692      	mov	sl, r2
 8005b2e:	469b      	mov	fp, r3
 8005b30:	4643      	mov	r3, r8
 8005b32:	eb1a 0303 	adds.w	r3, sl, r3
 8005b36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b3a:	464b      	mov	r3, r9
 8005b3c:	eb4b 0303 	adc.w	r3, fp, r3
 8005b40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005b54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	18db      	adds	r3, r3, r3
 8005b5c:	643b      	str	r3, [r7, #64]	; 0x40
 8005b5e:	4613      	mov	r3, r2
 8005b60:	eb42 0303 	adc.w	r3, r2, r3
 8005b64:	647b      	str	r3, [r7, #68]	; 0x44
 8005b66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005b6e:	f7fb f83b 	bl	8000be8 <__aeabi_uldivmod>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4611      	mov	r1, r2
 8005b78:	4b3b      	ldr	r3, [pc, #236]	; (8005c68 <UART_SetConfig+0x2d4>)
 8005b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b7e:	095b      	lsrs	r3, r3, #5
 8005b80:	2264      	movs	r2, #100	; 0x64
 8005b82:	fb02 f303 	mul.w	r3, r2, r3
 8005b86:	1acb      	subs	r3, r1, r3
 8005b88:	00db      	lsls	r3, r3, #3
 8005b8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005b8e:	4b36      	ldr	r3, [pc, #216]	; (8005c68 <UART_SetConfig+0x2d4>)
 8005b90:	fba3 2302 	umull	r2, r3, r3, r2
 8005b94:	095b      	lsrs	r3, r3, #5
 8005b96:	005b      	lsls	r3, r3, #1
 8005b98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b9c:	441c      	add	r4, r3
 8005b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ba8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005bac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005bb0:	4642      	mov	r2, r8
 8005bb2:	464b      	mov	r3, r9
 8005bb4:	1891      	adds	r1, r2, r2
 8005bb6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005bb8:	415b      	adcs	r3, r3
 8005bba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005bc0:	4641      	mov	r1, r8
 8005bc2:	1851      	adds	r1, r2, r1
 8005bc4:	6339      	str	r1, [r7, #48]	; 0x30
 8005bc6:	4649      	mov	r1, r9
 8005bc8:	414b      	adcs	r3, r1
 8005bca:	637b      	str	r3, [r7, #52]	; 0x34
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005bd8:	4659      	mov	r1, fp
 8005bda:	00cb      	lsls	r3, r1, #3
 8005bdc:	4651      	mov	r1, sl
 8005bde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005be2:	4651      	mov	r1, sl
 8005be4:	00ca      	lsls	r2, r1, #3
 8005be6:	4610      	mov	r0, r2
 8005be8:	4619      	mov	r1, r3
 8005bea:	4603      	mov	r3, r0
 8005bec:	4642      	mov	r2, r8
 8005bee:	189b      	adds	r3, r3, r2
 8005bf0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005bf4:	464b      	mov	r3, r9
 8005bf6:	460a      	mov	r2, r1
 8005bf8:	eb42 0303 	adc.w	r3, r2, r3
 8005bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c14:	460b      	mov	r3, r1
 8005c16:	18db      	adds	r3, r3, r3
 8005c18:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	eb42 0303 	adc.w	r3, r2, r3
 8005c20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c2a:	f7fa ffdd 	bl	8000be8 <__aeabi_uldivmod>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	460b      	mov	r3, r1
 8005c32:	4b0d      	ldr	r3, [pc, #52]	; (8005c68 <UART_SetConfig+0x2d4>)
 8005c34:	fba3 1302 	umull	r1, r3, r3, r2
 8005c38:	095b      	lsrs	r3, r3, #5
 8005c3a:	2164      	movs	r1, #100	; 0x64
 8005c3c:	fb01 f303 	mul.w	r3, r1, r3
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	00db      	lsls	r3, r3, #3
 8005c44:	3332      	adds	r3, #50	; 0x32
 8005c46:	4a08      	ldr	r2, [pc, #32]	; (8005c68 <UART_SetConfig+0x2d4>)
 8005c48:	fba2 2303 	umull	r2, r3, r2, r3
 8005c4c:	095b      	lsrs	r3, r3, #5
 8005c4e:	f003 0207 	and.w	r2, r3, #7
 8005c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4422      	add	r2, r4
 8005c5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c5c:	e105      	b.n	8005e6a <UART_SetConfig+0x4d6>
 8005c5e:	bf00      	nop
 8005c60:	40011000 	.word	0x40011000
 8005c64:	40011400 	.word	0x40011400
 8005c68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c70:	2200      	movs	r2, #0
 8005c72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005c76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005c7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005c7e:	4642      	mov	r2, r8
 8005c80:	464b      	mov	r3, r9
 8005c82:	1891      	adds	r1, r2, r2
 8005c84:	6239      	str	r1, [r7, #32]
 8005c86:	415b      	adcs	r3, r3
 8005c88:	627b      	str	r3, [r7, #36]	; 0x24
 8005c8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c8e:	4641      	mov	r1, r8
 8005c90:	1854      	adds	r4, r2, r1
 8005c92:	4649      	mov	r1, r9
 8005c94:	eb43 0501 	adc.w	r5, r3, r1
 8005c98:	f04f 0200 	mov.w	r2, #0
 8005c9c:	f04f 0300 	mov.w	r3, #0
 8005ca0:	00eb      	lsls	r3, r5, #3
 8005ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ca6:	00e2      	lsls	r2, r4, #3
 8005ca8:	4614      	mov	r4, r2
 8005caa:	461d      	mov	r5, r3
 8005cac:	4643      	mov	r3, r8
 8005cae:	18e3      	adds	r3, r4, r3
 8005cb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005cb4:	464b      	mov	r3, r9
 8005cb6:	eb45 0303 	adc.w	r3, r5, r3
 8005cba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005cca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005cce:	f04f 0200 	mov.w	r2, #0
 8005cd2:	f04f 0300 	mov.w	r3, #0
 8005cd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005cda:	4629      	mov	r1, r5
 8005cdc:	008b      	lsls	r3, r1, #2
 8005cde:	4621      	mov	r1, r4
 8005ce0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ce4:	4621      	mov	r1, r4
 8005ce6:	008a      	lsls	r2, r1, #2
 8005ce8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005cec:	f7fa ff7c 	bl	8000be8 <__aeabi_uldivmod>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4b60      	ldr	r3, [pc, #384]	; (8005e78 <UART_SetConfig+0x4e4>)
 8005cf6:	fba3 2302 	umull	r2, r3, r3, r2
 8005cfa:	095b      	lsrs	r3, r3, #5
 8005cfc:	011c      	lsls	r4, r3, #4
 8005cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d02:	2200      	movs	r2, #0
 8005d04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d10:	4642      	mov	r2, r8
 8005d12:	464b      	mov	r3, r9
 8005d14:	1891      	adds	r1, r2, r2
 8005d16:	61b9      	str	r1, [r7, #24]
 8005d18:	415b      	adcs	r3, r3
 8005d1a:	61fb      	str	r3, [r7, #28]
 8005d1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d20:	4641      	mov	r1, r8
 8005d22:	1851      	adds	r1, r2, r1
 8005d24:	6139      	str	r1, [r7, #16]
 8005d26:	4649      	mov	r1, r9
 8005d28:	414b      	adcs	r3, r1
 8005d2a:	617b      	str	r3, [r7, #20]
 8005d2c:	f04f 0200 	mov.w	r2, #0
 8005d30:	f04f 0300 	mov.w	r3, #0
 8005d34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d38:	4659      	mov	r1, fp
 8005d3a:	00cb      	lsls	r3, r1, #3
 8005d3c:	4651      	mov	r1, sl
 8005d3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d42:	4651      	mov	r1, sl
 8005d44:	00ca      	lsls	r2, r1, #3
 8005d46:	4610      	mov	r0, r2
 8005d48:	4619      	mov	r1, r3
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	4642      	mov	r2, r8
 8005d4e:	189b      	adds	r3, r3, r2
 8005d50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005d54:	464b      	mov	r3, r9
 8005d56:	460a      	mov	r2, r1
 8005d58:	eb42 0303 	adc.w	r3, r2, r3
 8005d5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005d6c:	f04f 0200 	mov.w	r2, #0
 8005d70:	f04f 0300 	mov.w	r3, #0
 8005d74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005d78:	4649      	mov	r1, r9
 8005d7a:	008b      	lsls	r3, r1, #2
 8005d7c:	4641      	mov	r1, r8
 8005d7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d82:	4641      	mov	r1, r8
 8005d84:	008a      	lsls	r2, r1, #2
 8005d86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005d8a:	f7fa ff2d 	bl	8000be8 <__aeabi_uldivmod>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4b39      	ldr	r3, [pc, #228]	; (8005e78 <UART_SetConfig+0x4e4>)
 8005d94:	fba3 1302 	umull	r1, r3, r3, r2
 8005d98:	095b      	lsrs	r3, r3, #5
 8005d9a:	2164      	movs	r1, #100	; 0x64
 8005d9c:	fb01 f303 	mul.w	r3, r1, r3
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	011b      	lsls	r3, r3, #4
 8005da4:	3332      	adds	r3, #50	; 0x32
 8005da6:	4a34      	ldr	r2, [pc, #208]	; (8005e78 <UART_SetConfig+0x4e4>)
 8005da8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dac:	095b      	lsrs	r3, r3, #5
 8005dae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005db2:	441c      	add	r4, r3
 8005db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005db8:	2200      	movs	r2, #0
 8005dba:	673b      	str	r3, [r7, #112]	; 0x70
 8005dbc:	677a      	str	r2, [r7, #116]	; 0x74
 8005dbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005dc2:	4642      	mov	r2, r8
 8005dc4:	464b      	mov	r3, r9
 8005dc6:	1891      	adds	r1, r2, r2
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	415b      	adcs	r3, r3
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dd2:	4641      	mov	r1, r8
 8005dd4:	1851      	adds	r1, r2, r1
 8005dd6:	6039      	str	r1, [r7, #0]
 8005dd8:	4649      	mov	r1, r9
 8005dda:	414b      	adcs	r3, r1
 8005ddc:	607b      	str	r3, [r7, #4]
 8005dde:	f04f 0200 	mov.w	r2, #0
 8005de2:	f04f 0300 	mov.w	r3, #0
 8005de6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005dea:	4659      	mov	r1, fp
 8005dec:	00cb      	lsls	r3, r1, #3
 8005dee:	4651      	mov	r1, sl
 8005df0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005df4:	4651      	mov	r1, sl
 8005df6:	00ca      	lsls	r2, r1, #3
 8005df8:	4610      	mov	r0, r2
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	4642      	mov	r2, r8
 8005e00:	189b      	adds	r3, r3, r2
 8005e02:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e04:	464b      	mov	r3, r9
 8005e06:	460a      	mov	r2, r1
 8005e08:	eb42 0303 	adc.w	r3, r2, r3
 8005e0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	663b      	str	r3, [r7, #96]	; 0x60
 8005e18:	667a      	str	r2, [r7, #100]	; 0x64
 8005e1a:	f04f 0200 	mov.w	r2, #0
 8005e1e:	f04f 0300 	mov.w	r3, #0
 8005e22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e26:	4649      	mov	r1, r9
 8005e28:	008b      	lsls	r3, r1, #2
 8005e2a:	4641      	mov	r1, r8
 8005e2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e30:	4641      	mov	r1, r8
 8005e32:	008a      	lsls	r2, r1, #2
 8005e34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005e38:	f7fa fed6 	bl	8000be8 <__aeabi_uldivmod>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	460b      	mov	r3, r1
 8005e40:	4b0d      	ldr	r3, [pc, #52]	; (8005e78 <UART_SetConfig+0x4e4>)
 8005e42:	fba3 1302 	umull	r1, r3, r3, r2
 8005e46:	095b      	lsrs	r3, r3, #5
 8005e48:	2164      	movs	r1, #100	; 0x64
 8005e4a:	fb01 f303 	mul.w	r3, r1, r3
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	3332      	adds	r3, #50	; 0x32
 8005e54:	4a08      	ldr	r2, [pc, #32]	; (8005e78 <UART_SetConfig+0x4e4>)
 8005e56:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5a:	095b      	lsrs	r3, r3, #5
 8005e5c:	f003 020f 	and.w	r2, r3, #15
 8005e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4422      	add	r2, r4
 8005e68:	609a      	str	r2, [r3, #8]
}
 8005e6a:	bf00      	nop
 8005e6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005e70:	46bd      	mov	sp, r7
 8005e72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e76:	bf00      	nop
 8005e78:	51eb851f 	.word	0x51eb851f

08005e7c <__libc_init_array>:
 8005e7c:	b570      	push	{r4, r5, r6, lr}
 8005e7e:	4d0d      	ldr	r5, [pc, #52]	; (8005eb4 <__libc_init_array+0x38>)
 8005e80:	4c0d      	ldr	r4, [pc, #52]	; (8005eb8 <__libc_init_array+0x3c>)
 8005e82:	1b64      	subs	r4, r4, r5
 8005e84:	10a4      	asrs	r4, r4, #2
 8005e86:	2600      	movs	r6, #0
 8005e88:	42a6      	cmp	r6, r4
 8005e8a:	d109      	bne.n	8005ea0 <__libc_init_array+0x24>
 8005e8c:	4d0b      	ldr	r5, [pc, #44]	; (8005ebc <__libc_init_array+0x40>)
 8005e8e:	4c0c      	ldr	r4, [pc, #48]	; (8005ec0 <__libc_init_array+0x44>)
 8005e90:	f002 fd88 	bl	80089a4 <_init>
 8005e94:	1b64      	subs	r4, r4, r5
 8005e96:	10a4      	asrs	r4, r4, #2
 8005e98:	2600      	movs	r6, #0
 8005e9a:	42a6      	cmp	r6, r4
 8005e9c:	d105      	bne.n	8005eaa <__libc_init_array+0x2e>
 8005e9e:	bd70      	pop	{r4, r5, r6, pc}
 8005ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ea4:	4798      	blx	r3
 8005ea6:	3601      	adds	r6, #1
 8005ea8:	e7ee      	b.n	8005e88 <__libc_init_array+0xc>
 8005eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eae:	4798      	blx	r3
 8005eb0:	3601      	adds	r6, #1
 8005eb2:	e7f2      	b.n	8005e9a <__libc_init_array+0x1e>
 8005eb4:	08008dbc 	.word	0x08008dbc
 8005eb8:	08008dbc 	.word	0x08008dbc
 8005ebc:	08008dbc 	.word	0x08008dbc
 8005ec0:	08008dc0 	.word	0x08008dc0

08005ec4 <memcpy>:
 8005ec4:	440a      	add	r2, r1
 8005ec6:	4291      	cmp	r1, r2
 8005ec8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ecc:	d100      	bne.n	8005ed0 <memcpy+0xc>
 8005ece:	4770      	bx	lr
 8005ed0:	b510      	push	{r4, lr}
 8005ed2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ed6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005eda:	4291      	cmp	r1, r2
 8005edc:	d1f9      	bne.n	8005ed2 <memcpy+0xe>
 8005ede:	bd10      	pop	{r4, pc}

08005ee0 <memset>:
 8005ee0:	4402      	add	r2, r0
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d100      	bne.n	8005eea <memset+0xa>
 8005ee8:	4770      	bx	lr
 8005eea:	f803 1b01 	strb.w	r1, [r3], #1
 8005eee:	e7f9      	b.n	8005ee4 <memset+0x4>

08005ef0 <__cvt>:
 8005ef0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef4:	ec55 4b10 	vmov	r4, r5, d0
 8005ef8:	2d00      	cmp	r5, #0
 8005efa:	460e      	mov	r6, r1
 8005efc:	4619      	mov	r1, r3
 8005efe:	462b      	mov	r3, r5
 8005f00:	bfbb      	ittet	lt
 8005f02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f06:	461d      	movlt	r5, r3
 8005f08:	2300      	movge	r3, #0
 8005f0a:	232d      	movlt	r3, #45	; 0x2d
 8005f0c:	700b      	strb	r3, [r1, #0]
 8005f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f14:	4691      	mov	r9, r2
 8005f16:	f023 0820 	bic.w	r8, r3, #32
 8005f1a:	bfbc      	itt	lt
 8005f1c:	4622      	movlt	r2, r4
 8005f1e:	4614      	movlt	r4, r2
 8005f20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f24:	d005      	beq.n	8005f32 <__cvt+0x42>
 8005f26:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f2a:	d100      	bne.n	8005f2e <__cvt+0x3e>
 8005f2c:	3601      	adds	r6, #1
 8005f2e:	2102      	movs	r1, #2
 8005f30:	e000      	b.n	8005f34 <__cvt+0x44>
 8005f32:	2103      	movs	r1, #3
 8005f34:	ab03      	add	r3, sp, #12
 8005f36:	9301      	str	r3, [sp, #4]
 8005f38:	ab02      	add	r3, sp, #8
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	ec45 4b10 	vmov	d0, r4, r5
 8005f40:	4653      	mov	r3, sl
 8005f42:	4632      	mov	r2, r6
 8005f44:	f000 fccc 	bl	80068e0 <_dtoa_r>
 8005f48:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f4c:	4607      	mov	r7, r0
 8005f4e:	d102      	bne.n	8005f56 <__cvt+0x66>
 8005f50:	f019 0f01 	tst.w	r9, #1
 8005f54:	d022      	beq.n	8005f9c <__cvt+0xac>
 8005f56:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f5a:	eb07 0906 	add.w	r9, r7, r6
 8005f5e:	d110      	bne.n	8005f82 <__cvt+0x92>
 8005f60:	783b      	ldrb	r3, [r7, #0]
 8005f62:	2b30      	cmp	r3, #48	; 0x30
 8005f64:	d10a      	bne.n	8005f7c <__cvt+0x8c>
 8005f66:	2200      	movs	r2, #0
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	f7fa fdcb 	bl	8000b08 <__aeabi_dcmpeq>
 8005f72:	b918      	cbnz	r0, 8005f7c <__cvt+0x8c>
 8005f74:	f1c6 0601 	rsb	r6, r6, #1
 8005f78:	f8ca 6000 	str.w	r6, [sl]
 8005f7c:	f8da 3000 	ldr.w	r3, [sl]
 8005f80:	4499      	add	r9, r3
 8005f82:	2200      	movs	r2, #0
 8005f84:	2300      	movs	r3, #0
 8005f86:	4620      	mov	r0, r4
 8005f88:	4629      	mov	r1, r5
 8005f8a:	f7fa fdbd 	bl	8000b08 <__aeabi_dcmpeq>
 8005f8e:	b108      	cbz	r0, 8005f94 <__cvt+0xa4>
 8005f90:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f94:	2230      	movs	r2, #48	; 0x30
 8005f96:	9b03      	ldr	r3, [sp, #12]
 8005f98:	454b      	cmp	r3, r9
 8005f9a:	d307      	bcc.n	8005fac <__cvt+0xbc>
 8005f9c:	9b03      	ldr	r3, [sp, #12]
 8005f9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fa0:	1bdb      	subs	r3, r3, r7
 8005fa2:	4638      	mov	r0, r7
 8005fa4:	6013      	str	r3, [r2, #0]
 8005fa6:	b004      	add	sp, #16
 8005fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fac:	1c59      	adds	r1, r3, #1
 8005fae:	9103      	str	r1, [sp, #12]
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	e7f0      	b.n	8005f96 <__cvt+0xa6>

08005fb4 <__exponent>:
 8005fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	bfb8      	it	lt
 8005fbc:	4249      	neglt	r1, r1
 8005fbe:	f803 2b02 	strb.w	r2, [r3], #2
 8005fc2:	bfb4      	ite	lt
 8005fc4:	222d      	movlt	r2, #45	; 0x2d
 8005fc6:	222b      	movge	r2, #43	; 0x2b
 8005fc8:	2909      	cmp	r1, #9
 8005fca:	7042      	strb	r2, [r0, #1]
 8005fcc:	dd2a      	ble.n	8006024 <__exponent+0x70>
 8005fce:	f10d 0407 	add.w	r4, sp, #7
 8005fd2:	46a4      	mov	ip, r4
 8005fd4:	270a      	movs	r7, #10
 8005fd6:	46a6      	mov	lr, r4
 8005fd8:	460a      	mov	r2, r1
 8005fda:	fb91 f6f7 	sdiv	r6, r1, r7
 8005fde:	fb07 1516 	mls	r5, r7, r6, r1
 8005fe2:	3530      	adds	r5, #48	; 0x30
 8005fe4:	2a63      	cmp	r2, #99	; 0x63
 8005fe6:	f104 34ff 	add.w	r4, r4, #4294967295
 8005fea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005fee:	4631      	mov	r1, r6
 8005ff0:	dcf1      	bgt.n	8005fd6 <__exponent+0x22>
 8005ff2:	3130      	adds	r1, #48	; 0x30
 8005ff4:	f1ae 0502 	sub.w	r5, lr, #2
 8005ff8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005ffc:	1c44      	adds	r4, r0, #1
 8005ffe:	4629      	mov	r1, r5
 8006000:	4561      	cmp	r1, ip
 8006002:	d30a      	bcc.n	800601a <__exponent+0x66>
 8006004:	f10d 0209 	add.w	r2, sp, #9
 8006008:	eba2 020e 	sub.w	r2, r2, lr
 800600c:	4565      	cmp	r5, ip
 800600e:	bf88      	it	hi
 8006010:	2200      	movhi	r2, #0
 8006012:	4413      	add	r3, r2
 8006014:	1a18      	subs	r0, r3, r0
 8006016:	b003      	add	sp, #12
 8006018:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800601a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800601e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006022:	e7ed      	b.n	8006000 <__exponent+0x4c>
 8006024:	2330      	movs	r3, #48	; 0x30
 8006026:	3130      	adds	r1, #48	; 0x30
 8006028:	7083      	strb	r3, [r0, #2]
 800602a:	70c1      	strb	r1, [r0, #3]
 800602c:	1d03      	adds	r3, r0, #4
 800602e:	e7f1      	b.n	8006014 <__exponent+0x60>

08006030 <_printf_float>:
 8006030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006034:	ed2d 8b02 	vpush	{d8}
 8006038:	b08d      	sub	sp, #52	; 0x34
 800603a:	460c      	mov	r4, r1
 800603c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006040:	4616      	mov	r6, r2
 8006042:	461f      	mov	r7, r3
 8006044:	4605      	mov	r5, r0
 8006046:	f001 fa39 	bl	80074bc <_localeconv_r>
 800604a:	f8d0 a000 	ldr.w	sl, [r0]
 800604e:	4650      	mov	r0, sl
 8006050:	f7fa f8de 	bl	8000210 <strlen>
 8006054:	2300      	movs	r3, #0
 8006056:	930a      	str	r3, [sp, #40]	; 0x28
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	9305      	str	r3, [sp, #20]
 800605c:	f8d8 3000 	ldr.w	r3, [r8]
 8006060:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006064:	3307      	adds	r3, #7
 8006066:	f023 0307 	bic.w	r3, r3, #7
 800606a:	f103 0208 	add.w	r2, r3, #8
 800606e:	f8c8 2000 	str.w	r2, [r8]
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800607a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800607e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006082:	9307      	str	r3, [sp, #28]
 8006084:	f8cd 8018 	str.w	r8, [sp, #24]
 8006088:	ee08 0a10 	vmov	s16, r0
 800608c:	4b9f      	ldr	r3, [pc, #636]	; (800630c <_printf_float+0x2dc>)
 800608e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006092:	f04f 32ff 	mov.w	r2, #4294967295
 8006096:	f7fa fd69 	bl	8000b6c <__aeabi_dcmpun>
 800609a:	bb88      	cbnz	r0, 8006100 <_printf_float+0xd0>
 800609c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060a0:	4b9a      	ldr	r3, [pc, #616]	; (800630c <_printf_float+0x2dc>)
 80060a2:	f04f 32ff 	mov.w	r2, #4294967295
 80060a6:	f7fa fd43 	bl	8000b30 <__aeabi_dcmple>
 80060aa:	bb48      	cbnz	r0, 8006100 <_printf_float+0xd0>
 80060ac:	2200      	movs	r2, #0
 80060ae:	2300      	movs	r3, #0
 80060b0:	4640      	mov	r0, r8
 80060b2:	4649      	mov	r1, r9
 80060b4:	f7fa fd32 	bl	8000b1c <__aeabi_dcmplt>
 80060b8:	b110      	cbz	r0, 80060c0 <_printf_float+0x90>
 80060ba:	232d      	movs	r3, #45	; 0x2d
 80060bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060c0:	4b93      	ldr	r3, [pc, #588]	; (8006310 <_printf_float+0x2e0>)
 80060c2:	4894      	ldr	r0, [pc, #592]	; (8006314 <_printf_float+0x2e4>)
 80060c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80060c8:	bf94      	ite	ls
 80060ca:	4698      	movls	r8, r3
 80060cc:	4680      	movhi	r8, r0
 80060ce:	2303      	movs	r3, #3
 80060d0:	6123      	str	r3, [r4, #16]
 80060d2:	9b05      	ldr	r3, [sp, #20]
 80060d4:	f023 0204 	bic.w	r2, r3, #4
 80060d8:	6022      	str	r2, [r4, #0]
 80060da:	f04f 0900 	mov.w	r9, #0
 80060de:	9700      	str	r7, [sp, #0]
 80060e0:	4633      	mov	r3, r6
 80060e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80060e4:	4621      	mov	r1, r4
 80060e6:	4628      	mov	r0, r5
 80060e8:	f000 f9d8 	bl	800649c <_printf_common>
 80060ec:	3001      	adds	r0, #1
 80060ee:	f040 8090 	bne.w	8006212 <_printf_float+0x1e2>
 80060f2:	f04f 30ff 	mov.w	r0, #4294967295
 80060f6:	b00d      	add	sp, #52	; 0x34
 80060f8:	ecbd 8b02 	vpop	{d8}
 80060fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006100:	4642      	mov	r2, r8
 8006102:	464b      	mov	r3, r9
 8006104:	4640      	mov	r0, r8
 8006106:	4649      	mov	r1, r9
 8006108:	f7fa fd30 	bl	8000b6c <__aeabi_dcmpun>
 800610c:	b140      	cbz	r0, 8006120 <_printf_float+0xf0>
 800610e:	464b      	mov	r3, r9
 8006110:	2b00      	cmp	r3, #0
 8006112:	bfbc      	itt	lt
 8006114:	232d      	movlt	r3, #45	; 0x2d
 8006116:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800611a:	487f      	ldr	r0, [pc, #508]	; (8006318 <_printf_float+0x2e8>)
 800611c:	4b7f      	ldr	r3, [pc, #508]	; (800631c <_printf_float+0x2ec>)
 800611e:	e7d1      	b.n	80060c4 <_printf_float+0x94>
 8006120:	6863      	ldr	r3, [r4, #4]
 8006122:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006126:	9206      	str	r2, [sp, #24]
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	d13f      	bne.n	80061ac <_printf_float+0x17c>
 800612c:	2306      	movs	r3, #6
 800612e:	6063      	str	r3, [r4, #4]
 8006130:	9b05      	ldr	r3, [sp, #20]
 8006132:	6861      	ldr	r1, [r4, #4]
 8006134:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006138:	2300      	movs	r3, #0
 800613a:	9303      	str	r3, [sp, #12]
 800613c:	ab0a      	add	r3, sp, #40	; 0x28
 800613e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006142:	ab09      	add	r3, sp, #36	; 0x24
 8006144:	ec49 8b10 	vmov	d0, r8, r9
 8006148:	9300      	str	r3, [sp, #0]
 800614a:	6022      	str	r2, [r4, #0]
 800614c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006150:	4628      	mov	r0, r5
 8006152:	f7ff fecd 	bl	8005ef0 <__cvt>
 8006156:	9b06      	ldr	r3, [sp, #24]
 8006158:	9909      	ldr	r1, [sp, #36]	; 0x24
 800615a:	2b47      	cmp	r3, #71	; 0x47
 800615c:	4680      	mov	r8, r0
 800615e:	d108      	bne.n	8006172 <_printf_float+0x142>
 8006160:	1cc8      	adds	r0, r1, #3
 8006162:	db02      	blt.n	800616a <_printf_float+0x13a>
 8006164:	6863      	ldr	r3, [r4, #4]
 8006166:	4299      	cmp	r1, r3
 8006168:	dd41      	ble.n	80061ee <_printf_float+0x1be>
 800616a:	f1ab 0b02 	sub.w	fp, fp, #2
 800616e:	fa5f fb8b 	uxtb.w	fp, fp
 8006172:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006176:	d820      	bhi.n	80061ba <_printf_float+0x18a>
 8006178:	3901      	subs	r1, #1
 800617a:	465a      	mov	r2, fp
 800617c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006180:	9109      	str	r1, [sp, #36]	; 0x24
 8006182:	f7ff ff17 	bl	8005fb4 <__exponent>
 8006186:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006188:	1813      	adds	r3, r2, r0
 800618a:	2a01      	cmp	r2, #1
 800618c:	4681      	mov	r9, r0
 800618e:	6123      	str	r3, [r4, #16]
 8006190:	dc02      	bgt.n	8006198 <_printf_float+0x168>
 8006192:	6822      	ldr	r2, [r4, #0]
 8006194:	07d2      	lsls	r2, r2, #31
 8006196:	d501      	bpl.n	800619c <_printf_float+0x16c>
 8006198:	3301      	adds	r3, #1
 800619a:	6123      	str	r3, [r4, #16]
 800619c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d09c      	beq.n	80060de <_printf_float+0xae>
 80061a4:	232d      	movs	r3, #45	; 0x2d
 80061a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061aa:	e798      	b.n	80060de <_printf_float+0xae>
 80061ac:	9a06      	ldr	r2, [sp, #24]
 80061ae:	2a47      	cmp	r2, #71	; 0x47
 80061b0:	d1be      	bne.n	8006130 <_printf_float+0x100>
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1bc      	bne.n	8006130 <_printf_float+0x100>
 80061b6:	2301      	movs	r3, #1
 80061b8:	e7b9      	b.n	800612e <_printf_float+0xfe>
 80061ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80061be:	d118      	bne.n	80061f2 <_printf_float+0x1c2>
 80061c0:	2900      	cmp	r1, #0
 80061c2:	6863      	ldr	r3, [r4, #4]
 80061c4:	dd0b      	ble.n	80061de <_printf_float+0x1ae>
 80061c6:	6121      	str	r1, [r4, #16]
 80061c8:	b913      	cbnz	r3, 80061d0 <_printf_float+0x1a0>
 80061ca:	6822      	ldr	r2, [r4, #0]
 80061cc:	07d0      	lsls	r0, r2, #31
 80061ce:	d502      	bpl.n	80061d6 <_printf_float+0x1a6>
 80061d0:	3301      	adds	r3, #1
 80061d2:	440b      	add	r3, r1
 80061d4:	6123      	str	r3, [r4, #16]
 80061d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80061d8:	f04f 0900 	mov.w	r9, #0
 80061dc:	e7de      	b.n	800619c <_printf_float+0x16c>
 80061de:	b913      	cbnz	r3, 80061e6 <_printf_float+0x1b6>
 80061e0:	6822      	ldr	r2, [r4, #0]
 80061e2:	07d2      	lsls	r2, r2, #31
 80061e4:	d501      	bpl.n	80061ea <_printf_float+0x1ba>
 80061e6:	3302      	adds	r3, #2
 80061e8:	e7f4      	b.n	80061d4 <_printf_float+0x1a4>
 80061ea:	2301      	movs	r3, #1
 80061ec:	e7f2      	b.n	80061d4 <_printf_float+0x1a4>
 80061ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80061f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f4:	4299      	cmp	r1, r3
 80061f6:	db05      	blt.n	8006204 <_printf_float+0x1d4>
 80061f8:	6823      	ldr	r3, [r4, #0]
 80061fa:	6121      	str	r1, [r4, #16]
 80061fc:	07d8      	lsls	r0, r3, #31
 80061fe:	d5ea      	bpl.n	80061d6 <_printf_float+0x1a6>
 8006200:	1c4b      	adds	r3, r1, #1
 8006202:	e7e7      	b.n	80061d4 <_printf_float+0x1a4>
 8006204:	2900      	cmp	r1, #0
 8006206:	bfd4      	ite	le
 8006208:	f1c1 0202 	rsble	r2, r1, #2
 800620c:	2201      	movgt	r2, #1
 800620e:	4413      	add	r3, r2
 8006210:	e7e0      	b.n	80061d4 <_printf_float+0x1a4>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	055a      	lsls	r2, r3, #21
 8006216:	d407      	bmi.n	8006228 <_printf_float+0x1f8>
 8006218:	6923      	ldr	r3, [r4, #16]
 800621a:	4642      	mov	r2, r8
 800621c:	4631      	mov	r1, r6
 800621e:	4628      	mov	r0, r5
 8006220:	47b8      	blx	r7
 8006222:	3001      	adds	r0, #1
 8006224:	d12c      	bne.n	8006280 <_printf_float+0x250>
 8006226:	e764      	b.n	80060f2 <_printf_float+0xc2>
 8006228:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800622c:	f240 80e0 	bls.w	80063f0 <_printf_float+0x3c0>
 8006230:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006234:	2200      	movs	r2, #0
 8006236:	2300      	movs	r3, #0
 8006238:	f7fa fc66 	bl	8000b08 <__aeabi_dcmpeq>
 800623c:	2800      	cmp	r0, #0
 800623e:	d034      	beq.n	80062aa <_printf_float+0x27a>
 8006240:	4a37      	ldr	r2, [pc, #220]	; (8006320 <_printf_float+0x2f0>)
 8006242:	2301      	movs	r3, #1
 8006244:	4631      	mov	r1, r6
 8006246:	4628      	mov	r0, r5
 8006248:	47b8      	blx	r7
 800624a:	3001      	adds	r0, #1
 800624c:	f43f af51 	beq.w	80060f2 <_printf_float+0xc2>
 8006250:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006254:	429a      	cmp	r2, r3
 8006256:	db02      	blt.n	800625e <_printf_float+0x22e>
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	07d8      	lsls	r0, r3, #31
 800625c:	d510      	bpl.n	8006280 <_printf_float+0x250>
 800625e:	ee18 3a10 	vmov	r3, s16
 8006262:	4652      	mov	r2, sl
 8006264:	4631      	mov	r1, r6
 8006266:	4628      	mov	r0, r5
 8006268:	47b8      	blx	r7
 800626a:	3001      	adds	r0, #1
 800626c:	f43f af41 	beq.w	80060f2 <_printf_float+0xc2>
 8006270:	f04f 0800 	mov.w	r8, #0
 8006274:	f104 091a 	add.w	r9, r4, #26
 8006278:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800627a:	3b01      	subs	r3, #1
 800627c:	4543      	cmp	r3, r8
 800627e:	dc09      	bgt.n	8006294 <_printf_float+0x264>
 8006280:	6823      	ldr	r3, [r4, #0]
 8006282:	079b      	lsls	r3, r3, #30
 8006284:	f100 8105 	bmi.w	8006492 <_printf_float+0x462>
 8006288:	68e0      	ldr	r0, [r4, #12]
 800628a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800628c:	4298      	cmp	r0, r3
 800628e:	bfb8      	it	lt
 8006290:	4618      	movlt	r0, r3
 8006292:	e730      	b.n	80060f6 <_printf_float+0xc6>
 8006294:	2301      	movs	r3, #1
 8006296:	464a      	mov	r2, r9
 8006298:	4631      	mov	r1, r6
 800629a:	4628      	mov	r0, r5
 800629c:	47b8      	blx	r7
 800629e:	3001      	adds	r0, #1
 80062a0:	f43f af27 	beq.w	80060f2 <_printf_float+0xc2>
 80062a4:	f108 0801 	add.w	r8, r8, #1
 80062a8:	e7e6      	b.n	8006278 <_printf_float+0x248>
 80062aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	dc39      	bgt.n	8006324 <_printf_float+0x2f4>
 80062b0:	4a1b      	ldr	r2, [pc, #108]	; (8006320 <_printf_float+0x2f0>)
 80062b2:	2301      	movs	r3, #1
 80062b4:	4631      	mov	r1, r6
 80062b6:	4628      	mov	r0, r5
 80062b8:	47b8      	blx	r7
 80062ba:	3001      	adds	r0, #1
 80062bc:	f43f af19 	beq.w	80060f2 <_printf_float+0xc2>
 80062c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062c4:	4313      	orrs	r3, r2
 80062c6:	d102      	bne.n	80062ce <_printf_float+0x29e>
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	07d9      	lsls	r1, r3, #31
 80062cc:	d5d8      	bpl.n	8006280 <_printf_float+0x250>
 80062ce:	ee18 3a10 	vmov	r3, s16
 80062d2:	4652      	mov	r2, sl
 80062d4:	4631      	mov	r1, r6
 80062d6:	4628      	mov	r0, r5
 80062d8:	47b8      	blx	r7
 80062da:	3001      	adds	r0, #1
 80062dc:	f43f af09 	beq.w	80060f2 <_printf_float+0xc2>
 80062e0:	f04f 0900 	mov.w	r9, #0
 80062e4:	f104 0a1a 	add.w	sl, r4, #26
 80062e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ea:	425b      	negs	r3, r3
 80062ec:	454b      	cmp	r3, r9
 80062ee:	dc01      	bgt.n	80062f4 <_printf_float+0x2c4>
 80062f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062f2:	e792      	b.n	800621a <_printf_float+0x1ea>
 80062f4:	2301      	movs	r3, #1
 80062f6:	4652      	mov	r2, sl
 80062f8:	4631      	mov	r1, r6
 80062fa:	4628      	mov	r0, r5
 80062fc:	47b8      	blx	r7
 80062fe:	3001      	adds	r0, #1
 8006300:	f43f aef7 	beq.w	80060f2 <_printf_float+0xc2>
 8006304:	f109 0901 	add.w	r9, r9, #1
 8006308:	e7ee      	b.n	80062e8 <_printf_float+0x2b8>
 800630a:	bf00      	nop
 800630c:	7fefffff 	.word	0x7fefffff
 8006310:	080089dc 	.word	0x080089dc
 8006314:	080089e0 	.word	0x080089e0
 8006318:	080089e8 	.word	0x080089e8
 800631c:	080089e4 	.word	0x080089e4
 8006320:	080089ec 	.word	0x080089ec
 8006324:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006326:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006328:	429a      	cmp	r2, r3
 800632a:	bfa8      	it	ge
 800632c:	461a      	movge	r2, r3
 800632e:	2a00      	cmp	r2, #0
 8006330:	4691      	mov	r9, r2
 8006332:	dc37      	bgt.n	80063a4 <_printf_float+0x374>
 8006334:	f04f 0b00 	mov.w	fp, #0
 8006338:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800633c:	f104 021a 	add.w	r2, r4, #26
 8006340:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006342:	9305      	str	r3, [sp, #20]
 8006344:	eba3 0309 	sub.w	r3, r3, r9
 8006348:	455b      	cmp	r3, fp
 800634a:	dc33      	bgt.n	80063b4 <_printf_float+0x384>
 800634c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006350:	429a      	cmp	r2, r3
 8006352:	db3b      	blt.n	80063cc <_printf_float+0x39c>
 8006354:	6823      	ldr	r3, [r4, #0]
 8006356:	07da      	lsls	r2, r3, #31
 8006358:	d438      	bmi.n	80063cc <_printf_float+0x39c>
 800635a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800635c:	9a05      	ldr	r2, [sp, #20]
 800635e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006360:	1a9a      	subs	r2, r3, r2
 8006362:	eba3 0901 	sub.w	r9, r3, r1
 8006366:	4591      	cmp	r9, r2
 8006368:	bfa8      	it	ge
 800636a:	4691      	movge	r9, r2
 800636c:	f1b9 0f00 	cmp.w	r9, #0
 8006370:	dc35      	bgt.n	80063de <_printf_float+0x3ae>
 8006372:	f04f 0800 	mov.w	r8, #0
 8006376:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800637a:	f104 0a1a 	add.w	sl, r4, #26
 800637e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006382:	1a9b      	subs	r3, r3, r2
 8006384:	eba3 0309 	sub.w	r3, r3, r9
 8006388:	4543      	cmp	r3, r8
 800638a:	f77f af79 	ble.w	8006280 <_printf_float+0x250>
 800638e:	2301      	movs	r3, #1
 8006390:	4652      	mov	r2, sl
 8006392:	4631      	mov	r1, r6
 8006394:	4628      	mov	r0, r5
 8006396:	47b8      	blx	r7
 8006398:	3001      	adds	r0, #1
 800639a:	f43f aeaa 	beq.w	80060f2 <_printf_float+0xc2>
 800639e:	f108 0801 	add.w	r8, r8, #1
 80063a2:	e7ec      	b.n	800637e <_printf_float+0x34e>
 80063a4:	4613      	mov	r3, r2
 80063a6:	4631      	mov	r1, r6
 80063a8:	4642      	mov	r2, r8
 80063aa:	4628      	mov	r0, r5
 80063ac:	47b8      	blx	r7
 80063ae:	3001      	adds	r0, #1
 80063b0:	d1c0      	bne.n	8006334 <_printf_float+0x304>
 80063b2:	e69e      	b.n	80060f2 <_printf_float+0xc2>
 80063b4:	2301      	movs	r3, #1
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	9205      	str	r2, [sp, #20]
 80063bc:	47b8      	blx	r7
 80063be:	3001      	adds	r0, #1
 80063c0:	f43f ae97 	beq.w	80060f2 <_printf_float+0xc2>
 80063c4:	9a05      	ldr	r2, [sp, #20]
 80063c6:	f10b 0b01 	add.w	fp, fp, #1
 80063ca:	e7b9      	b.n	8006340 <_printf_float+0x310>
 80063cc:	ee18 3a10 	vmov	r3, s16
 80063d0:	4652      	mov	r2, sl
 80063d2:	4631      	mov	r1, r6
 80063d4:	4628      	mov	r0, r5
 80063d6:	47b8      	blx	r7
 80063d8:	3001      	adds	r0, #1
 80063da:	d1be      	bne.n	800635a <_printf_float+0x32a>
 80063dc:	e689      	b.n	80060f2 <_printf_float+0xc2>
 80063de:	9a05      	ldr	r2, [sp, #20]
 80063e0:	464b      	mov	r3, r9
 80063e2:	4442      	add	r2, r8
 80063e4:	4631      	mov	r1, r6
 80063e6:	4628      	mov	r0, r5
 80063e8:	47b8      	blx	r7
 80063ea:	3001      	adds	r0, #1
 80063ec:	d1c1      	bne.n	8006372 <_printf_float+0x342>
 80063ee:	e680      	b.n	80060f2 <_printf_float+0xc2>
 80063f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063f2:	2a01      	cmp	r2, #1
 80063f4:	dc01      	bgt.n	80063fa <_printf_float+0x3ca>
 80063f6:	07db      	lsls	r3, r3, #31
 80063f8:	d538      	bpl.n	800646c <_printf_float+0x43c>
 80063fa:	2301      	movs	r3, #1
 80063fc:	4642      	mov	r2, r8
 80063fe:	4631      	mov	r1, r6
 8006400:	4628      	mov	r0, r5
 8006402:	47b8      	blx	r7
 8006404:	3001      	adds	r0, #1
 8006406:	f43f ae74 	beq.w	80060f2 <_printf_float+0xc2>
 800640a:	ee18 3a10 	vmov	r3, s16
 800640e:	4652      	mov	r2, sl
 8006410:	4631      	mov	r1, r6
 8006412:	4628      	mov	r0, r5
 8006414:	47b8      	blx	r7
 8006416:	3001      	adds	r0, #1
 8006418:	f43f ae6b 	beq.w	80060f2 <_printf_float+0xc2>
 800641c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006420:	2200      	movs	r2, #0
 8006422:	2300      	movs	r3, #0
 8006424:	f7fa fb70 	bl	8000b08 <__aeabi_dcmpeq>
 8006428:	b9d8      	cbnz	r0, 8006462 <_printf_float+0x432>
 800642a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800642c:	f108 0201 	add.w	r2, r8, #1
 8006430:	3b01      	subs	r3, #1
 8006432:	4631      	mov	r1, r6
 8006434:	4628      	mov	r0, r5
 8006436:	47b8      	blx	r7
 8006438:	3001      	adds	r0, #1
 800643a:	d10e      	bne.n	800645a <_printf_float+0x42a>
 800643c:	e659      	b.n	80060f2 <_printf_float+0xc2>
 800643e:	2301      	movs	r3, #1
 8006440:	4652      	mov	r2, sl
 8006442:	4631      	mov	r1, r6
 8006444:	4628      	mov	r0, r5
 8006446:	47b8      	blx	r7
 8006448:	3001      	adds	r0, #1
 800644a:	f43f ae52 	beq.w	80060f2 <_printf_float+0xc2>
 800644e:	f108 0801 	add.w	r8, r8, #1
 8006452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006454:	3b01      	subs	r3, #1
 8006456:	4543      	cmp	r3, r8
 8006458:	dcf1      	bgt.n	800643e <_printf_float+0x40e>
 800645a:	464b      	mov	r3, r9
 800645c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006460:	e6dc      	b.n	800621c <_printf_float+0x1ec>
 8006462:	f04f 0800 	mov.w	r8, #0
 8006466:	f104 0a1a 	add.w	sl, r4, #26
 800646a:	e7f2      	b.n	8006452 <_printf_float+0x422>
 800646c:	2301      	movs	r3, #1
 800646e:	4642      	mov	r2, r8
 8006470:	e7df      	b.n	8006432 <_printf_float+0x402>
 8006472:	2301      	movs	r3, #1
 8006474:	464a      	mov	r2, r9
 8006476:	4631      	mov	r1, r6
 8006478:	4628      	mov	r0, r5
 800647a:	47b8      	blx	r7
 800647c:	3001      	adds	r0, #1
 800647e:	f43f ae38 	beq.w	80060f2 <_printf_float+0xc2>
 8006482:	f108 0801 	add.w	r8, r8, #1
 8006486:	68e3      	ldr	r3, [r4, #12]
 8006488:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800648a:	1a5b      	subs	r3, r3, r1
 800648c:	4543      	cmp	r3, r8
 800648e:	dcf0      	bgt.n	8006472 <_printf_float+0x442>
 8006490:	e6fa      	b.n	8006288 <_printf_float+0x258>
 8006492:	f04f 0800 	mov.w	r8, #0
 8006496:	f104 0919 	add.w	r9, r4, #25
 800649a:	e7f4      	b.n	8006486 <_printf_float+0x456>

0800649c <_printf_common>:
 800649c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a0:	4616      	mov	r6, r2
 80064a2:	4699      	mov	r9, r3
 80064a4:	688a      	ldr	r2, [r1, #8]
 80064a6:	690b      	ldr	r3, [r1, #16]
 80064a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064ac:	4293      	cmp	r3, r2
 80064ae:	bfb8      	it	lt
 80064b0:	4613      	movlt	r3, r2
 80064b2:	6033      	str	r3, [r6, #0]
 80064b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064b8:	4607      	mov	r7, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	b10a      	cbz	r2, 80064c2 <_printf_common+0x26>
 80064be:	3301      	adds	r3, #1
 80064c0:	6033      	str	r3, [r6, #0]
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	0699      	lsls	r1, r3, #26
 80064c6:	bf42      	ittt	mi
 80064c8:	6833      	ldrmi	r3, [r6, #0]
 80064ca:	3302      	addmi	r3, #2
 80064cc:	6033      	strmi	r3, [r6, #0]
 80064ce:	6825      	ldr	r5, [r4, #0]
 80064d0:	f015 0506 	ands.w	r5, r5, #6
 80064d4:	d106      	bne.n	80064e4 <_printf_common+0x48>
 80064d6:	f104 0a19 	add.w	sl, r4, #25
 80064da:	68e3      	ldr	r3, [r4, #12]
 80064dc:	6832      	ldr	r2, [r6, #0]
 80064de:	1a9b      	subs	r3, r3, r2
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	dc26      	bgt.n	8006532 <_printf_common+0x96>
 80064e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064e8:	1e13      	subs	r3, r2, #0
 80064ea:	6822      	ldr	r2, [r4, #0]
 80064ec:	bf18      	it	ne
 80064ee:	2301      	movne	r3, #1
 80064f0:	0692      	lsls	r2, r2, #26
 80064f2:	d42b      	bmi.n	800654c <_printf_common+0xb0>
 80064f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064f8:	4649      	mov	r1, r9
 80064fa:	4638      	mov	r0, r7
 80064fc:	47c0      	blx	r8
 80064fe:	3001      	adds	r0, #1
 8006500:	d01e      	beq.n	8006540 <_printf_common+0xa4>
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	68e5      	ldr	r5, [r4, #12]
 8006506:	6832      	ldr	r2, [r6, #0]
 8006508:	f003 0306 	and.w	r3, r3, #6
 800650c:	2b04      	cmp	r3, #4
 800650e:	bf08      	it	eq
 8006510:	1aad      	subeq	r5, r5, r2
 8006512:	68a3      	ldr	r3, [r4, #8]
 8006514:	6922      	ldr	r2, [r4, #16]
 8006516:	bf0c      	ite	eq
 8006518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800651c:	2500      	movne	r5, #0
 800651e:	4293      	cmp	r3, r2
 8006520:	bfc4      	itt	gt
 8006522:	1a9b      	subgt	r3, r3, r2
 8006524:	18ed      	addgt	r5, r5, r3
 8006526:	2600      	movs	r6, #0
 8006528:	341a      	adds	r4, #26
 800652a:	42b5      	cmp	r5, r6
 800652c:	d11a      	bne.n	8006564 <_printf_common+0xc8>
 800652e:	2000      	movs	r0, #0
 8006530:	e008      	b.n	8006544 <_printf_common+0xa8>
 8006532:	2301      	movs	r3, #1
 8006534:	4652      	mov	r2, sl
 8006536:	4649      	mov	r1, r9
 8006538:	4638      	mov	r0, r7
 800653a:	47c0      	blx	r8
 800653c:	3001      	adds	r0, #1
 800653e:	d103      	bne.n	8006548 <_printf_common+0xac>
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006548:	3501      	adds	r5, #1
 800654a:	e7c6      	b.n	80064da <_printf_common+0x3e>
 800654c:	18e1      	adds	r1, r4, r3
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	2030      	movs	r0, #48	; 0x30
 8006552:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006556:	4422      	add	r2, r4
 8006558:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800655c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006560:	3302      	adds	r3, #2
 8006562:	e7c7      	b.n	80064f4 <_printf_common+0x58>
 8006564:	2301      	movs	r3, #1
 8006566:	4622      	mov	r2, r4
 8006568:	4649      	mov	r1, r9
 800656a:	4638      	mov	r0, r7
 800656c:	47c0      	blx	r8
 800656e:	3001      	adds	r0, #1
 8006570:	d0e6      	beq.n	8006540 <_printf_common+0xa4>
 8006572:	3601      	adds	r6, #1
 8006574:	e7d9      	b.n	800652a <_printf_common+0x8e>
	...

08006578 <_printf_i>:
 8006578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800657c:	7e0f      	ldrb	r7, [r1, #24]
 800657e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006580:	2f78      	cmp	r7, #120	; 0x78
 8006582:	4691      	mov	r9, r2
 8006584:	4680      	mov	r8, r0
 8006586:	460c      	mov	r4, r1
 8006588:	469a      	mov	sl, r3
 800658a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800658e:	d807      	bhi.n	80065a0 <_printf_i+0x28>
 8006590:	2f62      	cmp	r7, #98	; 0x62
 8006592:	d80a      	bhi.n	80065aa <_printf_i+0x32>
 8006594:	2f00      	cmp	r7, #0
 8006596:	f000 80d8 	beq.w	800674a <_printf_i+0x1d2>
 800659a:	2f58      	cmp	r7, #88	; 0x58
 800659c:	f000 80a3 	beq.w	80066e6 <_printf_i+0x16e>
 80065a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065a8:	e03a      	b.n	8006620 <_printf_i+0xa8>
 80065aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065ae:	2b15      	cmp	r3, #21
 80065b0:	d8f6      	bhi.n	80065a0 <_printf_i+0x28>
 80065b2:	a101      	add	r1, pc, #4	; (adr r1, 80065b8 <_printf_i+0x40>)
 80065b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065b8:	08006611 	.word	0x08006611
 80065bc:	08006625 	.word	0x08006625
 80065c0:	080065a1 	.word	0x080065a1
 80065c4:	080065a1 	.word	0x080065a1
 80065c8:	080065a1 	.word	0x080065a1
 80065cc:	080065a1 	.word	0x080065a1
 80065d0:	08006625 	.word	0x08006625
 80065d4:	080065a1 	.word	0x080065a1
 80065d8:	080065a1 	.word	0x080065a1
 80065dc:	080065a1 	.word	0x080065a1
 80065e0:	080065a1 	.word	0x080065a1
 80065e4:	08006731 	.word	0x08006731
 80065e8:	08006655 	.word	0x08006655
 80065ec:	08006713 	.word	0x08006713
 80065f0:	080065a1 	.word	0x080065a1
 80065f4:	080065a1 	.word	0x080065a1
 80065f8:	08006753 	.word	0x08006753
 80065fc:	080065a1 	.word	0x080065a1
 8006600:	08006655 	.word	0x08006655
 8006604:	080065a1 	.word	0x080065a1
 8006608:	080065a1 	.word	0x080065a1
 800660c:	0800671b 	.word	0x0800671b
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	1d1a      	adds	r2, r3, #4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	602a      	str	r2, [r5, #0]
 8006618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800661c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006620:	2301      	movs	r3, #1
 8006622:	e0a3      	b.n	800676c <_printf_i+0x1f4>
 8006624:	6820      	ldr	r0, [r4, #0]
 8006626:	6829      	ldr	r1, [r5, #0]
 8006628:	0606      	lsls	r6, r0, #24
 800662a:	f101 0304 	add.w	r3, r1, #4
 800662e:	d50a      	bpl.n	8006646 <_printf_i+0xce>
 8006630:	680e      	ldr	r6, [r1, #0]
 8006632:	602b      	str	r3, [r5, #0]
 8006634:	2e00      	cmp	r6, #0
 8006636:	da03      	bge.n	8006640 <_printf_i+0xc8>
 8006638:	232d      	movs	r3, #45	; 0x2d
 800663a:	4276      	negs	r6, r6
 800663c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006640:	485e      	ldr	r0, [pc, #376]	; (80067bc <_printf_i+0x244>)
 8006642:	230a      	movs	r3, #10
 8006644:	e019      	b.n	800667a <_printf_i+0x102>
 8006646:	680e      	ldr	r6, [r1, #0]
 8006648:	602b      	str	r3, [r5, #0]
 800664a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800664e:	bf18      	it	ne
 8006650:	b236      	sxthne	r6, r6
 8006652:	e7ef      	b.n	8006634 <_printf_i+0xbc>
 8006654:	682b      	ldr	r3, [r5, #0]
 8006656:	6820      	ldr	r0, [r4, #0]
 8006658:	1d19      	adds	r1, r3, #4
 800665a:	6029      	str	r1, [r5, #0]
 800665c:	0601      	lsls	r1, r0, #24
 800665e:	d501      	bpl.n	8006664 <_printf_i+0xec>
 8006660:	681e      	ldr	r6, [r3, #0]
 8006662:	e002      	b.n	800666a <_printf_i+0xf2>
 8006664:	0646      	lsls	r6, r0, #25
 8006666:	d5fb      	bpl.n	8006660 <_printf_i+0xe8>
 8006668:	881e      	ldrh	r6, [r3, #0]
 800666a:	4854      	ldr	r0, [pc, #336]	; (80067bc <_printf_i+0x244>)
 800666c:	2f6f      	cmp	r7, #111	; 0x6f
 800666e:	bf0c      	ite	eq
 8006670:	2308      	moveq	r3, #8
 8006672:	230a      	movne	r3, #10
 8006674:	2100      	movs	r1, #0
 8006676:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800667a:	6865      	ldr	r5, [r4, #4]
 800667c:	60a5      	str	r5, [r4, #8]
 800667e:	2d00      	cmp	r5, #0
 8006680:	bfa2      	ittt	ge
 8006682:	6821      	ldrge	r1, [r4, #0]
 8006684:	f021 0104 	bicge.w	r1, r1, #4
 8006688:	6021      	strge	r1, [r4, #0]
 800668a:	b90e      	cbnz	r6, 8006690 <_printf_i+0x118>
 800668c:	2d00      	cmp	r5, #0
 800668e:	d04d      	beq.n	800672c <_printf_i+0x1b4>
 8006690:	4615      	mov	r5, r2
 8006692:	fbb6 f1f3 	udiv	r1, r6, r3
 8006696:	fb03 6711 	mls	r7, r3, r1, r6
 800669a:	5dc7      	ldrb	r7, [r0, r7]
 800669c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066a0:	4637      	mov	r7, r6
 80066a2:	42bb      	cmp	r3, r7
 80066a4:	460e      	mov	r6, r1
 80066a6:	d9f4      	bls.n	8006692 <_printf_i+0x11a>
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	d10b      	bne.n	80066c4 <_printf_i+0x14c>
 80066ac:	6823      	ldr	r3, [r4, #0]
 80066ae:	07de      	lsls	r6, r3, #31
 80066b0:	d508      	bpl.n	80066c4 <_printf_i+0x14c>
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	6861      	ldr	r1, [r4, #4]
 80066b6:	4299      	cmp	r1, r3
 80066b8:	bfde      	ittt	le
 80066ba:	2330      	movle	r3, #48	; 0x30
 80066bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066c4:	1b52      	subs	r2, r2, r5
 80066c6:	6122      	str	r2, [r4, #16]
 80066c8:	f8cd a000 	str.w	sl, [sp]
 80066cc:	464b      	mov	r3, r9
 80066ce:	aa03      	add	r2, sp, #12
 80066d0:	4621      	mov	r1, r4
 80066d2:	4640      	mov	r0, r8
 80066d4:	f7ff fee2 	bl	800649c <_printf_common>
 80066d8:	3001      	adds	r0, #1
 80066da:	d14c      	bne.n	8006776 <_printf_i+0x1fe>
 80066dc:	f04f 30ff 	mov.w	r0, #4294967295
 80066e0:	b004      	add	sp, #16
 80066e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e6:	4835      	ldr	r0, [pc, #212]	; (80067bc <_printf_i+0x244>)
 80066e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80066ec:	6829      	ldr	r1, [r5, #0]
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80066f4:	6029      	str	r1, [r5, #0]
 80066f6:	061d      	lsls	r5, r3, #24
 80066f8:	d514      	bpl.n	8006724 <_printf_i+0x1ac>
 80066fa:	07df      	lsls	r7, r3, #31
 80066fc:	bf44      	itt	mi
 80066fe:	f043 0320 	orrmi.w	r3, r3, #32
 8006702:	6023      	strmi	r3, [r4, #0]
 8006704:	b91e      	cbnz	r6, 800670e <_printf_i+0x196>
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	f023 0320 	bic.w	r3, r3, #32
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	2310      	movs	r3, #16
 8006710:	e7b0      	b.n	8006674 <_printf_i+0xfc>
 8006712:	6823      	ldr	r3, [r4, #0]
 8006714:	f043 0320 	orr.w	r3, r3, #32
 8006718:	6023      	str	r3, [r4, #0]
 800671a:	2378      	movs	r3, #120	; 0x78
 800671c:	4828      	ldr	r0, [pc, #160]	; (80067c0 <_printf_i+0x248>)
 800671e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006722:	e7e3      	b.n	80066ec <_printf_i+0x174>
 8006724:	0659      	lsls	r1, r3, #25
 8006726:	bf48      	it	mi
 8006728:	b2b6      	uxthmi	r6, r6
 800672a:	e7e6      	b.n	80066fa <_printf_i+0x182>
 800672c:	4615      	mov	r5, r2
 800672e:	e7bb      	b.n	80066a8 <_printf_i+0x130>
 8006730:	682b      	ldr	r3, [r5, #0]
 8006732:	6826      	ldr	r6, [r4, #0]
 8006734:	6961      	ldr	r1, [r4, #20]
 8006736:	1d18      	adds	r0, r3, #4
 8006738:	6028      	str	r0, [r5, #0]
 800673a:	0635      	lsls	r5, r6, #24
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	d501      	bpl.n	8006744 <_printf_i+0x1cc>
 8006740:	6019      	str	r1, [r3, #0]
 8006742:	e002      	b.n	800674a <_printf_i+0x1d2>
 8006744:	0670      	lsls	r0, r6, #25
 8006746:	d5fb      	bpl.n	8006740 <_printf_i+0x1c8>
 8006748:	8019      	strh	r1, [r3, #0]
 800674a:	2300      	movs	r3, #0
 800674c:	6123      	str	r3, [r4, #16]
 800674e:	4615      	mov	r5, r2
 8006750:	e7ba      	b.n	80066c8 <_printf_i+0x150>
 8006752:	682b      	ldr	r3, [r5, #0]
 8006754:	1d1a      	adds	r2, r3, #4
 8006756:	602a      	str	r2, [r5, #0]
 8006758:	681d      	ldr	r5, [r3, #0]
 800675a:	6862      	ldr	r2, [r4, #4]
 800675c:	2100      	movs	r1, #0
 800675e:	4628      	mov	r0, r5
 8006760:	f7f9 fd5e 	bl	8000220 <memchr>
 8006764:	b108      	cbz	r0, 800676a <_printf_i+0x1f2>
 8006766:	1b40      	subs	r0, r0, r5
 8006768:	6060      	str	r0, [r4, #4]
 800676a:	6863      	ldr	r3, [r4, #4]
 800676c:	6123      	str	r3, [r4, #16]
 800676e:	2300      	movs	r3, #0
 8006770:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006774:	e7a8      	b.n	80066c8 <_printf_i+0x150>
 8006776:	6923      	ldr	r3, [r4, #16]
 8006778:	462a      	mov	r2, r5
 800677a:	4649      	mov	r1, r9
 800677c:	4640      	mov	r0, r8
 800677e:	47d0      	blx	sl
 8006780:	3001      	adds	r0, #1
 8006782:	d0ab      	beq.n	80066dc <_printf_i+0x164>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	079b      	lsls	r3, r3, #30
 8006788:	d413      	bmi.n	80067b2 <_printf_i+0x23a>
 800678a:	68e0      	ldr	r0, [r4, #12]
 800678c:	9b03      	ldr	r3, [sp, #12]
 800678e:	4298      	cmp	r0, r3
 8006790:	bfb8      	it	lt
 8006792:	4618      	movlt	r0, r3
 8006794:	e7a4      	b.n	80066e0 <_printf_i+0x168>
 8006796:	2301      	movs	r3, #1
 8006798:	4632      	mov	r2, r6
 800679a:	4649      	mov	r1, r9
 800679c:	4640      	mov	r0, r8
 800679e:	47d0      	blx	sl
 80067a0:	3001      	adds	r0, #1
 80067a2:	d09b      	beq.n	80066dc <_printf_i+0x164>
 80067a4:	3501      	adds	r5, #1
 80067a6:	68e3      	ldr	r3, [r4, #12]
 80067a8:	9903      	ldr	r1, [sp, #12]
 80067aa:	1a5b      	subs	r3, r3, r1
 80067ac:	42ab      	cmp	r3, r5
 80067ae:	dcf2      	bgt.n	8006796 <_printf_i+0x21e>
 80067b0:	e7eb      	b.n	800678a <_printf_i+0x212>
 80067b2:	2500      	movs	r5, #0
 80067b4:	f104 0619 	add.w	r6, r4, #25
 80067b8:	e7f5      	b.n	80067a6 <_printf_i+0x22e>
 80067ba:	bf00      	nop
 80067bc:	080089ee 	.word	0x080089ee
 80067c0:	080089ff 	.word	0x080089ff

080067c4 <quorem>:
 80067c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	6903      	ldr	r3, [r0, #16]
 80067ca:	690c      	ldr	r4, [r1, #16]
 80067cc:	42a3      	cmp	r3, r4
 80067ce:	4607      	mov	r7, r0
 80067d0:	f2c0 8081 	blt.w	80068d6 <quorem+0x112>
 80067d4:	3c01      	subs	r4, #1
 80067d6:	f101 0814 	add.w	r8, r1, #20
 80067da:	f100 0514 	add.w	r5, r0, #20
 80067de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067e2:	9301      	str	r3, [sp, #4]
 80067e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067ec:	3301      	adds	r3, #1
 80067ee:	429a      	cmp	r2, r3
 80067f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80067f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80067fc:	d331      	bcc.n	8006862 <quorem+0x9e>
 80067fe:	f04f 0e00 	mov.w	lr, #0
 8006802:	4640      	mov	r0, r8
 8006804:	46ac      	mov	ip, r5
 8006806:	46f2      	mov	sl, lr
 8006808:	f850 2b04 	ldr.w	r2, [r0], #4
 800680c:	b293      	uxth	r3, r2
 800680e:	fb06 e303 	mla	r3, r6, r3, lr
 8006812:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006816:	b29b      	uxth	r3, r3
 8006818:	ebaa 0303 	sub.w	r3, sl, r3
 800681c:	f8dc a000 	ldr.w	sl, [ip]
 8006820:	0c12      	lsrs	r2, r2, #16
 8006822:	fa13 f38a 	uxtah	r3, r3, sl
 8006826:	fb06 e202 	mla	r2, r6, r2, lr
 800682a:	9300      	str	r3, [sp, #0]
 800682c:	9b00      	ldr	r3, [sp, #0]
 800682e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006832:	b292      	uxth	r2, r2
 8006834:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006838:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800683c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006840:	4581      	cmp	r9, r0
 8006842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006846:	f84c 3b04 	str.w	r3, [ip], #4
 800684a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800684e:	d2db      	bcs.n	8006808 <quorem+0x44>
 8006850:	f855 300b 	ldr.w	r3, [r5, fp]
 8006854:	b92b      	cbnz	r3, 8006862 <quorem+0x9e>
 8006856:	9b01      	ldr	r3, [sp, #4]
 8006858:	3b04      	subs	r3, #4
 800685a:	429d      	cmp	r5, r3
 800685c:	461a      	mov	r2, r3
 800685e:	d32e      	bcc.n	80068be <quorem+0xfa>
 8006860:	613c      	str	r4, [r7, #16]
 8006862:	4638      	mov	r0, r7
 8006864:	f001 f8b8 	bl	80079d8 <__mcmp>
 8006868:	2800      	cmp	r0, #0
 800686a:	db24      	blt.n	80068b6 <quorem+0xf2>
 800686c:	3601      	adds	r6, #1
 800686e:	4628      	mov	r0, r5
 8006870:	f04f 0c00 	mov.w	ip, #0
 8006874:	f858 2b04 	ldr.w	r2, [r8], #4
 8006878:	f8d0 e000 	ldr.w	lr, [r0]
 800687c:	b293      	uxth	r3, r2
 800687e:	ebac 0303 	sub.w	r3, ip, r3
 8006882:	0c12      	lsrs	r2, r2, #16
 8006884:	fa13 f38e 	uxtah	r3, r3, lr
 8006888:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800688c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006890:	b29b      	uxth	r3, r3
 8006892:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006896:	45c1      	cmp	r9, r8
 8006898:	f840 3b04 	str.w	r3, [r0], #4
 800689c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80068a0:	d2e8      	bcs.n	8006874 <quorem+0xb0>
 80068a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068aa:	b922      	cbnz	r2, 80068b6 <quorem+0xf2>
 80068ac:	3b04      	subs	r3, #4
 80068ae:	429d      	cmp	r5, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	d30a      	bcc.n	80068ca <quorem+0x106>
 80068b4:	613c      	str	r4, [r7, #16]
 80068b6:	4630      	mov	r0, r6
 80068b8:	b003      	add	sp, #12
 80068ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068be:	6812      	ldr	r2, [r2, #0]
 80068c0:	3b04      	subs	r3, #4
 80068c2:	2a00      	cmp	r2, #0
 80068c4:	d1cc      	bne.n	8006860 <quorem+0x9c>
 80068c6:	3c01      	subs	r4, #1
 80068c8:	e7c7      	b.n	800685a <quorem+0x96>
 80068ca:	6812      	ldr	r2, [r2, #0]
 80068cc:	3b04      	subs	r3, #4
 80068ce:	2a00      	cmp	r2, #0
 80068d0:	d1f0      	bne.n	80068b4 <quorem+0xf0>
 80068d2:	3c01      	subs	r4, #1
 80068d4:	e7eb      	b.n	80068ae <quorem+0xea>
 80068d6:	2000      	movs	r0, #0
 80068d8:	e7ee      	b.n	80068b8 <quorem+0xf4>
 80068da:	0000      	movs	r0, r0
 80068dc:	0000      	movs	r0, r0
	...

080068e0 <_dtoa_r>:
 80068e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e4:	ed2d 8b04 	vpush	{d8-d9}
 80068e8:	ec57 6b10 	vmov	r6, r7, d0
 80068ec:	b093      	sub	sp, #76	; 0x4c
 80068ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80068f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80068f4:	9106      	str	r1, [sp, #24]
 80068f6:	ee10 aa10 	vmov	sl, s0
 80068fa:	4604      	mov	r4, r0
 80068fc:	9209      	str	r2, [sp, #36]	; 0x24
 80068fe:	930c      	str	r3, [sp, #48]	; 0x30
 8006900:	46bb      	mov	fp, r7
 8006902:	b975      	cbnz	r5, 8006922 <_dtoa_r+0x42>
 8006904:	2010      	movs	r0, #16
 8006906:	f000 fddd 	bl	80074c4 <malloc>
 800690a:	4602      	mov	r2, r0
 800690c:	6260      	str	r0, [r4, #36]	; 0x24
 800690e:	b920      	cbnz	r0, 800691a <_dtoa_r+0x3a>
 8006910:	4ba7      	ldr	r3, [pc, #668]	; (8006bb0 <_dtoa_r+0x2d0>)
 8006912:	21ea      	movs	r1, #234	; 0xea
 8006914:	48a7      	ldr	r0, [pc, #668]	; (8006bb4 <_dtoa_r+0x2d4>)
 8006916:	f001 fa67 	bl	8007de8 <__assert_func>
 800691a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800691e:	6005      	str	r5, [r0, #0]
 8006920:	60c5      	str	r5, [r0, #12]
 8006922:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006924:	6819      	ldr	r1, [r3, #0]
 8006926:	b151      	cbz	r1, 800693e <_dtoa_r+0x5e>
 8006928:	685a      	ldr	r2, [r3, #4]
 800692a:	604a      	str	r2, [r1, #4]
 800692c:	2301      	movs	r3, #1
 800692e:	4093      	lsls	r3, r2
 8006930:	608b      	str	r3, [r1, #8]
 8006932:	4620      	mov	r0, r4
 8006934:	f000 fe0e 	bl	8007554 <_Bfree>
 8006938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	1e3b      	subs	r3, r7, #0
 8006940:	bfaa      	itet	ge
 8006942:	2300      	movge	r3, #0
 8006944:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006948:	f8c8 3000 	strge.w	r3, [r8]
 800694c:	4b9a      	ldr	r3, [pc, #616]	; (8006bb8 <_dtoa_r+0x2d8>)
 800694e:	bfbc      	itt	lt
 8006950:	2201      	movlt	r2, #1
 8006952:	f8c8 2000 	strlt.w	r2, [r8]
 8006956:	ea33 030b 	bics.w	r3, r3, fp
 800695a:	d11b      	bne.n	8006994 <_dtoa_r+0xb4>
 800695c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800695e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006968:	4333      	orrs	r3, r6
 800696a:	f000 8592 	beq.w	8007492 <_dtoa_r+0xbb2>
 800696e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006970:	b963      	cbnz	r3, 800698c <_dtoa_r+0xac>
 8006972:	4b92      	ldr	r3, [pc, #584]	; (8006bbc <_dtoa_r+0x2dc>)
 8006974:	e022      	b.n	80069bc <_dtoa_r+0xdc>
 8006976:	4b92      	ldr	r3, [pc, #584]	; (8006bc0 <_dtoa_r+0x2e0>)
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	3308      	adds	r3, #8
 800697c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	9801      	ldr	r0, [sp, #4]
 8006982:	b013      	add	sp, #76	; 0x4c
 8006984:	ecbd 8b04 	vpop	{d8-d9}
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	4b8b      	ldr	r3, [pc, #556]	; (8006bbc <_dtoa_r+0x2dc>)
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	3303      	adds	r3, #3
 8006992:	e7f3      	b.n	800697c <_dtoa_r+0x9c>
 8006994:	2200      	movs	r2, #0
 8006996:	2300      	movs	r3, #0
 8006998:	4650      	mov	r0, sl
 800699a:	4659      	mov	r1, fp
 800699c:	f7fa f8b4 	bl	8000b08 <__aeabi_dcmpeq>
 80069a0:	ec4b ab19 	vmov	d9, sl, fp
 80069a4:	4680      	mov	r8, r0
 80069a6:	b158      	cbz	r0, 80069c0 <_dtoa_r+0xe0>
 80069a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069aa:	2301      	movs	r3, #1
 80069ac:	6013      	str	r3, [r2, #0]
 80069ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 856b 	beq.w	800748c <_dtoa_r+0xbac>
 80069b6:	4883      	ldr	r0, [pc, #524]	; (8006bc4 <_dtoa_r+0x2e4>)
 80069b8:	6018      	str	r0, [r3, #0]
 80069ba:	1e43      	subs	r3, r0, #1
 80069bc:	9301      	str	r3, [sp, #4]
 80069be:	e7df      	b.n	8006980 <_dtoa_r+0xa0>
 80069c0:	ec4b ab10 	vmov	d0, sl, fp
 80069c4:	aa10      	add	r2, sp, #64	; 0x40
 80069c6:	a911      	add	r1, sp, #68	; 0x44
 80069c8:	4620      	mov	r0, r4
 80069ca:	f001 f8ab 	bl	8007b24 <__d2b>
 80069ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80069d2:	ee08 0a10 	vmov	s16, r0
 80069d6:	2d00      	cmp	r5, #0
 80069d8:	f000 8084 	beq.w	8006ae4 <_dtoa_r+0x204>
 80069dc:	ee19 3a90 	vmov	r3, s19
 80069e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80069e8:	4656      	mov	r6, sl
 80069ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80069ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80069f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80069f6:	4b74      	ldr	r3, [pc, #464]	; (8006bc8 <_dtoa_r+0x2e8>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	4630      	mov	r0, r6
 80069fc:	4639      	mov	r1, r7
 80069fe:	f7f9 fc63 	bl	80002c8 <__aeabi_dsub>
 8006a02:	a365      	add	r3, pc, #404	; (adr r3, 8006b98 <_dtoa_r+0x2b8>)
 8006a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a08:	f7f9 fe16 	bl	8000638 <__aeabi_dmul>
 8006a0c:	a364      	add	r3, pc, #400	; (adr r3, 8006ba0 <_dtoa_r+0x2c0>)
 8006a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a12:	f7f9 fc5b 	bl	80002cc <__adddf3>
 8006a16:	4606      	mov	r6, r0
 8006a18:	4628      	mov	r0, r5
 8006a1a:	460f      	mov	r7, r1
 8006a1c:	f7f9 fda2 	bl	8000564 <__aeabi_i2d>
 8006a20:	a361      	add	r3, pc, #388	; (adr r3, 8006ba8 <_dtoa_r+0x2c8>)
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	f7f9 fe07 	bl	8000638 <__aeabi_dmul>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4630      	mov	r0, r6
 8006a30:	4639      	mov	r1, r7
 8006a32:	f7f9 fc4b 	bl	80002cc <__adddf3>
 8006a36:	4606      	mov	r6, r0
 8006a38:	460f      	mov	r7, r1
 8006a3a:	f7fa f8ad 	bl	8000b98 <__aeabi_d2iz>
 8006a3e:	2200      	movs	r2, #0
 8006a40:	9000      	str	r0, [sp, #0]
 8006a42:	2300      	movs	r3, #0
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	f7fa f868 	bl	8000b1c <__aeabi_dcmplt>
 8006a4c:	b150      	cbz	r0, 8006a64 <_dtoa_r+0x184>
 8006a4e:	9800      	ldr	r0, [sp, #0]
 8006a50:	f7f9 fd88 	bl	8000564 <__aeabi_i2d>
 8006a54:	4632      	mov	r2, r6
 8006a56:	463b      	mov	r3, r7
 8006a58:	f7fa f856 	bl	8000b08 <__aeabi_dcmpeq>
 8006a5c:	b910      	cbnz	r0, 8006a64 <_dtoa_r+0x184>
 8006a5e:	9b00      	ldr	r3, [sp, #0]
 8006a60:	3b01      	subs	r3, #1
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	9b00      	ldr	r3, [sp, #0]
 8006a66:	2b16      	cmp	r3, #22
 8006a68:	d85a      	bhi.n	8006b20 <_dtoa_r+0x240>
 8006a6a:	9a00      	ldr	r2, [sp, #0]
 8006a6c:	4b57      	ldr	r3, [pc, #348]	; (8006bcc <_dtoa_r+0x2ec>)
 8006a6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a76:	ec51 0b19 	vmov	r0, r1, d9
 8006a7a:	f7fa f84f 	bl	8000b1c <__aeabi_dcmplt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	d050      	beq.n	8006b24 <_dtoa_r+0x244>
 8006a82:	9b00      	ldr	r3, [sp, #0]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a8e:	1b5d      	subs	r5, r3, r5
 8006a90:	1e6b      	subs	r3, r5, #1
 8006a92:	9305      	str	r3, [sp, #20]
 8006a94:	bf45      	ittet	mi
 8006a96:	f1c5 0301 	rsbmi	r3, r5, #1
 8006a9a:	9304      	strmi	r3, [sp, #16]
 8006a9c:	2300      	movpl	r3, #0
 8006a9e:	2300      	movmi	r3, #0
 8006aa0:	bf4c      	ite	mi
 8006aa2:	9305      	strmi	r3, [sp, #20]
 8006aa4:	9304      	strpl	r3, [sp, #16]
 8006aa6:	9b00      	ldr	r3, [sp, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	db3d      	blt.n	8006b28 <_dtoa_r+0x248>
 8006aac:	9b05      	ldr	r3, [sp, #20]
 8006aae:	9a00      	ldr	r2, [sp, #0]
 8006ab0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ab2:	4413      	add	r3, r2
 8006ab4:	9305      	str	r3, [sp, #20]
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	9307      	str	r3, [sp, #28]
 8006aba:	9b06      	ldr	r3, [sp, #24]
 8006abc:	2b09      	cmp	r3, #9
 8006abe:	f200 8089 	bhi.w	8006bd4 <_dtoa_r+0x2f4>
 8006ac2:	2b05      	cmp	r3, #5
 8006ac4:	bfc4      	itt	gt
 8006ac6:	3b04      	subgt	r3, #4
 8006ac8:	9306      	strgt	r3, [sp, #24]
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	f1a3 0302 	sub.w	r3, r3, #2
 8006ad0:	bfcc      	ite	gt
 8006ad2:	2500      	movgt	r5, #0
 8006ad4:	2501      	movle	r5, #1
 8006ad6:	2b03      	cmp	r3, #3
 8006ad8:	f200 8087 	bhi.w	8006bea <_dtoa_r+0x30a>
 8006adc:	e8df f003 	tbb	[pc, r3]
 8006ae0:	59383a2d 	.word	0x59383a2d
 8006ae4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ae8:	441d      	add	r5, r3
 8006aea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006aee:	2b20      	cmp	r3, #32
 8006af0:	bfc1      	itttt	gt
 8006af2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006af6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006afa:	fa0b f303 	lslgt.w	r3, fp, r3
 8006afe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006b02:	bfda      	itte	le
 8006b04:	f1c3 0320 	rsble	r3, r3, #32
 8006b08:	fa06 f003 	lslle.w	r0, r6, r3
 8006b0c:	4318      	orrgt	r0, r3
 8006b0e:	f7f9 fd19 	bl	8000544 <__aeabi_ui2d>
 8006b12:	2301      	movs	r3, #1
 8006b14:	4606      	mov	r6, r0
 8006b16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006b1a:	3d01      	subs	r5, #1
 8006b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8006b1e:	e76a      	b.n	80069f6 <_dtoa_r+0x116>
 8006b20:	2301      	movs	r3, #1
 8006b22:	e7b2      	b.n	8006a8a <_dtoa_r+0x1aa>
 8006b24:	900b      	str	r0, [sp, #44]	; 0x2c
 8006b26:	e7b1      	b.n	8006a8c <_dtoa_r+0x1ac>
 8006b28:	9b04      	ldr	r3, [sp, #16]
 8006b2a:	9a00      	ldr	r2, [sp, #0]
 8006b2c:	1a9b      	subs	r3, r3, r2
 8006b2e:	9304      	str	r3, [sp, #16]
 8006b30:	4253      	negs	r3, r2
 8006b32:	9307      	str	r3, [sp, #28]
 8006b34:	2300      	movs	r3, #0
 8006b36:	930a      	str	r3, [sp, #40]	; 0x28
 8006b38:	e7bf      	b.n	8006aba <_dtoa_r+0x1da>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9308      	str	r3, [sp, #32]
 8006b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dc55      	bgt.n	8006bf0 <_dtoa_r+0x310>
 8006b44:	2301      	movs	r3, #1
 8006b46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8006b4e:	e00c      	b.n	8006b6a <_dtoa_r+0x28a>
 8006b50:	2301      	movs	r3, #1
 8006b52:	e7f3      	b.n	8006b3c <_dtoa_r+0x25c>
 8006b54:	2300      	movs	r3, #0
 8006b56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b58:	9308      	str	r3, [sp, #32]
 8006b5a:	9b00      	ldr	r3, [sp, #0]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	9302      	str	r3, [sp, #8]
 8006b60:	3301      	adds	r3, #1
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	9303      	str	r3, [sp, #12]
 8006b66:	bfb8      	it	lt
 8006b68:	2301      	movlt	r3, #1
 8006b6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	6042      	str	r2, [r0, #4]
 8006b70:	2204      	movs	r2, #4
 8006b72:	f102 0614 	add.w	r6, r2, #20
 8006b76:	429e      	cmp	r6, r3
 8006b78:	6841      	ldr	r1, [r0, #4]
 8006b7a:	d93d      	bls.n	8006bf8 <_dtoa_r+0x318>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fca9 	bl	80074d4 <_Balloc>
 8006b82:	9001      	str	r0, [sp, #4]
 8006b84:	2800      	cmp	r0, #0
 8006b86:	d13b      	bne.n	8006c00 <_dtoa_r+0x320>
 8006b88:	4b11      	ldr	r3, [pc, #68]	; (8006bd0 <_dtoa_r+0x2f0>)
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006b90:	e6c0      	b.n	8006914 <_dtoa_r+0x34>
 8006b92:	2301      	movs	r3, #1
 8006b94:	e7df      	b.n	8006b56 <_dtoa_r+0x276>
 8006b96:	bf00      	nop
 8006b98:	636f4361 	.word	0x636f4361
 8006b9c:	3fd287a7 	.word	0x3fd287a7
 8006ba0:	8b60c8b3 	.word	0x8b60c8b3
 8006ba4:	3fc68a28 	.word	0x3fc68a28
 8006ba8:	509f79fb 	.word	0x509f79fb
 8006bac:	3fd34413 	.word	0x3fd34413
 8006bb0:	08008a1d 	.word	0x08008a1d
 8006bb4:	08008a34 	.word	0x08008a34
 8006bb8:	7ff00000 	.word	0x7ff00000
 8006bbc:	08008a19 	.word	0x08008a19
 8006bc0:	08008a10 	.word	0x08008a10
 8006bc4:	080089ed 	.word	0x080089ed
 8006bc8:	3ff80000 	.word	0x3ff80000
 8006bcc:	08008b28 	.word	0x08008b28
 8006bd0:	08008a8f 	.word	0x08008a8f
 8006bd4:	2501      	movs	r5, #1
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9306      	str	r3, [sp, #24]
 8006bda:	9508      	str	r5, [sp, #32]
 8006bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8006be0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006be4:	2200      	movs	r2, #0
 8006be6:	2312      	movs	r3, #18
 8006be8:	e7b0      	b.n	8006b4c <_dtoa_r+0x26c>
 8006bea:	2301      	movs	r3, #1
 8006bec:	9308      	str	r3, [sp, #32]
 8006bee:	e7f5      	b.n	8006bdc <_dtoa_r+0x2fc>
 8006bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bf2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bf6:	e7b8      	b.n	8006b6a <_dtoa_r+0x28a>
 8006bf8:	3101      	adds	r1, #1
 8006bfa:	6041      	str	r1, [r0, #4]
 8006bfc:	0052      	lsls	r2, r2, #1
 8006bfe:	e7b8      	b.n	8006b72 <_dtoa_r+0x292>
 8006c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c02:	9a01      	ldr	r2, [sp, #4]
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	9b03      	ldr	r3, [sp, #12]
 8006c08:	2b0e      	cmp	r3, #14
 8006c0a:	f200 809d 	bhi.w	8006d48 <_dtoa_r+0x468>
 8006c0e:	2d00      	cmp	r5, #0
 8006c10:	f000 809a 	beq.w	8006d48 <_dtoa_r+0x468>
 8006c14:	9b00      	ldr	r3, [sp, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	dd32      	ble.n	8006c80 <_dtoa_r+0x3a0>
 8006c1a:	4ab7      	ldr	r2, [pc, #732]	; (8006ef8 <_dtoa_r+0x618>)
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006c24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c28:	9b00      	ldr	r3, [sp, #0]
 8006c2a:	05d8      	lsls	r0, r3, #23
 8006c2c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006c30:	d516      	bpl.n	8006c60 <_dtoa_r+0x380>
 8006c32:	4bb2      	ldr	r3, [pc, #712]	; (8006efc <_dtoa_r+0x61c>)
 8006c34:	ec51 0b19 	vmov	r0, r1, d9
 8006c38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c3c:	f7f9 fe26 	bl	800088c <__aeabi_ddiv>
 8006c40:	f007 070f 	and.w	r7, r7, #15
 8006c44:	4682      	mov	sl, r0
 8006c46:	468b      	mov	fp, r1
 8006c48:	2503      	movs	r5, #3
 8006c4a:	4eac      	ldr	r6, [pc, #688]	; (8006efc <_dtoa_r+0x61c>)
 8006c4c:	b957      	cbnz	r7, 8006c64 <_dtoa_r+0x384>
 8006c4e:	4642      	mov	r2, r8
 8006c50:	464b      	mov	r3, r9
 8006c52:	4650      	mov	r0, sl
 8006c54:	4659      	mov	r1, fp
 8006c56:	f7f9 fe19 	bl	800088c <__aeabi_ddiv>
 8006c5a:	4682      	mov	sl, r0
 8006c5c:	468b      	mov	fp, r1
 8006c5e:	e028      	b.n	8006cb2 <_dtoa_r+0x3d2>
 8006c60:	2502      	movs	r5, #2
 8006c62:	e7f2      	b.n	8006c4a <_dtoa_r+0x36a>
 8006c64:	07f9      	lsls	r1, r7, #31
 8006c66:	d508      	bpl.n	8006c7a <_dtoa_r+0x39a>
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c70:	f7f9 fce2 	bl	8000638 <__aeabi_dmul>
 8006c74:	3501      	adds	r5, #1
 8006c76:	4680      	mov	r8, r0
 8006c78:	4689      	mov	r9, r1
 8006c7a:	107f      	asrs	r7, r7, #1
 8006c7c:	3608      	adds	r6, #8
 8006c7e:	e7e5      	b.n	8006c4c <_dtoa_r+0x36c>
 8006c80:	f000 809b 	beq.w	8006dba <_dtoa_r+0x4da>
 8006c84:	9b00      	ldr	r3, [sp, #0]
 8006c86:	4f9d      	ldr	r7, [pc, #628]	; (8006efc <_dtoa_r+0x61c>)
 8006c88:	425e      	negs	r6, r3
 8006c8a:	4b9b      	ldr	r3, [pc, #620]	; (8006ef8 <_dtoa_r+0x618>)
 8006c8c:	f006 020f 	and.w	r2, r6, #15
 8006c90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	ec51 0b19 	vmov	r0, r1, d9
 8006c9c:	f7f9 fccc 	bl	8000638 <__aeabi_dmul>
 8006ca0:	1136      	asrs	r6, r6, #4
 8006ca2:	4682      	mov	sl, r0
 8006ca4:	468b      	mov	fp, r1
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	2502      	movs	r5, #2
 8006caa:	2e00      	cmp	r6, #0
 8006cac:	d17a      	bne.n	8006da4 <_dtoa_r+0x4c4>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1d3      	bne.n	8006c5a <_dtoa_r+0x37a>
 8006cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 8082 	beq.w	8006dbe <_dtoa_r+0x4de>
 8006cba:	4b91      	ldr	r3, [pc, #580]	; (8006f00 <_dtoa_r+0x620>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	4650      	mov	r0, sl
 8006cc0:	4659      	mov	r1, fp
 8006cc2:	f7f9 ff2b 	bl	8000b1c <__aeabi_dcmplt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d079      	beq.n	8006dbe <_dtoa_r+0x4de>
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d076      	beq.n	8006dbe <_dtoa_r+0x4de>
 8006cd0:	9b02      	ldr	r3, [sp, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dd36      	ble.n	8006d44 <_dtoa_r+0x464>
 8006cd6:	9b00      	ldr	r3, [sp, #0]
 8006cd8:	4650      	mov	r0, sl
 8006cda:	4659      	mov	r1, fp
 8006cdc:	1e5f      	subs	r7, r3, #1
 8006cde:	2200      	movs	r2, #0
 8006ce0:	4b88      	ldr	r3, [pc, #544]	; (8006f04 <_dtoa_r+0x624>)
 8006ce2:	f7f9 fca9 	bl	8000638 <__aeabi_dmul>
 8006ce6:	9e02      	ldr	r6, [sp, #8]
 8006ce8:	4682      	mov	sl, r0
 8006cea:	468b      	mov	fp, r1
 8006cec:	3501      	adds	r5, #1
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f7f9 fc38 	bl	8000564 <__aeabi_i2d>
 8006cf4:	4652      	mov	r2, sl
 8006cf6:	465b      	mov	r3, fp
 8006cf8:	f7f9 fc9e 	bl	8000638 <__aeabi_dmul>
 8006cfc:	4b82      	ldr	r3, [pc, #520]	; (8006f08 <_dtoa_r+0x628>)
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f7f9 fae4 	bl	80002cc <__adddf3>
 8006d04:	46d0      	mov	r8, sl
 8006d06:	46d9      	mov	r9, fp
 8006d08:	4682      	mov	sl, r0
 8006d0a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	d158      	bne.n	8006dc4 <_dtoa_r+0x4e4>
 8006d12:	4b7e      	ldr	r3, [pc, #504]	; (8006f0c <_dtoa_r+0x62c>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	4640      	mov	r0, r8
 8006d18:	4649      	mov	r1, r9
 8006d1a:	f7f9 fad5 	bl	80002c8 <__aeabi_dsub>
 8006d1e:	4652      	mov	r2, sl
 8006d20:	465b      	mov	r3, fp
 8006d22:	4680      	mov	r8, r0
 8006d24:	4689      	mov	r9, r1
 8006d26:	f7f9 ff17 	bl	8000b58 <__aeabi_dcmpgt>
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	f040 8295 	bne.w	800725a <_dtoa_r+0x97a>
 8006d30:	4652      	mov	r2, sl
 8006d32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006d36:	4640      	mov	r0, r8
 8006d38:	4649      	mov	r1, r9
 8006d3a:	f7f9 feef 	bl	8000b1c <__aeabi_dcmplt>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	f040 8289 	bne.w	8007256 <_dtoa_r+0x976>
 8006d44:	ec5b ab19 	vmov	sl, fp, d9
 8006d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f2c0 8148 	blt.w	8006fe0 <_dtoa_r+0x700>
 8006d50:	9a00      	ldr	r2, [sp, #0]
 8006d52:	2a0e      	cmp	r2, #14
 8006d54:	f300 8144 	bgt.w	8006fe0 <_dtoa_r+0x700>
 8006d58:	4b67      	ldr	r3, [pc, #412]	; (8006ef8 <_dtoa_r+0x618>)
 8006d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f280 80d5 	bge.w	8006f14 <_dtoa_r+0x634>
 8006d6a:	9b03      	ldr	r3, [sp, #12]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f300 80d1 	bgt.w	8006f14 <_dtoa_r+0x634>
 8006d72:	f040 826f 	bne.w	8007254 <_dtoa_r+0x974>
 8006d76:	4b65      	ldr	r3, [pc, #404]	; (8006f0c <_dtoa_r+0x62c>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	4640      	mov	r0, r8
 8006d7c:	4649      	mov	r1, r9
 8006d7e:	f7f9 fc5b 	bl	8000638 <__aeabi_dmul>
 8006d82:	4652      	mov	r2, sl
 8006d84:	465b      	mov	r3, fp
 8006d86:	f7f9 fedd 	bl	8000b44 <__aeabi_dcmpge>
 8006d8a:	9e03      	ldr	r6, [sp, #12]
 8006d8c:	4637      	mov	r7, r6
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	f040 8245 	bne.w	800721e <_dtoa_r+0x93e>
 8006d94:	9d01      	ldr	r5, [sp, #4]
 8006d96:	2331      	movs	r3, #49	; 0x31
 8006d98:	f805 3b01 	strb.w	r3, [r5], #1
 8006d9c:	9b00      	ldr	r3, [sp, #0]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	e240      	b.n	8007226 <_dtoa_r+0x946>
 8006da4:	07f2      	lsls	r2, r6, #31
 8006da6:	d505      	bpl.n	8006db4 <_dtoa_r+0x4d4>
 8006da8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dac:	f7f9 fc44 	bl	8000638 <__aeabi_dmul>
 8006db0:	3501      	adds	r5, #1
 8006db2:	2301      	movs	r3, #1
 8006db4:	1076      	asrs	r6, r6, #1
 8006db6:	3708      	adds	r7, #8
 8006db8:	e777      	b.n	8006caa <_dtoa_r+0x3ca>
 8006dba:	2502      	movs	r5, #2
 8006dbc:	e779      	b.n	8006cb2 <_dtoa_r+0x3d2>
 8006dbe:	9f00      	ldr	r7, [sp, #0]
 8006dc0:	9e03      	ldr	r6, [sp, #12]
 8006dc2:	e794      	b.n	8006cee <_dtoa_r+0x40e>
 8006dc4:	9901      	ldr	r1, [sp, #4]
 8006dc6:	4b4c      	ldr	r3, [pc, #304]	; (8006ef8 <_dtoa_r+0x618>)
 8006dc8:	4431      	add	r1, r6
 8006dca:	910d      	str	r1, [sp, #52]	; 0x34
 8006dcc:	9908      	ldr	r1, [sp, #32]
 8006dce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006dd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006dd6:	2900      	cmp	r1, #0
 8006dd8:	d043      	beq.n	8006e62 <_dtoa_r+0x582>
 8006dda:	494d      	ldr	r1, [pc, #308]	; (8006f10 <_dtoa_r+0x630>)
 8006ddc:	2000      	movs	r0, #0
 8006dde:	f7f9 fd55 	bl	800088c <__aeabi_ddiv>
 8006de2:	4652      	mov	r2, sl
 8006de4:	465b      	mov	r3, fp
 8006de6:	f7f9 fa6f 	bl	80002c8 <__aeabi_dsub>
 8006dea:	9d01      	ldr	r5, [sp, #4]
 8006dec:	4682      	mov	sl, r0
 8006dee:	468b      	mov	fp, r1
 8006df0:	4649      	mov	r1, r9
 8006df2:	4640      	mov	r0, r8
 8006df4:	f7f9 fed0 	bl	8000b98 <__aeabi_d2iz>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	f7f9 fbb3 	bl	8000564 <__aeabi_i2d>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4640      	mov	r0, r8
 8006e04:	4649      	mov	r1, r9
 8006e06:	f7f9 fa5f 	bl	80002c8 <__aeabi_dsub>
 8006e0a:	3630      	adds	r6, #48	; 0x30
 8006e0c:	f805 6b01 	strb.w	r6, [r5], #1
 8006e10:	4652      	mov	r2, sl
 8006e12:	465b      	mov	r3, fp
 8006e14:	4680      	mov	r8, r0
 8006e16:	4689      	mov	r9, r1
 8006e18:	f7f9 fe80 	bl	8000b1c <__aeabi_dcmplt>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d163      	bne.n	8006ee8 <_dtoa_r+0x608>
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	4936      	ldr	r1, [pc, #216]	; (8006f00 <_dtoa_r+0x620>)
 8006e26:	2000      	movs	r0, #0
 8006e28:	f7f9 fa4e 	bl	80002c8 <__aeabi_dsub>
 8006e2c:	4652      	mov	r2, sl
 8006e2e:	465b      	mov	r3, fp
 8006e30:	f7f9 fe74 	bl	8000b1c <__aeabi_dcmplt>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	f040 80b5 	bne.w	8006fa4 <_dtoa_r+0x6c4>
 8006e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3c:	429d      	cmp	r5, r3
 8006e3e:	d081      	beq.n	8006d44 <_dtoa_r+0x464>
 8006e40:	4b30      	ldr	r3, [pc, #192]	; (8006f04 <_dtoa_r+0x624>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	4650      	mov	r0, sl
 8006e46:	4659      	mov	r1, fp
 8006e48:	f7f9 fbf6 	bl	8000638 <__aeabi_dmul>
 8006e4c:	4b2d      	ldr	r3, [pc, #180]	; (8006f04 <_dtoa_r+0x624>)
 8006e4e:	4682      	mov	sl, r0
 8006e50:	468b      	mov	fp, r1
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	2200      	movs	r2, #0
 8006e58:	f7f9 fbee 	bl	8000638 <__aeabi_dmul>
 8006e5c:	4680      	mov	r8, r0
 8006e5e:	4689      	mov	r9, r1
 8006e60:	e7c6      	b.n	8006df0 <_dtoa_r+0x510>
 8006e62:	4650      	mov	r0, sl
 8006e64:	4659      	mov	r1, fp
 8006e66:	f7f9 fbe7 	bl	8000638 <__aeabi_dmul>
 8006e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e6c:	9d01      	ldr	r5, [sp, #4]
 8006e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e70:	4682      	mov	sl, r0
 8006e72:	468b      	mov	fp, r1
 8006e74:	4649      	mov	r1, r9
 8006e76:	4640      	mov	r0, r8
 8006e78:	f7f9 fe8e 	bl	8000b98 <__aeabi_d2iz>
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	f7f9 fb71 	bl	8000564 <__aeabi_i2d>
 8006e82:	3630      	adds	r6, #48	; 0x30
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	4640      	mov	r0, r8
 8006e8a:	4649      	mov	r1, r9
 8006e8c:	f7f9 fa1c 	bl	80002c8 <__aeabi_dsub>
 8006e90:	f805 6b01 	strb.w	r6, [r5], #1
 8006e94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e96:	429d      	cmp	r5, r3
 8006e98:	4680      	mov	r8, r0
 8006e9a:	4689      	mov	r9, r1
 8006e9c:	f04f 0200 	mov.w	r2, #0
 8006ea0:	d124      	bne.n	8006eec <_dtoa_r+0x60c>
 8006ea2:	4b1b      	ldr	r3, [pc, #108]	; (8006f10 <_dtoa_r+0x630>)
 8006ea4:	4650      	mov	r0, sl
 8006ea6:	4659      	mov	r1, fp
 8006ea8:	f7f9 fa10 	bl	80002cc <__adddf3>
 8006eac:	4602      	mov	r2, r0
 8006eae:	460b      	mov	r3, r1
 8006eb0:	4640      	mov	r0, r8
 8006eb2:	4649      	mov	r1, r9
 8006eb4:	f7f9 fe50 	bl	8000b58 <__aeabi_dcmpgt>
 8006eb8:	2800      	cmp	r0, #0
 8006eba:	d173      	bne.n	8006fa4 <_dtoa_r+0x6c4>
 8006ebc:	4652      	mov	r2, sl
 8006ebe:	465b      	mov	r3, fp
 8006ec0:	4913      	ldr	r1, [pc, #76]	; (8006f10 <_dtoa_r+0x630>)
 8006ec2:	2000      	movs	r0, #0
 8006ec4:	f7f9 fa00 	bl	80002c8 <__aeabi_dsub>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	460b      	mov	r3, r1
 8006ecc:	4640      	mov	r0, r8
 8006ece:	4649      	mov	r1, r9
 8006ed0:	f7f9 fe24 	bl	8000b1c <__aeabi_dcmplt>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	f43f af35 	beq.w	8006d44 <_dtoa_r+0x464>
 8006eda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006edc:	1e6b      	subs	r3, r5, #1
 8006ede:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ee0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ee4:	2b30      	cmp	r3, #48	; 0x30
 8006ee6:	d0f8      	beq.n	8006eda <_dtoa_r+0x5fa>
 8006ee8:	9700      	str	r7, [sp, #0]
 8006eea:	e049      	b.n	8006f80 <_dtoa_r+0x6a0>
 8006eec:	4b05      	ldr	r3, [pc, #20]	; (8006f04 <_dtoa_r+0x624>)
 8006eee:	f7f9 fba3 	bl	8000638 <__aeabi_dmul>
 8006ef2:	4680      	mov	r8, r0
 8006ef4:	4689      	mov	r9, r1
 8006ef6:	e7bd      	b.n	8006e74 <_dtoa_r+0x594>
 8006ef8:	08008b28 	.word	0x08008b28
 8006efc:	08008b00 	.word	0x08008b00
 8006f00:	3ff00000 	.word	0x3ff00000
 8006f04:	40240000 	.word	0x40240000
 8006f08:	401c0000 	.word	0x401c0000
 8006f0c:	40140000 	.word	0x40140000
 8006f10:	3fe00000 	.word	0x3fe00000
 8006f14:	9d01      	ldr	r5, [sp, #4]
 8006f16:	4656      	mov	r6, sl
 8006f18:	465f      	mov	r7, fp
 8006f1a:	4642      	mov	r2, r8
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	4630      	mov	r0, r6
 8006f20:	4639      	mov	r1, r7
 8006f22:	f7f9 fcb3 	bl	800088c <__aeabi_ddiv>
 8006f26:	f7f9 fe37 	bl	8000b98 <__aeabi_d2iz>
 8006f2a:	4682      	mov	sl, r0
 8006f2c:	f7f9 fb1a 	bl	8000564 <__aeabi_i2d>
 8006f30:	4642      	mov	r2, r8
 8006f32:	464b      	mov	r3, r9
 8006f34:	f7f9 fb80 	bl	8000638 <__aeabi_dmul>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	4639      	mov	r1, r7
 8006f40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006f44:	f7f9 f9c0 	bl	80002c8 <__aeabi_dsub>
 8006f48:	f805 6b01 	strb.w	r6, [r5], #1
 8006f4c:	9e01      	ldr	r6, [sp, #4]
 8006f4e:	9f03      	ldr	r7, [sp, #12]
 8006f50:	1bae      	subs	r6, r5, r6
 8006f52:	42b7      	cmp	r7, r6
 8006f54:	4602      	mov	r2, r0
 8006f56:	460b      	mov	r3, r1
 8006f58:	d135      	bne.n	8006fc6 <_dtoa_r+0x6e6>
 8006f5a:	f7f9 f9b7 	bl	80002cc <__adddf3>
 8006f5e:	4642      	mov	r2, r8
 8006f60:	464b      	mov	r3, r9
 8006f62:	4606      	mov	r6, r0
 8006f64:	460f      	mov	r7, r1
 8006f66:	f7f9 fdf7 	bl	8000b58 <__aeabi_dcmpgt>
 8006f6a:	b9d0      	cbnz	r0, 8006fa2 <_dtoa_r+0x6c2>
 8006f6c:	4642      	mov	r2, r8
 8006f6e:	464b      	mov	r3, r9
 8006f70:	4630      	mov	r0, r6
 8006f72:	4639      	mov	r1, r7
 8006f74:	f7f9 fdc8 	bl	8000b08 <__aeabi_dcmpeq>
 8006f78:	b110      	cbz	r0, 8006f80 <_dtoa_r+0x6a0>
 8006f7a:	f01a 0f01 	tst.w	sl, #1
 8006f7e:	d110      	bne.n	8006fa2 <_dtoa_r+0x6c2>
 8006f80:	4620      	mov	r0, r4
 8006f82:	ee18 1a10 	vmov	r1, s16
 8006f86:	f000 fae5 	bl	8007554 <_Bfree>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9800      	ldr	r0, [sp, #0]
 8006f8e:	702b      	strb	r3, [r5, #0]
 8006f90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f92:	3001      	adds	r0, #1
 8006f94:	6018      	str	r0, [r3, #0]
 8006f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f43f acf1 	beq.w	8006980 <_dtoa_r+0xa0>
 8006f9e:	601d      	str	r5, [r3, #0]
 8006fa0:	e4ee      	b.n	8006980 <_dtoa_r+0xa0>
 8006fa2:	9f00      	ldr	r7, [sp, #0]
 8006fa4:	462b      	mov	r3, r5
 8006fa6:	461d      	mov	r5, r3
 8006fa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fac:	2a39      	cmp	r2, #57	; 0x39
 8006fae:	d106      	bne.n	8006fbe <_dtoa_r+0x6de>
 8006fb0:	9a01      	ldr	r2, [sp, #4]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d1f7      	bne.n	8006fa6 <_dtoa_r+0x6c6>
 8006fb6:	9901      	ldr	r1, [sp, #4]
 8006fb8:	2230      	movs	r2, #48	; 0x30
 8006fba:	3701      	adds	r7, #1
 8006fbc:	700a      	strb	r2, [r1, #0]
 8006fbe:	781a      	ldrb	r2, [r3, #0]
 8006fc0:	3201      	adds	r2, #1
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	e790      	b.n	8006ee8 <_dtoa_r+0x608>
 8006fc6:	4ba6      	ldr	r3, [pc, #664]	; (8007260 <_dtoa_r+0x980>)
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f7f9 fb35 	bl	8000638 <__aeabi_dmul>
 8006fce:	2200      	movs	r2, #0
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4606      	mov	r6, r0
 8006fd4:	460f      	mov	r7, r1
 8006fd6:	f7f9 fd97 	bl	8000b08 <__aeabi_dcmpeq>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d09d      	beq.n	8006f1a <_dtoa_r+0x63a>
 8006fde:	e7cf      	b.n	8006f80 <_dtoa_r+0x6a0>
 8006fe0:	9a08      	ldr	r2, [sp, #32]
 8006fe2:	2a00      	cmp	r2, #0
 8006fe4:	f000 80d7 	beq.w	8007196 <_dtoa_r+0x8b6>
 8006fe8:	9a06      	ldr	r2, [sp, #24]
 8006fea:	2a01      	cmp	r2, #1
 8006fec:	f300 80ba 	bgt.w	8007164 <_dtoa_r+0x884>
 8006ff0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ff2:	2a00      	cmp	r2, #0
 8006ff4:	f000 80b2 	beq.w	800715c <_dtoa_r+0x87c>
 8006ff8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ffc:	9e07      	ldr	r6, [sp, #28]
 8006ffe:	9d04      	ldr	r5, [sp, #16]
 8007000:	9a04      	ldr	r2, [sp, #16]
 8007002:	441a      	add	r2, r3
 8007004:	9204      	str	r2, [sp, #16]
 8007006:	9a05      	ldr	r2, [sp, #20]
 8007008:	2101      	movs	r1, #1
 800700a:	441a      	add	r2, r3
 800700c:	4620      	mov	r0, r4
 800700e:	9205      	str	r2, [sp, #20]
 8007010:	f000 fb58 	bl	80076c4 <__i2b>
 8007014:	4607      	mov	r7, r0
 8007016:	2d00      	cmp	r5, #0
 8007018:	dd0c      	ble.n	8007034 <_dtoa_r+0x754>
 800701a:	9b05      	ldr	r3, [sp, #20]
 800701c:	2b00      	cmp	r3, #0
 800701e:	dd09      	ble.n	8007034 <_dtoa_r+0x754>
 8007020:	42ab      	cmp	r3, r5
 8007022:	9a04      	ldr	r2, [sp, #16]
 8007024:	bfa8      	it	ge
 8007026:	462b      	movge	r3, r5
 8007028:	1ad2      	subs	r2, r2, r3
 800702a:	9204      	str	r2, [sp, #16]
 800702c:	9a05      	ldr	r2, [sp, #20]
 800702e:	1aed      	subs	r5, r5, r3
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	9b07      	ldr	r3, [sp, #28]
 8007036:	b31b      	cbz	r3, 8007080 <_dtoa_r+0x7a0>
 8007038:	9b08      	ldr	r3, [sp, #32]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 80af 	beq.w	800719e <_dtoa_r+0x8be>
 8007040:	2e00      	cmp	r6, #0
 8007042:	dd13      	ble.n	800706c <_dtoa_r+0x78c>
 8007044:	4639      	mov	r1, r7
 8007046:	4632      	mov	r2, r6
 8007048:	4620      	mov	r0, r4
 800704a:	f000 fbfb 	bl	8007844 <__pow5mult>
 800704e:	ee18 2a10 	vmov	r2, s16
 8007052:	4601      	mov	r1, r0
 8007054:	4607      	mov	r7, r0
 8007056:	4620      	mov	r0, r4
 8007058:	f000 fb4a 	bl	80076f0 <__multiply>
 800705c:	ee18 1a10 	vmov	r1, s16
 8007060:	4680      	mov	r8, r0
 8007062:	4620      	mov	r0, r4
 8007064:	f000 fa76 	bl	8007554 <_Bfree>
 8007068:	ee08 8a10 	vmov	s16, r8
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	1b9a      	subs	r2, r3, r6
 8007070:	d006      	beq.n	8007080 <_dtoa_r+0x7a0>
 8007072:	ee18 1a10 	vmov	r1, s16
 8007076:	4620      	mov	r0, r4
 8007078:	f000 fbe4 	bl	8007844 <__pow5mult>
 800707c:	ee08 0a10 	vmov	s16, r0
 8007080:	2101      	movs	r1, #1
 8007082:	4620      	mov	r0, r4
 8007084:	f000 fb1e 	bl	80076c4 <__i2b>
 8007088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800708a:	2b00      	cmp	r3, #0
 800708c:	4606      	mov	r6, r0
 800708e:	f340 8088 	ble.w	80071a2 <_dtoa_r+0x8c2>
 8007092:	461a      	mov	r2, r3
 8007094:	4601      	mov	r1, r0
 8007096:	4620      	mov	r0, r4
 8007098:	f000 fbd4 	bl	8007844 <__pow5mult>
 800709c:	9b06      	ldr	r3, [sp, #24]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	4606      	mov	r6, r0
 80070a2:	f340 8081 	ble.w	80071a8 <_dtoa_r+0x8c8>
 80070a6:	f04f 0800 	mov.w	r8, #0
 80070aa:	6933      	ldr	r3, [r6, #16]
 80070ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070b0:	6918      	ldr	r0, [r3, #16]
 80070b2:	f000 fab7 	bl	8007624 <__hi0bits>
 80070b6:	f1c0 0020 	rsb	r0, r0, #32
 80070ba:	9b05      	ldr	r3, [sp, #20]
 80070bc:	4418      	add	r0, r3
 80070be:	f010 001f 	ands.w	r0, r0, #31
 80070c2:	f000 8092 	beq.w	80071ea <_dtoa_r+0x90a>
 80070c6:	f1c0 0320 	rsb	r3, r0, #32
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	f340 808a 	ble.w	80071e4 <_dtoa_r+0x904>
 80070d0:	f1c0 001c 	rsb	r0, r0, #28
 80070d4:	9b04      	ldr	r3, [sp, #16]
 80070d6:	4403      	add	r3, r0
 80070d8:	9304      	str	r3, [sp, #16]
 80070da:	9b05      	ldr	r3, [sp, #20]
 80070dc:	4403      	add	r3, r0
 80070de:	4405      	add	r5, r0
 80070e0:	9305      	str	r3, [sp, #20]
 80070e2:	9b04      	ldr	r3, [sp, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	dd07      	ble.n	80070f8 <_dtoa_r+0x818>
 80070e8:	ee18 1a10 	vmov	r1, s16
 80070ec:	461a      	mov	r2, r3
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 fc02 	bl	80078f8 <__lshift>
 80070f4:	ee08 0a10 	vmov	s16, r0
 80070f8:	9b05      	ldr	r3, [sp, #20]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	dd05      	ble.n	800710a <_dtoa_r+0x82a>
 80070fe:	4631      	mov	r1, r6
 8007100:	461a      	mov	r2, r3
 8007102:	4620      	mov	r0, r4
 8007104:	f000 fbf8 	bl	80078f8 <__lshift>
 8007108:	4606      	mov	r6, r0
 800710a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800710c:	2b00      	cmp	r3, #0
 800710e:	d06e      	beq.n	80071ee <_dtoa_r+0x90e>
 8007110:	ee18 0a10 	vmov	r0, s16
 8007114:	4631      	mov	r1, r6
 8007116:	f000 fc5f 	bl	80079d8 <__mcmp>
 800711a:	2800      	cmp	r0, #0
 800711c:	da67      	bge.n	80071ee <_dtoa_r+0x90e>
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	3b01      	subs	r3, #1
 8007122:	ee18 1a10 	vmov	r1, s16
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	220a      	movs	r2, #10
 800712a:	2300      	movs	r3, #0
 800712c:	4620      	mov	r0, r4
 800712e:	f000 fa33 	bl	8007598 <__multadd>
 8007132:	9b08      	ldr	r3, [sp, #32]
 8007134:	ee08 0a10 	vmov	s16, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 81b1 	beq.w	80074a0 <_dtoa_r+0xbc0>
 800713e:	2300      	movs	r3, #0
 8007140:	4639      	mov	r1, r7
 8007142:	220a      	movs	r2, #10
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fa27 	bl	8007598 <__multadd>
 800714a:	9b02      	ldr	r3, [sp, #8]
 800714c:	2b00      	cmp	r3, #0
 800714e:	4607      	mov	r7, r0
 8007150:	f300 808e 	bgt.w	8007270 <_dtoa_r+0x990>
 8007154:	9b06      	ldr	r3, [sp, #24]
 8007156:	2b02      	cmp	r3, #2
 8007158:	dc51      	bgt.n	80071fe <_dtoa_r+0x91e>
 800715a:	e089      	b.n	8007270 <_dtoa_r+0x990>
 800715c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800715e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007162:	e74b      	b.n	8006ffc <_dtoa_r+0x71c>
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	1e5e      	subs	r6, r3, #1
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	42b3      	cmp	r3, r6
 800716c:	bfbf      	itttt	lt
 800716e:	9b07      	ldrlt	r3, [sp, #28]
 8007170:	9607      	strlt	r6, [sp, #28]
 8007172:	1af2      	sublt	r2, r6, r3
 8007174:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007176:	bfb6      	itet	lt
 8007178:	189b      	addlt	r3, r3, r2
 800717a:	1b9e      	subge	r6, r3, r6
 800717c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	bfb8      	it	lt
 8007182:	2600      	movlt	r6, #0
 8007184:	2b00      	cmp	r3, #0
 8007186:	bfb7      	itett	lt
 8007188:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800718c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007190:	1a9d      	sublt	r5, r3, r2
 8007192:	2300      	movlt	r3, #0
 8007194:	e734      	b.n	8007000 <_dtoa_r+0x720>
 8007196:	9e07      	ldr	r6, [sp, #28]
 8007198:	9d04      	ldr	r5, [sp, #16]
 800719a:	9f08      	ldr	r7, [sp, #32]
 800719c:	e73b      	b.n	8007016 <_dtoa_r+0x736>
 800719e:	9a07      	ldr	r2, [sp, #28]
 80071a0:	e767      	b.n	8007072 <_dtoa_r+0x792>
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	dc18      	bgt.n	80071da <_dtoa_r+0x8fa>
 80071a8:	f1ba 0f00 	cmp.w	sl, #0
 80071ac:	d115      	bne.n	80071da <_dtoa_r+0x8fa>
 80071ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071b2:	b993      	cbnz	r3, 80071da <_dtoa_r+0x8fa>
 80071b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80071b8:	0d1b      	lsrs	r3, r3, #20
 80071ba:	051b      	lsls	r3, r3, #20
 80071bc:	b183      	cbz	r3, 80071e0 <_dtoa_r+0x900>
 80071be:	9b04      	ldr	r3, [sp, #16]
 80071c0:	3301      	adds	r3, #1
 80071c2:	9304      	str	r3, [sp, #16]
 80071c4:	9b05      	ldr	r3, [sp, #20]
 80071c6:	3301      	adds	r3, #1
 80071c8:	9305      	str	r3, [sp, #20]
 80071ca:	f04f 0801 	mov.w	r8, #1
 80071ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f47f af6a 	bne.w	80070aa <_dtoa_r+0x7ca>
 80071d6:	2001      	movs	r0, #1
 80071d8:	e76f      	b.n	80070ba <_dtoa_r+0x7da>
 80071da:	f04f 0800 	mov.w	r8, #0
 80071de:	e7f6      	b.n	80071ce <_dtoa_r+0x8ee>
 80071e0:	4698      	mov	r8, r3
 80071e2:	e7f4      	b.n	80071ce <_dtoa_r+0x8ee>
 80071e4:	f43f af7d 	beq.w	80070e2 <_dtoa_r+0x802>
 80071e8:	4618      	mov	r0, r3
 80071ea:	301c      	adds	r0, #28
 80071ec:	e772      	b.n	80070d4 <_dtoa_r+0x7f4>
 80071ee:	9b03      	ldr	r3, [sp, #12]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	dc37      	bgt.n	8007264 <_dtoa_r+0x984>
 80071f4:	9b06      	ldr	r3, [sp, #24]
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	dd34      	ble.n	8007264 <_dtoa_r+0x984>
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	9302      	str	r3, [sp, #8]
 80071fe:	9b02      	ldr	r3, [sp, #8]
 8007200:	b96b      	cbnz	r3, 800721e <_dtoa_r+0x93e>
 8007202:	4631      	mov	r1, r6
 8007204:	2205      	movs	r2, #5
 8007206:	4620      	mov	r0, r4
 8007208:	f000 f9c6 	bl	8007598 <__multadd>
 800720c:	4601      	mov	r1, r0
 800720e:	4606      	mov	r6, r0
 8007210:	ee18 0a10 	vmov	r0, s16
 8007214:	f000 fbe0 	bl	80079d8 <__mcmp>
 8007218:	2800      	cmp	r0, #0
 800721a:	f73f adbb 	bgt.w	8006d94 <_dtoa_r+0x4b4>
 800721e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007220:	9d01      	ldr	r5, [sp, #4]
 8007222:	43db      	mvns	r3, r3
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	f04f 0800 	mov.w	r8, #0
 800722a:	4631      	mov	r1, r6
 800722c:	4620      	mov	r0, r4
 800722e:	f000 f991 	bl	8007554 <_Bfree>
 8007232:	2f00      	cmp	r7, #0
 8007234:	f43f aea4 	beq.w	8006f80 <_dtoa_r+0x6a0>
 8007238:	f1b8 0f00 	cmp.w	r8, #0
 800723c:	d005      	beq.n	800724a <_dtoa_r+0x96a>
 800723e:	45b8      	cmp	r8, r7
 8007240:	d003      	beq.n	800724a <_dtoa_r+0x96a>
 8007242:	4641      	mov	r1, r8
 8007244:	4620      	mov	r0, r4
 8007246:	f000 f985 	bl	8007554 <_Bfree>
 800724a:	4639      	mov	r1, r7
 800724c:	4620      	mov	r0, r4
 800724e:	f000 f981 	bl	8007554 <_Bfree>
 8007252:	e695      	b.n	8006f80 <_dtoa_r+0x6a0>
 8007254:	2600      	movs	r6, #0
 8007256:	4637      	mov	r7, r6
 8007258:	e7e1      	b.n	800721e <_dtoa_r+0x93e>
 800725a:	9700      	str	r7, [sp, #0]
 800725c:	4637      	mov	r7, r6
 800725e:	e599      	b.n	8006d94 <_dtoa_r+0x4b4>
 8007260:	40240000 	.word	0x40240000
 8007264:	9b08      	ldr	r3, [sp, #32]
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80ca 	beq.w	8007400 <_dtoa_r+0xb20>
 800726c:	9b03      	ldr	r3, [sp, #12]
 800726e:	9302      	str	r3, [sp, #8]
 8007270:	2d00      	cmp	r5, #0
 8007272:	dd05      	ble.n	8007280 <_dtoa_r+0x9a0>
 8007274:	4639      	mov	r1, r7
 8007276:	462a      	mov	r2, r5
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fb3d 	bl	80078f8 <__lshift>
 800727e:	4607      	mov	r7, r0
 8007280:	f1b8 0f00 	cmp.w	r8, #0
 8007284:	d05b      	beq.n	800733e <_dtoa_r+0xa5e>
 8007286:	6879      	ldr	r1, [r7, #4]
 8007288:	4620      	mov	r0, r4
 800728a:	f000 f923 	bl	80074d4 <_Balloc>
 800728e:	4605      	mov	r5, r0
 8007290:	b928      	cbnz	r0, 800729e <_dtoa_r+0x9be>
 8007292:	4b87      	ldr	r3, [pc, #540]	; (80074b0 <_dtoa_r+0xbd0>)
 8007294:	4602      	mov	r2, r0
 8007296:	f240 21ea 	movw	r1, #746	; 0x2ea
 800729a:	f7ff bb3b 	b.w	8006914 <_dtoa_r+0x34>
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	3202      	adds	r2, #2
 80072a2:	0092      	lsls	r2, r2, #2
 80072a4:	f107 010c 	add.w	r1, r7, #12
 80072a8:	300c      	adds	r0, #12
 80072aa:	f7fe fe0b 	bl	8005ec4 <memcpy>
 80072ae:	2201      	movs	r2, #1
 80072b0:	4629      	mov	r1, r5
 80072b2:	4620      	mov	r0, r4
 80072b4:	f000 fb20 	bl	80078f8 <__lshift>
 80072b8:	9b01      	ldr	r3, [sp, #4]
 80072ba:	f103 0901 	add.w	r9, r3, #1
 80072be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80072c2:	4413      	add	r3, r2
 80072c4:	9305      	str	r3, [sp, #20]
 80072c6:	f00a 0301 	and.w	r3, sl, #1
 80072ca:	46b8      	mov	r8, r7
 80072cc:	9304      	str	r3, [sp, #16]
 80072ce:	4607      	mov	r7, r0
 80072d0:	4631      	mov	r1, r6
 80072d2:	ee18 0a10 	vmov	r0, s16
 80072d6:	f7ff fa75 	bl	80067c4 <quorem>
 80072da:	4641      	mov	r1, r8
 80072dc:	9002      	str	r0, [sp, #8]
 80072de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80072e2:	ee18 0a10 	vmov	r0, s16
 80072e6:	f000 fb77 	bl	80079d8 <__mcmp>
 80072ea:	463a      	mov	r2, r7
 80072ec:	9003      	str	r0, [sp, #12]
 80072ee:	4631      	mov	r1, r6
 80072f0:	4620      	mov	r0, r4
 80072f2:	f000 fb8d 	bl	8007a10 <__mdiff>
 80072f6:	68c2      	ldr	r2, [r0, #12]
 80072f8:	f109 3bff 	add.w	fp, r9, #4294967295
 80072fc:	4605      	mov	r5, r0
 80072fe:	bb02      	cbnz	r2, 8007342 <_dtoa_r+0xa62>
 8007300:	4601      	mov	r1, r0
 8007302:	ee18 0a10 	vmov	r0, s16
 8007306:	f000 fb67 	bl	80079d8 <__mcmp>
 800730a:	4602      	mov	r2, r0
 800730c:	4629      	mov	r1, r5
 800730e:	4620      	mov	r0, r4
 8007310:	9207      	str	r2, [sp, #28]
 8007312:	f000 f91f 	bl	8007554 <_Bfree>
 8007316:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800731a:	ea43 0102 	orr.w	r1, r3, r2
 800731e:	9b04      	ldr	r3, [sp, #16]
 8007320:	430b      	orrs	r3, r1
 8007322:	464d      	mov	r5, r9
 8007324:	d10f      	bne.n	8007346 <_dtoa_r+0xa66>
 8007326:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800732a:	d02a      	beq.n	8007382 <_dtoa_r+0xaa2>
 800732c:	9b03      	ldr	r3, [sp, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	dd02      	ble.n	8007338 <_dtoa_r+0xa58>
 8007332:	9b02      	ldr	r3, [sp, #8]
 8007334:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007338:	f88b a000 	strb.w	sl, [fp]
 800733c:	e775      	b.n	800722a <_dtoa_r+0x94a>
 800733e:	4638      	mov	r0, r7
 8007340:	e7ba      	b.n	80072b8 <_dtoa_r+0x9d8>
 8007342:	2201      	movs	r2, #1
 8007344:	e7e2      	b.n	800730c <_dtoa_r+0xa2c>
 8007346:	9b03      	ldr	r3, [sp, #12]
 8007348:	2b00      	cmp	r3, #0
 800734a:	db04      	blt.n	8007356 <_dtoa_r+0xa76>
 800734c:	9906      	ldr	r1, [sp, #24]
 800734e:	430b      	orrs	r3, r1
 8007350:	9904      	ldr	r1, [sp, #16]
 8007352:	430b      	orrs	r3, r1
 8007354:	d122      	bne.n	800739c <_dtoa_r+0xabc>
 8007356:	2a00      	cmp	r2, #0
 8007358:	ddee      	ble.n	8007338 <_dtoa_r+0xa58>
 800735a:	ee18 1a10 	vmov	r1, s16
 800735e:	2201      	movs	r2, #1
 8007360:	4620      	mov	r0, r4
 8007362:	f000 fac9 	bl	80078f8 <__lshift>
 8007366:	4631      	mov	r1, r6
 8007368:	ee08 0a10 	vmov	s16, r0
 800736c:	f000 fb34 	bl	80079d8 <__mcmp>
 8007370:	2800      	cmp	r0, #0
 8007372:	dc03      	bgt.n	800737c <_dtoa_r+0xa9c>
 8007374:	d1e0      	bne.n	8007338 <_dtoa_r+0xa58>
 8007376:	f01a 0f01 	tst.w	sl, #1
 800737a:	d0dd      	beq.n	8007338 <_dtoa_r+0xa58>
 800737c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007380:	d1d7      	bne.n	8007332 <_dtoa_r+0xa52>
 8007382:	2339      	movs	r3, #57	; 0x39
 8007384:	f88b 3000 	strb.w	r3, [fp]
 8007388:	462b      	mov	r3, r5
 800738a:	461d      	mov	r5, r3
 800738c:	3b01      	subs	r3, #1
 800738e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007392:	2a39      	cmp	r2, #57	; 0x39
 8007394:	d071      	beq.n	800747a <_dtoa_r+0xb9a>
 8007396:	3201      	adds	r2, #1
 8007398:	701a      	strb	r2, [r3, #0]
 800739a:	e746      	b.n	800722a <_dtoa_r+0x94a>
 800739c:	2a00      	cmp	r2, #0
 800739e:	dd07      	ble.n	80073b0 <_dtoa_r+0xad0>
 80073a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073a4:	d0ed      	beq.n	8007382 <_dtoa_r+0xaa2>
 80073a6:	f10a 0301 	add.w	r3, sl, #1
 80073aa:	f88b 3000 	strb.w	r3, [fp]
 80073ae:	e73c      	b.n	800722a <_dtoa_r+0x94a>
 80073b0:	9b05      	ldr	r3, [sp, #20]
 80073b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80073b6:	4599      	cmp	r9, r3
 80073b8:	d047      	beq.n	800744a <_dtoa_r+0xb6a>
 80073ba:	ee18 1a10 	vmov	r1, s16
 80073be:	2300      	movs	r3, #0
 80073c0:	220a      	movs	r2, #10
 80073c2:	4620      	mov	r0, r4
 80073c4:	f000 f8e8 	bl	8007598 <__multadd>
 80073c8:	45b8      	cmp	r8, r7
 80073ca:	ee08 0a10 	vmov	s16, r0
 80073ce:	f04f 0300 	mov.w	r3, #0
 80073d2:	f04f 020a 	mov.w	r2, #10
 80073d6:	4641      	mov	r1, r8
 80073d8:	4620      	mov	r0, r4
 80073da:	d106      	bne.n	80073ea <_dtoa_r+0xb0a>
 80073dc:	f000 f8dc 	bl	8007598 <__multadd>
 80073e0:	4680      	mov	r8, r0
 80073e2:	4607      	mov	r7, r0
 80073e4:	f109 0901 	add.w	r9, r9, #1
 80073e8:	e772      	b.n	80072d0 <_dtoa_r+0x9f0>
 80073ea:	f000 f8d5 	bl	8007598 <__multadd>
 80073ee:	4639      	mov	r1, r7
 80073f0:	4680      	mov	r8, r0
 80073f2:	2300      	movs	r3, #0
 80073f4:	220a      	movs	r2, #10
 80073f6:	4620      	mov	r0, r4
 80073f8:	f000 f8ce 	bl	8007598 <__multadd>
 80073fc:	4607      	mov	r7, r0
 80073fe:	e7f1      	b.n	80073e4 <_dtoa_r+0xb04>
 8007400:	9b03      	ldr	r3, [sp, #12]
 8007402:	9302      	str	r3, [sp, #8]
 8007404:	9d01      	ldr	r5, [sp, #4]
 8007406:	ee18 0a10 	vmov	r0, s16
 800740a:	4631      	mov	r1, r6
 800740c:	f7ff f9da 	bl	80067c4 <quorem>
 8007410:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	f805 ab01 	strb.w	sl, [r5], #1
 800741a:	1aea      	subs	r2, r5, r3
 800741c:	9b02      	ldr	r3, [sp, #8]
 800741e:	4293      	cmp	r3, r2
 8007420:	dd09      	ble.n	8007436 <_dtoa_r+0xb56>
 8007422:	ee18 1a10 	vmov	r1, s16
 8007426:	2300      	movs	r3, #0
 8007428:	220a      	movs	r2, #10
 800742a:	4620      	mov	r0, r4
 800742c:	f000 f8b4 	bl	8007598 <__multadd>
 8007430:	ee08 0a10 	vmov	s16, r0
 8007434:	e7e7      	b.n	8007406 <_dtoa_r+0xb26>
 8007436:	9b02      	ldr	r3, [sp, #8]
 8007438:	2b00      	cmp	r3, #0
 800743a:	bfc8      	it	gt
 800743c:	461d      	movgt	r5, r3
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	bfd8      	it	le
 8007442:	2501      	movle	r5, #1
 8007444:	441d      	add	r5, r3
 8007446:	f04f 0800 	mov.w	r8, #0
 800744a:	ee18 1a10 	vmov	r1, s16
 800744e:	2201      	movs	r2, #1
 8007450:	4620      	mov	r0, r4
 8007452:	f000 fa51 	bl	80078f8 <__lshift>
 8007456:	4631      	mov	r1, r6
 8007458:	ee08 0a10 	vmov	s16, r0
 800745c:	f000 fabc 	bl	80079d8 <__mcmp>
 8007460:	2800      	cmp	r0, #0
 8007462:	dc91      	bgt.n	8007388 <_dtoa_r+0xaa8>
 8007464:	d102      	bne.n	800746c <_dtoa_r+0xb8c>
 8007466:	f01a 0f01 	tst.w	sl, #1
 800746a:	d18d      	bne.n	8007388 <_dtoa_r+0xaa8>
 800746c:	462b      	mov	r3, r5
 800746e:	461d      	mov	r5, r3
 8007470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007474:	2a30      	cmp	r2, #48	; 0x30
 8007476:	d0fa      	beq.n	800746e <_dtoa_r+0xb8e>
 8007478:	e6d7      	b.n	800722a <_dtoa_r+0x94a>
 800747a:	9a01      	ldr	r2, [sp, #4]
 800747c:	429a      	cmp	r2, r3
 800747e:	d184      	bne.n	800738a <_dtoa_r+0xaaa>
 8007480:	9b00      	ldr	r3, [sp, #0]
 8007482:	3301      	adds	r3, #1
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	2331      	movs	r3, #49	; 0x31
 8007488:	7013      	strb	r3, [r2, #0]
 800748a:	e6ce      	b.n	800722a <_dtoa_r+0x94a>
 800748c:	4b09      	ldr	r3, [pc, #36]	; (80074b4 <_dtoa_r+0xbd4>)
 800748e:	f7ff ba95 	b.w	80069bc <_dtoa_r+0xdc>
 8007492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007494:	2b00      	cmp	r3, #0
 8007496:	f47f aa6e 	bne.w	8006976 <_dtoa_r+0x96>
 800749a:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <_dtoa_r+0xbd8>)
 800749c:	f7ff ba8e 	b.w	80069bc <_dtoa_r+0xdc>
 80074a0:	9b02      	ldr	r3, [sp, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dcae      	bgt.n	8007404 <_dtoa_r+0xb24>
 80074a6:	9b06      	ldr	r3, [sp, #24]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	f73f aea8 	bgt.w	80071fe <_dtoa_r+0x91e>
 80074ae:	e7a9      	b.n	8007404 <_dtoa_r+0xb24>
 80074b0:	08008a8f 	.word	0x08008a8f
 80074b4:	080089ec 	.word	0x080089ec
 80074b8:	08008a10 	.word	0x08008a10

080074bc <_localeconv_r>:
 80074bc:	4800      	ldr	r0, [pc, #0]	; (80074c0 <_localeconv_r+0x4>)
 80074be:	4770      	bx	lr
 80074c0:	20000160 	.word	0x20000160

080074c4 <malloc>:
 80074c4:	4b02      	ldr	r3, [pc, #8]	; (80074d0 <malloc+0xc>)
 80074c6:	4601      	mov	r1, r0
 80074c8:	6818      	ldr	r0, [r3, #0]
 80074ca:	f000 bc09 	b.w	8007ce0 <_malloc_r>
 80074ce:	bf00      	nop
 80074d0:	2000000c 	.word	0x2000000c

080074d4 <_Balloc>:
 80074d4:	b570      	push	{r4, r5, r6, lr}
 80074d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80074d8:	4604      	mov	r4, r0
 80074da:	460d      	mov	r5, r1
 80074dc:	b976      	cbnz	r6, 80074fc <_Balloc+0x28>
 80074de:	2010      	movs	r0, #16
 80074e0:	f7ff fff0 	bl	80074c4 <malloc>
 80074e4:	4602      	mov	r2, r0
 80074e6:	6260      	str	r0, [r4, #36]	; 0x24
 80074e8:	b920      	cbnz	r0, 80074f4 <_Balloc+0x20>
 80074ea:	4b18      	ldr	r3, [pc, #96]	; (800754c <_Balloc+0x78>)
 80074ec:	4818      	ldr	r0, [pc, #96]	; (8007550 <_Balloc+0x7c>)
 80074ee:	2166      	movs	r1, #102	; 0x66
 80074f0:	f000 fc7a 	bl	8007de8 <__assert_func>
 80074f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074f8:	6006      	str	r6, [r0, #0]
 80074fa:	60c6      	str	r6, [r0, #12]
 80074fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80074fe:	68f3      	ldr	r3, [r6, #12]
 8007500:	b183      	cbz	r3, 8007524 <_Balloc+0x50>
 8007502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800750a:	b9b8      	cbnz	r0, 800753c <_Balloc+0x68>
 800750c:	2101      	movs	r1, #1
 800750e:	fa01 f605 	lsl.w	r6, r1, r5
 8007512:	1d72      	adds	r2, r6, #5
 8007514:	0092      	lsls	r2, r2, #2
 8007516:	4620      	mov	r0, r4
 8007518:	f000 fb60 	bl	8007bdc <_calloc_r>
 800751c:	b160      	cbz	r0, 8007538 <_Balloc+0x64>
 800751e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007522:	e00e      	b.n	8007542 <_Balloc+0x6e>
 8007524:	2221      	movs	r2, #33	; 0x21
 8007526:	2104      	movs	r1, #4
 8007528:	4620      	mov	r0, r4
 800752a:	f000 fb57 	bl	8007bdc <_calloc_r>
 800752e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007530:	60f0      	str	r0, [r6, #12]
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1e4      	bne.n	8007502 <_Balloc+0x2e>
 8007538:	2000      	movs	r0, #0
 800753a:	bd70      	pop	{r4, r5, r6, pc}
 800753c:	6802      	ldr	r2, [r0, #0]
 800753e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007542:	2300      	movs	r3, #0
 8007544:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007548:	e7f7      	b.n	800753a <_Balloc+0x66>
 800754a:	bf00      	nop
 800754c:	08008a1d 	.word	0x08008a1d
 8007550:	08008aa0 	.word	0x08008aa0

08007554 <_Bfree>:
 8007554:	b570      	push	{r4, r5, r6, lr}
 8007556:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007558:	4605      	mov	r5, r0
 800755a:	460c      	mov	r4, r1
 800755c:	b976      	cbnz	r6, 800757c <_Bfree+0x28>
 800755e:	2010      	movs	r0, #16
 8007560:	f7ff ffb0 	bl	80074c4 <malloc>
 8007564:	4602      	mov	r2, r0
 8007566:	6268      	str	r0, [r5, #36]	; 0x24
 8007568:	b920      	cbnz	r0, 8007574 <_Bfree+0x20>
 800756a:	4b09      	ldr	r3, [pc, #36]	; (8007590 <_Bfree+0x3c>)
 800756c:	4809      	ldr	r0, [pc, #36]	; (8007594 <_Bfree+0x40>)
 800756e:	218a      	movs	r1, #138	; 0x8a
 8007570:	f000 fc3a 	bl	8007de8 <__assert_func>
 8007574:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007578:	6006      	str	r6, [r0, #0]
 800757a:	60c6      	str	r6, [r0, #12]
 800757c:	b13c      	cbz	r4, 800758e <_Bfree+0x3a>
 800757e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007580:	6862      	ldr	r2, [r4, #4]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007588:	6021      	str	r1, [r4, #0]
 800758a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800758e:	bd70      	pop	{r4, r5, r6, pc}
 8007590:	08008a1d 	.word	0x08008a1d
 8007594:	08008aa0 	.word	0x08008aa0

08007598 <__multadd>:
 8007598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800759c:	690d      	ldr	r5, [r1, #16]
 800759e:	4607      	mov	r7, r0
 80075a0:	460c      	mov	r4, r1
 80075a2:	461e      	mov	r6, r3
 80075a4:	f101 0c14 	add.w	ip, r1, #20
 80075a8:	2000      	movs	r0, #0
 80075aa:	f8dc 3000 	ldr.w	r3, [ip]
 80075ae:	b299      	uxth	r1, r3
 80075b0:	fb02 6101 	mla	r1, r2, r1, r6
 80075b4:	0c1e      	lsrs	r6, r3, #16
 80075b6:	0c0b      	lsrs	r3, r1, #16
 80075b8:	fb02 3306 	mla	r3, r2, r6, r3
 80075bc:	b289      	uxth	r1, r1
 80075be:	3001      	adds	r0, #1
 80075c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075c4:	4285      	cmp	r5, r0
 80075c6:	f84c 1b04 	str.w	r1, [ip], #4
 80075ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075ce:	dcec      	bgt.n	80075aa <__multadd+0x12>
 80075d0:	b30e      	cbz	r6, 8007616 <__multadd+0x7e>
 80075d2:	68a3      	ldr	r3, [r4, #8]
 80075d4:	42ab      	cmp	r3, r5
 80075d6:	dc19      	bgt.n	800760c <__multadd+0x74>
 80075d8:	6861      	ldr	r1, [r4, #4]
 80075da:	4638      	mov	r0, r7
 80075dc:	3101      	adds	r1, #1
 80075de:	f7ff ff79 	bl	80074d4 <_Balloc>
 80075e2:	4680      	mov	r8, r0
 80075e4:	b928      	cbnz	r0, 80075f2 <__multadd+0x5a>
 80075e6:	4602      	mov	r2, r0
 80075e8:	4b0c      	ldr	r3, [pc, #48]	; (800761c <__multadd+0x84>)
 80075ea:	480d      	ldr	r0, [pc, #52]	; (8007620 <__multadd+0x88>)
 80075ec:	21b5      	movs	r1, #181	; 0xb5
 80075ee:	f000 fbfb 	bl	8007de8 <__assert_func>
 80075f2:	6922      	ldr	r2, [r4, #16]
 80075f4:	3202      	adds	r2, #2
 80075f6:	f104 010c 	add.w	r1, r4, #12
 80075fa:	0092      	lsls	r2, r2, #2
 80075fc:	300c      	adds	r0, #12
 80075fe:	f7fe fc61 	bl	8005ec4 <memcpy>
 8007602:	4621      	mov	r1, r4
 8007604:	4638      	mov	r0, r7
 8007606:	f7ff ffa5 	bl	8007554 <_Bfree>
 800760a:	4644      	mov	r4, r8
 800760c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007610:	3501      	adds	r5, #1
 8007612:	615e      	str	r6, [r3, #20]
 8007614:	6125      	str	r5, [r4, #16]
 8007616:	4620      	mov	r0, r4
 8007618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800761c:	08008a8f 	.word	0x08008a8f
 8007620:	08008aa0 	.word	0x08008aa0

08007624 <__hi0bits>:
 8007624:	0c03      	lsrs	r3, r0, #16
 8007626:	041b      	lsls	r3, r3, #16
 8007628:	b9d3      	cbnz	r3, 8007660 <__hi0bits+0x3c>
 800762a:	0400      	lsls	r0, r0, #16
 800762c:	2310      	movs	r3, #16
 800762e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007632:	bf04      	itt	eq
 8007634:	0200      	lsleq	r0, r0, #8
 8007636:	3308      	addeq	r3, #8
 8007638:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800763c:	bf04      	itt	eq
 800763e:	0100      	lsleq	r0, r0, #4
 8007640:	3304      	addeq	r3, #4
 8007642:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007646:	bf04      	itt	eq
 8007648:	0080      	lsleq	r0, r0, #2
 800764a:	3302      	addeq	r3, #2
 800764c:	2800      	cmp	r0, #0
 800764e:	db05      	blt.n	800765c <__hi0bits+0x38>
 8007650:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007654:	f103 0301 	add.w	r3, r3, #1
 8007658:	bf08      	it	eq
 800765a:	2320      	moveq	r3, #32
 800765c:	4618      	mov	r0, r3
 800765e:	4770      	bx	lr
 8007660:	2300      	movs	r3, #0
 8007662:	e7e4      	b.n	800762e <__hi0bits+0xa>

08007664 <__lo0bits>:
 8007664:	6803      	ldr	r3, [r0, #0]
 8007666:	f013 0207 	ands.w	r2, r3, #7
 800766a:	4601      	mov	r1, r0
 800766c:	d00b      	beq.n	8007686 <__lo0bits+0x22>
 800766e:	07da      	lsls	r2, r3, #31
 8007670:	d423      	bmi.n	80076ba <__lo0bits+0x56>
 8007672:	0798      	lsls	r0, r3, #30
 8007674:	bf49      	itett	mi
 8007676:	085b      	lsrmi	r3, r3, #1
 8007678:	089b      	lsrpl	r3, r3, #2
 800767a:	2001      	movmi	r0, #1
 800767c:	600b      	strmi	r3, [r1, #0]
 800767e:	bf5c      	itt	pl
 8007680:	600b      	strpl	r3, [r1, #0]
 8007682:	2002      	movpl	r0, #2
 8007684:	4770      	bx	lr
 8007686:	b298      	uxth	r0, r3
 8007688:	b9a8      	cbnz	r0, 80076b6 <__lo0bits+0x52>
 800768a:	0c1b      	lsrs	r3, r3, #16
 800768c:	2010      	movs	r0, #16
 800768e:	b2da      	uxtb	r2, r3
 8007690:	b90a      	cbnz	r2, 8007696 <__lo0bits+0x32>
 8007692:	3008      	adds	r0, #8
 8007694:	0a1b      	lsrs	r3, r3, #8
 8007696:	071a      	lsls	r2, r3, #28
 8007698:	bf04      	itt	eq
 800769a:	091b      	lsreq	r3, r3, #4
 800769c:	3004      	addeq	r0, #4
 800769e:	079a      	lsls	r2, r3, #30
 80076a0:	bf04      	itt	eq
 80076a2:	089b      	lsreq	r3, r3, #2
 80076a4:	3002      	addeq	r0, #2
 80076a6:	07da      	lsls	r2, r3, #31
 80076a8:	d403      	bmi.n	80076b2 <__lo0bits+0x4e>
 80076aa:	085b      	lsrs	r3, r3, #1
 80076ac:	f100 0001 	add.w	r0, r0, #1
 80076b0:	d005      	beq.n	80076be <__lo0bits+0x5a>
 80076b2:	600b      	str	r3, [r1, #0]
 80076b4:	4770      	bx	lr
 80076b6:	4610      	mov	r0, r2
 80076b8:	e7e9      	b.n	800768e <__lo0bits+0x2a>
 80076ba:	2000      	movs	r0, #0
 80076bc:	4770      	bx	lr
 80076be:	2020      	movs	r0, #32
 80076c0:	4770      	bx	lr
	...

080076c4 <__i2b>:
 80076c4:	b510      	push	{r4, lr}
 80076c6:	460c      	mov	r4, r1
 80076c8:	2101      	movs	r1, #1
 80076ca:	f7ff ff03 	bl	80074d4 <_Balloc>
 80076ce:	4602      	mov	r2, r0
 80076d0:	b928      	cbnz	r0, 80076de <__i2b+0x1a>
 80076d2:	4b05      	ldr	r3, [pc, #20]	; (80076e8 <__i2b+0x24>)
 80076d4:	4805      	ldr	r0, [pc, #20]	; (80076ec <__i2b+0x28>)
 80076d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80076da:	f000 fb85 	bl	8007de8 <__assert_func>
 80076de:	2301      	movs	r3, #1
 80076e0:	6144      	str	r4, [r0, #20]
 80076e2:	6103      	str	r3, [r0, #16]
 80076e4:	bd10      	pop	{r4, pc}
 80076e6:	bf00      	nop
 80076e8:	08008a8f 	.word	0x08008a8f
 80076ec:	08008aa0 	.word	0x08008aa0

080076f0 <__multiply>:
 80076f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f4:	4691      	mov	r9, r2
 80076f6:	690a      	ldr	r2, [r1, #16]
 80076f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	bfb8      	it	lt
 8007700:	460b      	movlt	r3, r1
 8007702:	460c      	mov	r4, r1
 8007704:	bfbc      	itt	lt
 8007706:	464c      	movlt	r4, r9
 8007708:	4699      	movlt	r9, r3
 800770a:	6927      	ldr	r7, [r4, #16]
 800770c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007710:	68a3      	ldr	r3, [r4, #8]
 8007712:	6861      	ldr	r1, [r4, #4]
 8007714:	eb07 060a 	add.w	r6, r7, sl
 8007718:	42b3      	cmp	r3, r6
 800771a:	b085      	sub	sp, #20
 800771c:	bfb8      	it	lt
 800771e:	3101      	addlt	r1, #1
 8007720:	f7ff fed8 	bl	80074d4 <_Balloc>
 8007724:	b930      	cbnz	r0, 8007734 <__multiply+0x44>
 8007726:	4602      	mov	r2, r0
 8007728:	4b44      	ldr	r3, [pc, #272]	; (800783c <__multiply+0x14c>)
 800772a:	4845      	ldr	r0, [pc, #276]	; (8007840 <__multiply+0x150>)
 800772c:	f240 115d 	movw	r1, #349	; 0x15d
 8007730:	f000 fb5a 	bl	8007de8 <__assert_func>
 8007734:	f100 0514 	add.w	r5, r0, #20
 8007738:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800773c:	462b      	mov	r3, r5
 800773e:	2200      	movs	r2, #0
 8007740:	4543      	cmp	r3, r8
 8007742:	d321      	bcc.n	8007788 <__multiply+0x98>
 8007744:	f104 0314 	add.w	r3, r4, #20
 8007748:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800774c:	f109 0314 	add.w	r3, r9, #20
 8007750:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007754:	9202      	str	r2, [sp, #8]
 8007756:	1b3a      	subs	r2, r7, r4
 8007758:	3a15      	subs	r2, #21
 800775a:	f022 0203 	bic.w	r2, r2, #3
 800775e:	3204      	adds	r2, #4
 8007760:	f104 0115 	add.w	r1, r4, #21
 8007764:	428f      	cmp	r7, r1
 8007766:	bf38      	it	cc
 8007768:	2204      	movcc	r2, #4
 800776a:	9201      	str	r2, [sp, #4]
 800776c:	9a02      	ldr	r2, [sp, #8]
 800776e:	9303      	str	r3, [sp, #12]
 8007770:	429a      	cmp	r2, r3
 8007772:	d80c      	bhi.n	800778e <__multiply+0x9e>
 8007774:	2e00      	cmp	r6, #0
 8007776:	dd03      	ble.n	8007780 <__multiply+0x90>
 8007778:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800777c:	2b00      	cmp	r3, #0
 800777e:	d05a      	beq.n	8007836 <__multiply+0x146>
 8007780:	6106      	str	r6, [r0, #16]
 8007782:	b005      	add	sp, #20
 8007784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007788:	f843 2b04 	str.w	r2, [r3], #4
 800778c:	e7d8      	b.n	8007740 <__multiply+0x50>
 800778e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007792:	f1ba 0f00 	cmp.w	sl, #0
 8007796:	d024      	beq.n	80077e2 <__multiply+0xf2>
 8007798:	f104 0e14 	add.w	lr, r4, #20
 800779c:	46a9      	mov	r9, r5
 800779e:	f04f 0c00 	mov.w	ip, #0
 80077a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80077a6:	f8d9 1000 	ldr.w	r1, [r9]
 80077aa:	fa1f fb82 	uxth.w	fp, r2
 80077ae:	b289      	uxth	r1, r1
 80077b0:	fb0a 110b 	mla	r1, sl, fp, r1
 80077b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80077b8:	f8d9 2000 	ldr.w	r2, [r9]
 80077bc:	4461      	add	r1, ip
 80077be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80077c2:	fb0a c20b 	mla	r2, sl, fp, ip
 80077c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80077ca:	b289      	uxth	r1, r1
 80077cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80077d0:	4577      	cmp	r7, lr
 80077d2:	f849 1b04 	str.w	r1, [r9], #4
 80077d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80077da:	d8e2      	bhi.n	80077a2 <__multiply+0xb2>
 80077dc:	9a01      	ldr	r2, [sp, #4]
 80077de:	f845 c002 	str.w	ip, [r5, r2]
 80077e2:	9a03      	ldr	r2, [sp, #12]
 80077e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80077e8:	3304      	adds	r3, #4
 80077ea:	f1b9 0f00 	cmp.w	r9, #0
 80077ee:	d020      	beq.n	8007832 <__multiply+0x142>
 80077f0:	6829      	ldr	r1, [r5, #0]
 80077f2:	f104 0c14 	add.w	ip, r4, #20
 80077f6:	46ae      	mov	lr, r5
 80077f8:	f04f 0a00 	mov.w	sl, #0
 80077fc:	f8bc b000 	ldrh.w	fp, [ip]
 8007800:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007804:	fb09 220b 	mla	r2, r9, fp, r2
 8007808:	4492      	add	sl, r2
 800780a:	b289      	uxth	r1, r1
 800780c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007810:	f84e 1b04 	str.w	r1, [lr], #4
 8007814:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007818:	f8be 1000 	ldrh.w	r1, [lr]
 800781c:	0c12      	lsrs	r2, r2, #16
 800781e:	fb09 1102 	mla	r1, r9, r2, r1
 8007822:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007826:	4567      	cmp	r7, ip
 8007828:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800782c:	d8e6      	bhi.n	80077fc <__multiply+0x10c>
 800782e:	9a01      	ldr	r2, [sp, #4]
 8007830:	50a9      	str	r1, [r5, r2]
 8007832:	3504      	adds	r5, #4
 8007834:	e79a      	b.n	800776c <__multiply+0x7c>
 8007836:	3e01      	subs	r6, #1
 8007838:	e79c      	b.n	8007774 <__multiply+0x84>
 800783a:	bf00      	nop
 800783c:	08008a8f 	.word	0x08008a8f
 8007840:	08008aa0 	.word	0x08008aa0

08007844 <__pow5mult>:
 8007844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007848:	4615      	mov	r5, r2
 800784a:	f012 0203 	ands.w	r2, r2, #3
 800784e:	4606      	mov	r6, r0
 8007850:	460f      	mov	r7, r1
 8007852:	d007      	beq.n	8007864 <__pow5mult+0x20>
 8007854:	4c25      	ldr	r4, [pc, #148]	; (80078ec <__pow5mult+0xa8>)
 8007856:	3a01      	subs	r2, #1
 8007858:	2300      	movs	r3, #0
 800785a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800785e:	f7ff fe9b 	bl	8007598 <__multadd>
 8007862:	4607      	mov	r7, r0
 8007864:	10ad      	asrs	r5, r5, #2
 8007866:	d03d      	beq.n	80078e4 <__pow5mult+0xa0>
 8007868:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800786a:	b97c      	cbnz	r4, 800788c <__pow5mult+0x48>
 800786c:	2010      	movs	r0, #16
 800786e:	f7ff fe29 	bl	80074c4 <malloc>
 8007872:	4602      	mov	r2, r0
 8007874:	6270      	str	r0, [r6, #36]	; 0x24
 8007876:	b928      	cbnz	r0, 8007884 <__pow5mult+0x40>
 8007878:	4b1d      	ldr	r3, [pc, #116]	; (80078f0 <__pow5mult+0xac>)
 800787a:	481e      	ldr	r0, [pc, #120]	; (80078f4 <__pow5mult+0xb0>)
 800787c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007880:	f000 fab2 	bl	8007de8 <__assert_func>
 8007884:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007888:	6004      	str	r4, [r0, #0]
 800788a:	60c4      	str	r4, [r0, #12]
 800788c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007890:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007894:	b94c      	cbnz	r4, 80078aa <__pow5mult+0x66>
 8007896:	f240 2171 	movw	r1, #625	; 0x271
 800789a:	4630      	mov	r0, r6
 800789c:	f7ff ff12 	bl	80076c4 <__i2b>
 80078a0:	2300      	movs	r3, #0
 80078a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80078a6:	4604      	mov	r4, r0
 80078a8:	6003      	str	r3, [r0, #0]
 80078aa:	f04f 0900 	mov.w	r9, #0
 80078ae:	07eb      	lsls	r3, r5, #31
 80078b0:	d50a      	bpl.n	80078c8 <__pow5mult+0x84>
 80078b2:	4639      	mov	r1, r7
 80078b4:	4622      	mov	r2, r4
 80078b6:	4630      	mov	r0, r6
 80078b8:	f7ff ff1a 	bl	80076f0 <__multiply>
 80078bc:	4639      	mov	r1, r7
 80078be:	4680      	mov	r8, r0
 80078c0:	4630      	mov	r0, r6
 80078c2:	f7ff fe47 	bl	8007554 <_Bfree>
 80078c6:	4647      	mov	r7, r8
 80078c8:	106d      	asrs	r5, r5, #1
 80078ca:	d00b      	beq.n	80078e4 <__pow5mult+0xa0>
 80078cc:	6820      	ldr	r0, [r4, #0]
 80078ce:	b938      	cbnz	r0, 80078e0 <__pow5mult+0x9c>
 80078d0:	4622      	mov	r2, r4
 80078d2:	4621      	mov	r1, r4
 80078d4:	4630      	mov	r0, r6
 80078d6:	f7ff ff0b 	bl	80076f0 <__multiply>
 80078da:	6020      	str	r0, [r4, #0]
 80078dc:	f8c0 9000 	str.w	r9, [r0]
 80078e0:	4604      	mov	r4, r0
 80078e2:	e7e4      	b.n	80078ae <__pow5mult+0x6a>
 80078e4:	4638      	mov	r0, r7
 80078e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ea:	bf00      	nop
 80078ec:	08008bf0 	.word	0x08008bf0
 80078f0:	08008a1d 	.word	0x08008a1d
 80078f4:	08008aa0 	.word	0x08008aa0

080078f8 <__lshift>:
 80078f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078fc:	460c      	mov	r4, r1
 80078fe:	6849      	ldr	r1, [r1, #4]
 8007900:	6923      	ldr	r3, [r4, #16]
 8007902:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007906:	68a3      	ldr	r3, [r4, #8]
 8007908:	4607      	mov	r7, r0
 800790a:	4691      	mov	r9, r2
 800790c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007910:	f108 0601 	add.w	r6, r8, #1
 8007914:	42b3      	cmp	r3, r6
 8007916:	db0b      	blt.n	8007930 <__lshift+0x38>
 8007918:	4638      	mov	r0, r7
 800791a:	f7ff fddb 	bl	80074d4 <_Balloc>
 800791e:	4605      	mov	r5, r0
 8007920:	b948      	cbnz	r0, 8007936 <__lshift+0x3e>
 8007922:	4602      	mov	r2, r0
 8007924:	4b2a      	ldr	r3, [pc, #168]	; (80079d0 <__lshift+0xd8>)
 8007926:	482b      	ldr	r0, [pc, #172]	; (80079d4 <__lshift+0xdc>)
 8007928:	f240 11d9 	movw	r1, #473	; 0x1d9
 800792c:	f000 fa5c 	bl	8007de8 <__assert_func>
 8007930:	3101      	adds	r1, #1
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	e7ee      	b.n	8007914 <__lshift+0x1c>
 8007936:	2300      	movs	r3, #0
 8007938:	f100 0114 	add.w	r1, r0, #20
 800793c:	f100 0210 	add.w	r2, r0, #16
 8007940:	4618      	mov	r0, r3
 8007942:	4553      	cmp	r3, sl
 8007944:	db37      	blt.n	80079b6 <__lshift+0xbe>
 8007946:	6920      	ldr	r0, [r4, #16]
 8007948:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800794c:	f104 0314 	add.w	r3, r4, #20
 8007950:	f019 091f 	ands.w	r9, r9, #31
 8007954:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007958:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800795c:	d02f      	beq.n	80079be <__lshift+0xc6>
 800795e:	f1c9 0e20 	rsb	lr, r9, #32
 8007962:	468a      	mov	sl, r1
 8007964:	f04f 0c00 	mov.w	ip, #0
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	fa02 f209 	lsl.w	r2, r2, r9
 800796e:	ea42 020c 	orr.w	r2, r2, ip
 8007972:	f84a 2b04 	str.w	r2, [sl], #4
 8007976:	f853 2b04 	ldr.w	r2, [r3], #4
 800797a:	4298      	cmp	r0, r3
 800797c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007980:	d8f2      	bhi.n	8007968 <__lshift+0x70>
 8007982:	1b03      	subs	r3, r0, r4
 8007984:	3b15      	subs	r3, #21
 8007986:	f023 0303 	bic.w	r3, r3, #3
 800798a:	3304      	adds	r3, #4
 800798c:	f104 0215 	add.w	r2, r4, #21
 8007990:	4290      	cmp	r0, r2
 8007992:	bf38      	it	cc
 8007994:	2304      	movcc	r3, #4
 8007996:	f841 c003 	str.w	ip, [r1, r3]
 800799a:	f1bc 0f00 	cmp.w	ip, #0
 800799e:	d001      	beq.n	80079a4 <__lshift+0xac>
 80079a0:	f108 0602 	add.w	r6, r8, #2
 80079a4:	3e01      	subs	r6, #1
 80079a6:	4638      	mov	r0, r7
 80079a8:	612e      	str	r6, [r5, #16]
 80079aa:	4621      	mov	r1, r4
 80079ac:	f7ff fdd2 	bl	8007554 <_Bfree>
 80079b0:	4628      	mov	r0, r5
 80079b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80079ba:	3301      	adds	r3, #1
 80079bc:	e7c1      	b.n	8007942 <__lshift+0x4a>
 80079be:	3904      	subs	r1, #4
 80079c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80079c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80079c8:	4298      	cmp	r0, r3
 80079ca:	d8f9      	bhi.n	80079c0 <__lshift+0xc8>
 80079cc:	e7ea      	b.n	80079a4 <__lshift+0xac>
 80079ce:	bf00      	nop
 80079d0:	08008a8f 	.word	0x08008a8f
 80079d4:	08008aa0 	.word	0x08008aa0

080079d8 <__mcmp>:
 80079d8:	b530      	push	{r4, r5, lr}
 80079da:	6902      	ldr	r2, [r0, #16]
 80079dc:	690c      	ldr	r4, [r1, #16]
 80079de:	1b12      	subs	r2, r2, r4
 80079e0:	d10e      	bne.n	8007a00 <__mcmp+0x28>
 80079e2:	f100 0314 	add.w	r3, r0, #20
 80079e6:	3114      	adds	r1, #20
 80079e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80079ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80079f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80079f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80079f8:	42a5      	cmp	r5, r4
 80079fa:	d003      	beq.n	8007a04 <__mcmp+0x2c>
 80079fc:	d305      	bcc.n	8007a0a <__mcmp+0x32>
 80079fe:	2201      	movs	r2, #1
 8007a00:	4610      	mov	r0, r2
 8007a02:	bd30      	pop	{r4, r5, pc}
 8007a04:	4283      	cmp	r3, r0
 8007a06:	d3f3      	bcc.n	80079f0 <__mcmp+0x18>
 8007a08:	e7fa      	b.n	8007a00 <__mcmp+0x28>
 8007a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8007a0e:	e7f7      	b.n	8007a00 <__mcmp+0x28>

08007a10 <__mdiff>:
 8007a10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a14:	460c      	mov	r4, r1
 8007a16:	4606      	mov	r6, r0
 8007a18:	4611      	mov	r1, r2
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	4690      	mov	r8, r2
 8007a1e:	f7ff ffdb 	bl	80079d8 <__mcmp>
 8007a22:	1e05      	subs	r5, r0, #0
 8007a24:	d110      	bne.n	8007a48 <__mdiff+0x38>
 8007a26:	4629      	mov	r1, r5
 8007a28:	4630      	mov	r0, r6
 8007a2a:	f7ff fd53 	bl	80074d4 <_Balloc>
 8007a2e:	b930      	cbnz	r0, 8007a3e <__mdiff+0x2e>
 8007a30:	4b3a      	ldr	r3, [pc, #232]	; (8007b1c <__mdiff+0x10c>)
 8007a32:	4602      	mov	r2, r0
 8007a34:	f240 2132 	movw	r1, #562	; 0x232
 8007a38:	4839      	ldr	r0, [pc, #228]	; (8007b20 <__mdiff+0x110>)
 8007a3a:	f000 f9d5 	bl	8007de8 <__assert_func>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a48:	bfa4      	itt	ge
 8007a4a:	4643      	movge	r3, r8
 8007a4c:	46a0      	movge	r8, r4
 8007a4e:	4630      	mov	r0, r6
 8007a50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007a54:	bfa6      	itte	ge
 8007a56:	461c      	movge	r4, r3
 8007a58:	2500      	movge	r5, #0
 8007a5a:	2501      	movlt	r5, #1
 8007a5c:	f7ff fd3a 	bl	80074d4 <_Balloc>
 8007a60:	b920      	cbnz	r0, 8007a6c <__mdiff+0x5c>
 8007a62:	4b2e      	ldr	r3, [pc, #184]	; (8007b1c <__mdiff+0x10c>)
 8007a64:	4602      	mov	r2, r0
 8007a66:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007a6a:	e7e5      	b.n	8007a38 <__mdiff+0x28>
 8007a6c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007a70:	6926      	ldr	r6, [r4, #16]
 8007a72:	60c5      	str	r5, [r0, #12]
 8007a74:	f104 0914 	add.w	r9, r4, #20
 8007a78:	f108 0514 	add.w	r5, r8, #20
 8007a7c:	f100 0e14 	add.w	lr, r0, #20
 8007a80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007a84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007a88:	f108 0210 	add.w	r2, r8, #16
 8007a8c:	46f2      	mov	sl, lr
 8007a8e:	2100      	movs	r1, #0
 8007a90:	f859 3b04 	ldr.w	r3, [r9], #4
 8007a94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007a98:	fa1f f883 	uxth.w	r8, r3
 8007a9c:	fa11 f18b 	uxtah	r1, r1, fp
 8007aa0:	0c1b      	lsrs	r3, r3, #16
 8007aa2:	eba1 0808 	sub.w	r8, r1, r8
 8007aa6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007aaa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007aae:	fa1f f888 	uxth.w	r8, r8
 8007ab2:	1419      	asrs	r1, r3, #16
 8007ab4:	454e      	cmp	r6, r9
 8007ab6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007aba:	f84a 3b04 	str.w	r3, [sl], #4
 8007abe:	d8e7      	bhi.n	8007a90 <__mdiff+0x80>
 8007ac0:	1b33      	subs	r3, r6, r4
 8007ac2:	3b15      	subs	r3, #21
 8007ac4:	f023 0303 	bic.w	r3, r3, #3
 8007ac8:	3304      	adds	r3, #4
 8007aca:	3415      	adds	r4, #21
 8007acc:	42a6      	cmp	r6, r4
 8007ace:	bf38      	it	cc
 8007ad0:	2304      	movcc	r3, #4
 8007ad2:	441d      	add	r5, r3
 8007ad4:	4473      	add	r3, lr
 8007ad6:	469e      	mov	lr, r3
 8007ad8:	462e      	mov	r6, r5
 8007ada:	4566      	cmp	r6, ip
 8007adc:	d30e      	bcc.n	8007afc <__mdiff+0xec>
 8007ade:	f10c 0203 	add.w	r2, ip, #3
 8007ae2:	1b52      	subs	r2, r2, r5
 8007ae4:	f022 0203 	bic.w	r2, r2, #3
 8007ae8:	3d03      	subs	r5, #3
 8007aea:	45ac      	cmp	ip, r5
 8007aec:	bf38      	it	cc
 8007aee:	2200      	movcc	r2, #0
 8007af0:	441a      	add	r2, r3
 8007af2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007af6:	b17b      	cbz	r3, 8007b18 <__mdiff+0x108>
 8007af8:	6107      	str	r7, [r0, #16]
 8007afa:	e7a3      	b.n	8007a44 <__mdiff+0x34>
 8007afc:	f856 8b04 	ldr.w	r8, [r6], #4
 8007b00:	fa11 f288 	uxtah	r2, r1, r8
 8007b04:	1414      	asrs	r4, r2, #16
 8007b06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007b0a:	b292      	uxth	r2, r2
 8007b0c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007b10:	f84e 2b04 	str.w	r2, [lr], #4
 8007b14:	1421      	asrs	r1, r4, #16
 8007b16:	e7e0      	b.n	8007ada <__mdiff+0xca>
 8007b18:	3f01      	subs	r7, #1
 8007b1a:	e7ea      	b.n	8007af2 <__mdiff+0xe2>
 8007b1c:	08008a8f 	.word	0x08008a8f
 8007b20:	08008aa0 	.word	0x08008aa0

08007b24 <__d2b>:
 8007b24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b28:	4689      	mov	r9, r1
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	ec57 6b10 	vmov	r6, r7, d0
 8007b30:	4690      	mov	r8, r2
 8007b32:	f7ff fccf 	bl	80074d4 <_Balloc>
 8007b36:	4604      	mov	r4, r0
 8007b38:	b930      	cbnz	r0, 8007b48 <__d2b+0x24>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	4b25      	ldr	r3, [pc, #148]	; (8007bd4 <__d2b+0xb0>)
 8007b3e:	4826      	ldr	r0, [pc, #152]	; (8007bd8 <__d2b+0xb4>)
 8007b40:	f240 310a 	movw	r1, #778	; 0x30a
 8007b44:	f000 f950 	bl	8007de8 <__assert_func>
 8007b48:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007b4c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b50:	bb35      	cbnz	r5, 8007ba0 <__d2b+0x7c>
 8007b52:	2e00      	cmp	r6, #0
 8007b54:	9301      	str	r3, [sp, #4]
 8007b56:	d028      	beq.n	8007baa <__d2b+0x86>
 8007b58:	4668      	mov	r0, sp
 8007b5a:	9600      	str	r6, [sp, #0]
 8007b5c:	f7ff fd82 	bl	8007664 <__lo0bits>
 8007b60:	9900      	ldr	r1, [sp, #0]
 8007b62:	b300      	cbz	r0, 8007ba6 <__d2b+0x82>
 8007b64:	9a01      	ldr	r2, [sp, #4]
 8007b66:	f1c0 0320 	rsb	r3, r0, #32
 8007b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b6e:	430b      	orrs	r3, r1
 8007b70:	40c2      	lsrs	r2, r0
 8007b72:	6163      	str	r3, [r4, #20]
 8007b74:	9201      	str	r2, [sp, #4]
 8007b76:	9b01      	ldr	r3, [sp, #4]
 8007b78:	61a3      	str	r3, [r4, #24]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	bf14      	ite	ne
 8007b7e:	2202      	movne	r2, #2
 8007b80:	2201      	moveq	r2, #1
 8007b82:	6122      	str	r2, [r4, #16]
 8007b84:	b1d5      	cbz	r5, 8007bbc <__d2b+0x98>
 8007b86:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007b8a:	4405      	add	r5, r0
 8007b8c:	f8c9 5000 	str.w	r5, [r9]
 8007b90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007b94:	f8c8 0000 	str.w	r0, [r8]
 8007b98:	4620      	mov	r0, r4
 8007b9a:	b003      	add	sp, #12
 8007b9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ba0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ba4:	e7d5      	b.n	8007b52 <__d2b+0x2e>
 8007ba6:	6161      	str	r1, [r4, #20]
 8007ba8:	e7e5      	b.n	8007b76 <__d2b+0x52>
 8007baa:	a801      	add	r0, sp, #4
 8007bac:	f7ff fd5a 	bl	8007664 <__lo0bits>
 8007bb0:	9b01      	ldr	r3, [sp, #4]
 8007bb2:	6163      	str	r3, [r4, #20]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	6122      	str	r2, [r4, #16]
 8007bb8:	3020      	adds	r0, #32
 8007bba:	e7e3      	b.n	8007b84 <__d2b+0x60>
 8007bbc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bc0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007bc4:	f8c9 0000 	str.w	r0, [r9]
 8007bc8:	6918      	ldr	r0, [r3, #16]
 8007bca:	f7ff fd2b 	bl	8007624 <__hi0bits>
 8007bce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bd2:	e7df      	b.n	8007b94 <__d2b+0x70>
 8007bd4:	08008a8f 	.word	0x08008a8f
 8007bd8:	08008aa0 	.word	0x08008aa0

08007bdc <_calloc_r>:
 8007bdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007bde:	fba1 2402 	umull	r2, r4, r1, r2
 8007be2:	b94c      	cbnz	r4, 8007bf8 <_calloc_r+0x1c>
 8007be4:	4611      	mov	r1, r2
 8007be6:	9201      	str	r2, [sp, #4]
 8007be8:	f000 f87a 	bl	8007ce0 <_malloc_r>
 8007bec:	9a01      	ldr	r2, [sp, #4]
 8007bee:	4605      	mov	r5, r0
 8007bf0:	b930      	cbnz	r0, 8007c00 <_calloc_r+0x24>
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	b003      	add	sp, #12
 8007bf6:	bd30      	pop	{r4, r5, pc}
 8007bf8:	220c      	movs	r2, #12
 8007bfa:	6002      	str	r2, [r0, #0]
 8007bfc:	2500      	movs	r5, #0
 8007bfe:	e7f8      	b.n	8007bf2 <_calloc_r+0x16>
 8007c00:	4621      	mov	r1, r4
 8007c02:	f7fe f96d 	bl	8005ee0 <memset>
 8007c06:	e7f4      	b.n	8007bf2 <_calloc_r+0x16>

08007c08 <_free_r>:
 8007c08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c0a:	2900      	cmp	r1, #0
 8007c0c:	d044      	beq.n	8007c98 <_free_r+0x90>
 8007c0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c12:	9001      	str	r0, [sp, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f1a1 0404 	sub.w	r4, r1, #4
 8007c1a:	bfb8      	it	lt
 8007c1c:	18e4      	addlt	r4, r4, r3
 8007c1e:	f000 f925 	bl	8007e6c <__malloc_lock>
 8007c22:	4a1e      	ldr	r2, [pc, #120]	; (8007c9c <_free_r+0x94>)
 8007c24:	9801      	ldr	r0, [sp, #4]
 8007c26:	6813      	ldr	r3, [r2, #0]
 8007c28:	b933      	cbnz	r3, 8007c38 <_free_r+0x30>
 8007c2a:	6063      	str	r3, [r4, #4]
 8007c2c:	6014      	str	r4, [r2, #0]
 8007c2e:	b003      	add	sp, #12
 8007c30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c34:	f000 b920 	b.w	8007e78 <__malloc_unlock>
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	d908      	bls.n	8007c4e <_free_r+0x46>
 8007c3c:	6825      	ldr	r5, [r4, #0]
 8007c3e:	1961      	adds	r1, r4, r5
 8007c40:	428b      	cmp	r3, r1
 8007c42:	bf01      	itttt	eq
 8007c44:	6819      	ldreq	r1, [r3, #0]
 8007c46:	685b      	ldreq	r3, [r3, #4]
 8007c48:	1949      	addeq	r1, r1, r5
 8007c4a:	6021      	streq	r1, [r4, #0]
 8007c4c:	e7ed      	b.n	8007c2a <_free_r+0x22>
 8007c4e:	461a      	mov	r2, r3
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	b10b      	cbz	r3, 8007c58 <_free_r+0x50>
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d9fa      	bls.n	8007c4e <_free_r+0x46>
 8007c58:	6811      	ldr	r1, [r2, #0]
 8007c5a:	1855      	adds	r5, r2, r1
 8007c5c:	42a5      	cmp	r5, r4
 8007c5e:	d10b      	bne.n	8007c78 <_free_r+0x70>
 8007c60:	6824      	ldr	r4, [r4, #0]
 8007c62:	4421      	add	r1, r4
 8007c64:	1854      	adds	r4, r2, r1
 8007c66:	42a3      	cmp	r3, r4
 8007c68:	6011      	str	r1, [r2, #0]
 8007c6a:	d1e0      	bne.n	8007c2e <_free_r+0x26>
 8007c6c:	681c      	ldr	r4, [r3, #0]
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	6053      	str	r3, [r2, #4]
 8007c72:	4421      	add	r1, r4
 8007c74:	6011      	str	r1, [r2, #0]
 8007c76:	e7da      	b.n	8007c2e <_free_r+0x26>
 8007c78:	d902      	bls.n	8007c80 <_free_r+0x78>
 8007c7a:	230c      	movs	r3, #12
 8007c7c:	6003      	str	r3, [r0, #0]
 8007c7e:	e7d6      	b.n	8007c2e <_free_r+0x26>
 8007c80:	6825      	ldr	r5, [r4, #0]
 8007c82:	1961      	adds	r1, r4, r5
 8007c84:	428b      	cmp	r3, r1
 8007c86:	bf04      	itt	eq
 8007c88:	6819      	ldreq	r1, [r3, #0]
 8007c8a:	685b      	ldreq	r3, [r3, #4]
 8007c8c:	6063      	str	r3, [r4, #4]
 8007c8e:	bf04      	itt	eq
 8007c90:	1949      	addeq	r1, r1, r5
 8007c92:	6021      	streq	r1, [r4, #0]
 8007c94:	6054      	str	r4, [r2, #4]
 8007c96:	e7ca      	b.n	8007c2e <_free_r+0x26>
 8007c98:	b003      	add	sp, #12
 8007c9a:	bd30      	pop	{r4, r5, pc}
 8007c9c:	20000694 	.word	0x20000694

08007ca0 <sbrk_aligned>:
 8007ca0:	b570      	push	{r4, r5, r6, lr}
 8007ca2:	4e0e      	ldr	r6, [pc, #56]	; (8007cdc <sbrk_aligned+0x3c>)
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	6831      	ldr	r1, [r6, #0]
 8007ca8:	4605      	mov	r5, r0
 8007caa:	b911      	cbnz	r1, 8007cb2 <sbrk_aligned+0x12>
 8007cac:	f000 f88c 	bl	8007dc8 <_sbrk_r>
 8007cb0:	6030      	str	r0, [r6, #0]
 8007cb2:	4621      	mov	r1, r4
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	f000 f887 	bl	8007dc8 <_sbrk_r>
 8007cba:	1c43      	adds	r3, r0, #1
 8007cbc:	d00a      	beq.n	8007cd4 <sbrk_aligned+0x34>
 8007cbe:	1cc4      	adds	r4, r0, #3
 8007cc0:	f024 0403 	bic.w	r4, r4, #3
 8007cc4:	42a0      	cmp	r0, r4
 8007cc6:	d007      	beq.n	8007cd8 <sbrk_aligned+0x38>
 8007cc8:	1a21      	subs	r1, r4, r0
 8007cca:	4628      	mov	r0, r5
 8007ccc:	f000 f87c 	bl	8007dc8 <_sbrk_r>
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	d101      	bne.n	8007cd8 <sbrk_aligned+0x38>
 8007cd4:	f04f 34ff 	mov.w	r4, #4294967295
 8007cd8:	4620      	mov	r0, r4
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
 8007cdc:	20000698 	.word	0x20000698

08007ce0 <_malloc_r>:
 8007ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce4:	1ccd      	adds	r5, r1, #3
 8007ce6:	f025 0503 	bic.w	r5, r5, #3
 8007cea:	3508      	adds	r5, #8
 8007cec:	2d0c      	cmp	r5, #12
 8007cee:	bf38      	it	cc
 8007cf0:	250c      	movcc	r5, #12
 8007cf2:	2d00      	cmp	r5, #0
 8007cf4:	4607      	mov	r7, r0
 8007cf6:	db01      	blt.n	8007cfc <_malloc_r+0x1c>
 8007cf8:	42a9      	cmp	r1, r5
 8007cfa:	d905      	bls.n	8007d08 <_malloc_r+0x28>
 8007cfc:	230c      	movs	r3, #12
 8007cfe:	603b      	str	r3, [r7, #0]
 8007d00:	2600      	movs	r6, #0
 8007d02:	4630      	mov	r0, r6
 8007d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d08:	4e2e      	ldr	r6, [pc, #184]	; (8007dc4 <_malloc_r+0xe4>)
 8007d0a:	f000 f8af 	bl	8007e6c <__malloc_lock>
 8007d0e:	6833      	ldr	r3, [r6, #0]
 8007d10:	461c      	mov	r4, r3
 8007d12:	bb34      	cbnz	r4, 8007d62 <_malloc_r+0x82>
 8007d14:	4629      	mov	r1, r5
 8007d16:	4638      	mov	r0, r7
 8007d18:	f7ff ffc2 	bl	8007ca0 <sbrk_aligned>
 8007d1c:	1c43      	adds	r3, r0, #1
 8007d1e:	4604      	mov	r4, r0
 8007d20:	d14d      	bne.n	8007dbe <_malloc_r+0xde>
 8007d22:	6834      	ldr	r4, [r6, #0]
 8007d24:	4626      	mov	r6, r4
 8007d26:	2e00      	cmp	r6, #0
 8007d28:	d140      	bne.n	8007dac <_malloc_r+0xcc>
 8007d2a:	6823      	ldr	r3, [r4, #0]
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4638      	mov	r0, r7
 8007d30:	eb04 0803 	add.w	r8, r4, r3
 8007d34:	f000 f848 	bl	8007dc8 <_sbrk_r>
 8007d38:	4580      	cmp	r8, r0
 8007d3a:	d13a      	bne.n	8007db2 <_malloc_r+0xd2>
 8007d3c:	6821      	ldr	r1, [r4, #0]
 8007d3e:	3503      	adds	r5, #3
 8007d40:	1a6d      	subs	r5, r5, r1
 8007d42:	f025 0503 	bic.w	r5, r5, #3
 8007d46:	3508      	adds	r5, #8
 8007d48:	2d0c      	cmp	r5, #12
 8007d4a:	bf38      	it	cc
 8007d4c:	250c      	movcc	r5, #12
 8007d4e:	4629      	mov	r1, r5
 8007d50:	4638      	mov	r0, r7
 8007d52:	f7ff ffa5 	bl	8007ca0 <sbrk_aligned>
 8007d56:	3001      	adds	r0, #1
 8007d58:	d02b      	beq.n	8007db2 <_malloc_r+0xd2>
 8007d5a:	6823      	ldr	r3, [r4, #0]
 8007d5c:	442b      	add	r3, r5
 8007d5e:	6023      	str	r3, [r4, #0]
 8007d60:	e00e      	b.n	8007d80 <_malloc_r+0xa0>
 8007d62:	6822      	ldr	r2, [r4, #0]
 8007d64:	1b52      	subs	r2, r2, r5
 8007d66:	d41e      	bmi.n	8007da6 <_malloc_r+0xc6>
 8007d68:	2a0b      	cmp	r2, #11
 8007d6a:	d916      	bls.n	8007d9a <_malloc_r+0xba>
 8007d6c:	1961      	adds	r1, r4, r5
 8007d6e:	42a3      	cmp	r3, r4
 8007d70:	6025      	str	r5, [r4, #0]
 8007d72:	bf18      	it	ne
 8007d74:	6059      	strne	r1, [r3, #4]
 8007d76:	6863      	ldr	r3, [r4, #4]
 8007d78:	bf08      	it	eq
 8007d7a:	6031      	streq	r1, [r6, #0]
 8007d7c:	5162      	str	r2, [r4, r5]
 8007d7e:	604b      	str	r3, [r1, #4]
 8007d80:	4638      	mov	r0, r7
 8007d82:	f104 060b 	add.w	r6, r4, #11
 8007d86:	f000 f877 	bl	8007e78 <__malloc_unlock>
 8007d8a:	f026 0607 	bic.w	r6, r6, #7
 8007d8e:	1d23      	adds	r3, r4, #4
 8007d90:	1af2      	subs	r2, r6, r3
 8007d92:	d0b6      	beq.n	8007d02 <_malloc_r+0x22>
 8007d94:	1b9b      	subs	r3, r3, r6
 8007d96:	50a3      	str	r3, [r4, r2]
 8007d98:	e7b3      	b.n	8007d02 <_malloc_r+0x22>
 8007d9a:	6862      	ldr	r2, [r4, #4]
 8007d9c:	42a3      	cmp	r3, r4
 8007d9e:	bf0c      	ite	eq
 8007da0:	6032      	streq	r2, [r6, #0]
 8007da2:	605a      	strne	r2, [r3, #4]
 8007da4:	e7ec      	b.n	8007d80 <_malloc_r+0xa0>
 8007da6:	4623      	mov	r3, r4
 8007da8:	6864      	ldr	r4, [r4, #4]
 8007daa:	e7b2      	b.n	8007d12 <_malloc_r+0x32>
 8007dac:	4634      	mov	r4, r6
 8007dae:	6876      	ldr	r6, [r6, #4]
 8007db0:	e7b9      	b.n	8007d26 <_malloc_r+0x46>
 8007db2:	230c      	movs	r3, #12
 8007db4:	603b      	str	r3, [r7, #0]
 8007db6:	4638      	mov	r0, r7
 8007db8:	f000 f85e 	bl	8007e78 <__malloc_unlock>
 8007dbc:	e7a1      	b.n	8007d02 <_malloc_r+0x22>
 8007dbe:	6025      	str	r5, [r4, #0]
 8007dc0:	e7de      	b.n	8007d80 <_malloc_r+0xa0>
 8007dc2:	bf00      	nop
 8007dc4:	20000694 	.word	0x20000694

08007dc8 <_sbrk_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	4d06      	ldr	r5, [pc, #24]	; (8007de4 <_sbrk_r+0x1c>)
 8007dcc:	2300      	movs	r3, #0
 8007dce:	4604      	mov	r4, r0
 8007dd0:	4608      	mov	r0, r1
 8007dd2:	602b      	str	r3, [r5, #0]
 8007dd4:	f000 fdce 	bl	8008974 <_sbrk>
 8007dd8:	1c43      	adds	r3, r0, #1
 8007dda:	d102      	bne.n	8007de2 <_sbrk_r+0x1a>
 8007ddc:	682b      	ldr	r3, [r5, #0]
 8007dde:	b103      	cbz	r3, 8007de2 <_sbrk_r+0x1a>
 8007de0:	6023      	str	r3, [r4, #0]
 8007de2:	bd38      	pop	{r3, r4, r5, pc}
 8007de4:	2000069c 	.word	0x2000069c

08007de8 <__assert_func>:
 8007de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007dea:	4614      	mov	r4, r2
 8007dec:	461a      	mov	r2, r3
 8007dee:	4b09      	ldr	r3, [pc, #36]	; (8007e14 <__assert_func+0x2c>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4605      	mov	r5, r0
 8007df4:	68d8      	ldr	r0, [r3, #12]
 8007df6:	b14c      	cbz	r4, 8007e0c <__assert_func+0x24>
 8007df8:	4b07      	ldr	r3, [pc, #28]	; (8007e18 <__assert_func+0x30>)
 8007dfa:	9100      	str	r1, [sp, #0]
 8007dfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e00:	4906      	ldr	r1, [pc, #24]	; (8007e1c <__assert_func+0x34>)
 8007e02:	462b      	mov	r3, r5
 8007e04:	f000 f80e 	bl	8007e24 <fiprintf>
 8007e08:	f000 fa64 	bl	80082d4 <abort>
 8007e0c:	4b04      	ldr	r3, [pc, #16]	; (8007e20 <__assert_func+0x38>)
 8007e0e:	461c      	mov	r4, r3
 8007e10:	e7f3      	b.n	8007dfa <__assert_func+0x12>
 8007e12:	bf00      	nop
 8007e14:	2000000c 	.word	0x2000000c
 8007e18:	08008bfc 	.word	0x08008bfc
 8007e1c:	08008c09 	.word	0x08008c09
 8007e20:	08008c37 	.word	0x08008c37

08007e24 <fiprintf>:
 8007e24:	b40e      	push	{r1, r2, r3}
 8007e26:	b503      	push	{r0, r1, lr}
 8007e28:	4601      	mov	r1, r0
 8007e2a:	ab03      	add	r3, sp, #12
 8007e2c:	4805      	ldr	r0, [pc, #20]	; (8007e44 <fiprintf+0x20>)
 8007e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e32:	6800      	ldr	r0, [r0, #0]
 8007e34:	9301      	str	r3, [sp, #4]
 8007e36:	f000 f84f 	bl	8007ed8 <_vfiprintf_r>
 8007e3a:	b002      	add	sp, #8
 8007e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e40:	b003      	add	sp, #12
 8007e42:	4770      	bx	lr
 8007e44:	2000000c 	.word	0x2000000c

08007e48 <__ascii_mbtowc>:
 8007e48:	b082      	sub	sp, #8
 8007e4a:	b901      	cbnz	r1, 8007e4e <__ascii_mbtowc+0x6>
 8007e4c:	a901      	add	r1, sp, #4
 8007e4e:	b142      	cbz	r2, 8007e62 <__ascii_mbtowc+0x1a>
 8007e50:	b14b      	cbz	r3, 8007e66 <__ascii_mbtowc+0x1e>
 8007e52:	7813      	ldrb	r3, [r2, #0]
 8007e54:	600b      	str	r3, [r1, #0]
 8007e56:	7812      	ldrb	r2, [r2, #0]
 8007e58:	1e10      	subs	r0, r2, #0
 8007e5a:	bf18      	it	ne
 8007e5c:	2001      	movne	r0, #1
 8007e5e:	b002      	add	sp, #8
 8007e60:	4770      	bx	lr
 8007e62:	4610      	mov	r0, r2
 8007e64:	e7fb      	b.n	8007e5e <__ascii_mbtowc+0x16>
 8007e66:	f06f 0001 	mvn.w	r0, #1
 8007e6a:	e7f8      	b.n	8007e5e <__ascii_mbtowc+0x16>

08007e6c <__malloc_lock>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	; (8007e74 <__malloc_lock+0x8>)
 8007e6e:	f000 bbf1 	b.w	8008654 <__retarget_lock_acquire_recursive>
 8007e72:	bf00      	nop
 8007e74:	200006a0 	.word	0x200006a0

08007e78 <__malloc_unlock>:
 8007e78:	4801      	ldr	r0, [pc, #4]	; (8007e80 <__malloc_unlock+0x8>)
 8007e7a:	f000 bbec 	b.w	8008656 <__retarget_lock_release_recursive>
 8007e7e:	bf00      	nop
 8007e80:	200006a0 	.word	0x200006a0

08007e84 <__sfputc_r>:
 8007e84:	6893      	ldr	r3, [r2, #8]
 8007e86:	3b01      	subs	r3, #1
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	b410      	push	{r4}
 8007e8c:	6093      	str	r3, [r2, #8]
 8007e8e:	da08      	bge.n	8007ea2 <__sfputc_r+0x1e>
 8007e90:	6994      	ldr	r4, [r2, #24]
 8007e92:	42a3      	cmp	r3, r4
 8007e94:	db01      	blt.n	8007e9a <__sfputc_r+0x16>
 8007e96:	290a      	cmp	r1, #10
 8007e98:	d103      	bne.n	8007ea2 <__sfputc_r+0x1e>
 8007e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e9e:	f000 b94b 	b.w	8008138 <__swbuf_r>
 8007ea2:	6813      	ldr	r3, [r2, #0]
 8007ea4:	1c58      	adds	r0, r3, #1
 8007ea6:	6010      	str	r0, [r2, #0]
 8007ea8:	7019      	strb	r1, [r3, #0]
 8007eaa:	4608      	mov	r0, r1
 8007eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007eb0:	4770      	bx	lr

08007eb2 <__sfputs_r>:
 8007eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eb4:	4606      	mov	r6, r0
 8007eb6:	460f      	mov	r7, r1
 8007eb8:	4614      	mov	r4, r2
 8007eba:	18d5      	adds	r5, r2, r3
 8007ebc:	42ac      	cmp	r4, r5
 8007ebe:	d101      	bne.n	8007ec4 <__sfputs_r+0x12>
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	e007      	b.n	8007ed4 <__sfputs_r+0x22>
 8007ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ec8:	463a      	mov	r2, r7
 8007eca:	4630      	mov	r0, r6
 8007ecc:	f7ff ffda 	bl	8007e84 <__sfputc_r>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d1f3      	bne.n	8007ebc <__sfputs_r+0xa>
 8007ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ed8 <_vfiprintf_r>:
 8007ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007edc:	460d      	mov	r5, r1
 8007ede:	b09d      	sub	sp, #116	; 0x74
 8007ee0:	4614      	mov	r4, r2
 8007ee2:	4698      	mov	r8, r3
 8007ee4:	4606      	mov	r6, r0
 8007ee6:	b118      	cbz	r0, 8007ef0 <_vfiprintf_r+0x18>
 8007ee8:	6983      	ldr	r3, [r0, #24]
 8007eea:	b90b      	cbnz	r3, 8007ef0 <_vfiprintf_r+0x18>
 8007eec:	f000 fb14 	bl	8008518 <__sinit>
 8007ef0:	4b89      	ldr	r3, [pc, #548]	; (8008118 <_vfiprintf_r+0x240>)
 8007ef2:	429d      	cmp	r5, r3
 8007ef4:	d11b      	bne.n	8007f2e <_vfiprintf_r+0x56>
 8007ef6:	6875      	ldr	r5, [r6, #4]
 8007ef8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007efa:	07d9      	lsls	r1, r3, #31
 8007efc:	d405      	bmi.n	8007f0a <_vfiprintf_r+0x32>
 8007efe:	89ab      	ldrh	r3, [r5, #12]
 8007f00:	059a      	lsls	r2, r3, #22
 8007f02:	d402      	bmi.n	8007f0a <_vfiprintf_r+0x32>
 8007f04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f06:	f000 fba5 	bl	8008654 <__retarget_lock_acquire_recursive>
 8007f0a:	89ab      	ldrh	r3, [r5, #12]
 8007f0c:	071b      	lsls	r3, r3, #28
 8007f0e:	d501      	bpl.n	8007f14 <_vfiprintf_r+0x3c>
 8007f10:	692b      	ldr	r3, [r5, #16]
 8007f12:	b9eb      	cbnz	r3, 8007f50 <_vfiprintf_r+0x78>
 8007f14:	4629      	mov	r1, r5
 8007f16:	4630      	mov	r0, r6
 8007f18:	f000 f96e 	bl	80081f8 <__swsetup_r>
 8007f1c:	b1c0      	cbz	r0, 8007f50 <_vfiprintf_r+0x78>
 8007f1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f20:	07dc      	lsls	r4, r3, #31
 8007f22:	d50e      	bpl.n	8007f42 <_vfiprintf_r+0x6a>
 8007f24:	f04f 30ff 	mov.w	r0, #4294967295
 8007f28:	b01d      	add	sp, #116	; 0x74
 8007f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f2e:	4b7b      	ldr	r3, [pc, #492]	; (800811c <_vfiprintf_r+0x244>)
 8007f30:	429d      	cmp	r5, r3
 8007f32:	d101      	bne.n	8007f38 <_vfiprintf_r+0x60>
 8007f34:	68b5      	ldr	r5, [r6, #8]
 8007f36:	e7df      	b.n	8007ef8 <_vfiprintf_r+0x20>
 8007f38:	4b79      	ldr	r3, [pc, #484]	; (8008120 <_vfiprintf_r+0x248>)
 8007f3a:	429d      	cmp	r5, r3
 8007f3c:	bf08      	it	eq
 8007f3e:	68f5      	ldreq	r5, [r6, #12]
 8007f40:	e7da      	b.n	8007ef8 <_vfiprintf_r+0x20>
 8007f42:	89ab      	ldrh	r3, [r5, #12]
 8007f44:	0598      	lsls	r0, r3, #22
 8007f46:	d4ed      	bmi.n	8007f24 <_vfiprintf_r+0x4c>
 8007f48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f4a:	f000 fb84 	bl	8008656 <__retarget_lock_release_recursive>
 8007f4e:	e7e9      	b.n	8007f24 <_vfiprintf_r+0x4c>
 8007f50:	2300      	movs	r3, #0
 8007f52:	9309      	str	r3, [sp, #36]	; 0x24
 8007f54:	2320      	movs	r3, #32
 8007f56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f5e:	2330      	movs	r3, #48	; 0x30
 8007f60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008124 <_vfiprintf_r+0x24c>
 8007f64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f68:	f04f 0901 	mov.w	r9, #1
 8007f6c:	4623      	mov	r3, r4
 8007f6e:	469a      	mov	sl, r3
 8007f70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f74:	b10a      	cbz	r2, 8007f7a <_vfiprintf_r+0xa2>
 8007f76:	2a25      	cmp	r2, #37	; 0x25
 8007f78:	d1f9      	bne.n	8007f6e <_vfiprintf_r+0x96>
 8007f7a:	ebba 0b04 	subs.w	fp, sl, r4
 8007f7e:	d00b      	beq.n	8007f98 <_vfiprintf_r+0xc0>
 8007f80:	465b      	mov	r3, fp
 8007f82:	4622      	mov	r2, r4
 8007f84:	4629      	mov	r1, r5
 8007f86:	4630      	mov	r0, r6
 8007f88:	f7ff ff93 	bl	8007eb2 <__sfputs_r>
 8007f8c:	3001      	adds	r0, #1
 8007f8e:	f000 80aa 	beq.w	80080e6 <_vfiprintf_r+0x20e>
 8007f92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f94:	445a      	add	r2, fp
 8007f96:	9209      	str	r2, [sp, #36]	; 0x24
 8007f98:	f89a 3000 	ldrb.w	r3, [sl]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f000 80a2 	beq.w	80080e6 <_vfiprintf_r+0x20e>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fac:	f10a 0a01 	add.w	sl, sl, #1
 8007fb0:	9304      	str	r3, [sp, #16]
 8007fb2:	9307      	str	r3, [sp, #28]
 8007fb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fb8:	931a      	str	r3, [sp, #104]	; 0x68
 8007fba:	4654      	mov	r4, sl
 8007fbc:	2205      	movs	r2, #5
 8007fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc2:	4858      	ldr	r0, [pc, #352]	; (8008124 <_vfiprintf_r+0x24c>)
 8007fc4:	f7f8 f92c 	bl	8000220 <memchr>
 8007fc8:	9a04      	ldr	r2, [sp, #16]
 8007fca:	b9d8      	cbnz	r0, 8008004 <_vfiprintf_r+0x12c>
 8007fcc:	06d1      	lsls	r1, r2, #27
 8007fce:	bf44      	itt	mi
 8007fd0:	2320      	movmi	r3, #32
 8007fd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fd6:	0713      	lsls	r3, r2, #28
 8007fd8:	bf44      	itt	mi
 8007fda:	232b      	movmi	r3, #43	; 0x2b
 8007fdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fe0:	f89a 3000 	ldrb.w	r3, [sl]
 8007fe4:	2b2a      	cmp	r3, #42	; 0x2a
 8007fe6:	d015      	beq.n	8008014 <_vfiprintf_r+0x13c>
 8007fe8:	9a07      	ldr	r2, [sp, #28]
 8007fea:	4654      	mov	r4, sl
 8007fec:	2000      	movs	r0, #0
 8007fee:	f04f 0c0a 	mov.w	ip, #10
 8007ff2:	4621      	mov	r1, r4
 8007ff4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ff8:	3b30      	subs	r3, #48	; 0x30
 8007ffa:	2b09      	cmp	r3, #9
 8007ffc:	d94e      	bls.n	800809c <_vfiprintf_r+0x1c4>
 8007ffe:	b1b0      	cbz	r0, 800802e <_vfiprintf_r+0x156>
 8008000:	9207      	str	r2, [sp, #28]
 8008002:	e014      	b.n	800802e <_vfiprintf_r+0x156>
 8008004:	eba0 0308 	sub.w	r3, r0, r8
 8008008:	fa09 f303 	lsl.w	r3, r9, r3
 800800c:	4313      	orrs	r3, r2
 800800e:	9304      	str	r3, [sp, #16]
 8008010:	46a2      	mov	sl, r4
 8008012:	e7d2      	b.n	8007fba <_vfiprintf_r+0xe2>
 8008014:	9b03      	ldr	r3, [sp, #12]
 8008016:	1d19      	adds	r1, r3, #4
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	9103      	str	r1, [sp, #12]
 800801c:	2b00      	cmp	r3, #0
 800801e:	bfbb      	ittet	lt
 8008020:	425b      	neglt	r3, r3
 8008022:	f042 0202 	orrlt.w	r2, r2, #2
 8008026:	9307      	strge	r3, [sp, #28]
 8008028:	9307      	strlt	r3, [sp, #28]
 800802a:	bfb8      	it	lt
 800802c:	9204      	strlt	r2, [sp, #16]
 800802e:	7823      	ldrb	r3, [r4, #0]
 8008030:	2b2e      	cmp	r3, #46	; 0x2e
 8008032:	d10c      	bne.n	800804e <_vfiprintf_r+0x176>
 8008034:	7863      	ldrb	r3, [r4, #1]
 8008036:	2b2a      	cmp	r3, #42	; 0x2a
 8008038:	d135      	bne.n	80080a6 <_vfiprintf_r+0x1ce>
 800803a:	9b03      	ldr	r3, [sp, #12]
 800803c:	1d1a      	adds	r2, r3, #4
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	9203      	str	r2, [sp, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	bfb8      	it	lt
 8008046:	f04f 33ff 	movlt.w	r3, #4294967295
 800804a:	3402      	adds	r4, #2
 800804c:	9305      	str	r3, [sp, #20]
 800804e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008134 <_vfiprintf_r+0x25c>
 8008052:	7821      	ldrb	r1, [r4, #0]
 8008054:	2203      	movs	r2, #3
 8008056:	4650      	mov	r0, sl
 8008058:	f7f8 f8e2 	bl	8000220 <memchr>
 800805c:	b140      	cbz	r0, 8008070 <_vfiprintf_r+0x198>
 800805e:	2340      	movs	r3, #64	; 0x40
 8008060:	eba0 000a 	sub.w	r0, r0, sl
 8008064:	fa03 f000 	lsl.w	r0, r3, r0
 8008068:	9b04      	ldr	r3, [sp, #16]
 800806a:	4303      	orrs	r3, r0
 800806c:	3401      	adds	r4, #1
 800806e:	9304      	str	r3, [sp, #16]
 8008070:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008074:	482c      	ldr	r0, [pc, #176]	; (8008128 <_vfiprintf_r+0x250>)
 8008076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800807a:	2206      	movs	r2, #6
 800807c:	f7f8 f8d0 	bl	8000220 <memchr>
 8008080:	2800      	cmp	r0, #0
 8008082:	d03f      	beq.n	8008104 <_vfiprintf_r+0x22c>
 8008084:	4b29      	ldr	r3, [pc, #164]	; (800812c <_vfiprintf_r+0x254>)
 8008086:	bb1b      	cbnz	r3, 80080d0 <_vfiprintf_r+0x1f8>
 8008088:	9b03      	ldr	r3, [sp, #12]
 800808a:	3307      	adds	r3, #7
 800808c:	f023 0307 	bic.w	r3, r3, #7
 8008090:	3308      	adds	r3, #8
 8008092:	9303      	str	r3, [sp, #12]
 8008094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008096:	443b      	add	r3, r7
 8008098:	9309      	str	r3, [sp, #36]	; 0x24
 800809a:	e767      	b.n	8007f6c <_vfiprintf_r+0x94>
 800809c:	fb0c 3202 	mla	r2, ip, r2, r3
 80080a0:	460c      	mov	r4, r1
 80080a2:	2001      	movs	r0, #1
 80080a4:	e7a5      	b.n	8007ff2 <_vfiprintf_r+0x11a>
 80080a6:	2300      	movs	r3, #0
 80080a8:	3401      	adds	r4, #1
 80080aa:	9305      	str	r3, [sp, #20]
 80080ac:	4619      	mov	r1, r3
 80080ae:	f04f 0c0a 	mov.w	ip, #10
 80080b2:	4620      	mov	r0, r4
 80080b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080b8:	3a30      	subs	r2, #48	; 0x30
 80080ba:	2a09      	cmp	r2, #9
 80080bc:	d903      	bls.n	80080c6 <_vfiprintf_r+0x1ee>
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d0c5      	beq.n	800804e <_vfiprintf_r+0x176>
 80080c2:	9105      	str	r1, [sp, #20]
 80080c4:	e7c3      	b.n	800804e <_vfiprintf_r+0x176>
 80080c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80080ca:	4604      	mov	r4, r0
 80080cc:	2301      	movs	r3, #1
 80080ce:	e7f0      	b.n	80080b2 <_vfiprintf_r+0x1da>
 80080d0:	ab03      	add	r3, sp, #12
 80080d2:	9300      	str	r3, [sp, #0]
 80080d4:	462a      	mov	r2, r5
 80080d6:	4b16      	ldr	r3, [pc, #88]	; (8008130 <_vfiprintf_r+0x258>)
 80080d8:	a904      	add	r1, sp, #16
 80080da:	4630      	mov	r0, r6
 80080dc:	f7fd ffa8 	bl	8006030 <_printf_float>
 80080e0:	4607      	mov	r7, r0
 80080e2:	1c78      	adds	r0, r7, #1
 80080e4:	d1d6      	bne.n	8008094 <_vfiprintf_r+0x1bc>
 80080e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080e8:	07d9      	lsls	r1, r3, #31
 80080ea:	d405      	bmi.n	80080f8 <_vfiprintf_r+0x220>
 80080ec:	89ab      	ldrh	r3, [r5, #12]
 80080ee:	059a      	lsls	r2, r3, #22
 80080f0:	d402      	bmi.n	80080f8 <_vfiprintf_r+0x220>
 80080f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080f4:	f000 faaf 	bl	8008656 <__retarget_lock_release_recursive>
 80080f8:	89ab      	ldrh	r3, [r5, #12]
 80080fa:	065b      	lsls	r3, r3, #25
 80080fc:	f53f af12 	bmi.w	8007f24 <_vfiprintf_r+0x4c>
 8008100:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008102:	e711      	b.n	8007f28 <_vfiprintf_r+0x50>
 8008104:	ab03      	add	r3, sp, #12
 8008106:	9300      	str	r3, [sp, #0]
 8008108:	462a      	mov	r2, r5
 800810a:	4b09      	ldr	r3, [pc, #36]	; (8008130 <_vfiprintf_r+0x258>)
 800810c:	a904      	add	r1, sp, #16
 800810e:	4630      	mov	r0, r6
 8008110:	f7fe fa32 	bl	8006578 <_printf_i>
 8008114:	e7e4      	b.n	80080e0 <_vfiprintf_r+0x208>
 8008116:	bf00      	nop
 8008118:	08008d74 	.word	0x08008d74
 800811c:	08008d94 	.word	0x08008d94
 8008120:	08008d54 	.word	0x08008d54
 8008124:	08008c42 	.word	0x08008c42
 8008128:	08008c4c 	.word	0x08008c4c
 800812c:	08006031 	.word	0x08006031
 8008130:	08007eb3 	.word	0x08007eb3
 8008134:	08008c48 	.word	0x08008c48

08008138 <__swbuf_r>:
 8008138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800813a:	460e      	mov	r6, r1
 800813c:	4614      	mov	r4, r2
 800813e:	4605      	mov	r5, r0
 8008140:	b118      	cbz	r0, 800814a <__swbuf_r+0x12>
 8008142:	6983      	ldr	r3, [r0, #24]
 8008144:	b90b      	cbnz	r3, 800814a <__swbuf_r+0x12>
 8008146:	f000 f9e7 	bl	8008518 <__sinit>
 800814a:	4b21      	ldr	r3, [pc, #132]	; (80081d0 <__swbuf_r+0x98>)
 800814c:	429c      	cmp	r4, r3
 800814e:	d12b      	bne.n	80081a8 <__swbuf_r+0x70>
 8008150:	686c      	ldr	r4, [r5, #4]
 8008152:	69a3      	ldr	r3, [r4, #24]
 8008154:	60a3      	str	r3, [r4, #8]
 8008156:	89a3      	ldrh	r3, [r4, #12]
 8008158:	071a      	lsls	r2, r3, #28
 800815a:	d52f      	bpl.n	80081bc <__swbuf_r+0x84>
 800815c:	6923      	ldr	r3, [r4, #16]
 800815e:	b36b      	cbz	r3, 80081bc <__swbuf_r+0x84>
 8008160:	6923      	ldr	r3, [r4, #16]
 8008162:	6820      	ldr	r0, [r4, #0]
 8008164:	1ac0      	subs	r0, r0, r3
 8008166:	6963      	ldr	r3, [r4, #20]
 8008168:	b2f6      	uxtb	r6, r6
 800816a:	4283      	cmp	r3, r0
 800816c:	4637      	mov	r7, r6
 800816e:	dc04      	bgt.n	800817a <__swbuf_r+0x42>
 8008170:	4621      	mov	r1, r4
 8008172:	4628      	mov	r0, r5
 8008174:	f000 f93c 	bl	80083f0 <_fflush_r>
 8008178:	bb30      	cbnz	r0, 80081c8 <__swbuf_r+0x90>
 800817a:	68a3      	ldr	r3, [r4, #8]
 800817c:	3b01      	subs	r3, #1
 800817e:	60a3      	str	r3, [r4, #8]
 8008180:	6823      	ldr	r3, [r4, #0]
 8008182:	1c5a      	adds	r2, r3, #1
 8008184:	6022      	str	r2, [r4, #0]
 8008186:	701e      	strb	r6, [r3, #0]
 8008188:	6963      	ldr	r3, [r4, #20]
 800818a:	3001      	adds	r0, #1
 800818c:	4283      	cmp	r3, r0
 800818e:	d004      	beq.n	800819a <__swbuf_r+0x62>
 8008190:	89a3      	ldrh	r3, [r4, #12]
 8008192:	07db      	lsls	r3, r3, #31
 8008194:	d506      	bpl.n	80081a4 <__swbuf_r+0x6c>
 8008196:	2e0a      	cmp	r6, #10
 8008198:	d104      	bne.n	80081a4 <__swbuf_r+0x6c>
 800819a:	4621      	mov	r1, r4
 800819c:	4628      	mov	r0, r5
 800819e:	f000 f927 	bl	80083f0 <_fflush_r>
 80081a2:	b988      	cbnz	r0, 80081c8 <__swbuf_r+0x90>
 80081a4:	4638      	mov	r0, r7
 80081a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a8:	4b0a      	ldr	r3, [pc, #40]	; (80081d4 <__swbuf_r+0x9c>)
 80081aa:	429c      	cmp	r4, r3
 80081ac:	d101      	bne.n	80081b2 <__swbuf_r+0x7a>
 80081ae:	68ac      	ldr	r4, [r5, #8]
 80081b0:	e7cf      	b.n	8008152 <__swbuf_r+0x1a>
 80081b2:	4b09      	ldr	r3, [pc, #36]	; (80081d8 <__swbuf_r+0xa0>)
 80081b4:	429c      	cmp	r4, r3
 80081b6:	bf08      	it	eq
 80081b8:	68ec      	ldreq	r4, [r5, #12]
 80081ba:	e7ca      	b.n	8008152 <__swbuf_r+0x1a>
 80081bc:	4621      	mov	r1, r4
 80081be:	4628      	mov	r0, r5
 80081c0:	f000 f81a 	bl	80081f8 <__swsetup_r>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	d0cb      	beq.n	8008160 <__swbuf_r+0x28>
 80081c8:	f04f 37ff 	mov.w	r7, #4294967295
 80081cc:	e7ea      	b.n	80081a4 <__swbuf_r+0x6c>
 80081ce:	bf00      	nop
 80081d0:	08008d74 	.word	0x08008d74
 80081d4:	08008d94 	.word	0x08008d94
 80081d8:	08008d54 	.word	0x08008d54

080081dc <__ascii_wctomb>:
 80081dc:	b149      	cbz	r1, 80081f2 <__ascii_wctomb+0x16>
 80081de:	2aff      	cmp	r2, #255	; 0xff
 80081e0:	bf85      	ittet	hi
 80081e2:	238a      	movhi	r3, #138	; 0x8a
 80081e4:	6003      	strhi	r3, [r0, #0]
 80081e6:	700a      	strbls	r2, [r1, #0]
 80081e8:	f04f 30ff 	movhi.w	r0, #4294967295
 80081ec:	bf98      	it	ls
 80081ee:	2001      	movls	r0, #1
 80081f0:	4770      	bx	lr
 80081f2:	4608      	mov	r0, r1
 80081f4:	4770      	bx	lr
	...

080081f8 <__swsetup_r>:
 80081f8:	4b32      	ldr	r3, [pc, #200]	; (80082c4 <__swsetup_r+0xcc>)
 80081fa:	b570      	push	{r4, r5, r6, lr}
 80081fc:	681d      	ldr	r5, [r3, #0]
 80081fe:	4606      	mov	r6, r0
 8008200:	460c      	mov	r4, r1
 8008202:	b125      	cbz	r5, 800820e <__swsetup_r+0x16>
 8008204:	69ab      	ldr	r3, [r5, #24]
 8008206:	b913      	cbnz	r3, 800820e <__swsetup_r+0x16>
 8008208:	4628      	mov	r0, r5
 800820a:	f000 f985 	bl	8008518 <__sinit>
 800820e:	4b2e      	ldr	r3, [pc, #184]	; (80082c8 <__swsetup_r+0xd0>)
 8008210:	429c      	cmp	r4, r3
 8008212:	d10f      	bne.n	8008234 <__swsetup_r+0x3c>
 8008214:	686c      	ldr	r4, [r5, #4]
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800821c:	0719      	lsls	r1, r3, #28
 800821e:	d42c      	bmi.n	800827a <__swsetup_r+0x82>
 8008220:	06dd      	lsls	r5, r3, #27
 8008222:	d411      	bmi.n	8008248 <__swsetup_r+0x50>
 8008224:	2309      	movs	r3, #9
 8008226:	6033      	str	r3, [r6, #0]
 8008228:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800822c:	81a3      	strh	r3, [r4, #12]
 800822e:	f04f 30ff 	mov.w	r0, #4294967295
 8008232:	e03e      	b.n	80082b2 <__swsetup_r+0xba>
 8008234:	4b25      	ldr	r3, [pc, #148]	; (80082cc <__swsetup_r+0xd4>)
 8008236:	429c      	cmp	r4, r3
 8008238:	d101      	bne.n	800823e <__swsetup_r+0x46>
 800823a:	68ac      	ldr	r4, [r5, #8]
 800823c:	e7eb      	b.n	8008216 <__swsetup_r+0x1e>
 800823e:	4b24      	ldr	r3, [pc, #144]	; (80082d0 <__swsetup_r+0xd8>)
 8008240:	429c      	cmp	r4, r3
 8008242:	bf08      	it	eq
 8008244:	68ec      	ldreq	r4, [r5, #12]
 8008246:	e7e6      	b.n	8008216 <__swsetup_r+0x1e>
 8008248:	0758      	lsls	r0, r3, #29
 800824a:	d512      	bpl.n	8008272 <__swsetup_r+0x7a>
 800824c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800824e:	b141      	cbz	r1, 8008262 <__swsetup_r+0x6a>
 8008250:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008254:	4299      	cmp	r1, r3
 8008256:	d002      	beq.n	800825e <__swsetup_r+0x66>
 8008258:	4630      	mov	r0, r6
 800825a:	f7ff fcd5 	bl	8007c08 <_free_r>
 800825e:	2300      	movs	r3, #0
 8008260:	6363      	str	r3, [r4, #52]	; 0x34
 8008262:	89a3      	ldrh	r3, [r4, #12]
 8008264:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008268:	81a3      	strh	r3, [r4, #12]
 800826a:	2300      	movs	r3, #0
 800826c:	6063      	str	r3, [r4, #4]
 800826e:	6923      	ldr	r3, [r4, #16]
 8008270:	6023      	str	r3, [r4, #0]
 8008272:	89a3      	ldrh	r3, [r4, #12]
 8008274:	f043 0308 	orr.w	r3, r3, #8
 8008278:	81a3      	strh	r3, [r4, #12]
 800827a:	6923      	ldr	r3, [r4, #16]
 800827c:	b94b      	cbnz	r3, 8008292 <__swsetup_r+0x9a>
 800827e:	89a3      	ldrh	r3, [r4, #12]
 8008280:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008284:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008288:	d003      	beq.n	8008292 <__swsetup_r+0x9a>
 800828a:	4621      	mov	r1, r4
 800828c:	4630      	mov	r0, r6
 800828e:	f000 fa09 	bl	80086a4 <__smakebuf_r>
 8008292:	89a0      	ldrh	r0, [r4, #12]
 8008294:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008298:	f010 0301 	ands.w	r3, r0, #1
 800829c:	d00a      	beq.n	80082b4 <__swsetup_r+0xbc>
 800829e:	2300      	movs	r3, #0
 80082a0:	60a3      	str	r3, [r4, #8]
 80082a2:	6963      	ldr	r3, [r4, #20]
 80082a4:	425b      	negs	r3, r3
 80082a6:	61a3      	str	r3, [r4, #24]
 80082a8:	6923      	ldr	r3, [r4, #16]
 80082aa:	b943      	cbnz	r3, 80082be <__swsetup_r+0xc6>
 80082ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082b0:	d1ba      	bne.n	8008228 <__swsetup_r+0x30>
 80082b2:	bd70      	pop	{r4, r5, r6, pc}
 80082b4:	0781      	lsls	r1, r0, #30
 80082b6:	bf58      	it	pl
 80082b8:	6963      	ldrpl	r3, [r4, #20]
 80082ba:	60a3      	str	r3, [r4, #8]
 80082bc:	e7f4      	b.n	80082a8 <__swsetup_r+0xb0>
 80082be:	2000      	movs	r0, #0
 80082c0:	e7f7      	b.n	80082b2 <__swsetup_r+0xba>
 80082c2:	bf00      	nop
 80082c4:	2000000c 	.word	0x2000000c
 80082c8:	08008d74 	.word	0x08008d74
 80082cc:	08008d94 	.word	0x08008d94
 80082d0:	08008d54 	.word	0x08008d54

080082d4 <abort>:
 80082d4:	b508      	push	{r3, lr}
 80082d6:	2006      	movs	r0, #6
 80082d8:	f000 fa4c 	bl	8008774 <raise>
 80082dc:	2001      	movs	r0, #1
 80082de:	f000 fb5f 	bl	80089a0 <_exit>
	...

080082e4 <__sflush_r>:
 80082e4:	898a      	ldrh	r2, [r1, #12]
 80082e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082ea:	4605      	mov	r5, r0
 80082ec:	0710      	lsls	r0, r2, #28
 80082ee:	460c      	mov	r4, r1
 80082f0:	d458      	bmi.n	80083a4 <__sflush_r+0xc0>
 80082f2:	684b      	ldr	r3, [r1, #4]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	dc05      	bgt.n	8008304 <__sflush_r+0x20>
 80082f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	dc02      	bgt.n	8008304 <__sflush_r+0x20>
 80082fe:	2000      	movs	r0, #0
 8008300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008304:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008306:	2e00      	cmp	r6, #0
 8008308:	d0f9      	beq.n	80082fe <__sflush_r+0x1a>
 800830a:	2300      	movs	r3, #0
 800830c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008310:	682f      	ldr	r7, [r5, #0]
 8008312:	602b      	str	r3, [r5, #0]
 8008314:	d032      	beq.n	800837c <__sflush_r+0x98>
 8008316:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	075a      	lsls	r2, r3, #29
 800831c:	d505      	bpl.n	800832a <__sflush_r+0x46>
 800831e:	6863      	ldr	r3, [r4, #4]
 8008320:	1ac0      	subs	r0, r0, r3
 8008322:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008324:	b10b      	cbz	r3, 800832a <__sflush_r+0x46>
 8008326:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008328:	1ac0      	subs	r0, r0, r3
 800832a:	2300      	movs	r3, #0
 800832c:	4602      	mov	r2, r0
 800832e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008330:	6a21      	ldr	r1, [r4, #32]
 8008332:	4628      	mov	r0, r5
 8008334:	47b0      	blx	r6
 8008336:	1c43      	adds	r3, r0, #1
 8008338:	89a3      	ldrh	r3, [r4, #12]
 800833a:	d106      	bne.n	800834a <__sflush_r+0x66>
 800833c:	6829      	ldr	r1, [r5, #0]
 800833e:	291d      	cmp	r1, #29
 8008340:	d82c      	bhi.n	800839c <__sflush_r+0xb8>
 8008342:	4a2a      	ldr	r2, [pc, #168]	; (80083ec <__sflush_r+0x108>)
 8008344:	40ca      	lsrs	r2, r1
 8008346:	07d6      	lsls	r6, r2, #31
 8008348:	d528      	bpl.n	800839c <__sflush_r+0xb8>
 800834a:	2200      	movs	r2, #0
 800834c:	6062      	str	r2, [r4, #4]
 800834e:	04d9      	lsls	r1, r3, #19
 8008350:	6922      	ldr	r2, [r4, #16]
 8008352:	6022      	str	r2, [r4, #0]
 8008354:	d504      	bpl.n	8008360 <__sflush_r+0x7c>
 8008356:	1c42      	adds	r2, r0, #1
 8008358:	d101      	bne.n	800835e <__sflush_r+0x7a>
 800835a:	682b      	ldr	r3, [r5, #0]
 800835c:	b903      	cbnz	r3, 8008360 <__sflush_r+0x7c>
 800835e:	6560      	str	r0, [r4, #84]	; 0x54
 8008360:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008362:	602f      	str	r7, [r5, #0]
 8008364:	2900      	cmp	r1, #0
 8008366:	d0ca      	beq.n	80082fe <__sflush_r+0x1a>
 8008368:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800836c:	4299      	cmp	r1, r3
 800836e:	d002      	beq.n	8008376 <__sflush_r+0x92>
 8008370:	4628      	mov	r0, r5
 8008372:	f7ff fc49 	bl	8007c08 <_free_r>
 8008376:	2000      	movs	r0, #0
 8008378:	6360      	str	r0, [r4, #52]	; 0x34
 800837a:	e7c1      	b.n	8008300 <__sflush_r+0x1c>
 800837c:	6a21      	ldr	r1, [r4, #32]
 800837e:	2301      	movs	r3, #1
 8008380:	4628      	mov	r0, r5
 8008382:	47b0      	blx	r6
 8008384:	1c41      	adds	r1, r0, #1
 8008386:	d1c7      	bne.n	8008318 <__sflush_r+0x34>
 8008388:	682b      	ldr	r3, [r5, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d0c4      	beq.n	8008318 <__sflush_r+0x34>
 800838e:	2b1d      	cmp	r3, #29
 8008390:	d001      	beq.n	8008396 <__sflush_r+0xb2>
 8008392:	2b16      	cmp	r3, #22
 8008394:	d101      	bne.n	800839a <__sflush_r+0xb6>
 8008396:	602f      	str	r7, [r5, #0]
 8008398:	e7b1      	b.n	80082fe <__sflush_r+0x1a>
 800839a:	89a3      	ldrh	r3, [r4, #12]
 800839c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083a0:	81a3      	strh	r3, [r4, #12]
 80083a2:	e7ad      	b.n	8008300 <__sflush_r+0x1c>
 80083a4:	690f      	ldr	r7, [r1, #16]
 80083a6:	2f00      	cmp	r7, #0
 80083a8:	d0a9      	beq.n	80082fe <__sflush_r+0x1a>
 80083aa:	0793      	lsls	r3, r2, #30
 80083ac:	680e      	ldr	r6, [r1, #0]
 80083ae:	bf08      	it	eq
 80083b0:	694b      	ldreq	r3, [r1, #20]
 80083b2:	600f      	str	r7, [r1, #0]
 80083b4:	bf18      	it	ne
 80083b6:	2300      	movne	r3, #0
 80083b8:	eba6 0807 	sub.w	r8, r6, r7
 80083bc:	608b      	str	r3, [r1, #8]
 80083be:	f1b8 0f00 	cmp.w	r8, #0
 80083c2:	dd9c      	ble.n	80082fe <__sflush_r+0x1a>
 80083c4:	6a21      	ldr	r1, [r4, #32]
 80083c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083c8:	4643      	mov	r3, r8
 80083ca:	463a      	mov	r2, r7
 80083cc:	4628      	mov	r0, r5
 80083ce:	47b0      	blx	r6
 80083d0:	2800      	cmp	r0, #0
 80083d2:	dc06      	bgt.n	80083e2 <__sflush_r+0xfe>
 80083d4:	89a3      	ldrh	r3, [r4, #12]
 80083d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083da:	81a3      	strh	r3, [r4, #12]
 80083dc:	f04f 30ff 	mov.w	r0, #4294967295
 80083e0:	e78e      	b.n	8008300 <__sflush_r+0x1c>
 80083e2:	4407      	add	r7, r0
 80083e4:	eba8 0800 	sub.w	r8, r8, r0
 80083e8:	e7e9      	b.n	80083be <__sflush_r+0xda>
 80083ea:	bf00      	nop
 80083ec:	20400001 	.word	0x20400001

080083f0 <_fflush_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	690b      	ldr	r3, [r1, #16]
 80083f4:	4605      	mov	r5, r0
 80083f6:	460c      	mov	r4, r1
 80083f8:	b913      	cbnz	r3, 8008400 <_fflush_r+0x10>
 80083fa:	2500      	movs	r5, #0
 80083fc:	4628      	mov	r0, r5
 80083fe:	bd38      	pop	{r3, r4, r5, pc}
 8008400:	b118      	cbz	r0, 800840a <_fflush_r+0x1a>
 8008402:	6983      	ldr	r3, [r0, #24]
 8008404:	b90b      	cbnz	r3, 800840a <_fflush_r+0x1a>
 8008406:	f000 f887 	bl	8008518 <__sinit>
 800840a:	4b14      	ldr	r3, [pc, #80]	; (800845c <_fflush_r+0x6c>)
 800840c:	429c      	cmp	r4, r3
 800840e:	d11b      	bne.n	8008448 <_fflush_r+0x58>
 8008410:	686c      	ldr	r4, [r5, #4]
 8008412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d0ef      	beq.n	80083fa <_fflush_r+0xa>
 800841a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800841c:	07d0      	lsls	r0, r2, #31
 800841e:	d404      	bmi.n	800842a <_fflush_r+0x3a>
 8008420:	0599      	lsls	r1, r3, #22
 8008422:	d402      	bmi.n	800842a <_fflush_r+0x3a>
 8008424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008426:	f000 f915 	bl	8008654 <__retarget_lock_acquire_recursive>
 800842a:	4628      	mov	r0, r5
 800842c:	4621      	mov	r1, r4
 800842e:	f7ff ff59 	bl	80082e4 <__sflush_r>
 8008432:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008434:	07da      	lsls	r2, r3, #31
 8008436:	4605      	mov	r5, r0
 8008438:	d4e0      	bmi.n	80083fc <_fflush_r+0xc>
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	059b      	lsls	r3, r3, #22
 800843e:	d4dd      	bmi.n	80083fc <_fflush_r+0xc>
 8008440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008442:	f000 f908 	bl	8008656 <__retarget_lock_release_recursive>
 8008446:	e7d9      	b.n	80083fc <_fflush_r+0xc>
 8008448:	4b05      	ldr	r3, [pc, #20]	; (8008460 <_fflush_r+0x70>)
 800844a:	429c      	cmp	r4, r3
 800844c:	d101      	bne.n	8008452 <_fflush_r+0x62>
 800844e:	68ac      	ldr	r4, [r5, #8]
 8008450:	e7df      	b.n	8008412 <_fflush_r+0x22>
 8008452:	4b04      	ldr	r3, [pc, #16]	; (8008464 <_fflush_r+0x74>)
 8008454:	429c      	cmp	r4, r3
 8008456:	bf08      	it	eq
 8008458:	68ec      	ldreq	r4, [r5, #12]
 800845a:	e7da      	b.n	8008412 <_fflush_r+0x22>
 800845c:	08008d74 	.word	0x08008d74
 8008460:	08008d94 	.word	0x08008d94
 8008464:	08008d54 	.word	0x08008d54

08008468 <std>:
 8008468:	2300      	movs	r3, #0
 800846a:	b510      	push	{r4, lr}
 800846c:	4604      	mov	r4, r0
 800846e:	e9c0 3300 	strd	r3, r3, [r0]
 8008472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008476:	6083      	str	r3, [r0, #8]
 8008478:	8181      	strh	r1, [r0, #12]
 800847a:	6643      	str	r3, [r0, #100]	; 0x64
 800847c:	81c2      	strh	r2, [r0, #14]
 800847e:	6183      	str	r3, [r0, #24]
 8008480:	4619      	mov	r1, r3
 8008482:	2208      	movs	r2, #8
 8008484:	305c      	adds	r0, #92	; 0x5c
 8008486:	f7fd fd2b 	bl	8005ee0 <memset>
 800848a:	4b05      	ldr	r3, [pc, #20]	; (80084a0 <std+0x38>)
 800848c:	6263      	str	r3, [r4, #36]	; 0x24
 800848e:	4b05      	ldr	r3, [pc, #20]	; (80084a4 <std+0x3c>)
 8008490:	62a3      	str	r3, [r4, #40]	; 0x28
 8008492:	4b05      	ldr	r3, [pc, #20]	; (80084a8 <std+0x40>)
 8008494:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008496:	4b05      	ldr	r3, [pc, #20]	; (80084ac <std+0x44>)
 8008498:	6224      	str	r4, [r4, #32]
 800849a:	6323      	str	r3, [r4, #48]	; 0x30
 800849c:	bd10      	pop	{r4, pc}
 800849e:	bf00      	nop
 80084a0:	080087ad 	.word	0x080087ad
 80084a4:	080087cf 	.word	0x080087cf
 80084a8:	08008807 	.word	0x08008807
 80084ac:	0800882b 	.word	0x0800882b

080084b0 <_cleanup_r>:
 80084b0:	4901      	ldr	r1, [pc, #4]	; (80084b8 <_cleanup_r+0x8>)
 80084b2:	f000 b8af 	b.w	8008614 <_fwalk_reent>
 80084b6:	bf00      	nop
 80084b8:	080083f1 	.word	0x080083f1

080084bc <__sfmoreglue>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	2268      	movs	r2, #104	; 0x68
 80084c0:	1e4d      	subs	r5, r1, #1
 80084c2:	4355      	muls	r5, r2
 80084c4:	460e      	mov	r6, r1
 80084c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80084ca:	f7ff fc09 	bl	8007ce0 <_malloc_r>
 80084ce:	4604      	mov	r4, r0
 80084d0:	b140      	cbz	r0, 80084e4 <__sfmoreglue+0x28>
 80084d2:	2100      	movs	r1, #0
 80084d4:	e9c0 1600 	strd	r1, r6, [r0]
 80084d8:	300c      	adds	r0, #12
 80084da:	60a0      	str	r0, [r4, #8]
 80084dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80084e0:	f7fd fcfe 	bl	8005ee0 <memset>
 80084e4:	4620      	mov	r0, r4
 80084e6:	bd70      	pop	{r4, r5, r6, pc}

080084e8 <__sfp_lock_acquire>:
 80084e8:	4801      	ldr	r0, [pc, #4]	; (80084f0 <__sfp_lock_acquire+0x8>)
 80084ea:	f000 b8b3 	b.w	8008654 <__retarget_lock_acquire_recursive>
 80084ee:	bf00      	nop
 80084f0:	200006a1 	.word	0x200006a1

080084f4 <__sfp_lock_release>:
 80084f4:	4801      	ldr	r0, [pc, #4]	; (80084fc <__sfp_lock_release+0x8>)
 80084f6:	f000 b8ae 	b.w	8008656 <__retarget_lock_release_recursive>
 80084fa:	bf00      	nop
 80084fc:	200006a1 	.word	0x200006a1

08008500 <__sinit_lock_acquire>:
 8008500:	4801      	ldr	r0, [pc, #4]	; (8008508 <__sinit_lock_acquire+0x8>)
 8008502:	f000 b8a7 	b.w	8008654 <__retarget_lock_acquire_recursive>
 8008506:	bf00      	nop
 8008508:	200006a2 	.word	0x200006a2

0800850c <__sinit_lock_release>:
 800850c:	4801      	ldr	r0, [pc, #4]	; (8008514 <__sinit_lock_release+0x8>)
 800850e:	f000 b8a2 	b.w	8008656 <__retarget_lock_release_recursive>
 8008512:	bf00      	nop
 8008514:	200006a2 	.word	0x200006a2

08008518 <__sinit>:
 8008518:	b510      	push	{r4, lr}
 800851a:	4604      	mov	r4, r0
 800851c:	f7ff fff0 	bl	8008500 <__sinit_lock_acquire>
 8008520:	69a3      	ldr	r3, [r4, #24]
 8008522:	b11b      	cbz	r3, 800852c <__sinit+0x14>
 8008524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008528:	f7ff bff0 	b.w	800850c <__sinit_lock_release>
 800852c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008530:	6523      	str	r3, [r4, #80]	; 0x50
 8008532:	4b13      	ldr	r3, [pc, #76]	; (8008580 <__sinit+0x68>)
 8008534:	4a13      	ldr	r2, [pc, #76]	; (8008584 <__sinit+0x6c>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	62a2      	str	r2, [r4, #40]	; 0x28
 800853a:	42a3      	cmp	r3, r4
 800853c:	bf04      	itt	eq
 800853e:	2301      	moveq	r3, #1
 8008540:	61a3      	streq	r3, [r4, #24]
 8008542:	4620      	mov	r0, r4
 8008544:	f000 f820 	bl	8008588 <__sfp>
 8008548:	6060      	str	r0, [r4, #4]
 800854a:	4620      	mov	r0, r4
 800854c:	f000 f81c 	bl	8008588 <__sfp>
 8008550:	60a0      	str	r0, [r4, #8]
 8008552:	4620      	mov	r0, r4
 8008554:	f000 f818 	bl	8008588 <__sfp>
 8008558:	2200      	movs	r2, #0
 800855a:	60e0      	str	r0, [r4, #12]
 800855c:	2104      	movs	r1, #4
 800855e:	6860      	ldr	r0, [r4, #4]
 8008560:	f7ff ff82 	bl	8008468 <std>
 8008564:	68a0      	ldr	r0, [r4, #8]
 8008566:	2201      	movs	r2, #1
 8008568:	2109      	movs	r1, #9
 800856a:	f7ff ff7d 	bl	8008468 <std>
 800856e:	68e0      	ldr	r0, [r4, #12]
 8008570:	2202      	movs	r2, #2
 8008572:	2112      	movs	r1, #18
 8008574:	f7ff ff78 	bl	8008468 <std>
 8008578:	2301      	movs	r3, #1
 800857a:	61a3      	str	r3, [r4, #24]
 800857c:	e7d2      	b.n	8008524 <__sinit+0xc>
 800857e:	bf00      	nop
 8008580:	080089d8 	.word	0x080089d8
 8008584:	080084b1 	.word	0x080084b1

08008588 <__sfp>:
 8008588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800858a:	4607      	mov	r7, r0
 800858c:	f7ff ffac 	bl	80084e8 <__sfp_lock_acquire>
 8008590:	4b1e      	ldr	r3, [pc, #120]	; (800860c <__sfp+0x84>)
 8008592:	681e      	ldr	r6, [r3, #0]
 8008594:	69b3      	ldr	r3, [r6, #24]
 8008596:	b913      	cbnz	r3, 800859e <__sfp+0x16>
 8008598:	4630      	mov	r0, r6
 800859a:	f7ff ffbd 	bl	8008518 <__sinit>
 800859e:	3648      	adds	r6, #72	; 0x48
 80085a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80085a4:	3b01      	subs	r3, #1
 80085a6:	d503      	bpl.n	80085b0 <__sfp+0x28>
 80085a8:	6833      	ldr	r3, [r6, #0]
 80085aa:	b30b      	cbz	r3, 80085f0 <__sfp+0x68>
 80085ac:	6836      	ldr	r6, [r6, #0]
 80085ae:	e7f7      	b.n	80085a0 <__sfp+0x18>
 80085b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80085b4:	b9d5      	cbnz	r5, 80085ec <__sfp+0x64>
 80085b6:	4b16      	ldr	r3, [pc, #88]	; (8008610 <__sfp+0x88>)
 80085b8:	60e3      	str	r3, [r4, #12]
 80085ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085be:	6665      	str	r5, [r4, #100]	; 0x64
 80085c0:	f000 f847 	bl	8008652 <__retarget_lock_init_recursive>
 80085c4:	f7ff ff96 	bl	80084f4 <__sfp_lock_release>
 80085c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80085cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80085d0:	6025      	str	r5, [r4, #0]
 80085d2:	61a5      	str	r5, [r4, #24]
 80085d4:	2208      	movs	r2, #8
 80085d6:	4629      	mov	r1, r5
 80085d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80085dc:	f7fd fc80 	bl	8005ee0 <memset>
 80085e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80085e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80085e8:	4620      	mov	r0, r4
 80085ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ec:	3468      	adds	r4, #104	; 0x68
 80085ee:	e7d9      	b.n	80085a4 <__sfp+0x1c>
 80085f0:	2104      	movs	r1, #4
 80085f2:	4638      	mov	r0, r7
 80085f4:	f7ff ff62 	bl	80084bc <__sfmoreglue>
 80085f8:	4604      	mov	r4, r0
 80085fa:	6030      	str	r0, [r6, #0]
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d1d5      	bne.n	80085ac <__sfp+0x24>
 8008600:	f7ff ff78 	bl	80084f4 <__sfp_lock_release>
 8008604:	230c      	movs	r3, #12
 8008606:	603b      	str	r3, [r7, #0]
 8008608:	e7ee      	b.n	80085e8 <__sfp+0x60>
 800860a:	bf00      	nop
 800860c:	080089d8 	.word	0x080089d8
 8008610:	ffff0001 	.word	0xffff0001

08008614 <_fwalk_reent>:
 8008614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008618:	4606      	mov	r6, r0
 800861a:	4688      	mov	r8, r1
 800861c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008620:	2700      	movs	r7, #0
 8008622:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008626:	f1b9 0901 	subs.w	r9, r9, #1
 800862a:	d505      	bpl.n	8008638 <_fwalk_reent+0x24>
 800862c:	6824      	ldr	r4, [r4, #0]
 800862e:	2c00      	cmp	r4, #0
 8008630:	d1f7      	bne.n	8008622 <_fwalk_reent+0xe>
 8008632:	4638      	mov	r0, r7
 8008634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008638:	89ab      	ldrh	r3, [r5, #12]
 800863a:	2b01      	cmp	r3, #1
 800863c:	d907      	bls.n	800864e <_fwalk_reent+0x3a>
 800863e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008642:	3301      	adds	r3, #1
 8008644:	d003      	beq.n	800864e <_fwalk_reent+0x3a>
 8008646:	4629      	mov	r1, r5
 8008648:	4630      	mov	r0, r6
 800864a:	47c0      	blx	r8
 800864c:	4307      	orrs	r7, r0
 800864e:	3568      	adds	r5, #104	; 0x68
 8008650:	e7e9      	b.n	8008626 <_fwalk_reent+0x12>

08008652 <__retarget_lock_init_recursive>:
 8008652:	4770      	bx	lr

08008654 <__retarget_lock_acquire_recursive>:
 8008654:	4770      	bx	lr

08008656 <__retarget_lock_release_recursive>:
 8008656:	4770      	bx	lr

08008658 <__swhatbuf_r>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	460e      	mov	r6, r1
 800865c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008660:	2900      	cmp	r1, #0
 8008662:	b096      	sub	sp, #88	; 0x58
 8008664:	4614      	mov	r4, r2
 8008666:	461d      	mov	r5, r3
 8008668:	da08      	bge.n	800867c <__swhatbuf_r+0x24>
 800866a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	602a      	str	r2, [r5, #0]
 8008672:	061a      	lsls	r2, r3, #24
 8008674:	d410      	bmi.n	8008698 <__swhatbuf_r+0x40>
 8008676:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800867a:	e00e      	b.n	800869a <__swhatbuf_r+0x42>
 800867c:	466a      	mov	r2, sp
 800867e:	f000 f8fb 	bl	8008878 <_fstat_r>
 8008682:	2800      	cmp	r0, #0
 8008684:	dbf1      	blt.n	800866a <__swhatbuf_r+0x12>
 8008686:	9a01      	ldr	r2, [sp, #4]
 8008688:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800868c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008690:	425a      	negs	r2, r3
 8008692:	415a      	adcs	r2, r3
 8008694:	602a      	str	r2, [r5, #0]
 8008696:	e7ee      	b.n	8008676 <__swhatbuf_r+0x1e>
 8008698:	2340      	movs	r3, #64	; 0x40
 800869a:	2000      	movs	r0, #0
 800869c:	6023      	str	r3, [r4, #0]
 800869e:	b016      	add	sp, #88	; 0x58
 80086a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080086a4 <__smakebuf_r>:
 80086a4:	898b      	ldrh	r3, [r1, #12]
 80086a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086a8:	079d      	lsls	r5, r3, #30
 80086aa:	4606      	mov	r6, r0
 80086ac:	460c      	mov	r4, r1
 80086ae:	d507      	bpl.n	80086c0 <__smakebuf_r+0x1c>
 80086b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086b4:	6023      	str	r3, [r4, #0]
 80086b6:	6123      	str	r3, [r4, #16]
 80086b8:	2301      	movs	r3, #1
 80086ba:	6163      	str	r3, [r4, #20]
 80086bc:	b002      	add	sp, #8
 80086be:	bd70      	pop	{r4, r5, r6, pc}
 80086c0:	ab01      	add	r3, sp, #4
 80086c2:	466a      	mov	r2, sp
 80086c4:	f7ff ffc8 	bl	8008658 <__swhatbuf_r>
 80086c8:	9900      	ldr	r1, [sp, #0]
 80086ca:	4605      	mov	r5, r0
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7ff fb07 	bl	8007ce0 <_malloc_r>
 80086d2:	b948      	cbnz	r0, 80086e8 <__smakebuf_r+0x44>
 80086d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086d8:	059a      	lsls	r2, r3, #22
 80086da:	d4ef      	bmi.n	80086bc <__smakebuf_r+0x18>
 80086dc:	f023 0303 	bic.w	r3, r3, #3
 80086e0:	f043 0302 	orr.w	r3, r3, #2
 80086e4:	81a3      	strh	r3, [r4, #12]
 80086e6:	e7e3      	b.n	80086b0 <__smakebuf_r+0xc>
 80086e8:	4b0d      	ldr	r3, [pc, #52]	; (8008720 <__smakebuf_r+0x7c>)
 80086ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80086ec:	89a3      	ldrh	r3, [r4, #12]
 80086ee:	6020      	str	r0, [r4, #0]
 80086f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086f4:	81a3      	strh	r3, [r4, #12]
 80086f6:	9b00      	ldr	r3, [sp, #0]
 80086f8:	6163      	str	r3, [r4, #20]
 80086fa:	9b01      	ldr	r3, [sp, #4]
 80086fc:	6120      	str	r0, [r4, #16]
 80086fe:	b15b      	cbz	r3, 8008718 <__smakebuf_r+0x74>
 8008700:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008704:	4630      	mov	r0, r6
 8008706:	f000 f8c9 	bl	800889c <_isatty_r>
 800870a:	b128      	cbz	r0, 8008718 <__smakebuf_r+0x74>
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	f023 0303 	bic.w	r3, r3, #3
 8008712:	f043 0301 	orr.w	r3, r3, #1
 8008716:	81a3      	strh	r3, [r4, #12]
 8008718:	89a0      	ldrh	r0, [r4, #12]
 800871a:	4305      	orrs	r5, r0
 800871c:	81a5      	strh	r5, [r4, #12]
 800871e:	e7cd      	b.n	80086bc <__smakebuf_r+0x18>
 8008720:	080084b1 	.word	0x080084b1

08008724 <_raise_r>:
 8008724:	291f      	cmp	r1, #31
 8008726:	b538      	push	{r3, r4, r5, lr}
 8008728:	4604      	mov	r4, r0
 800872a:	460d      	mov	r5, r1
 800872c:	d904      	bls.n	8008738 <_raise_r+0x14>
 800872e:	2316      	movs	r3, #22
 8008730:	6003      	str	r3, [r0, #0]
 8008732:	f04f 30ff 	mov.w	r0, #4294967295
 8008736:	bd38      	pop	{r3, r4, r5, pc}
 8008738:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800873a:	b112      	cbz	r2, 8008742 <_raise_r+0x1e>
 800873c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008740:	b94b      	cbnz	r3, 8008756 <_raise_r+0x32>
 8008742:	4620      	mov	r0, r4
 8008744:	f000 f830 	bl	80087a8 <_getpid_r>
 8008748:	462a      	mov	r2, r5
 800874a:	4601      	mov	r1, r0
 800874c:	4620      	mov	r0, r4
 800874e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008752:	f000 b817 	b.w	8008784 <_kill_r>
 8008756:	2b01      	cmp	r3, #1
 8008758:	d00a      	beq.n	8008770 <_raise_r+0x4c>
 800875a:	1c59      	adds	r1, r3, #1
 800875c:	d103      	bne.n	8008766 <_raise_r+0x42>
 800875e:	2316      	movs	r3, #22
 8008760:	6003      	str	r3, [r0, #0]
 8008762:	2001      	movs	r0, #1
 8008764:	e7e7      	b.n	8008736 <_raise_r+0x12>
 8008766:	2400      	movs	r4, #0
 8008768:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800876c:	4628      	mov	r0, r5
 800876e:	4798      	blx	r3
 8008770:	2000      	movs	r0, #0
 8008772:	e7e0      	b.n	8008736 <_raise_r+0x12>

08008774 <raise>:
 8008774:	4b02      	ldr	r3, [pc, #8]	; (8008780 <raise+0xc>)
 8008776:	4601      	mov	r1, r0
 8008778:	6818      	ldr	r0, [r3, #0]
 800877a:	f7ff bfd3 	b.w	8008724 <_raise_r>
 800877e:	bf00      	nop
 8008780:	2000000c 	.word	0x2000000c

08008784 <_kill_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	4d07      	ldr	r5, [pc, #28]	; (80087a4 <_kill_r+0x20>)
 8008788:	2300      	movs	r3, #0
 800878a:	4604      	mov	r4, r0
 800878c:	4608      	mov	r0, r1
 800878e:	4611      	mov	r1, r2
 8008790:	602b      	str	r3, [r5, #0]
 8008792:	f000 f8d7 	bl	8008944 <_kill>
 8008796:	1c43      	adds	r3, r0, #1
 8008798:	d102      	bne.n	80087a0 <_kill_r+0x1c>
 800879a:	682b      	ldr	r3, [r5, #0]
 800879c:	b103      	cbz	r3, 80087a0 <_kill_r+0x1c>
 800879e:	6023      	str	r3, [r4, #0]
 80087a0:	bd38      	pop	{r3, r4, r5, pc}
 80087a2:	bf00      	nop
 80087a4:	2000069c 	.word	0x2000069c

080087a8 <_getpid_r>:
 80087a8:	f000 b8bc 	b.w	8008924 <_getpid>

080087ac <__sread>:
 80087ac:	b510      	push	{r4, lr}
 80087ae:	460c      	mov	r4, r1
 80087b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087b4:	f000 f894 	bl	80088e0 <_read_r>
 80087b8:	2800      	cmp	r0, #0
 80087ba:	bfab      	itete	ge
 80087bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087be:	89a3      	ldrhlt	r3, [r4, #12]
 80087c0:	181b      	addge	r3, r3, r0
 80087c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80087c6:	bfac      	ite	ge
 80087c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80087ca:	81a3      	strhlt	r3, [r4, #12]
 80087cc:	bd10      	pop	{r4, pc}

080087ce <__swrite>:
 80087ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087d2:	461f      	mov	r7, r3
 80087d4:	898b      	ldrh	r3, [r1, #12]
 80087d6:	05db      	lsls	r3, r3, #23
 80087d8:	4605      	mov	r5, r0
 80087da:	460c      	mov	r4, r1
 80087dc:	4616      	mov	r6, r2
 80087de:	d505      	bpl.n	80087ec <__swrite+0x1e>
 80087e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087e4:	2302      	movs	r3, #2
 80087e6:	2200      	movs	r2, #0
 80087e8:	f000 f868 	bl	80088bc <_lseek_r>
 80087ec:	89a3      	ldrh	r3, [r4, #12]
 80087ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80087f6:	81a3      	strh	r3, [r4, #12]
 80087f8:	4632      	mov	r2, r6
 80087fa:	463b      	mov	r3, r7
 80087fc:	4628      	mov	r0, r5
 80087fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008802:	f000 b817 	b.w	8008834 <_write_r>

08008806 <__sseek>:
 8008806:	b510      	push	{r4, lr}
 8008808:	460c      	mov	r4, r1
 800880a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800880e:	f000 f855 	bl	80088bc <_lseek_r>
 8008812:	1c43      	adds	r3, r0, #1
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	bf15      	itete	ne
 8008818:	6560      	strne	r0, [r4, #84]	; 0x54
 800881a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800881e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008822:	81a3      	strheq	r3, [r4, #12]
 8008824:	bf18      	it	ne
 8008826:	81a3      	strhne	r3, [r4, #12]
 8008828:	bd10      	pop	{r4, pc}

0800882a <__sclose>:
 800882a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800882e:	f000 b813 	b.w	8008858 <_close_r>
	...

08008834 <_write_r>:
 8008834:	b538      	push	{r3, r4, r5, lr}
 8008836:	4d07      	ldr	r5, [pc, #28]	; (8008854 <_write_r+0x20>)
 8008838:	4604      	mov	r4, r0
 800883a:	4608      	mov	r0, r1
 800883c:	4611      	mov	r1, r2
 800883e:	2200      	movs	r2, #0
 8008840:	602a      	str	r2, [r5, #0]
 8008842:	461a      	mov	r2, r3
 8008844:	f000 f8a4 	bl	8008990 <_write>
 8008848:	1c43      	adds	r3, r0, #1
 800884a:	d102      	bne.n	8008852 <_write_r+0x1e>
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	b103      	cbz	r3, 8008852 <_write_r+0x1e>
 8008850:	6023      	str	r3, [r4, #0]
 8008852:	bd38      	pop	{r3, r4, r5, pc}
 8008854:	2000069c 	.word	0x2000069c

08008858 <_close_r>:
 8008858:	b538      	push	{r3, r4, r5, lr}
 800885a:	4d06      	ldr	r5, [pc, #24]	; (8008874 <_close_r+0x1c>)
 800885c:	2300      	movs	r3, #0
 800885e:	4604      	mov	r4, r0
 8008860:	4608      	mov	r0, r1
 8008862:	602b      	str	r3, [r5, #0]
 8008864:	f000 f84e 	bl	8008904 <_close>
 8008868:	1c43      	adds	r3, r0, #1
 800886a:	d102      	bne.n	8008872 <_close_r+0x1a>
 800886c:	682b      	ldr	r3, [r5, #0]
 800886e:	b103      	cbz	r3, 8008872 <_close_r+0x1a>
 8008870:	6023      	str	r3, [r4, #0]
 8008872:	bd38      	pop	{r3, r4, r5, pc}
 8008874:	2000069c 	.word	0x2000069c

08008878 <_fstat_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	4d07      	ldr	r5, [pc, #28]	; (8008898 <_fstat_r+0x20>)
 800887c:	2300      	movs	r3, #0
 800887e:	4604      	mov	r4, r0
 8008880:	4608      	mov	r0, r1
 8008882:	4611      	mov	r1, r2
 8008884:	602b      	str	r3, [r5, #0]
 8008886:	f000 f845 	bl	8008914 <_fstat>
 800888a:	1c43      	adds	r3, r0, #1
 800888c:	d102      	bne.n	8008894 <_fstat_r+0x1c>
 800888e:	682b      	ldr	r3, [r5, #0]
 8008890:	b103      	cbz	r3, 8008894 <_fstat_r+0x1c>
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	bd38      	pop	{r3, r4, r5, pc}
 8008896:	bf00      	nop
 8008898:	2000069c 	.word	0x2000069c

0800889c <_isatty_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4d06      	ldr	r5, [pc, #24]	; (80088b8 <_isatty_r+0x1c>)
 80088a0:	2300      	movs	r3, #0
 80088a2:	4604      	mov	r4, r0
 80088a4:	4608      	mov	r0, r1
 80088a6:	602b      	str	r3, [r5, #0]
 80088a8:	f000 f844 	bl	8008934 <_isatty>
 80088ac:	1c43      	adds	r3, r0, #1
 80088ae:	d102      	bne.n	80088b6 <_isatty_r+0x1a>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	b103      	cbz	r3, 80088b6 <_isatty_r+0x1a>
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	bd38      	pop	{r3, r4, r5, pc}
 80088b8:	2000069c 	.word	0x2000069c

080088bc <_lseek_r>:
 80088bc:	b538      	push	{r3, r4, r5, lr}
 80088be:	4d07      	ldr	r5, [pc, #28]	; (80088dc <_lseek_r+0x20>)
 80088c0:	4604      	mov	r4, r0
 80088c2:	4608      	mov	r0, r1
 80088c4:	4611      	mov	r1, r2
 80088c6:	2200      	movs	r2, #0
 80088c8:	602a      	str	r2, [r5, #0]
 80088ca:	461a      	mov	r2, r3
 80088cc:	f000 f842 	bl	8008954 <_lseek>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_lseek_r+0x1e>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_lseek_r+0x1e>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	2000069c 	.word	0x2000069c

080088e0 <_read_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4d07      	ldr	r5, [pc, #28]	; (8008900 <_read_r+0x20>)
 80088e4:	4604      	mov	r4, r0
 80088e6:	4608      	mov	r0, r1
 80088e8:	4611      	mov	r1, r2
 80088ea:	2200      	movs	r2, #0
 80088ec:	602a      	str	r2, [r5, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f000 f838 	bl	8008964 <_read>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_read_r+0x1e>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_read_r+0x1e>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	2000069c 	.word	0x2000069c

08008904 <_close>:
 8008904:	4b02      	ldr	r3, [pc, #8]	; (8008910 <_close+0xc>)
 8008906:	2258      	movs	r2, #88	; 0x58
 8008908:	601a      	str	r2, [r3, #0]
 800890a:	f04f 30ff 	mov.w	r0, #4294967295
 800890e:	4770      	bx	lr
 8008910:	2000069c 	.word	0x2000069c

08008914 <_fstat>:
 8008914:	4b02      	ldr	r3, [pc, #8]	; (8008920 <_fstat+0xc>)
 8008916:	2258      	movs	r2, #88	; 0x58
 8008918:	601a      	str	r2, [r3, #0]
 800891a:	f04f 30ff 	mov.w	r0, #4294967295
 800891e:	4770      	bx	lr
 8008920:	2000069c 	.word	0x2000069c

08008924 <_getpid>:
 8008924:	4b02      	ldr	r3, [pc, #8]	; (8008930 <_getpid+0xc>)
 8008926:	2258      	movs	r2, #88	; 0x58
 8008928:	601a      	str	r2, [r3, #0]
 800892a:	f04f 30ff 	mov.w	r0, #4294967295
 800892e:	4770      	bx	lr
 8008930:	2000069c 	.word	0x2000069c

08008934 <_isatty>:
 8008934:	4b02      	ldr	r3, [pc, #8]	; (8008940 <_isatty+0xc>)
 8008936:	2258      	movs	r2, #88	; 0x58
 8008938:	601a      	str	r2, [r3, #0]
 800893a:	2000      	movs	r0, #0
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	2000069c 	.word	0x2000069c

08008944 <_kill>:
 8008944:	4b02      	ldr	r3, [pc, #8]	; (8008950 <_kill+0xc>)
 8008946:	2258      	movs	r2, #88	; 0x58
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	f04f 30ff 	mov.w	r0, #4294967295
 800894e:	4770      	bx	lr
 8008950:	2000069c 	.word	0x2000069c

08008954 <_lseek>:
 8008954:	4b02      	ldr	r3, [pc, #8]	; (8008960 <_lseek+0xc>)
 8008956:	2258      	movs	r2, #88	; 0x58
 8008958:	601a      	str	r2, [r3, #0]
 800895a:	f04f 30ff 	mov.w	r0, #4294967295
 800895e:	4770      	bx	lr
 8008960:	2000069c 	.word	0x2000069c

08008964 <_read>:
 8008964:	4b02      	ldr	r3, [pc, #8]	; (8008970 <_read+0xc>)
 8008966:	2258      	movs	r2, #88	; 0x58
 8008968:	601a      	str	r2, [r3, #0]
 800896a:	f04f 30ff 	mov.w	r0, #4294967295
 800896e:	4770      	bx	lr
 8008970:	2000069c 	.word	0x2000069c

08008974 <_sbrk>:
 8008974:	4a04      	ldr	r2, [pc, #16]	; (8008988 <_sbrk+0x14>)
 8008976:	6811      	ldr	r1, [r2, #0]
 8008978:	4603      	mov	r3, r0
 800897a:	b909      	cbnz	r1, 8008980 <_sbrk+0xc>
 800897c:	4903      	ldr	r1, [pc, #12]	; (800898c <_sbrk+0x18>)
 800897e:	6011      	str	r1, [r2, #0]
 8008980:	6810      	ldr	r0, [r2, #0]
 8008982:	4403      	add	r3, r0
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	4770      	bx	lr
 8008988:	200006a4 	.word	0x200006a4
 800898c:	200006a8 	.word	0x200006a8

08008990 <_write>:
 8008990:	4b02      	ldr	r3, [pc, #8]	; (800899c <_write+0xc>)
 8008992:	2258      	movs	r2, #88	; 0x58
 8008994:	601a      	str	r2, [r3, #0]
 8008996:	f04f 30ff 	mov.w	r0, #4294967295
 800899a:	4770      	bx	lr
 800899c:	2000069c 	.word	0x2000069c

080089a0 <_exit>:
 80089a0:	e7fe      	b.n	80089a0 <_exit>
	...

080089a4 <_init>:
 80089a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a6:	bf00      	nop
 80089a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089aa:	bc08      	pop	{r3}
 80089ac:	469e      	mov	lr, r3
 80089ae:	4770      	bx	lr

080089b0 <_fini>:
 80089b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b2:	bf00      	nop
 80089b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089b6:	bc08      	pop	{r3}
 80089b8:	469e      	mov	lr, r3
 80089ba:	4770      	bx	lr
