module reg_file(input wire clk, wire_en,input wire [3:0]w_addr,input wire [3:0]r_data, input wire [7:0]w_data, output wire [7:0]r_data);
reg[7:0] array_reg[7:0];
always@(posedge clk)
 if(wire_en)
   array_reg[w_addr]<=w_data;
	assign r_data=array-reg[r_addr];
endmodule

