Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" Line 530. Module mkNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
