Analysis & Synthesis report for toolflow
Mon Nov 11 10:59:39 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 12. Parameter Settings for User Entity Instance: mem:IMem
 13. Parameter Settings for User Entity Instance: mem:DMem
 14. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:0:reg_i
 15. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:1:reg_i
 16. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:2:reg_i
 17. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:3:reg_i
 18. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:4:reg_i
 19. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:5:reg_i
 20. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:6:reg_i
 21. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:7:reg_i
 22. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:8:reg_i
 23. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:9:reg_i
 24. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:10:reg_i
 25. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:11:reg_i
 26. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:12:reg_i
 27. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:13:reg_i
 28. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:14:reg_i
 29. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:15:reg_i
 30. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:16:reg_i
 31. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:17:reg_i
 32. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:18:reg_i
 33. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:19:reg_i
 34. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:20:reg_i
 35. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:21:reg_i
 36. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:22:reg_i
 37. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:23:reg_i
 38. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:24:reg_i
 39. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:25:reg_i
 40. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:26:reg_i
 41. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:27:reg_i
 42. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:28:reg_i
 43. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:29:reg_i
 44. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:30:reg_i
 45. Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:31:reg_i
 46. Parameter Settings for User Entity Instance: alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output
 47. Parameter Settings for User Entity Instance: alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl
 48. Parameter Settings for User Entity Instance: pc_register:pc_reg
 49. Parameter Settings for User Entity Instance: full_adder_structure_generic:branch_adder
 50. Parameter Settings for User Entity Instance: full_adder_structure_generic:pc_adder
 51. Port Connectivity Checks: "full_adder_structure_generic:pc_adder"
 52. Port Connectivity Checks: "full_adder_structure_generic:branch_adder"
 53. Port Connectivity Checks: "pc_register:pc_reg"
 54. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i"
 55. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i"
 56. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i"
 57. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i"
 58. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i"
 59. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i"
 60. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i"
 61. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i"
 62. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i"
 63. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i"
 64. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i"
 65. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i"
 66. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i"
 67. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i"
 68. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i"
 69. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i"
 70. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i"
 71. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i"
 72. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i"
 73. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i"
 74. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i"
 75. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i"
 76. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i"
 77. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i"
 78. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i"
 79. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i"
 80. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i"
 81. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i"
 82. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i"
 83. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i"
 84. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i"
 85. Port Connectivity Checks: "alu:alu_compute|alu_single_bit:alu_0"
 86. Port Connectivity Checks: "alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic"
 87. Port Connectivity Checks: "alu:alu_compute"
 88. Port Connectivity Checks: "register_file:reg_file|mux_32_1:mux3"
 89. Port Connectivity Checks: "register_file:reg_file|decoder_5_to_32:decoder"
 90. Port Connectivity Checks: "register_file:reg_file"
 91. Port Connectivity Checks: "control_unit:ctrl_unit"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 11 10:59:37 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,587                                         ;
;     Total combinational functions  ; 48,091                                          ;
;     Dedicated logic registers      ; 66,592                                          ;
; Total registers                    ; 66592                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                   ; Library ;
+------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../ModelSimWork/src/MIPS_Processor.vhd               ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd               ;         ;
; ../ModelSimWork/src/alu.vhd                          ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd                          ;         ;
; ../ModelSimWork/src/alu_single_bit.vhd               ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd               ;         ;
; ../ModelSimWork/src/andg2.vhd                        ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd                        ;         ;
; ../ModelSimWork/src/barrel_shifter.vhd               ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd               ;         ;
; ../ModelSimWork/src/control_unit.vhd                 ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/control_unit.vhd                 ;         ;
; ../ModelSimWork/src/decoder_5_32.vhd                 ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd                 ;         ;
; ../ModelSimWork/src/full_adder_structure.vhd         ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd         ;         ;
; ../ModelSimWork/src/full_adder_structure_generic.vhd ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure_generic.vhd ;         ;
; ../ModelSimWork/src/invg.vhd                         ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/invg.vhd                         ;         ;
; ../ModelSimWork/src/mem.vhd                          ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd                          ;         ;
; ../ModelSimWork/src/mux2_structure.vhd               ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure.vhd               ;         ;
; ../ModelSimWork/src/mux2_structure_generic.vhd       ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd       ;         ;
; ../ModelSimWork/src/mux_32_1.vhd                     ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux_32_1.vhd                     ;         ;
; ../ModelSimWork/src/n_bit_register.vhd               ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/n_bit_register.vhd               ;         ;
; ../ModelSimWork/src/opcode_t.vhd                     ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/opcode_t.vhd                     ;         ;
; ../ModelSimWork/src/org2.vhd                         ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/org2.vhd                         ;         ;
; ../ModelSimWork/src/pc_register.vhd                  ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd                  ;         ;
; ../ModelSimWork/src/register_array_t.vhd             ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_array_t.vhd             ;         ;
; ../ModelSimWork/src/register_file.vhd                ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd                ;         ;
; ../ModelSimWork/src/sign_extender.vhd                ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd                ;         ;
; ../ModelSimWork/src/xorg2.vhd                        ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd                        ;         ;
; ../ModelSimWork/src/zero_extender.vhd                ; yes             ; User VHDL File  ; U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/zero_extender.vhd                ;         ;
+------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,587    ;
;                                             ;            ;
; Total combinational functions               ; 48091      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 46306      ;
;     -- 3 input functions                    ; 721        ;
;     -- <=2 input functions                  ; 1064       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48091      ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 66592      ;
;     -- Dedicated logic registers            ; 66592      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66592      ;
; Total fan-out                               ; 390454     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name                  ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |MIPS_Processor                                 ; 48091 (199)         ; 66592 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                          ; MIPS_Processor               ; work         ;
;    |alu:alu_compute|                            ; 516 (244)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute                                                                          ; alu                          ; work         ;
;       |alu_single_bit:\alu_loop:10:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:11:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:12:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:13:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:14:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:15:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:16:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:17:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:18:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:19:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:1:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:20:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:21:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:22:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:23:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:24:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:25:alu_i|       ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|xorg2:xor2  ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:26:alu_i|       ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;       |alu_single_bit:\alu_loop:27:alu_i|       ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;       |alu_single_bit:\alu_loop:28:alu_i|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;       |alu_single_bit:\alu_loop:29:alu_i|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;       |alu_single_bit:\alu_loop:2:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:30:alu_i|       ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i                                        ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder             ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder|org2:or1    ; org2                         ; work         ;
;       |alu_single_bit:\alu_loop:31:alu_i|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i                                        ; alu_single_bit               ; work         ;
;       |alu_single_bit:\alu_loop:3:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:4:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:5:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:6:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:7:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:8:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:\alu_loop:9:alu_i|        ; 3 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i                                         ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder              ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|org2:or1     ; org2                         ; work         ;
;             |xorg2:xor2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|xorg2:xor2   ; xorg2                        ; work         ;
;       |alu_single_bit:alu_0|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0                                                     ; alu_single_bit               ; work         ;
;          |full_adder_structure:adder|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder                          ; full_adder_structure         ; work         ;
;             |org2:or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|org2:or1                 ; org2                         ; work         ;
;       |barrel_shifter:shifter|                  ; 187 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter                                                   ; barrel_shifter               ; work         ;
;          |mux2_structure:\stg0:10:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:11:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:12:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:13:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:14:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:16:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:17:bit_i_stage0| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:18:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:19:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:20:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:21:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:22:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:23:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:24:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:25:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:26:bit_i_stage0| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:27:bit_i_stage0| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:28:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:29:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:2:bit_i_stage0|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:30:bit_i_stage0| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg0:3:bit_i_stage0|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:4:bit_i_stage0|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:5:bit_i_stage0|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:6:bit_i_stage0|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:7:bit_i_stage0|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:8:bit_i_stage0|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg0:9:bit_i_stage0|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg1:10:bit_i_stage1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg1:11:bit_i_stage1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg1:13:bit_i_stage1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg1:15:bit_i_stage1| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg1:28:bit_i_stage1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg1:29:bit_i_stage1| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg1:4:bit_i_stage1|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg1:5:bit_i_stage1|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg1:6:bit_i_stage1|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg1:7:bit_i_stage1|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg1:8:bit_i_stage1|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg1:9:bit_i_stage1|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg2:10:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:11:bit_i_stage2| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:12:bit_i_stage2| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:13:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:14:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:15:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:16:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:17:bit_i_stage2| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:18:bit_i_stage2| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:19:bit_i_stage2| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:20:bit_i_stage2| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:21:bit_i_stage2| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:22:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:23:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:24:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:25:bit_i_stage2| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:26:bit_i_stage2| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:27:bit_i_stage2| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg2:8:bit_i_stage2|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg2:9:bit_i_stage2|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg3:20:bit_i_stage3| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg3:21:bit_i_stage3| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg3:22:bit_i_stage3| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg3:23:bit_i_stage3| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:0:bit_i_stage4|  ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:10:bit_i_stage4| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:11:bit_i_stage4| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:12:bit_i_stage4| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:13:bit_i_stage4| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:14:bit_i_stage4| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:15:bit_i_stage4| ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4              ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4|org2:or_i    ; org2                         ; work         ;
;          |mux2_structure:\stg4:1:bit_i_stage4|  ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:2:bit_i_stage4|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:3:bit_i_stage4|  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:4:bit_i_stage4|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:5:bit_i_stage4|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:6:bit_i_stage4|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:7:bit_i_stage4|  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:8:bit_i_stage4|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:\stg4:9:bit_i_stage4|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4               ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4|org2:or_i     ; org2                         ; work         ;
;          |mux2_structure:bit16_stage4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit17_stage4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit18_stage4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit19_stage4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit30_stage3|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit30_stage4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit31_stage1|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit31_stage2|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit31_stage3|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:bit31_stage4|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4                       ; mux2_structure               ; work         ;
;             |org2:or_i|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4|org2:or_i             ; org2                         ; work         ;
;          |mux2_structure:logic_arithmetic|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic                   ; mux2_structure               ; work         ;
;             |andg2:andAS_i|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic|andg2:andAS_i     ; andg2                        ; work         ;
;          |mux2_structure_generic:rl|            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl                         ; mux2_structure_generic       ; work         ;
;             |org2:\mux:31:or_i|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:31:or_i       ; org2                         ; work         ;
;    |andg2:br_and|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|andg2:br_and                                                                             ; andg2                        ; work         ;
;    |control_unit:ctrl_unit|                     ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control_unit:ctrl_unit                                                                   ; control_unit                 ; work         ;
;    |full_adder_structure_generic:branch_adder|  ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder                                                ; full_adder_structure_generic ; work         ;
;       |full_adder_structure:\adder:10:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:11:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|org2:or1   ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|xorg2:xor2 ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:12:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:13:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|org2:or1   ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|xorg2:xor2 ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:14:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:15:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|org2:or1   ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|xorg2:xor2 ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:16:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:17:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:18:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:19:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|org2:or1   ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|xorg2:xor2 ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:20:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:21:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|org2:or1   ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|xorg2:xor2 ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:22:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:23:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:24:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:25:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:26:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|org2:or1   ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|xorg2:xor2 ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:27:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:28:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i            ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i|org2:or1   ; org2                         ; work         ;
;       |full_adder_structure:\adder:3:fa_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i|org2:or1    ; org2                         ; work         ;
;       |full_adder_structure:\adder:4:fa_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i|org2:or1    ; org2                         ; work         ;
;       |full_adder_structure:\adder:5:fa_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i|org2:or1    ; org2                         ; work         ;
;       |full_adder_structure:\adder:6:fa_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i|org2:or1    ; org2                         ; work         ;
;       |full_adder_structure:\adder:7:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|org2:or1    ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|xorg2:xor2  ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:8:fa_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i|org2:or1    ; org2                         ; work         ;
;       |full_adder_structure:\adder:9:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i             ; full_adder_structure         ; work         ;
;          |org2:or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|org2:or1    ; org2                         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|xorg2:xor2  ; xorg2                        ; work         ;
;    |full_adder_structure_generic:pc_adder|      ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder                                                    ; full_adder_structure_generic ; work         ;
;       |full_adder_structure:\adder:10:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:11:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:12:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:13:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:14:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:15:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:16:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:17:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:18:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:19:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:20:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:21:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:22:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:23:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:24:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:25:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:26:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:27:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:28:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:29:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:30:fa_i|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i                ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|andg2:and2     ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:31:fa_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i                ; full_adder_structure         ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i|xorg2:xor2     ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:3:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:4:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:5:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:6:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:7:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:8:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;       |full_adder_structure:\adder:9:fa_i|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i                 ; full_adder_structure         ; work         ;
;          |andg2:and2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|andg2:and2      ; andg2                        ; work         ;
;          |xorg2:xor2|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|xorg2:xor2      ; xorg2                        ; work         ;
;    |mem:DMem|                                   ; 22916 (22916)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                 ; mem                          ; work         ;
;    |mem:IMem|                                   ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                 ; mem                          ; work         ;
;    |pc_register:pc_reg|                         ; 11 (11)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_register:pc_reg                                                                       ; pc_register                  ; work         ;
;    |register_file:reg_file|                     ; 1386 (1346)         ; 1024 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file                                                                   ; register_file                ; work         ;
;       |decoder_5_to_32:decoder|                 ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|decoder_5_to_32:decoder                                           ; decoder_5_to_32              ; work         ;
;       |n_bit_register:\regs:0:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:0:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:10:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:10:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:11:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:11:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:12:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:12:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:13:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:13:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:14:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:14:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:15:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:15:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:16:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:16:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:17:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:17:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:18:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:18:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:19:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:19:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:1:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:1:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:20:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:20:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:21:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:21:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:22:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:22:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:23:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:23:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:24:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:24:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:25:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:25:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:26:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:26:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:27:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:27:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:28:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:28:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:29:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:29:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:2:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:2:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:30:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:30:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:31:reg_i|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:31:reg_i                                     ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:3:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:3:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:4:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:4:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:5:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:5:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:6:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:6:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:7:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:7:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:8:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:8:reg_i                                      ; n_bit_register               ; work         ;
;       |n_bit_register:\regs:9:reg_i|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|register_file:reg_file|n_bit_register:\regs:9:reg_i                                      ; n_bit_register               ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66592 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1056  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66560 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pc_register:pc_reg|s_Q[22]             ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc_register:pc_reg|s_Q[0]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc_register:pc_reg|s_Q[31]                                                                ;
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |MIPS_Processor|pc_register:pc_reg|s_Q[2]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4|org2:or_i|o_F ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Mux17                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Mux36                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4|org2:or_i|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4|org2:or_i|o_F  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS_Processor|register_file:reg_file|Mux38                                                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS_Processor|register_file:reg_file|Mux31                                                              ;
; 64:1               ; 6 bits    ; 252 LEs       ; 72 LEs               ; 180 LEs                ; No         ; |MIPS_Processor|control_unit:ctrl_unit|Mux23                                                              ;
; 51:1               ; 31 bits   ; 1054 LEs      ; 217 LEs              ; 837 LEs                ; No         ; |MIPS_Processor|alu:alu_compute|Mux16                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:0:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:1:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:2:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:3:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:4:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:5:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:6:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:7:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:8:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:9:reg_i ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:10:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:11:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:12:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:13:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:14:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:15:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:16:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:17:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:18:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:19:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:20:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:21:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:22:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:23:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:24:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:25:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:26:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:27:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:28:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:29:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:30:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:reg_file|n_bit_register:\regs:31:reg_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_register:pc_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_adder_structure_generic:branch_adder ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_adder_structure_generic:pc_adder ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_adder_structure_generic:pc_adder"                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_c        ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_adder_structure_generic:branch_adder"                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_c       ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_c       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "pc_register:pc_reg" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; i_we ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_less ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i"                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_less     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|alu_single_bit:alu_0"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_set      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_a  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_compute"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:reg_file|mux_32_1:mux3" ;
+-------------+-------+----------+---------------------------------+
; Port        ; Type  ; Severity ; Details                         ;
+-------------+-------+----------+---------------------------------+
; i_sel[4..2] ; Input ; Info     ; Stuck at GND                    ;
; i_sel[1]    ; Input ; Info     ; Stuck at VCC                    ;
; i_sel[0]    ; Input ; Info     ; Stuck at GND                    ;
+-------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:reg_file|decoder_5_to_32:decoder" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; i_en ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:reg_file"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_v0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:ctrl_unit"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_mem_read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66592                       ;
;     CLR               ; 28                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 65536                       ;
;     ENA CLR           ; 1024                        ;
; cycloneiii_lcell_comb ; 48091                       ;
;     normal            ; 48091                       ;
;         2 data inputs ; 1064                        ;
;         3 data inputs ; 721                         ;
;         4 data inputs ; 46306                       ;
;                       ;                             ;
; Max LUT depth         ; 55.00                       ;
; Average LUT depth     ; 33.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov 11 10:53:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 28
    Info (12023): Found entity 1: MIPS_Processor File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/adder_subtractor_structure_generic.vhd
    Info (12022): Found design unit 1: adder_subtractor_structure_generic-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/adder_subtractor_structure_generic.vhd Line: 28
    Info (12023): Found entity 1: adder_subtractor_structure_generic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/adder_subtractor_structure_generic.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/alu.vhd
    Info (12022): Found design unit 1: alu-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd Line: 27
    Info (12023): Found entity 1: alu File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/alu_single_bit.vhd
    Info (12022): Found design unit 1: alu_single_bit-mixed File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd Line: 29
    Info (12023): Found entity 1: alu_single_bit File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd Line: 23
    Info (12023): Found entity 1: barrel_shifter File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/control_unit.vhd Line: 36
    Info (12023): Found entity 1: control_unit File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/control_unit.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/decoder_5_32.vhd
    Info (12022): Found design unit 1: decoder_5_to_32-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd Line: 23
    Info (12023): Found entity 1: decoder_5_to_32 File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd Line: 17
Warning (12018): Entity "dff" will be ignored because it conflicts with Quartus Prime primitive name File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/dff.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/dff.vhd
    Info (12022): Found design unit 1: dff-mixed File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/dff.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_dataflow_generic.vhd
    Info (12022): Found design unit 1: full_adder_dataflow_generic-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_dataflow_generic.vhd Line: 28
    Info (12023): Found entity 1: full_adder_dataflow_generic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_dataflow_generic.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_structure.vhd
    Info (12022): Found design unit 1: full_adder_structure-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd Line: 26
    Info (12023): Found entity 1: full_adder_structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/full_adder_structure_generic.vhd
    Info (12022): Found design unit 1: full_adder_structure_generic-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure_generic.vhd Line: 28
    Info (12023): Found entity 1: full_adder_structure_generic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure_generic.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_dataflow_generic.vhd
    Info (12022): Found design unit 1: mux2_dataflow_generic-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow_generic.vhd Line: 27
    Info (12023): Found entity 1: mux2_dataflow_generic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_dataflow_generic.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_structure.vhd
    Info (12022): Found design unit 1: mux2_structure-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure.vhd Line: 26
    Info (12023): Found entity 1: mux2_structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux2_structure_generic.vhd
    Info (12022): Found design unit 1: mux2_structure_generic-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd Line: 27
    Info (12023): Found entity 1: mux2_structure_generic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/mux_32_1.vhd
    Info (12022): Found design unit 1: mux_32_1-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux_32_1.vhd Line: 25
    Info (12023): Found entity 1: mux_32_1 File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux_32_1.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/n_bit_register.vhd
    Info (12022): Found design unit 1: n_bit_register-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/n_bit_register.vhd Line: 27
    Info (12023): Found entity 1: n_bit_register File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/n_bit_register.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/ones_complimenter_dataflow.vhd
    Info (12022): Found design unit 1: ones_complimenter_dataflow-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_dataflow.vhd Line: 25
    Info (12023): Found entity 1: ones_complimenter_dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_dataflow.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/ones_complimenter_structure.vhd
    Info (12022): Found design unit 1: ones_complimenter_structure-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_structure.vhd Line: 25
    Info (12023): Found entity 1: ones_complimenter_structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/ones_complimenter_structure.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/opcode_t.vhd
    Info (12022): Found design unit 1: opcode_t File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/opcode_t.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/pc_register.vhd
    Info (12022): Found design unit 1: pc_register-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd Line: 28
    Info (12023): Found entity 1: pc_register File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/processor.vhd
    Info (12022): Found design unit 1: processor-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/processor.vhd Line: 27
    Info (12023): Found entity 1: processor File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/processor.vhd Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/register_array_t.vhd
    Info (12022): Found design unit 1: register_array_t File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_array_t.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/register_file.vhd
    Info (12022): Found design unit 1: register_file-structure File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd Line: 31
    Info (12023): Found entity 1: register_file File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd
    Info (12022): Found design unit 1: sign_extender-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd Line: 21
    Info (12023): Found entity 1: sign_extender File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/tb_alu.vhd
    Info (12022): Found design unit 1: tb_alu-behavior File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_alu.vhd Line: 24
    Info (12023): Found entity 1: tb_alu File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_alu.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/tb_control_unit.vhd
    Info (12022): Found design unit 1: tb_control_unit-behavior File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_control_unit.vhd Line: 21
    Info (12023): Found entity 1: tb_control_unit File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/tb_control_unit.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre_381/cpre381/proj-b/testtool/cpre381-toolflow-release/modelsimwork/src/zero_extender.vhd
    Info (12022): Found design unit 1: zero_extender-dataflow File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/zero_extender.vhd Line: 21
    Info (12023): Found entity 1: zero_extender File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/zero_extender.vhd Line: 16
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(48): object "s_Halt" assigned a value but never read File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(190): object "s_mem_read" assigned a value but never read File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(193): object "s_overflow" assigned a value but never read File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 193
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 204
Info (12128): Elaborating entity "zero_extender" for hierarchy "zero_extender:zextend" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 227
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:sextend" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 228
Info (12128): Elaborating entity "invg" for hierarchy "invg:not_zero" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 245
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl_unit" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 264
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:reg_file" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 285
Info (12128): Elaborating entity "n_bit_register" for hierarchy "register_file:reg_file|n_bit_register:\regs:0:reg_i" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd Line: 64
Info (12128): Elaborating entity "decoder_5_to_32" for hierarchy "register_file:reg_file|decoder_5_to_32:decoder" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd Line: 72
Info (12128): Elaborating entity "mux_32_1" for hierarchy "register_file:reg_file|mux_32_1:mux1" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/register_file.vhd Line: 79
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_compute" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 291
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "alu:alu_compute|barrel_shifter:shifter" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd Line: 67
Info (12128): Elaborating entity "mux2_structure_generic" for hierarchy "alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd Line: 94
Info (12128): Elaborating entity "andg2" for hierarchy "alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:0:andBIS_i" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd Line: 58
Info (12128): Elaborating entity "org2" for hierarchy "alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:0:or_i" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mux2_structure_generic.vhd Line: 68
Info (12128): Elaborating entity "mux2_structure" for hierarchy "alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/barrel_shifter.vhd Line: 96
Info (12128): Elaborating entity "alu_single_bit" for hierarchy "alu:alu_compute|alu_single_bit:alu_0" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu.vhd Line: 81
Warning (10036): Verilog HDL or VHDL warning at alu_single_bit.vhd(44): object "s_carry" assigned a value but never read File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd Line: 44
Info (12128): Elaborating entity "full_adder_structure" for hierarchy "alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/alu_single_bit.vhd Line: 83
Info (12128): Elaborating entity "xorg2" for hierarchy "alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|xorg2:xor1" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/full_adder_structure.vhd Line: 49
Info (12128): Elaborating entity "pc_register" for hierarchy "pc_register:pc_reg" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 295
Info (12128): Elaborating entity "full_adder_structure_generic" for hierarchy "full_adder_structure_generic:branch_adder" File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 305
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: U:/cpre_381/CPRE381/Proj-B/testtool/cpre381-toolflow-release/ModelSimWork/src/pc_register.vhd Line: 47
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 114750 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114651 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5317 megabytes
    Info: Processing ended: Mon Nov 11 10:59:39 2019
    Info: Elapsed time: 00:06:14
    Info: Total CPU time (on all processors): 00:06:02


