# Reading List: CSC 586C (Data Management on Modern Hardware)

 - Midterm 1
 - Midterm 2


 - Course outline, motivation, objectives, ILO's, in-scope versus topical
   + DB background, what is query processing, what is in scope? Shared memory.
 - Herb Sutter articles, motivation, relevance, memory wall, transistor size, power wall
   * Sutter (2005). _The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software_. http://www.gotw.ca/publications/concurrency-ddj.htm
   * Sutter (2012). _Welcome to the Jungle: Or, A Heterogeneous Supercomputer in Every Pocket_. https://herbsutter.com/welcome-to-the-jungle/
 - c++ functors, templates, const, ref/ptr, xval/rval, inlining, STL, namespaces
   +  Hot spots and profiling, c++ timing libraries, microbenchmarking


 - ILP, micro- vs macro-instructions

 - fine-grained vs coarse-grained parallelism

 - Bit-level parallelism
   * Li & Patel (2013). "BitWeaving: Fast Scans for Main Memory Data Processing." _SIGMOD_. http://pages.cs.wisc.edu/~jignesh/publ/BitWeaving.pdf

 - Branch prediction, pipeline flush, branch-free code

 - alignment, tlb's

 - Tiling + cache profiling + cache hierarchy + physical distance
   * Drepper (2007). _What Every Programmer Should Know About Memory_, Chapter 3: "CPU Caches". https://people.freebsd.org/~lstewart/articles/cpumemory.pdf
   * Jacobs (2009). "The Pathologies of Big Data." _Communications of the ACM_ 52(8). https://dl.acm.org/doi/10.1145/1536616.1536632 (focus on Figure 3).

 - Intel guide, top-down diagnosis
   * Intel (2019). _IntelÂ® 64 and IA-32 Architectures Optimization Reference Manual_, Appendix B: "Using Performance Monitoring Events". https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-optimization-reference-manual

 - Threading models (MPI, c++ threads, OpenMP)

 - Multicore, multi-socket, shared cache, NUMA effects, cache coherency, hyperthreads

 - AVX, SIMD, vectorisation, measuring AVX usage

 - Designing for data-level parallelism (mention thread-level)

 - Isolated testing of ideas, conditional compilation, plots

 - QSkyline as example of tiling for multi-core; sync barriers
   * Chester et al. (2015) "Scalable parallelization of skyline computation for multi-core processors." _ICDE_. http://sean-chester.github.io/assets/preprints/chester_icde2015_mcsky.pdf

 - NUMA islands, EPFL paper
   * Porobic et al. (2012) "OLTP on Hardware Islands". _PVLDB_ 5(11). http://vldb.org/pvldb/vol5/p1447_danicaporobic_vldb2012.pdf

 - cache-oblivious algorithms

 - thread blocks, warps, and step-locking

 - context switching + latency hiding + thread population

 - texture cache, shared memory, thread-local memory, PCIe, CUDA streams, iGPU

 - GPU Overview, motivation, integrated analytics, history, overall arch, SIMT, many weak cores vs few fat cores

 - Thrust + CUDA + OpenCL + nvcc + nvidia profiler

 - Parallel Scan / tree + butterfly mixing
   * Harris et al. (2007) "Chapter 39. Parallel Prefix Sum (Scan) with CUDA." _GPU Gems 3_. https://developer.nvidia.com/gpugems/gpugems3/part-vi-gpu-computing/chapter-39-parallel-prefix-sum-scan-cuda

 - SkyAlign?

 - Processor-in-memory technology
   * Balkesen et al. (2018). "RAPID: In-Memory Analytical Query Processing Engine with Extreme Performance per Watt." _SIGMOD_. ezproxy.library.uvic.ca/login?url=https://dl.acm.org/doi/abs/10.1145/3183713.3190655
   * Sindhu et al. (2018). "Data processing unit for stream processing" _US Patent_ #20190012350A1. https://patents.google.com/patent/US20190012350A1/en
   * Zois et al. (2018). "Massively parallel skyline computation for processing-in-memory architectures." _PACT_. https://ezproxy.library.uvic.ca/login?url=https://dl.acm.org/doi/10.1145/3243176.3243187

 - configurable spatial accelerator
   * Fleming et al. (2016). "Processors, methods, and systems with a configurable spatial accelerator" _US Patent_ #20180189231A1. https://patents.google.com/patent/US20180189231A1/en
   * https://en.wikichip.org/wiki/intel/configurable_spatial_accelerator

 - FPGA skyline paper
 - quantum?
   * qubits, motivation, hype, computational model
   * simulator
   * some algorithmic paper

 - heterogeneous parallelism?
 - wrap up course, clouds, revisit Sutter?
