// Seed: 2186304997
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output id_10
);
  logic id_11;
  type_17(
      1, id_4, id_3
  ); type_18(
      id_5, 1
  );
  always @(posedge (1) or id_1)
    if (id_4) id_6 = id_11;
    else id_2 <= 1 ? id_3 : id_8 ? 1'b0 : 1;
endmodule
