Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Mar  8 12:44:26 2018
| Host             : drsatya-OptiPlex-990 running 64-bit Ubuntu 12.04.4 LTS
| Command          : report_power -file design_1_power_routed.rpt -pb design_1_power_summary_routed.pb -rpx design_1_power_routed.rpx
| Design           : design_1
| Device           : xc7a35tcpg236-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.754 (Junction temp exceeded!) |
| Dynamic (W)              | 27.268                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.852 |      817 |       --- |             --- |
|   LUT as Logic |     1.680 |      303 |     20800 |            1.46 |
|   Register     |     0.114 |      276 |     41600 |            0.66 |
|   CARRY4       |     0.053 |       35 |      8150 |            0.43 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      127 |       --- |             --- |
| Signals        |     3.833 |      717 |       --- |             --- |
| Block RAM      |     0.184 |        2 |        50 |            4.00 |
| DSPs           |     1.301 |        2 |        90 |            2.22 |
| I/O            |    20.098 |      104 |       106 |           98.11 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    27.754 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.769 |       7.428 |      0.341 |
| Vccaux    |       1.800 |     1.676 |       1.623 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     9.392 |       9.391 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.025 |       0.014 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| design_1                                                     |    27.268 |
|   fifo_generator_0                                           |     0.373 |
|     U0                                                       |     0.373 |
|       inst_fifo_gen                                          |     0.373 |
|         gconvfifo.rf                                         |     0.373 |
|           grf.rf                                             |     0.373 |
|             gntv_or_sync_fifo.gl0.rd                         |     0.090 |
|               grss.rsts                                      |     0.004 |
|                 c1                                           |     0.001 |
|                 c2                                           |    <0.001 |
|               rpntr                                          |     0.086 |
|             gntv_or_sync_fifo.gl0.wr                         |     0.097 |
|               gwss.wsts                                      |     0.008 |
|                 c0                                           |    <0.001 |
|                 c1                                           |    <0.001 |
|               wpntr                                          |     0.090 |
|             gntv_or_sync_fifo.mem                            |     0.186 |
|               gbm.gbmg.gbmga.ngecc.bmg                       |     0.186 |
|                 inst_blk_mem_gen                             |     0.186 |
|                   gnbram.gnativebmg.native_blk_mem_gen       |     0.186 |
|                     valid.cstr                               |     0.186 |
|                       ramloop[0].ram.r                       |     0.186 |
|                         prim_noinit.ram                      |     0.186 |
|   fifo_generator_1                                           |     0.554 |
|     U0                                                       |     0.554 |
|       inst_fifo_gen                                          |     0.554 |
|         gconvfifo.rf                                         |     0.554 |
|           grf.rf                                             |     0.554 |
|             gntv_or_sync_fifo.gl0.rd                         |     0.098 |
|               grss.rsts                                      |     0.005 |
|                 c1                                           |     0.002 |
|                 c2                                           |    <0.001 |
|               rpntr                                          |     0.094 |
|             gntv_or_sync_fifo.gl0.wr                         |     0.105 |
|               gwss.wsts                                      |     0.007 |
|                 c0                                           |     0.002 |
|                 c1                                           |    <0.001 |
|               wpntr                                          |     0.097 |
|             gntv_or_sync_fifo.mem                            |     0.351 |
|               gbm.gbmg.gbmga.ngecc.bmg                       |     0.351 |
|                 inst_blk_mem_gen                             |     0.351 |
|                   gnbram.gnativebmg.native_blk_mem_gen       |     0.351 |
|                     valid.cstr                               |     0.351 |
|                       ramloop[0].ram.r                       |     0.351 |
|                         prim_noinit.ram                      |     0.351 |
|   simple_0                                                   |     5.837 |
|     U0                                                       |     5.837 |
|       simple_fadd_32ns_bkb_U1                                |     5.742 |
|         simple_ap_fadd_3_full_dsp_32_u                       |     5.302 |
|           U0                                                 |     5.302 |
|             i_synth                                          |     5.302 |
|               ADDSUB_OP.ADDSUB                               |     5.302 |
|                 SPEED_OP.DSP.OP                              |     5.302 |
|                   A_IP_DELAY                                 |     0.453 |
|                     i_pipe                                   |     0.453 |
|                   B_IP_DELAY                                 |     0.349 |
|                     i_pipe                                   |     0.349 |
|                   DSP48E1_BODY.ALIGN_ADD                     |     1.037 |
|                     DSP2                                     |     1.014 |
|                     ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                     ZERO_14_DET.ZERO_DET                     |     0.014 |
|                       CARRY_ZERO_DET                         |     0.014 |
|                     Z_14_LZD_DELAY                           |     0.008 |
|                       i_pipe                                 |     0.008 |
|                   DSP48E1_BODY.EXP                           |     2.426 |
|                     A_EXP_DELAY                              |     0.020 |
|                       i_pipe                                 |     0.020 |
|                     A_SIGN_DELAY                             |     0.002 |
|                       i_pipe                                 |     0.002 |
|                     BMA_EXP_DELAY                            |     0.488 |
|                       i_pipe                                 |     0.488 |
|                     B_EXP_DELAY                              |     0.021 |
|                       i_pipe                                 |     0.021 |
|                     B_SIGN_DELAY                             |     0.002 |
|                       i_pipe                                 |     0.002 |
|                     CANCELLATION_DELAY                       |     0.000 |
|                       i_pipe                                 |     0.000 |
|                     COND_DET_A                               |     0.047 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL            |     0.017 |
|                         i_pipe                               |     0.017 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL           |     0.010 |
|                         i_pipe                               |     0.010 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET           |     0.021 |
|                         CARRY_ZERO_DET                       |     0.021 |
|                     COND_DET_B                               |     0.048 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL            |     0.009 |
|                         i_pipe                               |     0.009 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL           |     0.009 |
|                         i_pipe                               |     0.009 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET           |     0.030 |
|                         CARRY_ZERO_DET                       |     0.030 |
|                     DET_SIGN_DELAY                           |     0.008 |
|                       i_pipe                                 |     0.008 |
|                     EXP_OFF.LRG_EXP_DELAY                    |     0.082 |
|                       i_pipe                                 |     0.082 |
|                     EXP_OFF.STRUCT_ADD                       |     0.009 |
|                     NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |     0.528 |
|                       i_pipe                                 |     0.528 |
|                     NUMB_CMP                                 |     0.254 |
|                       NOT_FAST.CMP                           |     0.254 |
|                         C_CHAIN                              |     0.254 |
|                     STATE_DELAY                              |     0.738 |
|                       i_pipe                                 |     0.738 |
|                     SUB_DELAY                                |     0.026 |
|                       i_pipe                                 |     0.026 |
|                     merged_sub_mux.STRUCT_ADD                |     0.016 |
|                   DSP48E1_BODY.NORM_RND                      |     1.036 |
|                     FULL_USAGE_DSP.LOD                       |     0.082 |
|                     FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                       i_pipe                                 |    <0.001 |
|                     FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                       i_pipe                                 |    <0.001 |
|                     FULL_USAGE_DSP.SHIFT_RND                 |     0.944 |
+--------------------------------------------------------------+-----------+


