{
  "module_name": "pipeline.json",
  "hash_id": "7d747ce9b5fef99f74b860209c7ddfced7eefe4b68ffb7d59738ea5e4cfca941",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a75/pipeline.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"STALL_FRONTEND\"\n    },\n    {\n        \"ArchStdEvent\": \"STALL_BACKEND\"\n    },\n    {\n        \"PublicDescription\": \"A linefill caused an instruction side stall\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"LF_STALL\",\n        \"BriefDescription\": \"A linefill caused an instruction side stall\"\n    },\n    {\n        \"PublicDescription\": \"A translation table walk caused an instruction side stall\",\n        \"EventCode\": \"0xC1\",\n        \"EventName\": \"PTW_STALL\",\n        \"BriefDescription\": \"A translation table walk caused an instruction side stall\"\n    },\n    {\n        \"PublicDescription\": \"Duration for which all slots in the Load-Store Unit (LSU) are busy\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"D_LSU_SLOT_FULL\",\n        \"BriefDescription\": \"Duration for which all slots in the Load-Store Unit (LSU) are busy\"\n    },\n    {\n        \"PublicDescription\": \"Duration for which all slots in the load-store issue queue are busy. This event counts the cycles where all slots in the LS IQs are full with micro-operations waiting for issuing, and the dispatch stage is not empty\",\n        \"EventCode\": \"0xD8\",\n        \"EventName\": \"LS_IQ_FULL\",\n        \"BriefDescription\": \"Duration for which all slots in the load-store issue queue are busy. This event counts the cycles where all slots in the LS IQs are full with micro-operations waiting for issuing, and the dispatch stage is not empty\"\n    },\n    {\n        \"PublicDescription\": \"Duration for which all slots in the data processing issue queue are busy. This event counts the cycles where all slots in the DP0 and DP1 IQs are full with micro-operations waiting for issuing, and the despatch stage is not empty\",\n        \"EventCode\": \"0xD9\",\n        \"EventName\": \"DP_IQ_FULL\",\n        \"BriefDescription\": \"Duration for which all slots in the data processing issue queue are busy. This event counts the cycles where all slots in the DP0 and DP1 IQs are full with micro-operations waiting for issuing, and the despatch stage is not empty\"\n    },\n    {\n        \"PublicDescription\": \"Duration for which all slots in the data engine issue queue are busy. This event is set every time that the data engine rename has at least one valid instruction, excluding No Operations (NOPs), that cannot move to the issue stage because accpt_instr is LOW\",\n        \"EventCode\": \"0xDA\",\n        \"EventName\": \"DE_IQ_FULL\",\n        \"BriefDescription\": \"Duration for which all slots in the data engine issue queue are busy. This event is set every time that the data engine rename has at least one valid instruction, excluding No Operations (NOPs), that cannot move to the issue stage because accpt_instr is LOW\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}