/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/assign1//helloworldfpga.v:1.1-15.10" *)
module flash(A, B, r, g);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign1//helloworldfpga.v:2.9-2.10" *)
  input A;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign1//helloworldfpga.v:3.9-3.10" *)
  input B;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign1//helloworldfpga.v:5.15-5.16" *)
  output g;
  (* src = "/data/data/com.termux/files/home/fpga-examples/assign1//helloworldfpga.v:4.15-4.16" *)
  output r;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _4_ (
    .P(A),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y32"),
    .IO_PAD("31"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(B),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .A(_2_),
    .P(g)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y32"),
    .IO_PAD("28"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .A(_3_),
    .P(r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) g_LUT2_O (
    .I0(_1_),
    .I1(_0_),
    .O(_2_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) r_LUT2_O (
    .I0(_1_),
    .I1(_0_),
    .O(_3_)
  );
endmodule
