ARM GAS  /tmp/ccPHhbFu.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 Lars Boegild Thomsen <lbthomsen@gmail.com>
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "stdio.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccPHhbFu.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c ****  UART_HandleTypeDef huart1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** // Send printf to uart1
  60:Core/Src/main.c **** int _write(int fd, char* ptr, int len) {
  61:Core/Src/main.c ****   HAL_StatusTypeDef hstatus;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c ****   if (fd == 1 || fd == 2) {
  64:Core/Src/main.c ****     hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
  65:Core/Src/main.c ****     if (hstatus == HAL_OK)
  66:Core/Src/main.c ****       return len;
  67:Core/Src/main.c ****     else
  68:Core/Src/main.c ****       return -1;
  69:Core/Src/main.c ****   }
  70:Core/Src/main.c ****   return -1;
  71:Core/Src/main.c **** }
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****   * @brief  The application entry point.
  77:Core/Src/main.c ****   * @retval int
  78:Core/Src/main.c ****   */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
ARM GAS  /tmp/ccPHhbFu.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Infinite loop */
 109:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   uint32_t now = 0, last_blink = 0, last_print = 0;
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   for (;;) {
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     now = HAL_GetTick();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****     if (now - last_blink >= 200) { // Every half second or 500 ms
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****       last_blink = now;
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****     }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     if (now - last_print >= 1000) {
 126:Core/Src/main.c ****       
 127:Core/Src/main.c ****       DBG("Tick %lu", now / 1000);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****       last_print = now;
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****     }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****     /* USER CODE END WHILE */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c ****   /* USER CODE END 3 */
 138:Core/Src/main.c **** }
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** /**
 141:Core/Src/main.c ****   * @brief System Clock Configuration
 142:Core/Src/main.c ****   * @retval None
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c **** void SystemClock_Config(void)
 145:Core/Src/main.c **** {
ARM GAS  /tmp/ccPHhbFu.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 155:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 12;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 96;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****   * @brief USART1 Initialization Function
 187:Core/Src/main.c ****   * @param None
 188:Core/Src/main.c ****   * @retval None
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 191:Core/Src/main.c **** {
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 200:Core/Src/main.c ****   huart1.Instance = USART1;
 201:Core/Src/main.c ****   huart1.Init.BaudRate = 921600;
 202:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  /tmp/ccPHhbFu.s 			page 5


 203:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 204:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 205:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 206:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 207:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 208:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 209:Core/Src/main.c ****   {
 210:Core/Src/main.c ****     Error_Handler();
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /**
 219:Core/Src/main.c ****   * @brief GPIO Initialization Function
 220:Core/Src/main.c ****   * @param None
 221:Core/Src/main.c ****   * @retval None
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c **** static void MX_GPIO_Init(void)
 224:Core/Src/main.c **** {
  28              		.loc 1 224 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
 225:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 225 3 view .LVU1
  42              		.loc 1 225 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 228:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 228 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 228 3 view .LVU4
  52 0010 0094     		str	r4, [sp]
  53              		.loc 1 228 3 view .LVU5
  54 0012 194B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 228 3 view .LVU6
ARM GAS  /tmp/ccPHhbFu.s 			page 6


  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0092     		str	r2, [sp]
  62              		.loc 1 228 3 view .LVU7
  63 0024 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 228 3 view .LVU8
 229:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 229 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 229 3 view .LVU10
  69 0026 0194     		str	r4, [sp, #4]
  70              		.loc 1 229 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 229 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0192     		str	r2, [sp, #4]
  78              		.loc 1 229 3 view .LVU13
  79 0038 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 229 3 view .LVU14
 230:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 230 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 230 3 view .LVU16
  85 003a 0294     		str	r4, [sp, #8]
  86              		.loc 1 230 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 230 3 view .LVU18
  91 0044 1B6B     		ldr	r3, [r3, #48]
  92 0046 03F00103 		and	r3, r3, #1
  93 004a 0293     		str	r3, [sp, #8]
  94              		.loc 1 230 3 view .LVU19
  95 004c 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 230 3 view .LVU20
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 233:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  98              		.loc 1 233 3 view .LVU21
  99 004e 0B4D     		ldr	r5, .L3+4
 100 0050 0122     		movs	r2, #1
 101 0052 4FF40051 		mov	r1, #8192
 102 0056 2846     		mov	r0, r5
 103 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL0:
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 236:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 105              		.loc 1 236 3 view .LVU22
 106              		.loc 1 236 23 is_stmt 0 view .LVU23
 107 005c 4FF40053 		mov	r3, #8192
ARM GAS  /tmp/ccPHhbFu.s 			page 7


 108 0060 0393     		str	r3, [sp, #12]
 237:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 109              		.loc 1 237 3 is_stmt 1 view .LVU24
 110              		.loc 1 237 24 is_stmt 0 view .LVU25
 111 0062 1123     		movs	r3, #17
 112 0064 0493     		str	r3, [sp, #16]
 238:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 113              		.loc 1 238 3 is_stmt 1 view .LVU26
 114              		.loc 1 238 24 is_stmt 0 view .LVU27
 115 0066 0594     		str	r4, [sp, #20]
 239:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 116              		.loc 1 239 3 is_stmt 1 view .LVU28
 117              		.loc 1 239 25 is_stmt 0 view .LVU29
 118 0068 0694     		str	r4, [sp, #24]
 240:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119              		.loc 1 240 3 is_stmt 1 view .LVU30
 120 006a 03A9     		add	r1, sp, #12
 121 006c 2846     		mov	r0, r5
 122 006e FFF7FEFF 		bl	HAL_GPIO_Init
 123              	.LVL1:
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** }
 124              		.loc 1 242 1 is_stmt 0 view .LVU31
 125 0072 09B0     		add	sp, sp, #36
 126              	.LCFI2:
 127              		.cfi_def_cfa_offset 12
 128              		@ sp needed
 129 0074 30BD     		pop	{r4, r5, pc}
 130              	.L4:
 131 0076 00BF     		.align	2
 132              	.L3:
 133 0078 00380240 		.word	1073887232
 134 007c 00080240 		.word	1073874944
 135              		.cfi_endproc
 136              	.LFE137:
 138              		.section	.text._write,"ax",%progbits
 139              		.align	1
 140              		.global	_write
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	_write:
 147              	.LVL2:
 148              	.LFB133:
  60:Core/Src/main.c ****   HAL_StatusTypeDef hstatus;
 149              		.loc 1 60 40 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
  61:Core/Src/main.c **** 
 153              		.loc 1 61 3 view .LVU33
  63:Core/Src/main.c ****     hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 154              		.loc 1 63 3 view .LVU34
  63:Core/Src/main.c ****     hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 155              		.loc 1 63 15 is_stmt 0 view .LVU35
 156 0000 0138     		subs	r0, r0, #1
ARM GAS  /tmp/ccPHhbFu.s 			page 8


 157              	.LVL3:
  63:Core/Src/main.c ****     hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 158              		.loc 1 63 6 view .LVU36
 159 0002 0128     		cmp	r0, #1
 160 0004 0AD8     		bhi	.L7
  60:Core/Src/main.c ****   HAL_StatusTypeDef hstatus;
 161              		.loc 1 60 40 view .LVU37
 162 0006 10B5     		push	{r4, lr}
 163              	.LCFI3:
 164              		.cfi_def_cfa_offset 8
 165              		.cfi_offset 4, -8
 166              		.cfi_offset 14, -4
 167 0008 1446     		mov	r4, r2
  64:Core/Src/main.c ****     if (hstatus == HAL_OK)
 168              		.loc 1 64 5 is_stmt 1 view .LVU38
  64:Core/Src/main.c ****     if (hstatus == HAL_OK)
 169              		.loc 1 64 15 is_stmt 0 view .LVU39
 170 000a 4FF0FF33 		mov	r3, #-1
 171 000e 92B2     		uxth	r2, r2
 172              	.LVL4:
  64:Core/Src/main.c ****     if (hstatus == HAL_OK)
 173              		.loc 1 64 15 view .LVU40
 174 0010 0548     		ldr	r0, .L13
 175              	.LVL5:
  64:Core/Src/main.c ****     if (hstatus == HAL_OK)
 176              		.loc 1 64 15 view .LVU41
 177 0012 FFF7FEFF 		bl	HAL_UART_Transmit
 178              	.LVL6:
  65:Core/Src/main.c ****       return len;
 179              		.loc 1 65 5 is_stmt 1 view .LVU42
  65:Core/Src/main.c ****       return len;
 180              		.loc 1 65 8 is_stmt 0 view .LVU43
 181 0016 20B9     		cbnz	r0, .L8
  66:Core/Src/main.c ****     else
 182              		.loc 1 66 14 view .LVU44
 183 0018 2046     		mov	r0, r4
 184              	.LVL7:
 185              	.L5:
  71:Core/Src/main.c **** 
 186              		.loc 1 71 1 view .LVU45
 187 001a 10BD     		pop	{r4, pc}
 188              	.LVL8:
 189              	.L7:
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 0
 192              		.cfi_restore 4
 193              		.cfi_restore 14
  70:Core/Src/main.c **** }
 194              		.loc 1 70 10 view .LVU46
 195 001c 4FF0FF30 		mov	r0, #-1
  71:Core/Src/main.c **** 
 196              		.loc 1 71 1 view .LVU47
 197 0020 7047     		bx	lr
 198              	.LVL9:
 199              	.L8:
 200              	.LCFI5:
 201              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccPHhbFu.s 			page 9


 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
  68:Core/Src/main.c ****   }
 204              		.loc 1 68 14 view .LVU48
 205 0022 4FF0FF30 		mov	r0, #-1
 206              	.LVL10:
  68:Core/Src/main.c ****   }
 207              		.loc 1 68 14 view .LVU49
 208 0026 F8E7     		b	.L5
 209              	.L14:
 210              		.align	2
 211              	.L13:
 212 0028 00000000 		.word	.LANCHOR0
 213              		.cfi_endproc
 214              	.LFE133:
 216              		.section	.text.Error_Handler,"ax",%progbits
 217              		.align	1
 218              		.global	Error_Handler
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu fpv4-sp-d16
 224              	Error_Handler:
 225              	.LFB138:
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /* USER CODE END 4 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** /**
 249:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** void Error_Handler(void)
 253:Core/Src/main.c **** {
 226              		.loc 1 253 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ Volatile: function does not return.
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 254:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 255:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 256:Core/Src/main.c ****   __disable_irq();
 232              		.loc 1 256 3 view .LVU51
 233              	.LBB7:
 234              	.LBI7:
 235              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccPHhbFu.s 			page 10


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccPHhbFu.s 			page 11


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccPHhbFu.s 			page 12


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 236              		.loc 2 140 27 view .LVU52
 237              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 238              		.loc 2 142 3 view .LVU53
 239              		.syntax unified
 240              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 241 0000 72B6     		cpsid i
 242              	@ 0 "" 2
 243              		.thumb
 244              		.syntax unified
 245              	.L16:
 246              	.LBE8:
 247              	.LBE7:
 257:Core/Src/main.c ****   while (1)
 248              		.loc 1 257 3 discriminator 1 view .LVU54
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****   }
 249              		.loc 1 259 3 discriminator 1 view .LVU55
 257:Core/Src/main.c ****   while (1)
 250              		.loc 1 257 9 discriminator 1 view .LVU56
 251 0002 FEE7     		b	.L16
 252              		.cfi_endproc
 253              	.LFE138:
 255              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 256              		.align	1
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu fpv4-sp-d16
 262              	MX_USART1_UART_Init:
 263              	.LFB136:
 191:Core/Src/main.c **** 
 264              		.loc 1 191 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268 0000 08B5     		push	{r3, lr}
 269              	.LCFI6:
 270              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccPHhbFu.s 			page 13


 271              		.cfi_offset 3, -8
 272              		.cfi_offset 14, -4
 200:Core/Src/main.c ****   huart1.Init.BaudRate = 921600;
 273              		.loc 1 200 3 view .LVU58
 200:Core/Src/main.c ****   huart1.Init.BaudRate = 921600;
 274              		.loc 1 200 19 is_stmt 0 view .LVU59
 275 0002 0A48     		ldr	r0, .L21
 276 0004 0A4B     		ldr	r3, .L21+4
 277 0006 0360     		str	r3, [r0]
 201:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 278              		.loc 1 201 3 is_stmt 1 view .LVU60
 201:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 279              		.loc 1 201 24 is_stmt 0 view .LVU61
 280 0008 4FF46123 		mov	r3, #921600
 281 000c 4360     		str	r3, [r0, #4]
 202:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 282              		.loc 1 202 3 is_stmt 1 view .LVU62
 202:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 283              		.loc 1 202 26 is_stmt 0 view .LVU63
 284 000e 0023     		movs	r3, #0
 285 0010 8360     		str	r3, [r0, #8]
 203:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 286              		.loc 1 203 3 is_stmt 1 view .LVU64
 203:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 287              		.loc 1 203 24 is_stmt 0 view .LVU65
 288 0012 C360     		str	r3, [r0, #12]
 204:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 289              		.loc 1 204 3 is_stmt 1 view .LVU66
 204:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 290              		.loc 1 204 22 is_stmt 0 view .LVU67
 291 0014 0361     		str	r3, [r0, #16]
 205:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 292              		.loc 1 205 3 is_stmt 1 view .LVU68
 205:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 293              		.loc 1 205 20 is_stmt 0 view .LVU69
 294 0016 0C22     		movs	r2, #12
 295 0018 4261     		str	r2, [r0, #20]
 206:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 296              		.loc 1 206 3 is_stmt 1 view .LVU70
 206:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 297              		.loc 1 206 25 is_stmt 0 view .LVU71
 298 001a 8361     		str	r3, [r0, #24]
 207:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 299              		.loc 1 207 3 is_stmt 1 view .LVU72
 207:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 300              		.loc 1 207 28 is_stmt 0 view .LVU73
 301 001c C361     		str	r3, [r0, #28]
 208:Core/Src/main.c ****   {
 302              		.loc 1 208 3 is_stmt 1 view .LVU74
 208:Core/Src/main.c ****   {
 303              		.loc 1 208 7 is_stmt 0 view .LVU75
 304 001e FFF7FEFF 		bl	HAL_UART_Init
 305              	.LVL11:
 208:Core/Src/main.c ****   {
 306              		.loc 1 208 6 view .LVU76
 307 0022 00B9     		cbnz	r0, .L20
 216:Core/Src/main.c **** 
ARM GAS  /tmp/ccPHhbFu.s 			page 14


 308              		.loc 1 216 1 view .LVU77
 309 0024 08BD     		pop	{r3, pc}
 310              	.L20:
 210:Core/Src/main.c ****   }
 311              		.loc 1 210 5 is_stmt 1 view .LVU78
 312 0026 FFF7FEFF 		bl	Error_Handler
 313              	.LVL12:
 314              	.L22:
 315 002a 00BF     		.align	2
 316              	.L21:
 317 002c 00000000 		.word	.LANCHOR0
 318 0030 00100140 		.word	1073811456
 319              		.cfi_endproc
 320              	.LFE136:
 322              		.section	.text.SystemClock_Config,"ax",%progbits
 323              		.align	1
 324              		.global	SystemClock_Config
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 328              		.fpu fpv4-sp-d16
 330              	SystemClock_Config:
 331              	.LFB135:
 145:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 332              		.loc 1 145 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 80
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336 0000 00B5     		push	{lr}
 337              	.LCFI7:
 338              		.cfi_def_cfa_offset 4
 339              		.cfi_offset 14, -4
 340 0002 95B0     		sub	sp, sp, #84
 341              	.LCFI8:
 342              		.cfi_def_cfa_offset 88
 146:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 343              		.loc 1 146 3 view .LVU80
 146:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 344              		.loc 1 146 22 is_stmt 0 view .LVU81
 345 0004 3022     		movs	r2, #48
 346 0006 0021     		movs	r1, #0
 347 0008 08A8     		add	r0, sp, #32
 348 000a FFF7FEFF 		bl	memset
 349              	.LVL13:
 147:Core/Src/main.c **** 
 350              		.loc 1 147 3 is_stmt 1 view .LVU82
 147:Core/Src/main.c **** 
 351              		.loc 1 147 22 is_stmt 0 view .LVU83
 352 000e 0023     		movs	r3, #0
 353 0010 0393     		str	r3, [sp, #12]
 354 0012 0493     		str	r3, [sp, #16]
 355 0014 0593     		str	r3, [sp, #20]
 356 0016 0693     		str	r3, [sp, #24]
 357 0018 0793     		str	r3, [sp, #28]
 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 358              		.loc 1 151 3 is_stmt 1 view .LVU84
 359              	.LBB9:
ARM GAS  /tmp/ccPHhbFu.s 			page 15


 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 360              		.loc 1 151 3 view .LVU85
 361 001a 0193     		str	r3, [sp, #4]
 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 362              		.loc 1 151 3 view .LVU86
 363 001c 1F4A     		ldr	r2, .L29
 364 001e 116C     		ldr	r1, [r2, #64]
 365 0020 41F08051 		orr	r1, r1, #268435456
 366 0024 1164     		str	r1, [r2, #64]
 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 367              		.loc 1 151 3 view .LVU87
 368 0026 126C     		ldr	r2, [r2, #64]
 369 0028 02F08052 		and	r2, r2, #268435456
 370 002c 0192     		str	r2, [sp, #4]
 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 371              		.loc 1 151 3 view .LVU88
 372 002e 019A     		ldr	r2, [sp, #4]
 373              	.LBE9:
 151:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 374              		.loc 1 151 3 view .LVU89
 152:Core/Src/main.c **** 
 375              		.loc 1 152 3 view .LVU90
 376              	.LBB10:
 152:Core/Src/main.c **** 
 377              		.loc 1 152 3 view .LVU91
 378 0030 0293     		str	r3, [sp, #8]
 152:Core/Src/main.c **** 
 379              		.loc 1 152 3 view .LVU92
 380 0032 1B4B     		ldr	r3, .L29+4
 381 0034 1A68     		ldr	r2, [r3]
 382 0036 42F44042 		orr	r2, r2, #49152
 383 003a 1A60     		str	r2, [r3]
 152:Core/Src/main.c **** 
 384              		.loc 1 152 3 view .LVU93
 385 003c 1B68     		ldr	r3, [r3]
 386 003e 03F44043 		and	r3, r3, #49152
 387 0042 0293     		str	r3, [sp, #8]
 152:Core/Src/main.c **** 
 388              		.loc 1 152 3 view .LVU94
 389 0044 029B     		ldr	r3, [sp, #8]
 390              	.LBE10:
 152:Core/Src/main.c **** 
 391              		.loc 1 152 3 view .LVU95
 157:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 392              		.loc 1 157 3 view .LVU96
 157:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 393              		.loc 1 157 36 is_stmt 0 view .LVU97
 394 0046 0123     		movs	r3, #1
 395 0048 0893     		str	r3, [sp, #32]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 396              		.loc 1 158 3 is_stmt 1 view .LVU98
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 397              		.loc 1 158 30 is_stmt 0 view .LVU99
 398 004a 4FF48033 		mov	r3, #65536
 399 004e 0993     		str	r3, [sp, #36]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 400              		.loc 1 159 3 is_stmt 1 view .LVU100
ARM GAS  /tmp/ccPHhbFu.s 			page 16


 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 401              		.loc 1 159 34 is_stmt 0 view .LVU101
 402 0050 0223     		movs	r3, #2
 403 0052 0E93     		str	r3, [sp, #56]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 12;
 404              		.loc 1 160 3 is_stmt 1 view .LVU102
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 12;
 405              		.loc 1 160 35 is_stmt 0 view .LVU103
 406 0054 4FF48002 		mov	r2, #4194304
 407 0058 0F92     		str	r2, [sp, #60]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 96;
 408              		.loc 1 161 3 is_stmt 1 view .LVU104
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 96;
 409              		.loc 1 161 30 is_stmt 0 view .LVU105
 410 005a 0C22     		movs	r2, #12
 411 005c 1092     		str	r2, [sp, #64]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 412              		.loc 1 162 3 is_stmt 1 view .LVU106
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 413              		.loc 1 162 30 is_stmt 0 view .LVU107
 414 005e 6022     		movs	r2, #96
 415 0060 1192     		str	r2, [sp, #68]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 416              		.loc 1 163 3 is_stmt 1 view .LVU108
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 417              		.loc 1 163 30 is_stmt 0 view .LVU109
 418 0062 1293     		str	r3, [sp, #72]
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 419              		.loc 1 164 3 is_stmt 1 view .LVU110
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 420              		.loc 1 164 30 is_stmt 0 view .LVU111
 421 0064 0423     		movs	r3, #4
 422 0066 1393     		str	r3, [sp, #76]
 165:Core/Src/main.c ****   {
 423              		.loc 1 165 3 is_stmt 1 view .LVU112
 165:Core/Src/main.c ****   {
 424              		.loc 1 165 7 is_stmt 0 view .LVU113
 425 0068 08A8     		add	r0, sp, #32
 426 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 427              	.LVL14:
 165:Core/Src/main.c ****   {
 428              		.loc 1 165 6 view .LVU114
 429 006e 88B9     		cbnz	r0, .L27
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 430              		.loc 1 172 3 is_stmt 1 view .LVU115
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 431              		.loc 1 172 31 is_stmt 0 view .LVU116
 432 0070 0F23     		movs	r3, #15
 433 0072 0393     		str	r3, [sp, #12]
 174:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 434              		.loc 1 174 3 is_stmt 1 view .LVU117
 174:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 435              		.loc 1 174 34 is_stmt 0 view .LVU118
 436 0074 0223     		movs	r3, #2
 437 0076 0493     		str	r3, [sp, #16]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 438              		.loc 1 175 3 is_stmt 1 view .LVU119
ARM GAS  /tmp/ccPHhbFu.s 			page 17


 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 439              		.loc 1 175 35 is_stmt 0 view .LVU120
 440 0078 0023     		movs	r3, #0
 441 007a 0593     		str	r3, [sp, #20]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 442              		.loc 1 176 3 is_stmt 1 view .LVU121
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 443              		.loc 1 176 36 is_stmt 0 view .LVU122
 444 007c 4FF48052 		mov	r2, #4096
 445 0080 0692     		str	r2, [sp, #24]
 177:Core/Src/main.c **** 
 446              		.loc 1 177 3 is_stmt 1 view .LVU123
 177:Core/Src/main.c **** 
 447              		.loc 1 177 36 is_stmt 0 view .LVU124
 448 0082 0793     		str	r3, [sp, #28]
 179:Core/Src/main.c ****   {
 449              		.loc 1 179 3 is_stmt 1 view .LVU125
 179:Core/Src/main.c ****   {
 450              		.loc 1 179 7 is_stmt 0 view .LVU126
 451 0084 0321     		movs	r1, #3
 452 0086 03A8     		add	r0, sp, #12
 453 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 454              	.LVL15:
 179:Core/Src/main.c ****   {
 455              		.loc 1 179 6 view .LVU127
 456 008c 20B9     		cbnz	r0, .L28
 183:Core/Src/main.c **** 
 457              		.loc 1 183 1 view .LVU128
 458 008e 15B0     		add	sp, sp, #84
 459              	.LCFI9:
 460              		.cfi_remember_state
 461              		.cfi_def_cfa_offset 4
 462              		@ sp needed
 463 0090 5DF804FB 		ldr	pc, [sp], #4
 464              	.L27:
 465              	.LCFI10:
 466              		.cfi_restore_state
 167:Core/Src/main.c ****   }
 467              		.loc 1 167 5 is_stmt 1 view .LVU129
 468 0094 FFF7FEFF 		bl	Error_Handler
 469              	.LVL16:
 470              	.L28:
 181:Core/Src/main.c ****   }
 471              		.loc 1 181 5 view .LVU130
 472 0098 FFF7FEFF 		bl	Error_Handler
 473              	.LVL17:
 474              	.L30:
 475              		.align	2
 476              	.L29:
 477 009c 00380240 		.word	1073887232
 478 00a0 00700040 		.word	1073770496
 479              		.cfi_endproc
 480              	.LFE135:
 482              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 483              		.align	2
 484              	.LC0:
 485 0000 5469636B 		.ascii	"Tick %lu\000"
ARM GAS  /tmp/ccPHhbFu.s 			page 18


 485      20256C75 
 485      00
 486              		.section	.text.main,"ax",%progbits
 487              		.align	1
 488              		.global	main
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 492              		.fpu fpv4-sp-d16
 494              	main:
 495              	.LFB134:
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 496              		.loc 1 80 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500 0000 70B5     		push	{r4, r5, r6, lr}
 501              	.LCFI11:
 502              		.cfi_def_cfa_offset 16
 503              		.cfi_offset 4, -16
 504              		.cfi_offset 5, -12
 505              		.cfi_offset 6, -8
 506              		.cfi_offset 14, -4
  88:Core/Src/main.c **** 
 507              		.loc 1 88 3 view .LVU132
 508 0002 FFF7FEFF 		bl	HAL_Init
 509              	.LVL18:
  95:Core/Src/main.c **** 
 510              		.loc 1 95 3 view .LVU133
 511 0006 FFF7FEFF 		bl	SystemClock_Config
 512              	.LVL19:
 102:Core/Src/main.c ****   MX_USART1_UART_Init();
 513              		.loc 1 102 3 view .LVU134
 514 000a FFF7FEFF 		bl	MX_GPIO_Init
 515              	.LVL20:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 516              		.loc 1 103 3 view .LVU135
 517 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 518              	.LVL21:
 111:Core/Src/main.c **** 
 519              		.loc 1 111 3 view .LVU136
 111:Core/Src/main.c **** 
 520              		.loc 1 111 37 is_stmt 0 view .LVU137
 521 0012 0025     		movs	r5, #0
 111:Core/Src/main.c **** 
 522              		.loc 1 111 21 view .LVU138
 523 0014 2E46     		mov	r6, r5
 524              	.LVL22:
 525              	.L32:
 113:Core/Src/main.c **** 
 526              		.loc 1 113 3 is_stmt 1 view .LVU139
 115:Core/Src/main.c **** 
 527              		.loc 1 115 5 view .LVU140
 115:Core/Src/main.c **** 
 528              		.loc 1 115 11 is_stmt 0 view .LVU141
 529 0016 FFF7FEFF 		bl	HAL_GetTick
 530              	.LVL23:
ARM GAS  /tmp/ccPHhbFu.s 			page 19


 531 001a 0446     		mov	r4, r0
 532              	.LVL24:
 117:Core/Src/main.c **** 
 533              		.loc 1 117 5 is_stmt 1 view .LVU142
 117:Core/Src/main.c **** 
 534              		.loc 1 117 13 is_stmt 0 view .LVU143
 535 001c 831B     		subs	r3, r0, r6
 117:Core/Src/main.c **** 
 536              		.loc 1 117 8 view .LVU144
 537 001e C72B     		cmp	r3, #199
 538 0020 0FD8     		bhi	.L36
 539              	.LVL25:
 540              	.L33:
 125:Core/Src/main.c ****       
 541              		.loc 1 125 5 is_stmt 1 view .LVU145
 125:Core/Src/main.c ****       
 542              		.loc 1 125 13 is_stmt 0 view .LVU146
 543 0022 631B     		subs	r3, r4, r5
 125:Core/Src/main.c ****       
 544              		.loc 1 125 8 view .LVU147
 545 0024 B3F57A7F 		cmp	r3, #1000
 546 0028 F5D3     		bcc	.L32
 127:Core/Src/main.c **** 
 547              		.loc 1 127 7 is_stmt 1 view .LVU148
 548 002a 0949     		ldr	r1, .L37
 549 002c A1FB0431 		umull	r3, r1, r1, r4
 550 0030 8909     		lsrs	r1, r1, #6
 551 0032 0848     		ldr	r0, .L37+4
 552 0034 FFF7FEFF 		bl	printf
 553              	.LVL26:
 127:Core/Src/main.c **** 
 554              		.loc 1 127 7 view .LVU149
 555 0038 0A20     		movs	r0, #10
 556 003a FFF7FEFF 		bl	putchar
 557              	.LVL27:
 127:Core/Src/main.c **** 
 558              		.loc 1 127 34 view .LVU150
 129:Core/Src/main.c **** 
 559              		.loc 1 129 7 view .LVU151
 129:Core/Src/main.c **** 
 560              		.loc 1 129 18 is_stmt 0 view .LVU152
 561 003e 2546     		mov	r5, r4
 562 0040 E9E7     		b	.L32
 563              	.LVL28:
 564              	.L36:
 119:Core/Src/main.c **** 
 565              		.loc 1 119 7 is_stmt 1 view .LVU153
 566 0042 4FF40051 		mov	r1, #8192
 567 0046 0448     		ldr	r0, .L37+8
 568              	.LVL29:
 119:Core/Src/main.c **** 
 569              		.loc 1 119 7 is_stmt 0 view .LVU154
 570 0048 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 571              	.LVL30:
 121:Core/Src/main.c **** 
 572              		.loc 1 121 7 is_stmt 1 view .LVU155
 121:Core/Src/main.c **** 
ARM GAS  /tmp/ccPHhbFu.s 			page 20


 573              		.loc 1 121 18 is_stmt 0 view .LVU156
 574 004c 2646     		mov	r6, r4
 575 004e E8E7     		b	.L33
 576              	.L38:
 577              		.align	2
 578              	.L37:
 579 0050 D34D6210 		.word	274877907
 580 0054 00000000 		.word	.LC0
 581 0058 00080240 		.word	1073874944
 582              		.cfi_endproc
 583              	.LFE134:
 585              		.global	huart1
 586              		.section	.bss.huart1,"aw",%nobits
 587              		.align	2
 588              		.set	.LANCHOR0,. + 0
 591              	huart1:
 592 0000 00000000 		.space	68
 592      00000000 
 592      00000000 
 592      00000000 
 592      00000000 
 593              		.text
 594              	.Letext0:
 595              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 596              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 597              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 598              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 599              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 600              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 601              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 602              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 603              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 604              		.file 12 "/usr/include/newlib/stdio.h"
 605              		.file 13 "<built-in>"
ARM GAS  /tmp/ccPHhbFu.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccPHhbFu.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccPHhbFu.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccPHhbFu.s:133    .text.MX_GPIO_Init:0000000000000078 $d
     /tmp/ccPHhbFu.s:139    .text._write:0000000000000000 $t
     /tmp/ccPHhbFu.s:146    .text._write:0000000000000000 _write
     /tmp/ccPHhbFu.s:212    .text._write:0000000000000028 $d
     /tmp/ccPHhbFu.s:217    .text.Error_Handler:0000000000000000 $t
     /tmp/ccPHhbFu.s:224    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccPHhbFu.s:256    .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccPHhbFu.s:262    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccPHhbFu.s:317    .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccPHhbFu.s:323    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccPHhbFu.s:330    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccPHhbFu.s:477    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccPHhbFu.s:483    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccPHhbFu.s:487    .text.main:0000000000000000 $t
     /tmp/ccPHhbFu.s:494    .text.main:0000000000000000 main
     /tmp/ccPHhbFu.s:579    .text.main:0000000000000050 $d
     /tmp/ccPHhbFu.s:591    .bss.huart1:0000000000000000 huart1
     /tmp/ccPHhbFu.s:587    .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Transmit
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GetTick
printf
putchar
HAL_GPIO_TogglePin
