// Seed: 2371515005
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2
    , id_16,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    output wire id_8
    , id_17,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply1 id_14
);
  assign id_8 = 1;
  module_0(
      id_6, id_8, id_3, id_8, id_1, id_5
  );
endmodule
