{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574267404661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574267404670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 10:30:04 2019 " "Processing started: Wed Nov 20 10:30:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574267404670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267404670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single-Cycle-ARM-Processor -c Single-Cycle-ARM-Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267404670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574267405668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574267405668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboardcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardController " "Found entity 1: KeyboardController" {  } { { "KeyboardController.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/KeyboardController.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_test " "Found entity 1: xor_gate_test" {  } { { "ALU/xor_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/xor_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "ALU/xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/srl_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/srl_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_test " "Found entity 1: srl_test" {  } { { "ALU/srl_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/srl_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "ALU/slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_test " "Found entity 1: sll_test" {  } { { "ALU/sll_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sll_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "ALU/sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc_test " "Found entity 1: sc_test" {  } { { "ALU/sc_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sc_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "ALU/sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar_test " "Found entity 1: sar_test" {  } { { "ALU/sar_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sar_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "ALU/sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267415990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267415990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_test " "Found entity 1: or_gate_test" {  } { { "ALU/or_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/or_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "ALU/or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result_test " "Found entity 1: mux_result_test" {  } { { "ALU/mux_result_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_result_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "ALU/mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not_test " "Found entity 1: mux_not_test" {  } { { "ALU/mux_not_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_not_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "ALU/mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator_test " "Found entity 1: flag_generator_test" {  } { { "ALU/flag_generator_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/flag_generator_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574267416138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "ALU/flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_test " "Found entity 1: and_gate_test" {  } { { "ALU/and_gate_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/and_gate_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "ALU/and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU/ALU_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574267416345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_sub_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_sub_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_test " "Found entity 1: add_sub_test" {  } { { "ALU/add_sub_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/add_sub_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arm " "Found entity 1: Arm" {  } { { "Arm.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(29) " "Verilog HDL warning at decoder.sv(29): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/decoder.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574267416470 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(42) " "Verilog HDL warning at decoder.sv(42): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/decoder.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574267416478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416611 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574267416616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_testbench " "Found entity 1: processor_testbench" {  } { { "processor_testbench.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbomb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbomb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regbomb " "Found entity 1: regbomb" {  } { { "regbomb.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/regbomb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rd_select.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_rd_select.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rd_select " "Found entity 1: mux_rd_select" {  } { { "mux_rd_select.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/mux_rd_select.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574267416727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267416727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574267416832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arm Arm:arm " "Elaborating entity \"Arm\" for hierarchy \"Arm:arm\"" {  } { { "processor.sv" "arm" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267416855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"Arm:arm\|controller:c\"" {  } { { "Arm.sv" "c" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267416884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder Arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"Arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267416910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic Arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267416947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267416968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"Arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267416986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"Arm:arm\|datapath:dp\"" {  } { { "Arm.sv" "dp" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/Arm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"Arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"Arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"Arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend Arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"Arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Arm:arm\|datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|and_gate:and_module\"" {  } { { "ALU/ALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|or_gate:or_module\"" {  } { { "ALU/ALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|xor_gate:xor_module\"" {  } { { "ALU/ALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|mux_not:mux_not_module\"" {  } { { "ALU/ALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|fulladder:fulladder_module\"" {  } { { "ALU/ALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|slr:slr_module\"" {  } { { "ALU/ALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sll:sll_module\"" {  } { { "ALU/ALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|mux_result:mux_result_module\"" {  } { { "ALU/ALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_generator Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module " "Elaborating entity \"flag_generator\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|flag_generator:flag_generator_module\"" {  } { { "ALU/ALU.sv" "flag_generator_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sar:sar_module\"" {  } { { "ALU/ALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"Arm:arm\|datapath:dp\|ALU:alu\|sc:sc_module\"" {  } { { "ALU/ALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/ALU/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:InstMem " "Elaborating entity \"imem\" for hierarchy \"imem:InstMem\"" {  } { { "processor.sv" "InstMem" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574267417578 "|processor|imem:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574267417578 "|processor|imem:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574267417578 "|processor|imem:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:DataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:DataMem\"" {  } { { "processor.sv" "DataMem" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardController KeyboardController:KC " "Elaborating entity \"KeyboardController\" for hierarchy \"KeyboardController:KC\"" {  } { { "processor.sv" "KC" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:KeyboardReg " "Elaborating entity \"register\" for hierarchy \"register:KeyboardReg\"" {  } { { "processor.sv" "KeyboardReg" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267417676 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:DataMem\|RAM " "RAM logic \"dmem:DataMem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/dmem.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574267418575 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:InstMem\|RAM " "RAM logic \"imem:InstMem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imem.sv" "RAM" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/imem.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574267418575 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"Arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574267418575 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574267418575 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 23 C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/db/Single-Cycle-ARM-Processor.ram0_imem_37c714.hdl.mif " "Memory depth (32) in the design file differs from memory depth (23) in the Memory Initialization File \"C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/db/Single-Cycle-ARM-Processor.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1574267418756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574267423095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574267425887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/output_files/Single-Cycle-ARM-Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267426161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574267427076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574267427076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_clk " "No output dependent on input pin \"ps2_clk\"" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574267427565 "|processor|ps2_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "processor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Single-Cycle-ARM-Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574267427565 "|processor|data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574267427565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3828 " "Implemented 3828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574267427572 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574267427572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3759 " "Implemented 3759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574267427572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574267427572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574267427592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 10:30:27 2019 " "Processing ended: Wed Nov 20 10:30:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574267427592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574267427592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574267427592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574267427592 ""}
