
*** Running vivado
    with args -log lfsr_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lfsr_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lfsr_wrapper.tcl -notrace
Command: synth_design -top lfsr_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 385.633 ; gain = 99.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lfsr_wrapper' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr_wrapper.vhd:14]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'lfsr' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:5' bound to instance 'LFSR_MAPPING' of component 'lfsr' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'lfsr' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:19]
	Parameter Nbit bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FF1' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:37]
INFO: [Synth 8-638] synthesizing module 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:18]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff.vhd:5' bound to instance 'internal_dff' of component 'dff' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:31]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'dff_tap_circuit' (2#1) [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:18]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFI' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:40]
INFO: [Synth 8-3491] module 'dff_tap_circuit' declared at 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/dff_tap_circuit.vhd:5' bound to instance 'FFL' of component 'dff_tap_circuit' [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (3#1) [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'lfsr_wrapper' (4#1) [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/hdl/src/lfsr_wrapper.vhd:14]
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[5] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[4] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[3] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[2] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 441.797 ; gain = 155.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.797 ; gain = 155.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 441.797 ; gain = 155.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/Vivado Xilinx/LFSR/LFSR.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/Vivado Xilinx/LFSR/LFSR.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/Vivado Xilinx/LFSR/LFSR.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lfsr_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lfsr_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.199 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.199 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 775.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dff_tap_circuit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[5] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[4] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[3] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[2] driven by constant 0
WARNING: [Synth 8-3917] design lfsr_wrapper has port yq[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 775.199 ; gain = 489.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    11|
|3     |LUT3 |     4|
|4     |FDCE |    10|
|5     |FDPE |    10|
|6     |LDC  |     4|
|7     |IBUF |     6|
|8     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+-------------------+------+
|      |Instance                   |Module             |Cells |
+------+---------------------------+-------------------+------+
|1     |top                        |                   |    56|
|2     |  LFSR_MAPPING             |lfsr               |    39|
|3     |    \GEN[10].INTERNAL.FFI  |dff_tap_circuit_0  |     1|
|4     |      internal_dff         |dff_28             |     1|
|5     |    \GEN[11].INTERNAL.FFI  |dff_tap_circuit_1  |     1|
|6     |      internal_dff         |dff_27             |     1|
|7     |    \GEN[12].INTERNAL.FFI  |dff_tap_circuit_2  |     1|
|8     |      internal_dff         |dff_26             |     1|
|9     |    \GEN[13].INTERNAL.FFI  |dff_tap_circuit_3  |     1|
|10    |      internal_dff         |dff_25             |     1|
|11    |    \GEN[14].INTERNAL.FFI  |dff_tap_circuit_4  |     1|
|12    |      internal_dff         |dff_24             |     1|
|13    |    \GEN[15].LAST.FFL      |dff_tap_circuit_5  |     4|
|14    |      internal_dff         |dff_23             |     4|
|15    |    \GEN[4].INTERNAL.FFI   |dff_tap_circuit_9  |     1|
|16    |      internal_dff         |dff_19             |     1|
|17    |    \GEN[5].INTERNAL.FFI   |dff_tap_circuit_10 |     1|
|18    |      internal_dff         |dff_18             |     1|
|19    |    \GEN[6].INTERNAL.FFI   |dff_tap_circuit_11 |     1|
|20    |      internal_dff         |dff_17             |     1|
|21    |    \GEN[7].INTERNAL.FFI   |dff_tap_circuit_12 |     1|
|22    |      internal_dff         |dff_16             |     1|
|23    |    \GEN[8].INTERNAL.FFI   |dff_tap_circuit_13 |     1|
|24    |      internal_dff         |dff_15             |     1|
|25    |    \GEN[9].INTERNAL.FFI   |dff_tap_circuit_14 |     1|
|26    |      internal_dff         |dff                |     1|
|27    |    \GEN[0].FIRST.FF1      |dff_tap_circuit    |     6|
|28    |      internal_dff         |dff_29             |     6|
|29    |    \GEN[1].INTERNAL.FFI   |dff_tap_circuit_6  |     6|
|30    |      internal_dff         |dff_22             |     6|
|31    |    \GEN[2].INTERNAL.FFI   |dff_tap_circuit_7  |     6|
|32    |      internal_dff         |dff_21             |     6|
|33    |    \GEN[3].INTERNAL.FFI   |dff_tap_circuit_8  |     6|
|34    |      internal_dff         |dff_20             |     6|
+------+---------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 781.137 ; gain = 161.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 781.137 ; gain = 495.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 794.090 ; gain = 520.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 794.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/franc/Personale/GitHub/LinearFeedbackShiftRegister/LFSR/Vivado Xilinx/LFSR/LFSR.runs/synth_1/lfsr_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lfsr_wrapper_utilization_synth.rpt -pb lfsr_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 21:02:28 2020...
