#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 30 22:03:11 2018
# Process ID: 2864
# Current directory: F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/design_1_objectbuffer_0_0_synth_1
# Command line: vivado.exe -log design_1_objectbuffer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_objectbuffer_0_0.tcl
# Log file: F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/design_1_objectbuffer_0_0_synth_1/design_1_objectbuffer_0_0.vds
# Journal file: F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/design_1_objectbuffer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_objectbuffer_0_0.tcl -notrace
Command: synth_design -top design_1_objectbuffer_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 389.547 ; gain = 98.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_objectbuffer_0_0' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_objectbuffer_0_0/synth/design_1_objectbuffer_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter RES_X bound to: 1280 - type: integer 
	Parameter RES_Y bound to: 720 - type: integer 
INFO: [Synth 8-3491] module 'objectbuffer_v1_0' declared at 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0.vhd:5' bound to instance 'U0' of component 'objectbuffer_v1_0' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_objectbuffer_0_0/synth/design_1_objectbuffer_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'objectbuffer_v1_0' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0.vhd:54]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter RES_X bound to: 1280 - type: integer 
	Parameter RES_Y bound to: 720 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5640] Port 'stone_pos' is missing in component declaration [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0.vhd:57]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter RES_X bound to: 1280 - type: integer 
	Parameter RES_Y bound to: 720 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'objectbuffer_v1_0_S00_AXI' declared at 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:5' bound to instance 'objectbuffer_v1_0_S00_AXI_inst' of component 'objectbuffer_v1_0_S00_AXI' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'objectbuffer_v1_0_S00_AXI' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:92]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter RES_X bound to: 1280 - type: integer 
	Parameter RES_Y bound to: 720 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:246]
INFO: [Synth 8-226] default block is never used [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:376]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter RES_X bound to: 1280 - type: integer 
	Parameter RES_Y bound to: 720 - type: integer 
INFO: [Synth 8-3491] module 'displaybuffer' declared at 'f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/displaybuffer.vhd:10' bound to instance 'dbuf0' of component 'displaybuffer' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:410]
INFO: [Synth 8-638] synthesizing module 'displaybuffer' [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/displaybuffer.vhd:28]
	Parameter OBJECT_SIZE bound to: 16 - type: integer 
	Parameter PIXEL_SIZE bound to: 24 - type: integer 
	Parameter RES_X bound to: 1280 - type: integer 
	Parameter RES_Y bound to: 720 - type: integer 
WARNING: [Synth 8-614] signal 'backgrnd_rgb' is read in the process but is not in the sensitivity list [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/displaybuffer.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'displaybuffer' (1#1) [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/displaybuffer.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'objectbuffer_v1_0_S00_AXI' (2#1) [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'objectbuffer_v1_0' (3#1) [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ipshared/3261/hdl/objectbuffer_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_objectbuffer_0_0' (4#1) [f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_objectbuffer_0_0/synth/design_1_objectbuffer_0_0.vhd:86]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[23]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[22]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[21]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[20]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[19]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[18]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[17]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[16]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[15]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[14]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[13]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[12]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[11]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[10]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[9]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[8]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[23]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[22]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[21]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[20]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[19]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[18]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[17]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[16]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[15]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[14]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[13]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[12]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[11]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[10]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[9]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[8]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[7]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[6]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[5]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[4]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[3]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[2]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[1]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port stone_pos[0]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design objectbuffer_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 445.180 ; gain = 154.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 445.180 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 445.180 ; gain = 154.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 789.734 ; gain = 2.660
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 789.734 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 789.734 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 789.734 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 789.734 ; gain = 498.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 20    
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 7     
	   7 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module displaybuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 20    
	   3 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   7 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module objectbuffer_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[23]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[22]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[21]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[20]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[19]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[18]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[17]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[16]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[15]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[14]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[13]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[12]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[11]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[10]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[9]
WARNING: [Synth 8-3331] design displaybuffer has unconnected port stone_pos[8]
WARNING: [Synth 8-3331] design design_1_objectbuffer_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_objectbuffer_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_objectbuffer_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_objectbuffer_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_objectbuffer_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_objectbuffer_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/objectbuffer_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/objectbuffer_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/objectbuffer_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/objectbuffer_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/objectbuffer_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/objectbuffer_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/objectbuffer_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_objectbuffer_0_0.
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_objectbuffer_0_0.
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_objectbuffer_0_0.
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_objectbuffer_0_0.
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_objectbuffer_0_0.
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_objectbuffer_0_0.
INFO: [Synth 8-3332] Sequential element (U0/objectbuffer_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_objectbuffer_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 789.734 ; gain = 498.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 798.195 ; gain = 507.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 799.086 ; gain = 508.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   132|
|2     |LUT1   |    80|
|3     |LUT2   |     5|
|4     |LUT3   |     3|
|5     |LUT4   |   444|
|6     |LUT5   |    14|
|7     |LUT6   |    46|
|8     |FDRE   |   167|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   893|
|2     |  U0                               |objectbuffer_v1_0         |   878|
|3     |    objectbuffer_v1_0_S00_AXI_inst |objectbuffer_v1_0_S00_AXI |   878|
|4     |      dbuf0                        |displaybuffer             |   576|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 813.266 ; gain = 522.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 813.266 ; gain = 177.648
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 813.266 ; gain = 522.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:59 . Memory (MB): peak = 822.711 ; gain = 538.555
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/design_1_objectbuffer_0_0_synth_1/design_1_objectbuffer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/FPGA-Proje/Proje_new/breakout_game/breakout_game.srcs/sources_1/bd/design_1/ip/design_1_objectbuffer_0_0/design_1_objectbuffer_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA-Proje/Proje_new/breakout_game/breakout_game.runs/design_1_objectbuffer_0_0_synth_1/design_1_objectbuffer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_objectbuffer_0_0_utilization_synth.rpt -pb design_1_objectbuffer_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 822.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 30 22:05:34 2018...
