# Andreas Tzitzikas

**Computer Engineering Student** at University of Maryland, College Park  
**Expected Graduation:** May 2026 (B.S.) / May 2027 (M.S.)  
ğŸ“ College Park, MD | ğŸ“§ [andreas.tz.work@gmail.com](mailto:andreas.tz.work@gmail.com) | ğŸ”— [LinkedIn](https://linkedin.com/in/andreas-tzitzikas) | ğŸ’» [GitHub](https://github.com/Wafer0)

## ğŸš€ Featured Projects

### [RISC-V CPU Implementations](./risc-v-cpus)
- **Tomasulo Out-of-Order CPU**: Advanced out-of-order execution using Tomasulo's Algorithm, synthesized to ASIC with Sky130 130nm PDK
- **5-Stage In-Order CPU**: Complete RV32I implementation with pipelining, hazard detection, and ASIC synthesis
- **Technologies:** SystemVerilog, OpenLane, ASIC Design, RISC-V ISA

### [ENEE440 Microprocessors](./enee440-microprocessors)
- **Embedded Systems Development**: STM32 bare-metal firmware, real-time control systems, and peripheral integration
- **Technologies:** ARM Assembly, C, Embedded Linux, Real-time Systems

### [Space Invaders Game](./space-invaders)
- **Object-Oriented Game Development**: Complete Java implementation with game mechanics, graphics, and user interface
- **Technologies:** Java, AWT/Swing, Object-Oriented Programming

### [Professional Resume](./Resume)
- **Specialized Engineering Resumes**: ASIC/FPGA, Hardware, Software, Electrical, and VLSI-focused versions
- **Technologies:** LaTeX, Professional Documentation

## ğŸ”§ Technical Skills

**Hardware/ASIC:** SystemVerilog, Verilog, RISC-V, OpenLane, Sky130 PDK, CMOS VLSI Design  
**Embedded Systems:** STM32, ARM Assembly, Real-time Control, PCB Design  
**Software:** C/C++, Python, Java, Rust, MPI, OpenMP, CUDA  
**Tools:** Git, Linux, EDA Tools, FPGA Synthesis, ASIC Verification
