###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID vlsipool-k05)
#  Generated on:      Tue Jul  1 17:26:08 2025
#  Design:            PE
#  Command:           optDesign -postRoute -hold -prefix postroute_hold4 -outDir /n/badwater/z/hyunwon/Documents/TSMC_Prowess/tsmc28/module/pe/apr/reports
###############################################################

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.145  | -0.145  |  0.008  |  0.031  |
|           TNS (ns):| -19.143 | -19.143 |  0.000  |  0.000  |
|    Violating Paths:|   306   |   306   |    0    |    0    |
|          All Paths:|  2260   |  1544   |   41    |   784   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.767%
Total number of glitch violations: 0
------------------------------------------------------------------
