

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_feature_map'
================================================================
* Date:           Tue Oct 18 21:15:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- feature_map  |       18|       18|        10|          1|          1|    10|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 13 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_out135, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%constant_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %constant_r" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 15 'read' 'constant_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add18_945_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_945_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 16 'read' 'add18_945_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add18_843_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_843_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 17 'read' 'add18_843_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add18_741_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_741_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 18 'read' 'add18_741_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add18_639_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_639_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 19 'read' 'add18_639_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add18_537_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_537_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 20 'read' 'add18_537_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add18_435_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_435_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 21 'read' 'add18_435_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add18_333_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_333_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 22 'read' 'add18_333_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add18_231_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_231_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 23 'read' 'add18_231_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add18_129_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add18_129_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 24 'read' 'add18_129_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add1827_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1827_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 25 'read' 'add1827_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %kernel"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_1 = load i4 %kernel" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 28 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln489 = icmp_eq  i4 %kernel_1, i4 10" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 30 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln489 = add i4 %kernel_1, i4 1" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 32 'add' 'add_ln489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln489 = br i1 %icmp_ln489, void %for.inc54.split, void %for.end56.exitStub" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 33 'br' 'br_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.75ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.10float.i4, i32 %add1827_reload_read, i32 %add18_129_reload_read, i32 %add18_231_reload_read, i32 %add18_333_reload_read, i32 %add18_435_reload_read, i32 %add18_537_reload_read, i32 %add18_639_reload_read, i32 %add18_741_reload_read, i32 %add18_843_reload_read, i32 %add18_945_reload_read, i4 %kernel_1" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 34 'mux' 'tmp_s' <Predicate = (!icmp_ln489)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln489 = store i4 %add_ln489, i4 %kernel" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 35 'store' 'store_ln489' <Predicate = (!icmp_ln489)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 36 [3/3] (7.29ns)   --->   "%p_x_assign_1 = fsub i32 %tmp_s, i32 %constant_read" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 36 'fsub' 'p_x_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 37 [2/3] (7.29ns)   --->   "%p_x_assign_1 = fsub i32 %tmp_s, i32 %constant_read" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 37 'fsub' 'p_x_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 38 [1/3] (7.29ns)   --->   "%p_x_assign_1 = fsub i32 %tmp_s, i32 %constant_read" [forward_prop/src/forward_prop.cpp:491]   --->   Operation 38 'fsub' 'p_x_assign_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.33>
ST_5 : Operation 39 [5/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 39 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 40 [4/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 40 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 41 [3/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 41 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.33>
ST_8 : Operation 42 [2/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 42 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 43 [1/5] (6.33ns)   --->   "%temp_out = fexp i32 @llvm.exp.f32, i32 %p_x_assign_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 43 'fexp' 'temp_out' <Predicate = true> <Delay = 6.33> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 4> <II = 1> <Delay = 6.33> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln489)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln489 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 44 'specloopname' 'specloopname_ln489' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_out" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.89ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_f_map_out135, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = true> <Delay = 1.89> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln489 = br void %for.inc54" [forward_prop/src/forward_prop.cpp:489]   --->   Operation 47 'br' 'br_ln489' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add1827_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_129_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_231_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_333_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_435_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_537_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_639_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_741_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_843_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add18_945_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ constant_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_f_map_out135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel                (alloca           ) [ 01000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
constant_read         (read             ) [ 01111000000]
add18_945_reload_read (read             ) [ 00000000000]
add18_843_reload_read (read             ) [ 00000000000]
add18_741_reload_read (read             ) [ 00000000000]
add18_639_reload_read (read             ) [ 00000000000]
add18_537_reload_read (read             ) [ 00000000000]
add18_435_reload_read (read             ) [ 00000000000]
add18_333_reload_read (read             ) [ 00000000000]
add18_231_reload_read (read             ) [ 00000000000]
add18_129_reload_read (read             ) [ 00000000000]
add1827_reload_read   (read             ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
kernel_1              (load             ) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln489            (icmp             ) [ 01111111110]
empty                 (speclooptripcount) [ 00000000000]
add_ln489             (add              ) [ 00000000000]
br_ln489              (br               ) [ 00000000000]
tmp_s                 (mux              ) [ 01111000000]
store_ln489           (store            ) [ 00000000000]
p_x_assign_1          (fsub             ) [ 01000111110]
temp_out              (fexp             ) [ 01000000001]
specloopname_ln489    (specloopname     ) [ 00000000000]
bitcast_ln174         (bitcast          ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
br_ln489              (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add1827_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add1827_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add18_129_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_129_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add18_231_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_231_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add18_333_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_333_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add18_435_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_435_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add18_537_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_537_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add18_639_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_639_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add18_741_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_741_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add18_843_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_843_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add18_945_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_945_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="constant_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="constant_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="softmax_f_map_out135">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_f_map_out135"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10float.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="kernel_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="constant_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="constant_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add18_945_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_945_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add18_843_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_843_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add18_741_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_741_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add18_639_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_639_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add18_537_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_537_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add18_435_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_435_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add18_333_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_333_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add18_231_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_231_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add18_129_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add18_129_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add1827_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add1827_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln174_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_x_assign_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="temp_out/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="kernel_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln489_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln489_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln489/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="0" index="7" bw="32" slack="0"/>
<pin id="177" dir="0" index="8" bw="32" slack="0"/>
<pin id="178" dir="0" index="9" bw="32" slack="0"/>
<pin id="179" dir="0" index="10" bw="32" slack="0"/>
<pin id="180" dir="0" index="11" bw="4" slack="0"/>
<pin id="181" dir="1" index="12" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln489_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln489/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bitcast_ln174_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/10 "/>
</bind>
</comp>

<comp id="203" class="1005" name="kernel_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kernel "/>
</bind>
</comp>

<comp id="210" class="1005" name="constant_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="constant_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln489_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="8"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln489 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_s_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_x_assign_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="temp_out_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="126" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="120" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="185"><net_src comp="114" pin="2"/><net_sink comp="168" pin=3"/></net>

<net id="186"><net_src comp="108" pin="2"/><net_sink comp="168" pin=4"/></net>

<net id="187"><net_src comp="102" pin="2"/><net_sink comp="168" pin=5"/></net>

<net id="188"><net_src comp="96" pin="2"/><net_sink comp="168" pin=6"/></net>

<net id="189"><net_src comp="90" pin="2"/><net_sink comp="168" pin=7"/></net>

<net id="190"><net_src comp="84" pin="2"/><net_sink comp="168" pin=8"/></net>

<net id="191"><net_src comp="78" pin="2"/><net_sink comp="168" pin=9"/></net>

<net id="192"><net_src comp="72" pin="2"/><net_sink comp="168" pin=10"/></net>

<net id="193"><net_src comp="153" pin="1"/><net_sink comp="168" pin=11"/></net>

<net id="198"><net_src comp="162" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="206"><net_src comp="62" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="213"><net_src comp="66" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="218"><net_src comp="156" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="168" pin="12"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="227"><net_src comp="139" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="232"><net_src comp="143" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: softmax_f_map_out135 | {10 }
 - Input state : 
	Port: softmax<10u, 128u>_Pipeline_feature_map : add1827_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_129_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_231_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_333_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_435_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_537_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_639_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_741_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_843_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : add18_945_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_feature_map : constant_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		kernel_1 : 1
		icmp_ln489 : 2
		add_ln489 : 2
		br_ln489 : 3
		tmp_s : 2
		store_ln489 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   fexp   |             grp_fu_143            |    7    |   195   |   731   |
|----------|-----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_139            |    2    |   177   |   229   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |            tmp_s_fu_168           |    0    |    0    |    54   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln489_fu_162         |    0    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln489_fu_156         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |      constant_read_read_fu_66     |    0    |    0    |    0    |
|          |  add18_945_reload_read_read_fu_72 |    0    |    0    |    0    |
|          |  add18_843_reload_read_read_fu_78 |    0    |    0    |    0    |
|          |  add18_741_reload_read_read_fu_84 |    0    |    0    |    0    |
|          |  add18_639_reload_read_read_fu_90 |    0    |    0    |    0    |
|   read   |  add18_537_reload_read_read_fu_96 |    0    |    0    |    0    |
|          | add18_435_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | add18_333_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | add18_231_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | add18_129_reload_read_read_fu_120 |    0    |    0    |    0    |
|          |  add1827_reload_read_read_fu_126  |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln174_write_fu_132     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    9    |   372   |   1035  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|constant_read_reg_210|   32   |
|  icmp_ln489_reg_215 |    1   |
|    kernel_reg_203   |    4   |
| p_x_assign_1_reg_224|   32   |
|   temp_out_reg_229  |   32   |
|    tmp_s_reg_219    |   32   |
+---------------------+--------+
|        Total        |   133  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   372  |  1035  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   505  |  1035  |
+-----------+--------+--------+--------+
