$date
	Sat Apr 13 13:24:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_en_2seg_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$var reg 1 & r_next $end
$var reg 1 ' r_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
0%
0$
0#
0"
x!
$end
#2
1"
#3
1#
#4
0"
#6
1"
0#
#8
0"
#10
1"
#12
0"
#14
1"
#15
1#
#16
0"
#18
1"
#20
0"
#21
0!
0&
0'
1%
#22
1"
#24
0"
0%
#26
1"
#27
1&
1$
#28
0"
#30
0&
1"
0#
#32
0"
#34
1"
#36
1&
0"
1#
#38
1!
1'
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
0$
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
0#
#62
1"
#64
0"
#66
1"
#68
0"
#69
