Warning (10268): Verilog HDL information at testbench.sv(77): always construct contains both blocking and non-blocking assignments File: C:/Users/zedempire/OneDrive/4770/Lab4_a/testbench.sv Line: 77
