// Seed: 1178589113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout tri0 id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_9;
  logic id_10;
  ;
  wire id_11, id_12;
  assign id_7 = 1'h0;
  assign id_9 = 1;
  wire id_13, id_14;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2
);
  wire id_4;
  ;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
