Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 22:36:16 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1154 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1154 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1154 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2345 pins that are not constrained for maximum delay. (HIGH)

 There are 192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.553        0.000                      0                   51        0.094        0.000                      0                   51       49.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.553        0.000                      0                   51        0.094        0.000                      0                   51       49.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.553ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.324ns (24.961%)  route 3.980ns (75.039%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.833     9.172    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.332     9.504 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.920    10.424    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124    10.548 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.548    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X32Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505   104.927    u_seg7x16/CLK
    SLICE_X32Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X32Y101        FDPE (Setup_fdpe_C_D)        0.029   105.101    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 94.553    

Slack (MET) :             94.566ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.324ns (25.013%)  route 3.969ns (74.987%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.833     9.172    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.332     9.504 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.909    10.413    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X32Y101        LUT4 (Prop_lut4_I1_O)        0.124    10.537 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.537    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X32Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505   104.927    u_seg7x16/CLK
    SLICE_X32Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X32Y101        FDPE (Setup_fdpe_C_D)        0.031   105.103    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                 94.566    

Slack (MET) :             94.652ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.324ns (25.433%)  route 3.882ns (74.567%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.833     9.172    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.332     9.504 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.822    10.326    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X35Y102        LUT4 (Prop_lut4_I1_O)        0.124    10.450 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.450    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X35Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504   104.926    u_seg7x16/CLK
    SLICE_X35Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X35Y102        FDPE (Setup_fdpe_C_D)        0.031   105.102    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 94.652    

Slack (MET) :             94.662ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.324ns (25.477%)  route 3.873ns (74.523%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.833     9.172    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.332     9.504 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.813    10.317    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X35Y102        LUT4 (Prop_lut4_I1_O)        0.124    10.441 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    10.441    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X35Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504   104.926    u_seg7x16/CLK
    SLICE_X35Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X35Y102        FDPE (Setup_fdpe_C_D)        0.032   105.103    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                 94.662    

Slack (MET) :             94.838ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.324ns (26.366%)  route 3.698ns (73.634%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.833     9.172    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.332     9.504 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.638    10.141    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X32Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.265 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.265    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X32Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.505   104.927    u_seg7x16/CLK
    SLICE_X32Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X32Y101        FDPE (Setup_fdpe_C_D)        0.032   105.104    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 94.838    

Slack (MET) :             95.047ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.324ns (27.533%)  route 3.485ns (72.467%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           0.833     9.172    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I2_O)        0.332     9.504 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.425     9.928    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X37Y102        LUT4 (Prop_lut4_I1_O)        0.124    10.052 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.052    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X37Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504   104.926    u_seg7x16/CLK
    SLICE_X37Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X37Y102        FDPE (Setup_fdpe_C_D)        0.029   105.100    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                 95.047    

Slack (MET) :             95.412ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.200ns (26.988%)  route 3.246ns (73.012%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.641     5.244    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.419     5.663 r  u_seg7x16/i_data_store_reg[4]/Q
                         net (fo=2, routed)           1.287     6.950    u_seg7x16/i_data_store_reg_n_0_[4]
    SLICE_X34Y101        LUT6 (Prop_lut6_I5_O)        0.297     7.247 r  u_seg7x16/o_seg_r[4]_i_5/O
                         net (fo=1, routed)           0.940     8.187    u_seg7x16/o_seg_r[4]_i_5_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.152     8.339 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=3, routed)           1.019     9.358    u_seg7x16/sel0[4]
    SLICE_X37Y102        LUT4 (Prop_lut4_I0_O)        0.332     9.690 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.690    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X37Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.504   104.926    u_seg7x16/CLK
    SLICE_X37Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X37Y102        FDPE (Setup_fdpe_C_D)        0.031   105.102    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 95.412    

Slack (MET) :             97.311ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.704ns (26.169%)  route 1.986ns (73.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.163     6.846    u_seg7x16/data3[7]
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.970 r  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=2, routed)           0.823     7.792    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X38Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.916 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=1, routed)           0.000     7.916    u_seg7x16/o_seg_r[7]_i_2_n_0
    SLICE_X38Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X38Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X38Y102        FDPE (Setup_fdpe_C_D)        0.079   105.228    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 97.311    

Slack (MET) :             97.489ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    clkdiv_reg_n_0_[1]
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    clkdiv_reg[0]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    clkdiv_reg[4]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    clkdiv_reg[8]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clkdiv_reg[12]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[16]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    clkdiv_reg[20]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.750    clkdiv_reg[24]_i_1_n_6
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.514   104.937    clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.062   105.239    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 97.489    

Slack (MET) :             97.510ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X47Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    clkdiv_reg_n_0_[1]
    SLICE_X47Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    clkdiv_reg[0]_i_1_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    clkdiv_reg[4]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    clkdiv_reg[8]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clkdiv_reg[12]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[16]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    clkdiv_reg[20]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.729 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.729    clkdiv_reg[24]_i_1_n_4
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.514   104.937    clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.062   105.239    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 97.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  u_seg7x16/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    u_seg7x16/cnt_reg[8]_i_1_n_7
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[8]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.990 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.990    u_seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.990 r  u_seg7x16/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.990    u_seg7x16/cnt_reg[8]_i_1_n_6
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y100        FDCE                                         r  u_seg7x16/cnt_reg[9]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    u_seg7x16/cnt_reg[8]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.993 r  u_seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    u_seg7x16/cnt_reg[12]_i_1_n_7
    SLICE_X35Y101        FDCE                                         r  u_seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y101        FDCE                                         r  u_seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    u_seg7x16/cnt_reg[8]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.004 r  u_seg7x16/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    u_seg7x16/cnt_reg[12]_i_1_n_5
    SLICE_X35Y101        FDCE                                         r  u_seg7x16/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y101        FDCE                                         r  u_seg7x16/cnt_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_seg7x16/i_data_store_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.203%)  route 0.358ns (65.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X37Y98         FDCE                                         r  u_seg7x16/i_data_store_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/i_data_store_reg[39]/Q
                         net (fo=6, routed)           0.358     1.989    u_seg7x16/data4[7]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.045     2.034 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=1, routed)           0.000     2.034    u_seg7x16/o_seg_r[7]_i_2_n_0
    SLICE_X38Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.835     2.000    u_seg7x16/CLK
    SLICE_X38Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y102        FDPE (Hold_fdpe_C_D)         0.121     1.875    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.939    u_seg7x16/cnt_reg[8]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.029 r  u_seg7x16/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.029    u_seg7x16/cnt_reg[12]_i_1_n_6
    SLICE_X35Y101        FDCE                                         r  u_seg7x16/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.836     2.001    u_seg7x16/CLK
    SLICE_X35Y101        FDCE                                         r  u_seg7x16/cnt_reg[13]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    u_seg7x16/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y98         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    u_seg7x16/cnt_reg[0]_i_1_n_4
    SLICE_X35Y98         FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.842     2.007    u_seg7x16/CLK
    SLICE_X35Y98         FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X35Y98         FDCE (Hold_fdce_C_D)         0.105     1.595    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.571     1.490    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.740    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.842     2.007    u_seg7x16/CLK
    SLICE_X35Y99         FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.105     1.595    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y99    ALUop_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y99    B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y98    B_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y93    clkdiv_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y93    clkdiv_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y101   u_seg7x16/i_data_store_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y99    u_seg7x16/i_data_store_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y99    u_seg7x16/i_data_store_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y101   u_seg7x16/i_data_store_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y103   u_seg7x16/i_data_store_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y101   u_seg7x16/i_data_store_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y101   u_seg7x16/i_data_store_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   u_seg7x16/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y101   u_seg7x16/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X32Y99    u_seg7x16/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y101   u_seg7x16/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y101   u_seg7x16/i_data_store_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y101   u_seg7x16/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y103   u_seg7x16/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   u_seg7x16/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y102   u_seg7x16/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X33Y99    u_seg7x16/i_data_store_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y105   u_seg7x16/i_data_store_reg[26]/C



