;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS_EVE */
SS_EVE__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
SS_EVE__0__MASK EQU 0x08
SS_EVE__0__PC EQU CYREG_PRT5_PC3
SS_EVE__0__PORT EQU 5
SS_EVE__0__SHIFT EQU 3
SS_EVE__AG EQU CYREG_PRT5_AG
SS_EVE__AMUX EQU CYREG_PRT5_AMUX
SS_EVE__BIE EQU CYREG_PRT5_BIE
SS_EVE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SS_EVE__BYP EQU CYREG_PRT5_BYP
SS_EVE__CTL EQU CYREG_PRT5_CTL
SS_EVE__DM0 EQU CYREG_PRT5_DM0
SS_EVE__DM1 EQU CYREG_PRT5_DM1
SS_EVE__DM2 EQU CYREG_PRT5_DM2
SS_EVE__DR EQU CYREG_PRT5_DR
SS_EVE__INP_DIS EQU CYREG_PRT5_INP_DIS
SS_EVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SS_EVE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SS_EVE__LCD_EN EQU CYREG_PRT5_LCD_EN
SS_EVE__MASK EQU 0x08
SS_EVE__PORT EQU 5
SS_EVE__PRT EQU CYREG_PRT5_PRT
SS_EVE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SS_EVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SS_EVE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SS_EVE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SS_EVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SS_EVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SS_EVE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SS_EVE__PS EQU CYREG_PRT5_PS
SS_EVE__SHIFT EQU 3
SS_EVE__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* SPI_EVE */
SPI_EVE_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_EVE_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPI_EVE_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPI_EVE_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPI_EVE_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPI_EVE_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPI_EVE_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPI_EVE_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPI_EVE_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPI_EVE_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_EVE_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPI_EVE_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_EVE_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPI_EVE_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_EVE_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_EVE_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_EVE_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPI_EVE_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_EVE_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPI_EVE_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPI_EVE_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_EVE_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_EVE_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_EVE_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_EVE_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_EVE_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPI_EVE_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_EVE_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPI_EVE_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_EVE_BSPIM_RxStsReg__4__POS EQU 4
SPI_EVE_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_EVE_BSPIM_RxStsReg__5__POS EQU 5
SPI_EVE_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_EVE_BSPIM_RxStsReg__6__POS EQU 6
SPI_EVE_BSPIM_RxStsReg__MASK EQU 0x70
SPI_EVE_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPI_EVE_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_EVE_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SPI_EVE_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SPI_EVE_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SPI_EVE_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB09_A0
SPI_EVE_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB09_A1
SPI_EVE_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SPI_EVE_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB09_D0
SPI_EVE_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB09_D1
SPI_EVE_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_EVE_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SPI_EVE_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB09_F0
SPI_EVE_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB09_F1
SPI_EVE_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_EVE_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_EVE_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_EVE_BSPIM_TxStsReg__0__POS EQU 0
SPI_EVE_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_EVE_BSPIM_TxStsReg__1__POS EQU 1
SPI_EVE_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_EVE_BSPIM_TxStsReg__2__POS EQU 2
SPI_EVE_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_EVE_BSPIM_TxStsReg__3__POS EQU 3
SPI_EVE_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_EVE_BSPIM_TxStsReg__4__POS EQU 4
SPI_EVE_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_EVE_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPI_EVE_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPI_EVE_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* nPD_EVE */
nPD_EVE__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
nPD_EVE__0__MASK EQU 0x02
nPD_EVE__0__PC EQU CYREG_PRT5_PC1
nPD_EVE__0__PORT EQU 5
nPD_EVE__0__SHIFT EQU 1
nPD_EVE__AG EQU CYREG_PRT5_AG
nPD_EVE__AMUX EQU CYREG_PRT5_AMUX
nPD_EVE__BIE EQU CYREG_PRT5_BIE
nPD_EVE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
nPD_EVE__BYP EQU CYREG_PRT5_BYP
nPD_EVE__CTL EQU CYREG_PRT5_CTL
nPD_EVE__DM0 EQU CYREG_PRT5_DM0
nPD_EVE__DM1 EQU CYREG_PRT5_DM1
nPD_EVE__DM2 EQU CYREG_PRT5_DM2
nPD_EVE__DR EQU CYREG_PRT5_DR
nPD_EVE__INP_DIS EQU CYREG_PRT5_INP_DIS
nPD_EVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
nPD_EVE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
nPD_EVE__LCD_EN EQU CYREG_PRT5_LCD_EN
nPD_EVE__MASK EQU 0x02
nPD_EVE__PORT EQU 5
nPD_EVE__PRT EQU CYREG_PRT5_PRT
nPD_EVE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
nPD_EVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
nPD_EVE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
nPD_EVE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
nPD_EVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
nPD_EVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
nPD_EVE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
nPD_EVE__PS EQU CYREG_PRT5_PS
nPD_EVE__SHIFT EQU 1
nPD_EVE__SLW EQU CYREG_PRT5_SLW

/* MISO_EVE */
MISO_EVE__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
MISO_EVE__0__MASK EQU 0x20
MISO_EVE__0__PC EQU CYREG_PRT5_PC5
MISO_EVE__0__PORT EQU 5
MISO_EVE__0__SHIFT EQU 5
MISO_EVE__AG EQU CYREG_PRT5_AG
MISO_EVE__AMUX EQU CYREG_PRT5_AMUX
MISO_EVE__BIE EQU CYREG_PRT5_BIE
MISO_EVE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MISO_EVE__BYP EQU CYREG_PRT5_BYP
MISO_EVE__CTL EQU CYREG_PRT5_CTL
MISO_EVE__DM0 EQU CYREG_PRT5_DM0
MISO_EVE__DM1 EQU CYREG_PRT5_DM1
MISO_EVE__DM2 EQU CYREG_PRT5_DM2
MISO_EVE__DR EQU CYREG_PRT5_DR
MISO_EVE__INP_DIS EQU CYREG_PRT5_INP_DIS
MISO_EVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MISO_EVE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MISO_EVE__LCD_EN EQU CYREG_PRT5_LCD_EN
MISO_EVE__MASK EQU 0x20
MISO_EVE__PORT EQU 5
MISO_EVE__PRT EQU CYREG_PRT5_PRT
MISO_EVE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MISO_EVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MISO_EVE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MISO_EVE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MISO_EVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MISO_EVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MISO_EVE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MISO_EVE__PS EQU CYREG_PRT5_PS
MISO_EVE__SHIFT EQU 5
MISO_EVE__SLW EQU CYREG_PRT5_SLW

/* MOSI_EVE */
MOSI_EVE__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
MOSI_EVE__0__MASK EQU 0x04
MOSI_EVE__0__PC EQU CYREG_PRT5_PC2
MOSI_EVE__0__PORT EQU 5
MOSI_EVE__0__SHIFT EQU 2
MOSI_EVE__AG EQU CYREG_PRT5_AG
MOSI_EVE__AMUX EQU CYREG_PRT5_AMUX
MOSI_EVE__BIE EQU CYREG_PRT5_BIE
MOSI_EVE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI_EVE__BYP EQU CYREG_PRT5_BYP
MOSI_EVE__CTL EQU CYREG_PRT5_CTL
MOSI_EVE__DM0 EQU CYREG_PRT5_DM0
MOSI_EVE__DM1 EQU CYREG_PRT5_DM1
MOSI_EVE__DM2 EQU CYREG_PRT5_DM2
MOSI_EVE__DR EQU CYREG_PRT5_DR
MOSI_EVE__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI_EVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MOSI_EVE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI_EVE__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI_EVE__MASK EQU 0x04
MOSI_EVE__PORT EQU 5
MOSI_EVE__PRT EQU CYREG_PRT5_PRT
MOSI_EVE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI_EVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI_EVE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI_EVE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI_EVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI_EVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI_EVE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI_EVE__PS EQU CYREG_PRT5_PS
MOSI_EVE__SHIFT EQU 2
MOSI_EVE__SLW EQU CYREG_PRT5_SLW

/* SCLK_EVE */
SCLK_EVE__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
SCLK_EVE__0__MASK EQU 0x10
SCLK_EVE__0__PC EQU CYREG_PRT5_PC4
SCLK_EVE__0__PORT EQU 5
SCLK_EVE__0__SHIFT EQU 4
SCLK_EVE__AG EQU CYREG_PRT5_AG
SCLK_EVE__AMUX EQU CYREG_PRT5_AMUX
SCLK_EVE__BIE EQU CYREG_PRT5_BIE
SCLK_EVE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCLK_EVE__BYP EQU CYREG_PRT5_BYP
SCLK_EVE__CTL EQU CYREG_PRT5_CTL
SCLK_EVE__DM0 EQU CYREG_PRT5_DM0
SCLK_EVE__DM1 EQU CYREG_PRT5_DM1
SCLK_EVE__DM2 EQU CYREG_PRT5_DM2
SCLK_EVE__DR EQU CYREG_PRT5_DR
SCLK_EVE__INP_DIS EQU CYREG_PRT5_INP_DIS
SCLK_EVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SCLK_EVE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCLK_EVE__LCD_EN EQU CYREG_PRT5_LCD_EN
SCLK_EVE__MASK EQU 0x10
SCLK_EVE__PORT EQU 5
SCLK_EVE__PRT EQU CYREG_PRT5_PRT
SCLK_EVE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCLK_EVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCLK_EVE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCLK_EVE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCLK_EVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCLK_EVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCLK_EVE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCLK_EVE__PS EQU CYREG_PRT5_PS
SCLK_EVE__SHIFT EQU 4
SCLK_EVE__SLW EQU CYREG_PRT5_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
