{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 12:59:25 2022 " "Info: Processing started: Sun Jan 09 12:59:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Hamming -c Hamming --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hamming -c Hamming --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 232 152 320 248 "Clock" "" } } } } { "f:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 216 152 320 232 "reset" "" } } } } { "f:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register sender:inst1\|data register receiver:inst\|\\receiving_process:hamin\[8\] 140.49 MHz 7.118 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 140.49 MHz between source register \"sender:inst1\|data\" and destination register \"receiver:inst\|\\receiving_process:hamin\[8\]\" (period= 7.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.384 ns + Longest register register " "Info: + Longest register to register delay is 3.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sender:inst1\|data 1 REG LC_X20_Y3_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y3_N6; Fanout = 2; REG Node = 'sender:inst1\|data'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sender:inst1|data } "NODE_NAME" } } { "Sender.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Sender.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.088 ns) 1.651 ns receiver:inst\|hamin~8 2 COMB LC_X17_Y9_N9 12 " "Info: 2: + IC(1.563 ns) + CELL(0.088 ns) = 1.651 ns; Loc. = LC_X17_Y9_N9; Fanout = 12; COMB Node = 'receiver:inst\|hamin~8'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { sender:inst1|data receiver:inst|hamin~8 } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/receiver.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.238 ns) 3.384 ns receiver:inst\|\\receiving_process:hamin\[8\] 3 REG LC_X23_Y12_N8 5 " "Info: 3: + IC(1.495 ns) + CELL(0.238 ns) = 3.384 ns; Loc. = LC_X23_Y12_N8; Fanout = 5; REG Node = 'receiver:inst\|\\receiving_process:hamin\[8\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { receiver:inst|hamin~8 receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.326 ns ( 9.63 % ) " "Info: Total cell delay = 0.326 ns ( 9.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.058 ns ( 90.37 % ) " "Info: Total interconnect delay = 3.058 ns ( 90.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { sender:inst1|data receiver:inst|hamin~8 receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "3.384 ns" { sender:inst1|data {} receiver:inst|hamin~8 {} receiver:inst|\receiving_process:hamin[8] {} } { 0.000ns 1.563ns 1.495ns } { 0.000ns 0.088ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns - Smallest " "Info: - Smallest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.166 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns Clock 1 CLK PIN_10 42 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_10; Fanout = 42; CLK Node = 'Clock'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 232 152 320 248 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.166 ns receiver:inst\|\\receiving_process:hamin\[8\] 2 REG LC_X23_Y12_N8 5 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.166 ns; Loc. = LC_X23_Y12_N8; Fanout = 5; REG Node = 'receiver:inst\|\\receiving_process:hamin\[8\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { Clock receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 78.67 % ) " "Info: Total cell delay = 1.704 ns ( 78.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.33 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} receiver:inst|\receiving_process:hamin[8] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.139 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns Clock 1 CLK PIN_10 42 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_10; Fanout = 42; CLK Node = 'Clock'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 232 152 320 248 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.547 ns) 2.139 ns sender:inst1\|data 2 REG LC_X20_Y3_N6 2 " "Info: 2: + IC(0.435 ns) + CELL(0.547 ns) = 2.139 ns; Loc. = LC_X20_Y3_N6; Fanout = 2; REG Node = 'sender:inst1\|data'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Clock sender:inst1|data } "NODE_NAME" } } { "Sender.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Sender.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 79.66 % ) " "Info: Total cell delay = 1.704 ns ( 79.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 20.34 % ) " "Info: Total interconnect delay = 0.435 ns ( 20.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { Clock sender:inst1|data } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { Clock {} Clock~out0 {} sender:inst1|data {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} receiver:inst|\receiving_process:hamin[8] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { Clock sender:inst1|data } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { Clock {} Clock~out0 {} sender:inst1|data {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "Sender.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Sender.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Sender.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Sender.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { sender:inst1|data receiver:inst|hamin~8 receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "3.384 ns" { sender:inst1|data {} receiver:inst|hamin~8 {} receiver:inst|\receiving_process:hamin[8] {} } { 0.000ns 1.563ns 1.495ns } { 0.000ns 0.088ns 0.238ns } "" } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock receiver:inst|\receiving_process:hamin[8] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} receiver:inst|\receiving_process:hamin[8] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { Clock sender:inst1|data } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.139 ns" { Clock {} Clock~out0 {} sender:inst1|data {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "interupter:inst2\|act ReverseBitIndex\[1\] Clock 5.618 ns register " "Info: tsu for register \"interupter:inst2\|act\" (data pin = \"ReverseBitIndex\[1\]\", clock pin = \"Clock\") is 5.618 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.755 ns + Longest pin register " "Info: + Longest pin to register delay is 7.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns ReverseBitIndex\[1\] 1 PIN PIN_25 3 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'ReverseBitIndex\[1\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ReverseBitIndex[1] } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 48 208 416 64 "ReverseBitIndex\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.337 ns) + CELL(0.340 ns) 6.834 ns interupter:inst2\|Equal1~1 2 COMB LC_X15_Y9_N6 1 " "Info: 2: + IC(5.337 ns) + CELL(0.340 ns) = 6.834 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'interupter:inst2\|Equal1~1'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { ReverseBitIndex[1] interupter:inst2|Equal1~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.568 ns) 7.755 ns interupter:inst2\|act 3 REG LC_X15_Y9_N2 1 " "Info: 3: + IC(0.353 ns) + CELL(0.568 ns) = 7.755 ns; Loc. = LC_X15_Y9_N2; Fanout = 1; REG Node = 'interupter:inst2\|act'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { interupter:inst2|Equal1~1 interupter:inst2|act } "NODE_NAME" } } { "Interupter.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Interupter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.065 ns ( 26.63 % ) " "Info: Total cell delay = 2.065 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 73.37 % ) " "Info: Total interconnect delay = 5.690 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.755 ns" { ReverseBitIndex[1] interupter:inst2|Equal1~1 interupter:inst2|act } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "7.755 ns" { ReverseBitIndex[1] {} ReverseBitIndex[1]~out0 {} interupter:inst2|Equal1~1 {} interupter:inst2|act {} } { 0.000ns 0.000ns 5.337ns 0.353ns } { 0.000ns 1.157ns 0.340ns 0.568ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "Interupter.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Interupter.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.166 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns Clock 1 CLK PIN_10 42 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_10; Fanout = 42; CLK Node = 'Clock'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 232 152 320 248 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.166 ns interupter:inst2\|act 2 REG LC_X15_Y9_N2 1 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.166 ns; Loc. = LC_X15_Y9_N2; Fanout = 1; REG Node = 'interupter:inst2\|act'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { Clock interupter:inst2|act } "NODE_NAME" } } { "Interupter.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/Interupter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 78.67 % ) " "Info: Total cell delay = 1.704 ns ( 78.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.33 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock interupter:inst2|act } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} interupter:inst2|act {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.755 ns" { ReverseBitIndex[1] interupter:inst2|Equal1~1 interupter:inst2|act } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "7.755 ns" { ReverseBitIndex[1] {} ReverseBitIndex[1]~out0 {} interupter:inst2|Equal1~1 {} interupter:inst2|act {} } { 0.000ns 0.000ns 5.337ns 0.353ns } { 0.000ns 1.157ns 0.340ns 0.568ns } "" } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock interupter:inst2|act } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} interupter:inst2|act {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock output\[5\] receiver:inst\|output\[5\] 7.375 ns register " "Info: tco from clock \"Clock\" to destination pin \"output\[5\]\" through register \"receiver:inst\|output\[5\]\" is 7.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.166 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns Clock 1 CLK PIN_10 42 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_10; Fanout = 42; CLK Node = 'Clock'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 232 152 320 248 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.166 ns receiver:inst\|output\[5\] 2 REG LC_X19_Y11_N5 1 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.166 ns; Loc. = LC_X19_Y11_N5; Fanout = 1; REG Node = 'receiver:inst\|output\[5\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { Clock receiver:inst|output[5] } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 78.67 % ) " "Info: Total cell delay = 1.704 ns ( 78.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.33 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock receiver:inst|output[5] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} receiver:inst|output[5] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "receiver.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/receiver.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.036 ns + Longest register pin " "Info: + Longest register to pin delay is 5.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:inst\|output\[5\] 1 REG LC_X19_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y11_N5; Fanout = 1; REG Node = 'receiver:inst\|output\[5\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:inst|output[5] } "NODE_NAME" } } { "receiver.vhd" "" { Text "C:/Users/Piotr/Desktop/altera/PSW2/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.204 ns) + CELL(1.832 ns) 5.036 ns output\[5\] 2 PIN PIN_22 0 " "Info: 2: + IC(3.204 ns) + CELL(1.832 ns) = 5.036 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { receiver:inst|output[5] output[5] } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 200 1136 1312 216 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.832 ns ( 36.38 % ) " "Info: Total cell delay = 1.832 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.204 ns ( 63.62 % ) " "Info: Total interconnect delay = 3.204 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { receiver:inst|output[5] output[5] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { receiver:inst|output[5] {} output[5] {} } { 0.000ns 3.204ns } { 0.000ns 1.832ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock receiver:inst|output[5] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} receiver:inst|output[5] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { receiver:inst|output[5] output[5] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { receiver:inst|output[5] {} output[5] {} } { 0.000ns 3.204ns } { 0.000ns 1.832ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "interupter:inst2\|\\interruptProcess:counter\[2\] reset Clock -0.086 ns register " "Info: th for register \"interupter:inst2\|\\interruptProcess:counter\[2\]\" (data pin = \"reset\", clock pin = \"Clock\") is -0.086 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.166 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns Clock 1 CLK PIN_10 42 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_10; Fanout = 42; CLK Node = 'Clock'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 232 152 320 248 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.547 ns) 2.166 ns interupter:inst2\|\\interruptProcess:counter\[2\] 2 REG LC_X15_Y11_N2 3 " "Info: 2: + IC(0.462 ns) + CELL(0.547 ns) = 2.166 ns; Loc. = LC_X15_Y11_N2; Fanout = 3; REG Node = 'interupter:inst2\|\\interruptProcess:counter\[2\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { Clock interupter:inst2|\interruptProcess:counter[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 78.67 % ) " "Info: Total cell delay = 1.704 ns ( 78.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 21.33 % ) " "Info: Total interconnect delay = 0.462 ns ( 21.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock interupter:inst2|\interruptProcess:counter[2] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} interupter:inst2|\interruptProcess:counter[2] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.264 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns reset 1 CLK PIN_66 33 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_66; Fanout = 33; CLK Node = 'reset'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Hamming.bdf" "" { Schematic "C:/Users/Piotr/Desktop/altera/PSW2/Hamming.bdf" { { 216 152 320 232 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.238 ns) 2.264 ns interupter:inst2\|\\interruptProcess:counter\[2\] 2 REG LC_X15_Y11_N2 3 " "Info: 2: + IC(0.869 ns) + CELL(0.238 ns) = 2.264 ns; Loc. = LC_X15_Y11_N2; Fanout = 3; REG Node = 'interupter:inst2\|\\interruptProcess:counter\[2\]'" {  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { reset interupter:inst2|\interruptProcess:counter[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 61.62 % ) " "Info: Total cell delay = 1.395 ns ( 61.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.869 ns ( 38.38 % ) " "Info: Total interconnect delay = 0.869 ns ( 38.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { reset interupter:inst2|\interruptProcess:counter[2] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.264 ns" { reset {} reset~out0 {} interupter:inst2|\interruptProcess:counter[2] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 1.157ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Clock interupter:inst2|\interruptProcess:counter[2] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { Clock {} Clock~out0 {} interupter:inst2|\interruptProcess:counter[2] {} } { 0.000ns 0.000ns 0.462ns } { 0.000ns 1.157ns 0.547ns } "" } } { "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { reset interupter:inst2|\interruptProcess:counter[2] } "NODE_NAME" } } { "f:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/quartus/bin/Technology_Viewer.qrui" "2.264 ns" { reset {} reset~out0 {} interupter:inst2|\interruptProcess:counter[2] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 1.157ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 12:59:25 2022 " "Info: Processing ended: Sun Jan 09 12:59:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
