
---------- Begin Simulation Statistics ----------
final_tick                                 1022970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24143                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863420                       # Number of bytes of host memory used
host_op_rate                                    54062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.36                       # Real time elapsed on the host
host_tick_rate                               98789461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250000                       # Number of instructions simulated
sim_ops                                        559818                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001023                       # Number of seconds simulated
sim_ticks                                  1022970000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.348804                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   19334                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                44601                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18772                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62328                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 37                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.lookups                  142578                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   36419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     58023                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    58325                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             18544                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      19288                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1434                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          268612                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250019                       # Number of instructions committed
system.cpu.commit.committedOps                 559837                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1959069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.285767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.009978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1762141     89.95%     89.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        42980      2.19%     92.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        58842      3.00%     95.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        54250      2.77%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3998      0.20%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3670      0.19%     98.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        31669      1.62%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           85      0.00%     99.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1434      0.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1959069                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                    541393                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           213782     38.19%     38.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.01%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.01%     38.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.01%     38.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.01%     38.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.01%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.29%     38.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344110     61.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            559837                       # Class of committed instruction
system.cpu.commit.refs                         345745                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    325545                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250000                       # Number of Instructions Simulated
system.cpu.committedOps                        559818                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.183764                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.183764                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1724659                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   231                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18829                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1163694                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    95487                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    111124                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  19238                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   839                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 54037                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      142578                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    123704                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1837398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6973                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         961135                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   38932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.069688                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             147604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              55790                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.469776                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2004545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.810096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.275978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1742668     86.94%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7847      0.39%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50275      2.51%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4613      0.23%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      331      0.02%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7081      0.35%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14821      0.74%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    39289      1.96%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   137620      6.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2004545                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18653                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    56718                       # Number of branches executed
system.cpu.iew.exec_nop                            41                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.357827                       # Inst execution rate
system.cpu.iew.exec_refs                       392881                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     367010                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26628                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 42226                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             19063                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               388014                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              841100                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25871                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34131                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                732093                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                790384                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19238                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                790160                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         33185                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               55                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        40591                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        43902                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18609                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             44                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    362328                       # num instructions consuming a value
system.cpu.iew.wb_count                        709669                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.588362                       # average fanout of values written-back
system.cpu.iew.wb_producers                    213180                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.346867                       # insts written-back per cycle
system.cpu.iew.wb_sent                         718582                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   705675                       # number of integer regfile reads
system.cpu.int_regfile_writes                  312103                       # number of integer regfile writes
system.cpu.ipc                               0.122193                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.122193                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                22      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                355904     46.45%     46.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.01%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               6225      0.81%     47.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   64      0.01%     47.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   97      0.01%     47.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   88      0.01%     47.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  60      0.01%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                36464      4.76%     52.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              367247     47.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 766224                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       12983                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016944                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     107      0.82%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.02%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%      0.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      7      0.05%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    729      5.62%      6.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12135     93.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 399498                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2809043                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       368697                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            659222                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     841026                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    766224                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          281238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9095                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       242241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2004545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.382243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.125686                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1746384     87.12%     87.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               50112      2.50%     89.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               57225      2.85%     92.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               54744      2.73%     95.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               61159      3.05%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               20836      1.04%     99.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               10690      0.53%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2686      0.13%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 709      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2004545                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.374509                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 379687                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             750028                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       340972                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            463093                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               10                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                42226                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              388014                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1332075                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                          2045941                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  817089                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                251630                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     29                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   134986                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2238906                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 945043                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              551225                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    125646                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 911427                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  19238                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                904550                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   299592                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           922598                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3036                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                114                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    413823                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           383135                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2777192                       # The number of ROB reads
system.cpu.rob.rob_writes                     1702390                       # The number of ROB writes
system.cpu.timesIdled                             408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   346534                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1050                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        42369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        86008                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            244                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10142                       # Transaction distribution
system.membus.trans_dist::CleanEvict              379                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42486                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        97195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  97195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3409280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3409280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43546                       # Request fanout histogram
system.membus.reqLayer0.occupancy           106231000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          224270250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            42487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           42483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           618                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          118                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          416                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       128031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5407936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5471552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10766                       # Total snoops (count)
system.tol2bus.snoopTraffic                    649152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            54405                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004503                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  54160     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    245      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54405                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           85278000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64109500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            927000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::total                       92                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::total                      92                       # number of overall hits
system.l2.demand_misses::.cpu.inst                526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42605                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43131                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               526                       # number of overall misses
system.l2.overall_misses::.cpu.data             42605                       # number of overall misses
system.l2.overall_misses::total                 43131                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3562606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3604039000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3562606000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3604039000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43223                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43223                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.851133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997872                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.851133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997872                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78769.961977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83619.434339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83560.293061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78769.961977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83619.434339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83560.293061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10143                       # number of writebacks
system.l2.writebacks::total                     10143                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43131                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3136586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3172759000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3136586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3172759000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.851133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997872                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.851133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997872                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68769.961977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73620.138481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73560.988616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68769.961977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73620.138481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73560.988616                       # average overall mshr miss latency
system.l2.replacements                          10766                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41898                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41898                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              376                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          376                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           42487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3552785000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3552785000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         42487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83620.519218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83620.519218                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3127945000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3127945000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73621.225316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73621.225316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.851133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.851133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78769.961977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78769.961977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.851133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.851133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68769.961977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68769.961977                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9821000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9821000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83228.813559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83228.813559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73228.813559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73228.813559                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          416                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             416                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          416                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           416                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          416                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          416                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7763500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7763500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18662.259615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18662.259615                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 21118.772469                       # Cycle average of tags in use
system.l2.tags.total_refs                       85588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43534                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.966004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     191.493137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       336.834878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     20590.444454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.628370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.644494                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29416                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    731590                       # Number of tag accesses
system.l2.tags.data_accesses                   731590                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2726528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2760192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       649088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          649088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10142                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10142                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32908101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2665305923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2698214024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32908101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32908101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      634513231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            634513231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      634513231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32908101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2665305923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3332727255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000012486250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          632                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          632                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10142                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    577398500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1386086000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13387.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32137.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40051                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9331                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    882.013465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   771.771786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.685348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          162      4.19%      4.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          113      2.93%      7.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123      3.18%     10.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      2.51%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          141      3.65%     16.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           83      2.15%     18.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           84      2.18%     20.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          264      6.84%     27.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2795     72.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3862                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.227848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.286102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1299.701062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          631     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.005887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.125729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              630     99.68%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           632                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2760320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  647424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2760320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               649088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2698.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       632.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2698.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    634.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1022958000                       # Total gap between requests
system.mem_ctrls.avgGap                      19202.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2726656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       647424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 32908100.921825665981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2665431048.808860301971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 632886594.914806842804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10142                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14529500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1371556500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8019175000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27622.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32193.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    790689.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13580280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7218090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153802740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           26381880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80517840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        308567220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        132974400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          723042450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        706.807091                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    337547250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     34060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    651362750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14008680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7438200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           154138320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           26423640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80517840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        313954290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        128437920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          724918890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.641397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    325076750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     34060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    663833250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       122851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           122851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       122851                       # number of overall hits
system.cpu.icache.overall_hits::total          122851                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          853                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          853                       # number of overall misses
system.cpu.icache.overall_misses::total           853                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55693497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55693497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55693497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55693497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       123704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       123704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       123704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       123704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006895                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006895                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006895                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006895                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65291.321219                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65291.321219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65291.321219                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65291.321219                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          880                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.315789                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          376                       # number of writebacks
system.cpu.icache.writebacks::total               376                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          235                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          235                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43351497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43351497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43351497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43351497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004996                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70148.053398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70148.053398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70148.053398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70148.053398                       # average overall mshr miss latency
system.cpu.icache.replacements                    376                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       122851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          122851                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          853                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           853                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55693497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55693497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       123704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       123704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006895                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006895                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65291.321219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65291.321219                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          235                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43351497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43351497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70148.053398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70148.053398                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           239.555219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              123469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               618                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            199.788026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   239.555219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.935763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935763                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            248026                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           248026                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        71942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            71942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        71967                       # number of overall hits
system.cpu.dcache.overall_hits::total           71967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       288412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         288412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       288414                       # number of overall misses
system.cpu.dcache.overall_misses::total        288414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18518418104                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18518418104                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18518418104                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18518418104                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       360354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       360354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       360381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       360381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800357                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.800357                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.800303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64208.209450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64208.209450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64207.764200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64207.764200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1550007                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33305                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.539769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41898                       # number of writebacks
system.cpu.dcache.writebacks::total             41898                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       245394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       245394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       245394                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       245394                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        43018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43020                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3654766495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3654766495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3654951495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3654951495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.119377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.119377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.119374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.119374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84959.005416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84959.005416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84959.355997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84959.355997                       # average overall mshr miss latency
system.cpu.dcache.replacements                  41993                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18757000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18757000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        16260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70781.132075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70781.132075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84691.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84691.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       288140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18499439607                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18499439607                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       344087                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       344087                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.837404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.837404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64202.955532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64202.955532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       245244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       245244                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        42896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        42896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3644812498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3644812498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124666                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124666                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84968.586768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84968.586768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           27                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           27                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.074074                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074074                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.074074                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           988.138986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              115014                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.673687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   988.138986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            763841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           763841                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1022970000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1022970000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
