INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DualPortSRAM
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:6]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:7]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:6]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlagLogic
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:2]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_control
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:4]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:6]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_control
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
