sourcing C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2
Hostname:    LAPTOP-UCQD4H1A
Date:        Tue Jun 06 15:32:27 2017
Version:     J-2015.03M-SP1-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log CU_Main_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srr"

Running: synthesis in foreground



Running CU_Main_syn|synthesis


Running: compile (Compile) on CU_Main_syn|synthesis


Running: compile_flow (Compile Process) on CU_Main_syn|synthesis


Running: compiler (Compile Input) on CU_Main_syn|synthesis

Copied C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_comp.srs to C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on CU_Main_syn|synthesis

Copied C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_comp.srs to C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_mult.srs to C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srs

Complete: Compile Process on CU_Main_syn|synthesis


Running: premap (Pre-mapping) on CU_Main_syn|synthesis

Copied C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.sap to C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_s.sap

Copied C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.fse to C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on CU_Main_syn|synthesis


Running: map (Map) on CU_Main_syn|synthesis


Running: fpga_mapper (Map & Optimize) on CU_Main_syn|synthesis

Copied C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\CU_Main_m.srm to C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_Main.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Map on CU_Main_syn|synthesis

Complete: Logic Synthesis on CU_Main_syn|synthesis

TCL script complete: "CU_Main_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

