xrun(64): 19.09-s003: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	19.09-s003: Started on Dec 17, 2019 at 11:27:56 -03
xrun
	-64bit
	-uvm
	./pkg.sv
	./dec_interface_if.sv
	../rtl/exp_golomb_decoder.sv
	top.sv
	+UVM_TESTNAME=simple_test
	-covtest simple_test
	-access +r
	-input ./shm.tcl
	+uvm_set_config_int=*,recording_detail,1
	-coverage all
	-covoverwrite

   User defined plus("+") options:
	+uvm_set_config_int=*,recording_detail,1

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d
file: ./pkg.sv
		while(auxiliar[16] === 0 && count < 17)begin​
		                                            |
xmvlog: *W,NONPRT (./dec_refmod.sv,57|46): non-printable character (0xe2) ignored.
(`include file: ./dec_refmod.sv line 57, file: ./pkg.sv line 13)
		while(auxiliar[16] === 0 && count < 17)begin​
		                                             |
xmvlog: *W,NONPRT (./dec_refmod.sv,57|47): non-printable character (0x80) ignored.
(`include file: ./dec_refmod.sv line 57, file: ./pkg.sv line 13)
		while(auxiliar[16] === 0 && count < 17)begin​
		                                              |
xmvlog: *W,NONPRT (./dec_refmod.sv,57|48): non-printable character (0x8b) ignored.
(`include file: ./dec_refmod.sv line 57, file: ./pkg.sv line 13)
		else begin​
		          |
xmvlog: *W,NONPRT (./dec_refmod.sv,64|12): non-printable character (0xe2) ignored.
(`include file: ./dec_refmod.sv line 64, file: ./pkg.sv line 13)
		else begin​
		           |
xmvlog: *W,NONPRT (./dec_refmod.sv,64|13): non-printable character (0x80) ignored.
(`include file: ./dec_refmod.sv line 64, file: ./pkg.sv line 13)
		else begin​
		            |
xmvlog: *W,NONPRT (./dec_refmod.sv,64|14): non-printable character (0x8b) ignored.
(`include file: ./dec_refmod.sv line 64, file: ./pkg.sv line 13)
​
|
xmvlog: *W,NONPRT (./dec_refmod.sv,80|0): non-printable character (0xe2) ignored.
(`include file: ./dec_refmod.sv line 80, file: ./pkg.sv line 13)
​
 |
xmvlog: *W,NONPRT (./dec_refmod.sv,80|1): non-printable character (0x80) ignored.
(`include file: ./dec_refmod.sv line 80, file: ./pkg.sv line 13)
​
  |
xmvlog: *W,NONPRT (./dec_refmod.sv,80|2): non-printable character (0x8b) ignored.
(`include file: ./dec_refmod.sv line 80, file: ./pkg.sv line 13)
package pkg;
          |
xmvlog: *W,TSNSPK (./pkg.sv,1|10): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
			begin_tr(tr, "driver");
			       |
xmvlog: *W,FUNTSK (./dec_driver.sv,59|10): function called as a task without void'().
		begin_tr(tr_in, "req");
		       |
xmvlog: *W,FUNTSK (./dec_monitor.sv,39|9): function called as a task without void'().
		begin_tr(tr_out, "resp");
		       |
xmvlog: *W,FUNTSK (./dec_monitor.sv,79|9): function called as a task without void'().
			begin_tr(tr_out, "ref_resp");
			       |
xmvlog: *W,FUNTSK (./dec_refmod.sv,44|10): function called as a task without void'().
	package worklib.pkg:sv
		errors: 0, warnings: 14
file: ./dec_interface_if.sv
	interface worklib.dec_interface_if:sv
		errors: 0, warnings: 0
file: ../rtl/exp_golomb_decoder.sv
	module worklib.exp_golomb_decoder:sv
		errors: 0, warnings: 0
file: top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	exp_golomb_decoder dut(
	                     |
xmelab: *W,CUVWSI (./top.sv,19|22): 1 input port was not connected:
xmelab: (../rtl/exp_golomb_decoder.sv,22): dft_tm_i

	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		pkg
		top
    m_imp.write (t);
              |
xmelab: *W,FUNTSK (/usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/sv/src/tlm1/uvm_analysis_port.svh,153|14): function called as a task without void'().
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.exp_golomb_decoder
			FSM extracted for state register state
		worklib.top
	Total FSMs extracted = 1
	Building instance overlay tables: ....................
xmelab: *W,COVFHT: FSM hold transitions (transitions to the current state) are not extracted for any FSM in default mode.
 Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.exp_golomb_decoder:sv <0x6e012113>
			streams:  16, words: 14639
		worklib.uvm_pkg:sv <0x59c23605>
			streams:   8, words:  7542
		worklib.uvm_pkg:sv <0x7d154e37>
			streams:   8, words:  7202
		worklib.uvm_pkg:sv <0x7fdf9fd8>
			streams:   7, words:  6612
		worklib.uvm_pkg:sv <0x213f666d>
			streams:   7, words:  1918
		worklib.uvm_pkg:sv <0x3636ec8c>
			streams:   8, words:  2765
		worklib.uvm_pkg:sv <0x5966d302>
			streams:  22, words: 50596
		worklib.uvm_pkg:sv <0x245d1b75>
			streams:   7, words:  1918
		worklib.uvm_pkg:sv <0x1d45aa2a>
			streams:  28, words: 26382
		worklib.uvm_pkg:sv <0x5fcf9028>
			streams:  27, words: 25177
		worklib.uvm_pkg:sv <0x15f66d8d>
			streams:  23, words: 24620
		worklib.uvm_pkg:sv <0x3a50584a>
			streams:  14, words:  5920
		worklib.uvm_pkg:sv <0x16ba9f07>
			streams:  26, words: 35156
		worklib.uvm_pkg:sv <0x56e3a229>
			streams:   7, words:  2422
		worklib.uvm_pkg:sv <0x7724614c>
			streams:  14, words: 15839
		worklib.uvm_pkg:sv <0x2379bdcb>
			streams:  26, words: 29837
		worklib.uvm_pkg:sv <0x1e887045>
			streams:  25, words: 54467
		worklib.uvm_pkg:sv <0x79550daa>
			streams:  27, words: 32823
		worklib.uvm_pkg:sv <0x1c438df9>
			streams:  26, words: 46766
		worklib.uvm_pkg:sv <0x069093c8>
			streams:  27, words: 35371
		worklib.uvm_pkg:sv <0x6b5c7cd3>
			streams:  25, words: 51262
		worklib.uvm_pkg:sv <0x242296ad>
			streams:  27, words: 37474
		worklib.uvm_pkg:sv <0x7698b3c0>
			streams:  25, words: 56962
		worklib.uvm_pkg:sv <0x601449f7>
			streams:  27, words: 42288
		worklib.uvm_pkg:sv <0x1558b56a>
			streams:  25, words: 50105
		worklib.uvm_pkg:sv <0x6c55cbd1>
			streams:  25, words: 53621
		worklib.uvm_pkg:sv <0x5f1df406>
			streams:  27, words: 34915
		worklib.uvm_pkg:sv <0x791e6991>
			streams:  25, words: 50164
		worklib.uvm_pkg:sv <0x0b50c0fa>
			streams:  28, words: 79461
		worklib.uvm_pkg:sv <0x2a9197ea>
			streams:  59, words: 78598
		worklib.cdns_uvm_pkg:sv <0x7f64292a>
			streams:  27, words: 34653
		worklib.cdns_uvm_pkg:sv <0x1976d258>
			streams:   8, words:  4022
		worklib.cdns_uvm_pkg:sv <0x6de051df>
			streams:  10, words:  8686
		worklib.uvm_pkg:sv <0x40da91aa>
			streams:  24, words: 20724
		worklib.uvm_pkg:sv <0x7bce1ca4>
			streams:   7, words:  3090
		worklib.uvm_pkg:sv <0x53a3a9af>
			streams:  24, words: 21517
		worklib.uvm_pkg:sv <0x0891c62e>
			streams:  69, words: 69670
		worklib.uvm_pkg:sv <0x26c8378b>
			streams:   9, words:  4523
		worklib.uvm_pkg:sv <0x45e63917>
			streams: 109, words: 149177
		worklib.uvm_pkg:sv <0x2a3ccaa9>
			streams: 270, words: 259180
		worklib.uvm_pkg:sv <0x400edf66>
			streams:   7, words:  3090
		worklib.uvm_pkg:sv <0x6240332c>
			streams:  34, words: 35456
		worklib.uvm_pkg:sv <0x48a0033e>
			streams:  32, words: 28019
		worklib.uvm_pkg:sv <0x3616a006>
			streams: 101, words: 146815
		worklib.uvm_pkg:sv <0x7c5f18a3>
			streams:   7, words:  3090
		worklib.uvm_pkg:sv <0x3ac16272>
			streams:  23, words: 24429
		worklib.uvm_pkg:sv <0x01a62b12>
			streams: 208, words: 219792
		worklib.uvm_pkg:sv <0x37045ab3>
			streams:  23, words: 24435
		worklib.top:sv <0x23a2991a>
			streams:  77, words: 102032
		worklib.pkg:sv <0x13b6f5f1>
			streams:   0, words:     0
		worklib.cdns_uvm_pkg:sv <0x176ef37e>
			streams: 134, words: 246574
		worklib.cdns_uvmapi:svp <0x3493f500>
			streams:  27, words: 31625
		worklib.cdns_assert2uvm_pkg:sv <0x165e3bdf>
			streams:   3, words:  2233
		worklib.uvm_pkg:sv <0x0f4bb22a>
			streams: 4440, words: 7214963
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       2       2
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 14592   10235
		Scalar wires:                 12       -
		Vectored wires:                3       -
		Named events:                  4      20
		Always blocks:                 6       6
		Initial blocks:              300     157
		Parallel blocks:              28      29
		Cont. assignments:             4       4
		Pseudo assignments:            6       6
		Assertions:                    3       3
		SV Class declarations:       206     314
		SV Class specializations:    409     409
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are not specified and will default to 0. The recommended value for each of them is 1 which will become the default in a future release.
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /usr/local/cds/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> source /usr/local/cds/XCELIUM1909/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -shm
Created SHM database waves
xcelium> probe -create top -depth all -all -shm -database waves
Created probe 1
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (19.09-s003)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test simple_test...
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,recording_detail,1
SDI/Verilog Transaction Recording Facility Version 19.09-s003
Cont =           3
dt_i = 00000000000001100
00000000000000000 -           0
00000000000000000 -           1
00100000000000000 -           2
00110000000000000 -           3
00110000000000000 -           4
00110000000000000 -           5
00110000000000000 -           6
tr_in.dt_i = 00000000000011000
Cheguei aki?
To aki ainda, 00000000000110000,           1
To aki ainda, 00000000001100000,           2
To aki ainda, 00000000011000000,           3
To aki ainda, 00000000110000000,           4
To aki ainda, 00000001100000000,           5
To aki ainda, 00000011000000000,           6
To aki ainda, 00000110000000000,           7
To aki ainda, 00001100000000000,           8
To aki ainda, 00011000000000000,           9
To aki ainda, 00110000000000000,          10
To aki ainda, 01100000000000000,          11
To aki ainda, 11000000000000000,          12
To aki ainda 2, 1
To aki ainda 2, 1
To aki ainda 2, 0
To aki ainda 2, 0
To aki ainda 2, 0
decod = 8'b00010111
tr_out = 8'b00010111
UVM_INFO @ 240: reporter [MISCMP] Miscompare for tr_out.dt_o: lhs = 'hb : rhs = 'h17
UVM_INFO @ 240: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5054 vs. tr_out@4052
UVM_WARNING @ 240: uvm_test_top.env.sb.comp [Comparator Mismatch] dt_o = 00010111 differs from dt_o = 00001011
Cont =           3
dt_i = 00000000000001100
00000000000000000 -           0
00000000000000000 -           1
00100000000000000 -           2
00110000000000000 -           3
00110000000000000 -           4
00110000000000000 -           5
00110000000000000 -           6
tr_in.dt_i = 00000000000011000
Cheguei aki?
To aki ainda, 00000000000110000,           1
To aki ainda, 00000000001100000,           2
To aki ainda, 00000000011000000,           3
To aki ainda, 00000000110000000,           4
To aki ainda, 00000001100000000,           5
To aki ainda, 00000011000000000,           6
To aki ainda, 00000110000000000,           7
To aki ainda, 00001100000000000,           8
To aki ainda, 00011000000000000,           9
To aki ainda, 00110000000000000,          10
To aki ainda, 01100000000000000,          11
To aki ainda, 11000000000000000,          12
To aki ainda 2, 1
To aki ainda 2, 1
To aki ainda 2, 0
To aki ainda 2, 0
To aki ainda 2, 0
decod = 8'b00010111
tr_out = 8'b00010111
UVM_INFO @ 400: reporter [MISCMP] Miscompare for tr_out.dt_o: lhs = 'h5 : rhs = 'h17
UVM_INFO @ 400: reporter [MISCMP] 1 Miscompare(s) for object tr_out@5045 vs. tr_out@4052
UVM_WARNING @ 400: uvm_test_top.env.sb.comp [Comparator Mismatch] dt_o = 00010111 differs from dt_o = 00000101
Simulation interrupted at 220652760 NS + 0
xcelium> q

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  simple_test

coverage files:
  model(design data) :  ./cov_work/scope/icc_503211b9_00000000.ucm
  data               :  ./cov_work/scope/simple_test/icc_503211b9_00000000.ucd
TOOL:	xrun(64)	19.09-s003: Exiting on Dec 17, 2019 at 11:28:14 -03  (total: 00:00:18)
