// Seed: 1131685394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_29;
endmodule
module module_1 #(
    parameter id_4 = 32'd47,
    parameter id_7 = 32'd48
) (
    output tri1 id_0,
    input  wor  id_1,
    output wire id_2
);
  wire _id_4;
  wire [id_4 : -1] id_5;
  logic [id_4 : id_4] id_6;
  ;
  logic [7:0]
      _id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  logic [-1 : -1] id_22 = id_14[-1 : id_7];
  module_0 modCall_1 (
      id_22,
      id_6,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_22,
      id_5,
      id_5,
      id_5,
      id_22,
      id_22,
      id_5,
      id_22,
      id_6,
      id_5,
      id_22,
      id_5,
      id_22,
      id_5,
      id_22,
      id_22,
      id_5
  );
endmodule
