<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7116128 - Semiconductor device with bus terminating function - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Semiconductor device with bus terminating function"><meta name="DC.contributor" content="Takashi Kubo" scheme="inventor"><meta name="DC.contributor" content="Renesas Technology Corp." scheme="assignee"><meta name="DC.date" content="2005-8-29" scheme="dateSubmitted"><meta name="DC.description" content="The distance between a drain contact and gate electrode in a terminating transistor, which couples a termination resistor connected to an output terminal to a power source node, is set shorter than in an output transistor, which drives an output node in accordance with an internal signal. The area of the terminating circuit is reduced while the reliability against the surge is maintained. Thus, an output circuit containing the terminating circuit that occupies a small area and is capable of transmitting a signal/data at high speed is provided."><meta name="DC.date" content="2006-10-3" scheme="issued"><meta name="DC.relation" content="EP:0818734:A2" scheme="references"><meta name="DC.relation" content="JP:2000049251" scheme="references"><meta name="DC.relation" content="JP:2000338191" scheme="references"><meta name="DC.relation" content="JP:2000349165" scheme="references"><meta name="DC.relation" content="JP:2001036073" scheme="references"><meta name="DC.relation" content="JP:2001127173" scheme="references"><meta name="DC.relation" content="JP:2002009281" scheme="references"><meta name="DC.relation" content="JP:H03238858" scheme="references"><meta name="DC.relation" content="JP:H05224790" scheme="references"><meta name="DC.relation" content="JP:H05225358" scheme="references"><meta name="DC.relation" content="JP:H05326846" scheme="references"><meta name="DC.relation" content="JP:H07130947" scheme="references"><meta name="DC.relation" content="JP:H0786509" scheme="references"><meta name="DC.relation" content="JP:H0817936" scheme="references"><meta name="DC.relation" content="JP:H08204539" scheme="references"><meta name="DC.relation" content="JP:H1020974" scheme="references"><meta name="DC.relation" content="JP:H1065744" scheme="references"><meta name="DC.relation" content="JP:H11214621" scheme="references"><meta name="DC.relation" content="US:20050007150:A1" scheme="references"><meta name="DC.relation" content="US:20050194991:A1" scheme="references"><meta name="DC.relation" content="US:4859877" scheme="references"><meta name="DC.relation" content="US:5023488" scheme="references"><meta name="DC.relation" content="US:5438281" scheme="references"><meta name="DC.relation" content="US:5726583" scheme="references"><meta name="DC.relation" content="US:5949252" scheme="references"><meta name="DC.relation" content="US:6054881" scheme="references"><meta name="DC.relation" content="US:6239619" scheme="references"><meta name="DC.relation" content="US:6331787" scheme="references"><meta name="DC.relation" content="US:6501108" scheme="references"><meta name="DC.relation" content="US:6714039" scheme="references"><meta name="DC.relation" content="US:6720795" scheme="references"><meta name="DC.relation" content="US:6754132" scheme="references"><meta name="DC.relation" content="US:6759874" scheme="references"><meta name="DC.relation" content="US:6768393" scheme="references"><meta name="DC.relation" content="US:6777976" scheme="references"><meta name="DC.relation" content="US:6809546" scheme="references"><meta name="DC.relation" content="US:6853213" scheme="references"><meta name="DC.relation" content="US:6924669" scheme="references"><meta name="DC.relation" content="US:6927600" scheme="references"><meta name="DC.relation" content="US:6967500" scheme="references"><meta name="DC.relation" content="WO:2003049291:A1" scheme="references"><meta name="citation_patent_number" content="US:7116128"><meta name="citation_patent_application_number" content="US:11/212,743"><link rel="canonical" href="http://www.google.com/patents/US7116128"/><meta property="og:url" content="http://www.google.com/patents/US7116128"/><meta name="title" content="Patent US7116128 - Semiconductor device with bus terminating function"/><meta name="description" content="The distance between a drain contact and gate electrode in a terminating transistor, which couples a termination resistor connected to an output terminal to a power source node, is set shorter than in an output transistor, which drives an output node in accordance with an internal signal. The area of the terminating circuit is reduced while the reliability against the surge is maintained. Thus, an output circuit containing the terminating circuit that occupies a small area and is capable of transmitting a signal/data at high speed is provided."/><meta property="og:title" content="Patent US7116128 - Semiconductor device with bus terminating function"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("Ko3tU6XVFInpggTu2YCgDA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GRC"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("Ko3tU6XVFInpggTu2YCgDA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GRC"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7116128?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7116128"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7116128&amp;usg=AFQjCNE_wS695upFgWlmVIp_lwv5esVFfg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7116128.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7116128.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20060017456"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7116128"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7116128" style="display:none"><span itemprop="description">The distance between a drain contact and gate electrode in a terminating transistor, which couples a termination resistor connected to an output terminal to a power source node, is set shorter than in an output transistor, which drives an output node in accordance with an internal signal. The area of...</span><span itemprop="url">http://www.google.com/patents/US7116128?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7116128 - Semiconductor device with bus terminating function</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7116128 - Semiconductor device with bus terminating function" title="Patent US7116128 - Semiconductor device with bus terminating function"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7116128 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/212,743</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 3, 2006</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Aug 29, 2005</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 23, 2002</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7106092">US7106092</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7221184">US7221184</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7358759">US7358759</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7375545">US7375545</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20040080339">US20040080339</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060017456">US20060017456</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060022703">US20060022703</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20060202711">US20060202711</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20070103190">US20070103190</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080007290">US20080007290</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">11212743, </span><span class="patent-bibdata-value">212743, </span><span class="patent-bibdata-value">US 7116128 B2, </span><span class="patent-bibdata-value">US 7116128B2, </span><span class="patent-bibdata-value">US-B2-7116128, </span><span class="patent-bibdata-value">US7116128 B2, </span><span class="patent-bibdata-value">US7116128B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Takashi+Kubo%22">Takashi Kubo</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Renesas+Technology+Corp.%22">Renesas Technology Corp.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7116128.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7116128.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7116128.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (41),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (1),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (23),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7116128&usg=AFQjCNF18lw_w3fRE0pwjljLpl2bQ8a69g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7116128&usg=AFQjCNEJeHuKshdYo9lO9JdhjDk3mZHRvg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7116128B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHnUun0T3LHcAsXzEYqnz-hYMFROQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55638273" lang="EN" load-source="patent-office">Semiconductor device with bus terminating function</invention-title></span><br><span class="patent-number">US 7116128 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51047915" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">The distance between a drain contact and gate electrode in a terminating transistor, which couples a termination resistor connected to an output terminal to a power source node, is set shorter than in an output transistor, which drives an output node in accordance with an internal signal. The area of the terminating circuit is reduced while the reliability against the surge is maintained. Thus, an output circuit containing the terminating circuit that occupies a small area and is capable of transmitting a signal/data at high speed is provided.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(18)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00012.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00012.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00013.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00013.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00014.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00014.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00015.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00015.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00016.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00016.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7116128B2/US07116128-20061003-D00017.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7116128B2/US07116128-20061003-D00017.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(11)</span></span></div><div class="patent-text"><div mxw-id="PCLM9093277" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A semiconductor device comprising:
<div class="claim-text">a pad;</div>
<div class="claim-text">an output circuit including a P channel MOS transistor connected between said pad and a first voltage node, and an N channel MOS transistor connected between said pad and a second voltage node; and</div>
<div class="claim-text">a terminating circuit connected to said pad, and including a first terminating resistance element having one end connected to said pad, first and second P channel terminating unit transistors connected in parallel between another end of said first terminating resistance element and said first voltage node and sharing a first drain impurity region coupled to the other end of said first terminating resistance element, a second terminating resistance element having one end connected to said pad, and first and second N channel terminating unit transistors connected in parallel between another end of said second terminating resistance element and said second voltage node and sharing a second drain impurity region coupled to the other end of said second terminating resistance element.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein
<div class="claim-text">a distance between each gate of the first and second P channel terminating unit transistors and a drain contact connected to the shared first drain impurity region is shorter than a distance between a gate and a drain contact of said first P channel MOS transistor, and</div>
<div class="claim-text">a distance between each gate of the first and second N channel terminating unit transistors and a drain contact connected to the shared second drain impurity region is shorter than a distance between a gate and a drain contact of said first N channel MOS transistor.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The semiconductor device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein
<div class="claim-text">the P channel MOS transistor comprises first and second P channel MOS unit transistors connected in parallel with each other and sharing a third drain impurity region, and</div>
<div class="claim-text">the N channel MOS transistor comprises first and second N channel MOS unit transistors connected in parallel with each other and sharing a fourth drain impurity region.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The semiconductor device according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein
<div class="claim-text">a distance between each gate of the first and second P channel terminating unit transistors and a drain contact connected to the shared first drain impurity region is shorter than a distance between each gate of the first and second P channel MOS unit transistors and a drain contact connected to the shared third drain impurity region, and</div>
<div class="claim-text">a distance between each gate of the first and second N channel terminating unit transistors and a drain contact connected to the shared second drain impurity region is shorter than a distance between each gate of the first and second N channel MOS unit transistors and a drain contact connected to the shared fourth drain impurity region.</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. A semiconductor device comprising:
<div class="claim-text">a memory circuit;</div>
<div class="claim-text">a pad being used for outputting data read from said memory circuit;</div>
<div class="claim-text">a first N channel transistor pulling-down an output signal delivered to the pad in accordance with the read data, and having a first impurity region to be supplied with a first voltage, a second impurity region coupled to said pad via a first contact disposed thereon, and a first gate electrode disposed between the first impurity region and the second impurity region; and</div>
<div class="claim-text">a terminating circuit connected to the pad and being activated by a terminating operation activating signal and which includes a first terminating resistance element connected to said pad and a first P channel transistor having third and fourth impurity regions to be supplied with a second voltage, a fifth impurity region provided between the third impurity region and the fourth impurity region and coupled to said first terminating resistance element via a second contact disposed thereon, a second gate electrode disposed between the third impurity region and the fifth impurity region, and a third gate electrode disposed between the fourth impurity region and the fifth impurity region in parallel with said second gate electrode, said second gate electrode and said third gate electrode receiving the terminating operation activating signal, a first distance between said second contact and said second gate electrode being shorter than a second distance between said first contact and said first gate electrode.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. The semiconductor device according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein
<div class="claim-text">the first distance and the second distance are the distance in the two dimensional layout.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The semiconductor device according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein
<div class="claim-text">a third distance between said second contact and said third gate electrode is shorter than the second distance.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The semiconductor device according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, further comprising a second P channel transistor pulling-up said output signal delivered to the pad in accordance with the read data, and having a first impurity region of the second P channel transistor to be supplied with a third voltage, a second impurity region of the second P channel transistor coupled to said pad via a third contact disposed thereon, and a first gate electrode of the second P channel transistor disposed between the first and the second impurity region of the second P channel transistor; and
<div class="claim-text">wherein the terminating circuit includes a second terminating resistance element connected to said pad and a second N channel transistor having third and fourth impurity regions of the second N channel transistor to be supplied with a fourth voltage, a fifth impurity region of the second N channel transistor provided between the third impurity region and the fourth impurity region of the second N channel transistor and coupled to said second terminating resistance element via a fourth contact disposed thereon, a second gate electrode of the second N channel transistor disposed between the third impurity region and the fifth impurity region of the second N channel transistor, and a third gate electrode of the second N channel transistor disposed between the fourth impurity region and the fifth impurity region of the second N channel transistor in parallel with said second gate electrode of the second N channel transistor, said second gate electrode and said third gate electrode of the second N channel transistor receiving a terminating operation activating signal, a third distance between said fourth contact and said second gate electrode of said second N channel transistor being shorter than said second distance.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The semiconductor device according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein
<div class="claim-text">a fourth distance between said second contact and said third gate electrode of said first P channel transistor being shorter than a fifth distance between said third contact and said first gate electrode of said second P channel transistor.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The semiconductor device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, further comprising:
<div class="claim-text">a first power supply terminal supplying the first voltage and the fourth voltage; and</div>
<div class="claim-text">a second power supply terminal supplying the second voltage and the third voltage.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. The semiconductor device according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, further comprising a first area and a second area which sandwich a virtual straight line which is located so as to pass on the pad,
<div class="claim-text">wherein the first P channel transistor and the second P channel transistor are arranged in the first area, and the first N channel transistor and the second N channel transistor are arranged in the second area.</div>
</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16115821" lang="EN" load-source="patent-office" class="description">
    <heading>RELATED APPLICATIONS</heading> <p num="p-0002">This application is a continuation of application Ser. No. 10/391,021 filed Mar. 19, 2003, which claims priority of Japanese Application No. 2002-307961, filed Oct. 23, 2002, the contents of which are hereby incorporated by reference.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">1. Field of the Invention</p>
    <p num="p-0004">The present invention relates to a semiconductor device driving an output node, and specifically, to a semiconductor device with a bus terminating function.</p>
    <p num="p-0005">2. Description of the Background Art</p>
    <p num="p-0006">In a semiconductor device, a transistor connected to a pin terminal is easy to be affected by noises, since it is directly connected to the outside of the device via the pin terminal. Among the noises, one at a level enough to destruct a device (a transistor) is referred to as a surge. A destruction of a semiconductor device by the surge is referred to as electrostatic damage (ESD), which is accompanied by breakdown of a gate insulating film of an MOS transistor (insulated gate field effect transistor) and others. Therefore, for the reliability of the semiconductor device, the breakdown voltage enough to withstand the surge is required.</p>
    <p num="p-0007">For an input pin receiving an external signal, usually, an input protection circuit is configured by a diode or a diode-connected MOS transistor (insulated gate field effect transistor), or a field transistor with a sufficiently thick gate insulating film. By this input protection circuit, the surge is caused to flow to a power supply terminal or a ground terminal, and thus transmission of the surge to the internal circuitry is prevented.</p>
    <p num="p-0008">The protection circuit is not required for an output circuit, since an output transistor serves as a surge absorbing transistor. However, in an MOS output circuit configured with an MOS transistor, a large current may flow into the output transistor or high electric field may be generated at drain due to the surge voltage, which may result in electrostatic damage. In order to reduce the current and the drain electric field for avoiding such electrostatic damage, the resistance value of drain region (hereinafter referred to as a drain diffusion resistance) in the output transistor must be increased. Usually, in order to increase the drain resistance, the distance between the gate of the output transistor and a drain contact for connecting to the output node is required to be sufficiently long. Consequently, the diffusion region area of the drain portion in the output transistor increases, and hence, the size of the output transistor increases.</p>
    <p num="p-0009">An arrangement for preventing electrostatic damage with limited area of the output circuit is proposed in Japanese Patent Laying-Open No. 2001-127173. According to this first prior art document, drain diffusion region is made different in impurity concentration from source diffusion region, to have an increased drain diffusion resistance value.</p>
    <p num="p-0010">In a second prior art document, Japanese Patent Laying-Open No. 11-214621, an arrangement is disclosed in which a terminating resistance element and a protection element for this terminating resistance element are provided between an output transistor and an output pad. According to this second prior art document, the electrostatic protection element is formed of an MOS transistor, and in order to increase the resistance of the drain region, i.e., drain diffusion resistance, the distance between gate and drain contact of the MOS transistor is made longer. Taking advantage of this large drain diffusion region area, the terminating resistance element is arranged above the drain region of the electrostatic protection element in order not to increase the layout area of the entire output circuit. The terminating resistance element is a current limiting resistance element for avoiding a reflecting wave such as a ringing in signal transmission, and is connected between the output pad and the output node (drain) of the output transistor.</p>
    <p num="p-0011">In a third prior art document, Japanese Patent Laying-Open No. 10-65744, an arrangement is disclosed in which impedance switching means is provided between an output terminal and an output circuit. The impedance switching means is set to a low impedance state in transmission and to a high impedance state in reception, to reduce reflection noises due to capacitive load of transmission path.</p>
    <p num="p-0012">According to the arrangement shown in the first prior art document, the impurity concentrations of source and drain in the output transistor must be made different, and hence, the number of manufacturing steps increases. The drain diffusion resistance is continuously connected to an external bus via the pin terminal. If the drain diffusion resistance functions as terminating resistance, then an output signal is driven via high drain diffusion resistance in signal outputting, and thus the signal can not be transmitted at high speed.</p>
    <p num="p-0013">According to the arrangement disclosed in the second prior art document, the protection circuit for the terminating resistance element is arranged corresponding to the output circuit. The distance between a drain contact and a gate electrode of the MOS transistor of the protection circuit is large enough to place the terminating resistor thereabove. Accordingly, the interface area between the drain region and the substrate region is made large, and a large drain junction capacitance of this protection circuit is connected to the output pin terminal. Consequently, the parasitic capacitance of the output pin terminal increases, and thus, a signal can not be transmitted at high speed. Further, since the terminating resistance element is connected between the drain of the output transistor and the output pad and functions as a current limiting element for an output signal, the signal can not be output at high speed. Moreover, since the terminating resistance causes a voltage drop, a signal at CMOS level can not be transmitted.</p>
    <p num="p-0014">According to the arrangement disclosed in the third prior art document, the impedance switching means is provided for the output pin terminal, which has the impedance switched between a transmission mode and a reception mode. In this case also, however, a protection element against the surge must be provided, which increases the occupying area of the circuit for switching the termination resistance value in accordance with the operation mode. Especially, if the circuit portion for controlling this termination resistance is formed with a transistor having an increased drain diffusion resistance, then the load of the output pin increases accordingly. Thus, a signal can not be transmitted at high speed, and the occupying area of the output circuit increases further. In the third prior art document, the consideration is only given to suppress the ringing in signal transmission and reception, and an arrangement for reducing the output circuit area and for alleviating the load of the transmission path is not considered.</p>
    <p num="p-0015">Each of U.S. Pat. No. 6,809,546 B2 and US 2004/0032319 A1 discloses an on-chip termination circuit formed of series connection of a termination resistor and a MOS transistor, but fails to show the specific layout of the termination circuit as in the present application.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0016">An object of the present invention is to provide a semiconductor device capable of transferring a signal accurately at high speed, without increase in circuit area and degradation in reliability.</p>
    <p num="p-0017">Another object of the present invention is to provide a semiconductor circuit device with an output circuit containing a terminating circuit, which is capable of transferring a signal of CMOS level at high speed with small occupying area and high reliability.</p>
    <p num="p-0018">A semiconductor device according to the present invention includes a first output transistor driving an output node in accordance with an internal signal, a first resistance element having one end connected to the output node, and a first terminating transistor element connected between another end of the first resistance element and a first power supply node and selectively made conductive in accordance with an operation mode designating signal. The distance between a control electrode and a contact of one conduction terminal in the first terminating transistor is shorter than in the first output transistor.</p>
    <p num="p-0019">By arranging the terminating circuit inside the semiconductor device, a signal can be transmitted through selective operation of the terminating circuit while maintaining the impedance matching to the bus, even when the system configuration is modified. Therefore, a signal can be transmitted at high speed with no adverse effect by an interconnection line impedance or others.</p>
    <p num="p-0020">Additionally, by setting the drain contact-to-gate (control electrode) length in the terminating transistor shorter than in the output transistor, the area will not be increased despite of placing the terminating circuit. Further, by placing the terminating resistance element, the breakdown voltage against the surge of the terminating transistor can be assured. Thus, a reliable semiconductor device with a small occupying area, having an output circuit that is capable of transmitting a signal at high speed can be implemented.</p>
    <p num="p-0021">The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0022"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows the configuration of a semiconductor device according to a first embodiment of the present invention;</p>
      <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 2</figref> schematically shows the two dimensional layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
      <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 3</figref> schematically shows the two dimensional layout of a first modification of the first embodiment of the present invention;</p>
      <p num="p-0025"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows an electric equivalent circuit of the layout shown in <figref idrefs="DRAWINGS">FIG. 3</figref>;</p>
      <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 5</figref> schematically shows the two dimensional layout of a second modification of the first embodiment of the present invention;</p>
      <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 6</figref> shows an electric equivalent circuit of the layout shown in <figref idrefs="DRAWINGS">FIG. 5</figref>;</p>
      <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 7</figref> schematically shows the two dimensional layout of a second modification of the first embodiment of the present invention;</p>
      <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows an electric equivalent circuit of the layout shown in <figref idrefs="DRAWINGS">FIG. 7</figref>;</p>
      <p num="p-0030"> <figref idrefs="DRAWINGS">FIG. 9</figref> shows the configuration of a semiconductor device according to a second embodiment of the present invention;</p>
      <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 10</figref> schematically shows the two dimensional layout of the circuit shown in <figref idrefs="DRAWINGS">FIG. 9</figref>;</p>
      <p num="p-0032"> <figref idrefs="DRAWINGS">FIG. 11</figref> shows the configuration of a first modification of the second embodiment of the present invention;</p>
      <p num="p-0033"> <figref idrefs="DRAWINGS">FIG. 12</figref> schematically shows the two dimensional layout of the circuit shown in <figref idrefs="DRAWINGS">FIG. 11</figref>;</p>
      <p num="p-0034"> <figref idrefs="DRAWINGS">FIG. 13</figref> shows the configuration of a second modification of the second embodiment of the present invention;</p>
      <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 14</figref> schematically shows the two dimensional layout of the circuit shown in <figref idrefs="DRAWINGS">FIG. 13</figref>;</p>
      <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 15</figref> schematically shows the configuration of a third modification of the second embodiment of the present invention;</p>
      <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 16</figref> schematically shows the two dimensional layout of the circuit shown in <figref idrefs="DRAWINGS">FIG. 15</figref>; and</p>
      <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 17</figref> schematically shows the overall configuration of a semiconductor device according to the present invention.</p>
    </description-of-drawings> <heading>DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <heading>First Embodiment</heading> <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows a configuration of a main part of a semiconductor device according to a first embodiment of the present invention. In <figref idrefs="DRAWINGS">FIG. 1</figref>, an output circuit <b>1</b> and a terminating circuit <b>10</b> provided for an external output pad <b>5</b> are representatively shown. Pad <b>5</b> is connected to a pin terminal, which is not shown.</p>
    <p num="p-0040">Output circuit <b>1</b> includes P-channel MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>each connected between a power supply node and an output node <b>3</b> and selectively made conductive in accordance with an output control signal ZOTH, and N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>each connected between output node <b>3</b> and a ground node and selectively made conductive in accordance with an output control signal OTL. Power supply voltage VCCQ for the output circuit is supplied to the power supply node, and ground voltage VSSQ for the output circuit is supplied to the ground node. Output node <b>3</b> is connected to output pad <b>5</b>.</p>
    <p num="p-0041">The logic levels of output control signals ZOTH and OTL are set in accordance with an operating condition of output circuit <b>1</b> and an internal signal. When output control signal ZOTH is at H level (logical high level) and output control signal OTL is at L level (logical low level), MOS transistors <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are all in an off state (non-conductive state), and output circuit <b>1</b> is set to an output high impedance state. In this output high impedance state, output circuit <b>1</b> is in standby state. When output control signals ZOTH and OTL are both at H level, MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>are both in off state while MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are both in on state (conductive state), and output node <b>3</b> is driven to ground voltage VSSQ level.</p>
    <p num="p-0042">When output control signals ZOTH and OTL are both at L level, MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>are both in on state while MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are both in off state. Responsively, output node <b>3</b> is driven to power supply voltage for output circuit, or output power supply voltage VCCQ level.</p>
    <p num="p-0043">In operation of output circuit <b>1</b>, output control signals ZOTH and OTL are generated in accordance with an internal signal. The internal signal is internal read data when the semiconductor device shown is applied to a memory device, and based on the internal data and a read operation timing control signal, these output control signals ZOTH and OTL are generated.</p>
    <p num="p-0044">Two MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, or two MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are arranged in parallel for the following reasons. These MOS transistors <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a</i>, and <b>4</b> <i>b </i>are each configured with unit MOS transistors, and using a plurality of unit transistors, required driving power is provided to output circuit <b>1</b>. Therefore, the number of pull-down N-channel MOS transistors for discharging the output and the number of pull-up P-channel transistors for charging the output are determined as appropriate in accordance with a power required for driving external pad <b>5</b> and the current drivability of the unit MOS transistor.</p>
    <p num="p-0045">Terminating circuit <b>10</b> includes a resistance element <b>13</b> having one end connected to an output node <b>12</b>, P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>connected between another end of resistance element <b>13</b> and a power supply node and receiving a termination control signal ZTERM at their gates, a resistance element <b>14</b> having one end connected to an output node <b>12</b>, and N-channel MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>connected between the other end of resistance element <b>14</b> and a ground node and receiving a termination control signal TERM at their gates.</p>
    <p num="p-0046">Voltages VCC and VSS applied to terminating circuit <b>10</b> are supplied from a power supply terminal different from that applying voltages VCCQ and VSSQ to output circuit <b>1</b>. By applying operation power supply voltages VCCQ and VSSQ dedicatedly to output circuit <b>1</b>, the operation of output circuit <b>1</b> can be stabilized, or the power supply noise in an output operation is prevented from being transmitted to other circuits. Voltages VCC and VSS applied to terminating circuit <b>10</b> may be supplied from the common power supply terminal that applies voltages VCCQ and VSSQ to output circuit <b>1</b>. Further, voltages VCC and VCCQ may be at the same voltage level, or may be at different voltage levels.</p>
    <p num="p-0047">Termination control signals ZTERM and TERM are control signals complementary to each other. When activating the terminating operation of terminating circuit <b>10</b>, termination control signal ZTERM is set at L level and termination control signal TERM is set at H level. When deactivating the terminating operation of terminating circuit <b>10</b>, termination control signal ZTERM is set at H level and termination control signal TERM is set at L level.</p>
    <p num="p-0048">As in output circuit <b>1</b>, in terminating circuit <b>10</b> as well, two MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>at H level side and two MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>at L level side are arranged, for forming these termination control P- and N-channel switching MOS transistors each with a plurality of unit MOS transistors.</p>
    <p num="p-0049">In terminating circuit <b>10</b>, MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>are connected to output node <b>12</b> via resistance element <b>13</b>, while MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>are connected to output node <b>12</b> via resistance element <b>14</b>. Output node <b>12</b> is connected to output pad <b>5</b>. Therefore, MOS transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>for termination control are not necessarily required to comply with the drain contact-to-gate distance requirement that is specified to assure the reliability against electrostatic damage, and that is the requirement for output MOS transistors <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a</i>, and <b>4</b> <i>b </i>directly connected to the output pin. Accordingly, the drain contact-to-gate distances of MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>are set shorter than those of MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, or the drain contact-to-gate distances of MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>are set shorter than those of MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b</i>. By shortening the drain contact-to-gate distance, the drain resistance is reduced, and hence, the layout area of the drain region of each of terminating transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>is reduced.</p>
    <p num="p-0050">The relationship between termination control signals TERM and ZTERM, and output control signals ZOTH and OTL for terminating circuit <b>10</b> are not specifically determined. The terminating operation of terminating circuit <b>10</b> may be activated in a signal/data output operation of output circuit <b>1</b>. Further, such an arrangement may be employed that the terminating operation of terminating circuit <b>10</b> is deactivated in a signal/data output operation of output circuit <b>1</b> and a terminating circuit of another circuit connected to a signal bus, not shown, is activated. Still further, where the pad <b>5</b> is further connected to a signal input pin and therefore to a not shown input circuit, the terminating operation of terminating circuit <b>10</b> may be deactivated or activated in a signal input operation.</p>
    <p num="p-0051">The activation period of the terminating operation of terminating circuit <b>1</b> may be set in accordance with the condition of a load connected to an external bus.</p>
    <p num="p-0052">Therefore, activation/deactivation timing and period of termination control signals TERM and ZTERM needs only to be determined as appropriate in accordance with the termination control condition of the bus of the system to which the semiconductor circuit device is applied.</p>
    <p num="p-0053"> <figref idrefs="DRAWINGS">FIG. 2</figref> shows the two-dimensional layout of MOS transistors in output circuit <b>1</b> and terminating circuit <b>10</b> shown in <figref idrefs="DRAWINGS">FIG. 1</figref>. In <figref idrefs="DRAWINGS">FIG. 2</figref>, MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>of output circuit <b>1</b> are formed in a rectangular active region <b>18</b>, and output MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are formed in a rectangular active region <b>19</b> arranged facing to active region <b>18</b>.</p>
    <p num="p-0054">Active region <b>18</b> includes a drain impurity region PDa formed in the middle portion, and source impurity regions PSa and PSb formed at opposing sides thereof A gate electrode <b>22</b> <i>a </i>is arranged between drain impurity region PDa and source impurity region PSa, and a gate electrode <b>22</b> <i>b </i>is arranged between drain impurity region PDa and source impurity region PSb. Drain impurity region PDa is shared by transistors <b>2</b> <i>a </i>and <b>2</b> <i>b</i>. Output control signal ZOTH is commonly applied to these gate electrodes <b>22</b> <i>a </i>and <b>22</b> <i>b. </i> </p>
    <p num="p-0055">Source impurity regions PSa and PSb are connected to power supply nodes via source contacts <b>20</b> <i>a </i>and <b>20</b> <i>b</i>, respectively. Drain impurity region PDa is connected to output node <b>3</b> via drain contact <b>21</b> <i>a</i>. The distance between drain contact <b>21</b> <i>a </i>and gate electrode <b>22</b> <i>a </i>is Lpo. Similarly, although not shown explicitly, the distance between drain contact <b>21</b> <i>a </i>and gate electrode <b>22</b> <i>b </i>of MOS transistor <b>2</b> <i>b </i>is also Lpo.</p>
    <p num="p-0056">In active region <b>19</b> also, an N-type drain impurity region NDa is arranged in the middle portion, and at opposing sides thereof, N-type source impurity regions NSa and NSb are arranged. A gate electrode <b>22</b> <i>c </i>is arranged between N-type source impurity region NSa and N-type drain impurity region NDa, and a gate electrode <b>22</b> <i>d </i>is arranged between drain impurity region NDa and source impurity region NSb. Drain impurity region NDa is shared by MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b</i>. Drain impurity region NDa is connected to output node <b>3</b> via drain contact <b>21</b> <i>b</i>. The distance between drain contact <b>21</b> <i>b </i>and gate electrode <b>22</b> <i>c </i>is Lno. Similarly, though not shown explicitly in <figref idrefs="DRAWINGS">FIG. 2</figref>, the distance between drain contact <b>21</b> <i>b </i>and gate electrode <b>22</b> <i>b </i>is also Lno. Source impurity regions NSa and NSb are electrically connected to ground nodes via source contacts <b>22</b> <i>c </i>and <b>22</b> <i>d</i>, respectively.</p>
    <p num="p-0057">In terminating circuit <b>10</b>, terminating MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>are formed in P-type active region <b>30</b>, while MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>are formed in N-type active region <b>32</b>. In P-type active region <b>30</b>, a drain impurity region PDb is formed in the middle portion, and at opposing sides thereof, source impurity regions PSc and PSd are formed. A gate electrode <b>22</b> <i>e </i>is provided between drain impurity region PDb and source impurity region PSc, and gate electrode <b>22</b> <i>f </i>is arranged between drain impurity region PDb and source impurity region PSd.</p>
    <p num="p-0058">Impurity region PDb is shared by MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b</i>. Drain impurity region PDb is connected to the other end of resistance element <b>13</b> via drain contact <b>21</b> <i>c</i>. Source impurity regions PSc and PSd are electrically connected to power supply nodes via source contacts <b>20</b> <i>e </i>and <b>20</b> <i>f</i>, respectively. The distance between drain contact <b>21</b> <i>c </i>and gate electrode <b>22</b> <i>e </i>is Lpt, and the distance between drain contact <b>21</b> <i>c </i>and gate electrode <b>22</b> <i>f </i>is also Lpt. In <figref idrefs="DRAWINGS">FIG. 2</figref>, drain contact-to-gate distance of MOS transistor <b>11</b> <i>a </i>is indicated.</p>
    <p num="p-0059">In N-type active region <b>32</b>, an N-type drain impurity region NDb is formed at the middle portion, and at opposing sides thereof, N-type source impurity regions NSc and NSd are arranged. A gate electrode <b>22</b> <i>g </i>is arranged between N-type source impurity region NSc and N-type drain impurity region NDb, and a gate electrode <b>22</b> <i>h </i>is arranged between N-type drain impurity region NDb and N-type source impurity region NSd. Source impurity regions NSc and NSd are electrically connected to ground nodes via source contacts <b>20</b> <i>g </i>and <b>20</b> <i>h</i>, respectively. Drain impurity region NDb is connected to the other end of resistance element <b>14</b> via drain contact <b>21</b> <i>d</i>. Resistance elements <b>13</b> and <b>14</b> each have the one end connected to node <b>12</b>. The distance from drain contact <b>21</b> <i>d </i>to gate electrodes <b>22</b> <i>g </i>and to <b>22</b> <i>h </i>of MOS transistor <b>15</b> <i>a </i>and <b>15</b> <i>b</i>, respectively, is Lnt.</p>
    <p num="p-0060">The drain contact-to-gate electrode distance Lpo of MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>is longer than the drain contact-to-gate electrode distance Lpt of MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b</i>. The drain contact-to-gate electrode distance Lno of MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>is longer than the drain contact-to-gate electrode distance Lnt of MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b. </i> </p>
    <p num="p-0061">If drain impurity regions PDa and PDb are the same in impurity concentration, and if drain impurity regions NDa and NDb are the same in impurity concentration, then shorter drain contact-to-gate electrode distance results in smaller drain resistance. In this case, the electric field relaxation by resistance elements <b>13</b> and <b>14</b> can compensate for the reduction of drain resistance of MOS transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a </i>and <b>15</b> <i>b </i>in terminating circuit <b>10</b>.</p>
    <p num="p-0062">Terminating resistance elements <b>13</b> and <b>14</b> may be configured with diffusion resistance, or may be configured with polysilicon resistance.</p>
    <p num="p-0063">As shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, the length of P-type active region <b>30</b> in horizontal direction in <figref idrefs="DRAWINGS">FIG. 2</figref> is shorter than P-type active region <b>18</b> by at least 2·(Lpo−Lpt). Similarly, the length of N-type active region <b>32</b> in horizontal direction is shorter than N-type active region <b>19</b> by at least 2·(Lno−Lnt). Therefore, in terminating circuit <b>10</b>, the occupying area of active regions <b>30</b> and <b>32</b> can be reduced, as compared to the case of the countermeasure against the electrostatic damage similar to that for MOS transistor <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a</i>, and <b>4</b> <i>b </i>in output circuit <b>1</b>. Accordingly, the occupying area of terminating circuit <b>10</b> can be reduced, and thus to suppress the increase in occupying area of the semiconductor circuit device including this output circuit and terminating circuit <b>10</b>. The relaxation of electric field/current at drain in terminating transistor <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, and <b>15</b> <i>a</i>, <b>15</b> <i>b </i>is achieved by resistance elements <b>13</b> and <b>14</b>, respectively, and thus the electrostatic damage of terminating transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>can be prevented.</p>
    <p num="p-0064">Further, by using terminating circuit <b>10</b>, a signal can be transmitted at high speed via pad <b>5</b>, while maintaining impedance matching with the bus.</p>
    <p num="p-0065">In the arrangement shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, the drain contact-to-gate electrode distance satisfies the following relation:</p>
    <p num="p-0066">Lpo&gt;Lpt, Lno&gt;Lnt</p>
    <p num="p-0067">However, the following conditional relation may be satisfied as well:</p>
    <p num="p-0068">Lpo&gt;Lpt, Lno&gt;Lpt,</p>
    <p num="p-0069">Lpo&gt;Lnt, and Lno&gt;Lnt.</p>
    <p num="p-0070">In the arrangement shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, with output transistors <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a</i>, and <b>4</b> <i>b </i>each comprised of a unit transistor, the output circuit <b>1</b> is constructed, and similarly in terminating circuit <b>10</b>, MOS transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>each comprised of a unit transistor are employed for constructing pull-up and pull-down terminating transistors. However, in accordance with the load of pad <b>5</b>, the output control transistor or the termination control transistor may be formed using three or more unit transistors. Increasing the numbers of unit transistors employed, the effect of area saving achieved by the decreased drain contact-to-gate electrode distance will be more significant.</p>
    <p num="p-0071">First Modification</p>
    <p num="p-0072"> <figref idrefs="DRAWINGS">FIG. 3</figref> schematically shows a layout of transistors in output circuit <b>1</b> and terminating circuit <b>10</b> according to a first modification of the first embodiment of the present invention. The layout of the semiconductor circuit device shown in <figref idrefs="DRAWINGS">FIG. 3</figref> is different from that of <figref idrefs="DRAWINGS">FIG. 2</figref> in the following points. No pulling-down termination circuit portion is provided in terminating circuit <b>10</b>. Terminating resistance element <b>13</b> and P-type active region <b>30</b> forming P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>are provided. In P-type active region <b>30</b>, the distances Lpt from drain contact <b>21</b> <i>c </i>to gate electrode <b>22</b> <i>e </i>and to gate electrode <b>22</b> <i>f</i>, respectively, are set sufficiently shorter as compared with the corresponding distance Lpo of P-channel MOS transistors included in output circuit <b>1</b>. In this case, the distance Lpt is set shorter than the drain contact-to-gate electrode distance Lno of N-channel MOS transistors of output circuit <b>1</b>.</p>
    <p num="p-0073">The other configuration of the circuit layout shown in <figref idrefs="DRAWINGS">FIG. 3</figref> is the same as that shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, therefore corresponding parts are denoted by identical reference numerals or characters and detailed description thereof will not be repeated.</p>
    <p num="p-0074">In the arrangement shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, the configuration of output circuit <b>1</b> is identical to the configuration shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. In terminating circuit <b>10</b>, since pulling-down resistance element and N-channel MOS transistors are not provided, the occupying area of terminating circuit <b>10</b> as well as the parasitic capacitance associated with node <b>12</b> can be decreased, allowing output circuit <b>1</b> to drive pad <b>5</b> at high speed.</p>
    <p num="p-0075"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows an electric equivalent circuit of the configuration shown in <figref idrefs="DRAWINGS">FIG. 3</figref>. As shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, in terminating circuit <b>10</b>, resistance element <b>13</b> has one end connected to node <b>12</b>, and between this resistance element <b>13</b> and power supply node, P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>receiving termination control signal ZTERM at their gates are connected.</p>
    <p num="p-0076">Output circuit <b>1</b> includes, similarly to the configuration shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, pulling-up transistors <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, and pulling-down transistors <b>4</b> <i>a </i>and <b>4</b> <i>b. </i> </p>
    <p num="p-0077">Terminating circuit <b>10</b> can perform the terminating operation at high speed on node <b>12</b> with reduced parasitic capacitance, owing to the small drain diffusion resistance of MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>and absence of pull-down transistors <b>15</b> <i>a </i>and <b>15</b> <i>b</i>. The terminating operation condition is the same as described above referring to <figref idrefs="DRAWINGS">FIG. 1</figref> and determined as appropriate in accordance with the bus termination condition of the system involved.</p>
    <p num="p-0078">Further, in terminating circuit <b>10</b>, since drain junction capacitances of MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>shown in <figref idrefs="DRAWINGS">FIG. 1</figref> will not be coupled to pad <b>5</b> via resistance element <b>13</b>, the load of pad <b>5</b> can be reduced, allowing output circuit <b>1</b> to drive the pad <b>5</b> at high speed.</p>
    <p num="p-0079">The configuration of output circuit <b>1</b> is the same as the configuration of output circuit <b>1</b> shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, and pad <b>5</b> is driven via output node <b>3</b> in accordance with output signals ZOTH and OTL.</p>
    <p num="p-0080">In termination control circuit <b>10</b> shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, in pulling-down operation, pad <b>5</b> is pulled up to power supply voltage VCC level. The termination voltage VCC may be the same voltage as voltage VCCQ of output circuit <b>1</b>, or may be applied from a different power supply terminal. Further, the voltages VCC and VCCQ may be at the same voltage level or may be at different voltage levels. Terminating circuit <b>10</b> may be configured only with a pulling-down circuit that drives the pad <b>5</b> to ground voltage level in the terminating operation (i.e., may be configured with resistance element <b>14</b> and MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b</i>).</p>
    <p num="p-0081">Second Modification</p>
    <p num="p-0082"> <figref idrefs="DRAWINGS">FIG. 5</figref> schematically shows the layout of an output circuit and a terminating circuit according to a second modification of the first embodiment of the present invention. The layout shown in <figref idrefs="DRAWINGS">FIG. 5</figref> is different from the layout shown in <figref idrefs="DRAWINGS">FIG. 2</figref> in the following points. P-type active region <b>18</b> is not arranged, but an N-type active region <b>19</b> is arranged in output circuit <b>1</b>. The distance between drain contact <b>21</b> <i>b </i>and gate electrode <b>22</b> <i>c </i>in N-type active region <b>19</b> is set to Lno. Source impurity regions NSa and NSb are coupled to ground nodes via source contacts <b>20</b> <i>c </i>and <b>20</b> <i>d</i>, respectively.</p>
    <p num="p-0083">In output circuit <b>1</b>, MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are arranged to drive output node <b>3</b> in accordance with output control signal OTL applied to gate electrodes <b>22</b> <i>c </i>and <b>22</b> <i>d</i>. Accordingly, the output circuit <b>1</b> drives the external signal line via output pad <b>5</b>, according to the open-drain scheme.</p>
    <p num="p-0084">The configuration of terminating circuit <b>10</b> is similar to the layout of terminating circuit <b>10</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, therefore identical reference numerals or characters are allotted to corresponding parts, and detailed description thereof will not be repeated.</p>
    <p num="p-0085">In the configuration shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, the drain contact-to-gate electrode distances Lpt of P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>included in terminating circuit <b>10</b> are set shorter than the gate electrode-to-drain contact distances Lno of N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>included in output circuit <b>1</b>. Similarly, drain contact-to-gate electrode distances Lnt of N-channel MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>are set shorter than the drain contact-to-gate electrode distances Lno of N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>included in output circuit <b>1</b>.</p>
    <p num="p-0086">This output circuit <b>1</b> includes only the circuit of open-drain scheme, which pulls down output node <b>3</b> in accordance with output control signal OTL. To output node <b>3</b>, only the pulling-down N-channel MOS transistors are connected, thus the load of output node <b>3</b> is reduced and the pad <b>5</b> can be driven at high speed.</p>
    <p num="p-0087"> <figref idrefs="DRAWINGS">FIG. 6</figref> shows an electric equivalent circuit of the configuration shown in <figref idrefs="DRAWINGS">FIG. 5</figref>. Referring to <figref idrefs="DRAWINGS">FIG. 6</figref>, in output circuit <b>1</b>, N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>receiving output control signal OTL at their gates are arranged in parallel between output node <b>3</b> and ground nodes. The circuit configuration of the terminating circuit <b>10</b> is the same as terminating circuit <b>10</b> shown in <figref idrefs="DRAWINGS">FIG. 1</figref>. Terminating transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a </i>and <b>15</b> <i>b</i>, as well as terminating resistors <b>13</b> and <b>14</b> are provided.</p>
    <p num="p-0088">After output pad <b>5</b> is driven to ground voltage VSSQ level by output circuit <b>1</b> in accordance with output control signal OTL, the pad <b>5</b> can be precharged to power supply voltage VCC level again, using terminating circuit <b>10</b>. Additionally, since the output circuit of open-drain scheme is employed, the load of output circuit <b>1</b> is reduced, and thus an output signal can be generated at high speed.</p>
    <p num="p-0089">In the configuration of open-drain scheme output circuit <b>1</b> also, in terminating circuit <b>10</b>, the gate electrode-to-drain contact distance of each of the MOS transistors included therein is set short and thus the occupying area of terminating circuit <b>10</b> is sufficiently small. Therefore, an output signal can be generated at high speed accurately while suppressing the increase in circuit occupying area.</p>
    <p num="p-0090">Third Modification</p>
    <p num="p-0091"> <figref idrefs="DRAWINGS">FIG. 7</figref> schematically shows a layout of a third modification of the semiconductor device according to the first embodiment of the present invention. The layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 7</figref> is different from the layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 5</figref> in the following points. Resistance element <b>14</b> and N-type active region <b>32</b> are not provided in terminating circuit <b>10</b> and resistance element <b>13</b> and P-type active region <b>30</b> are provided. Specifically, P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>terminating at power supply voltage level are provided in terminating circuit <b>10</b>. The distances Lpt from drain contact <b>21</b> <i>c </i>to gate electrodes <b>22</b> <i>e </i>and <b>22</b> <i>f </i>of P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b</i>, respectively, are set shorter than the drain contact-to-gate electrode distances Lno of N-channel MOS transistors included in output circuit <b>1</b>. Source impurity regions PSc and PSd are connected to power supply nodes via source contacts <b>20</b> <i>e </i>and <b>20</b> <i>f</i>, respectively.</p>
    <p num="p-0092">Similarly, in output circuit <b>1</b>, source impurity regions NSa and NSb in N active region <b>19</b> are connected to ground nodes via source contacts <b>20</b> <i>c </i>and <b>20</b> <i>d</i>, respectively. Specifically, in output circuit <b>1</b>, similarly to the configuration shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are provided, but pulling-up P-channel MOS transistors are not provided.</p>
    <p num="p-0093">In the configuration shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, pad <b>5</b> is driven to ground voltage level by N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>in accordance with open-drain scheme, and pad <b>5</b> is terminated at power supply voltage level.</p>
    <p num="p-0094">In the configuration of terminating circuit <b>10</b> and output circuit <b>1</b> shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, output pad <b>5</b> is driven in open-drain scheme, and terminating circuit <b>10</b> terminates output pad <b>5</b> to power supply node at appropriate timing in accordance with the bus condition. The loads on output pad <b>5</b> are only the drain junction capacitances and the interconnection line capacitances of active regions <b>19</b> and <b>30</b>, and the drain junction capacitances of N-channel MOS transistors in terminating circuit <b>10</b> are eliminated, and thus, output pad <b>5</b> is driven at higher speed.</p>
    <p num="p-0095"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows an electric equivalent circuit of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 7</figref>. Referring to <figref idrefs="DRAWINGS">FIG. 8</figref>, in terminating circuit <b>10</b>, there are arranged resistance element <b>13</b>, and P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>that selectively connect resistance element <b>13</b> to power supply node in accordance with termination control signal ZTERM.</p>
    <p num="p-0096">In output circuit <b>1</b>, N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>are connected in parallel, which drive output node <b>3</b> to ground voltage VSSQ level in accordance with output control signal OTL. Therefore, by driving output pad <b>5</b> in the open-drain scheme and by terminating the pad <b>5</b> at power supply voltage VCC level, the load of pad <b>5</b> is reduced and a signal can be transmitted at high speed. Power supply voltage VCC applied to terminating circuit <b>10</b> may be power supply voltage VCCQ, or may be a different voltage.</p>
    <p num="p-0097">In this case also, the drain contact-to-gate electrode distance Lpt of each of terminating P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>is set sufficiently shorter than the drain contact-to-gate electrode distance Lno of each of N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>of output circuit <b>1</b>, whereby the occupying area of terminating circuit <b>10</b> is made sufficiently small.</p>
    <p num="p-0098">In general, an output pad is driven to ground voltage VSSQ level in the open-drain scheme. Alternatively, a pulling-up transistor for performing a pulling up to power supply voltage level in accordance with an output control signal may be provided in output circuit <b>1</b>, while a transistor performing a termination at ground voltage level may be provided in terminating circuit <b>10</b>.</p>
    <p num="p-0099">Where both of a P-channel MOS transistor and an N-channel MOS transistor are used in output circuit <b>1</b>, the drain contact-to-gate electrode distance Lpo of P-channel transistor and the drain contact-to-gate electrode distance Lno of N-channel transistor may not be made equal to each other. Additionally, where both of a P-channel MOS transistor and a N-channel MOS transistor are used in terminating circuit <b>10</b>, the drain contact-to-gate electrode distance Lpt and the drain contact-to-gate electrode distance Lnt thereof may not be equal to each other.</p>
    <p num="p-0100">The minimum requirement is that the drain contact-to-gate electrode distance of the MOS transistor in the terminating circuit is shorter than the drain contact-to-gate electrode distance of the MOS transistor in the output circuit, and the layout area of such terminating MOS transistors is sufficiently smaller than that of output MOS transistors.</p>
    <p num="p-0101">As above, according to the first embodiment of the present invention, the drain contact-to-gate electrode distances of terminating MOS transistors are set shorter than those of output MOS transistors. Accordingly, the layout area of terminating circuit can be reduced sufficiently as compared to a configuration with conventional protection mechanism against electrostatic damage, and thus the occupying area of signal output portion can be reduced.</p>
    <p num="p-0102">Further, since the terminating circuit is provided in a semiconductor device, the bus termination condition can be optimized in accordance with the bus utilization condition, and thus a signal/data can be transmitted accurately at high speed, while maintaining bus impedance matching.</p>
    <heading>Second Embodiment</heading> <p num="p-0103"> <figref idrefs="DRAWINGS">FIG. 9</figref> schematically shows a configuration of an output circuit and a terminating circuit according to a second embodiment of the present invention (hereinafter, both of the circuits are collectively referred to as a semiconductor device). In the configuration shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, output node <b>3</b> of output circuit <b>1</b> is electrically connected to pad <b>5</b> via interconnection line <b>50</b>. Terminating circuit <b>10</b> is provided distant from pad <b>5</b> relative to output circuit <b>1</b>. A terminating node <b>12</b> of terminating circuit <b>10</b> is connected to the same interconnection line <b>50</b>. Terminating node <b>12</b> of terminating circuit <b>10</b> and output node <b>3</b> of output circuit <b>1</b> are electrically connected to pad <b>5</b> via common interconnection line <b>50</b>.</p>
    <p num="p-0104">Similarly to the first embodiment, output circuit <b>1</b> includes pulling up P-channel MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b</i>, and pulling down N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b</i>, which drive output node <b>3</b> in accordance with output control signals ZOTH and OTL, respectively.</p>
    <p num="p-0105">Similarly to the first embodiment, terminating circuit <b>10</b> includes, as its components, resistance elements <b>13</b> and <b>14</b>, P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>that are selectively made conductive in accordance with termination control signal ZTERM, and N-channel MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>that are selectively made conductive in accordance with termination control signal TERM.</p>
    <p num="p-0106">The operations of terminating circuit <b>10</b> and output circuit <b>1</b> are the same as in the first embodiment, and the logic level of termination control signals ZTERM and TERM for terminating circuit <b>10</b> is set in accordance with the termination condition of an external bus connected to pad <b>5</b> and the operation of output circuit <b>1</b>.</p>
    <p num="p-0107">In the configuration shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, termination node <b>12</b> of terminating circuit <b>10</b> and output node <b>3</b> of output circuit <b>1</b> are connected to pad <b>5</b> via common interconnection line <b>50</b>. This interconnection line <b>50</b> extends from pad <b>5</b> to terminating circuit <b>10</b> via output circuit <b>1</b>. Therefore, a distance L<b>2</b> between termination node <b>12</b> of terminating circuit <b>10</b> and pad <b>5</b> is made longer than a distance L<b>1</b> between output node <b>3</b> of output circuit <b>1</b> and pad <b>5</b>.</p>
    <p num="p-0108">In operation, output circuit <b>1</b> and terminating circuit <b>10</b> drive the pad <b>5</b> via common interconnection line <b>50</b>. In output circuit <b>1</b>, input capacitance to pad <b>5</b> exists due to the interconnection line and junction capacitances of MOS transistors <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a </i>and <b>4</b> <i>b</i>. Additionally, there exists a line resistance in interconnection line <b>50</b>. Accordingly, a low pass filter is formed by the parasitic capacitance and the interconnection line resistance in a path from pad <b>5</b> to terminating circuit <b>10</b> via interconnection line <b>50</b>. Even though a surge is generated at pad <b>5</b>, the steep surge is mitigated by the parasitic low pass filter and then transmitted to terminating circuit <b>10</b>.</p>
    <p num="p-0109">In output circuit <b>1</b>, MOS transistors <b>2</b> <i>a</i>, <b>2</b> <i>b</i>, <b>4</b> <i>a</i>, and <b>4</b> <i>b </i>each have the drain contact-to-gate electrode distance set sufficiently long to have large drain resistance, and therefore the reliability against surge is assured. In terminating circuit <b>10</b>, the surge is mitigated by the parasitic low pass filter formed by output circuit <b>1</b> and interconnection line <b>50</b>, and then transmitted. Therefore, in terminating circuit <b>10</b>, the requirement of assuring reliability against the surge for MOS transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>is further relaxed. When the surge is sufficiently mitigated by resistance elements <b>13</b> and <b>14</b> and the parasitic low pass filter, the drain contact-to-gate electrode distances of MOS transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>in terminating circuit <b>10</b> can be shortened down to the limitation in designing, i.e., to the minimum design size, and thus the occupying area of terminating circuit <b>10</b> can be reduced.</p>
    <p num="p-0110"> <figref idrefs="DRAWINGS">FIG. 10</figref> schematically shows a configuration of layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 9</figref>. In <figref idrefs="DRAWINGS">FIG. 10</figref>, output circuit <b>1</b> is arranged proximate to pad <b>5</b>, and terminating circuit <b>10</b> is arranged far away from pad <b>5</b> as compared to output circuit <b>1</b>. Termination node <b>12</b> of terminating circuit <b>10</b> and output node <b>3</b> of output circuit <b>1</b> are connected to pad <b>5</b> by common interconnection line <b>50</b>.</p>
    <p num="p-0111">Output circuit <b>1</b> includes P-type active region <b>18</b> for forming P-channel MOS transistors, and N-type active region <b>19</b> for forming N-channel MOS transistors, as in the first embodiment. In output circuit <b>1</b>, a part that correspond to a component of output circuit <b>1</b> of the first embodiment shown in <figref idrefs="DRAWINGS">FIG. 2</figref> is allotted an identical reference numeral or character, and detailed description thereof will not be repeated.</p>
    <p num="p-0112">In P-type active region <b>18</b>, the distances from drain contact <b>21</b> <i>a</i>, formed in drain impurity region PDa, to gate electrode <b>22</b> <i>a </i>and to gate electrode <b>22</b> <i>b </i>each are Lpo. In N-type active region <b>19</b>, the distances from drain contact <b>21</b> <i>b</i>, formed in drain impurity region NDa, to gate electrode <b>22</b> <i>c </i>and to gate electrode <b>22</b> <i>d </i>each is Lpo. In <figref idrefs="DRAWINGS">FIG. 10</figref>, only one of the drain contact-to-gate distance for each active region is indicated. By setting the distances Lpo and Lno longer, the drain resistance is increased and the reliability against the surge generated at pad <b>5</b> can be assured.</p>
    <p num="p-0113">The layout of terminating circuit <b>10</b> is identical to that of terminating circuit <b>10</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, except that it is arranged further away from pad <b>5</b> via interconnection line <b>50</b> as compared to output circuit <b>1</b>. As for this terminating circuit <b>10</b>, corresponding parts are allotted with identical reference numerals or characters, and detailed description thereof will not be repeated.</p>
    <p num="p-0114">In P-type active region <b>30</b>, the distances from drain contact <b>21</b> <i>c</i>, formed in drain impurity region PDb, to gate electrodes <b>22</b> <i>e </i>and <b>22</b> <i>f </i>of MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>each are Lpt. In N-type active region <b>32</b>, the distances between drain contact <b>21</b> <i>d</i>, formed in drain impurity region NDb, and gate electrodes <b>22</b> <i>g </i>and <b>22</b> <i>h </i>of MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b</i>, respectively, are each Lnt. As previously described, since termination node <b>12</b> is electrically connected to pad <b>5</b> via interconnection line <b>50</b> and output node <b>3</b>, a parasitic low pass filter is connected equivalently to this termination node <b>12</b>. Accordingly, the drain contact-to-gate electrode distances Lpt and Lnt are set to minimum design size of Lpt (min) and Lnt (min) on designing, respectively. Thus, the layout area of active regions <b>30</b> and <b>32</b> can be reduced, and hence the occupying area of terminating circuit <b>10</b> can further be reduced.</p>
    <p num="p-0115">It should be noted that in the second embodiment also, it is not necessary to set Lpt and Lnt equal to each other, nor Lpo and Lno equal to each other.</p>
    <p num="p-0116">First Modification</p>
    <p num="p-0117"> <figref idrefs="DRAWINGS">FIG. 11</figref> shows a configuration of a first modification of the second embodiment of the present invention. In a semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 11</figref>, terminating circuit <b>10</b> terminates the pad <b>5</b> at power supply voltage VCC. This termination voltage VCC is applied from a power supply terminal different from the terminal that applies power supply voltage VCCQ to output circuit <b>1</b>. These voltages VCCQ and VCC may be at the same voltage level, or may be at different voltage levels.</p>
    <p num="p-0118">Terminating circuit <b>10</b> includes resistance element <b>13</b> having one end connected to termination node <b>12</b>, and P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>connecting the other end of resistance element <b>13</b> to a power supply node in accordance with termination control signal ZTERM.</p>
    <p num="p-0119">In terminating circuit <b>10</b>, no transistor terminating at ground is provided. The configuration of output circuit <b>1</b> is identical to that of output circuit <b>1</b> shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, thus corresponding parts are allotted with identical reference numerals or characters, and detailed description thereof will not be repeated.</p>
    <p num="p-0120">In the configuration shown in <figref idrefs="DRAWINGS">FIG. 11</figref> also, termination node <b>12</b> of terminating circuit <b>10</b> is connected to pad <b>5</b> via output node <b>3</b> of output circuit <b>1</b> by interconnection line <b>50</b>. Accordingly, the distance L<b>2</b> from termination node <b>12</b> of terminating circuit <b>10</b> to pad <b>5</b> is sufficiently longer than the distance L<b>1</b> between output node <b>3</b> of output circuit <b>1</b> and pad <b>5</b>, similarly to the configuration shown in <figref idrefs="DRAWINGS">FIG. 9</figref>. In this interconnection line <b>50</b>, the parasitic resistance and the parasitic capacitance thereof mitigate the surge abruptly inputted to the output pad <b>5</b>, and additionally, terminating resistor <b>13</b> mitigates the surge voltage, and thus the steep voltage by the surge is changed to a moderate voltage. Accordingly, the drain contact-to-gate electrode distance of MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>in terminating circuit <b>10</b> is set sufficiently shorter than that of MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>in output circuit <b>1</b>, and thus the drain resistances of the terminating MOS transistors are reduced.</p>
    <p num="p-0121"> <figref idrefs="DRAWINGS">FIG. 12</figref> schematically shows the layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 11</figref>. The layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 12</figref> is identical to that of <figref idrefs="DRAWINGS">FIG. 10</figref>, except that resistance element <b>14</b> and N-type active region <b>32</b> is removed from terminating circuit <b>10</b>. Accordingly, in the configuration shown in <figref idrefs="DRAWINGS">FIG. 12</figref>, the parts corresponding to the components shown in <figref idrefs="DRAWINGS">FIG. 10</figref> are allotted with identical reference numerals or characters and detailed description thereof will not be repeated.</p>
    <p num="p-0122">In this arrangement where terminating circuit <b>10</b> terminates by power supply, the drain contact-to-gate electrode distance Lpt is set sufficiently shorter than the drain contact-to-gate electrode distance Lpo of each of MOS transistors <b>2</b> <i>a </i>and <b>2</b> <i>b </i>of output circuit <b>1</b>, and preferably, the distance Lpt is set to minimum design size Lpt (min). In this case, the distance Lpt is also set shorter than the drain contact-to-gate electrode distance Lno of each discharging MOS transistor in output circuit <b>1</b>.</p>
    <p num="p-0123">Accordingly, also in this the configuration where terminating circuit <b>10</b> terminates at power supply voltage VCC, interconnection line <b>50</b> has input capacitance of output circuit <b>1</b> as well as interconnection line capacitance and interconnection line resistance, and thus a low pass filter is formed, which mitigates the surge for transmission to terminating circuit <b>10</b>. Even though the drain contact-to-gate electrode distance in terminating circuit <b>10</b> is set to minimum design size Lpt (min), since the surge is sufficiently mitigated and then transmitted, the reliability of these transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>on occurrence of the surge can be sufficiently maintained.</p>
    <p num="p-0124">Accordingly, the effect similar to that provided by the configurations shown in <figref idrefs="DRAWINGS">FIGS. 9 and 10</figref> can be provided. Further, since terminating circuit <b>10</b> only terminates at power supply voltage VCC level and does not terminate at ground level, the occupying area of terminating circuit <b>10</b> can further be decreased. Terminating voltage VCC of terminating circuit <b>10</b> may be at an identical voltage level to power supply voltage VCCQ or may be at a different voltage level.</p>
    <p num="p-0125">Second Modification</p>
    <p num="p-0126"> <figref idrefs="DRAWINGS">FIG. 13</figref> shows a configuration of a second modification of the semiconductor device according to the second embodiment of the present invention. In the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 13</figref>, an output circuit of open-drain scheme that drives output node <b>3</b> to ground voltage level is employed as output circuit <b>1</b>. Specifically, N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>that drives output node <b>3</b> to ground voltage level in accordance with output control signal OTL are provided in output circuit <b>1</b>. No pulling up P-channel MOS transistors are provided in output circuit <b>1</b>.</p>
    <p num="p-0127">The configuration of terminating circuit <b>10</b> is identical to that of terminating circuit <b>10</b> shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, therefore corresponding parts are allotted with identical reference numerals or characters, and detailed description thereof will not be repeated. Termination node <b>12</b> of this terminating circuit <b>10</b> is connected to pad <b>5</b> via output node <b>3</b> of output circuit <b>1</b> by interconnection line <b>50</b>. The distance between termination node <b>12</b> and pad <b>5</b> is L<b>2</b>, while the distance between output node <b>3</b> and pad <b>5</b> is L<b>1</b>. Even though the surge is generated at pad <b>5</b>, since transmission of the surge to terminating circuit <b>10</b> is made via interconnection line <b>50</b>, the surge can be sufficiently mitigated and then transmitted to terminating circuit <b>10</b>.</p>
    <p num="p-0128">Accordingly, when output circuit <b>1</b> is an output circuit of open-drain scheme also, the input capacitance due to the drain junction capacitances of MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>and the parasitic capacitance of interconnection line <b>50</b> as well as the parasitic resistance of interconnection line <b>50</b> exists. Therefore, since a low pass filter is parasitically connected to termination node <b>12</b>, the protection against the surge is established. Thus, these four MOS transistors <b>11</b> <i>a</i>, <b>11</b> <i>b</i>, <b>15</b> <i>a</i>, and <b>15</b> <i>b </i>do not require specific countermeasure against surge and their drain-to-gate electrode distances can be reduced, and the layout area of terminating circuit <b>10</b> can be reduced accordingly.</p>
    <p num="p-0129"> <figref idrefs="DRAWINGS">FIG. 14</figref> schematically shows the layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 13</figref>. The layout shown in <figref idrefs="DRAWINGS">FIG. 14</figref> is identical to that shown in <figref idrefs="DRAWINGS">FIG. 11</figref>, except that P-type active region <b>15</b> is removed from output circuit <b>1</b>, therefore corresponding parts are allotted with identical reference numerals or characters, and detailed description thereof will not be repeated.</p>
    <p num="p-0130">In the layout shown in <figref idrefs="DRAWINGS">FIG. 14</figref>, the drain contact-to-gate electrode distance Lpt of each of P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>of terminating circuit <b>10</b> is set shorter than the drain contact-to-gate electrode distance Lno of each of MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>of the output circuit, and preferably set to the minimum design size Lpt (min). Similarly, the drain contact-to-gate electrode distance Lnt of each of MOS transistors <b>15</b> <i>a </i>and <b>15</b> <i>b </i>of terminating circuit <b>10</b> is set shorter than the drain contact-to-gate electrode distance Lno of each of MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>in output circuit <b>1</b>, and preferably set to the minimum design size Lnt (min).</p>
    <p num="p-0131">As shown explicitly in the layout in <figref idrefs="DRAWINGS">FIG. 14</figref>, the layout area of active regions <b>30</b> and <b>32</b> in terminating circuit <b>10</b> can be reduced, and the layout area is also reduced in output circuit <b>1</b>, since only active region <b>19</b> is provided therein. Thus, an output circuit, driving the pad <b>5</b> in accordance with open-drain scheme at high speed with small occupying area, can be implemented. It should be noted that the ground voltage applied to terminating circuit <b>10</b> and the ground voltage applied to output circuit <b>1</b> may be applied from the same terminal, or may be from different terminals.</p>
    <p num="p-0132">Third Modification</p>
    <p num="p-0133"> <figref idrefs="DRAWINGS">FIG. 15</figref> shows a configuration of a third modification of the second embodiment of the present invention. The configuration shown in <figref idrefs="DRAWINGS">FIG. 15</figref> is different from the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 13</figref> in the following points. MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>for terminating at power supply voltage and resistance element <b>13</b> connecting to termination node <b>12</b> are provided in terminating circuit <b>10</b>. These MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>connect resistance element <b>13</b> to a power supply node in accordance with termination control signal ZTERM.</p>
    <p num="p-0134">Output circuit <b>1</b> has identical configuration to that shown in <figref idrefs="DRAWINGS">FIG. 13</figref>, and includes N-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b </i>for driving the pad <b>5</b> to ground voltage level via output node <b>3</b> in accordance with output control signal OTL.</p>
    <p num="p-0135">In the configuration shown in <figref idrefs="DRAWINGS">FIG. 15</figref> also, termination node <b>12</b> of terminating circuit <b>10</b> is electrically connected to pad <b>5</b> via output node <b>3</b> by interconnection line <b>50</b>. The distance L<b>2</b> from termination node <b>12</b> to pad <b>5</b> and the distance L<b>1</b> from output node <b>3</b> to pad <b>5</b> satisfy the relationship of L<b>2</b>&gt;L<b>2</b>, and the surge is sufficiently mitigated by the parasitic low pass filter in interconnection line <b>50</b> before arrives at terminating circuit <b>10</b>. Therefore, the drain contact-to-gate electrode distance of each of MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>in terminating circuit <b>10</b> can be set to the minimum size permissible on designing (minimum design size).</p>
    <p num="p-0136"> <figref idrefs="DRAWINGS">FIG. 16</figref> schematically shows the layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 15</figref>. The layout of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 16</figref> is different from that of the semiconductor device shown in <figref idrefs="DRAWINGS">FIG. 14</figref> in the following points. Resistance element <b>14</b> and active region <b>32</b> are not provided in terminating circuit <b>10</b>, and instead, resistance element <b>13</b> and P-type active region <b>30</b> are provided. The other configuration is the same as that shown in <figref idrefs="DRAWINGS">FIG. 14</figref>, thus corresponding parts are allotted with identical reference numerals or characters, and detailed description thereof will not be repeated.</p>
    <p num="p-0137">In the layout shown in <figref idrefs="DRAWINGS">FIG. 16</figref>, the drain contact-to-gate electrode distance Lpt of each of P-channel MOS transistors <b>11</b> <i>a </i>and <b>11</b> <i>b </i>is set shorter than the drain contact-to-gate electrode distance Lno of each of P-channel MOS transistors <b>4</b> <i>a </i>and <b>4</b> <i>b</i>, and set to the minimum design size Lpt (min).</p>
    <p num="p-0138">As shown in <figref idrefs="DRAWINGS">FIG. 16</figref>, terminating circuit <b>10</b> merely includes P-type active region <b>30</b> and resistance element <b>13</b>, and thus its layout area is reduced. Similarly, output circuit <b>1</b> merely includes N-type active region <b>19</b> and correspondingly, its layout area is reduced. The only restriction for interconnection line <b>50</b> is that both of termination node <b>12</b> and output node <b>3</b> must be connected to interconnection line <b>50</b> while satisfying the condition L<b>2</b>&gt;L<b>1</b>.</p>
    <p num="p-0139"> <figref idrefs="DRAWINGS">FIG. 17</figref> schematically shows overall configuration of a semiconductor circuit device according to the present invention. In <figref idrefs="DRAWINGS">FIG. 17</figref>, a semiconductor circuit device <b>70</b> includes output circuit <b>1</b> for driving the pad <b>5</b> via output node <b>3</b> in accordance with output control signals ZOTH and OTL, and terminating circuit <b>10</b> for terminating the pad <b>5</b> at a prescribed voltage level via terminating node <b>12</b> in accordance with termination control signals ZTERM and TERM.</p>
    <p num="p-0140">Output circuit <b>1</b> includes a pull-up transistor <b>2</b> for driving the output node <b>3</b> to power supply voltage level in accordance with output control signal ZOTH, and a pull-down transistor <b>4</b> for driving the output node <b>3</b> to ground voltage level in accordance with output control signal OTL. These pull-up transistor <b>2</b> and pull-down transistor <b>4</b> correspond to MOS transistors <b>2</b> <i>a</i>, <b>2</b> <i>b </i>and MOS transistors <b>4</b> <i>a</i>, <b>4</b> <i>b </i>as described in the first and second embodiments above, respectively. Terminating circuit <b>10</b> has the identical configuration to that shown in <figref idrefs="DRAWINGS">FIG. 9</figref>.</p>
    <p num="p-0141">Semiconductor circuit device <b>70</b> further includes a main control circuit <b>72</b> for controlling various specified operations in accordance with an external control signal, an internal circuit <b>74</b> performing a prescribed processing operation under the control of main control circuit <b>72</b> to generate output control signals ZOTH and OTL, and a termination control circuit <b>76</b> for generating termination control signals ZTERM and TERM under the control of main control circuit <b>72</b>.</p>
    <p num="p-0142">When internal circuit <b>74</b> is a memory circuit, the output control signals ZOTH and OTL are generated through combination of an internal read data and an output control signal. When pad <b>5</b> is also used as an input pad for a signal input, then prescribed signal/data is applied to main control circuit <b>72</b> or internal circuit <b>74</b> via this pad <b>5</b>. When the output pad and the input pad are provided separately, then signals/data are applied to main control circuit <b>72</b> and internal circuit <b>74</b> via input pads that are not shown, respectively.</p>
    <p num="p-0143">Termination control circuit <b>76</b> changes the state of termination control signals ZTERM and TERM in accordance with the usage condition of the bus to which semiconductor circuit device <b>70</b> is connected.</p>
    <p num="p-0144">As output circuit <b>1</b> shown in <figref idrefs="DRAWINGS">FIG. 17</figref>, open-drain type output circuit may be provided only with pull-down transistor <b>4</b>. Terminating circuit <b>10</b> may have any of the configurations shown in <figref idrefs="DRAWINGS">FIGS. 9 to 16</figref>. To terminating circuit <b>10</b>, power supply voltage and/or ground voltage may be applied via the same terminal as output circuit <b>1</b>, or may be applied via different terminals.</p>
    <p num="p-0145">As above, according to the second embodiment of the present invention, the terminating circuit and the output circuit are connected via the common interconnection line, with the terminating circuit arranged further away from the pad as compared to the output circuit. Accordingly, a low pass filter is formed by the parasitic capacitance and the parasitic resistance of the interconnection line, which serves to mitigate the surge. Thus, the drain resistance of the transistors in terminating circuit can be reduced, and the drain contact-to-gate electrode distance can be reduced down to the minimum design size. Accordingly, the layout area of the signal/data output portion can be reduced.</p>
    <p num="p-0146">The distance from gate electrode to drain contact corresponds to the distance from a portion of connecting drain node and an internal node together to a contacting portion (interface portion) of the drain region and the channel region. Usually in MOS transistor, a drain high electric field is generated in a portion just under the gate electrode of the drain region. By adjusting the distance to the interface between the drain and the channel through which signal charges propagate, the drain high electric field on occurrence of the surge can be relaxed. Accordingly, the distance between the drain contact and the gate electrode is the distance when seen in two-dimensional layout.</p>
    <p num="p-0147">In the above configurations, output circuits are constructed with MOS transistors. Even when the output circuit is constructed with bipolar transistors, the same effect can be achieved by replacing the drain with a collector of a bipolar transistor and the gate with a base of the bipolar transistor.</p>
    <p num="p-0148">As above, according to the present invention, the distance between one conduction node and the control electrode of the terminating transistor is set shorter than the distance between one conduction node and the control electrode of the first output transistor driving the output node in accordance with an internal signal. Accordingly, the layout area of terminating circuit can be reduced, and the semiconductor device containing the terminating circuit can be implemented without increasing the layout area.</p>
    <p num="p-0149">Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4859877">US4859877</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 1988</td><td class="patent-data-table-td patent-date-value">Aug 22, 1989</td><td class="patent-data-table-td ">Gte Laboratories Incorporated</td><td class="patent-data-table-td ">Bidirectional digital signal transmission system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5023488">US5023488</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 1990</td><td class="patent-data-table-td patent-date-value">Jun 11, 1991</td><td class="patent-data-table-td ">Xerox Corporation</td><td class="patent-data-table-td ">Drivers and receivers for interfacing VLSI CMOS circuits to transmission lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5438281">US5438281</a></td><td class="patent-data-table-td patent-date-value">Oct 18, 1993</td><td class="patent-data-table-td patent-date-value">Aug 1, 1995</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Semiconductor integrated circuit device and data processing system having an interface with reduced parasitic capacitance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5726583">US5726583</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 1996</td><td class="patent-data-table-td patent-date-value">Mar 10, 1998</td><td class="patent-data-table-td ">Kaplinsky; Cecil H.</td><td class="patent-data-table-td ">Programmable dynamic line-termination circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5949252">US5949252</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 1996</td><td class="patent-data-table-td patent-date-value">Sep 7, 1999</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Bus configuration and input/output buffer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6054881">US6054881</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 9, 1998</td><td class="patent-data-table-td patent-date-value">Apr 25, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Input/output (I/O) buffer selectively providing resistive termination for a transmission line coupled thereto</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6239619">US6239619</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 1996</td><td class="patent-data-table-td patent-date-value">May 29, 2001</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for dynamic termination logic of data buses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6331787">US6331787</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 2000</td><td class="patent-data-table-td patent-date-value">Dec 18, 2001</td><td class="patent-data-table-td ">California Micro Devices Corporation</td><td class="patent-data-table-td ">Termination circuits and methods therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6501108">US6501108</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2000</td><td class="patent-data-table-td patent-date-value">Dec 31, 2002</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6714039">US6714039</a></td><td class="patent-data-table-td patent-date-value">May 13, 2002</td><td class="patent-data-table-td patent-date-value">Mar 30, 2004</td><td class="patent-data-table-td ">Agilent Technologies, Inc.</td><td class="patent-data-table-td ">Internal bus termination technique for integrated circuits with local process/voltage/temperature compensation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6720795">US6720795</a></td><td class="patent-data-table-td patent-date-value">May 24, 2002</td><td class="patent-data-table-td patent-date-value">Apr 13, 2004</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Active termination network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6754132">US6754132</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2002</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Devices and methods for controlling active termination resistors in a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6759874">US6759874</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 2002</td><td class="patent-data-table-td patent-date-value">Jul 6, 2004</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">Electronic circuit with a driver circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6768393">US6768393</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 2002</td><td class="patent-data-table-td patent-date-value">Jul 27, 2004</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Circuit and method for calibrating resistors for active termination resistance, and memory chip having the circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6777976">US6777976</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 18, 2002</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Interface circuit and semiconductor device with the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6809546">US6809546</a></td><td class="patent-data-table-td patent-date-value">Nov 4, 2002</td><td class="patent-data-table-td patent-date-value">Oct 26, 2004</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">On-chip termination apparatus in semiconductor integrated circuit, and method for controlling the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6853213">US6853213</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 25, 2002</td><td class="patent-data-table-td patent-date-value">Feb 8, 2005</td><td class="patent-data-table-td ">Elpida Memory, Inc.</td><td class="patent-data-table-td ">Input/output circuit, reference-voltage generating circuit, and semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6924669">US6924669</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 14, 2000</td><td class="patent-data-table-td patent-date-value">Aug 2, 2005</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Output buffer circuit and control method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6927600">US6927600</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 22, 2003</td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Resistance calibration circuit in semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6967500">US6967500</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 26, 2003</td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td ">Lattice Semiconductor Corporation</td><td class="patent-data-table-td ">Electronic circuit with on-chip programmable terminations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050007150">US20050007150</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2001</td><td class="patent-data-table-td patent-date-value">Jan 13, 2005</td><td class="patent-data-table-td ">Kazuyuki Omote</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050194991">US20050194991</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 8, 2004</td><td class="patent-data-table-td patent-date-value">Sep 8, 2005</td><td class="patent-data-table-td ">Navneet Dour</td><td class="patent-data-table-td ">Method and apparatus for PVT controller for programmable on die termination</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0818734A2?cl=en">EP0818734A2</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 1996</td><td class="patent-data-table-td patent-date-value">Jan 14, 1998</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Switchable bus driver termination resistance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2000049251A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFHOUgGpJ6Y-I9gNk1lElVm51Ss8g">JP2000049251A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2000338191A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEw5Bts2WqSysN6UrJ8z9J54iEDng">JP2000338191A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2000349165A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEYkt5trJAyTCKt9V7eshO5IS2Q9g">JP2000349165A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2001036073A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNELIvB0Rm7SSjm-lmTuLubYkewkWQ">JP2001036073A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2001127173A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHGJoyWtSAStzQeKG7Na0XAtCkCww">JP2001127173A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3D2002009281A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEdP9_vTAbhP8t3ii4REOdHZTXc3A">JP2002009281A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0786509A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNET_OsGA_pco6KYmPET1dssuUfeIQ">JPH0786509A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0817936A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGShOG5KA2SUECX5eHlcoe7g2dU-w">JPH0817936A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH1020974A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGbimSxxfh_GexpmrjO14aoB5soTw">JPH1020974A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH1065744A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFN5nfqZKSoq2o1UKO7bcgMSvzrGA">JPH1065744A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH03238858A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHzWnzJnTxIzKBefVwoNIcHNm_2yw">JPH03238858A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05224790A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFGuZlZNZaaR3fLLtjUraPvqast0Q">JPH05224790A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05225358A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEABuqut07IKWfjx2bZhYZxk587JA">JPH05225358A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH05326846A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNH9JDTrfVT5Qi27U0J8Egk52lN6cA">JPH05326846A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07130947A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGeBmJ8vxSylxaIU0YyJ4XO0QCS4Q">JPH07130947A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH08204539A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGdr52e07VFKh3JW5dKiazp8DILAQ">JPH08204539A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=osF2BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH11214621A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFj98rQqAY2lUtlbrSm1UE3Wsd3KA">JPH11214621A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2003049291A1?cl=en">WO2003049291A1</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2001</td><td class="patent-data-table-td patent-date-value">Jun 12, 2003</td><td class="patent-data-table-td ">Omote Kazuyuki</td><td class="patent-data-table-td ">Semiconductor integrated circuit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7973552">US7973552</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2007</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">On-die terminators formed of coarse and fine resistors</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S030000">326/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S087000">326/87</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823400">H01L21/8234</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027088000">H01L27/088</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0025020000">H04L25/02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027040000">H01L27/04</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021822000">H01L21/822</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021823800">H01L21/8238</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027092000">H01L27/092</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0027060000">H01L27/06</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03K0017160000">H03K17/16</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K19/0005">H03K19/0005</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L25/028">H04L25/028</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/4086">G06F13/4086</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L25/0298">H04L25/0298</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K19/00315">H03K19/00315</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=osF2BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L25/0278">H04L25/0278</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H04L25/02K7</span>, <span class="nested-value">H03K19/003C</span>, <span class="nested-value">H03K19/00L</span>, <span class="nested-value">H04L25/02K11</span>, <span class="nested-value">G06F13/40E2T</span>, <span class="nested-value">H04L25/02K5</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 5, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 28, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-11 IS CONFIRMED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100924</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 10, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RENESAS ELECTRONICS CORPORATION, JAPAN</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024973/0001</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100401</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 18, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0LeQLAvMOt1g2ImvmQC3NfpaC3XQ\u0026id=osF2BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U02GoCefiUKAyWsayD59ILnfp7uHQ\u0026id=osF2BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1Y4G42V9Wg-ZcO_9baJy5-xjWocg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Semiconductor_device_with_bus_terminatin.pdf?id=osF2BAABERAJ\u0026output=pdf\u0026sig=ACfU3U0NHC-zLwwyGU5k-fdXi_FTBNGIIg"},"sample_url":"http://www.google.com/patents/reader?id=osF2BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>