/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// SYSCFG peripheral register templates
// Total unique registers: 176

// syscfg_c2imr1_v2: C2IMR1 (version 2)
// Used by: SYSCFG.C2IMR1@stm32wl5xcm0p, SYSCFG.C2IMR1@stm32wl5xcm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_c2imr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"exti15im", bool, 31, 31>,
             groov::field<"exti14im", bool, 30, 30>,
             groov::field<"exti13im", bool, 29, 29>,
             groov::field<"exti12im", bool, 28, 28>,
             groov::field<"exti11im", bool, 27, 27>,
             groov::field<"exti10im", bool, 26, 26>,
             groov::field<"exti9im", bool, 25, 25>,
             groov::field<"exti8im", bool, 24, 24>,
             groov::field<"exti7im", bool, 23, 23>,
             groov::field<"exti6im", bool, 22, 22>,
             groov::field<"exti5im", bool, 21, 21>,
             groov::field<"exti4im", bool, 20, 20>,
             groov::field<"exti3im", bool, 19, 19>,
             groov::field<"exti2im", bool, 18, 18>,
             groov::field<"exti1im", bool, 17, 17>,
             groov::field<"exti0im", bool, 16, 16>,
             groov::field<"reserved3", std::uint8_t, 15, 14, access::ro>,
             groov::field<"dacim", bool, 13, 13>,
             groov::field<"adcim", bool, 12, 12>,
             groov::field<"compim", bool, 11, 11>,
             groov::field<"aesim", bool, 10, 10>,
             groov::field<"reserved2", bool, 9, 9, access::ro>,
             groov::field<"pkaim", bool, 8, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"flashim", bool, 6, 6>,
             groov::field<"rccim", bool, 5, 5>,
             groov::field<"reserved0", bool, 4, 4, access::ro>,
             groov::field<"rtcwkupim", bool, 3, 3>,
             groov::field<"rtcssruim", bool, 2, 2>,
             groov::field<"rtcalarmim", bool, 1, 1>,
             groov::field<"rtcstamptamplsecssim", bool, 0, 0>>;

// syscfg_c2imr1_v3: C2IMR1 (version 3)
// Used by: SYSCFG_continue.C2IMR1@stm32wl5xcm0p, SYSCFG_continue.C2IMR1@stm32wl5xcm4, SYSCFG_continue.C2IMR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_c2imr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"exti15im", bool, 31, 31>,
             groov::field<"exti14im", bool, 30, 30>,
             groov::field<"exti13im", bool, 29, 29>,
             groov::field<"exti12im", bool, 28, 28>,
             groov::field<"exti11im", bool, 27, 27>,
             groov::field<"exti10im", bool, 26, 26>,
             groov::field<"exti9im", bool, 25, 25>,
             groov::field<"exti8im", bool, 24, 24>,
             groov::field<"exti7im", bool, 23, 23>,
             groov::field<"exti6im", bool, 22, 22>,
             groov::field<"exti5im", bool, 21, 21>,
             groov::field<"exti4im", bool, 20, 20>,
             groov::field<"exti3im", bool, 19, 19>,
             groov::field<"exti2im", bool, 18, 18>,
             groov::field<"exti1im", bool, 17, 17>,
             groov::field<"exti0im", bool, 16, 16>,
             groov::field<"reserved3", std::uint8_t, 15, 14, access::ro>,
             groov::field<"dac1im", bool, 13, 13>,
             groov::field<"adcim", bool, 12, 12>,
             groov::field<"compim", bool, 11, 11>,
             groov::field<"aes1im", bool, 10, 10>,
             groov::field<"reserved2", bool, 9, 9, access::ro>,
             groov::field<"pkaim", bool, 8, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"flashim", bool, 6, 6>,
             groov::field<"rccim", bool, 5, 5>,
             groov::field<"reserved0", bool, 4, 4, access::ro>,
             groov::field<"rtcwkupim", bool, 3, 3>,
             groov::field<"rtcssruim", bool, 2, 2>,
             groov::field<"rtcalarmim", bool, 1, 1>,
             groov::field<"rtcstamptamplsecssim", bool, 0, 0>>;

// syscfg_c2imr2_v2: C2IMR2 (version 2)
// Used by: SYSCFG.C2IMR2@stm32wl5xcm0p, SYSCFG_continue.C2IMR2@stm32wl5xcm0p, SYSCFG.C2IMR2@stm32wl5xcm4, SYSCFG_continue.C2IMR2@stm32wl5xcm4, SYSCFG_continue.C2IMR2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_c2imr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint16_t, 31, 21, access::ro>,
             groov::field<"pvdim", bool, 20, 20>,
             groov::field<"reserved2", bool, 19, 19, access::ro>,
             groov::field<"pvm3im", bool, 18, 18>,
             groov::field<"reserved1", std::uint8_t, 17, 16, access::ro>,
             groov::field<"dmamux1im", bool, 15, 15>,
             groov::field<"dma2ch7im", bool, 14, 14>,
             groov::field<"dma2ch6im", bool, 13, 13>,
             groov::field<"dma2ch5im", bool, 12, 12>,
             groov::field<"dma2ch4im", bool, 11, 11>,
             groov::field<"dma2ch3im", bool, 10, 10>,
             groov::field<"dma2ch2im", bool, 9, 9>,
             groov::field<"dma2ch1im", bool, 8, 8>,
             groov::field<"reserved0", bool, 7, 7, access::ro>,
             groov::field<"dma1ch7im", bool, 6, 6>,
             groov::field<"dma1ch6im", bool, 5, 5>,
             groov::field<"dma1ch5im", bool, 4, 4>,
             groov::field<"dma1ch4im", bool, 3, 3>,
             groov::field<"dma1ch3im", bool, 2, 2>,
             groov::field<"dma1ch2im", bool, 1, 1>,
             groov::field<"dma1ch1im", bool, 0, 0>>;

// syscfg_cccr_v1: CCCR (version 1)
// Used by: SYSCFG.CCCR@stm32h723, SYSCFG.CCCR@stm32h725, SYSCFG.CCCR@stm32h73x, SYSCFG.CCCR@stm32h742x, SYSCFG.CCCR@stm32h743, ... +13 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cccr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"pcc", std::uint8_t, 7, 4>,
             groov::field<"ncc", std::uint8_t, 3, 0>>;

// syscfg_cccr_v2: CCCR (version 2)
// Used by: SYSCFG.CCCR@stm32u59x, SEC_SYSCFG.CCCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cccr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 24, access::ro>,
             groov::field<"pcc3", std::uint8_t, 23, 20>,
             groov::field<"ncc3", std::uint8_t, 19, 16>,
             groov::field<"pcc2", std::uint8_t, 15, 12>,
             groov::field<"ncc2", std::uint8_t, 11, 8>,
             groov::field<"pcc1", std::uint8_t, 7, 4>,
             groov::field<"ncc1", std::uint8_t, 3, 0>>;

// syscfg_cccr_v3: CCCR (version 3)
// Used by: SYSCFG.CCCR@stm32u5xx, SEC_SYSCFG.CCCR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cccr_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"pcc2", std::uint8_t, 15, 12>,
             groov::field<"ncc2", std::uint8_t, 11, 8>,
             groov::field<"pcc1", std::uint8_t, 7, 4>,
             groov::field<"ncc1", std::uint8_t, 3, 0>>;

// syscfg_cccsr_v1: CCCSR (version 1)
// Used by: SYSCFG.CCCSR@stm32h723, SYSCFG.CCCSR@stm32h725, SYSCFG.CCCSR@stm32h73x, SYSCFG.CCCSR@stm32h742x, SYSCFG.CCCSR@stm32h743, ... +13 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cccsr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 17, access::ro>,
             groov::field<"hslv", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 9, access::ro>,
             groov::field<"ready", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 2, access::ro>,
             groov::field<"cs", bool, 1, 1>,
             groov::field<"en", bool, 0, 0>>;

// syscfg_cccsr_v2: CCCSR (version 2)
// Used by: SYSCFG.CCCSR@stm32u59x, SEC_SYSCFG.CCCSR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cccsr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 11, access::ro>,
             groov::field<"rdy3", bool, 10, 10, access::ro>,
             groov::field<"rdy2", bool, 9, 9, access::ro>,
             groov::field<"rdy1", bool, 8, 8, access::ro>,
             groov::field<"reserved0", std::uint8_t, 7, 6, access::ro>,
             groov::field<"cs3", bool, 5, 5>,
             groov::field<"en3", bool, 4, 4>,
             groov::field<"cs2", bool, 3, 3>,
             groov::field<"en2", bool, 2, 2>,
             groov::field<"cs1", bool, 1, 1>,
             groov::field<"en1", bool, 0, 0>>;

// syscfg_cccsr_v3: CCCSR (version 3)
// Used by: SYSCFG.CCCSR@stm32u5xx, SEC_SYSCFG.CCCSR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cccsr_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 10, access::ro>,
             groov::field<"rdy2", bool, 9, 9, access::ro>,
             groov::field<"rdy1", bool, 8, 8, access::ro>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"cs2", bool, 3, 3>,
             groov::field<"en2", bool, 2, 2>,
             groov::field<"cs1", bool, 1, 1>,
             groov::field<"en1", bool, 0, 0>>;

// syscfg_ccvr_v1: CCVR (version 1)
// Used by: SYSCFG.CCVR@stm32h723, SYSCFG.CCVR@stm32h725, SYSCFG.CCVR@stm32h73x, SYSCFG.CCVR@stm32h742x, SYSCFG.CCVR@stm32h743, ... +13 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ccvr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 8>,
             groov::field<"pcv", std::uint8_t, 7, 4>,
             groov::field<"ncv", std::uint8_t, 3, 0>>;

// syscfg_ccvr_v2: CCVR (version 2)
// Used by: SYSCFG.CCVR@stm32u59x, SEC_SYSCFG.CCVR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ccvr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint8_t, 31, 24>,
             groov::field<"pcv3", std::uint8_t, 23, 20>,
             groov::field<"ncv3", std::uint8_t, 19, 16>,
             groov::field<"pcv2", std::uint8_t, 15, 12>,
             groov::field<"ncv2", std::uint8_t, 11, 8>,
             groov::field<"pcv1", std::uint8_t, 7, 4>,
             groov::field<"ncv1", std::uint8_t, 3, 0>>;

// syscfg_ccvr_v3: CCVR (version 3)
// Used by: SYSCFG.CCVR@stm32u5xx, SEC_SYSCFG.CCVR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ccvr_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 16>,
             groov::field<"pcv2", std::uint8_t, 15, 12>,
             groov::field<"ncv2", std::uint8_t, 11, 8>,
             groov::field<"pcv1", std::uint8_t, 7, 4>,
             groov::field<"ncv1", std::uint8_t, 3, 0>>;

// syscfg_cfgr_v1: CFGR (version 1)
// Used by: SYSCFG.CFGR@stm32f410
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"fmpi2c1_sda", bool, 1, 1>,
             groov::field<"fmpi2c1_scl", bool, 0, 0>>;

// syscfg_cfgr_v2: CFGR (version 2)
// Used by: SYSCFG.CFGR@stm32h745cm4, SYSCFG.CFGR@stm32h745cm7, SYSCFG.CFGR@stm32h747cm4, SYSCFG.CFGR@stm32h747cm7, SYSCFG.CFGR@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint16_t, 31, 16, access::ro>,
             groov::field<"axisraml", bool, 15, 15>,
             groov::field<"itcml", bool, 14, 14>,
             groov::field<"dtcml", bool, 13, 13>,
             groov::field<"sram1l", bool, 12, 12>,
             groov::field<"sram2l", bool, 11, 11>,
             groov::field<"sram3l", bool, 10, 10>,
             groov::field<"sram4l", bool, 9, 9>,
             groov::field<"reserved2", bool, 8, 8, access::ro>,
             groov::field<"bkraml", bool, 7, 7>,
             groov::field<"cm7l", bool, 6, 6>,
             groov::field<"reserved1", std::uint8_t, 5, 4, access::ro>,
             groov::field<"flashl", bool, 3, 3>,
             groov::field<"pvdl", bool, 2, 2>,
             groov::field<"reserved0", bool, 1, 1, access::ro>,
             groov::field<"cm4l", bool, 0, 0>>;

// syscfg_cfgr1_v1: CFGR1 (version 1)
// Used by: SYSCFG.CFGR1@stm32f0x0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", bool, 31, 31, access::ro>,
             groov::field<"tim3_dma_rmp", bool, 30, 30>,
             groov::field<"tim2_dma_rmp", bool, 29, 29>,
             groov::field<"tim1_dma_rmp", bool, 28, 28>,
             groov::field<"i2c1_dma_rmp", bool, 27, 27>,
             groov::field<"usart3_dma_rmp", bool, 26, 26>,
             groov::field<"usart2_dma_rmp", bool, 25, 25>,
             groov::field<"spi2_dma_rmp", bool, 24, 24>,
             groov::field<"reserved2", std::uint8_t, 23, 22, access::ro>,
             groov::field<"i2c2_fm_plus", bool, 21, 21>,
             groov::field<"i2c1_fm_plus", bool, 20, 20>,
             groov::field<"i2c_pb9_fm", bool, 19, 19>,
             groov::field<"i2c_pb8_fm", bool, 18, 18>,
             groov::field<"i2c_pb7_fm", bool, 17, 17>,
             groov::field<"i2c_pb6_fm", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 13, access::ro>,
             groov::field<"tim17_dma_rmp", bool, 12, 12>,
             groov::field<"tim16_dma_rmp", bool, 11, 11>,
             groov::field<"usart1_rx_dma_rmp", bool, 10, 10>,
             groov::field<"usart1_tx_dma_rmp", bool, 9, 9>,
             groov::field<"adc_dma_rmp", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_cfgr1_v2: CFGR1 (version 2)
// Used by: SYSCFG.CFGR1@stm32g030, SYSCFG.CFGR1@stm32g050, SYSCFG.CFGR1@stm32g070, SYSCFG.CFGR1@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 25, access::ro>,
             groov::field<"i2c3_fmp", bool, 24, 24>,
             groov::field<"i2c_pa10_fmp", bool, 23, 23>,
             groov::field<"i2c_pa9_fmp", bool, 22, 22>,
             groov::field<"i2c_pb9_fmp", std::uint8_t, 22, 19>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c_pb8_fmp", std::uint8_t, 21, 18>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pb7_fmp", std::uint8_t, 20, 17>,
             groov::field<"i2c_pbx_fmp", std::uint8_t, 19, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 11, access::ro>,
             groov::field<"ucpd2_strobe", bool, 10, 10>,
             groov::field<"ucpd1_strobe", bool, 9, 9>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"ir_mod", std::uint8_t, 7, 6>,
             groov::field<"ir_pol", bool, 5, 5>,
             groov::field<"pa12_rmp", bool, 4, 4>,
             groov::field<"pa11_rmp", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_cfgr1_v3: CFGR1 (version 3)
// Used by: SYSCFG.CFGR1@stm32g031, SYSCFG.CFGR1@stm32g041
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 24, access::ro>,
             groov::field<"i2c_pax_fmp", std::uint8_t, 23, 22>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pbx_fmp", std::uint8_t, 19, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 9, access::ro>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"ir_mod", std::uint8_t, 7, 6>,
             groov::field<"ir_pol", bool, 5, 5>,
             groov::field<"pa11_pa12_rmp", bool, 4, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_cfgr1_v4: CFGR1 (version 4)
// Used by: SYSCFG_VREFBUF.CFGR1@stm32g071, SYSCFG_VREFBUF.CFGR1@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 24, access::ro>,
             groov::field<"i2c_pax_fmp", std::uint8_t, 23, 22>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pbx_fmp", std::uint8_t, 19, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 11, access::ro>,
             groov::field<"ucpd2_strobe", bool, 10, 10>,
             groov::field<"ucpd1_strobe", bool, 9, 9>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"ir_mod", std::uint8_t, 7, 6>,
             groov::field<"ir_pol", bool, 5, 5>,
             groov::field<"pa11_pa12_rmp", bool, 4, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_cfgr1_v5: CFGR1 (version 5)
// Used by: SYSCFG.CFGR1@stm32g431xx, SYSCFG.CFGR1@stm32g441xx, SYSCFG.CFGR1@stm32g471xx, SYSCFG.CFGR1@stm32g473xx, SYSCFG.CFGR1@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"fpu_ie", std::uint8_t, 31, 26>,
             groov::field<"reserved2", std::uint8_t, 25, 24, access::ro>,
             groov::field<"i2c4_fmp", bool, 23, 23>,
             groov::field<"i2c3_fmp", bool, 22, 22>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pb9_fmp", bool, 19, 19>,
             groov::field<"i2c_pb8_fmp", bool, 18, 18>,
             groov::field<"i2c_pb7_fmp", bool, 17, 17>,
             groov::field<"i2c_pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 10, access::ro>,
             groov::field<"anaswvdd", bool, 9, 9>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 0, access::ro>>;

// syscfg_cfgr1_v7: CFGR1 (version 7)
// Used by: SYSCFG.CFGR1@stm32l412, SYSCFG.CFGR1@stm32l476, SYSCFG.CFGR1@stm32l496, SYSCFG.CFGR1@stm32l4p5, SYSCFG.CFGR1@stm32l4q5, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v7_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"fpu_ie", std::uint8_t, 31, 26>,
             groov::field<"reserved2", std::uint8_t, 25, 23, access::ro>,
             groov::field<"i2c3_fmp", bool, 22, 22>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pb9_fmp", bool, 19, 19>,
             groov::field<"i2c_pb8_fmp", bool, 18, 18>,
             groov::field<"i2c_pb7_fmp", bool, 17, 17>,
             groov::field<"i2c_pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 9, access::ro>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1, access::ro>,
             groov::field<"fwdis", bool, 0, 0>>;

// syscfg_cfgr1_v8: CFGR1 (version 8)
// Used by: SYSCFG.CFGR1@stm32l552, SEC_SYSCFG.CFGR1@stm32l552, SYSCFG.CFGR1@stm32l562, SEC_SYSCFG.CFGR1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v8_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 24, access::ro>,
             groov::field<"i2c4_fmp", bool, 23, 23>,
             groov::field<"i2c3_fmp", bool, 22, 22>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pb9_fmp", bool, 19, 19>,
             groov::field<"i2c_pb8_fmp", bool, 18, 18>,
             groov::field<"i2c_pb7_fmp", bool, 17, 17>,
             groov::field<"i2c_pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 10, access::ro>,
             groov::field<"anaswvdd", bool, 9, 9>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 0, access::ro>>;

// syscfg_cfgr1_v9: CFGR1 (version 9)
// Used by: SYSCFG.CFGR1@stm32u59x, SEC_SYSCFG.CFGR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v9_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint8_t, 31, 26, access::ro>,
             groov::field<"endcap", std::uint8_t, 25, 24>,
             groov::field<"reserved2", std::uint8_t, 23, 20, access::ro>,
             groov::field<"pb9_fmp", bool, 19, 19>,
             groov::field<"pb8_fmp", bool, 18, 18>,
             groov::field<"pb7_fmp", bool, 17, 17>,
             groov::field<"pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 10, access::ro>,
             groov::field<"anaswvdd", bool, 9, 9>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 0, access::ro>>;

// syscfg_cfgr1_v10: CFGR1 (version 10)
// Used by: SYSCFG.CFGR1@stm32u5xx, SEC_SYSCFG.CFGR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v10_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 20, access::ro>,
             groov::field<"pb9_fmp", bool, 19, 19>,
             groov::field<"pb8_fmp", bool, 18, 18>,
             groov::field<"pb7_fmp", bool, 17, 17>,
             groov::field<"pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 10, access::ro>,
             groov::field<"anaswvdd", bool, 9, 9>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 0, access::ro>>;

// syscfg_cfgr1_v12: CFGR1 (version 12)
// Used by: SYSCFG.CFGR1@stm32wl5xcm0p, SYSCFG.CFGR1@stm32wl5xcm4, SYSCFG.CFGR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr1_v12_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 23, access::ro>,
             groov::field<"i2c3_fmp", bool, 22, 22>,
             groov::field<"i2c2_fmp", bool, 21, 21>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pb9_fmp", bool, 19, 19>,
             groov::field<"i2c_pb8_fmp", bool, 18, 18>,
             groov::field<"i2c_pb7_fmp", bool, 17, 17>,
             groov::field<"i2c_pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 9, access::ro>,
             groov::field<"boosten", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 0, access::ro>>;

// syscfg_cfgr2_v1: CFGR2 (version 1)
// Used by: SYSCFG.CFGR2@stm32f0x0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 9, access::ro>,
             groov::field<"sram_pef", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 3, access::ro>,
             groov::field<"pvd_lock", bool, 2, 2>,
             groov::field<"sram_parity_lock", bool, 1, 1>,
             groov::field<"locup_lock", bool, 0, 0>>;

// syscfg_cfgr2_v2: CFGR2 (version 2)
// Used by: SYSCFG.CFGR2@stm32g030, SYSCFG.CFGR2@stm32g050, SYSCFG.CFGR2@stm32g070, SYSCFG.CFGR2@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 9, access::ro>,
             groov::field<"sram_pef", bool, 8, 8>,
             groov::field<"reserved1", std::uint8_t, 7, 4, access::ro>,
             groov::field<"ecc_lock", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"sram_parity_lock", bool, 1, 1>,
             groov::field<"lockup_lock", bool, 0, 0>>;

// syscfg_cfgr2_v3: CFGR2 (version 3)
// Used by: SYSCFG.CFGR2@stm32g031, SYSCFG.CFGR2@stm32g041
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 24, access::ro>,
             groov::field<"pb2_cden", bool, 23, 23>,
             groov::field<"pb1_cden", bool, 22, 22>,
             groov::field<"pb0_cden", bool, 21, 21>,
             groov::field<"pa13_cden", bool, 20, 20>,
             groov::field<"pa6_cden", bool, 19, 19>,
             groov::field<"pa5_cden", bool, 18, 18>,
             groov::field<"pa3_cden", bool, 17, 17>,
             groov::field<"pa1_cden", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 9, access::ro>,
             groov::field<"sram_pef", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"ecc_lock", bool, 3, 3>,
             groov::field<"pvd_lock", bool, 2, 2>,
             groov::field<"sram_parity_lock", bool, 1, 1>,
             groov::field<"lockup_lock", bool, 0, 0>>;

// syscfg_cfgr2_v4: CFGR2 (version 4)
// Used by: SYSCFG_VREFBUF.CFGR2@stm32g071, SYSCFG_VREFBUF.CFGR2@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 9, access::ro>,
             groov::field<"sram_pef", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"ecc_lock", bool, 3, 3>,
             groov::field<"pvd_lock", bool, 2, 2>,
             groov::field<"sram_parity_lock", bool, 1, 1>,
             groov::field<"lockup_lock", bool, 0, 0>>;

// syscfg_cfgr2_v5: CFGR2 (version 5)
// Used by: SYSCFG.CFGR2@stm32g431xx, SYSCFG.CFGR2@stm32g441xx, SYSCFG.CFGR2@stm32g471xx, SYSCFG.CFGR2@stm32g473xx, SYSCFG.CFGR2@stm32g474xx, ... +8 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 9, access::ro>,
             groov::field<"spf", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"eccl", bool, 3, 3>,
             groov::field<"pvdl", bool, 2, 2>,
             groov::field<"spl", bool, 1, 1>,
             groov::field<"cll", bool, 0, 0>>;

// syscfg_cfgr2_v6: CFGR2 (version 6)
// Used by: SYSCFG_COMP.CFGR2@stm32l052, SYSCFG_COMP.CFGR2@stm32l053, SYSCFG_COMP.CFGR2@stm32l062, SYSCFG_COMP.CFGR2@stm32l063, SYSCFG_COMP.CFGR2@stm32l0x2, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v6_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 14, access::ro>,
             groov::field<"i2c2_fmp", bool, 13, 13>,
             groov::field<"i2c1_fmp", bool, 12, 12>,
             groov::field<"i2c_pb9_fmp", bool, 11, 11>,
             groov::field<"i2c_pb8_fmp", bool, 10, 10>,
             groov::field<"i2c_pb7_fmp", bool, 9, 9>,
             groov::field<"i2c_pb6_fmp", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1, access::ro>,
             groov::field<"fwdisen", bool, 0, 0>>;

// syscfg_cfgr2_v7: CFGR2 (version 7)
// Used by: SYSCFG.CFGR2@stm32l0x0, SYSCFG_COMP.CFGR2@stm32l0x1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v7_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 14, access::ro>,
             groov::field<"i2c2_fmp", bool, 13, 13>,
             groov::field<"i2c1_fmp", bool, 12, 12>,
             groov::field<"i2c_pb9_fmp", bool, 11, 11>,
             groov::field<"i2c_pb8_fmp", bool, 10, 10>,
             groov::field<"i2c_pb7_fmp", bool, 9, 9>,
             groov::field<"i2c_pb6_fmp", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"capa", std::uint8_t, 3, 1>,
             groov::field<"fwdisen", bool, 0, 0>>;

// syscfg_cfgr2_v9: CFGR2 (version 9)
// Used by: SYSCFG.CFGR2@stm32u59x, SEC_SYSCFG.CFGR2@stm32u59x, SYSCFG.CFGR2@stm32u5xx, SEC_SYSCFG.CFGR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr2_v9_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"eccl", bool, 3, 3>,
             groov::field<"pvdl", bool, 2, 2>,
             groov::field<"spl", bool, 1, 1>,
             groov::field<"cll", bool, 0, 0>>;

// syscfg_cfgr3_v1: CFGR3 (version 1)
// Used by: SYSCFG_COMP.CFGR3@stm32l052, SYSCFG_COMP.CFGR3@stm32l053, SYSCFG_COMP.CFGR3@stm32l062, SYSCFG_COMP.CFGR3@stm32l063, SYSCFG.CFGR3@stm32l0x0, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cfgr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ref_lock", bool, 31, 31, access::wo>,
             groov::field<"vrefint_rdyf", bool, 30, 30, access::ro>,
             groov::field<"vrefint_comp_rdyf", bool, 29, 29, access::ro>,
             groov::field<"vrefint_adc_rdyf", bool, 28, 28, access::ro>,
             groov::field<"sensor_adc_rdyf", bool, 27, 27, access::ro>,
             groov::field<"ref_rc48mhz_rdyf", bool, 26, 26, access::ro>,
             groov::field<"reserved3", std::uint16_t, 25, 14, access::ro>,
             groov::field<"enref_rc48mhz", bool, 13, 13>,
             groov::field<"enbuf_vrefint_comp", bool, 12, 12>,
             groov::field<"reserved2", std::uint8_t, 11, 10, access::ro>,
             groov::field<"enbuf_sensor_adc", bool, 9, 9>,
             groov::field<"enbuf_bgap_adc", bool, 8, 8>,
             groov::field<"reserved1", std::uint8_t, 7, 6, access::ro>,
             groov::field<"sel_vref_out", std::uint8_t, 5, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 1, access::ro>,
             groov::field<"en_bgap", bool, 0, 0>>;

// syscfg_cmpcr_v1: CMPCR (version 1)
// Used by: SYSCFG.CMPCR@stm32f215, SYSCFG.CMPCR@stm32f217
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cmpcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 8, access::ro>,
             groov::field<"ready", bool, 7, 7, access::ro>,
             groov::field<"reserved0", std::uint8_t, 6, 1, access::ro>,
             groov::field<"cmp_pd", bool, 0, 0>>;

// syscfg_cmpcr_v2: CMPCR (version 2)
// Used by: SYSCFG.CMPCR@stm32f401, SYSCFG.CMPCR@stm32f405, SYSCFG.CMPCR@stm32f407, SYSCFG.CMPCR@stm32f410, SYSCFG.CMPCR@stm32f411, ... +22 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cmpcr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 9>,
             groov::field<"ready", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1>,
             groov::field<"cmp_pd", bool, 0, 0>>;

// syscfg_cnslckr_v1: CNSLCKR (version 1)
// Used by: SYSCFG.CNSLCKR@stm32l552, SEC_SYSCFG.CNSLCKR@stm32l552, SYSCFG.CNSLCKR@stm32l562, SEC_SYSCFG.CNSLCKR@stm32l562, SYSCFG.CNSLCKR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cnslckr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"locknsmpu", bool, 1, 1>,
             groov::field<"locknsvtor", bool, 0, 0>>;

// syscfg_comp1_csr_v1: COMP1_CSR (version 1)
// Used by: SYSCFG_COMP.COMP1_CSR@stm32l052, SYSCFG_COMP.COMP1_CSR@stm32l053, SYSCFG_COMP.COMP1_CSR@stm32l062, SYSCFG_COMP.COMP1_CSR@stm32l063, SYSCFG_COMP.COMP1_CSR@stm32l0x2, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp1_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp1lock", bool, 31, 31, access::ro>,
             groov::field<"comp1value", bool, 30, 30, access::ro>,
             groov::field<"reserved4", std::uint16_t, 29, 16, access::ro>,
             groov::field<"comp1polarity", bool, 15, 15>,
             groov::field<"reserved3", std::uint8_t, 14, 13, access::ro>,
             groov::field<"comp1lptimin1", bool, 12, 12>,
             groov::field<"reserved2", std::uint8_t, 11, 9, access::ro>,
             groov::field<"comp1wm", bool, 8, 8>,
             groov::field<"reserved1", std::uint8_t, 7, 6, access::ro>,
             groov::field<"comp1innsel", std::uint8_t, 5, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 1, access::ro>,
             groov::field<"comp1en", bool, 0, 0>>;

// syscfg_comp1_csr_v2: COMP1_CSR (version 2)
// Used by: SYSCFG_COMP.COMP1_CSR@stm32l0x1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp1_csr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp1lock", bool, 31, 31>,
             groov::field<"comp1value", bool, 30, 30>,
             groov::field<"reserved4", std::uint16_t, 29, 16, access::ro>,
             groov::field<"comp1polarity", bool, 15, 15>,
             groov::field<"reserved3", std::uint8_t, 14, 13, access::ro>,
             groov::field<"comp1lptimin1", bool, 12, 12>,
             groov::field<"reserved2", std::uint8_t, 11, 9, access::ro>,
             groov::field<"comp1wm", bool, 8, 8>,
             groov::field<"reserved1", std::uint8_t, 7, 6, access::ro>,
             groov::field<"comp1innsel", std::uint8_t, 5, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 1, access::ro>,
             groov::field<"comp1en", bool, 0, 0>>;

// syscfg_comp2_csr_v1: COMP2_CSR (version 1)
// Used by: SYSCFG_COMP_OPAMP.COMP2_CSR@stm32f301, SYSCFG_COMP_OPAMP.COMP2_CSR@stm32f302, SYSCFG_COMP_OPAMP.COMP2_CSR@stm32f373, SYSCFG_COMP_OPAMP.COMP2_CSR@stm32f3x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp2_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp2lock", bool, 31, 31>,
             groov::field<"comp2out", bool, 30, 30, access::ro>,
             groov::field<"reserved3", std::uint16_t, 29, 21, access::ro>,
             groov::field<"comp2_blanking", std::uint8_t, 20, 18>,
             groov::field<"comp2hyst", std::uint8_t, 17, 16>,
             groov::field<"comp2pol", bool, 15, 15>,
             groov::field<"reserved2", bool, 14, 14, access::ro>,
             groov::field<"comp2_out_sel", std::uint8_t, 13, 10>,
             groov::field<"comp2inmsel", bool, 9, 9>,
             groov::field<"reserved1", bool, 8, 8, access::ro>,
             groov::field<"comp2inpsel", bool, 7, 7>,
             groov::field<"comp2insel", std::uint8_t, 6, 4>,
             groov::field<"comp2mode", std::uint8_t, 3, 2>,
             groov::field<"reserved0", bool, 1, 1, access::ro>,
             groov::field<"comp2en", bool, 0, 0>>;

// syscfg_comp2_csr_v2: COMP2_CSR (version 2)
// Used by: SYSCFG_COMP_OPAMP.COMP2_CSR@stm32f3x4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp2_csr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp2lock", bool, 31, 31>,
             groov::field<"comp2out", bool, 30, 30, access::ro>,
             groov::field<"reserved5", std::uint8_t, 29, 23, access::ro>,
             groov::field<"comp2inmsel", bool, 22, 22>,
             groov::field<"reserved4", bool, 21, 21, access::ro>,
             groov::field<"comp2_blanking", std::uint8_t, 20, 18>,
             groov::field<"reserved3", std::uint8_t, 17, 16, access::ro>,
             groov::field<"comp2pol", bool, 15, 15>,
             groov::field<"reserved2", bool, 14, 14, access::ro>,
             groov::field<"comp2outsel", std::uint8_t, 13, 10>,
             groov::field<"reserved1", std::uint8_t, 9, 7, access::ro>,
             groov::field<"comp2inmsel", std::uint8_t, 6, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 1, access::ro>,
             groov::field<"comp2en", bool, 0, 0>>;

// syscfg_comp2_csr_v3: COMP2_CSR (version 3)
// Used by: SYSCFG_COMP.COMP2_CSR@stm32l052, SYSCFG_COMP.COMP2_CSR@stm32l062, SYSCFG_COMP.COMP2_CSR@stm32l0x2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp2_csr_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp2lock", bool, 31, 31, access::ro>,
             groov::field<"comp2value", bool, 30, 30, access::ro>,
             groov::field<"reserved4", std::uint16_t, 29, 16, access::ro>,
             groov::field<"comp2polarity", bool, 15, 15>,
             groov::field<"reserved3", bool, 14, 14, access::ro>,
             groov::field<"comp2lptimin1", bool, 13, 13>,
             groov::field<"comp2lptimin2", bool, 12, 12>,
             groov::field<"reserved2", bool, 11, 11, access::ro>,
             groov::field<"comp2inpsel", std::uint8_t, 10, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"comp2innsel", std::uint8_t, 6, 4>,
             groov::field<"comp2speed", bool, 3, 3>,
             groov::field<"reserved0", std::uint8_t, 2, 1, access::ro>,
             groov::field<"comp2en", bool, 0, 0>>;

// syscfg_comp2_csr_v4: COMP2_CSR (version 4)
// Used by: SYSCFG_COMP.COMP2_CSR@stm32l053, SYSCFG_COMP.COMP2_CSR@stm32l063, SYSCFG_COMP.COMP2_CSR@stm32l0x3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp2_csr_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp2lock", bool, 31, 31, access::ro>,
             groov::field<"reserved5", std::uint16_t, 30, 21, access::ro>,
             groov::field<"comp2value", bool, 20, 20, access::ro>,
             groov::field<"reserved4", std::uint8_t, 19, 16, access::ro>,
             groov::field<"comp2polarity", bool, 15, 15>,
             groov::field<"reserved3", bool, 14, 14, access::ro>,
             groov::field<"comp2lptimin1", bool, 13, 13>,
             groov::field<"comp2lptimin2", bool, 12, 12>,
             groov::field<"reserved2", bool, 11, 11, access::ro>,
             groov::field<"comp2inpsel", std::uint8_t, 10, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"comp2innsel", std::uint8_t, 6, 4>,
             groov::field<"comp2speed", bool, 3, 3>,
             groov::field<"reserved0", std::uint8_t, 2, 1, access::ro>,
             groov::field<"comp2en", bool, 0, 0>>;

// syscfg_comp2_csr_v5: COMP2_CSR (version 5)
// Used by: SYSCFG_COMP.COMP2_CSR@stm32l0x1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp2_csr_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp2lock", bool, 31, 31>,
             groov::field<"comp2value", bool, 30, 30>,
             groov::field<"reserved4", std::uint16_t, 29, 16, access::ro>,
             groov::field<"comp2polarity", bool, 15, 15>,
             groov::field<"reserved3", bool, 14, 14, access::ro>,
             groov::field<"comp2lptimin1", bool, 13, 13>,
             groov::field<"comp2lptimin2", bool, 12, 12>,
             groov::field<"reserved2", bool, 11, 11, access::ro>,
             groov::field<"comp2inpsel", std::uint8_t, 10, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"comp2innsel", std::uint8_t, 6, 4>,
             groov::field<"comp2speed", bool, 3, 3>,
             groov::field<"reserved0", std::uint8_t, 2, 1, access::ro>,
             groov::field<"comp2en", bool, 0, 0>>;

// syscfg_comp4_csr_v2: COMP4_CSR (version 2)
// Used by: SYSCFG_COMP_OPAMP.COMP4_CSR@stm32f3x4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp4_csr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp4lock", bool, 31, 31>,
             groov::field<"comp4out", bool, 30, 30, access::ro>,
             groov::field<"reserved5", std::uint8_t, 29, 23, access::ro>,
             groov::field<"comp4inmsel", bool, 22, 22>,
             groov::field<"reserved4", bool, 21, 21, access::ro>,
             groov::field<"comp4_blanking", std::uint8_t, 20, 18>,
             groov::field<"reserved3", std::uint8_t, 17, 16, access::ro>,
             groov::field<"comp4pol", bool, 15, 15>,
             groov::field<"reserved2", bool, 14, 14, access::ro>,
             groov::field<"comp4outsel", std::uint8_t, 13, 10>,
             groov::field<"reserved1", std::uint8_t, 9, 7, access::ro>,
             groov::field<"comp4inmsel", std::uint8_t, 6, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 1, access::ro>,
             groov::field<"comp4en", bool, 0, 0>>;

// syscfg_comp6_csr_v2: COMP6_CSR (version 2)
// Used by: SYSCFG_COMP_OPAMP.COMP6_CSR@stm32f3x4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp6_csr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp6lock", bool, 31, 31>,
             groov::field<"comp6out", bool, 30, 30, access::ro>,
             groov::field<"reserved5", std::uint8_t, 29, 23, access::ro>,
             groov::field<"comp6inmsel", bool, 22, 22>,
             groov::field<"reserved4", bool, 21, 21, access::ro>,
             groov::field<"comp6_blanking", std::uint8_t, 20, 18>,
             groov::field<"reserved3", std::uint8_t, 17, 16, access::ro>,
             groov::field<"comp6pol", bool, 15, 15>,
             groov::field<"reserved2", bool, 14, 14, access::ro>,
             groov::field<"comp6outsel", std::uint8_t, 13, 10>,
             groov::field<"reserved1", std::uint8_t, 9, 7, access::ro>,
             groov::field<"comp6inmsel", std::uint8_t, 6, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 1, access::ro>,
             groov::field<"comp6en", bool, 0, 0>>;

// syscfg_comp_csr_v1: COMP_CSR (version 1)
// Used by: SYSCFG_COMP.COMP_CSR@stm32f0x1, SYSCFG_COMP.COMP_CSR@stm32f0x2, SYSCFG_COMP.COMP_CSR@stm32f0x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_comp_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"comp2lock", bool, 31, 31>,
             groov::field<"comp2out", bool, 30, 30, access::ro>,
             groov::field<"comp2hyst", std::uint8_t, 29, 28>,
             groov::field<"comp2pol", bool, 27, 27>,
             groov::field<"comp2outsel", std::uint8_t, 26, 24>,
             groov::field<"wndwen", bool, 23, 23>,
             groov::field<"comp2insel", std::uint8_t, 22, 20>,
             groov::field<"comp2mode", std::uint8_t, 19, 18>,
             groov::field<"reserved1", bool, 17, 17, access::ro>,
             groov::field<"comp2en", bool, 16, 16>,
             groov::field<"comp1lock", bool, 15, 15>,
             groov::field<"comp1out", bool, 14, 14, access::ro>,
             groov::field<"comp1hyst", std::uint8_t, 13, 12>,
             groov::field<"comp1pol", bool, 11, 11>,
             groov::field<"comp1outsel", std::uint8_t, 10, 8>,
             groov::field<"reserved0", bool, 7, 7, access::ro>,
             groov::field<"comp1insel", std::uint8_t, 6, 4>,
             groov::field<"comp1mode", std::uint8_t, 3, 2>,
             groov::field<"comp1_inp_dac", bool, 1, 1>,
             groov::field<"comp1en", bool, 0, 0>>;

// syscfg_cslockr_v1: CSLOCKR (version 1)
// Used by: SYSCFG.CSLOCKR@stm32l552, SEC_SYSCFG.CSLOCKR@stm32l552, SYSCFG.CSLOCKR@stm32l562, SEC_SYSCFG.CSLOCKR@stm32l562, SYSCFG.CSLOCKR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_cslockr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
             groov::field<"locksau", bool, 2, 2>,
             groov::field<"locksmpu", bool, 1, 1>,
             groov::field<"locksvtaircr", bool, 0, 0>>;

// syscfg_fpuimr_v1: FPUIMR (version 1)
// Used by: SYSCFG.FPUIMR@stm32l552, SEC_SYSCFG.FPUIMR@stm32l552, SYSCFG.FPUIMR@stm32l562, SEC_SYSCFG.FPUIMR@stm32l562, SYSCFG.FPUIMR@stm32u59x, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_fpuimr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 6, access::ro>,
             groov::field<"fpu_ie", std::uint8_t, 5, 0>>;

// syscfg_i2c_bufout_v1: I2C_BUFOUT (version 1)
// Used by: SYSCFG.I2C_BUFOUT@stm32f412, SYSCFG.I2C_BUFOUT@stm32f413
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_i2c_bufout_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"i2c4sda", bool, 1, 1>,
             groov::field<"i2c4scl", bool, 0, 0>>;

// syscfg_imr1_v2: IMR1 (version 2)
// Used by: SYSCFG.IMR1@stm32wl5xcm0p, SYSCFG_continue.IMR1@stm32wl5xcm0p, SYSCFG.IMR1@stm32wl5xcm4, SYSCFG_continue.IMR1@stm32wl5xcm4, SYSCFG_continue.IMR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_imr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"exti15im", bool, 31, 31>,
             groov::field<"exti14im", bool, 30, 30>,
             groov::field<"exti13im", bool, 29, 29>,
             groov::field<"exti12im", bool, 28, 28>,
             groov::field<"exti11im", bool, 27, 27>,
             groov::field<"exti10im", bool, 26, 26>,
             groov::field<"exti9im", bool, 25, 25>,
             groov::field<"exti8im", bool, 24, 24>,
             groov::field<"exti7im", bool, 23, 23>,
             groov::field<"exti6im", bool, 22, 22>,
             groov::field<"exti5im", bool, 21, 21>,
             groov::field<"reserved1", std::uint32_t, 20, 3, access::ro>,
             groov::field<"rtcssruim", bool, 2, 2>,
             groov::field<"reserved0", bool, 1, 1, access::ro>,
             groov::field<"rtcstamptamplsecssim", bool, 0, 0>>;

// syscfg_imr2_v2: IMR2 (version 2)
// Used by: SYSCFG.IMR2@stm32wl5xcm0p, SYSCFG_continue.IMR2@stm32wl5xcm0p, SYSCFG.IMR2@stm32wl5xcm4, SYSCFG_continue.IMR2@stm32wl5xcm4, SYSCFG_continue.IMR2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_imr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 21, access::ro>,
             groov::field<"pvdim", bool, 20, 20>,
             groov::field<"reserved1", bool, 19, 19, access::ro>,
             groov::field<"pvm3im", bool, 18, 18>,
             groov::field<"reserved0", std::uint32_t, 17, 0, access::ro>>;

// syscfg_itline0_v1: ITLINE0 (version 1)
// Used by: SYSCFG.ITLINE0@stm32g030, SYSCFG_ITLINE.ITLINE0@stm32g031, SYSCFG_ITLINE.ITLINE0@stm32g041, SYSCFG.ITLINE0@stm32g050, SYSCFG.ITLINE0@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"wwdg", bool, 0, 0>>;

// syscfg_itline1_v1: ITLINE1 (version 1)
// Used by: SYSCFG_ITLINE.ITLINE1@stm32g031, SYSCFG_ITLINE.ITLINE1@stm32g041, SYSCFG_VREFBUF.ITLINE1@stm32g071, SYSCFG_VREFBUF.ITLINE1@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"pvdout", bool, 0, 0>>;

// syscfg_itline10_v1: ITLINE10 (version 1)
// Used by: SYSCFG.ITLINE10@stm32g030, SYSCFG_ITLINE.ITLINE10@stm32g031, SYSCFG_ITLINE.ITLINE10@stm32g041, SYSCFG.ITLINE10@stm32g050, SYSCFG.ITLINE10@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline10_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"dma1_ch3", bool, 1, 1>,
             groov::field<"dma1_ch2", bool, 0, 0>>;

// syscfg_itline11_v1: ITLINE11 (version 1)
// Used by: SYSCFG.ITLINE11@stm32g030, SYSCFG.ITLINE11@stm32g050, SYSCFG.ITLINE11@stm32g070, SYSCFG.ITLINE11@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline11_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 10>,
             groov::field<"dma2_ch5", bool, 9, 9>,
             groov::field<"dma2_ch4", bool, 8, 8>,
             groov::field<"dma2_ch3", bool, 7, 7>,
             groov::field<"dma2_ch2", bool, 6, 6>,
             groov::field<"dma2_ch1", bool, 5, 5>,
             groov::field<"dma1_ch7", bool, 4, 4>,
             groov::field<"dma1_ch6", bool, 3, 3>,
             groov::field<"dma1_ch5", bool, 2, 2>,
             groov::field<"dma1_ch4", bool, 1, 1>,
             groov::field<"dmamux", bool, 0, 0>>;

// syscfg_itline11_v2: ITLINE11 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE11@stm32g031, SYSCFG_ITLINE.ITLINE11@stm32g041
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline11_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 3>,
             groov::field<"dma1_ch5", bool, 2, 2>,
             groov::field<"dma1_ch4", bool, 1, 1>,
             groov::field<"dmamux", bool, 0, 0>>;

// syscfg_itline11_v3: ITLINE11 (version 3)
// Used by: SYSCFG_VREFBUF.ITLINE11@stm32g071, SYSCFG_VREFBUF.ITLINE11@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline11_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 5>,
             groov::field<"dma1_ch7", bool, 4, 4>,
             groov::field<"dma1_ch6", bool, 3, 3>,
             groov::field<"dma1_ch5", bool, 2, 2>,
             groov::field<"dma1_ch4", bool, 1, 1>,
             groov::field<"dmamux", bool, 0, 0>>;

// syscfg_itline12_v1: ITLINE12 (version 1)
// Used by: SYSCFG.ITLINE12@stm32g030, SYSCFG_ITLINE.ITLINE12@stm32g031, SYSCFG_ITLINE.ITLINE12@stm32g041, SYSCFG.ITLINE12@stm32g050, SYSCFG.ITLINE12@stm32g070, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline12_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"adc", bool, 0, 0>>;

// syscfg_itline12_v2: ITLINE12 (version 2)
// Used by: SYSCFG_VREFBUF.ITLINE12@stm32g071, SYSCFG_VREFBUF.ITLINE12@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline12_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 3>,
             groov::field<"comp2", bool, 2, 2>,
             groov::field<"comp1", bool, 1, 1>,
             groov::field<"adc", bool, 0, 0>>;

// syscfg_itline13_v1: ITLINE13 (version 1)
// Used by: SYSCFG.ITLINE13@stm32g030, SYSCFG_ITLINE.ITLINE13@stm32g031, SYSCFG_ITLINE.ITLINE13@stm32g041, SYSCFG.ITLINE13@stm32g050, SYSCFG.ITLINE13@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline13_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 4>,
             groov::field<"tim1_brk", bool, 3, 3>,
             groov::field<"tim1_upd", bool, 2, 2>,
             groov::field<"tim1_trg", bool, 1, 1>,
             groov::field<"tim1_ccu", bool, 0, 0>>;

// syscfg_itline14_v1: ITLINE14 (version 1)
// Used by: SYSCFG.ITLINE14@stm32g030, SYSCFG_ITLINE.ITLINE14@stm32g031, SYSCFG_ITLINE.ITLINE14@stm32g041, SYSCFG.ITLINE14@stm32g050, SYSCFG.ITLINE14@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline14_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim1_cc", bool, 0, 0>>;

// syscfg_itline15_v1: ITLINE15 (version 1)
// Used by: SYSCFG_ITLINE.ITLINE15@stm32g031, SYSCFG_ITLINE.ITLINE15@stm32g041, SYSCFG_VREFBUF.ITLINE15@stm32g071, SYSCFG_VREFBUF.ITLINE15@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline15_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim2", bool, 0, 0>>;

// syscfg_itline16_v1: ITLINE16 (version 1)
// Used by: SYSCFG.ITLINE16@stm32g030, SYSCFG.ITLINE16@stm32g050, SYSCFG.ITLINE16@stm32g070, SYSCFG.ITLINE16@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline16_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"tim4", bool, 1, 1>,
             groov::field<"tim3", bool, 0, 0>>;

// syscfg_itline16_v2: ITLINE16 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE16@stm32g031, SYSCFG_ITLINE.ITLINE16@stm32g041, SYSCFG_VREFBUF.ITLINE16@stm32g071, SYSCFG_VREFBUF.ITLINE16@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline16_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim3", bool, 0, 0>>;

// syscfg_itline17_v1: ITLINE17 (version 1)
// Used by: SYSCFG.ITLINE17@stm32g030, SYSCFG.ITLINE17@stm32g050, SYSCFG.ITLINE17@stm32g070, SYSCFG.ITLINE17@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline17_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim6", bool, 0, 0>>;

// syscfg_itline17_v2: ITLINE17 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE17@stm32g031, SYSCFG_ITLINE.ITLINE17@stm32g041
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline17_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 3>,
             groov::field<"lptim1", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0>>;

// syscfg_itline17_v3: ITLINE17 (version 3)
// Used by: SYSCFG_VREFBUF.ITLINE17@stm32g071, SYSCFG_VREFBUF.ITLINE17@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline17_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 3>,
             groov::field<"lptim1", bool, 2, 2>,
             groov::field<"dac", bool, 1, 1>,
             groov::field<"tim6", bool, 0, 0>>;

// syscfg_itline18_v1: ITLINE18 (version 1)
// Used by: SYSCFG.ITLINE18@stm32g030, SYSCFG.ITLINE18@stm32g050, SYSCFG.ITLINE18@stm32g070, SYSCFG.ITLINE18@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline18_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim7", bool, 0, 0>>;

// syscfg_itline18_v2: ITLINE18 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE18@stm32g031, SYSCFG_ITLINE.ITLINE18@stm32g041
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline18_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 2>,
             groov::field<"lptim2", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0>>;

// syscfg_itline18_v3: ITLINE18 (version 3)
// Used by: SYSCFG_VREFBUF.ITLINE18@stm32g071, SYSCFG_VREFBUF.ITLINE18@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline18_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"lptim2", bool, 1, 1>,
             groov::field<"tim7", bool, 0, 0>>;

// syscfg_itline19_v1: ITLINE19 (version 1)
// Used by: SYSCFG.ITLINE19@stm32g030, SYSCFG_ITLINE.ITLINE19@stm32g031, SYSCFG_ITLINE.ITLINE19@stm32g041, SYSCFG.ITLINE19@stm32g050, SYSCFG.ITLINE19@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline19_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim14", bool, 0, 0>>;

// syscfg_itline2_v1: ITLINE2 (version 1)
// Used by: SYSCFG.ITLINE2@stm32g030, SYSCFG_ITLINE.ITLINE2@stm32g031, SYSCFG_ITLINE.ITLINE2@stm32g041, SYSCFG.ITLINE2@stm32g050, SYSCFG.ITLINE2@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"rtc", bool, 1, 1>,
             groov::field<"tamp", bool, 0, 0>>;

// syscfg_itline20_v1: ITLINE20 (version 1)
// Used by: SYSCFG.ITLINE20@stm32g030, SYSCFG.ITLINE20@stm32g050, SYSCFG.ITLINE20@stm32g070, SYSCFG_VREFBUF.ITLINE20@stm32g071, SYSCFG_VREFBUF.ITLINE20@stm32g081, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline20_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim15", bool, 0, 0>>;

// syscfg_itline21_v1: ITLINE21 (version 1)
// Used by: SYSCFG.ITLINE21@stm32g030, SYSCFG_ITLINE.ITLINE21@stm32g031, SYSCFG_ITLINE.ITLINE21@stm32g041, SYSCFG.ITLINE21@stm32g050, SYSCFG.ITLINE21@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline21_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim16", bool, 0, 0>>;

// syscfg_itline22_v1: ITLINE22 (version 1)
// Used by: SYSCFG.ITLINE22@stm32g030, SYSCFG_ITLINE.ITLINE22@stm32g031, SYSCFG_ITLINE.ITLINE22@stm32g041, SYSCFG.ITLINE22@stm32g050, SYSCFG.ITLINE22@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline22_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"tim17", bool, 0, 0>>;

// syscfg_itline23_v1: ITLINE23 (version 1)
// Used by: SYSCFG.ITLINE23@stm32g030, SYSCFG_ITLINE.ITLINE23@stm32g031, SYSCFG_ITLINE.ITLINE23@stm32g041, SYSCFG.ITLINE23@stm32g050, SYSCFG.ITLINE23@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline23_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"i2c1", bool, 0, 0>>;

// syscfg_itline24_v1: ITLINE24 (version 1)
// Used by: SYSCFG.ITLINE24@stm32g030, SYSCFG.ITLINE24@stm32g050, SYSCFG.ITLINE24@stm32g070, SYSCFG.ITLINE24@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline24_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"i2c3", bool, 1, 1>,
             groov::field<"i2c2", bool, 0, 0>>;

// syscfg_itline24_v2: ITLINE24 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE24@stm32g031, SYSCFG_ITLINE.ITLINE24@stm32g041, SYSCFG_VREFBUF.ITLINE24@stm32g071, SYSCFG_VREFBUF.ITLINE24@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline24_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"i2c2", bool, 0, 0>>;

// syscfg_itline25_v1: ITLINE25 (version 1)
// Used by: SYSCFG.ITLINE25@stm32g030, SYSCFG_ITLINE.ITLINE25@stm32g031, SYSCFG_ITLINE.ITLINE25@stm32g041, SYSCFG.ITLINE25@stm32g050, SYSCFG.ITLINE25@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline25_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"spi1", bool, 0, 0>>;

// syscfg_itline26_v1: ITLINE26 (version 1)
// Used by: SYSCFG.ITLINE26@stm32g030, SYSCFG.ITLINE26@stm32g050, SYSCFG.ITLINE26@stm32g070, SYSCFG.ITLINE26@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline26_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 15>,
             groov::field<"spi3", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 1>,
             groov::field<"spi2", bool, 0, 0>>;

// syscfg_itline26_v2: ITLINE26 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE26@stm32g031, SYSCFG_ITLINE.ITLINE26@stm32g041, SYSCFG_VREFBUF.ITLINE26@stm32g071, SYSCFG_VREFBUF.ITLINE26@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline26_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"spi2", bool, 0, 0>>;

// syscfg_itline27_v1: ITLINE27 (version 1)
// Used by: SYSCFG.ITLINE27@stm32g030, SYSCFG_ITLINE.ITLINE27@stm32g031, SYSCFG_ITLINE.ITLINE27@stm32g041, SYSCFG.ITLINE27@stm32g050, SYSCFG.ITLINE27@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline27_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"usart1", bool, 0, 0>>;

// syscfg_itline29_v1: ITLINE29 (version 1)
// Used by: SYSCFG.ITLINE29@stm32g030, SYSCFG.ITLINE29@stm32g050, SYSCFG.ITLINE29@stm32g070, SYSCFG.ITLINE29@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline29_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 5>,
             groov::field<"usart6", bool, 4, 4>,
             groov::field<"usart5", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2>,
             groov::field<"usart4", bool, 1, 1>,
             groov::field<"usart3", bool, 0, 0>>;

// syscfg_itline29_v2: ITLINE29 (version 2)
// Used by: SYSCFG_ITLINE.ITLINE29@stm32g031, SYSCFG_ITLINE.ITLINE29@stm32g041
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline29_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 3>,
             groov::field<"usart5", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0>>;

// syscfg_itline29_v3: ITLINE29 (version 3)
// Used by: SYSCFG_VREFBUF.ITLINE29@stm32g071, SYSCFG_VREFBUF.ITLINE29@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline29_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 3>,
             groov::field<"usart5", bool, 2, 2>,
             groov::field<"usart4", bool, 1, 1>,
             groov::field<"usart3", bool, 0, 0>>;

// syscfg_itline3_v1: ITLINE3 (version 1)
// Used by: SYSCFG.ITLINE3@stm32g030, SYSCFG_ITLINE.ITLINE3@stm32g031, SYSCFG_ITLINE.ITLINE3@stm32g041, SYSCFG.ITLINE3@stm32g050, SYSCFG.ITLINE3@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"flash_ecc", bool, 1, 1>,
             groov::field<"flash_itf", bool, 0, 0>>;

// syscfg_itline30_v1: ITLINE30 (version 1)
// Used by: SYSCFG_VREFBUF.ITLINE30@stm32g071, SYSCFG_VREFBUF.ITLINE30@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline30_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"usart2", bool, 0, 0>>;

// syscfg_itline31_v1: ITLINE31 (version 1)
// Used by: SYSCFG_ITLINE.ITLINE31@stm32g041, SYSCFG_VREFBUF.ITLINE31@stm32g071, SYSCFG_VREFBUF.ITLINE31@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline31_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"aes", bool, 1, 1>,
             groov::field<"rng", bool, 0, 0>>;

// syscfg_itline4_v1: ITLINE4 (version 1)
// Used by: SYSCFG.ITLINE4@stm32g030, SYSCFG_ITLINE.ITLINE4@stm32g031, SYSCFG_ITLINE.ITLINE4@stm32g041, SYSCFG.ITLINE4@stm32g050, SYSCFG.ITLINE4@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"rcc", bool, 0, 0>>;

// syscfg_itline5_v1: ITLINE5 (version 1)
// Used by: SYSCFG.ITLINE5@stm32g030, SYSCFG_ITLINE.ITLINE5@stm32g031, SYSCFG_ITLINE.ITLINE5@stm32g041, SYSCFG.ITLINE5@stm32g050, SYSCFG.ITLINE5@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"exti1", bool, 1, 1>,
             groov::field<"exti0", bool, 0, 0>>;

// syscfg_itline6_v1: ITLINE6 (version 1)
// Used by: SYSCFG.ITLINE6@stm32g030, SYSCFG_ITLINE.ITLINE6@stm32g031, SYSCFG_ITLINE.ITLINE6@stm32g041, SYSCFG.ITLINE6@stm32g050, SYSCFG.ITLINE6@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"exti3", bool, 1, 1>,
             groov::field<"exti2", bool, 0, 0>>;

// syscfg_itline7_v1: ITLINE7 (version 1)
// Used by: SYSCFG.ITLINE7@stm32g030, SYSCFG_ITLINE.ITLINE7@stm32g031, SYSCFG_ITLINE.ITLINE7@stm32g041, SYSCFG.ITLINE7@stm32g050, SYSCFG.ITLINE7@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline7_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 12>,
             groov::field<"exti15", bool, 11, 11>,
             groov::field<"exti14", bool, 10, 10>,
             groov::field<"exti13", bool, 9, 9>,
             groov::field<"exti12", bool, 8, 8>,
             groov::field<"exti11", bool, 7, 7>,
             groov::field<"exti10", bool, 6, 6>,
             groov::field<"exti9", bool, 5, 5>,
             groov::field<"exti8", bool, 4, 4>,
             groov::field<"exti7", bool, 3, 3>,
             groov::field<"exti6", bool, 2, 2>,
             groov::field<"exti5", bool, 1, 1>,
             groov::field<"exti4", bool, 0, 0>>;

// syscfg_itline8_v1: ITLINE8 (version 1)
// Used by: SYSCFG.ITLINE8@stm32g030, SYSCFG.ITLINE8@stm32g050, SYSCFG.ITLINE8@stm32g070, SYSCFG.ITLINE8@stm32g0b0
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline8_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 3>,
             groov::field<"usb", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0>>;

// syscfg_itline8_v2: ITLINE8 (version 2)
// Used by: SYSCFG_VREFBUF.ITLINE8@stm32g071, SYSCFG_VREFBUF.ITLINE8@stm32g081
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline8_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 2>,
             groov::field<"ucpd2", bool, 1, 1>,
             groov::field<"ucpd1", bool, 0, 0>>;

// syscfg_itline9_v1: ITLINE9 (version 1)
// Used by: SYSCFG.ITLINE9@stm32g030, SYSCFG_ITLINE.ITLINE9@stm32g031, SYSCFG_ITLINE.ITLINE9@stm32g041, SYSCFG.ITLINE9@stm32g050, SYSCFG.ITLINE9@stm32g070, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_itline9_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"dma1_ch1", bool, 0, 0>>;

// syscfg_memrm_v1: MEMRM (version 1)
// Used by: SYSCFG.MEMRM@stm32f215, SYSCFG.MEMRM@stm32f217, SYSCFG.MEMRM@stm32f401, SYSCFG.MEMRM@stm32f405, SYSCFG.MEMRM@stm32f407, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_memrm_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_memrm_v2: MEMRM (version 2)
// Used by: SYSCFG.MEMRM@stm32f429, SYSCFG.MEMRM@stm32f446, SYSCFG.MEMRM@stm32f469, SYSCFG.MEMRM@stm32f745, SYSCFG.MEMRM@stm32f746, ... +9 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_memrm_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 12, access::ro>,
             groov::field<"swp_fmc", std::uint8_t, 11, 10>,
             groov::field<"reserved1", bool, 9, 9, access::ro>,
             groov::field<"fb_mode", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 3, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 2, 0>>;

// syscfg_memrmp_v1: MEMRMP (version 1)
// Used by: SYSCFG.MEMRMP@stm32f722, SYSCFG.MEMRMP@stm32f723, SYSCFG.MEMRMP@stm32f730, SYSCFG.MEMRMP@stm32f732, SYSCFG.MEMRMP@stm32f733
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_memrmp_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"swp_fmc", std::uint8_t, 11, 10>,
             groov::field<"reserved0", std::uint16_t, 9, 1, access::ro>,
             groov::field<"mem_boot", bool, 0, 0>>;

// syscfg_memrmp_v2: MEMRMP (version 2)
// Used by: SYSCFG.MEMRMP@stm32g431xx, SYSCFG.MEMRMP@stm32g441xx, SYSCFG.MEMRMP@stm32g471xx, SYSCFG.MEMRMP@stm32g473xx, SYSCFG.MEMRMP@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_memrmp_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 9, access::ro>,
             groov::field<"fb_mode", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 3, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 2, 0>>;

// syscfg_memrmp_v3: MEMRMP (version 3)
// Used by: SYSCFG.MEMRMP@stm32l100, SYSCFG.MEMRMP@stm32l151, SYSCFG.MEMRMP@stm32l152, SYSCFG.MEMRMP@stm32l162
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_memrmp_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 10, access::ro>,
             groov::field<"boot_mode", std::uint8_t, 9, 8, access::ro>,
             groov::field<"reserved0", std::uint8_t, 7, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_memrmp_v5: MEMRMP (version 5)
// Used by: SYSCFG.MEMRMP@stm32l476, SYSCFG.MEMRMP@stm32l496, SYSCFG.MEMRMP@stm32l4p5, SYSCFG.MEMRMP@stm32l4q5, SYSCFG.MEMRMP@stm32l4r5, ... +9 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_memrmp_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 9, access::ro>,
             groov::field<"fb_mode", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"qfs", bool, 3, 3>,
             groov::field<"mem_mode", std::uint8_t, 2, 0>>;

// syscfg_mesr_v1: MESR (version 1)
// Used by: SYSCFG.MESR@stm32u59x, SEC_SYSCFG.MESR@stm32u59x, SYSCFG.MESR@stm32u5xx, SEC_SYSCFG.MESR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_mesr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"ipmee", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1, access::ro>,
             groov::field<"mclr", bool, 0, 0>>;

// syscfg_opamp2_csr_v1: OPAMP2_CSR (version 1)
// Used by: SYSCFG_COMP_OPAMP.OPAMP2_CSR@stm32f301, SYSCFG_COMP_OPAMP.OPAMP2_CSR@stm32f302, SYSCFG_COMP_OPAMP.OPAMP2_CSR@stm32f373, SYSCFG_COMP_OPAMP.OPAMP2_CSR@stm32f3x4, SYSCFG_COMP_OPAMP.OPAMP2_CSR@stm32f3x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_opamp2_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"lock", bool, 31, 31>,
             groov::field<"outcal", bool, 30, 30, access::ro>,
             groov::field<"tstref", bool, 29, 29>,
             groov::field<"trimoffsetn", std::uint8_t, 28, 24>,
             groov::field<"trimoffsetp", std::uint8_t, 23, 19>,
             groov::field<"user_trim", bool, 18, 18>,
             groov::field<"pga_gain", std::uint8_t, 17, 14>,
             groov::field<"cal_sel", std::uint8_t, 13, 12>,
             groov::field<"calon", bool, 11, 11>,
             groov::field<"vps_sel", std::uint8_t, 10, 9>,
             groov::field<"vms_sel", bool, 8, 8>,
             groov::field<"tcm_en", bool, 7, 7>,
             groov::field<"vm_sel", std::uint8_t, 6, 5>,
             groov::field<"reserved0", bool, 4, 4, access::ro>,
             groov::field<"vp_sel", std::uint8_t, 3, 2>,
             groov::field<"force_vp", bool, 1, 1>,
             groov::field<"opamp2en", bool, 0, 0>>;

// syscfg_otghsphycr_v1: OTGHSPHYCR (version 1)
// Used by: SYSCFG.OTGHSPHYCR@stm32u59x, SEC_SYSCFG.OTGHSPHYCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_otghsphycr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 6, access::ro>,
             groov::field<"clksel", std::uint8_t, 5, 2>,
             groov::field<"pdctrl", bool, 1, 1>,
             groov::field<"en", bool, 0, 0>>;

// syscfg_pkgr_v1: PKGR (version 1)
// Used by: SYSCFG.PKGR@stm32h723, SYSCFG.PKGR@stm32h725, SYSCFG.PKGR@stm32h73x, SYSCFG.PKGR@stm32h742x, SYSCFG.PKGR@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pkgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 4>,
             groov::field<"pkg", std::uint8_t, 3, 0>>;

// syscfg_pmc_v1: PMC (version 1)
// Used by: SYSCFG.PMC@stm32f215, SYSCFG.PMC@stm32f217, SYSCFG.PMC@stm32f405, SYSCFG.PMC@stm32f407
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"mii_rmii_sel", bool, 23, 23>,
             groov::field<"reserved0", std::uint32_t, 22, 0, access::ro>>;

// syscfg_pmc_v2: PMC (version 2)
// Used by: SYSCFG.PMC@stm32f401, SYSCFG.PMC@stm32f410, SYSCFG.PMC@stm32f411, SYSCFG.PMC@stm32f412, SYSCFG.PMC@stm32f413
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmc_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"adc1dc2", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0, access::ro>>;

// syscfg_pmc_v3: PMC (version 3)
// Used by: SYSCFG.PMC@stm32f427, SYSCFG.PMC@stm32f429, SYSCFG.PMC@stm32f446, SYSCFG.PMC@stm32f469, SYSCFG.PMC@stm32f745, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmc_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 24, access::ro>,
             groov::field<"mii_rmii_sel", bool, 23, 23>,
             groov::field<"reserved1", std::uint8_t, 22, 19, access::ro>,
             groov::field<"adc3dc2", bool, 18, 18>,
             groov::field<"adc2dc2", bool, 17, 17>,
             groov::field<"adc1dc2", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0, access::ro>>;

// syscfg_pmc_v4: PMC (version 4)
// Used by: SYSCFG.PMC@stm32f722, SYSCFG.PMC@stm32f723, SYSCFG.PMC@stm32f730, SYSCFG.PMC@stm32f732, SYSCFG.PMC@stm32f733
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmc_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 19, access::ro>,
             groov::field<"adcdc2", std::uint8_t, 18, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 8, access::ro>,
             groov::field<"pb9_fmp", bool, 7, 7>,
             groov::field<"pb8_fmp", bool, 6, 6>,
             groov::field<"pb7_fmp", bool, 5, 5>,
             groov::field<"pb6_fmp", bool, 4, 4>,
             groov::field<"reserved0", bool, 3, 3, access::ro>,
             groov::field<"i2c3_fmp", bool, 2, 2>,
             groov::field<"i2c2_fmp", bool, 1, 1>,
             groov::field<"i2c1_fmp", bool, 0, 0>>;

// syscfg_pmc_v5: PMC (version 5)
// Used by: SYSCFG.PMC@stm32l100
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmc_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"usb_pu", bool, 0, 0>>;

// syscfg_pmc_v6: PMC (version 6)
// Used by: SYSCFG.PMC@stm32l151, SYSCFG.PMC@stm32l152, SYSCFG.PMC@stm32l162
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmc_v6_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 6, access::ro>,
             groov::field<"lcd_capa", std::uint8_t, 5, 1>,
             groov::field<"usb_pu", bool, 0, 0>>;

// syscfg_pmcr_v1: PMCR (version 1)
// Used by: SYSCFG.PMCR@stm32h723, SYSCFG.PMCR@stm32h725, SYSCFG.PMCR@stm32h73x, SYSCFG.PMCR@stm32h750x, SYSCFG.PMCR@stm32h7a3x, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"pc3so", bool, 27, 27>,
             groov::field<"pc2so", bool, 26, 26>,
             groov::field<"pa1so", bool, 25, 25>,
             groov::field<"pa0so", bool, 24, 24>,
             groov::field<"epis", std::uint8_t, 23, 21>,
             groov::field<"reserved0", std::uint16_t, 20, 9, access::ro>,
             groov::field<"booste", bool, 8, 8>,
             groov::field<"pb9fmp", bool, 7, 7>,
             groov::field<"pb8fmp", bool, 6, 6>,
             groov::field<"pb7fmp", bool, 5, 5>,
             groov::field<"pb6fmp", bool, 4, 4>,
             groov::field<"i2c4fmp", bool, 3, 3>,
             groov::field<"i2c3fmp", bool, 2, 2>,
             groov::field<"i2c2fmp", bool, 1, 1>,
             groov::field<"i2c1fmp", bool, 0, 0>>;

// syscfg_pmcr_v2: PMCR (version 2)
// Used by: SYSCFG.PMCR@stm32h742x, SYSCFG.PMCR@stm32h743, SYSCFG.PMCR@stm32h745cm4, SYSCFG.PMCR@stm32h745cm7, SYSCFG.PMCR@stm32h747cm4, ... +6 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pmcr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"pc3so", bool, 27, 27>,
             groov::field<"pc2so", bool, 26, 26>,
             groov::field<"pa1so", bool, 25, 25>,
             groov::field<"pa0so", bool, 24, 24>,
             groov::field<"epis", std::uint8_t, 23, 21>,
             groov::field<"reserved0", std::uint16_t, 20, 10, access::ro>,
             groov::field<"boostvddsel", bool, 9, 9>,
             groov::field<"booste", bool, 8, 8>,
             groov::field<"pb9fmp", bool, 7, 7>,
             groov::field<"pb8fmp", bool, 6, 6>,
             groov::field<"pb7fmp", bool, 5, 5>,
             groov::field<"pb6fmp", bool, 4, 4>,
             groov::field<"i2c4fmp", bool, 3, 3>,
             groov::field<"i2c3fmp", bool, 2, 2>,
             groov::field<"i2c2fmp", bool, 1, 1>,
             groov::field<"i2c1fmp", bool, 0, 0>>;

// syscfg_pwrcr_v1: PWRCR (version 1)
// Used by: SYSCFG.PWRCR@stm32h742x, SYSCFG.PWRCR@stm32h743, SYSCFG.PWRCR@stm32h753
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pwrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"oden", std::uint8_t, 3, 0>>;

// syscfg_pwrcr_v2: PWRCR (version 2)
// Used by: SYSCFG.PWRCR@stm32h745cm4, SYSCFG.PWRCR@stm32h745cm7, SYSCFG.PWRCR@stm32h747cm4, SYSCFG.PWRCR@stm32h747cm7, SYSCFG.PWRCR@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_pwrcr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"oden", bool, 0, 0>>;

// syscfg_rfdcr_v1: RFDCR (version 1)
// Used by: SYSCFG.RFDCR@stm32wl5xcm0p, SYSCFG.RFDCR@stm32wl5xcm4, SYSCFG.RFDCR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_rfdcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"rftbsel", bool, 0, 0>>;

// syscfg_rsscmdr_v2: RSSCMDR (version 2)
// Used by: SYSCFG.RSSCMDR@stm32u59x, SEC_SYSCFG.RSSCMDR@stm32u59x, SYSCFG.RSSCMDR@stm32u5xx, SEC_SYSCFG.RSSCMDR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_rsscmdr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"rsscmd", std::uint16_t, 15, 0>>;

// syscfg_scsr_v1: SCSR (version 1)
// Used by: SYSCFG.SCSR@stm32g431xx, SYSCFG.SCSR@stm32g441xx, SYSCFG.SCSR@stm32g471xx, SYSCFG.SCSR@stm32g473xx, SYSCFG.SCSR@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_scsr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ccmbsy", bool, 1, 1, access::ro>,
             groov::field<"ccmer", bool, 0, 0>>;

// syscfg_scsr_v2: SCSR (version 2)
// Used by: SYSCFG.SCSR@stm32l412, SYSCFG.SCSR@stm32l476, SYSCFG.SCSR@stm32l496, SYSCFG.SCSR@stm32l4p5, SYSCFG.SCSR@stm32l4q5, ... +14 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_scsr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"sram2bsy", bool, 1, 1, access::ro>,
             groov::field<"sram2er", bool, 0, 0>>;

// syscfg_scsr_v4: SCSR (version 4)
// Used by: SYSCFG.SCSR@stm32wl5xcm0p, SYSCFG.SCSR@stm32wl5xcm4, SYSCFG.SCSR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_scsr_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 9, access::ro>,
             groov::field<"pkasrambsy", bool, 8, 8, access::ro>,
             groov::field<"reserved0", std::uint8_t, 7, 2, access::ro>,
             groov::field<"srambsy", bool, 1, 1, access::ro>,
             groov::field<"sram2er", bool, 0, 0>>;

// syscfg_seccfgr_v1: SECCFGR (version 1)
// Used by: SYSCFG.SECCFGR@stm32l552, SEC_SYSCFG.SECCFGR@stm32l552, SYSCFG.SECCFGR@stm32l562, SEC_SYSCFG.SECCFGR@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_seccfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"fpusec", bool, 3, 3>,
             groov::field<"sram2sec", bool, 2, 2>,
             groov::field<"classbsec", bool, 1, 1>,
             groov::field<"syscfgsec", bool, 0, 0>>;

// syscfg_seccfgr_v2: SECCFGR (version 2)
// Used by: SYSCFG.SECCFGR@stm32u59x, SEC_SYSCFG.SECCFGR@stm32u59x, SYSCFG.SECCFGR@stm32u5xx, SEC_SYSCFG.SECCFGR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_seccfgr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 4, access::ro>,
             groov::field<"fpusec", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"classbsec", bool, 1, 1>,
             groov::field<"syscfgsec", bool, 0, 0>>;

// syscfg_swpr_v1: SWPR (version 1)
// Used by: SYSCFG.SWPR@stm32g431xx, SYSCFG.SWPR@stm32g441xx, SYSCFG.SWPR@stm32g471xx, SYSCFG.SWPR@stm32g473xx, SYSCFG.SWPR@stm32g474xx, ... +5 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_swpr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"page31_wp", bool, 31, 31>,
             groov::field<"page30_wp", bool, 30, 30>,
             groov::field<"page29_wp", bool, 29, 29>,
             groov::field<"page28_wp", bool, 28, 28>,
             groov::field<"page27_wp", bool, 27, 27>,
             groov::field<"page26_wp", bool, 26, 26>,
             groov::field<"page25_wp", bool, 25, 25>,
             groov::field<"page24_wp", bool, 24, 24>,
             groov::field<"page23_wp", bool, 23, 23>,
             groov::field<"page22_wp", bool, 22, 22>,
             groov::field<"page21_wp", bool, 21, 21>,
             groov::field<"page20_wp", bool, 20, 20>,
             groov::field<"page19_wp", bool, 19, 19>,
             groov::field<"page18_wp", bool, 18, 18>,
             groov::field<"page17_wp", bool, 17, 17>,
             groov::field<"page16_wp", bool, 16, 16>,
             groov::field<"page15_wp", bool, 15, 15>,
             groov::field<"page14_wp", bool, 14, 14>,
             groov::field<"page13_wp", bool, 13, 13>,
             groov::field<"page12_wp", bool, 12, 12>,
             groov::field<"page11_wp", bool, 11, 11>,
             groov::field<"page10_wp", bool, 10, 10>,
             groov::field<"page9_wp", bool, 9, 9>,
             groov::field<"page8_wp", bool, 8, 8>,
             groov::field<"page7_wp", bool, 7, 7>,
             groov::field<"page6_wp", bool, 6, 6>,
             groov::field<"page5_wp", bool, 5, 5>,
             groov::field<"page4_wp", bool, 4, 4>,
             groov::field<"page3_wp", bool, 3, 3>,
             groov::field<"page2_wp", bool, 2, 2>,
             groov::field<"page1_wp", bool, 1, 1>,
             groov::field<"page0_wp", bool, 0, 0>>;

// syscfg_syscfg_brk_lockupr_v1: SYSCFG_BRK_LOCKUPR (version 1)
// Used by: SYSCFG.SYSCFG_BRK_LOCKUPR@stm32h7a3x, SYSCFG.SYSCFG_BRK_LOCKUPR@stm32h7b0x, SYSCFG.SYSCFG_BRK_LOCKUPR@stm32h7b3x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_brk_lockupr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint32_t, 31, 15, access::ro>,
             groov::field<"itcml", bool, 14, 14>,
             groov::field<"dtcml", bool, 13, 13>,
             groov::field<"reserved2", std::uint8_t, 12, 7, access::ro>,
             groov::field<"cm7l", bool, 6, 6>,
             groov::field<"reserved1", std::uint8_t, 5, 4, access::ro>,
             groov::field<"flashl", bool, 3, 3>,
             groov::field<"pvdl", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// syscfg_syscfg_cfgr1_v1: SYSCFG_CFGR1 (version 1)
// Used by: SYSCFG.SYSCFG_CFGR1@stm32c011, SYSCFG.SYSCFG_CFGR1@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_cfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint8_t, 31, 25, access::ro>,
             groov::field<"i2c_pc14_fmp", bool, 24, 24>,
             groov::field<"i2c_pa10_fmp", bool, 23, 23>,
             groov::field<"i2c_pa9_fmp", bool, 22, 22>,
             groov::field<"reserved2", bool, 21, 21, access::ro>,
             groov::field<"i2c1_fmp", bool, 20, 20>,
             groov::field<"i2c_pb9_fmp", bool, 19, 19>,
             groov::field<"i2c_pb8_fmp", bool, 18, 18>,
             groov::field<"i2c_pb7_fmp", bool, 17, 17>,
             groov::field<"i2c_pb6_fmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 8, access::ro>,
             groov::field<"ir_mod", std::uint8_t, 7, 6>,
             groov::field<"ir_pol", bool, 5, 5>,
             groov::field<"pa12_rmp", bool, 4, 4>,
             groov::field<"pa11_rmp", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"mem_mode", std::uint8_t, 1, 0>>;

// syscfg_syscfg_cfgr2_v1: SYSCFG_CFGR2 (version 1)
// Used by: SYSCFG.SYSCFG_CFGR2@stm32c011, SYSCFG.SYSCFG_CFGR2@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_cfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"lockup_lock", bool, 0, 0>>;

// syscfg_syscfg_cfgr3_v1: SYSCFG_CFGR3 (version 1)
// Used by: SYSCFG.SYSCFG_CFGR3@stm32c011, SYSCFG.SYSCFG_CFGR3@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_cfgr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 12, access::ro>,
             groov::field<"pinmux5", std::uint8_t, 11, 10>,
             groov::field<"pinmux4", std::uint8_t, 9, 8>,
             groov::field<"pinmux3", std::uint8_t, 7, 6>,
             groov::field<"pinmux2", std::uint8_t, 5, 4>,
             groov::field<"pinmux1", std::uint8_t, 3, 2>,
             groov::field<"pinmux0", std::uint8_t, 1, 0>>;

// syscfg_syscfg_cfgr3_v2: SYSCFG_CFGR3 (version 2)
// Used by: SYSCFG_COMP_OPAMP.SYSCFG_CFGR3@stm32f301, SYSCFG_COMP_OPAMP.SYSCFG_CFGR3@stm32f302, SYSCFG_COMP_OPAMP.SYSCFG_CFGR3@stm32f373, SYSCFG_COMP_OPAMP.SYSCFG_CFGR3@stm32f3x4, SYSCFG_COMP_OPAMP.SYSCFG_CFGR3@stm32f3x8
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_cfgr3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 18, access::ro>,
             groov::field<"dac1_trig5_rmp", bool, 17, 17>,
             groov::field<"dac1_trig3_rmp", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 10, access::ro>,
             groov::field<"adc2_dma_rmp_1", bool, 9, 9>,
             groov::field<"reserved0", bool, 8, 8, access::ro>,
             groov::field<"adc2_dma_rmp_0", std::uint8_t, 7, 6>,
             groov::field<"i2c1_rx_dma_rmp", std::uint8_t, 5, 4>,
             groov::field<"spi1_tx_dma_rmp", std::uint8_t, 3, 2>,
             groov::field<"spi1_rx_dma_rmp", std::uint8_t, 1, 0>>;

// syscfg_syscfg_itline0_v1: SYSCFG_ITLINE0 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE0@stm32c011, SYSCFG.SYSCFG_ITLINE0@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"wwdg", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline10_v1: SYSCFG_ITLINE10 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE10@stm32c011, SYSCFG.SYSCFG_ITLINE10@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline10_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"dma1_ch3", bool, 1, 1, access::ro>,
             groov::field<"dma1_ch2", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline11_v1: SYSCFG_ITLINE11 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE11@stm32c011, SYSCFG.SYSCFG_ITLINE11@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline11_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"dmamux", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline12_v1: SYSCFG_ITLINE12 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE12@stm32c011, SYSCFG.SYSCFG_ITLINE12@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline12_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"adc", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline13_v1: SYSCFG_ITLINE13 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE13@stm32c011, SYSCFG.SYSCFG_ITLINE13@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline13_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"tim1_brk", bool, 3, 3, access::ro>,
             groov::field<"tim1_upd", bool, 2, 2, access::ro>,
             groov::field<"tim1_trg", bool, 1, 1, access::ro>,
             groov::field<"tim1_ccu", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline14_v1: SYSCFG_ITLINE14 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE14@stm32c011, SYSCFG.SYSCFG_ITLINE14@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline14_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"tim1_cc", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline16_v1: SYSCFG_ITLINE16 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE16@stm32c011, SYSCFG.SYSCFG_ITLINE16@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline16_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"tim3", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline19_v1: SYSCFG_ITLINE19 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE19@stm32c011, SYSCFG.SYSCFG_ITLINE19@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline19_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"tim14", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline2_v1: SYSCFG_ITLINE2 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE2@stm32c011, SYSCFG.SYSCFG_ITLINE2@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"rtc", bool, 1, 1, access::ro>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline21_v1: SYSCFG_ITLINE21 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE21@stm32c011, SYSCFG.SYSCFG_ITLINE21@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline21_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"tim16", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline22_v1: SYSCFG_ITLINE22 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE22@stm32c011, SYSCFG.SYSCFG_ITLINE22@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline22_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"tim17", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline23_v1: SYSCFG_ITLINE23 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE23@stm32c011, SYSCFG.SYSCFG_ITLINE23@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline23_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"i2c1", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline25_v1: SYSCFG_ITLINE25 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE25@stm32c011, SYSCFG.SYSCFG_ITLINE25@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline25_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"spi1", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline27_v1: SYSCFG_ITLINE27 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE27@stm32c011, SYSCFG.SYSCFG_ITLINE27@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline27_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"usart1", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline28_v1: SYSCFG_ITLINE28 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE28@stm32c011, SYSCFG.SYSCFG_ITLINE28@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline28_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"usart2", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline3_v1: SYSCFG_ITLINE3 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE3@stm32c011, SYSCFG.SYSCFG_ITLINE3@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 2, access::ro>,
             groov::field<"flash_itf", bool, 1, 1, access::ro>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline4_v1: SYSCFG_ITLINE4 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE4@stm32c011, SYSCFG.SYSCFG_ITLINE4@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"rcc", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline5_v1: SYSCFG_ITLINE5 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE5@stm32c011, SYSCFG.SYSCFG_ITLINE5@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"exti1", bool, 1, 1, access::ro>,
             groov::field<"exti0", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline6_v1: SYSCFG_ITLINE6 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE6@stm32c011, SYSCFG.SYSCFG_ITLINE6@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"exti3", bool, 1, 1, access::ro>,
             groov::field<"exti2", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline7_v1: SYSCFG_ITLINE7 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE7@stm32c011, SYSCFG.SYSCFG_ITLINE7@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline7_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 12, access::ro>,
             groov::field<"exti15", bool, 11, 11, access::ro>,
             groov::field<"exti14", bool, 10, 10, access::ro>,
             groov::field<"exti13", bool, 9, 9, access::ro>,
             groov::field<"exti12", bool, 8, 8, access::ro>,
             groov::field<"exti11", bool, 7, 7, access::ro>,
             groov::field<"exti10", bool, 6, 6, access::ro>,
             groov::field<"exti9", bool, 5, 5, access::ro>,
             groov::field<"exti8", bool, 4, 4, access::ro>,
             groov::field<"exti7", bool, 3, 3, access::ro>,
             groov::field<"exti6", bool, 2, 2, access::ro>,
             groov::field<"exti5", bool, 1, 1, access::ro>,
             groov::field<"exti4", bool, 0, 0, access::ro>>;

// syscfg_syscfg_itline9_v1: SYSCFG_ITLINE9 (version 1)
// Used by: SYSCFG.SYSCFG_ITLINE9@stm32c011, SYSCFG.SYSCFG_ITLINE9@stm32c031
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_syscfg_itline9_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"dma1_ch1", bool, 0, 0, access::ro>>;

// syscfg_ucpdr_v1: UCPDR (version 1)
// Used by: SYSCFG.UCPDR@stm32u5xx, SEC_SYSCFG.UCPDR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ucpdr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"cc2enrxfilter", bool, 1, 1>,
             groov::field<"cc1enrxfilter", bool, 0, 0>>;

// syscfg_ur0_v1: UR0 (version 1)
// Used by: SYSCFG.UR0@stm32h723, SYSCFG.UR0@stm32h725, SYSCFG.UR0@stm32h73x, SYSCFG.UR0@stm32h742x, SYSCFG.UR0@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 24>,
             groov::field<"rdp", std::uint8_t, 23, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1>,
             groov::field<"bks", bool, 0, 0>>;

// syscfg_ur1_v1: UR1 (version 1)
// Used by: SYSCFG.UR1@stm32h745cm4, SYSCFG.UR1@stm32h745cm7, SYSCFG.UR1@stm32h747cm4, SYSCFG.UR1@stm32h747cm7, SYSCFG.UR1@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"bcm7", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1, access::ro>,
             groov::field<"bcm4", bool, 0, 0>>;

// syscfg_ur10_v1: UR10 (version 1)
// Used by: SYSCFG.UR10@stm32h723, SYSCFG.UR10@stm32h725, SYSCFG.UR10@stm32h73x, SYSCFG.UR10@stm32h742x, SYSCFG.UR10@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur10_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 28>,
             groov::field<"sa_beg_2", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 12>,
             groov::field<"pa_end_2", std::uint16_t, 11, 0>>;

// syscfg_ur11_v1: UR11 (version 1)
// Used by: SYSCFG.UR11@stm32h723, SYSCFG.UR11@stm32h725, SYSCFG.UR11@stm32h73x, SYSCFG.UR11@stm32h742x, SYSCFG.UR11@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur11_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"iwdg1m", bool, 16, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 12>,
             groov::field<"sa_end_2", std::uint16_t, 11, 0>>;

// syscfg_ur12_v1: UR12 (version 1)
// Used by: SYSCFG.UR12@stm32h723, SYSCFG.UR12@stm32h725, SYSCFG.UR12@stm32h73x, SYSCFG.UR12@stm32h742x, SYSCFG.UR12@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur12_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"secure", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0>>;

// syscfg_ur12_v2: UR12 (version 2)
// Used by: SYSCFG.UR12@stm32h745cm4, SYSCFG.UR12@stm32h745cm7, SYSCFG.UR12@stm32h747cm4, SYSCFG.UR12@stm32h747cm7, SYSCFG.UR12@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur12_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"secure", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1>,
             groov::field<"iwdg2m", bool, 0, 0>>;

// syscfg_ur13_v1: UR13 (version 1)
// Used by: SYSCFG.UR13@stm32h723, SYSCFG.UR13@stm32h725, SYSCFG.UR13@stm32h73x, SYSCFG.UR13@stm32h742x, SYSCFG.UR13@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur13_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"d1sbrst", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 2>,
             groov::field<"sdrs", std::uint8_t, 1, 0>>;

// syscfg_ur14_v1: UR14 (version 1)
// Used by: SYSCFG.UR14@stm32h723, SYSCFG.UR14@stm32h725, SYSCFG.UR14@stm32h73x, SYSCFG.UR14@stm32h742x, SYSCFG.UR14@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur14_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"d1stprst", bool, 0, 0>>;

// syscfg_ur14_v2: UR14 (version 2)
// Used by: SYSCFG.UR14@stm32h745cm4, SYSCFG.UR14@stm32h745cm7, SYSCFG.UR14@stm32h747cm4, SYSCFG.UR14@stm32h747cm7, SYSCFG.UR14@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur14_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"d2sbrst", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1, access::ro>,
             groov::field<"d1stprst", bool, 0, 0>>;

// syscfg_ur15_v1: UR15 (version 1)
// Used by: SYSCFG.UR15@stm32h723, SYSCFG.UR15@stm32h725, SYSCFG.UR15@stm32h73x, SYSCFG.UR15@stm32h742x, SYSCFG.UR15@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur15_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"fziwdgstb", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0>>;

// syscfg_ur15_v2: UR15 (version 2)
// Used by: SYSCFG.UR15@stm32h745cm4, SYSCFG.UR15@stm32h745cm7, SYSCFG.UR15@stm32h747cm4, SYSCFG.UR15@stm32h747cm7, SYSCFG.UR15@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur15_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"fziwdgstb", bool, 16, 16, access::ro>,
             groov::field<"reserved0", std::uint16_t, 15, 1, access::ro>,
             groov::field<"d2stprst", bool, 0, 0>>;

// syscfg_ur16_v1: UR16 (version 1)
// Used by: SYSCFG.UR16@stm32h723, SYSCFG.UR16@stm32h725, SYSCFG.UR16@stm32h73x, SYSCFG.UR16@stm32h742x, SYSCFG.UR16@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur16_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"pkp", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1>,
             groov::field<"fziwdgstp", bool, 0, 0>>;

// syscfg_ur17_v1: UR17 (version 1)
// Used by: SYSCFG.UR17@stm32h723, SYSCFG.UR17@stm32h725, SYSCFG.UR17@stm32h73x, SYSCFG.UR17@stm32h742x, SYSCFG.UR17@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur17_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 1>,
             groov::field<"io_hslv", bool, 0, 0>>;

// syscfg_ur2_v1: UR2 (version 1)
// Used by: SYSCFG.UR2@stm32h723, SYSCFG.UR2@stm32h725, SYSCFG.UR2@stm32h73x, SYSCFG.UR2@stm32h742x, SYSCFG.UR2@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"boot_add0", std::uint16_t, 31, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 2, access::ro>,
             groov::field<"borh", std::uint8_t, 1, 0>>;

// syscfg_ur2_v2: UR2 (version 2)
// Used by: SYSCFG.UR2@stm32h745cm4, SYSCFG.UR2@stm32h745cm7, SYSCFG.UR2@stm32h747cm4, SYSCFG.UR2@stm32h747cm7, SYSCFG.UR2@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"bcm7_add0", std::uint16_t, 31, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 2, access::ro>,
             groov::field<"borh", std::uint8_t, 1, 0, access::ro>>;

// syscfg_ur3_v1: UR3 (version 1)
// Used by: SYSCFG.UR3@stm32h723, SYSCFG.UR3@stm32h725, SYSCFG.UR3@stm32h73x, SYSCFG.UR3@stm32h742x, SYSCFG.UR3@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"boot_add1", std::uint16_t, 31, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0, access::ro>>;

// syscfg_ur3_v2: UR3 (version 2)
// Used by: SYSCFG.UR3@stm32h745cm4, SYSCFG.UR3@stm32h745cm7, SYSCFG.UR3@stm32h747cm4, SYSCFG.UR3@stm32h747cm7, SYSCFG.UR3@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"bcm7_add1", std::uint16_t, 31, 16>,
             groov::field<"bcm4_add1", std::uint16_t, 15, 0>>;

// syscfg_ur4_v1: UR4 (version 1)
// Used by: SYSCFG.UR4@stm32h723, SYSCFG.UR4@stm32h725, SYSCFG.UR4@stm32h73x, SYSCFG.UR4@stm32h742x, SYSCFG.UR4@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"mepad_1", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 0>>;

// syscfg_ur4_v2: UR4 (version 2)
// Used by: SYSCFG.UR4@stm32h745cm4, SYSCFG.UR4@stm32h745cm7, SYSCFG.UR4@stm32h747cm4, SYSCFG.UR4@stm32h747cm7, SYSCFG.UR4@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 17, access::ro>,
             groov::field<"mepad_1", bool, 16, 16, access::ro>,
             groov::field<"bcm4_add1", std::uint16_t, 15, 0>>;

// syscfg_ur5_v1: UR5 (version 1)
// Used by: SYSCFG.UR5@stm32h723, SYSCFG.UR5@stm32h725, SYSCFG.UR5@stm32h73x, SYSCFG.UR5@stm32h742x, SYSCFG.UR5@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 24>,
             groov::field<"wrpn_1", std::uint8_t, 23, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1>,
             groov::field<"mesad_1", bool, 0, 0>>;

// syscfg_ur5_v2: UR5 (version 2)
// Used by: SYSCFG.UR5@stm32h745cm4, SYSCFG.UR5@stm32h745cm7, SYSCFG.UR5@stm32h747cm4, SYSCFG.UR5@stm32h747cm7, SYSCFG.UR5@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur5_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 24>,
             groov::field<"wrps_1", std::uint8_t, 23, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1>,
             groov::field<"mesad_1", bool, 0, 0>>;

// syscfg_ur6_v1: UR6 (version 1)
// Used by: SYSCFG.UR6@stm32h723, SYSCFG.UR6@stm32h725, SYSCFG.UR6@stm32h73x, SYSCFG.UR6@stm32h742x, SYSCFG.UR6@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 28>,
             groov::field<"pa_end_1", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 12>,
             groov::field<"pa_beg_1", std::uint16_t, 11, 0>>;

// syscfg_ur7_v1: UR7 (version 1)
// Used by: SYSCFG.UR7@stm32h723, SYSCFG.UR7@stm32h725, SYSCFG.UR7@stm32h73x, SYSCFG.UR7@stm32h742x, SYSCFG.UR7@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur7_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 28>,
             groov::field<"sa_end_1", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 12>,
             groov::field<"sa_beg_1", std::uint16_t, 11, 0>>;

// syscfg_ur8_v1: UR8 (version 1)
// Used by: SYSCFG.UR8@stm32h723, SYSCFG.UR8@stm32h725, SYSCFG.UR8@stm32h73x, SYSCFG.UR8@stm32h742x, SYSCFG.UR8@stm32h743, ... +10 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur8_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint16_t, 31, 17>,
             groov::field<"mesad_2", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 1>,
             groov::field<"mepad_2", bool, 0, 0>>;

// syscfg_ur9_v1: UR9 (version 1)
// Used by: SYSCFG.UR9@stm32h723, SYSCFG.UR9@stm32h725, SYSCFG.UR9@stm32h73x, SYSCFG.UR9@stm32h742x, SYSCFG.UR9@stm32h743, ... +2 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur9_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 28>,
             groov::field<"pa_beg_2", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 8>,
             groov::field<"wrpn_2", std::uint8_t, 7, 0>>;

// syscfg_ur9_v2: UR9 (version 2)
// Used by: SYSCFG.UR9@stm32h745cm4, SYSCFG.UR9@stm32h745cm7, SYSCFG.UR9@stm32h747cm4, SYSCFG.UR9@stm32h747cm7, SYSCFG.UR9@stm32h755cm4, ... +3 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using syscfg_ur9_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 28>,
             groov::field<"pa_beg_2", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 8>,
             groov::field<"wrps_2", std::uint8_t, 7, 0>>;

} // namespace stm32::registers
