--
--	Conversion of ODAS-PSOC5-02.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Dec 10 20:21:24 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_16 : bit;
SIGNAL tmpOE__P1_05_net_0 : bit;
SIGNAL Net_360 : bit;
SIGNAL tmpFB_0__P1_05_net_0 : bit;
SIGNAL tmpIO_0__P1_05_net_0 : bit;
TERMINAL tmpSIOVREF__P1_05_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__P1_05_net_0 : bit;
SIGNAL Net_138 : bit;
SIGNAL Net_764_3 : bit;
SIGNAL Net_18 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL Net_764_2 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL Net_764_1 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL Net_764_0 : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:b_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_1:MODIN1_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_1:MODIN1_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_1:MODIN1_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_1:MODIN1_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL tmpOE__P1_06_net_0 : bit;
SIGNAL Net_368 : bit;
SIGNAL tmpFB_0__P1_06_net_0 : bit;
SIGNAL tmpIO_0__P1_06_net_0 : bit;
TERMINAL tmpSIOVREF__P1_06_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_06_net_0 : bit;
SIGNAL tmpOE__P1_07_net_0 : bit;
SIGNAL Net_359 : bit;
SIGNAL tmpFB_0__P1_07_net_0 : bit;
SIGNAL tmpIO_0__P1_07_net_0 : bit;
TERMINAL tmpSIOVREF__P1_07_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_07_net_0 : bit;
SIGNAL tmpOE__P1_08_net_0 : bit;
SIGNAL Net_367 : bit;
SIGNAL tmpFB_0__P1_08_net_0 : bit;
SIGNAL tmpIO_0__P1_08_net_0 : bit;
TERMINAL tmpSIOVREF__P1_08_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_08_net_0 : bit;
SIGNAL tmpOE__P1_33_net_0 : bit;
SIGNAL Net_796 : bit;
SIGNAL tmpIO_0__P1_33_net_0 : bit;
TERMINAL tmpSIOVREF__P1_33_net_0 : bit;
TERMINAL Net_767 : bit;
SIGNAL tmpINTERRUPT_0__P1_33_net_0 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_4_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_5_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_6_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_7_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_8_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_9_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_10_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_11_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_12_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_13_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_14_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_15_reg\ : bit;
SIGNAL Net_357 : bit;
SIGNAL Net_358 : bit;
SIGNAL Net_361 : bit;
SIGNAL Net_362 : bit;
SIGNAL Net_363 : bit;
SIGNAL Net_364 : bit;
SIGNAL Net_365 : bit;
SIGNAL Net_366 : bit;
SIGNAL Net_369 : bit;
SIGNAL Net_370 : bit;
SIGNAL Net_371 : bit;
SIGNAL Net_108 : bit;
SIGNAL tmpOE__P1_09_net_0 : bit;
SIGNAL tmpFB_0__P1_09_net_0 : bit;
SIGNAL tmpIO_0__P1_09_net_0 : bit;
TERMINAL tmpSIOVREF__P1_09_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_09_net_0 : bit;
SIGNAL tmpOE__P1_10_net_0 : bit;
SIGNAL tmpFB_0__P1_10_net_0 : bit;
SIGNAL tmpIO_0__P1_10_net_0 : bit;
TERMINAL tmpSIOVREF__P1_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_10_net_0 : bit;
SIGNAL tmpOE__P1_11_net_0 : bit;
SIGNAL tmpFB_0__P1_11_net_0 : bit;
SIGNAL tmpIO_0__P1_11_net_0 : bit;
TERMINAL tmpSIOVREF__P1_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_11_net_0 : bit;
SIGNAL tmpOE__P1_12_net_0 : bit;
SIGNAL tmpFB_0__P1_12_net_0 : bit;
SIGNAL tmpIO_0__P1_12_net_0 : bit;
TERMINAL tmpSIOVREF__P1_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_12_net_0 : bit;
SIGNAL tmpOE__P1_13_net_0 : bit;
SIGNAL tmpFB_0__P1_13_net_0 : bit;
SIGNAL tmpIO_0__P1_13_net_0 : bit;
TERMINAL tmpSIOVREF__P1_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_13_net_0 : bit;
SIGNAL tmpOE__P1_14_net_0 : bit;
SIGNAL tmpFB_0__P1_14_net_0 : bit;
SIGNAL tmpIO_0__P1_14_net_0 : bit;
TERMINAL tmpSIOVREF__P1_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_14_net_0 : bit;
SIGNAL tmpOE__P1_15_net_0 : bit;
SIGNAL tmpFB_0__P1_15_net_0 : bit;
SIGNAL tmpIO_0__P1_15_net_0 : bit;
TERMINAL tmpSIOVREF__P1_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_15_net_0 : bit;
SIGNAL tmpOE__P1_16_net_0 : bit;
SIGNAL tmpFB_0__P1_16_net_0 : bit;
SIGNAL tmpIO_0__P1_16_net_0 : bit;
TERMINAL tmpSIOVREF__P1_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_16_net_0 : bit;
SIGNAL tmpOE__P1_17_net_0 : bit;
SIGNAL tmpFB_0__P1_17_net_0 : bit;
SIGNAL tmpIO_0__P1_17_net_0 : bit;
TERMINAL tmpSIOVREF__P1_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_17_net_0 : bit;
SIGNAL tmpOE__P1_18_net_0 : bit;
SIGNAL tmpFB_0__P1_18_net_0 : bit;
SIGNAL tmpIO_0__P1_18_net_0 : bit;
TERMINAL tmpSIOVREF__P1_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_18_net_0 : bit;
SIGNAL tmpOE__P1_19_net_0 : bit;
SIGNAL tmpFB_0__P1_19_net_0 : bit;
SIGNAL tmpIO_0__P1_19_net_0 : bit;
TERMINAL tmpSIOVREF__P1_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_19_net_0 : bit;
SIGNAL tmpOE__P1_20_net_0 : bit;
SIGNAL tmpFB_0__P1_20_net_0 : bit;
SIGNAL tmpIO_0__P1_20_net_0 : bit;
TERMINAL tmpSIOVREF__P1_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_20_net_0 : bit;
SIGNAL Net_416 : bit;
SIGNAL tmpOE__P1_32_net_0 : bit;
SIGNAL Net_423 : bit;
SIGNAL tmpFB_0__P1_32_net_0 : bit;
SIGNAL tmpIO_0__P1_32_net_0 : bit;
TERMINAL tmpSIOVREF__P1_32_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_32_net_0 : bit;
SIGNAL tmpOE__P1_31_net_0 : bit;
SIGNAL Net_619 : bit;
SIGNAL tmpFB_0__P1_31_net_0 : bit;
SIGNAL tmpIO_0__P1_31_net_0 : bit;
TERMINAL tmpSIOVREF__P1_31_net_0 : bit;
TERMINAL Net_784 : bit;
SIGNAL tmpINTERRUPT_0__P1_31_net_0 : bit;
SIGNAL tmpOE__P1_30_net_0 : bit;
SIGNAL Net_424 : bit;
SIGNAL tmpFB_0__P1_30_net_0 : bit;
SIGNAL tmpIO_0__P1_30_net_0 : bit;
TERMINAL tmpSIOVREF__P1_30_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_30_net_0 : bit;
SIGNAL tmpOE__P1_29_net_0 : bit;
SIGNAL Net_189 : bit;
SIGNAL tmpFB_0__P1_29_net_0 : bit;
SIGNAL tmpIO_0__P1_29_net_0 : bit;
TERMINAL tmpSIOVREF__P1_29_net_0 : bit;
TERMINAL Net_781 : bit;
SIGNAL tmpINTERRUPT_0__P1_29_net_0 : bit;
SIGNAL tmpOE__P1_28_net_0 : bit;
SIGNAL Net_419 : bit;
SIGNAL tmpFB_0__P1_28_net_0 : bit;
SIGNAL tmpIO_0__P1_28_net_0 : bit;
TERMINAL tmpSIOVREF__P1_28_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_28_net_0 : bit;
SIGNAL tmpOE__P1_27_net_0 : bit;
SIGNAL Net_415 : bit;
SIGNAL tmpFB_0__P1_27_net_0 : bit;
SIGNAL tmpIO_0__P1_27_net_0 : bit;
TERMINAL tmpSIOVREF__P1_27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_27_net_0 : bit;
SIGNAL tmpOE__P1_26_net_0 : bit;
SIGNAL Net_420 : bit;
SIGNAL tmpFB_0__P1_26_net_0 : bit;
SIGNAL tmpIO_0__P1_26_net_0 : bit;
TERMINAL tmpSIOVREF__P1_26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_26_net_0 : bit;
SIGNAL tmpOE__P1_25_net_0 : bit;
SIGNAL tmpFB_0__P1_25_net_0 : bit;
SIGNAL tmpIO_0__P1_25_net_0 : bit;
TERMINAL tmpSIOVREF__P1_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_25_net_0 : bit;
SIGNAL tmpOE__P1_24_net_0 : bit;
SIGNAL Net_421 : bit;
SIGNAL tmpFB_0__P1_24_net_0 : bit;
SIGNAL tmpIO_0__P1_24_net_0 : bit;
TERMINAL tmpSIOVREF__P1_24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_24_net_0 : bit;
SIGNAL tmpOE__P1_23_net_0 : bit;
SIGNAL Net_417 : bit;
SIGNAL tmpFB_0__P1_23_net_0 : bit;
SIGNAL tmpIO_0__P1_23_net_0 : bit;
TERMINAL tmpSIOVREF__P1_23_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_23_net_0 : bit;
SIGNAL tmpOE__P1_22_net_0 : bit;
SIGNAL Net_422 : bit;
SIGNAL tmpFB_0__P1_22_net_0 : bit;
SIGNAL tmpIO_0__P1_22_net_0 : bit;
TERMINAL tmpSIOVREF__P1_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_22_net_0 : bit;
SIGNAL tmpOE__P1_21_net_0 : bit;
SIGNAL Net_418 : bit;
SIGNAL tmpFB_0__P1_21_net_0 : bit;
SIGNAL tmpIO_0__P1_21_net_0 : bit;
TERMINAL tmpSIOVREF__P1_21_net_0 : bit;
SIGNAL tmpINTERRUPT_0__P1_21_net_0 : bit;
SIGNAL Net_575 : bit;
ATTRIBUTE soft of Net_575:SIGNAL IS '1';
SIGNAL Net_502 : bit;
SIGNAL Net_640 : bit;
SIGNAL Net_185 : bit;
SIGNAL Net_183 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL Net_758 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL Net_139_7 : bit;
SIGNAL Net_482 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL Net_139_6 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL Net_139_5 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL Net_139_4 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL Net_139_3 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL Net_139_2 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL Net_139_1 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL Net_139_0 : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:b_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter_2:MODIN2_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter_2:MODIN2_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter_2:MODIN2_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter_2:MODIN2_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter_2:MODIN2_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter_2:MODIN2_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter_2:MODIN2_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter_2:MODIN2_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter_2:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \StartPWMA:clk\ : bit;
SIGNAL \StartPWMA:rst\ : bit;
SIGNAL Net_141_7 : bit;
SIGNAL \StartPWMA:control_out_7\ : bit;
SIGNAL Net_141_6 : bit;
SIGNAL \StartPWMA:control_out_6\ : bit;
SIGNAL Net_141_5 : bit;
SIGNAL \StartPWMA:control_out_5\ : bit;
SIGNAL Net_141_4 : bit;
SIGNAL \StartPWMA:control_out_4\ : bit;
SIGNAL Net_141_3 : bit;
SIGNAL \StartPWMA:control_out_3\ : bit;
SIGNAL Net_141_2 : bit;
SIGNAL \StartPWMA:control_out_2\ : bit;
SIGNAL Net_141_1 : bit;
SIGNAL \StartPWMA:control_out_1\ : bit;
SIGNAL Net_141_0 : bit;
SIGNAL \StartPWMA:control_out_0\ : bit;
SIGNAL \StartPWMA:control_7\ : bit;
SIGNAL \StartPWMA:control_6\ : bit;
SIGNAL \StartPWMA:control_5\ : bit;
SIGNAL \StartPWMA:control_4\ : bit;
SIGNAL \StartPWMA:control_3\ : bit;
SIGNAL \StartPWMA:control_2\ : bit;
SIGNAL \StartPWMA:control_1\ : bit;
SIGNAL \StartPWMA:control_0\ : bit;
SIGNAL \EndPWMA:clk\ : bit;
SIGNAL \EndPWMA:rst\ : bit;
SIGNAL Net_160_7 : bit;
SIGNAL \EndPWMA:control_out_7\ : bit;
SIGNAL Net_160_6 : bit;
SIGNAL \EndPWMA:control_out_6\ : bit;
SIGNAL Net_160_5 : bit;
SIGNAL \EndPWMA:control_out_5\ : bit;
SIGNAL Net_160_4 : bit;
SIGNAL \EndPWMA:control_out_4\ : bit;
SIGNAL Net_160_3 : bit;
SIGNAL \EndPWMA:control_out_3\ : bit;
SIGNAL Net_160_2 : bit;
SIGNAL \EndPWMA:control_out_2\ : bit;
SIGNAL Net_160_1 : bit;
SIGNAL \EndPWMA:control_out_1\ : bit;
SIGNAL Net_160_0 : bit;
SIGNAL \EndPWMA:control_out_0\ : bit;
SIGNAL \EndPWMA:control_7\ : bit;
SIGNAL \EndPWMA:control_6\ : bit;
SIGNAL \EndPWMA:control_5\ : bit;
SIGNAL \EndPWMA:control_4\ : bit;
SIGNAL \EndPWMA:control_3\ : bit;
SIGNAL \EndPWMA:control_2\ : bit;
SIGNAL \EndPWMA:control_1\ : bit;
SIGNAL \EndPWMA:control_0\ : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_761 : bit;
SIGNAL \StartPWMB:clk\ : bit;
SIGNAL \StartPWMB:rst\ : bit;
SIGNAL Net_230_7 : bit;
SIGNAL \StartPWMB:control_out_7\ : bit;
SIGNAL Net_230_6 : bit;
SIGNAL \StartPWMB:control_out_6\ : bit;
SIGNAL Net_230_5 : bit;
SIGNAL \StartPWMB:control_out_5\ : bit;
SIGNAL Net_230_4 : bit;
SIGNAL \StartPWMB:control_out_4\ : bit;
SIGNAL Net_230_3 : bit;
SIGNAL \StartPWMB:control_out_3\ : bit;
SIGNAL Net_230_2 : bit;
SIGNAL \StartPWMB:control_out_2\ : bit;
SIGNAL Net_230_1 : bit;
SIGNAL \StartPWMB:control_out_1\ : bit;
SIGNAL Net_230_0 : bit;
SIGNAL \StartPWMB:control_out_0\ : bit;
SIGNAL \StartPWMB:control_7\ : bit;
SIGNAL \StartPWMB:control_6\ : bit;
SIGNAL \StartPWMB:control_5\ : bit;
SIGNAL \StartPWMB:control_4\ : bit;
SIGNAL \StartPWMB:control_3\ : bit;
SIGNAL \StartPWMB:control_2\ : bit;
SIGNAL \StartPWMB:control_1\ : bit;
SIGNAL \StartPWMB:control_0\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \Freq:clk\ : bit;
SIGNAL \Freq:rst\ : bit;
SIGNAL Net_192_7 : bit;
SIGNAL \Freq:control_out_7\ : bit;
SIGNAL Net_192_6 : bit;
SIGNAL \Freq:control_out_6\ : bit;
SIGNAL Net_192_5 : bit;
SIGNAL \Freq:control_out_5\ : bit;
SIGNAL Net_192_4 : bit;
SIGNAL \Freq:control_out_4\ : bit;
SIGNAL Net_192_3 : bit;
SIGNAL \Freq:control_out_3\ : bit;
SIGNAL Net_192_2 : bit;
SIGNAL \Freq:control_out_2\ : bit;
SIGNAL Net_192_1 : bit;
SIGNAL \Freq:control_out_1\ : bit;
SIGNAL Net_192_0 : bit;
SIGNAL \Freq:control_out_0\ : bit;
SIGNAL \Freq:control_7\ : bit;
SIGNAL \Freq:control_6\ : bit;
SIGNAL \Freq:control_5\ : bit;
SIGNAL \Freq:control_4\ : bit;
SIGNAL \Freq:control_3\ : bit;
SIGNAL \Freq:control_2\ : bit;
SIGNAL \Freq:control_1\ : bit;
SIGNAL \Freq:control_0\ : bit;
SIGNAL \EndPWMB:clk\ : bit;
SIGNAL \EndPWMB:rst\ : bit;
SIGNAL Net_233_7 : bit;
SIGNAL \EndPWMB:control_out_7\ : bit;
SIGNAL Net_233_6 : bit;
SIGNAL \EndPWMB:control_out_6\ : bit;
SIGNAL Net_233_5 : bit;
SIGNAL \EndPWMB:control_out_5\ : bit;
SIGNAL Net_233_4 : bit;
SIGNAL \EndPWMB:control_out_4\ : bit;
SIGNAL Net_233_3 : bit;
SIGNAL \EndPWMB:control_out_3\ : bit;
SIGNAL Net_233_2 : bit;
SIGNAL \EndPWMB:control_out_2\ : bit;
SIGNAL Net_233_1 : bit;
SIGNAL \EndPWMB:control_out_1\ : bit;
SIGNAL Net_233_0 : bit;
SIGNAL \EndPWMB:control_out_0\ : bit;
SIGNAL \EndPWMB:control_7\ : bit;
SIGNAL \EndPWMB:control_6\ : bit;
SIGNAL \EndPWMB:control_5\ : bit;
SIGNAL \EndPWMB:control_4\ : bit;
SIGNAL \EndPWMB:control_3\ : bit;
SIGNAL \EndPWMB:control_2\ : bit;
SIGNAL \EndPWMB:control_1\ : bit;
SIGNAL \EndPWMB:control_0\ : bit;
SIGNAL Net_241 : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL Net_746 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL Net_748 : bit;
SIGNAL \Status_Reg_1:status_0\ : bit;
SIGNAL \Status_Reg_1:status_1\ : bit;
SIGNAL \Status_Reg_1:status_2\ : bit;
SIGNAL Net_789 : bit;
SIGNAL \Status_Reg_1:status_3\ : bit;
SIGNAL \Status_Reg_1:status_4\ : bit;
SIGNAL \Status_Reg_1:status_5\ : bit;
SIGNAL \Status_Reg_1:status_6\ : bit;
SIGNAL \Status_Reg_1:status_7\ : bit;
SIGNAL tmpOE__P1_34_net_0 : bit;
SIGNAL Net_683 : bit;
SIGNAL tmpFB_0__P1_34_net_0 : bit;
SIGNAL tmpIO_0__P1_34_net_0 : bit;
TERMINAL tmpSIOVREF__P1_34_net_0 : bit;
TERMINAL Net_786 : bit;
SIGNAL tmpINTERRUPT_0__P1_34_net_0 : bit;
TERMINAL Net_787 : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_316 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_317 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_319 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_320 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_321 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_322 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL Net_315 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
TERMINAL Net_768 : bit;
TERMINAL Net_772 : bit;
TERMINAL Net_774 : bit;
TERMINAL Net_782 : bit;
TERMINAL Net_785 : bit;
TERMINAL Net_788 : bit;
SIGNAL \Debouncer_1:op_clk\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_795 : bit;
SIGNAL Net_793 : bit;
SIGNAL Net_794 : bit;
SIGNAL \MODULE_3:g1:a0:newa_7\ : bit;
SIGNAL MODIN3_7 : bit;
SIGNAL \MODULE_3:g1:a0:newa_6\ : bit;
SIGNAL MODIN3_6 : bit;
SIGNAL \MODULE_3:g1:a0:newa_5\ : bit;
SIGNAL MODIN3_5 : bit;
SIGNAL \MODULE_3:g1:a0:newa_4\ : bit;
SIGNAL MODIN3_4 : bit;
SIGNAL \MODULE_3:g1:a0:newa_3\ : bit;
SIGNAL MODIN3_3 : bit;
SIGNAL \MODULE_3:g1:a0:newa_2\ : bit;
SIGNAL MODIN3_2 : bit;
SIGNAL \MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \MODULE_3:g1:a0:newb_7\ : bit;
SIGNAL MODIN4_7 : bit;
SIGNAL \MODULE_3:g1:a0:newb_6\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \MODULE_3:g1:a0:newb_5\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \MODULE_3:g1:a0:newb_4\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \MODULE_3:g1:a0:newb_3\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \MODULE_3:g1:a0:newb_2\ : bit;
SIGNAL MODIN4_2 : bit;
SIGNAL \MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \MODULE_3:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_5\ : bit;
ATTRIBUTE soft of \MODULE_3:g1:a0:gx:u0:eq_5\:SIGNAL IS '1';
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \MODULE_4:g1:a0:newa_7\ : bit;
SIGNAL MODIN5_7 : bit;
SIGNAL \MODULE_4:g1:a0:newa_6\ : bit;
SIGNAL MODIN5_6 : bit;
SIGNAL \MODULE_4:g1:a0:newa_5\ : bit;
SIGNAL MODIN5_5 : bit;
SIGNAL \MODULE_4:g1:a0:newa_4\ : bit;
SIGNAL MODIN5_4 : bit;
SIGNAL \MODULE_4:g1:a0:newa_3\ : bit;
SIGNAL MODIN5_3 : bit;
SIGNAL \MODULE_4:g1:a0:newa_2\ : bit;
SIGNAL MODIN5_2 : bit;
SIGNAL \MODULE_4:g1:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \MODULE_4:g1:a0:newb_7\ : bit;
SIGNAL MODIN6_7 : bit;
SIGNAL \MODULE_4:g1:a0:newb_6\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \MODULE_4:g1:a0:newb_5\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \MODULE_4:g1:a0:newb_4\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \MODULE_4:g1:a0:newb_3\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \MODULE_4:g1:a0:newb_2\ : bit;
SIGNAL MODIN6_2 : bit;
SIGNAL \MODULE_4:g1:a0:newb_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \MODULE_4:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_5\ : bit;
ATTRIBUTE soft of \MODULE_4:g1:a0:gx:u0:eq_5\:SIGNAL IS '1';
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:neq\:SIGNAL IS 2;
SIGNAL \MODULE_5:g1:a0:newa_7\ : bit;
SIGNAL MODIN7_7 : bit;
SIGNAL \MODULE_5:g1:a0:newa_6\ : bit;
SIGNAL MODIN7_6 : bit;
SIGNAL \MODULE_5:g1:a0:newa_5\ : bit;
SIGNAL MODIN7_5 : bit;
SIGNAL \MODULE_5:g1:a0:newa_4\ : bit;
SIGNAL MODIN7_4 : bit;
SIGNAL \MODULE_5:g1:a0:newa_3\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \MODULE_5:g1:a0:newa_2\ : bit;
SIGNAL MODIN7_2 : bit;
SIGNAL \MODULE_5:g1:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_5:g1:a0:newb_7\ : bit;
SIGNAL MODIN8_7 : bit;
SIGNAL \MODULE_5:g1:a0:newb_6\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \MODULE_5:g1:a0:newb_5\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \MODULE_5:g1:a0:newb_4\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \MODULE_5:g1:a0:newb_3\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \MODULE_5:g1:a0:newb_2\ : bit;
SIGNAL MODIN8_2 : bit;
SIGNAL \MODULE_5:g1:a0:newb_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_5:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_5\ : bit;
ATTRIBUTE soft of \MODULE_5:g1:a0:gx:u0:eq_5\:SIGNAL IS '1';
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \MODULE_5:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_5:neq\:SIGNAL IS 2;
SIGNAL \MODULE_6:g1:a0:newa_7\ : bit;
SIGNAL MODIN9_7 : bit;
SIGNAL \MODULE_6:g1:a0:newa_6\ : bit;
SIGNAL MODIN9_6 : bit;
SIGNAL \MODULE_6:g1:a0:newa_5\ : bit;
SIGNAL MODIN9_5 : bit;
SIGNAL \MODULE_6:g1:a0:newa_4\ : bit;
SIGNAL MODIN9_4 : bit;
SIGNAL \MODULE_6:g1:a0:newa_3\ : bit;
SIGNAL MODIN9_3 : bit;
SIGNAL \MODULE_6:g1:a0:newa_2\ : bit;
SIGNAL MODIN9_2 : bit;
SIGNAL \MODULE_6:g1:a0:newa_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_6:g1:a0:newb_7\ : bit;
SIGNAL MODIN10_7 : bit;
SIGNAL \MODULE_6:g1:a0:newb_6\ : bit;
SIGNAL MODIN10_6 : bit;
SIGNAL \MODULE_6:g1:a0:newb_5\ : bit;
SIGNAL MODIN10_5 : bit;
SIGNAL \MODULE_6:g1:a0:newb_4\ : bit;
SIGNAL MODIN10_4 : bit;
SIGNAL \MODULE_6:g1:a0:newb_3\ : bit;
SIGNAL MODIN10_3 : bit;
SIGNAL \MODULE_6:g1:a0:newb_2\ : bit;
SIGNAL MODIN10_2 : bit;
SIGNAL \MODULE_6:g1:a0:newb_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \MODULE_6:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_5\ : bit;
ATTRIBUTE soft of \MODULE_6:g1:a0:gx:u0:eq_5\:SIGNAL IS '1';
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \MODULE_6:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_6:neq\:SIGNAL IS 2;
SIGNAL \MODULE_7:g1:a0:newa_7\ : bit;
SIGNAL MODIN11_7 : bit;
SIGNAL \MODULE_7:g1:a0:newa_6\ : bit;
SIGNAL MODIN11_6 : bit;
SIGNAL \MODULE_7:g1:a0:newa_5\ : bit;
SIGNAL MODIN11_5 : bit;
SIGNAL \MODULE_7:g1:a0:newa_4\ : bit;
SIGNAL MODIN11_4 : bit;
SIGNAL \MODULE_7:g1:a0:newa_3\ : bit;
SIGNAL MODIN11_3 : bit;
SIGNAL \MODULE_7:g1:a0:newa_2\ : bit;
SIGNAL MODIN11_2 : bit;
SIGNAL \MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \MODULE_7:g1:a0:newb_7\ : bit;
SIGNAL MODIN12_7 : bit;
SIGNAL \MODULE_7:g1:a0:newb_6\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \MODULE_7:g1:a0:newb_5\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \MODULE_7:g1:a0:newb_4\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \MODULE_7:g1:a0:newb_3\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \MODULE_7:g1:a0:newb_2\ : bit;
SIGNAL MODIN12_2 : bit;
SIGNAL \MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \MODULE_7:g1:a0:dataa_7\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_6\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_5\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_4\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_7\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_6\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_5\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_4\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_5\ : bit;
ATTRIBUTE soft of \MODULE_7:g1:a0:gx:u0:eq_5\:SIGNAL IS '1';
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_6\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_7\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:neq\:SIGNAL IS 2;
SIGNAL Net_764_3D : bit;
SIGNAL Net_764_2D : bit;
SIGNAL Net_764_1D : bit;
SIGNAL Net_764_0D : bit;
SIGNAL Net_139_7D : bit;
SIGNAL Net_139_6D : bit;
SIGNAL Net_139_5D : bit;
SIGNAL Net_139_4D : bit;
SIGNAL Net_139_3D : bit;
SIGNAL Net_139_2D : bit;
SIGNAL Net_139_1D : bit;
SIGNAL Net_139_0D : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_795D : bit;
SIGNAL Net_793D : bit;
SIGNAL Net_794D : bit;
BEGIN

Net_16 <=  ('1') ;

zero <=  ('0') ;

Net_764_3D <= ((not Net_764_3 and Net_764_2 and Net_764_1 and Net_764_0)
	OR (not Net_764_0 and Net_764_3)
	OR (not Net_764_1 and Net_764_3)
	OR (not Net_764_2 and Net_764_3));

Net_764_2D <= ((not Net_764_2 and Net_764_1 and Net_764_0)
	OR (not Net_764_0 and Net_764_2)
	OR (not Net_764_1 and Net_764_2));

Net_764_1D <= ((not Net_764_0 and Net_764_1)
	OR (not Net_764_1 and Net_764_0));

Net_764_0D <= (not Net_764_0);

Net_357 <= ((not Net_764_3 and not Net_764_2 and not Net_764_1 and not Net_764_0));

Net_358 <= ((not Net_764_3 and not Net_764_2 and not Net_764_1 and Net_764_0));

Net_359 <= ((not Net_764_3 and not Net_764_2 and not Net_764_0 and Net_764_1));

Net_360 <= ((not Net_764_3 and not Net_764_2 and Net_764_1 and Net_764_0));

Net_361 <= ((not Net_764_3 and not Net_764_1 and not Net_764_0 and Net_764_2));

Net_362 <= ((not Net_764_3 and not Net_764_1 and Net_764_2 and Net_764_0));

Net_363 <= ((not Net_764_3 and not Net_764_0 and Net_764_2 and Net_764_1));

Net_364 <= ((not Net_764_3 and Net_764_2 and Net_764_1 and Net_764_0));

Net_365 <= ((not Net_764_2 and not Net_764_1 and not Net_764_0 and Net_764_3));

Net_366 <= ((not Net_764_2 and not Net_764_1 and Net_764_3 and Net_764_0));

Net_367 <= ((not Net_764_2 and not Net_764_0 and Net_764_3 and Net_764_1));

Net_368 <= ((not Net_764_2 and Net_764_3 and Net_764_1 and Net_764_0));

Net_369 <= ((not Net_764_1 and not Net_764_0 and Net_764_3 and Net_764_2));

Net_370 <= ((not Net_764_1 and Net_764_3 and Net_764_2 and Net_764_0));

Net_371 <= ((not Net_764_0 and Net_764_3 and Net_764_2 and Net_764_1));

Net_108 <= ((Net_764_3 and Net_764_2 and Net_764_1 and Net_764_0));

Net_575 <= ((not Net_139_7 and not Net_139_6 and not Net_192_7 and not Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_6 and not Net_192_6 and Net_139_7 and Net_192_7 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (not Net_139_7 and not Net_192_7 and Net_139_6 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR (Net_139_7 and Net_139_6 and Net_192_7 and Net_192_6 and \MODULE_5:g1:a0:gx:u0:eq_5\)
	OR Net_640);

Net_139_7D <= ((not Net_575 and not Net_139_7 and Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_575 and not Net_139_0 and Net_139_7)
	OR (not Net_575 and not Net_139_1 and Net_139_7)
	OR (not Net_575 and not Net_139_2 and Net_139_7)
	OR (not Net_575 and not Net_139_3 and Net_139_7)
	OR (not Net_575 and not Net_139_4 and Net_139_7)
	OR (not Net_575 and not Net_139_5 and Net_139_7)
	OR (not Net_575 and not Net_139_6 and Net_139_7));

Net_139_6D <= ((not Net_575 and not Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_575 and not Net_139_0 and Net_139_6)
	OR (not Net_575 and not Net_139_1 and Net_139_6)
	OR (not Net_575 and not Net_139_2 and Net_139_6)
	OR (not Net_575 and not Net_139_3 and Net_139_6)
	OR (not Net_575 and not Net_139_4 and Net_139_6)
	OR (not Net_575 and not Net_139_5 and Net_139_6));

Net_139_5D <= ((not Net_575 and not Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_575 and not Net_139_0 and Net_139_5)
	OR (not Net_575 and not Net_139_1 and Net_139_5)
	OR (not Net_575 and not Net_139_2 and Net_139_5)
	OR (not Net_575 and not Net_139_3 and Net_139_5)
	OR (not Net_575 and not Net_139_4 and Net_139_5));

Net_139_4D <= ((not Net_575 and not Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_575 and not Net_139_0 and Net_139_4)
	OR (not Net_575 and not Net_139_1 and Net_139_4)
	OR (not Net_575 and not Net_139_2 and Net_139_4)
	OR (not Net_575 and not Net_139_3 and Net_139_4));

Net_139_3D <= ((not Net_575 and not Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_575 and not Net_139_0 and Net_139_3)
	OR (not Net_575 and not Net_139_1 and Net_139_3)
	OR (not Net_575 and not Net_139_2 and Net_139_3));

Net_139_2D <= ((not Net_575 and not Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_575 and not Net_139_0 and Net_139_2)
	OR (not Net_575 and not Net_139_1 and Net_139_2));

Net_139_1D <= ((not Net_575 and not Net_139_0 and Net_139_1)
	OR (not Net_575 and not Net_139_1 and Net_139_0));

Net_139_0D <= ((not Net_575 and not Net_139_0));

\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((Net_139_7 and Net_139_6 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0));

cy_srff_1D <= ((not Net_640 and not Net_139_7 and not Net_141_7 and not Net_160_6 and Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_160_6 and Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and Net_160_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_6 and not Net_141_6 and Net_139_7 and Net_141_7 and Net_160_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_6 and not Net_141_6 and not Net_160_7 and Net_139_7 and Net_141_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_160_7 and Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and Net_160_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_141_7 and Net_139_6 and Net_141_6 and Net_160_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_139_6 and not Net_141_7 and not Net_141_6 and not \MODULE_4:g1:a0:gx:u0:eq_5\ and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_6 and not Net_141_6 and not \MODULE_4:g1:a0:gx:u0:eq_5\ and Net_139_7 and Net_141_7 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_141_7 and not \MODULE_4:g1:a0:gx:u0:eq_5\ and Net_139_6 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not \MODULE_4:g1:a0:gx:u0:eq_5\ and Net_139_7 and Net_139_6 and Net_141_7 and Net_141_6 and \MODULE_3:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_160_6 and Net_189 and Net_139_6)
	OR (not Net_640 and not Net_139_6 and Net_189 and Net_160_6)
	OR (not Net_640 and not Net_160_7 and Net_189 and Net_139_7)
	OR (not Net_640 and not Net_139_7 and Net_189 and Net_160_7)
	OR (not Net_640 and not \MODULE_4:g1:a0:gx:u0:eq_5\ and Net_189));

cy_srff_2D <= ((not Net_640 and not Net_139_7 and not Net_230_7 and not Net_233_6 and Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_233_6 and Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and Net_233_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_6 and not Net_230_6 and Net_139_7 and Net_230_7 and Net_233_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_6 and not Net_230_6 and not Net_233_7 and Net_139_7 and Net_230_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_233_7 and Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and Net_233_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_230_7 and Net_139_6 and Net_230_6 and Net_233_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_139_6 and not Net_230_7 and not Net_230_6 and not \MODULE_7:g1:a0:gx:u0:eq_5\ and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_6 and not Net_230_6 and not \MODULE_7:g1:a0:gx:u0:eq_5\ and Net_139_7 and Net_230_7 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_139_7 and not Net_230_7 and not \MODULE_7:g1:a0:gx:u0:eq_5\ and Net_139_6 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not \MODULE_7:g1:a0:gx:u0:eq_5\ and Net_139_7 and Net_139_6 and Net_230_7 and Net_230_6 and \MODULE_6:g1:a0:gx:u0:eq_5\)
	OR (not Net_640 and not Net_233_6 and Net_619 and Net_139_6)
	OR (not Net_640 and not Net_139_6 and Net_619 and Net_233_6)
	OR (not Net_640 and not Net_233_7 and Net_619 and Net_139_7)
	OR (not Net_640 and not Net_139_7 and Net_619 and Net_233_7)
	OR (not Net_640 and not \MODULE_7:g1:a0:gx:u0:eq_5\ and Net_619));

Net_795D <= ((not \Debouncer_1:DEBOUNCER[0]:d_sync_1\ and Net_789));

Net_793D <= ((not Net_789 and \Debouncer_1:DEBOUNCER[0]:d_sync_1\));

Net_794D <= ((not \Debouncer_1:DEBOUNCER[0]:d_sync_1\ and Net_789)
	OR (not Net_789 and \Debouncer_1:DEBOUNCER[0]:d_sync_1\));

\MODULE_3:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_141_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_141_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_141_5 and Net_141_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_141_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_141_5 and Net_141_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_141_5 and Net_141_4 and Net_141_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_2 and Net_141_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_2 and Net_141_5 and Net_141_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_141_4 and Net_141_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_141_3 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_141_5 and Net_141_4 and Net_141_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_141_3 and Net_141_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_141_4 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_141_5 and Net_141_3 and Net_141_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_141_5 and not Net_141_1 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_141_1 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_1 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_1 and Net_141_5 and Net_141_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_1 and Net_141_4 and Net_141_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_141_3 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_3 and Net_139_1 and Net_141_3 and Net_141_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_141_4 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_141_5 and Net_141_3 and Net_141_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_141_5 and not Net_141_2 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_141_2 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_2 and Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_141_4 and not Net_141_3 and not Net_141_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_141_5 and not Net_141_3 and not Net_141_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_141_3 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_141_5 and not Net_141_4 and not Net_141_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_141_4 and not Net_141_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_141_5 and not Net_141_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_0 and not Net_141_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_0 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_0 and Net_141_5 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_0 and Net_141_4 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_141_3 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_3 and Net_139_0 and Net_141_3 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_141_4 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_141_5 and not Net_141_2 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_141_2 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_2 and Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_141_4 and not Net_141_3 and not Net_141_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_141_5 and not Net_141_3 and not Net_141_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_141_3 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_141_5 and not Net_141_4 and not Net_141_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_141_4 and not Net_141_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_141_5 and not Net_141_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_1 and not Net_141_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_5 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_1 and Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_141_4 and not Net_141_3 and not Net_141_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_141_5 and not Net_141_3 and not Net_141_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_141_3 and not Net_141_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_141_5 and not Net_141_4 and not Net_141_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_141_4 and not Net_141_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_141_5 and not Net_141_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_141_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_141_5 and not Net_141_4 and not Net_141_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_141_4 and not Net_141_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_141_5 and not Net_141_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_3 and not Net_141_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_141_5 and not Net_141_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_4 and not Net_141_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_5 and not Net_141_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_141_5 and Net_141_4 and Net_141_3 and Net_141_2 and Net_141_1 and Net_141_0));

\MODULE_3:g1:a0:gx:u0:lt_7\ <= ((not Net_139_6 and Net_141_7 and Net_141_6)
	OR (not Net_139_7 and not Net_139_6 and Net_141_6)
	OR (not Net_139_7 and Net_141_7));

\MODULE_3:g1:a0:gx:u0:gt_7\ <= ((not Net_141_7 and not Net_141_6 and Net_139_6)
	OR (not Net_141_6 and Net_139_7 and Net_139_6)
	OR (not Net_141_7 and Net_139_7));

\MODULE_3:g1:a0:gx:u0:lt_5\ <= ((not Net_139_3 and Net_141_5 and Net_141_4 and Net_141_3)
	OR (not Net_139_5 and not Net_139_3 and Net_141_4 and Net_141_3)
	OR (not Net_139_4 and not Net_139_3 and Net_141_5 and Net_141_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and Net_141_3)
	OR (not Net_139_4 and Net_141_5 and Net_141_4)
	OR (not Net_139_5 and not Net_139_4 and Net_141_4)
	OR (not Net_139_5 and Net_141_5));

\MODULE_3:g1:a0:gx:u0:gt_5\ <= ((not Net_141_5 and not Net_141_4 and not Net_141_3 and Net_139_3)
	OR (not Net_141_4 and not Net_141_3 and Net_139_5 and Net_139_3)
	OR (not Net_141_5 and not Net_141_3 and Net_139_4 and Net_139_3)
	OR (not Net_141_3 and Net_139_5 and Net_139_4 and Net_139_3)
	OR (not Net_141_5 and not Net_141_4 and Net_139_4)
	OR (not Net_141_4 and Net_139_5 and Net_139_4)
	OR (not Net_141_5 and Net_139_5));

\MODULE_3:g1:a0:gx:u0:lt_2\ <= ((not Net_139_0 and Net_141_2 and Net_141_1 and Net_141_0)
	OR (not Net_139_2 and not Net_139_0 and Net_141_1 and Net_141_0)
	OR (not Net_139_1 and not Net_139_0 and Net_141_2 and Net_141_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and Net_141_0)
	OR (not Net_139_1 and Net_141_2 and Net_141_1)
	OR (not Net_139_2 and not Net_139_1 and Net_141_1)
	OR (not Net_139_2 and Net_141_2));

\MODULE_3:g1:a0:gx:u0:gt_2\ <= ((not Net_141_2 and not Net_141_1 and not Net_141_0 and Net_139_0)
	OR (not Net_141_1 and not Net_141_0 and Net_139_2 and Net_139_0)
	OR (not Net_141_2 and not Net_141_0 and Net_139_1 and Net_139_0)
	OR (not Net_141_0 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_141_2 and not Net_141_1 and Net_139_1)
	OR (not Net_141_1 and Net_139_2 and Net_139_1)
	OR (not Net_141_2 and Net_139_2));

\MODULE_4:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_160_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_160_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_160_5 and Net_160_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_160_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_160_5 and Net_160_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_160_5 and Net_160_4 and Net_160_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_2 and Net_160_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_2 and Net_160_5 and Net_160_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_160_4 and Net_160_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_160_3 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_160_5 and Net_160_4 and Net_160_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_160_3 and Net_160_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_160_4 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_160_5 and Net_160_3 and Net_160_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_160_5 and not Net_160_1 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_160_1 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_1 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_1 and Net_160_5 and Net_160_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_1 and Net_160_4 and Net_160_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_160_3 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_3 and Net_139_1 and Net_160_3 and Net_160_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_160_4 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_160_5 and Net_160_3 and Net_160_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_160_5 and not Net_160_2 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_160_2 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_2 and Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_160_4 and not Net_160_3 and not Net_160_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_160_5 and not Net_160_3 and not Net_160_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_160_3 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_160_5 and not Net_160_4 and not Net_160_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_160_4 and not Net_160_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_160_5 and not Net_160_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_0 and not Net_160_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_0 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_0 and Net_160_5 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_0 and Net_160_4 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_160_3 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_3 and Net_139_0 and Net_160_3 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_160_4 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_160_5 and not Net_160_2 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_160_2 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_2 and Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_160_4 and not Net_160_3 and not Net_160_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_160_5 and not Net_160_3 and not Net_160_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_160_3 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_160_5 and not Net_160_4 and not Net_160_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_160_4 and not Net_160_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_160_5 and not Net_160_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_1 and not Net_160_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_5 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_1 and Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_160_4 and not Net_160_3 and not Net_160_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_160_5 and not Net_160_3 and not Net_160_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_160_3 and not Net_160_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_160_5 and not Net_160_4 and not Net_160_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_160_4 and not Net_160_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_160_5 and not Net_160_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_160_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_160_5 and not Net_160_4 and not Net_160_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_160_4 and not Net_160_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_160_5 and not Net_160_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_3 and not Net_160_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_160_5 and not Net_160_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_4 and not Net_160_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_5 and not Net_160_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_160_5 and Net_160_4 and Net_160_3 and Net_160_2 and Net_160_1 and Net_160_0));

\MODULE_4:g1:a0:gx:u0:lt_7\ <= ((not Net_139_6 and Net_160_7 and Net_160_6)
	OR (not Net_139_7 and not Net_139_6 and Net_160_6)
	OR (not Net_139_7 and Net_160_7));

\MODULE_4:g1:a0:gx:u0:gt_7\ <= ((not Net_160_7 and not Net_160_6 and Net_139_6)
	OR (not Net_160_6 and Net_139_7 and Net_139_6)
	OR (not Net_160_7 and Net_139_7));

\MODULE_4:g1:a0:gx:u0:lt_5\ <= ((not Net_139_3 and Net_160_5 and Net_160_4 and Net_160_3)
	OR (not Net_139_5 and not Net_139_3 and Net_160_4 and Net_160_3)
	OR (not Net_139_4 and not Net_139_3 and Net_160_5 and Net_160_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and Net_160_3)
	OR (not Net_139_4 and Net_160_5 and Net_160_4)
	OR (not Net_139_5 and not Net_139_4 and Net_160_4)
	OR (not Net_139_5 and Net_160_5));

\MODULE_4:g1:a0:gx:u0:gt_5\ <= ((not Net_160_5 and not Net_160_4 and not Net_160_3 and Net_139_3)
	OR (not Net_160_4 and not Net_160_3 and Net_139_5 and Net_139_3)
	OR (not Net_160_5 and not Net_160_3 and Net_139_4 and Net_139_3)
	OR (not Net_160_3 and Net_139_5 and Net_139_4 and Net_139_3)
	OR (not Net_160_5 and not Net_160_4 and Net_139_4)
	OR (not Net_160_4 and Net_139_5 and Net_139_4)
	OR (not Net_160_5 and Net_139_5));

\MODULE_4:g1:a0:gx:u0:lt_2\ <= ((not Net_139_0 and Net_160_2 and Net_160_1 and Net_160_0)
	OR (not Net_139_2 and not Net_139_0 and Net_160_1 and Net_160_0)
	OR (not Net_139_1 and not Net_139_0 and Net_160_2 and Net_160_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and Net_160_0)
	OR (not Net_139_1 and Net_160_2 and Net_160_1)
	OR (not Net_139_2 and not Net_139_1 and Net_160_1)
	OR (not Net_139_2 and Net_160_2));

\MODULE_4:g1:a0:gx:u0:gt_2\ <= ((not Net_160_2 and not Net_160_1 and not Net_160_0 and Net_139_0)
	OR (not Net_160_1 and not Net_160_0 and Net_139_2 and Net_139_0)
	OR (not Net_160_2 and not Net_160_0 and Net_139_1 and Net_139_0)
	OR (not Net_160_0 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_160_2 and not Net_160_1 and Net_139_1)
	OR (not Net_160_1 and Net_139_2 and Net_139_1)
	OR (not Net_160_2 and Net_139_2));

\MODULE_5:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_192_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_192_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_192_5 and Net_192_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_192_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_192_5 and Net_192_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_192_5 and Net_192_4 and Net_192_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_2 and Net_192_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_2 and Net_192_5 and Net_192_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_192_4 and Net_192_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_192_3 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_192_5 and Net_192_4 and Net_192_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_192_3 and Net_192_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_192_4 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_192_5 and Net_192_3 and Net_192_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_192_5 and not Net_192_1 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_192_1 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_1 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_1 and Net_192_5 and Net_192_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_1 and Net_192_4 and Net_192_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_192_3 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_3 and Net_139_1 and Net_192_3 and Net_192_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_192_4 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_192_5 and Net_192_3 and Net_192_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_192_5 and not Net_192_2 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_192_2 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_2 and Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_192_4 and not Net_192_3 and not Net_192_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_192_5 and not Net_192_3 and not Net_192_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_192_3 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_192_5 and not Net_192_4 and not Net_192_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_192_4 and not Net_192_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_192_5 and not Net_192_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_0 and not Net_192_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_0 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_0 and Net_192_5 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_0 and Net_192_4 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_192_3 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_3 and Net_139_0 and Net_192_3 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_192_4 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_192_5 and not Net_192_2 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_192_2 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_2 and Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_192_4 and not Net_192_3 and not Net_192_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_192_5 and not Net_192_3 and not Net_192_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_192_3 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_192_5 and not Net_192_4 and not Net_192_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_192_4 and not Net_192_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_192_5 and not Net_192_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_1 and not Net_192_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_5 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_1 and Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_192_4 and not Net_192_3 and not Net_192_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_192_5 and not Net_192_3 and not Net_192_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_192_3 and not Net_192_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_192_5 and not Net_192_4 and not Net_192_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_192_4 and not Net_192_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_192_5 and not Net_192_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_192_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_192_5 and not Net_192_4 and not Net_192_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_192_4 and not Net_192_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_192_5 and not Net_192_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_3 and not Net_192_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_192_5 and not Net_192_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_4 and not Net_192_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_5 and not Net_192_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_192_5 and Net_192_4 and Net_192_3 and Net_192_2 and Net_192_1 and Net_192_0));

\MODULE_5:g1:a0:gx:u0:lt_7\ <= ((not Net_139_6 and Net_192_7 and Net_192_6)
	OR (not Net_139_7 and not Net_139_6 and Net_192_6)
	OR (not Net_139_7 and Net_192_7));

\MODULE_5:g1:a0:gx:u0:gt_7\ <= ((not Net_192_7 and not Net_192_6 and Net_139_6)
	OR (not Net_192_6 and Net_139_7 and Net_139_6)
	OR (not Net_192_7 and Net_139_7));

\MODULE_5:g1:a0:gx:u0:lt_5\ <= ((not Net_139_3 and Net_192_5 and Net_192_4 and Net_192_3)
	OR (not Net_139_5 and not Net_139_3 and Net_192_4 and Net_192_3)
	OR (not Net_139_4 and not Net_139_3 and Net_192_5 and Net_192_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and Net_192_3)
	OR (not Net_139_4 and Net_192_5 and Net_192_4)
	OR (not Net_139_5 and not Net_139_4 and Net_192_4)
	OR (not Net_139_5 and Net_192_5));

\MODULE_5:g1:a0:gx:u0:gt_5\ <= ((not Net_192_5 and not Net_192_4 and not Net_192_3 and Net_139_3)
	OR (not Net_192_4 and not Net_192_3 and Net_139_5 and Net_139_3)
	OR (not Net_192_5 and not Net_192_3 and Net_139_4 and Net_139_3)
	OR (not Net_192_3 and Net_139_5 and Net_139_4 and Net_139_3)
	OR (not Net_192_5 and not Net_192_4 and Net_139_4)
	OR (not Net_192_4 and Net_139_5 and Net_139_4)
	OR (not Net_192_5 and Net_139_5));

\MODULE_5:g1:a0:gx:u0:lt_2\ <= ((not Net_139_0 and Net_192_2 and Net_192_1 and Net_192_0)
	OR (not Net_139_2 and not Net_139_0 and Net_192_1 and Net_192_0)
	OR (not Net_139_1 and not Net_139_0 and Net_192_2 and Net_192_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and Net_192_0)
	OR (not Net_139_1 and Net_192_2 and Net_192_1)
	OR (not Net_139_2 and not Net_139_1 and Net_192_1)
	OR (not Net_139_2 and Net_192_2));

\MODULE_5:g1:a0:gx:u0:gt_2\ <= ((not Net_192_2 and not Net_192_1 and not Net_192_0 and Net_139_0)
	OR (not Net_192_1 and not Net_192_0 and Net_139_2 and Net_139_0)
	OR (not Net_192_2 and not Net_192_0 and Net_139_1 and Net_139_0)
	OR (not Net_192_0 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_192_2 and not Net_192_1 and Net_139_1)
	OR (not Net_192_1 and Net_139_2 and Net_139_1)
	OR (not Net_192_2 and Net_139_2));

\MODULE_6:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_230_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_230_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_230_5 and Net_230_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_230_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_230_5 and Net_230_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_230_5 and Net_230_4 and Net_230_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_2 and Net_230_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_2 and Net_230_5 and Net_230_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_230_4 and Net_230_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_230_3 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_230_5 and Net_230_4 and Net_230_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_230_3 and Net_230_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_230_4 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_230_5 and Net_230_3 and Net_230_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_230_5 and not Net_230_1 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_230_1 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_1 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_1 and Net_230_5 and Net_230_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_1 and Net_230_4 and Net_230_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_230_3 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_3 and Net_139_1 and Net_230_3 and Net_230_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_230_4 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_230_5 and Net_230_3 and Net_230_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_230_5 and not Net_230_2 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_230_2 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_2 and Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_230_4 and not Net_230_3 and not Net_230_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_230_5 and not Net_230_3 and not Net_230_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_230_3 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_230_5 and not Net_230_4 and not Net_230_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_230_4 and not Net_230_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_230_5 and not Net_230_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_0 and not Net_230_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_0 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_0 and Net_230_5 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_0 and Net_230_4 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_230_3 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_3 and Net_139_0 and Net_230_3 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_230_4 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_230_5 and not Net_230_2 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_230_2 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_2 and Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_230_4 and not Net_230_3 and not Net_230_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_230_5 and not Net_230_3 and not Net_230_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_230_3 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_230_5 and not Net_230_4 and not Net_230_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_230_4 and not Net_230_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_230_5 and not Net_230_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_1 and not Net_230_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_5 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_1 and Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_230_4 and not Net_230_3 and not Net_230_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_230_5 and not Net_230_3 and not Net_230_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_230_3 and not Net_230_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_230_5 and not Net_230_4 and not Net_230_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_230_4 and not Net_230_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_230_5 and not Net_230_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_230_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_230_5 and not Net_230_4 and not Net_230_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_230_4 and not Net_230_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_230_5 and not Net_230_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_3 and not Net_230_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_230_5 and not Net_230_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_4 and not Net_230_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_5 and not Net_230_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_230_5 and Net_230_4 and Net_230_3 and Net_230_2 and Net_230_1 and Net_230_0));

\MODULE_6:g1:a0:gx:u0:lt_7\ <= ((not Net_139_6 and Net_230_7 and Net_230_6)
	OR (not Net_139_7 and not Net_139_6 and Net_230_6)
	OR (not Net_139_7 and Net_230_7));

\MODULE_6:g1:a0:gx:u0:gt_7\ <= ((not Net_230_7 and not Net_230_6 and Net_139_6)
	OR (not Net_230_6 and Net_139_7 and Net_139_6)
	OR (not Net_230_7 and Net_139_7));

\MODULE_6:g1:a0:gx:u0:lt_5\ <= ((not Net_139_3 and Net_230_5 and Net_230_4 and Net_230_3)
	OR (not Net_139_5 and not Net_139_3 and Net_230_4 and Net_230_3)
	OR (not Net_139_4 and not Net_139_3 and Net_230_5 and Net_230_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and Net_230_3)
	OR (not Net_139_4 and Net_230_5 and Net_230_4)
	OR (not Net_139_5 and not Net_139_4 and Net_230_4)
	OR (not Net_139_5 and Net_230_5));

\MODULE_6:g1:a0:gx:u0:gt_5\ <= ((not Net_230_5 and not Net_230_4 and not Net_230_3 and Net_139_3)
	OR (not Net_230_4 and not Net_230_3 and Net_139_5 and Net_139_3)
	OR (not Net_230_5 and not Net_230_3 and Net_139_4 and Net_139_3)
	OR (not Net_230_3 and Net_139_5 and Net_139_4 and Net_139_3)
	OR (not Net_230_5 and not Net_230_4 and Net_139_4)
	OR (not Net_230_4 and Net_139_5 and Net_139_4)
	OR (not Net_230_5 and Net_139_5));

\MODULE_6:g1:a0:gx:u0:lt_2\ <= ((not Net_139_0 and Net_230_2 and Net_230_1 and Net_230_0)
	OR (not Net_139_2 and not Net_139_0 and Net_230_1 and Net_230_0)
	OR (not Net_139_1 and not Net_139_0 and Net_230_2 and Net_230_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and Net_230_0)
	OR (not Net_139_1 and Net_230_2 and Net_230_1)
	OR (not Net_139_2 and not Net_139_1 and Net_230_1)
	OR (not Net_139_2 and Net_230_2));

\MODULE_6:g1:a0:gx:u0:gt_2\ <= ((not Net_230_2 and not Net_230_1 and not Net_230_0 and Net_139_0)
	OR (not Net_230_1 and not Net_230_0 and Net_139_2 and Net_139_0)
	OR (not Net_230_2 and not Net_230_0 and Net_139_1 and Net_139_0)
	OR (not Net_230_0 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_230_2 and not Net_230_1 and Net_139_1)
	OR (not Net_230_1 and Net_139_2 and Net_139_1)
	OR (not Net_230_2 and Net_139_2));

\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_233_5)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_233_4)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_233_5 and Net_233_4)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_233_3)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_233_5 and Net_233_3)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_233_4 and Net_233_3)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_233_5 and Net_233_4 and Net_233_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_2 and Net_233_2)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_2 and Net_233_5 and Net_233_2)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_2 and Net_233_4 and Net_233_2)
	OR (not Net_139_3 and not Net_139_1 and not Net_139_0 and not Net_233_3 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_233_5 and Net_233_4 and Net_233_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_1 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_233_3 and Net_233_2)
	OR (not Net_139_4 and not Net_139_1 and not Net_139_0 and not Net_233_4 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_233_5 and Net_233_3 and Net_233_2)
	OR (not Net_139_5 and not Net_139_1 and not Net_139_0 and not Net_233_5 and not Net_233_1 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_233_4 and Net_233_3 and Net_233_2)
	OR (not Net_139_1 and not Net_139_0 and not Net_233_1 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_1 and Net_233_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_1 and Net_233_5 and Net_233_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_4 and Net_139_1 and Net_233_4 and Net_233_1)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_0 and not Net_233_3 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_2 and not Net_233_0 and Net_139_3 and Net_139_1 and Net_233_3 and Net_233_1)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_0 and not Net_233_4 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_139_1 and Net_233_5 and Net_233_3 and Net_233_1)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_0 and not Net_233_5 and not Net_233_2 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_1 and Net_233_4 and Net_233_3 and Net_233_1)
	OR (not Net_139_2 and not Net_139_0 and not Net_233_2 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_0 and Net_139_2 and Net_139_1 and Net_233_2 and Net_233_1)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_0 and not Net_233_4 and not Net_233_3 and not Net_233_0 and Net_139_5 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_0 and not Net_233_5 and not Net_233_3 and not Net_233_0 and Net_139_4 and Net_139_2 and Net_139_1 and Net_233_4 and Net_233_2 and Net_233_1)
	OR (not Net_139_3 and not Net_139_0 and not Net_233_3 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_0 and not Net_233_5 and not Net_233_4 and not Net_233_0 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_4 and not Net_139_0 and not Net_233_4 and not Net_233_0 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_0 and not Net_233_5 and not Net_233_0 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_0 and not Net_233_0 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_0 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_4 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_0 and Net_233_5 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_4 and Net_139_0 and Net_233_4 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_139_1 and not Net_233_3 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_2 and not Net_233_1 and Net_139_3 and Net_139_0 and Net_233_3 and Net_233_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_139_1 and not Net_233_4 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_3 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_139_1 and not Net_233_5 and not Net_233_2 and not Net_233_1 and Net_139_4 and Net_139_3 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_233_2 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_1 and Net_139_2 and Net_139_0 and Net_233_2 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_1 and not Net_233_4 and not Net_233_3 and not Net_233_1 and Net_139_5 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_1 and not Net_233_5 and not Net_233_3 and not Net_233_1 and Net_139_4 and Net_139_2 and Net_139_0 and Net_233_4 and Net_233_2 and Net_233_0)
	OR (not Net_139_3 and not Net_139_1 and not Net_233_3 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_1 and not Net_233_5 and not Net_233_4 and not Net_233_1 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_4 and not Net_139_1 and not Net_233_4 and not Net_233_1 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_1 and not Net_233_5 and not Net_233_1 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_1 and not Net_233_1 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_233_5 and not Net_233_4 and not Net_233_3 and not Net_233_2 and Net_139_1 and Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_139_2 and not Net_233_4 and not Net_233_3 and not Net_233_2 and Net_139_5 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_139_2 and not Net_233_5 and not Net_233_3 and not Net_233_2 and Net_139_4 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_139_2 and not Net_233_3 and not Net_233_2 and Net_139_5 and Net_139_4 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_2 and not Net_233_5 and not Net_233_4 and not Net_233_2 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_2 and not Net_233_4 and not Net_233_2 and Net_139_5 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_2 and not Net_233_5 and not Net_233_2 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_2 and not Net_233_2 and Net_139_5 and Net_139_4 and Net_139_3 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and not Net_233_5 and not Net_233_4 and not Net_233_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_139_3 and not Net_233_4 and not Net_233_3 and Net_139_5 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_3 and not Net_233_5 and not Net_233_3 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_3 and not Net_233_3 and Net_139_5 and Net_139_4 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_139_4 and not Net_233_5 and not Net_233_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_4 and not Net_233_4 and Net_139_5 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_5 and not Net_233_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (Net_139_5 and Net_139_4 and Net_139_3 and Net_139_2 and Net_139_1 and Net_139_0 and Net_233_5 and Net_233_4 and Net_233_3 and Net_233_2 and Net_233_1 and Net_233_0));

\MODULE_7:g1:a0:gx:u0:lt_7\ <= ((not Net_139_6 and Net_233_7 and Net_233_6)
	OR (not Net_139_7 and not Net_139_6 and Net_233_6)
	OR (not Net_139_7 and Net_233_7));

\MODULE_7:g1:a0:gx:u0:gt_7\ <= ((not Net_233_7 and not Net_233_6 and Net_139_6)
	OR (not Net_233_6 and Net_139_7 and Net_139_6)
	OR (not Net_233_7 and Net_139_7));

\MODULE_7:g1:a0:gx:u0:lt_5\ <= ((not Net_139_3 and Net_233_5 and Net_233_4 and Net_233_3)
	OR (not Net_139_5 and not Net_139_3 and Net_233_4 and Net_233_3)
	OR (not Net_139_4 and not Net_139_3 and Net_233_5 and Net_233_3)
	OR (not Net_139_5 and not Net_139_4 and not Net_139_3 and Net_233_3)
	OR (not Net_139_4 and Net_233_5 and Net_233_4)
	OR (not Net_139_5 and not Net_139_4 and Net_233_4)
	OR (not Net_139_5 and Net_233_5));

\MODULE_7:g1:a0:gx:u0:gt_5\ <= ((not Net_233_5 and not Net_233_4 and not Net_233_3 and Net_139_3)
	OR (not Net_233_4 and not Net_233_3 and Net_139_5 and Net_139_3)
	OR (not Net_233_5 and not Net_233_3 and Net_139_4 and Net_139_3)
	OR (not Net_233_3 and Net_139_5 and Net_139_4 and Net_139_3)
	OR (not Net_233_5 and not Net_233_4 and Net_139_4)
	OR (not Net_233_4 and Net_139_5 and Net_139_4)
	OR (not Net_233_5 and Net_139_5));

\MODULE_7:g1:a0:gx:u0:lt_2\ <= ((not Net_139_0 and Net_233_2 and Net_233_1 and Net_233_0)
	OR (not Net_139_2 and not Net_139_0 and Net_233_1 and Net_233_0)
	OR (not Net_139_1 and not Net_139_0 and Net_233_2 and Net_233_0)
	OR (not Net_139_2 and not Net_139_1 and not Net_139_0 and Net_233_0)
	OR (not Net_139_1 and Net_233_2 and Net_233_1)
	OR (not Net_139_2 and not Net_139_1 and Net_233_1)
	OR (not Net_139_2 and Net_233_2));

\MODULE_7:g1:a0:gx:u0:gt_2\ <= ((not Net_233_2 and not Net_233_1 and not Net_233_0 and Net_139_0)
	OR (not Net_233_1 and not Net_233_0 and Net_139_2 and Net_139_0)
	OR (not Net_233_2 and not Net_233_0 and Net_139_1 and Net_139_0)
	OR (not Net_233_0 and Net_139_2 and Net_139_1 and Net_139_0)
	OR (not Net_233_2 and not Net_233_1 and Net_139_1)
	OR (not Net_233_1 and Net_139_2 and Net_139_1)
	OR (not Net_233_2 and Net_139_2));

P1_05:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_360,
		fb=>(tmpFB_0__P1_05_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_05_net_0),
		siovref=>(tmpSIOVREF__P1_05_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_05_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f81f59c8-b27b-40ac-8672-24f05dd39b4a",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"250000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_138,
		dig_domain_out=>open);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
P1_06:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"672012f2-aa7c-4ddf-9fc5-cbcd9b90ce6a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_368,
		fb=>(tmpFB_0__P1_06_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_06_net_0),
		siovref=>(tmpSIOVREF__P1_06_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_06_net_0);
P1_07:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"252b681c-38cd-45ca-9547-359336aa82f5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_359,
		fb=>(tmpFB_0__P1_07_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_07_net_0),
		siovref=>(tmpSIOVREF__P1_07_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_07_net_0);
P1_08:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"780f9f9e-70d0-42ae-b7d8-07b78259051b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_367,
		fb=>(tmpFB_0__P1_08_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_08_net_0),
		siovref=>(tmpSIOVREF__P1_08_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_08_net_0);
P1_33:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"544e85f7-f078-4f68-9e03-ab75042b0b9a",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>(zero),
		fb=>Net_796,
		analog=>(open),
		io=>(tmpIO_0__P1_33_net_0),
		siovref=>(tmpSIOVREF__P1_33_net_0),
		annotation=>Net_767,
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_33_net_0);
P1_09:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24cf6764-125f-44e7-a378-f007e1200155",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_358,
		fb=>(tmpFB_0__P1_09_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_09_net_0),
		siovref=>(tmpSIOVREF__P1_09_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_09_net_0);
P1_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"600dfadd-2f02-456f-a3b7-194637fe6992",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_366,
		fb=>(tmpFB_0__P1_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_10_net_0),
		siovref=>(tmpSIOVREF__P1_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_10_net_0);
P1_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"420e2a66-ee8c-496f-9c19-d0a378436d87",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_357,
		fb=>(tmpFB_0__P1_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_11_net_0),
		siovref=>(tmpSIOVREF__P1_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_11_net_0);
P1_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e1ef80a6-6f08-46c8-ac1d-e7a0e5c44842",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_365,
		fb=>(tmpFB_0__P1_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_12_net_0),
		siovref=>(tmpSIOVREF__P1_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_12_net_0);
P1_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d2d577b-e317-4148-ae33-2f4a5c2f6972",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_364,
		fb=>(tmpFB_0__P1_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_13_net_0),
		siovref=>(tmpSIOVREF__P1_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_13_net_0);
P1_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8713120-7817-4170-8e3d-9926b83ee458",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_108,
		fb=>(tmpFB_0__P1_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_14_net_0),
		siovref=>(tmpSIOVREF__P1_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_14_net_0);
P1_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2bbe6016-4290-4f20-b227-8aaecdb57f68",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_363,
		fb=>(tmpFB_0__P1_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_15_net_0),
		siovref=>(tmpSIOVREF__P1_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_15_net_0);
P1_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d640b82b-03b4-4018-bc7b-f7b5931d6144",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_371,
		fb=>(tmpFB_0__P1_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_16_net_0),
		siovref=>(tmpSIOVREF__P1_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_16_net_0);
P1_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80cf0273-6990-479d-958c-e1b265de6489",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_362,
		fb=>(tmpFB_0__P1_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_17_net_0),
		siovref=>(tmpSIOVREF__P1_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_17_net_0);
P1_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f02e4b8e-138b-43f8-9fa0-c74444adfe9d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_370,
		fb=>(tmpFB_0__P1_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_18_net_0),
		siovref=>(tmpSIOVREF__P1_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_18_net_0);
P1_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6685f10-1ffb-4c88-b9ee-ba4cff8267e2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_361,
		fb=>(tmpFB_0__P1_19_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_19_net_0),
		siovref=>(tmpSIOVREF__P1_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_19_net_0);
P1_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fbe9fbcd-da11-4212-b77b-0ad9ff672589",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_369,
		fb=>(tmpFB_0__P1_20_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_20_net_0),
		siovref=>(tmpSIOVREF__P1_20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_20_net_0);
P1_32:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"21a7a780-a396-474c-ae10-a160d69ce387",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_32_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_32_net_0),
		siovref=>(tmpSIOVREF__P1_32_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_32_net_0);
P1_31:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"932d9fcf-fde2-4e65-ad51-f1589051a14c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_619,
		fb=>(tmpFB_0__P1_31_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_31_net_0),
		siovref=>(tmpSIOVREF__P1_31_net_0),
		annotation=>Net_784,
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_31_net_0);
P1_30:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e2c6524-8331-4d9f-882a-088f1baf5b2e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_30_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_30_net_0),
		siovref=>(tmpSIOVREF__P1_30_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_30_net_0);
P1_29:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9af55982-9291-4c48-8eb9-c0c12f3ea6e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_189,
		fb=>(tmpFB_0__P1_29_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_29_net_0),
		siovref=>(tmpSIOVREF__P1_29_net_0),
		annotation=>Net_781,
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_29_net_0);
P1_28:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd8ed8bf-2475-4482-a721-9f6a950a81e4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_28_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_28_net_0),
		siovref=>(tmpSIOVREF__P1_28_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_28_net_0);
P1_27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"11716b03-fab6-4849-a8a0-3f24cd71f74a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_27_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_27_net_0),
		siovref=>(tmpSIOVREF__P1_27_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_27_net_0);
P1_26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e5f44484-23e5-431a-950d-efcd6d5bc2ca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_26_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_26_net_0),
		siovref=>(tmpSIOVREF__P1_26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_26_net_0);
P1_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e07f3f8-2965-4ff6-9d6f-2d6fb385b0cb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_25_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_25_net_0),
		siovref=>(tmpSIOVREF__P1_25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_25_net_0);
P1_24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a8b22ce6-cef4-4eee-99b6-2713008ee45f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_24_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_24_net_0),
		siovref=>(tmpSIOVREF__P1_24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_24_net_0);
P1_23:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb005571-6d8f-4804-91a9-a85f4c7b9937",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_23_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_23_net_0),
		siovref=>(tmpSIOVREF__P1_23_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_23_net_0);
P1_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"71f9e73e-247d-478f-8535-151b625b4c78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_22_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_22_net_0),
		siovref=>(tmpSIOVREF__P1_22_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_22_net_0);
P1_21:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b091264-6677-4c3d-9068-685461db6197",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>zero,
		fb=>(tmpFB_0__P1_21_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_21_net_0),
		siovref=>(tmpSIOVREF__P1_21_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_21_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d709649d-8be9-44bb-9f3f-4f4926b83870",
		source_clock_id=>"46B167E3-1786-4598-8688-AACCF18668D4",
		divisor=>16,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_185,
		dig_domain_out=>open);
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\BasicCounter_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
\StartPWMA:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_141_7, Net_141_6, Net_141_5, Net_141_4,
			Net_141_3, Net_141_2, Net_141_1, Net_141_0));
\EndPWMA:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_160_7, Net_160_6, Net_160_5, Net_160_4,
			Net_160_3, Net_160_2, Net_160_1, Net_160_0));
\StartPWMB:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_230_7, Net_230_6, Net_230_5, Net_230_4,
			Net_230_3, Net_230_2, Net_230_1, Net_230_0));
\Freq:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_192_7, Net_192_6, Net_192_5, Net_192_4,
			Net_192_3, Net_192_2, Net_192_1, Net_192_0));
\EndPWMB:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_233_7, Net_233_6, Net_233_5, Net_233_4,
			Net_233_3, Net_233_2, Net_233_1, Net_233_0));
\Status_Reg_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_185,
		status=>(zero, zero, zero, zero,
			zero, Net_789, Net_619, Net_189));
P1_34:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7f2aba12-63d5-4f6a-87b2-f66cde2cfc42",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_683,
		fb=>(tmpFB_0__P1_34_net_0),
		analog=>(open),
		io=>(tmpIO_0__P1_34_net_0),
		siovref=>(tmpSIOVREF__P1_34_net_0),
		annotation=>Net_786,
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__P1_34_net_0);
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_787);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, Net_683, Net_640));
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66d61ddc-7af5-482b-93cb-aa82d1a50b1b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_16),
		y=>Net_16,
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_16,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_16,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_768, Net_767));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_768);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_772);
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_774);
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_782, Net_772));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_785, Net_774));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_781, Net_782));
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_784, Net_785));
D_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_788, Net_787));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_786, Net_788));
\Debouncer_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_185,
		enable=>Net_16,
		clock_out=>\Debouncer_1:op_clk\);
\MODULE_3:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_3:g1:a0:gx:u0:lt_7\,
		y=>\MODULE_3:g1:a0:gx:u0:lti_2\);
\MODULE_3:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_3:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_3:g1:a0:gx:u0:gti_2\);
\MODULE_3:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_3:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_3:g1:a0:gx:u0:lti_1\);
\MODULE_3:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_3:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_3:g1:a0:gx:u0:gti_1\);
\MODULE_3:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_3:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_3:g1:a0:gx:u0:lti_0\);
\MODULE_3:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_3:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_3:g1:a0:gx:u0:gti_0\);
\MODULE_4:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_7\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_2\);
\MODULE_4:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_2\);
\MODULE_4:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_1\);
\MODULE_4:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_1\);
\MODULE_4:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_4:g1:a0:gx:u0:lti_0\);
\MODULE_4:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_4:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_4:g1:a0:gx:u0:gti_0\);
\MODULE_5:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:lt_7\,
		y=>\MODULE_5:g1:a0:gx:u0:lti_2\);
\MODULE_5:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_5:g1:a0:gx:u0:gti_2\);
\MODULE_5:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_5:g1:a0:gx:u0:lti_1\);
\MODULE_5:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_5:g1:a0:gx:u0:gti_1\);
\MODULE_5:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_5:g1:a0:gx:u0:lti_0\);
\MODULE_5:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_5:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_5:g1:a0:gx:u0:gti_0\);
\MODULE_6:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_7\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_2\);
\MODULE_6:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_2\);
\MODULE_6:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_1\);
\MODULE_6:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_1\);
\MODULE_6:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_6:g1:a0:gx:u0:lti_0\);
\MODULE_6:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_6:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_6:g1:a0:gx:u0:gti_0\);
\MODULE_7:g1:a0:gx:u0:gne(2):c4:c6:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_7\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_2\);
\MODULE_7:g1:a0:gx:u0:gne(2):c4:c6:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_7\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_2\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_5\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_1\);
\MODULE_7:g1:a0:gx:u0:gne(1):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_5\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_1\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:lti_0\);
\MODULE_7:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_7:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_7:g1:a0:gx:u0:gti_0\);
Net_764_3:cy_dff
	PORT MAP(d=>Net_764_3D,
		clk=>Net_138,
		q=>Net_764_3);
Net_764_2:cy_dff
	PORT MAP(d=>Net_764_2D,
		clk=>Net_138,
		q=>Net_764_2);
Net_764_1:cy_dff
	PORT MAP(d=>Net_764_1D,
		clk=>Net_138,
		q=>Net_764_1);
Net_764_0:cy_dff
	PORT MAP(d=>Net_764_0D,
		clk=>Net_138,
		q=>Net_764_0);
Net_139_7:cy_dff
	PORT MAP(d=>Net_139_7D,
		clk=>Net_185,
		q=>Net_139_7);
Net_139_6:cy_dff
	PORT MAP(d=>Net_139_6D,
		clk=>Net_185,
		q=>Net_139_6);
Net_139_5:cy_dff
	PORT MAP(d=>Net_139_5D,
		clk=>Net_185,
		q=>Net_139_5);
Net_139_4:cy_dff
	PORT MAP(d=>Net_139_4D,
		clk=>Net_185,
		q=>Net_139_4);
Net_139_3:cy_dff
	PORT MAP(d=>Net_139_3D,
		clk=>Net_185,
		q=>Net_139_3);
Net_139_2:cy_dff
	PORT MAP(d=>Net_139_2D,
		clk=>Net_185,
		q=>Net_139_2);
Net_139_1:cy_dff
	PORT MAP(d=>Net_139_1D,
		clk=>Net_185,
		q=>Net_139_1);
Net_139_0:cy_dff
	PORT MAP(d=>Net_139_0D,
		clk=>Net_185,
		q=>Net_139_0);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_185,
		q=>Net_189);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_185,
		q=>Net_619);
\Debouncer_1:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_796,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_789);
\Debouncer_1:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_789,
		clk=>\Debouncer_1:op_clk\,
		q=>\Debouncer_1:DEBOUNCER[0]:d_sync_1\);
Net_795:cy_dff
	PORT MAP(d=>Net_795D,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_795);
Net_793:cy_dff
	PORT MAP(d=>Net_793D,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_793);
Net_794:cy_dff
	PORT MAP(d=>Net_794D,
		clk=>\Debouncer_1:op_clk\,
		q=>Net_794);

END R_T_L;
