# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../src" \
"../../../../../src/clock_beat.v" \

sv xil_defaultlib  --include "../../../../../src" \
"../../../../../src/stream_recieve_top.sv" \
"../../../../../src/tb_stream_recieve_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
