/**
 * (c) 2013 Xilinx Inc.
 * XREGDB v0.91
 * XREGCHDR v0.15
 *
 * Generated on: 2018-08-14
 *
 * @file: efuse_cache.h
 *
 *
 * This file contains confidential and proprietary information
 * of Xilinx, Inc. and is protected under U.S. and
 * international copyright and other intellectual property
 * laws.
 *
 * DISCLAIMER
 * This disclaimer is not a license and does not grant any
 * rights to the materials distributed herewith. Except as
 * otherwise provided in a valid license issued to you by
 * Xilinx, and to the maximum extent permitted by applicable
 * law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
 * WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
 * AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
 * BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
 * INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
 * (2) Xilinx shall not be liable (whether in contract or tort,
 * including negligence, or under any other theory of
 * liability) for any loss or damage of any kind or nature
 * related to, arising under or in connection with these
 * materials, including for any direct, or any indirect,
 * special, incidental, or consequential loss or damage
 * (including loss of data, profits, goodwill, or any type of
 * loss or damage suffered as a result of any action brought
 * by a third party) even if such damage or loss was
 * reasonably foreseeable or Xilinx had been advised of the
 * possibility of the same.
 *
 * CRITICAL APPLICATIONS
 * Xilinx products are not designed or intended to be fail-
 * safe, or for use in any application requiring fail-safe
 * performance, such as life-support or safety devices or
 * systems, Class III medical devices, nuclear facilities,
 * applications related to the deployment of airbags, or any
 * other applications that could lead to death, personal
 * injury, or severe property or environmental damage
 * (individually and collectively, "Critical
 * Applications"). Customer assumes the sole risk and
 * liability of any use of Xilinx products in Critical
 * Applications, subject only to applicable laws and
 * regulations governing limitations on product liability.
 *
 * THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
 * PART OF THIS FILE AT ALL TIMES.
 *
 * Naming Convention: <MODULE>_<REGISTER>[_<FIELD>[_<DESC>]]
 *     <MODULE>       Module name (e.g. can or usb)
 *     <REGISTER>     Register within the current module
 *     [_<FIELD>]     Bit field within a register
 *     [_<DESC>]      Type of bit field define:
 *         SHIFT:     Least significant bit for the field
 *         WIDTH:     Size of field in bites
 *         MASK:      A masking over a range of bits or a bit to
 *                    be used for setting or clearing
 *
 */

#ifndef _EFUSE_CACHE_H_
#define _EFUSE_CACHE_H_

#ifdef __cplusplus
extern "C" {
#endif

/**
 * EFUSE_CACHE Base Address
 */
#define EFUSE_CACHE_BASEADDR      0XF1250000

/**
 * Register: EFUSE_CACHE_TBITS0_SVD
 */
#define EFUSE_CACHE_TBITS0_SVD    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000000 )

#define EFUSE_CACHE_TBITS0_SVD_EFUSE_0_TBIT_3_0_SHIFT   28
#define EFUSE_CACHE_TBITS0_SVD_EFUSE_0_TBIT_3_0_WIDTH   4
#define EFUSE_CACHE_TBITS0_SVD_EFUSE_0_TBIT_3_0_MASK    0XF0000000

#define EFUSE_CACHE_TBITS0_SVD_SVD_2_0_SHIFT   4
#define EFUSE_CACHE_TBITS0_SVD_SVD_2_0_WIDTH   3
#define EFUSE_CACHE_TBITS0_SVD_SVD_2_0_MASK    0X00000070

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_0
 */
#define EFUSE_CACHE_ANLG_TRIM_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000004 )

#define EFUSE_CACHE_ANLG_TRIM_0_TRIM_PMC_VGG_31_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_0_TRIM_PMC_VGG_31_0_WIDTH   32
#define EFUSE_CACHE_ANLG_TRIM_0_TRIM_PMC_VGG_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_1
 */
#define EFUSE_CACHE_ANLG_TRIM_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000008 )

#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_VGG_35_32_SHIFT   28
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_VGG_35_32_WIDTH   4
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_VGG_35_32_MASK    0XF0000000

#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_27_21_SHIFT   21
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_27_21_WIDTH   7
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_27_21_MASK    0X0FE00000

#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_20_8_SHIFT   8
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_20_8_WIDTH   13
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_20_8_MASK    0X001FFF00

#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_7_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_7_0_WIDTH   8
#define EFUSE_CACHE_ANLG_TRIM_1_TRIM_PMC_OSC_7_0_MASK    0X000000FF

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_2
 */
#define EFUSE_CACHE_ANLG_TRIM_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000000C )

#define EFUSE_CACHE_ANLG_TRIM_2_TRIM_AMS_VBG_31_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_2_TRIM_AMS_VBG_31_0_WIDTH   32
#define EFUSE_CACHE_ANLG_TRIM_2_TRIM_AMS_VBG_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_3
 */
#define EFUSE_CACHE_ANLG_TRIM_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000010 )

#define EFUSE_CACHE_ANLG_TRIM_3_UNUSED_31_26_SHIFT   26
#define EFUSE_CACHE_ANLG_TRIM_3_UNUSED_31_26_WIDTH   6
#define EFUSE_CACHE_ANLG_TRIM_3_UNUSED_31_26_MASK    0XFC000000

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_25_22_SHIFT   22
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_25_22_WIDTH   4
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_25_22_MASK    0X03C00000

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_21_19_SHIFT   19
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_21_19_WIDTH   3
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_21_19_MASK    0X00380000

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_18_15_SHIFT   15
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_18_15_WIDTH   4
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_18_15_MASK    0X00078000

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_14_13_SHIFT   13
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_14_13_WIDTH   2
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_14_13_MASK    0X00006000

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_12_9_SHIFT   9
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_12_9_WIDTH   4
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_12_9_MASK    0X00001E00

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_8_6_SHIFT   6
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_8_6_WIDTH   3
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_8_6_MASK    0X000001C0

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_5_2_SHIFT   2
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_5_2_WIDTH   4
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_5_2_MASK    0X0000003C

#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_1_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_1_0_WIDTH   2
#define EFUSE_CACHE_ANLG_TRIM_3_TRIM_GLITCH_DET_1_0_MASK    0X00000003

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_4
 */
#define EFUSE_CACHE_ANLG_TRIM_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000014 )

#define EFUSE_CACHE_ANLG_TRIM_4_TRIM_PMC_RSVD_31_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_4_TRIM_PMC_RSVD_31_0_WIDTH   32
#define EFUSE_CACHE_ANLG_TRIM_4_TRIM_PMC_RSVD_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_IP_DISABLE_0
 */
#define EFUSE_CACHE_IP_DISABLE_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000018 )

#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_31_30_SHIFT   30
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_31_30_WIDTH   2
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_31_30_MASK    0XC0000000

#define EFUSE_CACHE_IP_DISABLE_0_EXPORT_SHIFT   29
#define EFUSE_CACHE_IP_DISABLE_0_EXPORT_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_EXPORT_MASK    0X20000000

#define EFUSE_CACHE_IP_DISABLE_0_APU_CRYPTO_DIS_SHIFT   28
#define EFUSE_CACHE_IP_DISABLE_0_APU_CRYPTO_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_APU_CRYPTO_DIS_MASK    0X10000000

#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_27_14_SHIFT   14
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_27_14_WIDTH   14
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_27_14_MASK    0X0FFFC000

#define EFUSE_CACHE_IP_DISABLE_0_PL_IP_1_DIS_SHIFT   13
#define EFUSE_CACHE_IP_DISABLE_0_PL_IP_1_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_PL_IP_1_DIS_MASK    0X00002000

#define EFUSE_CACHE_IP_DISABLE_0_PL_IP_0_DIS_SHIFT   12
#define EFUSE_CACHE_IP_DISABLE_0_PL_IP_0_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_PL_IP_0_DIS_MASK    0X00001000

#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_11_10_SHIFT   10
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_11_10_WIDTH   2
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_11_10_MASK    0X00000C00

#define EFUSE_CACHE_IP_DISABLE_0_APU_1_DIS_SHIFT   9
#define EFUSE_CACHE_IP_DISABLE_0_APU_1_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_APU_1_DIS_MASK    0X00000200

#define EFUSE_CACHE_IP_DISABLE_0_APU_0_DIS_SHIFT   8
#define EFUSE_CACHE_IP_DISABLE_0_APU_0_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_APU_0_DIS_MASK    0X00000100

#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_7_6_SHIFT   6
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_7_6_WIDTH   2
#define EFUSE_CACHE_IP_DISABLE_0_IPDISABLE_RSVD_7_6_MASK    0X000000C0

#define EFUSE_CACHE_IP_DISABLE_0_RPU_1_DIS_SHIFT   5
#define EFUSE_CACHE_IP_DISABLE_0_RPU_1_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_RPU_1_DIS_MASK    0X00000020

#define EFUSE_CACHE_IP_DISABLE_0_RPU_0_DIS_SHIFT   4
#define EFUSE_CACHE_IP_DISABLE_0_RPU_0_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_RPU_0_DIS_MASK    0X00000010

#define EFUSE_CACHE_IP_DISABLE_0_CAN_DIS_SHIFT   3
#define EFUSE_CACHE_IP_DISABLE_0_CAN_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_CAN_DIS_MASK    0X00000008

#define EFUSE_CACHE_IP_DISABLE_0_CPM_CCIX_DIS_SHIFT   2
#define EFUSE_CACHE_IP_DISABLE_0_CPM_CCIX_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_CPM_CCIX_DIS_MASK    0X00000004

#define EFUSE_CACHE_IP_DISABLE_0_ME_DIS_SHIFT   1
#define EFUSE_CACHE_IP_DISABLE_0_ME_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_ME_DIS_MASK    0X00000002

#define EFUSE_CACHE_IP_DISABLE_0_PS_DIS_SHIFT   0
#define EFUSE_CACHE_IP_DISABLE_0_PS_DIS_WIDTH   1
#define EFUSE_CACHE_IP_DISABLE_0_PS_DIS_MASK    0X00000001

/**
 * Register: EFUSE_CACHE_IP_DISABLE_1
 */
#define EFUSE_CACHE_IP_DISABLE_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000001C )

#define EFUSE_CACHE_IP_DISABLE_1_MDM_EN_15_0_SHIFT   16
#define EFUSE_CACHE_IP_DISABLE_1_MDM_EN_15_0_WIDTH   16
#define EFUSE_CACHE_IP_DISABLE_1_MDM_EN_15_0_MASK    0XFFFF0000

#define EFUSE_CACHE_IP_DISABLE_1_MDM_DIS_15_0_SHIFT   0
#define EFUSE_CACHE_IP_DISABLE_1_MDM_DIS_15_0_WIDTH   16
#define EFUSE_CACHE_IP_DISABLE_1_MDM_DIS_15_0_MASK    0X0000FFFF

/**
 * Register: EFUSE_CACHE_DNA_0
 */
#define EFUSE_CACHE_DNA_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000020 )

#define EFUSE_CACHE_DNA_0_DNA_31_0_SHIFT   0
#define EFUSE_CACHE_DNA_0_DNA_31_0_WIDTH   32
#define EFUSE_CACHE_DNA_0_DNA_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_DNA_1
 */
#define EFUSE_CACHE_DNA_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000024 )

#define EFUSE_CACHE_DNA_1_DNA_63_32_SHIFT   0
#define EFUSE_CACHE_DNA_1_DNA_63_32_WIDTH   32
#define EFUSE_CACHE_DNA_1_DNA_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_DNA_2
 */
#define EFUSE_CACHE_DNA_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000028 )

#define EFUSE_CACHE_DNA_2_DNA_95_64_SHIFT   0
#define EFUSE_CACHE_DNA_2_DNA_95_64_WIDTH   32
#define EFUSE_CACHE_DNA_2_DNA_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_DNA_3
 */
#define EFUSE_CACHE_DNA_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000002C )

#define EFUSE_CACHE_DNA_3_DNA_127_96_SHIFT   0
#define EFUSE_CACHE_DNA_3_DNA_127_96_WIDTH   32
#define EFUSE_CACHE_DNA_3_DNA_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ROM_RSVD
 */
#define EFUSE_CACHE_ROM_RSVD    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000090 )

#define EFUSE_CACHE_ROM_RSVD_ROM_RSVD_31_0_SHIFT   0
#define EFUSE_CACHE_ROM_RSVD_ROM_RSVD_31_0_WIDTH   32
#define EFUSE_CACHE_ROM_RSVD_ROM_RSVD_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_VID
 */
#define EFUSE_CACHE_VID    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000094 )

#define EFUSE_CACHE_VID_VID_31_0_SHIFT   0
#define EFUSE_CACHE_VID_VID_31_0_WIDTH   32
#define EFUSE_CACHE_VID_VID_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_BRAM
 */
#define EFUSE_CACHE_TRIM_BRAM    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000098 )

#define EFUSE_CACHE_TRIM_BRAM_TRIM_BRAM_31_0_SHIFT   0
#define EFUSE_CACHE_TRIM_BRAM_TRIM_BRAM_31_0_WIDTH   32
#define EFUSE_CACHE_TRIM_BRAM_TRIM_BRAM_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_URAM
 */
#define EFUSE_CACHE_TRIM_URAM    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000009C )

#define EFUSE_CACHE_TRIM_URAM_TRIM_URAM_31_0_SHIFT   0
#define EFUSE_CACHE_TRIM_URAM_TRIM_URAM_31_0_WIDTH   32
#define EFUSE_CACHE_TRIM_URAM_TRIM_URAM_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_MISC_CTRL
 */
#define EFUSE_CACHE_MISC_CTRL    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000A0 )

#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_GLITCH_1_0_SHIFT   30
#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_GLITCH_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_GLITCH_1_0_MASK    0XC0000000

#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_EN_SHIFT   29
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_EN_WIDTH   1
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_EN_MASK    0X20000000

#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_BW_1_0_SHIFT   27
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_BW_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_BW_1_0_MASK    0X18000000

#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_XLNX_1_0_SHIFT   25
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_XLNX_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_XLNX_1_0_MASK    0X06000000

#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_USER_1_0_SHIFT   23
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_USER_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_GLITCH_DET_USER_1_0_MASK    0X01800000

#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_ERROR_1_0_SHIFT   21
#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_ERROR_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_ERROR_1_0_MASK    0X00600000

#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_ENV_1_0_SHIFT   19
#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_ENV_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_HALT_BOOT_ENV_1_0_MASK    0X00180000

#define EFUSE_CACHE_MISC_CTRL_SYSMON_ENV_MON_EN_1_0_SHIFT   17
#define EFUSE_CACHE_MISC_CTRL_SYSMON_ENV_MON_EN_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_SYSMON_ENV_MON_EN_1_0_MASK    0X00060000

#define EFUSE_CACHE_MISC_CTRL_UNUSED_SHIFT   16
#define EFUSE_CACHE_MISC_CTRL_UNUSED_WIDTH   1
#define EFUSE_CACHE_MISC_CTRL_UNUSED_MASK    0X00010000

#define EFUSE_CACHE_MISC_CTRL_CRYPTO_KAT_EN_SHIFT   15
#define EFUSE_CACHE_MISC_CTRL_CRYPTO_KAT_EN_WIDTH   1
#define EFUSE_CACHE_MISC_CTRL_CRYPTO_KAT_EN_MASK    0X00008000

#define EFUSE_CACHE_MISC_CTRL_LBIST_EN_SHIFT   14
#define EFUSE_CACHE_MISC_CTRL_LBIST_EN_WIDTH   1
#define EFUSE_CACHE_MISC_CTRL_LBIST_EN_MASK    0X00004000

#define EFUSE_CACHE_MISC_CTRL_SYSMON_ENV_MON_4_0_SHIFT   9
#define EFUSE_CACHE_MISC_CTRL_SYSMON_ENV_MON_4_0_WIDTH   5
#define EFUSE_CACHE_MISC_CTRL_SYSMON_ENV_MON_4_0_MASK    0X00003E00

#define EFUSE_CACHE_MISC_CTRL_SAFETY_MISSION_EN_SHIFT   8
#define EFUSE_CACHE_MISC_CTRL_SAFETY_MISSION_EN_WIDTH   1
#define EFUSE_CACHE_MISC_CTRL_SAFETY_MISSION_EN_MASK    0X00000100

#define EFUSE_CACHE_MISC_CTRL_PPK2_INVLD_1_0_SHIFT   6
#define EFUSE_CACHE_MISC_CTRL_PPK2_INVLD_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_PPK2_INVLD_1_0_MASK    0X000000C0

#define EFUSE_CACHE_MISC_CTRL_PPK1_INVLD_1_0_SHIFT   4
#define EFUSE_CACHE_MISC_CTRL_PPK1_INVLD_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_PPK1_INVLD_1_0_MASK    0X00000030

#define EFUSE_CACHE_MISC_CTRL_PPK0_INVLD_1_0_SHIFT   2
#define EFUSE_CACHE_MISC_CTRL_PPK0_INVLD_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_PPK0_INVLD_1_0_MASK    0X0000000C

#define EFUSE_CACHE_MISC_CTRL_UNUSED_1_0_SHIFT   0
#define EFUSE_CACHE_MISC_CTRL_UNUSED_1_0_WIDTH   2
#define EFUSE_CACHE_MISC_CTRL_UNUSED_1_0_MASK    0X00000003

/**
 * Register: EFUSE_CACHE_PUF_ECC_PUF_CTRL
 */
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000A4 )

#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_REGEN_DIS_SHIFT   31
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_REGEN_DIS_WIDTH   1
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_REGEN_DIS_MASK    0X80000000

#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_HD_INVLD_SHIFT   30
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_HD_INVLD_WIDTH   1
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_HD_INVLD_MASK    0X40000000

#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_UNUSED_29_24_SHIFT   24
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_UNUSED_29_24_WIDTH   6
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_UNUSED_29_24_MASK    0X3F000000

#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_ECC_23_0_SHIFT   0
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_ECC_23_0_WIDTH   24
#define EFUSE_CACHE_PUF_ECC_PUF_CTRL_PUF_ECC_23_0_MASK    0X00FFFFFF

/**
 * Register: EFUSE_CACHE_PUF_CHASH
 */
#define EFUSE_CACHE_PUF_CHASH    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000A8 )

#define EFUSE_CACHE_PUF_CHASH_PUF_CHASH_31_0_SHIFT   0
#define EFUSE_CACHE_PUF_CHASH_PUF_CHASH_31_0_WIDTH   32
#define EFUSE_CACHE_PUF_CHASH_PUF_CHASH_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SECURITY_CONTROL
 */
#define EFUSE_CACHE_SECURITY_CONTROL    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000AC )

#define EFUSE_CACHE_SECURITY_CONTROL_REG_INIT_DIS_1_0_SHIFT   30
#define EFUSE_CACHE_SECURITY_CONTROL_REG_INIT_DIS_1_0_WIDTH   2
#define EFUSE_CACHE_SECURITY_CONTROL_REG_INIT_DIS_1_0_MASK    0XC0000000

#define EFUSE_CACHE_SECURITY_CONTROL_CAHER_WR_LK_SHIFT   29
#define EFUSE_CACHE_SECURITY_CONTROL_CAHER_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_CAHER_WR_LK_MASK    0X20000000

#define EFUSE_CACHE_SECURITY_CONTROL_VID_WR_LK_SHIFT   28
#define EFUSE_CACHE_SECURITY_CONTROL_VID_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_VID_WR_LK_MASK    0X10000000

#define EFUSE_CACHE_SECURITY_CONTROL_DNA_WR_LK_SHIFT   27
#define EFUSE_CACHE_SECURITY_CONTROL_DNA_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_DNA_WR_LK_MASK    0X08000000

#define EFUSE_CACHE_SECURITY_CONTROL_SVD_WR_LK_SHIFT   26
#define EFUSE_CACHE_SECURITY_CONTROL_SVD_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_SVD_WR_LK_MASK    0X04000000

#define EFUSE_CACHE_SECURITY_CONTROL_PMC_SC_EN_2_0_SHIFT   23
#define EFUSE_CACHE_SECURITY_CONTROL_PMC_SC_EN_2_0_WIDTH   3
#define EFUSE_CACHE_SECURITY_CONTROL_PMC_SC_EN_2_0_MASK    0X03800000

#define EFUSE_CACHE_SECURITY_CONTROL_SEC_LOCK_DBG_DIS_1_0_SHIFT   21
#define EFUSE_CACHE_SECURITY_CONTROL_SEC_LOCK_DBG_DIS_1_0_WIDTH   2
#define EFUSE_CACHE_SECURITY_CONTROL_SEC_LOCK_DBG_DIS_1_0_MASK    0X00600000

#define EFUSE_CACHE_SECURITY_CONTROL_SEC_DEBUG_DIS_1_0_SHIFT   19
#define EFUSE_CACHE_SECURITY_CONTROL_SEC_DEBUG_DIS_1_0_WIDTH   2
#define EFUSE_CACHE_SECURITY_CONTROL_SEC_DEBUG_DIS_1_0_MASK    0X00180000

#define EFUSE_CACHE_SECURITY_CONTROL_PUF_DIS_SHIFT   18
#define EFUSE_CACHE_SECURITY_CONTROL_PUF_DIS_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PUF_DIS_MASK    0X00040000

#define EFUSE_CACHE_SECURITY_CONTROL_PUF_TEST2_DIS_SHIFT   17
#define EFUSE_CACHE_SECURITY_CONTROL_PUF_TEST2_DIS_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PUF_TEST2_DIS_MASK    0X00020000

#define EFUSE_CACHE_SECURITY_CONTROL_PUF_SYN_LK_SHIFT   16
#define EFUSE_CACHE_SECURITY_CONTROL_PUF_SYN_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PUF_SYN_LK_MASK    0X00010000

#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_1_WR_LK_SHIFT   15
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_1_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_1_WR_LK_MASK    0X00008000

#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_1_CRC_LK_0_SHIFT   14
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_1_CRC_LK_0_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_1_CRC_LK_0_MASK    0X00004000

#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_0_WR_LK_SHIFT   13
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_0_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_0_WR_LK_MASK    0X00002000

#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_0_CRC_LK_0_SHIFT   12
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_0_CRC_LK_0_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_USER_KEY_0_CRC_LK_0_MASK    0X00001000

#define EFUSE_CACHE_SECURITY_CONTROL_AES_WR_LK_SHIFT   11
#define EFUSE_CACHE_SECURITY_CONTROL_AES_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_AES_WR_LK_MASK    0X00000800

#define EFUSE_CACHE_SECURITY_CONTROL_AES_CRC_LK_1_0_SHIFT   9
#define EFUSE_CACHE_SECURITY_CONTROL_AES_CRC_LK_1_0_WIDTH   2
#define EFUSE_CACHE_SECURITY_CONTROL_AES_CRC_LK_1_0_MASK    0X00000600

#define EFUSE_CACHE_SECURITY_CONTROL_PPK2_WR_LK_SHIFT   8
#define EFUSE_CACHE_SECURITY_CONTROL_PPK2_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PPK2_WR_LK_MASK    0X00000100

#define EFUSE_CACHE_SECURITY_CONTROL_PPK1_WR_LK_SHIFT   7
#define EFUSE_CACHE_SECURITY_CONTROL_PPK1_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PPK1_WR_LK_MASK    0X00000080

#define EFUSE_CACHE_SECURITY_CONTROL_PPK0_WR_LK_SHIFT   6
#define EFUSE_CACHE_SECURITY_CONTROL_PPK0_WR_LK_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PPK0_WR_LK_MASK    0X00000040

#define EFUSE_CACHE_SECURITY_CONTROL_UNUSED_5_SHIFT   5
#define EFUSE_CACHE_SECURITY_CONTROL_UNUSED_5_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_UNUSED_5_MASK    0X00000020

#define EFUSE_CACHE_SECURITY_CONTROL_PMC_IRO_EN_SHIFT   4
#define EFUSE_CACHE_SECURITY_CONTROL_PMC_IRO_EN_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_PMC_IRO_EN_MASK    0X00000010

#define EFUSE_CACHE_SECURITY_CONTROL_UNUSED_3_SHIFT   3
#define EFUSE_CACHE_SECURITY_CONTROL_UNUSED_3_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_UNUSED_3_MASK    0X00000008

#define EFUSE_CACHE_SECURITY_CONTROL_JTAG_DIS_SHIFT   2
#define EFUSE_CACHE_SECURITY_CONTROL_JTAG_DIS_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_JTAG_DIS_MASK    0X00000004

#define EFUSE_CACHE_SECURITY_CONTROL_ERROR_OUT_DIS_SHIFT   1
#define EFUSE_CACHE_SECURITY_CONTROL_ERROR_OUT_DIS_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_ERROR_OUT_DIS_MASK    0X00000002

#define EFUSE_CACHE_SECURITY_CONTROL_AES_DIS_SHIFT   0
#define EFUSE_CACHE_SECURITY_CONTROL_AES_DIS_WIDTH   1
#define EFUSE_CACHE_SECURITY_CONTROL_AES_DIS_MASK    0X00000001

/**
 * Register: EFUSE_CACHE_SPK_ID_0
 */
#define EFUSE_CACHE_SPK_ID_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000B0 )

#define EFUSE_CACHE_SPK_ID_0_SPK_ID_31_0_SHIFT   0
#define EFUSE_CACHE_SPK_ID_0_SPK_ID_31_0_WIDTH   32
#define EFUSE_CACHE_SPK_ID_0_SPK_ID_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_1
 */
#define EFUSE_CACHE_SPK_ID_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000B4 )

#define EFUSE_CACHE_SPK_ID_1_SPK_ID_63_32_SHIFT   0
#define EFUSE_CACHE_SPK_ID_1_SPK_ID_63_32_WIDTH   32
#define EFUSE_CACHE_SPK_ID_1_SPK_ID_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_2
 */
#define EFUSE_CACHE_SPK_ID_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000B8 )

#define EFUSE_CACHE_SPK_ID_2_SPK_ID_95_64_SHIFT   0
#define EFUSE_CACHE_SPK_ID_2_SPK_ID_95_64_WIDTH   32
#define EFUSE_CACHE_SPK_ID_2_SPK_ID_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_3
 */
#define EFUSE_CACHE_SPK_ID_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000BC )

#define EFUSE_CACHE_SPK_ID_3_SPK_ID_127_96_SHIFT   0
#define EFUSE_CACHE_SPK_ID_3_SPK_ID_127_96_WIDTH   32
#define EFUSE_CACHE_SPK_ID_3_SPK_ID_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_4
 */
#define EFUSE_CACHE_SPK_ID_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000C0 )

#define EFUSE_CACHE_SPK_ID_4_SPK_ID_159_128_SHIFT   0
#define EFUSE_CACHE_SPK_ID_4_SPK_ID_159_128_WIDTH   32
#define EFUSE_CACHE_SPK_ID_4_SPK_ID_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_5
 */
#define EFUSE_CACHE_SPK_ID_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000C4 )

#define EFUSE_CACHE_SPK_ID_5_SPK_ID_191_160_SHIFT   0
#define EFUSE_CACHE_SPK_ID_5_SPK_ID_191_160_WIDTH   32
#define EFUSE_CACHE_SPK_ID_5_SPK_ID_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_6
 */
#define EFUSE_CACHE_SPK_ID_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000C8 )

#define EFUSE_CACHE_SPK_ID_6_SPK_ID_223_192_SHIFT   0
#define EFUSE_CACHE_SPK_ID_6_SPK_ID_223_192_WIDTH   32
#define EFUSE_CACHE_SPK_ID_6_SPK_ID_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_SPK_ID_7
 */
#define EFUSE_CACHE_SPK_ID_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000CC )

#define EFUSE_CACHE_SPK_ID_7_SPK_ID_255_224_SHIFT   0
#define EFUSE_CACHE_SPK_ID_7_SPK_ID_255_224_WIDTH   32
#define EFUSE_CACHE_SPK_ID_7_SPK_ID_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_RSVD_FOR_REGS_USE_0
 */
#define EFUSE_CACHE_RSVD_FOR_REGS_USE_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000D0 )

#define EFUSE_CACHE_RSVD_FOR_REGS_USE_0_RSVD_4REG_USE_31_0_SHIFT   0
#define EFUSE_CACHE_RSVD_FOR_REGS_USE_0_RSVD_4REG_USE_31_0_WIDTH   32
#define EFUSE_CACHE_RSVD_FOR_REGS_USE_0_RSVD_4REG_USE_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_RSVD_FOR_REGS_USE_1
 */
#define EFUSE_CACHE_RSVD_FOR_REGS_USE_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000D4 )

#define EFUSE_CACHE_RSVD_FOR_REGS_USE_1_RSVD_4REG_USE_63_32_SHIFT   0
#define EFUSE_CACHE_RSVD_FOR_REGS_USE_1_RSVD_4REG_USE_63_32_WIDTH   32
#define EFUSE_CACHE_RSVD_FOR_REGS_USE_1_RSVD_4REG_USE_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PMC_BISR_0
 */
#define EFUSE_CACHE_PMC_BISR_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000D8 )

#define EFUSE_CACHE_PMC_BISR_0_PMC_BISR_31_0_SHIFT   0
#define EFUSE_CACHE_PMC_BISR_0_PMC_BISR_31_0_WIDTH   32
#define EFUSE_CACHE_PMC_BISR_0_PMC_BISR_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PMC_BISR_1
 */
#define EFUSE_CACHE_PMC_BISR_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000DC )

#define EFUSE_CACHE_PMC_BISR_1_PMC_BISR_63_32_SHIFT   0
#define EFUSE_CACHE_PMC_BISR_1_PMC_BISR_63_32_WIDTH   32
#define EFUSE_CACHE_PMC_BISR_1_PMC_BISR_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_5
 */
#define EFUSE_CACHE_ANLG_TRIM_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000E0 )

#define EFUSE_CACHE_ANLG_TRIM_5_UNUSED_SHIFT   17
#define EFUSE_CACHE_ANLG_TRIM_5_UNUSED_WIDTH   15
#define EFUSE_CACHE_ANLG_TRIM_5_UNUSED_MASK    0XFFFE0000

#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_16_SHIFT   16
#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_16_WIDTH   1
#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_16_MASK    0X00010000

#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_15_8_SHIFT   8
#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_15_8_WIDTH   8
#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_15_8_MASK    0X0000FF00

#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_7_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_7_0_WIDTH   8
#define EFUSE_CACHE_ANLG_TRIM_5_TRIM_PMC_OSC_7_0_MASK    0X000000FF

/**
 * Register: EFUSE_CACHE_SECURITY_MISC_0
 */
#define EFUSE_CACHE_SECURITY_MISC_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000E4 )

#define EFUSE_CACHE_SECURITY_MISC_0_UNUSED_SHIFT   16
#define EFUSE_CACHE_SECURITY_MISC_0_UNUSED_WIDTH   16
#define EFUSE_CACHE_SECURITY_MISC_0_UNUSED_MASK    0XFFFF0000

#define EFUSE_CACHE_SECURITY_MISC_0_DEC_EFUSE_ONLY_15_0_SHIFT   0
#define EFUSE_CACHE_SECURITY_MISC_0_DEC_EFUSE_ONLY_15_0_WIDTH   16
#define EFUSE_CACHE_SECURITY_MISC_0_DEC_EFUSE_ONLY_15_0_MASK    0X0000FFFF

/**
 * Register: EFUSE_CACHE_SECURITY_MISC_1
 */
#define EFUSE_CACHE_SECURITY_MISC_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000E8 )

#define EFUSE_CACHE_SECURITY_MISC_1_DPA_MASK_DIS_15_0_SHIFT   16
#define EFUSE_CACHE_SECURITY_MISC_1_DPA_MASK_DIS_15_0_WIDTH   16
#define EFUSE_CACHE_SECURITY_MISC_1_DPA_MASK_DIS_15_0_MASK    0XFFFF0000

#define EFUSE_CACHE_SECURITY_MISC_1_UNUSED_SHIFT   0
#define EFUSE_CACHE_SECURITY_MISC_1_UNUSED_WIDTH   16
#define EFUSE_CACHE_SECURITY_MISC_1_UNUSED_MASK    0X0000FFFF

/**
 * Register: EFUSE_CACHE_CAHER_0
 */
#define EFUSE_CACHE_CAHER_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000EC )

#define EFUSE_CACHE_CAHER_0_CAHER_31_0_SHIFT   0
#define EFUSE_CACHE_CAHER_0_CAHER_31_0_WIDTH   32
#define EFUSE_CACHE_CAHER_0_CAHER_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_CAHER_1
 */
#define EFUSE_CACHE_CAHER_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000F0 )

#define EFUSE_CACHE_CAHER_1_CAHER_63_32_SHIFT   0
#define EFUSE_CACHE_CAHER_1_CAHER_63_32_WIDTH   32
#define EFUSE_CACHE_CAHER_1_CAHER_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_6
 */
#define EFUSE_CACHE_ANLG_TRIM_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000F4 )

#define EFUSE_CACHE_ANLG_TRIM_6_TRIM_AMS_VBG_FINAL_31_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_6_TRIM_AMS_VBG_FINAL_31_0_WIDTH   32
#define EFUSE_CACHE_ANLG_TRIM_6_TRIM_AMS_VBG_FINAL_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ANLG_TRIM_7
 */
#define EFUSE_CACHE_ANLG_TRIM_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000F8 )

#define EFUSE_CACHE_ANLG_TRIM_7_UNUSED_SHIFT   17
#define EFUSE_CACHE_ANLG_TRIM_7_UNUSED_WIDTH   15
#define EFUSE_CACHE_ANLG_TRIM_7_UNUSED_MASK    0XFFFE0000

#define EFUSE_CACHE_ANLG_TRIM_7_ANLG_TRIM_SEL_SHIFT   16
#define EFUSE_CACHE_ANLG_TRIM_7_ANLG_TRIM_SEL_WIDTH   1
#define EFUSE_CACHE_ANLG_TRIM_7_ANLG_TRIM_SEL_MASK    0X00010000

#define EFUSE_CACHE_ANLG_TRIM_7_TRIM_PMC_OSC_FINAL_15_8_SHIFT   8
#define EFUSE_CACHE_ANLG_TRIM_7_TRIM_PMC_OSC_FINAL_15_8_WIDTH   8
#define EFUSE_CACHE_ANLG_TRIM_7_TRIM_PMC_OSC_FINAL_15_8_MASK    0X0000FF00

#define EFUSE_CACHE_ANLG_TRIM_7_TRIM_PMC_OSC_FINAL_7_0_SHIFT   0
#define EFUSE_CACHE_ANLG_TRIM_7_TRIM_PMC_OSC_FINAL_7_0_WIDTH   8
#define EFUSE_CACHE_ANLG_TRIM_7_TRIM_PMC_OSC_FINAL_7_0_MASK    0X000000FF

/**
 * Register: EFUSE_CACHE_UNUSED_FOR_REG_2
 */
#define EFUSE_CACHE_UNUSED_FOR_REG_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000000FC )

#define EFUSE_CACHE_UNUSED_FOR_REG_2_UNUSED_SHIFT   0
#define EFUSE_CACHE_UNUSED_FOR_REG_2_UNUSED_WIDTH   32
#define EFUSE_CACHE_UNUSED_FOR_REG_2_UNUSED_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_0
 */
#define EFUSE_CACHE_PPK0_HASH_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000100 )

#define EFUSE_CACHE_PPK0_HASH_0_PPK0_HASH_31_0_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_0_PPK0_HASH_31_0_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_0_PPK0_HASH_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_1
 */
#define EFUSE_CACHE_PPK0_HASH_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000104 )

#define EFUSE_CACHE_PPK0_HASH_1_PPK0_HASH_63_32_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_1_PPK0_HASH_63_32_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_1_PPK0_HASH_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_2
 */
#define EFUSE_CACHE_PPK0_HASH_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000108 )

#define EFUSE_CACHE_PPK0_HASH_2_PPK0_HASH_95_64_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_2_PPK0_HASH_95_64_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_2_PPK0_HASH_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_3
 */
#define EFUSE_CACHE_PPK0_HASH_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000010C )

#define EFUSE_CACHE_PPK0_HASH_3_PPK0_HASH_127_96_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_3_PPK0_HASH_127_96_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_3_PPK0_HASH_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_4
 */
#define EFUSE_CACHE_PPK0_HASH_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000110 )

#define EFUSE_CACHE_PPK0_HASH_4_PPK0_HASH_159_128_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_4_PPK0_HASH_159_128_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_4_PPK0_HASH_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_5
 */
#define EFUSE_CACHE_PPK0_HASH_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000114 )

#define EFUSE_CACHE_PPK0_HASH_5_PPK0_HASH_191_160_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_5_PPK0_HASH_191_160_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_5_PPK0_HASH_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_6
 */
#define EFUSE_CACHE_PPK0_HASH_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000118 )

#define EFUSE_CACHE_PPK0_HASH_6_PPK0_HASH_223_192_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_6_PPK0_HASH_223_192_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_6_PPK0_HASH_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK0_HASH_7
 */
#define EFUSE_CACHE_PPK0_HASH_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000011C )

#define EFUSE_CACHE_PPK0_HASH_7_PPK0_HASH_255_224_SHIFT   0
#define EFUSE_CACHE_PPK0_HASH_7_PPK0_HASH_255_224_WIDTH   32
#define EFUSE_CACHE_PPK0_HASH_7_PPK0_HASH_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_0
 */
#define EFUSE_CACHE_PPK1_HASH_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000120 )

#define EFUSE_CACHE_PPK1_HASH_0_PPK1_HASH_31_0_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_0_PPK1_HASH_31_0_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_0_PPK1_HASH_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_1
 */
#define EFUSE_CACHE_PPK1_HASH_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000124 )

#define EFUSE_CACHE_PPK1_HASH_1_PPK1_HASH_63_32_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_1_PPK1_HASH_63_32_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_1_PPK1_HASH_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_2
 */
#define EFUSE_CACHE_PPK1_HASH_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000128 )

#define EFUSE_CACHE_PPK1_HASH_2_PPK1_HASH_95_64_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_2_PPK1_HASH_95_64_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_2_PPK1_HASH_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_3
 */
#define EFUSE_CACHE_PPK1_HASH_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000012C )

#define EFUSE_CACHE_PPK1_HASH_3_PPK1_HASH_127_96_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_3_PPK1_HASH_127_96_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_3_PPK1_HASH_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_4
 */
#define EFUSE_CACHE_PPK1_HASH_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000130 )

#define EFUSE_CACHE_PPK1_HASH_4_PPK1_HASH_159_128_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_4_PPK1_HASH_159_128_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_4_PPK1_HASH_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_5
 */
#define EFUSE_CACHE_PPK1_HASH_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000134 )

#define EFUSE_CACHE_PPK1_HASH_5_PPK1_HASH_191_160_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_5_PPK1_HASH_191_160_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_5_PPK1_HASH_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_6
 */
#define EFUSE_CACHE_PPK1_HASH_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000138 )

#define EFUSE_CACHE_PPK1_HASH_6_PPK1_HASH_223_192_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_6_PPK1_HASH_223_192_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_6_PPK1_HASH_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK1_HASH_7
 */
#define EFUSE_CACHE_PPK1_HASH_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000013C )

#define EFUSE_CACHE_PPK1_HASH_7_PPK1_HASH_255_224_SHIFT   0
#define EFUSE_CACHE_PPK1_HASH_7_PPK1_HASH_255_224_WIDTH   32
#define EFUSE_CACHE_PPK1_HASH_7_PPK1_HASH_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_0
 */
#define EFUSE_CACHE_PPK2_HASH_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000140 )

#define EFUSE_CACHE_PPK2_HASH_0_PPK2_HASH_31_0_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_0_PPK2_HASH_31_0_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_0_PPK2_HASH_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_1
 */
#define EFUSE_CACHE_PPK2_HASH_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000144 )

#define EFUSE_CACHE_PPK2_HASH_1_PPK2_HASH_63_32_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_1_PPK2_HASH_63_32_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_1_PPK2_HASH_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_2
 */
#define EFUSE_CACHE_PPK2_HASH_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000148 )

#define EFUSE_CACHE_PPK2_HASH_2_PPK2_HASH_95_64_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_2_PPK2_HASH_95_64_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_2_PPK2_HASH_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_3
 */
#define EFUSE_CACHE_PPK2_HASH_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000014C )

#define EFUSE_CACHE_PPK2_HASH_3_PPK2_HASH_127_96_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_3_PPK2_HASH_127_96_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_3_PPK2_HASH_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_4
 */
#define EFUSE_CACHE_PPK2_HASH_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000150 )

#define EFUSE_CACHE_PPK2_HASH_4_PPK2_HASH_159_128_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_4_PPK2_HASH_159_128_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_4_PPK2_HASH_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_5
 */
#define EFUSE_CACHE_PPK2_HASH_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000154 )

#define EFUSE_CACHE_PPK2_HASH_5_PPK2_HASH_191_160_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_5_PPK2_HASH_191_160_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_5_PPK2_HASH_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_6
 */
#define EFUSE_CACHE_PPK2_HASH_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000158 )

#define EFUSE_CACHE_PPK2_HASH_6_PPK2_HASH_223_192_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_6_PPK2_HASH_223_192_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_6_PPK2_HASH_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PPK2_HASH_7
 */
#define EFUSE_CACHE_PPK2_HASH_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000015C )

#define EFUSE_CACHE_PPK2_HASH_7_PPK2_HASH_255_224_SHIFT   0
#define EFUSE_CACHE_PPK2_HASH_7_PPK2_HASH_255_224_WIDTH   32
#define EFUSE_CACHE_PPK2_HASH_7_PPK2_HASH_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_0
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000160 )

#define EFUSE_CACHE_OFFCHIP_REVOKE_0_OFFCHIP_REVOKE_31_0_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_0_OFFCHIP_REVOKE_31_0_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_0_OFFCHIP_REVOKE_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_1
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000164 )

#define EFUSE_CACHE_OFFCHIP_REVOKE_1_OFFCHIP_REVOKE_63_32_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_1_OFFCHIP_REVOKE_63_32_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_1_OFFCHIP_REVOKE_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_2
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000168 )

#define EFUSE_CACHE_OFFCHIP_REVOKE_2_OFFCHIP_REVOKE_95_64_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_2_OFFCHIP_REVOKE_95_64_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_2_OFFCHIP_REVOKE_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_3
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000016C )

#define EFUSE_CACHE_OFFCHIP_REVOKE_3_OFFCHIP_REVOKE_127_96_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_3_OFFCHIP_REVOKE_127_96_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_3_OFFCHIP_REVOKE_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_4
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000170 )

#define EFUSE_CACHE_OFFCHIP_REVOKE_4_OFFCHIP_REVOKE_159_128_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_4_OFFCHIP_REVOKE_159_128_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_4_OFFCHIP_REVOKE_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_5
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000174 )

#define EFUSE_CACHE_OFFCHIP_REVOKE_5_OFFCHIP_REVOKE_191_160_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_5_OFFCHIP_REVOKE_191_160_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_5_OFFCHIP_REVOKE_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_6
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000178 )

#define EFUSE_CACHE_OFFCHIP_REVOKE_6_OFFCHIP_REVOKE_223_192_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_6_OFFCHIP_REVOKE_223_192_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_6_OFFCHIP_REVOKE_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_OFFCHIP_REVOKE_7
 */
#define EFUSE_CACHE_OFFCHIP_REVOKE_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000017C )

#define EFUSE_CACHE_OFFCHIP_REVOKE_7_OFFCHIP_REVOKE_255_224_SHIFT   0
#define EFUSE_CACHE_OFFCHIP_REVOKE_7_OFFCHIP_REVOKE_255_224_WIDTH   32
#define EFUSE_CACHE_OFFCHIP_REVOKE_7_OFFCHIP_REVOKE_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_0
 */
#define EFUSE_CACHE_TRIM_AMS_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000180 )

#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_BOT_RO_7_0_SHIFT   24
#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_BOT_RO_7_0_WIDTH   8
#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_BOT_RO_7_0_MASK    0XFF000000

#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_MID_RO_11_0_SHIFT   12
#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_MID_RO_11_0_WIDTH   12
#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_MID_RO_11_0_MASK    0X00FFF000

#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_TOP_RO_11_0_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_TOP_RO_11_0_WIDTH   12
#define EFUSE_CACHE_TRIM_AMS_0_IVREF_FLAT_TOP_RO_11_0_MASK    0X00000FFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_1
 */
#define EFUSE_CACHE_TRIM_AMS_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000184 )

#define EFUSE_CACHE_TRIM_AMS_1_NEG1_TRIM_0_SHIFT   31
#define EFUSE_CACHE_TRIM_AMS_1_NEG1_TRIM_0_WIDTH   1
#define EFUSE_CACHE_TRIM_AMS_1_NEG1_TRIM_0_MASK    0X80000000

#define EFUSE_CACHE_TRIM_AMS_1_IVREFSPARE_2_0_SHIFT   28
#define EFUSE_CACHE_TRIM_AMS_1_IVREFSPARE_2_0_WIDTH   3
#define EFUSE_CACHE_TRIM_AMS_1_IVREFSPARE_2_0_MASK    0X70000000

#define EFUSE_CACHE_TRIM_AMS_1_IVREFIBIAS_2_0_SHIFT   25
#define EFUSE_CACHE_TRIM_AMS_1_IVREFIBIAS_2_0_WIDTH   3
#define EFUSE_CACHE_TRIM_AMS_1_IVREFIBIAS_2_0_MASK    0X0E000000

#define EFUSE_CACHE_TRIM_AMS_1_VBG_TRIM_6_0_SHIFT   18
#define EFUSE_CACHE_TRIM_AMS_1_VBG_TRIM_6_0_WIDTH   7
#define EFUSE_CACHE_TRIM_AMS_1_VBG_TRIM_6_0_MASK    0X01FC0000

#define EFUSE_CACHE_TRIM_AMS_1_IVREFTRIM_6_0_SHIFT   11
#define EFUSE_CACHE_TRIM_AMS_1_IVREFTRIM_6_0_WIDTH   7
#define EFUSE_CACHE_TRIM_AMS_1_IVREFTRIM_6_0_MASK    0X0003F800

#define EFUSE_CACHE_TRIM_AMS_1_IVREFFLAT_6_0_SHIFT   4
#define EFUSE_CACHE_TRIM_AMS_1_IVREFFLAT_6_0_WIDTH   7
#define EFUSE_CACHE_TRIM_AMS_1_IVREFFLAT_6_0_MASK    0X000007F0

#define EFUSE_CACHE_TRIM_AMS_1_IVREF_FLAT_BOT_RO_11_8_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_1_IVREF_FLAT_BOT_RO_11_8_WIDTH   4
#define EFUSE_CACHE_TRIM_AMS_1_IVREF_FLAT_BOT_RO_11_8_MASK    0X0000000F

/**
 * Register: EFUSE_CACHE_TRIM_AMS_2
 */
#define EFUSE_CACHE_TRIM_AMS_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000188 )

#define EFUSE_CACHE_TRIM_AMS_2_VBG_OSC_SLOPE_2_0_SHIFT   29
#define EFUSE_CACHE_TRIM_AMS_2_VBG_OSC_SLOPE_2_0_WIDTH   3
#define EFUSE_CACHE_TRIM_AMS_2_VBG_OSC_SLOPE_2_0_MASK    0XE0000000

#define EFUSE_CACHE_TRIM_AMS_2_VBG_OSC_TRIM_5_0_SHIFT   23
#define EFUSE_CACHE_TRIM_AMS_2_VBG_OSC_TRIM_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_2_VBG_OSC_TRIM_5_0_MASK    0X1F800000

#define EFUSE_CACHE_TRIM_AMS_2_NEG2_SLOPE_5_0_SHIFT   17
#define EFUSE_CACHE_TRIM_AMS_2_NEG2_SLOPE_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_2_NEG2_SLOPE_5_0_MASK    0X007E0000

#define EFUSE_CACHE_TRIM_AMS_2_NEG2_TRIM_5_0_SHIFT   11
#define EFUSE_CACHE_TRIM_AMS_2_NEG2_TRIM_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_2_NEG2_TRIM_5_0_MASK    0X0001F800

#define EFUSE_CACHE_TRIM_AMS_2_NEG1_SLOPE_5_0_SHIFT   5
#define EFUSE_CACHE_TRIM_AMS_2_NEG1_SLOPE_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_2_NEG1_SLOPE_5_0_MASK    0X000007E0

#define EFUSE_CACHE_TRIM_AMS_2_NEG1_TRIM_5_1_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_2_NEG1_TRIM_5_1_WIDTH   5
#define EFUSE_CACHE_TRIM_AMS_2_NEG1_TRIM_5_1_MASK    0X0000001F

/**
 * Register: EFUSE_CACHE_TRIM_AMS_3
 */
#define EFUSE_CACHE_TRIM_AMS_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000018C )

#define EFUSE_CACHE_TRIM_AMS_3_TSENSE_DELTA_16_0_SHIFT   15
#define EFUSE_CACHE_TRIM_AMS_3_TSENSE_DELTA_16_0_WIDTH   17
#define EFUSE_CACHE_TRIM_AMS_3_TSENSE_DELTA_16_0_MASK    0XFFFF8000

#define EFUSE_CACHE_TRIM_AMS_3_TSENS_SLOPE_5_0_SHIFT   9
#define EFUSE_CACHE_TRIM_AMS_3_TSENS_SLOPE_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_3_TSENS_SLOPE_5_0_MASK    0X00007E00

#define EFUSE_CACHE_TRIM_AMS_3_TSENS_INT_OFFSET_5_0_SHIFT   3
#define EFUSE_CACHE_TRIM_AMS_3_TSENS_INT_OFFSET_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_3_TSENS_INT_OFFSET_5_0_MASK    0X000001F8

#define EFUSE_CACHE_TRIM_AMS_3_VBG_OSC_SLOPE_5_3_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_3_VBG_OSC_SLOPE_5_3_WIDTH   3
#define EFUSE_CACHE_TRIM_AMS_3_VBG_OSC_SLOPE_5_3_MASK    0X00000007

/**
 * Register: EFUSE_CACHE_TRIM_AMS_4
 */
#define EFUSE_CACHE_TRIM_AMS_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000190 )

#define EFUSE_CACHE_TRIM_AMS_4_TSENS_DELTA_48_17_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_4_TSENS_DELTA_48_17_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_4_TSENS_DELTA_48_17_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_5
 */
#define EFUSE_CACHE_TRIM_AMS_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000194 )

#define EFUSE_CACHE_TRIM_AMS_5_TSENS_DELTA_80_49_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_5_TSENS_DELTA_80_49_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_5_TSENS_DELTA_80_49_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_6
 */
#define EFUSE_CACHE_TRIM_AMS_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000198 )

#define EFUSE_CACHE_TRIM_AMS_6_TSENS_DELTA_112_81_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_6_TSENS_DELTA_112_81_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_6_TSENS_DELTA_112_81_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_7
 */
#define EFUSE_CACHE_TRIM_AMS_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000019C )

#define EFUSE_CACHE_TRIM_AMS_7_TSENS_DELTA_144_113_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_7_TSENS_DELTA_144_113_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_7_TSENS_DELTA_144_113_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_8
 */
#define EFUSE_CACHE_TRIM_AMS_8    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001A0 )

#define EFUSE_CACHE_TRIM_AMS_8_TSENS_DELTA_176_145_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_8_TSENS_DELTA_176_145_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_8_TSENS_DELTA_176_145_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_9
 */
#define EFUSE_CACHE_TRIM_AMS_9    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001A4 )

#define EFUSE_CACHE_TRIM_AMS_9_TSENS_DELTA_208_177_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_9_TSENS_DELTA_208_177_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_9_TSENS_DELTA_208_177_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_10
 */
#define EFUSE_CACHE_TRIM_AMS_10    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001A8 )

#define EFUSE_CACHE_TRIM_AMS_10_TSENS_DELTA_240_209_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_10_TSENS_DELTA_240_209_WIDTH   32
#define EFUSE_CACHE_TRIM_AMS_10_TSENS_DELTA_240_209_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_11
 */
#define EFUSE_CACHE_TRIM_AMS_11    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001AC )

#define EFUSE_CACHE_TRIM_AMS_11_RES_PROCESS_0_SHIFT   31
#define EFUSE_CACHE_TRIM_AMS_11_RES_PROCESS_0_WIDTH   1
#define EFUSE_CACHE_TRIM_AMS_11_RES_PROCESS_0_MASK    0X80000000

#define EFUSE_CACHE_TRIM_AMS_11_IXPCM_PROCESS_15_0_SHIFT   15
#define EFUSE_CACHE_TRIM_AMS_11_IXPCM_PROCESS_15_0_WIDTH   16
#define EFUSE_CACHE_TRIM_AMS_11_IXPCM_PROCESS_15_0_MASK    0X7FFF8000

#define EFUSE_CACHE_TRIM_AMS_11_TSENS_DELTA_255_241_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_11_TSENS_DELTA_255_241_WIDTH   15
#define EFUSE_CACHE_TRIM_AMS_11_TSENS_DELTA_255_241_MASK    0X00007FFF

/**
 * Register: EFUSE_CACHE_TRIM_AMS_12
 */
#define EFUSE_CACHE_TRIM_AMS_12    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001B0 )

#define EFUSE_CACHE_TRIM_AMS_12_SHARED_SPARE_15_0_SHIFT   16
#define EFUSE_CACHE_TRIM_AMS_12_SHARED_SPARE_15_0_WIDTH   16
#define EFUSE_CACHE_TRIM_AMS_12_SHARED_SPARE_15_0_MASK    0XFFFF0000

#define EFUSE_CACHE_TRIM_AMS_12_TSENS_EXT_OFFSET_5_0_SHIFT   10
#define EFUSE_CACHE_TRIM_AMS_12_TSENS_EXT_OFFSET_5_0_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_12_TSENS_EXT_OFFSET_5_0_MASK    0X0000FC00

#define EFUSE_CACHE_TRIM_AMS_12_BJT_PROCESS_3_0_SHIFT   6
#define EFUSE_CACHE_TRIM_AMS_12_BJT_PROCESS_3_0_WIDTH   4
#define EFUSE_CACHE_TRIM_AMS_12_BJT_PROCESS_3_0_MASK    0X000003C0

#define EFUSE_CACHE_TRIM_AMS_12_RES_PROCESS_6_1_SHIFT   0
#define EFUSE_CACHE_TRIM_AMS_12_RES_PROCESS_6_1_WIDTH   6
#define EFUSE_CACHE_TRIM_AMS_12_RES_PROCESS_6_1_MASK    0X0000003F

/**
 * Register: EFUSE_CACHE_TRIM_CFRM_VGG_0
 */
#define EFUSE_CACHE_TRIM_CFRM_VGG_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001B4 )

#define EFUSE_CACHE_TRIM_CFRM_VGG_0_TRIM_CFRM_VGG_31_0_SHIFT   0
#define EFUSE_CACHE_TRIM_CFRM_VGG_0_TRIM_CFRM_VGG_31_0_WIDTH   32
#define EFUSE_CACHE_TRIM_CFRM_VGG_0_TRIM_CFRM_VGG_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_CFRM_VGG_1
 */
#define EFUSE_CACHE_TRIM_CFRM_VGG_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001B8 )

#define EFUSE_CACHE_TRIM_CFRM_VGG_1_TRIM_CFRM_VGG_63_32_SHIFT   0
#define EFUSE_CACHE_TRIM_CFRM_VGG_1_TRIM_CFRM_VGG_63_32_WIDTH   32
#define EFUSE_CACHE_TRIM_CFRM_VGG_1_TRIM_CFRM_VGG_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_CFRM_VGG_2
 */
#define EFUSE_CACHE_TRIM_CFRM_VGG_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001BC )

#define EFUSE_CACHE_TRIM_CFRM_VGG_2_TRIM_CFRM_VGG_95_64_SHIFT   0
#define EFUSE_CACHE_TRIM_CFRM_VGG_2_TRIM_CFRM_VGG_95_64_WIDTH   32
#define EFUSE_CACHE_TRIM_CFRM_VGG_2_TRIM_CFRM_VGG_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TRIM_CRAM
 */
#define EFUSE_CACHE_TRIM_CRAM    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001C0 )

#define EFUSE_CACHE_TRIM_CRAM_TRIM_CRAM_31_0_SHIFT   0
#define EFUSE_CACHE_TRIM_CRAM_TRIM_CRAM_31_0_WIDTH   32
#define EFUSE_CACHE_TRIM_CRAM_TRIM_CRAM_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_NIDB_0
 */
#define EFUSE_CACHE_NIDB_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001C4 )

#define EFUSE_CACHE_NIDB_0_NPI_BASE_1_SHIFT   23
#define EFUSE_CACHE_NIDB_0_NPI_BASE_1_WIDTH   9
#define EFUSE_CACHE_NIDB_0_NPI_BASE_1_MASK    0XFF800000

#define EFUSE_CACHE_NIDB_0_NPI_OFFSET_1_SHIFT   19
#define EFUSE_CACHE_NIDB_0_NPI_OFFSET_1_WIDTH   4
#define EFUSE_CACHE_NIDB_0_NPI_OFFSET_1_MASK    0X00780000

#define EFUSE_CACHE_NIDB_0_RDN_CNTRL_0_SHIFT   13
#define EFUSE_CACHE_NIDB_0_RDN_CNTRL_0_WIDTH   6
#define EFUSE_CACHE_NIDB_0_RDN_CNTRL_0_MASK    0X0007E000

#define EFUSE_CACHE_NIDB_0_NPI_BASE_0_SHIFT   4
#define EFUSE_CACHE_NIDB_0_NPI_BASE_0_WIDTH   9
#define EFUSE_CACHE_NIDB_0_NPI_BASE_0_MASK    0X00001FF0

#define EFUSE_CACHE_NIDB_0_NPI_OFFSET_0_SHIFT   0
#define EFUSE_CACHE_NIDB_0_NPI_OFFSET_0_WIDTH   4
#define EFUSE_CACHE_NIDB_0_NPI_OFFSET_0_MASK    0X0000000F

/**
 * Register: EFUSE_CACHE_NIDB_1
 */
#define EFUSE_CACHE_NIDB_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001C8 )

#define EFUSE_CACHE_NIDB_1_NPI_BASE_3_SHIFT   29
#define EFUSE_CACHE_NIDB_1_NPI_BASE_3_WIDTH   3
#define EFUSE_CACHE_NIDB_1_NPI_BASE_3_MASK    0XE0000000

#define EFUSE_CACHE_NIDB_1_NPI_OFFSET_3_SHIFT   25
#define EFUSE_CACHE_NIDB_1_NPI_OFFSET_3_WIDTH   4
#define EFUSE_CACHE_NIDB_1_NPI_OFFSET_3_MASK    0X1E000000

#define EFUSE_CACHE_NIDB_1_RDN_CNTRL_2_SHIFT   19
#define EFUSE_CACHE_NIDB_1_RDN_CNTRL_2_WIDTH   6
#define EFUSE_CACHE_NIDB_1_RDN_CNTRL_2_MASK    0X01F80000

#define EFUSE_CACHE_NIDB_1_NPI_BASE_2_SHIFT   10
#define EFUSE_CACHE_NIDB_1_NPI_BASE_2_WIDTH   9
#define EFUSE_CACHE_NIDB_1_NPI_BASE_2_MASK    0X0007FC00

#define EFUSE_CACHE_NIDB_1_NPI_OFFSET_2_SHIFT   6
#define EFUSE_CACHE_NIDB_1_NPI_OFFSET_2_WIDTH   4
#define EFUSE_CACHE_NIDB_1_NPI_OFFSET_2_MASK    0X000003C0

#define EFUSE_CACHE_NIDB_1_RDN_CNTRL_1_SHIFT   0
#define EFUSE_CACHE_NIDB_1_RDN_CNTRL_1_WIDTH   6
#define EFUSE_CACHE_NIDB_1_RDN_CNTRL_1_MASK    0X0000003F

/**
 * Register: EFUSE_CACHE_NIDB_2
 */
#define EFUSE_CACHE_NIDB_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001CC )

#define EFUSE_CACHE_NIDB_2_UNUSED_SHIFT   31
#define EFUSE_CACHE_NIDB_2_UNUSED_WIDTH   1
#define EFUSE_CACHE_NIDB_2_UNUSED_MASK    0X80000000

#define EFUSE_CACHE_NIDB_2_RDN_CNTRL_4_SHIFT   25
#define EFUSE_CACHE_NIDB_2_RDN_CNTRL_4_WIDTH   6
#define EFUSE_CACHE_NIDB_2_RDN_CNTRL_4_MASK    0X7E000000

#define EFUSE_CACHE_NIDB_2_NPI_BASE_4_SHIFT   16
#define EFUSE_CACHE_NIDB_2_NPI_BASE_4_WIDTH   9
#define EFUSE_CACHE_NIDB_2_NPI_BASE_4_MASK    0X01FF0000

#define EFUSE_CACHE_NIDB_2_NPI_OFFSET_4_SHIFT   12
#define EFUSE_CACHE_NIDB_2_NPI_OFFSET_4_WIDTH   4
#define EFUSE_CACHE_NIDB_2_NPI_OFFSET_4_MASK    0X0000F000

#define EFUSE_CACHE_NIDB_2_RDN_CNTRL_3_SHIFT   6
#define EFUSE_CACHE_NIDB_2_RDN_CNTRL_3_WIDTH   6
#define EFUSE_CACHE_NIDB_2_RDN_CNTRL_3_MASK    0X00000FC0

#define EFUSE_CACHE_NIDB_2_NPI_BASE_3_SHIFT   0
#define EFUSE_CACHE_NIDB_2_NPI_BASE_3_WIDTH   6
#define EFUSE_CACHE_NIDB_2_NPI_BASE_3_MASK    0X0000003F

/**
 * Register: EFUSE_CACHE_BLACK_OBFUS_IV_0
 */
#define EFUSE_CACHE_BLACK_OBFUS_IV_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001D0 )

#define EFUSE_CACHE_BLACK_OBFUS_IV_0_BLACK_OBFUS_IV_31_0_SHIFT   0
#define EFUSE_CACHE_BLACK_OBFUS_IV_0_BLACK_OBFUS_IV_31_0_WIDTH   32
#define EFUSE_CACHE_BLACK_OBFUS_IV_0_BLACK_OBFUS_IV_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BLACK_OBFUS_IV_1
 */
#define EFUSE_CACHE_BLACK_OBFUS_IV_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001D4 )

#define EFUSE_CACHE_BLACK_OBFUS_IV_1_BLACK_OBFUS_IV_63_32_SHIFT   0
#define EFUSE_CACHE_BLACK_OBFUS_IV_1_BLACK_OBFUS_IV_63_32_WIDTH   32
#define EFUSE_CACHE_BLACK_OBFUS_IV_1_BLACK_OBFUS_IV_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BLACK_OBFUS_IV_2
 */
#define EFUSE_CACHE_BLACK_OBFUS_IV_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001D8 )

#define EFUSE_CACHE_BLACK_OBFUS_IV_2_BLACK_OBFUS_IV_95_64_SHIFT   0
#define EFUSE_CACHE_BLACK_OBFUS_IV_2_BLACK_OBFUS_IV_95_64_WIDTH   32
#define EFUSE_CACHE_BLACK_OBFUS_IV_2_BLACK_OBFUS_IV_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_EFSBL_IV_0
 */
#define EFUSE_CACHE_EFSBL_IV_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001DC )

#define EFUSE_CACHE_EFSBL_IV_0_EFSBL_IV_31_0_SHIFT   0
#define EFUSE_CACHE_EFSBL_IV_0_EFSBL_IV_31_0_WIDTH   32
#define EFUSE_CACHE_EFSBL_IV_0_EFSBL_IV_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_EFSBL_IV_1
 */
#define EFUSE_CACHE_EFSBL_IV_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001E0 )

#define EFUSE_CACHE_EFSBL_IV_1_EFSBL_IV_63_32_SHIFT   0
#define EFUSE_CACHE_EFSBL_IV_1_EFSBL_IV_63_32_WIDTH   32
#define EFUSE_CACHE_EFSBL_IV_1_EFSBL_IV_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_EFSBL_IV_2
 */
#define EFUSE_CACHE_EFSBL_IV_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001E4 )

#define EFUSE_CACHE_EFSBL_IV_2_EFSBL_IV_95_64_SHIFT   0
#define EFUSE_CACHE_EFSBL_IV_2_EFSBL_IV_95_64_WIDTH   32
#define EFUSE_CACHE_EFSBL_IV_2_EFSBL_IV_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_DATA_PARTITION_IV_0
 */
#define EFUSE_CACHE_DATA_PARTITION_IV_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001E8 )

#define EFUSE_CACHE_DATA_PARTITION_IV_0_DATA_PARTITION_IV_31_0_SHIFT   0
#define EFUSE_CACHE_DATA_PARTITION_IV_0_DATA_PARTITION_IV_31_0_WIDTH   32
#define EFUSE_CACHE_DATA_PARTITION_IV_0_DATA_PARTITION_IV_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_DATA_PARTITION_IV_1
 */
#define EFUSE_CACHE_DATA_PARTITION_IV_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001EC )

#define EFUSE_CACHE_DATA_PARTITION_IV_1_DATA_PARTITION_IV_63_32_SHIFT   0
#define EFUSE_CACHE_DATA_PARTITION_IV_1_DATA_PARTITION_IV_63_32_WIDTH   32
#define EFUSE_CACHE_DATA_PARTITION_IV_1_DATA_PARTITION_IV_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_DATA_PARTITION_IV_2
 */
#define EFUSE_CACHE_DATA_PARTITION_IV_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001F0 )

#define EFUSE_CACHE_DATA_PARTITION_IV_2_DATA_PARTITION_IV_95_64_SHIFT   0
#define EFUSE_CACHE_DATA_PARTITION_IV_2_DATA_PARTITION_IV_95_64_WIDTH   32
#define EFUSE_CACHE_DATA_PARTITION_IV_2_DATA_PARTITION_IV_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_ME_ID_CODE
 */
#define EFUSE_CACHE_ME_ID_CODE    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001F4 )

#define EFUSE_CACHE_ME_ID_CODE_UNUSED_31_4_SHIFT   4
#define EFUSE_CACHE_ME_ID_CODE_UNUSED_31_4_WIDTH   28
#define EFUSE_CACHE_ME_ID_CODE_UNUSED_31_4_MASK    0XFFFFFFF0

#define EFUSE_CACHE_ME_ID_CODE_ME_ID_CODE_3_0_SHIFT   0
#define EFUSE_CACHE_ME_ID_CODE_ME_ID_CODE_3_0_WIDTH   4
#define EFUSE_CACHE_ME_ID_CODE_ME_ID_CODE_3_0_MASK    0X0000000F

/**
 * Register: EFUSE_CACHE_UNUSED_FOR_SRAM_0
 */
#define EFUSE_CACHE_UNUSED_FOR_SRAM_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001F8 )

#define EFUSE_CACHE_UNUSED_FOR_SRAM_0_UNUSED_SHIFT   0
#define EFUSE_CACHE_UNUSED_FOR_SRAM_0_UNUSED_WIDTH   32
#define EFUSE_CACHE_UNUSED_FOR_SRAM_0_UNUSED_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_UNUSED_FOR_SRAM_1
 */
#define EFUSE_CACHE_UNUSED_FOR_SRAM_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X000001FC )

#define EFUSE_CACHE_UNUSED_FOR_SRAM_1_UNUSED_SHIFT   0
#define EFUSE_CACHE_UNUSED_FOR_SRAM_1_UNUSED_WIDTH   32
#define EFUSE_CACHE_UNUSED_FOR_SRAM_1_UNUSED_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_0
 */
#define EFUSE_CACHE_USER_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000200 )

#define EFUSE_CACHE_USER_0_USER_31_0_SHIFT   0
#define EFUSE_CACHE_USER_0_USER_31_0_WIDTH   32
#define EFUSE_CACHE_USER_0_USER_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_1
 */
#define EFUSE_CACHE_USER_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000204 )

#define EFUSE_CACHE_USER_1_USER_63_32_SHIFT   0
#define EFUSE_CACHE_USER_1_USER_63_32_WIDTH   32
#define EFUSE_CACHE_USER_1_USER_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_2
 */
#define EFUSE_CACHE_USER_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000208 )

#define EFUSE_CACHE_USER_2_USER_95_64_SHIFT   0
#define EFUSE_CACHE_USER_2_USER_95_64_WIDTH   32
#define EFUSE_CACHE_USER_2_USER_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_3
 */
#define EFUSE_CACHE_USER_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000020C )

#define EFUSE_CACHE_USER_3_USER_127_96_SHIFT   0
#define EFUSE_CACHE_USER_3_USER_127_96_WIDTH   32
#define EFUSE_CACHE_USER_3_USER_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_4
 */
#define EFUSE_CACHE_USER_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000210 )

#define EFUSE_CACHE_USER_4_USER_159_128_SHIFT   0
#define EFUSE_CACHE_USER_4_USER_159_128_WIDTH   32
#define EFUSE_CACHE_USER_4_USER_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_5
 */
#define EFUSE_CACHE_USER_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000214 )

#define EFUSE_CACHE_USER_5_USER_191_160_SHIFT   0
#define EFUSE_CACHE_USER_5_USER_191_160_WIDTH   32
#define EFUSE_CACHE_USER_5_USER_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_6
 */
#define EFUSE_CACHE_USER_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000218 )

#define EFUSE_CACHE_USER_6_USER_223_192_SHIFT   0
#define EFUSE_CACHE_USER_6_USER_223_192_WIDTH   32
#define EFUSE_CACHE_USER_6_USER_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_7
 */
#define EFUSE_CACHE_USER_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000021C )

#define EFUSE_CACHE_USER_7_USER_255_224_SHIFT   0
#define EFUSE_CACHE_USER_7_USER_255_224_WIDTH   32
#define EFUSE_CACHE_USER_7_USER_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_8
 */
#define EFUSE_CACHE_USER_8    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000220 )

#define EFUSE_CACHE_USER_8_USER_287_256_SHIFT   0
#define EFUSE_CACHE_USER_8_USER_287_256_WIDTH   32
#define EFUSE_CACHE_USER_8_USER_287_256_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_9
 */
#define EFUSE_CACHE_USER_9    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000224 )

#define EFUSE_CACHE_USER_9_USER_319_288_SHIFT   0
#define EFUSE_CACHE_USER_9_USER_319_288_WIDTH   32
#define EFUSE_CACHE_USER_9_USER_319_288_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_10
 */
#define EFUSE_CACHE_USER_10    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000228 )

#define EFUSE_CACHE_USER_10_USER_351_320_SHIFT   0
#define EFUSE_CACHE_USER_10_USER_351_320_WIDTH   32
#define EFUSE_CACHE_USER_10_USER_351_320_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_11
 */
#define EFUSE_CACHE_USER_11    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000022C )

#define EFUSE_CACHE_USER_11_USER_383_352_SHIFT   0
#define EFUSE_CACHE_USER_11_USER_383_352_WIDTH   32
#define EFUSE_CACHE_USER_11_USER_383_352_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_12
 */
#define EFUSE_CACHE_USER_12    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000230 )

#define EFUSE_CACHE_USER_12_USER_415_384_SHIFT   0
#define EFUSE_CACHE_USER_12_USER_415_384_WIDTH   32
#define EFUSE_CACHE_USER_12_USER_415_384_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_13
 */
#define EFUSE_CACHE_USER_13    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000234 )

#define EFUSE_CACHE_USER_13_USER_447_416_SHIFT   0
#define EFUSE_CACHE_USER_13_USER_447_416_WIDTH   32
#define EFUSE_CACHE_USER_13_USER_447_416_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_14
 */
#define EFUSE_CACHE_USER_14    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000238 )

#define EFUSE_CACHE_USER_14_USER_479_448_SHIFT   0
#define EFUSE_CACHE_USER_14_USER_479_448_WIDTH   32
#define EFUSE_CACHE_USER_14_USER_479_448_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_15
 */
#define EFUSE_CACHE_USER_15    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000023C )

#define EFUSE_CACHE_USER_15_USER_511_480_SHIFT   0
#define EFUSE_CACHE_USER_15_USER_511_480_WIDTH   32
#define EFUSE_CACHE_USER_15_USER_511_480_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_16
 */
#define EFUSE_CACHE_USER_16    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000240 )

#define EFUSE_CACHE_USER_16_USER_543_512_SHIFT   0
#define EFUSE_CACHE_USER_16_USER_543_512_WIDTH   32
#define EFUSE_CACHE_USER_16_USER_543_512_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_17
 */
#define EFUSE_CACHE_USER_17    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000244 )

#define EFUSE_CACHE_USER_17_USER_575_544_SHIFT   0
#define EFUSE_CACHE_USER_17_USER_575_544_WIDTH   32
#define EFUSE_CACHE_USER_17_USER_575_544_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_18
 */
#define EFUSE_CACHE_USER_18    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000248 )

#define EFUSE_CACHE_USER_18_USER_607_576_SHIFT   0
#define EFUSE_CACHE_USER_18_USER_607_576_WIDTH   32
#define EFUSE_CACHE_USER_18_USER_607_576_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_19
 */
#define EFUSE_CACHE_USER_19    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000024C )

#define EFUSE_CACHE_USER_19_USER_639_608_SHIFT   0
#define EFUSE_CACHE_USER_19_USER_639_608_WIDTH   32
#define EFUSE_CACHE_USER_19_USER_639_608_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_20
 */
#define EFUSE_CACHE_USER_20    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000250 )

#define EFUSE_CACHE_USER_20_USER_671_640_SHIFT   0
#define EFUSE_CACHE_USER_20_USER_671_640_WIDTH   32
#define EFUSE_CACHE_USER_20_USER_671_640_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_21
 */
#define EFUSE_CACHE_USER_21    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000254 )

#define EFUSE_CACHE_USER_21_USER_703_672_SHIFT   0
#define EFUSE_CACHE_USER_21_USER_703_672_WIDTH   32
#define EFUSE_CACHE_USER_21_USER_703_672_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_22
 */
#define EFUSE_CACHE_USER_22    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000258 )

#define EFUSE_CACHE_USER_22_USER_735_704_SHIFT   0
#define EFUSE_CACHE_USER_22_USER_735_704_WIDTH   32
#define EFUSE_CACHE_USER_22_USER_735_704_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_23
 */
#define EFUSE_CACHE_USER_23    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000025C )

#define EFUSE_CACHE_USER_23_USER_767_736_SHIFT   0
#define EFUSE_CACHE_USER_23_USER_767_736_WIDTH   32
#define EFUSE_CACHE_USER_23_USER_767_736_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_24
 */
#define EFUSE_CACHE_USER_24    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000260 )

#define EFUSE_CACHE_USER_24_USER_799_768_SHIFT   0
#define EFUSE_CACHE_USER_24_USER_799_768_WIDTH   32
#define EFUSE_CACHE_USER_24_USER_799_768_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_25
 */
#define EFUSE_CACHE_USER_25    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000264 )

#define EFUSE_CACHE_USER_25_USER_831_800_SHIFT   0
#define EFUSE_CACHE_USER_25_USER_831_800_WIDTH   32
#define EFUSE_CACHE_USER_25_USER_831_800_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_26
 */
#define EFUSE_CACHE_USER_26    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000268 )

#define EFUSE_CACHE_USER_26_USER_863_832_SHIFT   0
#define EFUSE_CACHE_USER_26_USER_863_832_WIDTH   32
#define EFUSE_CACHE_USER_26_USER_863_832_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_27
 */
#define EFUSE_CACHE_USER_27    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000026C )

#define EFUSE_CACHE_USER_27_USER_895_864_SHIFT   0
#define EFUSE_CACHE_USER_27_USER_895_864_WIDTH   32
#define EFUSE_CACHE_USER_27_USER_895_864_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_28
 */
#define EFUSE_CACHE_USER_28    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000270 )

#define EFUSE_CACHE_USER_28_USER_927_896_SHIFT   0
#define EFUSE_CACHE_USER_28_USER_927_896_WIDTH   32
#define EFUSE_CACHE_USER_28_USER_927_896_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_29
 */
#define EFUSE_CACHE_USER_29    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000274 )

#define EFUSE_CACHE_USER_29_USER_959_928_SHIFT   0
#define EFUSE_CACHE_USER_29_USER_959_928_WIDTH   32
#define EFUSE_CACHE_USER_29_USER_959_928_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_30
 */
#define EFUSE_CACHE_USER_30    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000278 )

#define EFUSE_CACHE_USER_30_USER_991_960_SHIFT   0
#define EFUSE_CACHE_USER_30_USER_991_960_WIDTH   32
#define EFUSE_CACHE_USER_30_USER_991_960_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_31
 */
#define EFUSE_CACHE_USER_31    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000027C )

#define EFUSE_CACHE_USER_31_USER_1023_992_SHIFT   0
#define EFUSE_CACHE_USER_31_USER_1023_992_WIDTH   32
#define EFUSE_CACHE_USER_31_USER_1023_992_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_32
 */
#define EFUSE_CACHE_USER_32    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000280 )

#define EFUSE_CACHE_USER_32_USER_1055_1024_SHIFT   0
#define EFUSE_CACHE_USER_32_USER_1055_1024_WIDTH   32
#define EFUSE_CACHE_USER_32_USER_1055_1024_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_33
 */
#define EFUSE_CACHE_USER_33    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000284 )

#define EFUSE_CACHE_USER_33_USER_1087_1056_SHIFT   0
#define EFUSE_CACHE_USER_33_USER_1087_1056_WIDTH   32
#define EFUSE_CACHE_USER_33_USER_1087_1056_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_34
 */
#define EFUSE_CACHE_USER_34    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000288 )

#define EFUSE_CACHE_USER_34_USER_1119_1088_SHIFT   0
#define EFUSE_CACHE_USER_34_USER_1119_1088_WIDTH   32
#define EFUSE_CACHE_USER_34_USER_1119_1088_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_35
 */
#define EFUSE_CACHE_USER_35    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000028C )

#define EFUSE_CACHE_USER_35_USER_1151_1120_SHIFT   0
#define EFUSE_CACHE_USER_35_USER_1151_1120_WIDTH   32
#define EFUSE_CACHE_USER_35_USER_1151_1120_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_36
 */
#define EFUSE_CACHE_USER_36    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000290 )

#define EFUSE_CACHE_USER_36_USER_1183_1152_SHIFT   0
#define EFUSE_CACHE_USER_36_USER_1183_1152_WIDTH   32
#define EFUSE_CACHE_USER_36_USER_1183_1152_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_37
 */
#define EFUSE_CACHE_USER_37    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000294 )

#define EFUSE_CACHE_USER_37_USER_1215_1184_SHIFT   0
#define EFUSE_CACHE_USER_37_USER_1215_1184_WIDTH   32
#define EFUSE_CACHE_USER_37_USER_1215_1184_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_38
 */
#define EFUSE_CACHE_USER_38    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000298 )

#define EFUSE_CACHE_USER_38_USER_1247_1216_SHIFT   0
#define EFUSE_CACHE_USER_38_USER_1247_1216_WIDTH   32
#define EFUSE_CACHE_USER_38_USER_1247_1216_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_39
 */
#define EFUSE_CACHE_USER_39    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000029C )

#define EFUSE_CACHE_USER_39_USER_1279_1248_SHIFT   0
#define EFUSE_CACHE_USER_39_USER_1279_1248_WIDTH   32
#define EFUSE_CACHE_USER_39_USER_1279_1248_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_40
 */
#define EFUSE_CACHE_USER_40    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002A0 )

#define EFUSE_CACHE_USER_40_USER_1311_1280_SHIFT   0
#define EFUSE_CACHE_USER_40_USER_1311_1280_WIDTH   32
#define EFUSE_CACHE_USER_40_USER_1311_1280_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_41
 */
#define EFUSE_CACHE_USER_41    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002A4 )

#define EFUSE_CACHE_USER_41_USER_1343_1312_SHIFT   0
#define EFUSE_CACHE_USER_41_USER_1343_1312_WIDTH   32
#define EFUSE_CACHE_USER_41_USER_1343_1312_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_42
 */
#define EFUSE_CACHE_USER_42    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002A8 )

#define EFUSE_CACHE_USER_42_USER_1375_1344_SHIFT   0
#define EFUSE_CACHE_USER_42_USER_1375_1344_WIDTH   32
#define EFUSE_CACHE_USER_42_USER_1375_1344_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_43
 */
#define EFUSE_CACHE_USER_43    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002AC )

#define EFUSE_CACHE_USER_43_USER_1407_1376_SHIFT   0
#define EFUSE_CACHE_USER_43_USER_1407_1376_WIDTH   32
#define EFUSE_CACHE_USER_43_USER_1407_1376_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_44
 */
#define EFUSE_CACHE_USER_44    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002B0 )

#define EFUSE_CACHE_USER_44_USER_1439_1408_SHIFT   0
#define EFUSE_CACHE_USER_44_USER_1439_1408_WIDTH   32
#define EFUSE_CACHE_USER_44_USER_1439_1408_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_45
 */
#define EFUSE_CACHE_USER_45    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002B4 )

#define EFUSE_CACHE_USER_45_USER_1471_1440_SHIFT   0
#define EFUSE_CACHE_USER_45_USER_1471_1440_WIDTH   32
#define EFUSE_CACHE_USER_45_USER_1471_1440_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_46
 */
#define EFUSE_CACHE_USER_46    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002B8 )

#define EFUSE_CACHE_USER_46_USER_1503_1472_SHIFT   0
#define EFUSE_CACHE_USER_46_USER_1503_1472_WIDTH   32
#define EFUSE_CACHE_USER_46_USER_1503_1472_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_47
 */
#define EFUSE_CACHE_USER_47    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002BC )

#define EFUSE_CACHE_USER_47_USER_1535_1504_SHIFT   0
#define EFUSE_CACHE_USER_47_USER_1535_1504_WIDTH   32
#define EFUSE_CACHE_USER_47_USER_1535_1504_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_48
 */
#define EFUSE_CACHE_USER_48    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002C0 )

#define EFUSE_CACHE_USER_48_USER_1567_1536_SHIFT   0
#define EFUSE_CACHE_USER_48_USER_1567_1536_WIDTH   32
#define EFUSE_CACHE_USER_48_USER_1567_1536_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_49
 */
#define EFUSE_CACHE_USER_49    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002C4 )

#define EFUSE_CACHE_USER_49_USER_1599_1568_SHIFT   0
#define EFUSE_CACHE_USER_49_USER_1599_1568_WIDTH   32
#define EFUSE_CACHE_USER_49_USER_1599_1568_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_50
 */
#define EFUSE_CACHE_USER_50    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002C8 )

#define EFUSE_CACHE_USER_50_USER_1631_1600_SHIFT   0
#define EFUSE_CACHE_USER_50_USER_1631_1600_WIDTH   32
#define EFUSE_CACHE_USER_50_USER_1631_1600_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_51
 */
#define EFUSE_CACHE_USER_51    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002CC )

#define EFUSE_CACHE_USER_51_USER_1663_1632_SHIFT   0
#define EFUSE_CACHE_USER_51_USER_1663_1632_WIDTH   32
#define EFUSE_CACHE_USER_51_USER_1663_1632_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_52
 */
#define EFUSE_CACHE_USER_52    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002D0 )

#define EFUSE_CACHE_USER_52_USER_1695_1664_SHIFT   0
#define EFUSE_CACHE_USER_52_USER_1695_1664_WIDTH   32
#define EFUSE_CACHE_USER_52_USER_1695_1664_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_53
 */
#define EFUSE_CACHE_USER_53    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002D4 )

#define EFUSE_CACHE_USER_53_USER_1727_1696_SHIFT   0
#define EFUSE_CACHE_USER_53_USER_1727_1696_WIDTH   32
#define EFUSE_CACHE_USER_53_USER_1727_1696_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_54
 */
#define EFUSE_CACHE_USER_54    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002D8 )

#define EFUSE_CACHE_USER_54_USER_1759_1728_SHIFT   0
#define EFUSE_CACHE_USER_54_USER_1759_1728_WIDTH   32
#define EFUSE_CACHE_USER_54_USER_1759_1728_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_55
 */
#define EFUSE_CACHE_USER_55    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002DC )

#define EFUSE_CACHE_USER_55_USER_1791_1760_SHIFT   0
#define EFUSE_CACHE_USER_55_USER_1791_1760_WIDTH   32
#define EFUSE_CACHE_USER_55_USER_1791_1760_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_56
 */
#define EFUSE_CACHE_USER_56    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002E0 )

#define EFUSE_CACHE_USER_56_USER_1823_1792_SHIFT   0
#define EFUSE_CACHE_USER_56_USER_1823_1792_WIDTH   32
#define EFUSE_CACHE_USER_56_USER_1823_1792_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_57
 */
#define EFUSE_CACHE_USER_57    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002E4 )

#define EFUSE_CACHE_USER_57_USER_1855_1824_SHIFT   0
#define EFUSE_CACHE_USER_57_USER_1855_1824_WIDTH   32
#define EFUSE_CACHE_USER_57_USER_1855_1824_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_58
 */
#define EFUSE_CACHE_USER_58    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002E8 )

#define EFUSE_CACHE_USER_58_USER_1887_1856_SHIFT   0
#define EFUSE_CACHE_USER_58_USER_1887_1856_WIDTH   32
#define EFUSE_CACHE_USER_58_USER_1887_1856_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_59
 */
#define EFUSE_CACHE_USER_59    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002EC )

#define EFUSE_CACHE_USER_59_USER_1919_1888_SHIFT   0
#define EFUSE_CACHE_USER_59_USER_1919_1888_WIDTH   32
#define EFUSE_CACHE_USER_59_USER_1919_1888_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_60
 */
#define EFUSE_CACHE_USER_60    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002F0 )

#define EFUSE_CACHE_USER_60_USER_1951_1920_SHIFT   0
#define EFUSE_CACHE_USER_60_USER_1951_1920_WIDTH   32
#define EFUSE_CACHE_USER_60_USER_1951_1920_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_61
 */
#define EFUSE_CACHE_USER_61    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002F4 )

#define EFUSE_CACHE_USER_61_USER_1983_1952_SHIFT   0
#define EFUSE_CACHE_USER_61_USER_1983_1952_WIDTH   32
#define EFUSE_CACHE_USER_61_USER_1983_1952_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_62
 */
#define EFUSE_CACHE_USER_62    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002F8 )

#define EFUSE_CACHE_USER_62_USER_2015_1984_SHIFT   0
#define EFUSE_CACHE_USER_62_USER_2015_1984_WIDTH   32
#define EFUSE_CACHE_USER_62_USER_2015_1984_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_USER_63
 */
#define EFUSE_CACHE_USER_63    ( ( EFUSE_CACHE_BASEADDR ) + 0X000002FC )

#define EFUSE_CACHE_USER_63_USER_2047_2016_SHIFT   0
#define EFUSE_CACHE_USER_63_USER_2047_2016_WIDTH   32
#define EFUSE_CACHE_USER_63_USER_2047_2016_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_0
 */
#define EFUSE_CACHE_BISR_RSVD_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000300 )

#define EFUSE_CACHE_BISR_RSVD_0_BISR_RSVD_31_0_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_0_BISR_RSVD_31_0_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_0_BISR_RSVD_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_1
 */
#define EFUSE_CACHE_BISR_RSVD_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000304 )

#define EFUSE_CACHE_BISR_RSVD_1_BISR_RSVD_63_32_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_1_BISR_RSVD_63_32_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_1_BISR_RSVD_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_2
 */
#define EFUSE_CACHE_BISR_RSVD_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000308 )

#define EFUSE_CACHE_BISR_RSVD_2_BISR_RSVD_95_64_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_2_BISR_RSVD_95_64_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_2_BISR_RSVD_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_3
 */
#define EFUSE_CACHE_BISR_RSVD_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000030C )

#define EFUSE_CACHE_BISR_RSVD_3_BISR_RSVD_127_96_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_3_BISR_RSVD_127_96_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_3_BISR_RSVD_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_4
 */
#define EFUSE_CACHE_BISR_RSVD_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000310 )

#define EFUSE_CACHE_BISR_RSVD_4_BISR_RSVD_159_128_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_4_BISR_RSVD_159_128_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_4_BISR_RSVD_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_5
 */
#define EFUSE_CACHE_BISR_RSVD_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000314 )

#define EFUSE_CACHE_BISR_RSVD_5_BISR_RSVD_191_160_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_5_BISR_RSVD_191_160_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_5_BISR_RSVD_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_6
 */
#define EFUSE_CACHE_BISR_RSVD_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000318 )

#define EFUSE_CACHE_BISR_RSVD_6_BISR_RSVD_223_192_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_6_BISR_RSVD_223_192_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_6_BISR_RSVD_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_7
 */
#define EFUSE_CACHE_BISR_RSVD_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000031C )

#define EFUSE_CACHE_BISR_RSVD_7_BISR_RSVD_255_224_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_7_BISR_RSVD_255_224_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_7_BISR_RSVD_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_8
 */
#define EFUSE_CACHE_BISR_RSVD_8    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000320 )

#define EFUSE_CACHE_BISR_RSVD_8_BISR_RSVD_287_256_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_8_BISR_RSVD_287_256_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_8_BISR_RSVD_287_256_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_9
 */
#define EFUSE_CACHE_BISR_RSVD_9    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000324 )

#define EFUSE_CACHE_BISR_RSVD_9_BISR_RSVD_319_288_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_9_BISR_RSVD_319_288_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_9_BISR_RSVD_319_288_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_10
 */
#define EFUSE_CACHE_BISR_RSVD_10    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000328 )

#define EFUSE_CACHE_BISR_RSVD_10_BISR_RSVD_351_320_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_10_BISR_RSVD_351_320_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_10_BISR_RSVD_351_320_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_11
 */
#define EFUSE_CACHE_BISR_RSVD_11    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000032C )

#define EFUSE_CACHE_BISR_RSVD_11_BISR_RSVD_383_352_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_11_BISR_RSVD_383_352_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_11_BISR_RSVD_383_352_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_12
 */
#define EFUSE_CACHE_BISR_RSVD_12    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000330 )

#define EFUSE_CACHE_BISR_RSVD_12_BISR_RSVD_415_384_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_12_BISR_RSVD_415_384_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_12_BISR_RSVD_415_384_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_13
 */
#define EFUSE_CACHE_BISR_RSVD_13    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000334 )

#define EFUSE_CACHE_BISR_RSVD_13_BISR_RSVD_447_416_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_13_BISR_RSVD_447_416_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_13_BISR_RSVD_447_416_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_14
 */
#define EFUSE_CACHE_BISR_RSVD_14    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000338 )

#define EFUSE_CACHE_BISR_RSVD_14_BISR_RSVD_479_448_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_14_BISR_RSVD_479_448_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_14_BISR_RSVD_479_448_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_15
 */
#define EFUSE_CACHE_BISR_RSVD_15    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000033C )

#define EFUSE_CACHE_BISR_RSVD_15_BISR_RSVD_511_480_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_15_BISR_RSVD_511_480_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_15_BISR_RSVD_511_480_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_16
 */
#define EFUSE_CACHE_BISR_RSVD_16    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000340 )

#define EFUSE_CACHE_BISR_RSVD_16_BISR_RSVD_543_512_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_16_BISR_RSVD_543_512_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_16_BISR_RSVD_543_512_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_17
 */
#define EFUSE_CACHE_BISR_RSVD_17    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000344 )

#define EFUSE_CACHE_BISR_RSVD_17_BISR_RSVD_575_544_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_17_BISR_RSVD_575_544_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_17_BISR_RSVD_575_544_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_18
 */
#define EFUSE_CACHE_BISR_RSVD_18    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000348 )

#define EFUSE_CACHE_BISR_RSVD_18_BISR_RSVD_607_576_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_18_BISR_RSVD_607_576_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_18_BISR_RSVD_607_576_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_19
 */
#define EFUSE_CACHE_BISR_RSVD_19    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000034C )

#define EFUSE_CACHE_BISR_RSVD_19_BISR_RSVD_639_608_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_19_BISR_RSVD_639_608_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_19_BISR_RSVD_639_608_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_20
 */
#define EFUSE_CACHE_BISR_RSVD_20    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000350 )

#define EFUSE_CACHE_BISR_RSVD_20_BISR_RSVD_671_640_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_20_BISR_RSVD_671_640_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_20_BISR_RSVD_671_640_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_21
 */
#define EFUSE_CACHE_BISR_RSVD_21    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000354 )

#define EFUSE_CACHE_BISR_RSVD_21_BISR_RSVD_703_672_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_21_BISR_RSVD_703_672_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_21_BISR_RSVD_703_672_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_22
 */
#define EFUSE_CACHE_BISR_RSVD_22    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000358 )

#define EFUSE_CACHE_BISR_RSVD_22_BISR_RSVD_735_704_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_22_BISR_RSVD_735_704_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_22_BISR_RSVD_735_704_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_23
 */
#define EFUSE_CACHE_BISR_RSVD_23    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000035C )

#define EFUSE_CACHE_BISR_RSVD_23_BISR_RSVD_767_736_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_23_BISR_RSVD_767_736_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_23_BISR_RSVD_767_736_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_24
 */
#define EFUSE_CACHE_BISR_RSVD_24    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000360 )

#define EFUSE_CACHE_BISR_RSVD_24_BISR_RSVD_799_768_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_24_BISR_RSVD_799_768_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_24_BISR_RSVD_799_768_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_25
 */
#define EFUSE_CACHE_BISR_RSVD_25    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000364 )

#define EFUSE_CACHE_BISR_RSVD_25_BISR_RSVD_831_800_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_25_BISR_RSVD_831_800_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_25_BISR_RSVD_831_800_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_26
 */
#define EFUSE_CACHE_BISR_RSVD_26    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000368 )

#define EFUSE_CACHE_BISR_RSVD_26_BISR_RSVD_863_832_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_26_BISR_RSVD_863_832_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_26_BISR_RSVD_863_832_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_27
 */
#define EFUSE_CACHE_BISR_RSVD_27    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000036C )

#define EFUSE_CACHE_BISR_RSVD_27_BISR_RSVD_895_864_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_27_BISR_RSVD_895_864_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_27_BISR_RSVD_895_864_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_28
 */
#define EFUSE_CACHE_BISR_RSVD_28    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000370 )

#define EFUSE_CACHE_BISR_RSVD_28_BISR_RSVD_927_896_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_28_BISR_RSVD_927_896_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_28_BISR_RSVD_927_896_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_29
 */
#define EFUSE_CACHE_BISR_RSVD_29    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000374 )

#define EFUSE_CACHE_BISR_RSVD_29_BISR_RSVD_959_928_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_29_BISR_RSVD_959_928_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_29_BISR_RSVD_959_928_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_30
 */
#define EFUSE_CACHE_BISR_RSVD_30    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000378 )

#define EFUSE_CACHE_BISR_RSVD_30_BISR_RSVD_991_960_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_30_BISR_RSVD_991_960_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_30_BISR_RSVD_991_960_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_31
 */
#define EFUSE_CACHE_BISR_RSVD_31    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000037C )

#define EFUSE_CACHE_BISR_RSVD_31_BISR_RSVD_1023_992_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_31_BISR_RSVD_1023_992_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_31_BISR_RSVD_1023_992_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_32
 */
#define EFUSE_CACHE_BISR_RSVD_32    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000380 )

#define EFUSE_CACHE_BISR_RSVD_32_BISR_RSVD_1055_1024_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_32_BISR_RSVD_1055_1024_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_32_BISR_RSVD_1055_1024_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_33
 */
#define EFUSE_CACHE_BISR_RSVD_33    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000384 )

#define EFUSE_CACHE_BISR_RSVD_33_BISR_RSVD_1087_1056_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_33_BISR_RSVD_1087_1056_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_33_BISR_RSVD_1087_1056_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_34
 */
#define EFUSE_CACHE_BISR_RSVD_34    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000388 )

#define EFUSE_CACHE_BISR_RSVD_34_BISR_RSVD_1119_1088_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_34_BISR_RSVD_1119_1088_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_34_BISR_RSVD_1119_1088_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_35
 */
#define EFUSE_CACHE_BISR_RSVD_35    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000038C )

#define EFUSE_CACHE_BISR_RSVD_35_BISR_RSVD_1151_1120_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_35_BISR_RSVD_1151_1120_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_35_BISR_RSVD_1151_1120_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_36
 */
#define EFUSE_CACHE_BISR_RSVD_36    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000390 )

#define EFUSE_CACHE_BISR_RSVD_36_BISR_RSVD_1183_1152_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_36_BISR_RSVD_1183_1152_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_36_BISR_RSVD_1183_1152_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_37
 */
#define EFUSE_CACHE_BISR_RSVD_37    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000394 )

#define EFUSE_CACHE_BISR_RSVD_37_BISR_RSVD_1215_1184_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_37_BISR_RSVD_1215_1184_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_37_BISR_RSVD_1215_1184_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_38
 */
#define EFUSE_CACHE_BISR_RSVD_38    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000398 )

#define EFUSE_CACHE_BISR_RSVD_38_BISR_RSVD_1247_1216_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_38_BISR_RSVD_1247_1216_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_38_BISR_RSVD_1247_1216_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_39
 */
#define EFUSE_CACHE_BISR_RSVD_39    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000039C )

#define EFUSE_CACHE_BISR_RSVD_39_BISR_RSVD_1279_1248_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_39_BISR_RSVD_1279_1248_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_39_BISR_RSVD_1279_1248_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_40
 */
#define EFUSE_CACHE_BISR_RSVD_40    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003A0 )

#define EFUSE_CACHE_BISR_RSVD_40_BISR_RSVD_1311_1280_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_40_BISR_RSVD_1311_1280_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_40_BISR_RSVD_1311_1280_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_41
 */
#define EFUSE_CACHE_BISR_RSVD_41    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003A4 )

#define EFUSE_CACHE_BISR_RSVD_41_BISR_RSVD_1343_1312_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_41_BISR_RSVD_1343_1312_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_41_BISR_RSVD_1343_1312_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_42
 */
#define EFUSE_CACHE_BISR_RSVD_42    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003A8 )

#define EFUSE_CACHE_BISR_RSVD_42_BISR_RSVD_1375_1344_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_42_BISR_RSVD_1375_1344_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_42_BISR_RSVD_1375_1344_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_43
 */
#define EFUSE_CACHE_BISR_RSVD_43    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003AC )

#define EFUSE_CACHE_BISR_RSVD_43_BISR_RSVD_1407_1376_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_43_BISR_RSVD_1407_1376_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_43_BISR_RSVD_1407_1376_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_44
 */
#define EFUSE_CACHE_BISR_RSVD_44    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003B0 )

#define EFUSE_CACHE_BISR_RSVD_44_BISR_RSVD_1439_1408_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_44_BISR_RSVD_1439_1408_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_44_BISR_RSVD_1439_1408_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_45
 */
#define EFUSE_CACHE_BISR_RSVD_45    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003B4 )

#define EFUSE_CACHE_BISR_RSVD_45_BISR_RSVD_1471_1440_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_45_BISR_RSVD_1471_1440_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_45_BISR_RSVD_1471_1440_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_46
 */
#define EFUSE_CACHE_BISR_RSVD_46    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003B8 )

#define EFUSE_CACHE_BISR_RSVD_46_BISR_RSVD_1503_1472_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_46_BISR_RSVD_1503_1472_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_46_BISR_RSVD_1503_1472_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_47
 */
#define EFUSE_CACHE_BISR_RSVD_47    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003BC )

#define EFUSE_CACHE_BISR_RSVD_47_BISR_RSVD_1535_1504_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_47_BISR_RSVD_1535_1504_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_47_BISR_RSVD_1535_1504_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_48
 */
#define EFUSE_CACHE_BISR_RSVD_48    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003C0 )

#define EFUSE_CACHE_BISR_RSVD_48_BISR_RSVD_1567_1536_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_48_BISR_RSVD_1567_1536_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_48_BISR_RSVD_1567_1536_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_49
 */
#define EFUSE_CACHE_BISR_RSVD_49    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003C4 )

#define EFUSE_CACHE_BISR_RSVD_49_BISR_RSVD_1599_1568_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_49_BISR_RSVD_1599_1568_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_49_BISR_RSVD_1599_1568_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_50
 */
#define EFUSE_CACHE_BISR_RSVD_50    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003C8 )

#define EFUSE_CACHE_BISR_RSVD_50_BISR_RSVD_1631_1600_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_50_BISR_RSVD_1631_1600_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_50_BISR_RSVD_1631_1600_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_51
 */
#define EFUSE_CACHE_BISR_RSVD_51    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003CC )

#define EFUSE_CACHE_BISR_RSVD_51_BISR_RSVD_1663_1632_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_51_BISR_RSVD_1663_1632_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_51_BISR_RSVD_1663_1632_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_52
 */
#define EFUSE_CACHE_BISR_RSVD_52    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003D0 )

#define EFUSE_CACHE_BISR_RSVD_52_BISR_RSVD_1695_1664_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_52_BISR_RSVD_1695_1664_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_52_BISR_RSVD_1695_1664_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_53
 */
#define EFUSE_CACHE_BISR_RSVD_53    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003D4 )

#define EFUSE_CACHE_BISR_RSVD_53_BISR_RSVD_1727_1696_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_53_BISR_RSVD_1727_1696_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_53_BISR_RSVD_1727_1696_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_54
 */
#define EFUSE_CACHE_BISR_RSVD_54    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003D8 )

#define EFUSE_CACHE_BISR_RSVD_54_BISR_RSVD_1759_1728_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_54_BISR_RSVD_1759_1728_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_54_BISR_RSVD_1759_1728_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_55
 */
#define EFUSE_CACHE_BISR_RSVD_55    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003DC )

#define EFUSE_CACHE_BISR_RSVD_55_BISR_RSVD_1791_1760_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_55_BISR_RSVD_1791_1760_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_55_BISR_RSVD_1791_1760_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_56
 */
#define EFUSE_CACHE_BISR_RSVD_56    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003E0 )

#define EFUSE_CACHE_BISR_RSVD_56_BISR_RSVD_1823_1792_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_56_BISR_RSVD_1823_1792_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_56_BISR_RSVD_1823_1792_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_57
 */
#define EFUSE_CACHE_BISR_RSVD_57    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003E4 )

#define EFUSE_CACHE_BISR_RSVD_57_BISR_RSVD_1855_1824_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_57_BISR_RSVD_1855_1824_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_57_BISR_RSVD_1855_1824_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_58
 */
#define EFUSE_CACHE_BISR_RSVD_58    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003E8 )

#define EFUSE_CACHE_BISR_RSVD_58_BISR_RSVD_1887_1856_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_58_BISR_RSVD_1887_1856_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_58_BISR_RSVD_1887_1856_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_59
 */
#define EFUSE_CACHE_BISR_RSVD_59    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003EC )

#define EFUSE_CACHE_BISR_RSVD_59_BISR_RSVD_1919_1888_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_59_BISR_RSVD_1919_1888_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_59_BISR_RSVD_1919_1888_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_60
 */
#define EFUSE_CACHE_BISR_RSVD_60    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003F0 )

#define EFUSE_CACHE_BISR_RSVD_60_BISR_RSVD_1951_1920_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_60_BISR_RSVD_1951_1920_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_60_BISR_RSVD_1951_1920_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_61
 */
#define EFUSE_CACHE_BISR_RSVD_61    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003F4 )

#define EFUSE_CACHE_BISR_RSVD_61_BISR_RSVD_1983_1952_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_61_BISR_RSVD_1983_1952_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_61_BISR_RSVD_1983_1952_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_62
 */
#define EFUSE_CACHE_BISR_RSVD_62    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003F8 )

#define EFUSE_CACHE_BISR_RSVD_62_BISR_RSVD_2015_1984_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_62_BISR_RSVD_2015_1984_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_62_BISR_RSVD_2015_1984_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_63
 */
#define EFUSE_CACHE_BISR_RSVD_63    ( ( EFUSE_CACHE_BASEADDR ) + 0X000003FC )

#define EFUSE_CACHE_BISR_RSVD_63_BISR_RSVD_2047_2016_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_63_BISR_RSVD_2047_2016_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_63_BISR_RSVD_2047_2016_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TBITS1_BISR_RSVD
 */
#define EFUSE_CACHE_TBITS1_BISR_RSVD    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000400 )

#define EFUSE_CACHE_TBITS1_BISR_RSVD_EFUSE_1_TBIT_3_0_SHIFT   28
#define EFUSE_CACHE_TBITS1_BISR_RSVD_EFUSE_1_TBIT_3_0_WIDTH   4
#define EFUSE_CACHE_TBITS1_BISR_RSVD_EFUSE_1_TBIT_3_0_MASK    0XF0000000

#define EFUSE_CACHE_TBITS1_BISR_RSVD_UNUSED_27_0_SHIFT   0
#define EFUSE_CACHE_TBITS1_BISR_RSVD_UNUSED_27_0_WIDTH   28
#define EFUSE_CACHE_TBITS1_BISR_RSVD_UNUSED_27_0_MASK    0X0FFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_64
 */
#define EFUSE_CACHE_BISR_RSVD_64    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000404 )

#define EFUSE_CACHE_BISR_RSVD_64_BISR_RSVD_2079_2048_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_64_BISR_RSVD_2079_2048_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_64_BISR_RSVD_2079_2048_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_65
 */
#define EFUSE_CACHE_BISR_RSVD_65    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000408 )

#define EFUSE_CACHE_BISR_RSVD_65_BISR_RSVD_2111_2080_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_65_BISR_RSVD_2111_2080_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_65_BISR_RSVD_2111_2080_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_66
 */
#define EFUSE_CACHE_BISR_RSVD_66    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000040C )

#define EFUSE_CACHE_BISR_RSVD_66_BISR_RSVD_2143_2112_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_66_BISR_RSVD_2143_2112_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_66_BISR_RSVD_2143_2112_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_67
 */
#define EFUSE_CACHE_BISR_RSVD_67    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000410 )

#define EFUSE_CACHE_BISR_RSVD_67_BISR_RSVD_2175_2144_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_67_BISR_RSVD_2175_2144_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_67_BISR_RSVD_2175_2144_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_68
 */
#define EFUSE_CACHE_BISR_RSVD_68    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000414 )

#define EFUSE_CACHE_BISR_RSVD_68_BISR_RSVD_2207_2176_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_68_BISR_RSVD_2207_2176_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_68_BISR_RSVD_2207_2176_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_69
 */
#define EFUSE_CACHE_BISR_RSVD_69    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000418 )

#define EFUSE_CACHE_BISR_RSVD_69_BISR_RSVD_2239_2208_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_69_BISR_RSVD_2239_2208_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_69_BISR_RSVD_2239_2208_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_70
 */
#define EFUSE_CACHE_BISR_RSVD_70    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000041C )

#define EFUSE_CACHE_BISR_RSVD_70_BISR_RSVD_2271_2240_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_70_BISR_RSVD_2271_2240_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_70_BISR_RSVD_2271_2240_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_71
 */
#define EFUSE_CACHE_BISR_RSVD_71    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000420 )

#define EFUSE_CACHE_BISR_RSVD_71_BISR_RSVD_2303_2272_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_71_BISR_RSVD_2303_2272_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_71_BISR_RSVD_2303_2272_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_72
 */
#define EFUSE_CACHE_BISR_RSVD_72    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000424 )

#define EFUSE_CACHE_BISR_RSVD_72_BISR_RSVD_2335_2304_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_72_BISR_RSVD_2335_2304_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_72_BISR_RSVD_2335_2304_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_73
 */
#define EFUSE_CACHE_BISR_RSVD_73    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000428 )

#define EFUSE_CACHE_BISR_RSVD_73_BISR_RSVD_2367_2336_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_73_BISR_RSVD_2367_2336_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_73_BISR_RSVD_2367_2336_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_74
 */
#define EFUSE_CACHE_BISR_RSVD_74    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000042C )

#define EFUSE_CACHE_BISR_RSVD_74_BISR_RSVD_2399_2368_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_74_BISR_RSVD_2399_2368_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_74_BISR_RSVD_2399_2368_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_75
 */
#define EFUSE_CACHE_BISR_RSVD_75    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000430 )

#define EFUSE_CACHE_BISR_RSVD_75_BISR_RSVD_2431_2400_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_75_BISR_RSVD_2431_2400_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_75_BISR_RSVD_2431_2400_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_76
 */
#define EFUSE_CACHE_BISR_RSVD_76    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000434 )

#define EFUSE_CACHE_BISR_RSVD_76_BISR_RSVD_2463_2432_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_76_BISR_RSVD_2463_2432_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_76_BISR_RSVD_2463_2432_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_77
 */
#define EFUSE_CACHE_BISR_RSVD_77    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000438 )

#define EFUSE_CACHE_BISR_RSVD_77_BISR_RSVD_2495_2464_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_77_BISR_RSVD_2495_2464_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_77_BISR_RSVD_2495_2464_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_78
 */
#define EFUSE_CACHE_BISR_RSVD_78    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000043C )

#define EFUSE_CACHE_BISR_RSVD_78_BISR_RSVD_2527_2496_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_78_BISR_RSVD_2527_2496_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_78_BISR_RSVD_2527_2496_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_79
 */
#define EFUSE_CACHE_BISR_RSVD_79    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000440 )

#define EFUSE_CACHE_BISR_RSVD_79_BISR_RSVD_2559_2528_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_79_BISR_RSVD_2559_2528_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_79_BISR_RSVD_2559_2528_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_80
 */
#define EFUSE_CACHE_BISR_RSVD_80    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000444 )

#define EFUSE_CACHE_BISR_RSVD_80_BISR_RSVD_2591_2560_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_80_BISR_RSVD_2591_2560_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_80_BISR_RSVD_2591_2560_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_81
 */
#define EFUSE_CACHE_BISR_RSVD_81    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000448 )

#define EFUSE_CACHE_BISR_RSVD_81_BISR_RSVD_2623_2592_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_81_BISR_RSVD_2623_2592_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_81_BISR_RSVD_2623_2592_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_82
 */
#define EFUSE_CACHE_BISR_RSVD_82    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000044C )

#define EFUSE_CACHE_BISR_RSVD_82_BISR_RSVD_2655_2624_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_82_BISR_RSVD_2655_2624_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_82_BISR_RSVD_2655_2624_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_83
 */
#define EFUSE_CACHE_BISR_RSVD_83    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000450 )

#define EFUSE_CACHE_BISR_RSVD_83_BISR_RSVD_2687_2656_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_83_BISR_RSVD_2687_2656_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_83_BISR_RSVD_2687_2656_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_84
 */
#define EFUSE_CACHE_BISR_RSVD_84    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000454 )

#define EFUSE_CACHE_BISR_RSVD_84_BISR_RSVD_2719_2688_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_84_BISR_RSVD_2719_2688_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_84_BISR_RSVD_2719_2688_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_85
 */
#define EFUSE_CACHE_BISR_RSVD_85    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000458 )

#define EFUSE_CACHE_BISR_RSVD_85_BISR_RSVD_2751_2720_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_85_BISR_RSVD_2751_2720_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_85_BISR_RSVD_2751_2720_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_86
 */
#define EFUSE_CACHE_BISR_RSVD_86    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000045C )

#define EFUSE_CACHE_BISR_RSVD_86_BISR_RSVD_2783_2752_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_86_BISR_RSVD_2783_2752_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_86_BISR_RSVD_2783_2752_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_87
 */
#define EFUSE_CACHE_BISR_RSVD_87    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000460 )

#define EFUSE_CACHE_BISR_RSVD_87_BISR_RSVD_2815_2784_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_87_BISR_RSVD_2815_2784_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_87_BISR_RSVD_2815_2784_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_88
 */
#define EFUSE_CACHE_BISR_RSVD_88    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000464 )

#define EFUSE_CACHE_BISR_RSVD_88_BISR_RSVD_2847_2816_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_88_BISR_RSVD_2847_2816_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_88_BISR_RSVD_2847_2816_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_89
 */
#define EFUSE_CACHE_BISR_RSVD_89    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000468 )

#define EFUSE_CACHE_BISR_RSVD_89_BISR_RSVD_2879_2848_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_89_BISR_RSVD_2879_2848_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_89_BISR_RSVD_2879_2848_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_90
 */
#define EFUSE_CACHE_BISR_RSVD_90    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000046C )

#define EFUSE_CACHE_BISR_RSVD_90_BISR_RSVD_2911_2880_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_90_BISR_RSVD_2911_2880_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_90_BISR_RSVD_2911_2880_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_91
 */
#define EFUSE_CACHE_BISR_RSVD_91    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000470 )

#define EFUSE_CACHE_BISR_RSVD_91_BISR_RSVD_2943_2912_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_91_BISR_RSVD_2943_2912_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_91_BISR_RSVD_2943_2912_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_92
 */
#define EFUSE_CACHE_BISR_RSVD_92    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000474 )

#define EFUSE_CACHE_BISR_RSVD_92_BISR_RSVD_2975_2944_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_92_BISR_RSVD_2975_2944_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_92_BISR_RSVD_2975_2944_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_93
 */
#define EFUSE_CACHE_BISR_RSVD_93    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000478 )

#define EFUSE_CACHE_BISR_RSVD_93_BISR_RSVD_3007_2976_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_93_BISR_RSVD_3007_2976_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_93_BISR_RSVD_3007_2976_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_94
 */
#define EFUSE_CACHE_BISR_RSVD_94    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000047C )

#define EFUSE_CACHE_BISR_RSVD_94_BISR_RSVD_3039_3008_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_94_BISR_RSVD_3039_3008_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_94_BISR_RSVD_3039_3008_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_95
 */
#define EFUSE_CACHE_BISR_RSVD_95    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000480 )

#define EFUSE_CACHE_BISR_RSVD_95_BISR_RSVD_3071_3040_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_95_BISR_RSVD_3071_3040_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_95_BISR_RSVD_3071_3040_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_96
 */
#define EFUSE_CACHE_BISR_RSVD_96    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000484 )

#define EFUSE_CACHE_BISR_RSVD_96_BISR_RSVD_3103_3072_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_96_BISR_RSVD_3103_3072_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_96_BISR_RSVD_3103_3072_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_97
 */
#define EFUSE_CACHE_BISR_RSVD_97    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000488 )

#define EFUSE_CACHE_BISR_RSVD_97_BISR_RSVD_3135_3104_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_97_BISR_RSVD_3135_3104_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_97_BISR_RSVD_3135_3104_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_98
 */
#define EFUSE_CACHE_BISR_RSVD_98    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000048C )

#define EFUSE_CACHE_BISR_RSVD_98_BISR_RSVD_3167_3136_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_98_BISR_RSVD_3167_3136_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_98_BISR_RSVD_3167_3136_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_99
 */
#define EFUSE_CACHE_BISR_RSVD_99    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000490 )

#define EFUSE_CACHE_BISR_RSVD_99_BISR_RSVD_3199_3168_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_99_BISR_RSVD_3199_3168_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_99_BISR_RSVD_3199_3168_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_100
 */
#define EFUSE_CACHE_BISR_RSVD_100    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000494 )

#define EFUSE_CACHE_BISR_RSVD_100_BISR_RSVD_3231_3200_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_100_BISR_RSVD_3231_3200_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_100_BISR_RSVD_3231_3200_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_101
 */
#define EFUSE_CACHE_BISR_RSVD_101    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000498 )

#define EFUSE_CACHE_BISR_RSVD_101_BISR_RSVD_3263_3232_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_101_BISR_RSVD_3263_3232_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_101_BISR_RSVD_3263_3232_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_102
 */
#define EFUSE_CACHE_BISR_RSVD_102    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000049C )

#define EFUSE_CACHE_BISR_RSVD_102_BISR_RSVD_3295_3264_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_102_BISR_RSVD_3295_3264_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_102_BISR_RSVD_3295_3264_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_103
 */
#define EFUSE_CACHE_BISR_RSVD_103    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004A0 )

#define EFUSE_CACHE_BISR_RSVD_103_BISR_RSVD_3327_3296_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_103_BISR_RSVD_3327_3296_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_103_BISR_RSVD_3327_3296_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_104
 */
#define EFUSE_CACHE_BISR_RSVD_104    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004A4 )

#define EFUSE_CACHE_BISR_RSVD_104_BISR_RSVD_3359_3328_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_104_BISR_RSVD_3359_3328_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_104_BISR_RSVD_3359_3328_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_105
 */
#define EFUSE_CACHE_BISR_RSVD_105    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004A8 )

#define EFUSE_CACHE_BISR_RSVD_105_BISR_RSVD_3391_3360_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_105_BISR_RSVD_3391_3360_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_105_BISR_RSVD_3391_3360_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_106
 */
#define EFUSE_CACHE_BISR_RSVD_106    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004AC )

#define EFUSE_CACHE_BISR_RSVD_106_BISR_RSVD_3423_3392_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_106_BISR_RSVD_3423_3392_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_106_BISR_RSVD_3423_3392_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_107
 */
#define EFUSE_CACHE_BISR_RSVD_107    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004B0 )

#define EFUSE_CACHE_BISR_RSVD_107_BISR_RSVD_3455_3424_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_107_BISR_RSVD_3455_3424_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_107_BISR_RSVD_3455_3424_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_108
 */
#define EFUSE_CACHE_BISR_RSVD_108    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004B4 )

#define EFUSE_CACHE_BISR_RSVD_108_BISR_RSVD_3487_3456_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_108_BISR_RSVD_3487_3456_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_108_BISR_RSVD_3487_3456_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_109
 */
#define EFUSE_CACHE_BISR_RSVD_109    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004B8 )

#define EFUSE_CACHE_BISR_RSVD_109_BISR_RSVD_3519_3488_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_109_BISR_RSVD_3519_3488_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_109_BISR_RSVD_3519_3488_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_110
 */
#define EFUSE_CACHE_BISR_RSVD_110    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004BC )

#define EFUSE_CACHE_BISR_RSVD_110_BISR_RSVD_3551_3520_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_110_BISR_RSVD_3551_3520_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_110_BISR_RSVD_3551_3520_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_111
 */
#define EFUSE_CACHE_BISR_RSVD_111    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004C0 )

#define EFUSE_CACHE_BISR_RSVD_111_BISR_RSVD_3583_3552_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_111_BISR_RSVD_3583_3552_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_111_BISR_RSVD_3583_3552_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_112
 */
#define EFUSE_CACHE_BISR_RSVD_112    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004C4 )

#define EFUSE_CACHE_BISR_RSVD_112_BISR_RSVD_3615_3584_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_112_BISR_RSVD_3615_3584_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_112_BISR_RSVD_3615_3584_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_113
 */
#define EFUSE_CACHE_BISR_RSVD_113    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004C8 )

#define EFUSE_CACHE_BISR_RSVD_113_BISR_RSVD_3647_3616_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_113_BISR_RSVD_3647_3616_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_113_BISR_RSVD_3647_3616_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_114
 */
#define EFUSE_CACHE_BISR_RSVD_114    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004CC )

#define EFUSE_CACHE_BISR_RSVD_114_BISR_RSVD_3679_3648_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_114_BISR_RSVD_3679_3648_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_114_BISR_RSVD_3679_3648_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_115
 */
#define EFUSE_CACHE_BISR_RSVD_115    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004D0 )

#define EFUSE_CACHE_BISR_RSVD_115_BISR_RSVD_3711_3680_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_115_BISR_RSVD_3711_3680_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_115_BISR_RSVD_3711_3680_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_116
 */
#define EFUSE_CACHE_BISR_RSVD_116    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004D4 )

#define EFUSE_CACHE_BISR_RSVD_116_BISR_RSVD_3743_3712_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_116_BISR_RSVD_3743_3712_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_116_BISR_RSVD_3743_3712_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_117
 */
#define EFUSE_CACHE_BISR_RSVD_117    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004D8 )

#define EFUSE_CACHE_BISR_RSVD_117_BISR_RSVD_3775_3744_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_117_BISR_RSVD_3775_3744_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_117_BISR_RSVD_3775_3744_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_118
 */
#define EFUSE_CACHE_BISR_RSVD_118    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004DC )

#define EFUSE_CACHE_BISR_RSVD_118_BISR_RSVD_3807_3776_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_118_BISR_RSVD_3807_3776_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_118_BISR_RSVD_3807_3776_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_119
 */
#define EFUSE_CACHE_BISR_RSVD_119    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004E0 )

#define EFUSE_CACHE_BISR_RSVD_119_BISR_RSVD_3839_3808_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_119_BISR_RSVD_3839_3808_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_119_BISR_RSVD_3839_3808_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_120
 */
#define EFUSE_CACHE_BISR_RSVD_120    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004E4 )

#define EFUSE_CACHE_BISR_RSVD_120_BISR_RSVD_3871_3840_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_120_BISR_RSVD_3871_3840_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_120_BISR_RSVD_3871_3840_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_121
 */
#define EFUSE_CACHE_BISR_RSVD_121    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004E8 )

#define EFUSE_CACHE_BISR_RSVD_121_BISR_RSVD_3903_3872_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_121_BISR_RSVD_3903_3872_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_121_BISR_RSVD_3903_3872_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_122
 */
#define EFUSE_CACHE_BISR_RSVD_122    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004EC )

#define EFUSE_CACHE_BISR_RSVD_122_BISR_RSVD_3935_3904_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_122_BISR_RSVD_3935_3904_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_122_BISR_RSVD_3935_3904_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_123
 */
#define EFUSE_CACHE_BISR_RSVD_123    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004F0 )

#define EFUSE_CACHE_BISR_RSVD_123_BISR_RSVD_3967_3936_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_123_BISR_RSVD_3967_3936_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_123_BISR_RSVD_3967_3936_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_124
 */
#define EFUSE_CACHE_BISR_RSVD_124    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004F4 )

#define EFUSE_CACHE_BISR_RSVD_124_BISR_RSVD_3999_3968_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_124_BISR_RSVD_3999_3968_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_124_BISR_RSVD_3999_3968_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_125
 */
#define EFUSE_CACHE_BISR_RSVD_125    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004F8 )

#define EFUSE_CACHE_BISR_RSVD_125_BISR_RSVD_4031_4000_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_125_BISR_RSVD_4031_4000_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_125_BISR_RSVD_4031_4000_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_126
 */
#define EFUSE_CACHE_BISR_RSVD_126    ( ( EFUSE_CACHE_BASEADDR ) + 0X000004FC )

#define EFUSE_CACHE_BISR_RSVD_126_BISR_RSVD_4063_4032_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_126_BISR_RSVD_4063_4032_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_126_BISR_RSVD_4063_4032_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_127
 */
#define EFUSE_CACHE_BISR_RSVD_127    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000500 )

#define EFUSE_CACHE_BISR_RSVD_127_BISR_RSVD_4095_4064_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_127_BISR_RSVD_4095_4064_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_127_BISR_RSVD_4095_4064_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_128
 */
#define EFUSE_CACHE_BISR_RSVD_128    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000504 )

#define EFUSE_CACHE_BISR_RSVD_128_BISR_RSVD_4127_4096_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_128_BISR_RSVD_4127_4096_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_128_BISR_RSVD_4127_4096_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_129
 */
#define EFUSE_CACHE_BISR_RSVD_129    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000508 )

#define EFUSE_CACHE_BISR_RSVD_129_BISR_RSVD_4159_4128_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_129_BISR_RSVD_4159_4128_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_129_BISR_RSVD_4159_4128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_130
 */
#define EFUSE_CACHE_BISR_RSVD_130    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000050C )

#define EFUSE_CACHE_BISR_RSVD_130_BISR_RSVD_4191_4160_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_130_BISR_RSVD_4191_4160_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_130_BISR_RSVD_4191_4160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_131
 */
#define EFUSE_CACHE_BISR_RSVD_131    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000510 )

#define EFUSE_CACHE_BISR_RSVD_131_BISR_RSVD_4223_4192_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_131_BISR_RSVD_4223_4192_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_131_BISR_RSVD_4223_4192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_132
 */
#define EFUSE_CACHE_BISR_RSVD_132    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000514 )

#define EFUSE_CACHE_BISR_RSVD_132_BISR_RSVD_4255_4224_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_132_BISR_RSVD_4255_4224_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_132_BISR_RSVD_4255_4224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_133
 */
#define EFUSE_CACHE_BISR_RSVD_133    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000518 )

#define EFUSE_CACHE_BISR_RSVD_133_BISR_RSVD_4287_4256_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_133_BISR_RSVD_4287_4256_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_133_BISR_RSVD_4287_4256_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_134
 */
#define EFUSE_CACHE_BISR_RSVD_134    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000051C )

#define EFUSE_CACHE_BISR_RSVD_134_BISR_RSVD_4319_4288_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_134_BISR_RSVD_4319_4288_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_134_BISR_RSVD_4319_4288_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_135
 */
#define EFUSE_CACHE_BISR_RSVD_135    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000520 )

#define EFUSE_CACHE_BISR_RSVD_135_BISR_RSVD_4351_4320_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_135_BISR_RSVD_4351_4320_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_135_BISR_RSVD_4351_4320_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_136
 */
#define EFUSE_CACHE_BISR_RSVD_136    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000524 )

#define EFUSE_CACHE_BISR_RSVD_136_BISR_RSVD_4383_4352_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_136_BISR_RSVD_4383_4352_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_136_BISR_RSVD_4383_4352_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_137
 */
#define EFUSE_CACHE_BISR_RSVD_137    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000528 )

#define EFUSE_CACHE_BISR_RSVD_137_BISR_RSVD_4415_4384_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_137_BISR_RSVD_4415_4384_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_137_BISR_RSVD_4415_4384_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_138
 */
#define EFUSE_CACHE_BISR_RSVD_138    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000052C )

#define EFUSE_CACHE_BISR_RSVD_138_BISR_RSVD_4447_4416_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_138_BISR_RSVD_4447_4416_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_138_BISR_RSVD_4447_4416_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_139
 */
#define EFUSE_CACHE_BISR_RSVD_139    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000530 )

#define EFUSE_CACHE_BISR_RSVD_139_BISR_RSVD_4479_4448_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_139_BISR_RSVD_4479_4448_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_139_BISR_RSVD_4479_4448_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_140
 */
#define EFUSE_CACHE_BISR_RSVD_140    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000534 )

#define EFUSE_CACHE_BISR_RSVD_140_BISR_RSVD_4511_4480_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_140_BISR_RSVD_4511_4480_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_140_BISR_RSVD_4511_4480_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_141
 */
#define EFUSE_CACHE_BISR_RSVD_141    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000538 )

#define EFUSE_CACHE_BISR_RSVD_141_BISR_RSVD_4543_4512_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_141_BISR_RSVD_4543_4512_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_141_BISR_RSVD_4543_4512_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_142
 */
#define EFUSE_CACHE_BISR_RSVD_142    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000053C )

#define EFUSE_CACHE_BISR_RSVD_142_BISR_RSVD_4575_4544_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_142_BISR_RSVD_4575_4544_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_142_BISR_RSVD_4575_4544_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_143
 */
#define EFUSE_CACHE_BISR_RSVD_143    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000540 )

#define EFUSE_CACHE_BISR_RSVD_143_BISR_RSVD_4607_4576_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_143_BISR_RSVD_4607_4576_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_143_BISR_RSVD_4607_4576_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_144
 */
#define EFUSE_CACHE_BISR_RSVD_144    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000544 )

#define EFUSE_CACHE_BISR_RSVD_144_BISR_RSVD_4639_4608_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_144_BISR_RSVD_4639_4608_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_144_BISR_RSVD_4639_4608_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_145
 */
#define EFUSE_CACHE_BISR_RSVD_145    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000548 )

#define EFUSE_CACHE_BISR_RSVD_145_BISR_RSVD_4671_4640_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_145_BISR_RSVD_4671_4640_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_145_BISR_RSVD_4671_4640_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_146
 */
#define EFUSE_CACHE_BISR_RSVD_146    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000054C )

#define EFUSE_CACHE_BISR_RSVD_146_BISR_RSVD_4703_4672_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_146_BISR_RSVD_4703_4672_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_146_BISR_RSVD_4703_4672_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_147
 */
#define EFUSE_CACHE_BISR_RSVD_147    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000550 )

#define EFUSE_CACHE_BISR_RSVD_147_BISR_RSVD_4735_4704_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_147_BISR_RSVD_4735_4704_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_147_BISR_RSVD_4735_4704_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_148
 */
#define EFUSE_CACHE_BISR_RSVD_148    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000554 )

#define EFUSE_CACHE_BISR_RSVD_148_BISR_RSVD_4767_4736_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_148_BISR_RSVD_4767_4736_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_148_BISR_RSVD_4767_4736_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_149
 */
#define EFUSE_CACHE_BISR_RSVD_149    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000558 )

#define EFUSE_CACHE_BISR_RSVD_149_BISR_RSVD_4799_4768_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_149_BISR_RSVD_4799_4768_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_149_BISR_RSVD_4799_4768_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_150
 */
#define EFUSE_CACHE_BISR_RSVD_150    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000055C )

#define EFUSE_CACHE_BISR_RSVD_150_BISR_RSVD_4831_4800_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_150_BISR_RSVD_4831_4800_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_150_BISR_RSVD_4831_4800_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_151
 */
#define EFUSE_CACHE_BISR_RSVD_151    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000560 )

#define EFUSE_CACHE_BISR_RSVD_151_BISR_RSVD_4863_4832_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_151_BISR_RSVD_4863_4832_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_151_BISR_RSVD_4863_4832_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_152
 */
#define EFUSE_CACHE_BISR_RSVD_152    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000564 )

#define EFUSE_CACHE_BISR_RSVD_152_BISR_RSVD_4895_4864_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_152_BISR_RSVD_4895_4864_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_152_BISR_RSVD_4895_4864_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_153
 */
#define EFUSE_CACHE_BISR_RSVD_153    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000568 )

#define EFUSE_CACHE_BISR_RSVD_153_BISR_RSVD_4927_4896_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_153_BISR_RSVD_4927_4896_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_153_BISR_RSVD_4927_4896_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_154
 */
#define EFUSE_CACHE_BISR_RSVD_154    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000056C )

#define EFUSE_CACHE_BISR_RSVD_154_BISR_RSVD_4959_4928_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_154_BISR_RSVD_4959_4928_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_154_BISR_RSVD_4959_4928_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_155
 */
#define EFUSE_CACHE_BISR_RSVD_155    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000570 )

#define EFUSE_CACHE_BISR_RSVD_155_BISR_RSVD_4991_4960_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_155_BISR_RSVD_4991_4960_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_155_BISR_RSVD_4991_4960_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_156
 */
#define EFUSE_CACHE_BISR_RSVD_156    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000574 )

#define EFUSE_CACHE_BISR_RSVD_156_BISR_RSVD_5023_4992_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_156_BISR_RSVD_5023_4992_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_156_BISR_RSVD_5023_4992_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_157
 */
#define EFUSE_CACHE_BISR_RSVD_157    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000578 )

#define EFUSE_CACHE_BISR_RSVD_157_BISR_RSVD_5055_5024_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_157_BISR_RSVD_5055_5024_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_157_BISR_RSVD_5055_5024_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_158
 */
#define EFUSE_CACHE_BISR_RSVD_158    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000057C )

#define EFUSE_CACHE_BISR_RSVD_158_BISR_RSVD_5087_5056_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_158_BISR_RSVD_5087_5056_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_158_BISR_RSVD_5087_5056_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_159
 */
#define EFUSE_CACHE_BISR_RSVD_159    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000580 )

#define EFUSE_CACHE_BISR_RSVD_159_BISR_RSVD_5119_5088_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_159_BISR_RSVD_5119_5088_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_159_BISR_RSVD_5119_5088_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_160
 */
#define EFUSE_CACHE_BISR_RSVD_160    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000584 )

#define EFUSE_CACHE_BISR_RSVD_160_BISR_RSVD_5151_5120_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_160_BISR_RSVD_5151_5120_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_160_BISR_RSVD_5151_5120_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_161
 */
#define EFUSE_CACHE_BISR_RSVD_161    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000588 )

#define EFUSE_CACHE_BISR_RSVD_161_BISR_RSVD_5183_5152_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_161_BISR_RSVD_5183_5152_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_161_BISR_RSVD_5183_5152_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_162
 */
#define EFUSE_CACHE_BISR_RSVD_162    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000058C )

#define EFUSE_CACHE_BISR_RSVD_162_BISR_RSVD_5215_5184_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_162_BISR_RSVD_5215_5184_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_162_BISR_RSVD_5215_5184_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_163
 */
#define EFUSE_CACHE_BISR_RSVD_163    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000590 )

#define EFUSE_CACHE_BISR_RSVD_163_BISR_RSVD_5247_5216_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_163_BISR_RSVD_5247_5216_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_163_BISR_RSVD_5247_5216_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_164
 */
#define EFUSE_CACHE_BISR_RSVD_164    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000594 )

#define EFUSE_CACHE_BISR_RSVD_164_BISR_RSVD_5279_5248_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_164_BISR_RSVD_5279_5248_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_164_BISR_RSVD_5279_5248_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_165
 */
#define EFUSE_CACHE_BISR_RSVD_165    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000598 )

#define EFUSE_CACHE_BISR_RSVD_165_BISR_RSVD_5311_5280_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_165_BISR_RSVD_5311_5280_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_165_BISR_RSVD_5311_5280_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_166
 */
#define EFUSE_CACHE_BISR_RSVD_166    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000059C )

#define EFUSE_CACHE_BISR_RSVD_166_BISR_RSVD_5343_5312_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_166_BISR_RSVD_5343_5312_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_166_BISR_RSVD_5343_5312_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_167
 */
#define EFUSE_CACHE_BISR_RSVD_167    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005A0 )

#define EFUSE_CACHE_BISR_RSVD_167_BISR_RSVD_5375_5344_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_167_BISR_RSVD_5375_5344_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_167_BISR_RSVD_5375_5344_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_168
 */
#define EFUSE_CACHE_BISR_RSVD_168    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005A4 )

#define EFUSE_CACHE_BISR_RSVD_168_BISR_RSVD_5407_5376_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_168_BISR_RSVD_5407_5376_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_168_BISR_RSVD_5407_5376_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_169
 */
#define EFUSE_CACHE_BISR_RSVD_169    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005A8 )

#define EFUSE_CACHE_BISR_RSVD_169_BISR_RSVD_5439_5408_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_169_BISR_RSVD_5439_5408_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_169_BISR_RSVD_5439_5408_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_170
 */
#define EFUSE_CACHE_BISR_RSVD_170    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005AC )

#define EFUSE_CACHE_BISR_RSVD_170_BISR_RSVD_5471_5440_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_170_BISR_RSVD_5471_5440_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_170_BISR_RSVD_5471_5440_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_171
 */
#define EFUSE_CACHE_BISR_RSVD_171    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005B0 )

#define EFUSE_CACHE_BISR_RSVD_171_BISR_RSVD_5503_5472_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_171_BISR_RSVD_5503_5472_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_171_BISR_RSVD_5503_5472_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_172
 */
#define EFUSE_CACHE_BISR_RSVD_172    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005B4 )

#define EFUSE_CACHE_BISR_RSVD_172_BISR_RSVD_5535_5504_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_172_BISR_RSVD_5535_5504_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_172_BISR_RSVD_5535_5504_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_173
 */
#define EFUSE_CACHE_BISR_RSVD_173    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005B8 )

#define EFUSE_CACHE_BISR_RSVD_173_BISR_RSVD_5567_5536_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_173_BISR_RSVD_5567_5536_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_173_BISR_RSVD_5567_5536_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_174
 */
#define EFUSE_CACHE_BISR_RSVD_174    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005BC )

#define EFUSE_CACHE_BISR_RSVD_174_BISR_RSVD_5599_5568_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_174_BISR_RSVD_5599_5568_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_174_BISR_RSVD_5599_5568_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_175
 */
#define EFUSE_CACHE_BISR_RSVD_175    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005C0 )

#define EFUSE_CACHE_BISR_RSVD_175_BISR_RSVD_5631_5600_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_175_BISR_RSVD_5631_5600_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_175_BISR_RSVD_5631_5600_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_176
 */
#define EFUSE_CACHE_BISR_RSVD_176    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005C4 )

#define EFUSE_CACHE_BISR_RSVD_176_BISR_RSVD_5663_5632_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_176_BISR_RSVD_5663_5632_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_176_BISR_RSVD_5663_5632_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_177
 */
#define EFUSE_CACHE_BISR_RSVD_177    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005C8 )

#define EFUSE_CACHE_BISR_RSVD_177_BISR_RSVD_5695_5664_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_177_BISR_RSVD_5695_5664_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_177_BISR_RSVD_5695_5664_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_178
 */
#define EFUSE_CACHE_BISR_RSVD_178    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005CC )

#define EFUSE_CACHE_BISR_RSVD_178_BISR_RSVD_5727_5696_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_178_BISR_RSVD_5727_5696_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_178_BISR_RSVD_5727_5696_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_179
 */
#define EFUSE_CACHE_BISR_RSVD_179    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005D0 )

#define EFUSE_CACHE_BISR_RSVD_179_BISR_RSVD_5759_5728_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_179_BISR_RSVD_5759_5728_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_179_BISR_RSVD_5759_5728_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_180
 */
#define EFUSE_CACHE_BISR_RSVD_180    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005D4 )

#define EFUSE_CACHE_BISR_RSVD_180_BISR_RSVD_5791_5760_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_180_BISR_RSVD_5791_5760_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_180_BISR_RSVD_5791_5760_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_181
 */
#define EFUSE_CACHE_BISR_RSVD_181    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005D8 )

#define EFUSE_CACHE_BISR_RSVD_181_BISR_RSVD_5823_5792_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_181_BISR_RSVD_5823_5792_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_181_BISR_RSVD_5823_5792_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_182
 */
#define EFUSE_CACHE_BISR_RSVD_182    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005DC )

#define EFUSE_CACHE_BISR_RSVD_182_BISR_RSVD_5855_5824_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_182_BISR_RSVD_5855_5824_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_182_BISR_RSVD_5855_5824_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_183
 */
#define EFUSE_CACHE_BISR_RSVD_183    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005E0 )

#define EFUSE_CACHE_BISR_RSVD_183_BISR_RSVD_5887_5856_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_183_BISR_RSVD_5887_5856_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_183_BISR_RSVD_5887_5856_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_184
 */
#define EFUSE_CACHE_BISR_RSVD_184    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005E4 )

#define EFUSE_CACHE_BISR_RSVD_184_BISR_RSVD_5919_5888_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_184_BISR_RSVD_5919_5888_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_184_BISR_RSVD_5919_5888_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_185
 */
#define EFUSE_CACHE_BISR_RSVD_185    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005E8 )

#define EFUSE_CACHE_BISR_RSVD_185_BISR_RSVD_5951_5920_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_185_BISR_RSVD_5951_5920_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_185_BISR_RSVD_5951_5920_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_186
 */
#define EFUSE_CACHE_BISR_RSVD_186    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005EC )

#define EFUSE_CACHE_BISR_RSVD_186_BISR_RSVD_5983_5952_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_186_BISR_RSVD_5983_5952_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_186_BISR_RSVD_5983_5952_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_187
 */
#define EFUSE_CACHE_BISR_RSVD_187    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005F0 )

#define EFUSE_CACHE_BISR_RSVD_187_BISR_RSVD_6015_5984_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_187_BISR_RSVD_6015_5984_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_187_BISR_RSVD_6015_5984_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_188
 */
#define EFUSE_CACHE_BISR_RSVD_188    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005F4 )

#define EFUSE_CACHE_BISR_RSVD_188_BISR_RSVD_6047_6016_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_188_BISR_RSVD_6047_6016_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_188_BISR_RSVD_6047_6016_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_189
 */
#define EFUSE_CACHE_BISR_RSVD_189    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005F8 )

#define EFUSE_CACHE_BISR_RSVD_189_BISR_RSVD_6079_6048_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_189_BISR_RSVD_6079_6048_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_189_BISR_RSVD_6079_6048_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_190
 */
#define EFUSE_CACHE_BISR_RSVD_190    ( ( EFUSE_CACHE_BASEADDR ) + 0X000005FC )

#define EFUSE_CACHE_BISR_RSVD_190_BISR_RSVD_6111_6080_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_190_BISR_RSVD_6111_6080_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_190_BISR_RSVD_6111_6080_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_191
 */
#define EFUSE_CACHE_BISR_RSVD_191    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000600 )

#define EFUSE_CACHE_BISR_RSVD_191_BISR_RSVD_6143_6112_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_191_BISR_RSVD_6143_6112_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_191_BISR_RSVD_6143_6112_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_192
 */
#define EFUSE_CACHE_BISR_RSVD_192    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000604 )

#define EFUSE_CACHE_BISR_RSVD_192_BISR_RSVD_6175_6144_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_192_BISR_RSVD_6175_6144_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_192_BISR_RSVD_6175_6144_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_193
 */
#define EFUSE_CACHE_BISR_RSVD_193    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000608 )

#define EFUSE_CACHE_BISR_RSVD_193_BISR_RSVD_6207_6176_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_193_BISR_RSVD_6207_6176_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_193_BISR_RSVD_6207_6176_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_194
 */
#define EFUSE_CACHE_BISR_RSVD_194    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000060C )

#define EFUSE_CACHE_BISR_RSVD_194_BISR_RSVD_6239_6208_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_194_BISR_RSVD_6239_6208_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_194_BISR_RSVD_6239_6208_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_195
 */
#define EFUSE_CACHE_BISR_RSVD_195    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000610 )

#define EFUSE_CACHE_BISR_RSVD_195_BISR_RSVD_6271_6240_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_195_BISR_RSVD_6271_6240_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_195_BISR_RSVD_6271_6240_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_196
 */
#define EFUSE_CACHE_BISR_RSVD_196    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000614 )

#define EFUSE_CACHE_BISR_RSVD_196_BISR_RSVD_6303_6272_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_196_BISR_RSVD_6303_6272_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_196_BISR_RSVD_6303_6272_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_197
 */
#define EFUSE_CACHE_BISR_RSVD_197    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000618 )

#define EFUSE_CACHE_BISR_RSVD_197_BISR_RSVD_6335_6304_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_197_BISR_RSVD_6335_6304_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_197_BISR_RSVD_6335_6304_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_198
 */
#define EFUSE_CACHE_BISR_RSVD_198    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000061C )

#define EFUSE_CACHE_BISR_RSVD_198_BISR_RSVD_6367_6336_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_198_BISR_RSVD_6367_6336_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_198_BISR_RSVD_6367_6336_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_199
 */
#define EFUSE_CACHE_BISR_RSVD_199    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000620 )

#define EFUSE_CACHE_BISR_RSVD_199_BISR_RSVD_6399_6368_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_199_BISR_RSVD_6399_6368_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_199_BISR_RSVD_6399_6368_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_200
 */
#define EFUSE_CACHE_BISR_RSVD_200    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000624 )

#define EFUSE_CACHE_BISR_RSVD_200_BISR_RSVD_6431_6400_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_200_BISR_RSVD_6431_6400_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_200_BISR_RSVD_6431_6400_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_201
 */
#define EFUSE_CACHE_BISR_RSVD_201    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000628 )

#define EFUSE_CACHE_BISR_RSVD_201_BISR_RSVD_6463_6432_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_201_BISR_RSVD_6463_6432_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_201_BISR_RSVD_6463_6432_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_202
 */
#define EFUSE_CACHE_BISR_RSVD_202    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000062C )

#define EFUSE_CACHE_BISR_RSVD_202_BISR_RSVD_6495_6464_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_202_BISR_RSVD_6495_6464_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_202_BISR_RSVD_6495_6464_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_203
 */
#define EFUSE_CACHE_BISR_RSVD_203    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000630 )

#define EFUSE_CACHE_BISR_RSVD_203_BISR_RSVD_6527_6496_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_203_BISR_RSVD_6527_6496_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_203_BISR_RSVD_6527_6496_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_204
 */
#define EFUSE_CACHE_BISR_RSVD_204    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000634 )

#define EFUSE_CACHE_BISR_RSVD_204_BISR_RSVD_6559_6528_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_204_BISR_RSVD_6559_6528_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_204_BISR_RSVD_6559_6528_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_205
 */
#define EFUSE_CACHE_BISR_RSVD_205    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000638 )

#define EFUSE_CACHE_BISR_RSVD_205_BISR_RSVD_6591_6560_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_205_BISR_RSVD_6591_6560_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_205_BISR_RSVD_6591_6560_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_206
 */
#define EFUSE_CACHE_BISR_RSVD_206    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000063C )

#define EFUSE_CACHE_BISR_RSVD_206_BISR_RSVD_6623_6592_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_206_BISR_RSVD_6623_6592_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_206_BISR_RSVD_6623_6592_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_207
 */
#define EFUSE_CACHE_BISR_RSVD_207    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000640 )

#define EFUSE_CACHE_BISR_RSVD_207_BISR_RSVD_6655_6624_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_207_BISR_RSVD_6655_6624_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_207_BISR_RSVD_6655_6624_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_208
 */
#define EFUSE_CACHE_BISR_RSVD_208    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000644 )

#define EFUSE_CACHE_BISR_RSVD_208_BISR_RSVD_6687_6656_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_208_BISR_RSVD_6687_6656_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_208_BISR_RSVD_6687_6656_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_209
 */
#define EFUSE_CACHE_BISR_RSVD_209    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000648 )

#define EFUSE_CACHE_BISR_RSVD_209_BISR_RSVD_6719_6688_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_209_BISR_RSVD_6719_6688_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_209_BISR_RSVD_6719_6688_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_210
 */
#define EFUSE_CACHE_BISR_RSVD_210    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000064C )

#define EFUSE_CACHE_BISR_RSVD_210_BISR_RSVD_6751_6720_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_210_BISR_RSVD_6751_6720_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_210_BISR_RSVD_6751_6720_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_211
 */
#define EFUSE_CACHE_BISR_RSVD_211    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000650 )

#define EFUSE_CACHE_BISR_RSVD_211_BISR_RSVD_6783_6752_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_211_BISR_RSVD_6783_6752_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_211_BISR_RSVD_6783_6752_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_212
 */
#define EFUSE_CACHE_BISR_RSVD_212    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000654 )

#define EFUSE_CACHE_BISR_RSVD_212_BISR_RSVD_6815_6784_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_212_BISR_RSVD_6815_6784_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_212_BISR_RSVD_6815_6784_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_213
 */
#define EFUSE_CACHE_BISR_RSVD_213    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000658 )

#define EFUSE_CACHE_BISR_RSVD_213_BISR_RSVD_6847_6816_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_213_BISR_RSVD_6847_6816_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_213_BISR_RSVD_6847_6816_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_214
 */
#define EFUSE_CACHE_BISR_RSVD_214    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000065C )

#define EFUSE_CACHE_BISR_RSVD_214_BISR_RSVD_6879_6848_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_214_BISR_RSVD_6879_6848_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_214_BISR_RSVD_6879_6848_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_215
 */
#define EFUSE_CACHE_BISR_RSVD_215    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000660 )

#define EFUSE_CACHE_BISR_RSVD_215_BISR_RSVD_6911_6880_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_215_BISR_RSVD_6911_6880_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_215_BISR_RSVD_6911_6880_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_216
 */
#define EFUSE_CACHE_BISR_RSVD_216    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000664 )

#define EFUSE_CACHE_BISR_RSVD_216_BISR_RSVD_6943_6912_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_216_BISR_RSVD_6943_6912_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_216_BISR_RSVD_6943_6912_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_217
 */
#define EFUSE_CACHE_BISR_RSVD_217    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000668 )

#define EFUSE_CACHE_BISR_RSVD_217_BISR_RSVD_6975_6944_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_217_BISR_RSVD_6975_6944_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_217_BISR_RSVD_6975_6944_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_218
 */
#define EFUSE_CACHE_BISR_RSVD_218    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000066C )

#define EFUSE_CACHE_BISR_RSVD_218_BISR_RSVD_7007_6976_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_218_BISR_RSVD_7007_6976_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_218_BISR_RSVD_7007_6976_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_219
 */
#define EFUSE_CACHE_BISR_RSVD_219    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000670 )

#define EFUSE_CACHE_BISR_RSVD_219_BISR_RSVD_7039_7008_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_219_BISR_RSVD_7039_7008_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_219_BISR_RSVD_7039_7008_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_220
 */
#define EFUSE_CACHE_BISR_RSVD_220    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000674 )

#define EFUSE_CACHE_BISR_RSVD_220_BISR_RSVD_7071_7040_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_220_BISR_RSVD_7071_7040_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_220_BISR_RSVD_7071_7040_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_221
 */
#define EFUSE_CACHE_BISR_RSVD_221    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000678 )

#define EFUSE_CACHE_BISR_RSVD_221_BISR_RSVD_7103_7072_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_221_BISR_RSVD_7103_7072_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_221_BISR_RSVD_7103_7072_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_222
 */
#define EFUSE_CACHE_BISR_RSVD_222    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000067C )

#define EFUSE_CACHE_BISR_RSVD_222_BISR_RSVD_7135_7104_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_222_BISR_RSVD_7135_7104_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_222_BISR_RSVD_7135_7104_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_223
 */
#define EFUSE_CACHE_BISR_RSVD_223    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000680 )

#define EFUSE_CACHE_BISR_RSVD_223_BISR_RSVD_7167_7136_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_223_BISR_RSVD_7167_7136_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_223_BISR_RSVD_7167_7136_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_224
 */
#define EFUSE_CACHE_BISR_RSVD_224    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000684 )

#define EFUSE_CACHE_BISR_RSVD_224_BISR_RSVD_7199_7168_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_224_BISR_RSVD_7199_7168_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_224_BISR_RSVD_7199_7168_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_225
 */
#define EFUSE_CACHE_BISR_RSVD_225    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000688 )

#define EFUSE_CACHE_BISR_RSVD_225_BISR_RSVD_7231_7200_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_225_BISR_RSVD_7231_7200_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_225_BISR_RSVD_7231_7200_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_226
 */
#define EFUSE_CACHE_BISR_RSVD_226    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000068C )

#define EFUSE_CACHE_BISR_RSVD_226_BISR_RSVD_7263_7232_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_226_BISR_RSVD_7263_7232_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_226_BISR_RSVD_7263_7232_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_227
 */
#define EFUSE_CACHE_BISR_RSVD_227    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000690 )

#define EFUSE_CACHE_BISR_RSVD_227_BISR_RSVD_7295_7264_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_227_BISR_RSVD_7295_7264_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_227_BISR_RSVD_7295_7264_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_228
 */
#define EFUSE_CACHE_BISR_RSVD_228    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000694 )

#define EFUSE_CACHE_BISR_RSVD_228_BISR_RSVD_7327_7296_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_228_BISR_RSVD_7327_7296_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_228_BISR_RSVD_7327_7296_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_229
 */
#define EFUSE_CACHE_BISR_RSVD_229    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000698 )

#define EFUSE_CACHE_BISR_RSVD_229_BISR_RSVD_7359_7328_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_229_BISR_RSVD_7359_7328_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_229_BISR_RSVD_7359_7328_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_230
 */
#define EFUSE_CACHE_BISR_RSVD_230    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000069C )

#define EFUSE_CACHE_BISR_RSVD_230_BISR_RSVD_7391_7360_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_230_BISR_RSVD_7391_7360_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_230_BISR_RSVD_7391_7360_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_231
 */
#define EFUSE_CACHE_BISR_RSVD_231    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006A0 )

#define EFUSE_CACHE_BISR_RSVD_231_BISR_RSVD_7423_7392_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_231_BISR_RSVD_7423_7392_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_231_BISR_RSVD_7423_7392_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_232
 */
#define EFUSE_CACHE_BISR_RSVD_232    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006A4 )

#define EFUSE_CACHE_BISR_RSVD_232_BISR_RSVD_7455_7424_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_232_BISR_RSVD_7455_7424_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_232_BISR_RSVD_7455_7424_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_233
 */
#define EFUSE_CACHE_BISR_RSVD_233    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006A8 )

#define EFUSE_CACHE_BISR_RSVD_233_BISR_RSVD_7487_7456_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_233_BISR_RSVD_7487_7456_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_233_BISR_RSVD_7487_7456_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_234
 */
#define EFUSE_CACHE_BISR_RSVD_234    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006AC )

#define EFUSE_CACHE_BISR_RSVD_234_BISR_RSVD_7519_7488_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_234_BISR_RSVD_7519_7488_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_234_BISR_RSVD_7519_7488_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_235
 */
#define EFUSE_CACHE_BISR_RSVD_235    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006B0 )

#define EFUSE_CACHE_BISR_RSVD_235_BISR_RSVD_7551_7520_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_235_BISR_RSVD_7551_7520_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_235_BISR_RSVD_7551_7520_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_236
 */
#define EFUSE_CACHE_BISR_RSVD_236    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006B4 )

#define EFUSE_CACHE_BISR_RSVD_236_BISR_RSVD_7583_7552_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_236_BISR_RSVD_7583_7552_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_236_BISR_RSVD_7583_7552_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_237
 */
#define EFUSE_CACHE_BISR_RSVD_237    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006B8 )

#define EFUSE_CACHE_BISR_RSVD_237_BISR_RSVD_7615_7584_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_237_BISR_RSVD_7615_7584_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_237_BISR_RSVD_7615_7584_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_238
 */
#define EFUSE_CACHE_BISR_RSVD_238    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006BC )

#define EFUSE_CACHE_BISR_RSVD_238_BISR_RSVD_7647_7616_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_238_BISR_RSVD_7647_7616_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_238_BISR_RSVD_7647_7616_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_239
 */
#define EFUSE_CACHE_BISR_RSVD_239    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006C0 )

#define EFUSE_CACHE_BISR_RSVD_239_BISR_RSVD_7679_7648_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_239_BISR_RSVD_7679_7648_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_239_BISR_RSVD_7679_7648_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_240
 */
#define EFUSE_CACHE_BISR_RSVD_240    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006C4 )

#define EFUSE_CACHE_BISR_RSVD_240_BISR_RSVD_7711_7680_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_240_BISR_RSVD_7711_7680_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_240_BISR_RSVD_7711_7680_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_241
 */
#define EFUSE_CACHE_BISR_RSVD_241    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006C8 )

#define EFUSE_CACHE_BISR_RSVD_241_BISR_RSVD_7743_7712_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_241_BISR_RSVD_7743_7712_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_241_BISR_RSVD_7743_7712_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_242
 */
#define EFUSE_CACHE_BISR_RSVD_242    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006CC )

#define EFUSE_CACHE_BISR_RSVD_242_BISR_RSVD_7775_7744_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_242_BISR_RSVD_7775_7744_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_242_BISR_RSVD_7775_7744_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_243
 */
#define EFUSE_CACHE_BISR_RSVD_243    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006D0 )

#define EFUSE_CACHE_BISR_RSVD_243_BISR_RSVD_7807_7776_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_243_BISR_RSVD_7807_7776_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_243_BISR_RSVD_7807_7776_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_244
 */
#define EFUSE_CACHE_BISR_RSVD_244    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006D4 )

#define EFUSE_CACHE_BISR_RSVD_244_BISR_RSVD_7839_7808_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_244_BISR_RSVD_7839_7808_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_244_BISR_RSVD_7839_7808_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_245
 */
#define EFUSE_CACHE_BISR_RSVD_245    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006D8 )

#define EFUSE_CACHE_BISR_RSVD_245_BISR_RSVD_7871_7840_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_245_BISR_RSVD_7871_7840_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_245_BISR_RSVD_7871_7840_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_246
 */
#define EFUSE_CACHE_BISR_RSVD_246    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006DC )

#define EFUSE_CACHE_BISR_RSVD_246_BISR_RSVD_7903_7872_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_246_BISR_RSVD_7903_7872_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_246_BISR_RSVD_7903_7872_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_247
 */
#define EFUSE_CACHE_BISR_RSVD_247    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006E0 )

#define EFUSE_CACHE_BISR_RSVD_247_BISR_RSVD_7935_7904_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_247_BISR_RSVD_7935_7904_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_247_BISR_RSVD_7935_7904_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_248
 */
#define EFUSE_CACHE_BISR_RSVD_248    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006E4 )

#define EFUSE_CACHE_BISR_RSVD_248_BISR_RSVD_7967_7936_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_248_BISR_RSVD_7967_7936_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_248_BISR_RSVD_7967_7936_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_249
 */
#define EFUSE_CACHE_BISR_RSVD_249    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006E8 )

#define EFUSE_CACHE_BISR_RSVD_249_BISR_RSVD_7999_7968_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_249_BISR_RSVD_7999_7968_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_249_BISR_RSVD_7999_7968_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_250
 */
#define EFUSE_CACHE_BISR_RSVD_250    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006EC )

#define EFUSE_CACHE_BISR_RSVD_250_BISR_RSVD_8031_8000_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_250_BISR_RSVD_8031_8000_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_250_BISR_RSVD_8031_8000_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_251
 */
#define EFUSE_CACHE_BISR_RSVD_251    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006F0 )

#define EFUSE_CACHE_BISR_RSVD_251_BISR_RSVD_8063_8032_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_251_BISR_RSVD_8063_8032_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_251_BISR_RSVD_8063_8032_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_252
 */
#define EFUSE_CACHE_BISR_RSVD_252    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006F4 )

#define EFUSE_CACHE_BISR_RSVD_252_BISR_RSVD_8095_8064_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_252_BISR_RSVD_8095_8064_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_252_BISR_RSVD_8095_8064_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_253
 */
#define EFUSE_CACHE_BISR_RSVD_253    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006F8 )

#define EFUSE_CACHE_BISR_RSVD_253_BISR_RSVD_8127_8096_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_253_BISR_RSVD_8127_8096_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_253_BISR_RSVD_8127_8096_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_254
 */
#define EFUSE_CACHE_BISR_RSVD_254    ( ( EFUSE_CACHE_BASEADDR ) + 0X000006FC )

#define EFUSE_CACHE_BISR_RSVD_254_BISR_RSVD_8159_8128_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_254_BISR_RSVD_8159_8128_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_254_BISR_RSVD_8159_8128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_255
 */
#define EFUSE_CACHE_BISR_RSVD_255    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000700 )

#define EFUSE_CACHE_BISR_RSVD_255_BISR_RSVD_8191_8160_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_255_BISR_RSVD_8191_8160_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_255_BISR_RSVD_8191_8160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_256
 */
#define EFUSE_CACHE_BISR_RSVD_256    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000704 )

#define EFUSE_CACHE_BISR_RSVD_256_BISR_RSVD_8223_8192_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_256_BISR_RSVD_8223_8192_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_256_BISR_RSVD_8223_8192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_257
 */
#define EFUSE_CACHE_BISR_RSVD_257    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000708 )

#define EFUSE_CACHE_BISR_RSVD_257_BISR_RSVD_8255_8224_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_257_BISR_RSVD_8255_8224_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_257_BISR_RSVD_8255_8224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_258
 */
#define EFUSE_CACHE_BISR_RSVD_258    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000070C )

#define EFUSE_CACHE_BISR_RSVD_258_BISR_RSVD_8287_8256_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_258_BISR_RSVD_8287_8256_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_258_BISR_RSVD_8287_8256_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_259
 */
#define EFUSE_CACHE_BISR_RSVD_259    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000710 )

#define EFUSE_CACHE_BISR_RSVD_259_BISR_RSVD_8319_8288_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_259_BISR_RSVD_8319_8288_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_259_BISR_RSVD_8319_8288_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_260
 */
#define EFUSE_CACHE_BISR_RSVD_260    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000714 )

#define EFUSE_CACHE_BISR_RSVD_260_BISR_RSVD_8351_8320_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_260_BISR_RSVD_8351_8320_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_260_BISR_RSVD_8351_8320_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_261
 */
#define EFUSE_CACHE_BISR_RSVD_261    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000718 )

#define EFUSE_CACHE_BISR_RSVD_261_BISR_RSVD_8383_8352_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_261_BISR_RSVD_8383_8352_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_261_BISR_RSVD_8383_8352_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_262
 */
#define EFUSE_CACHE_BISR_RSVD_262    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000071C )

#define EFUSE_CACHE_BISR_RSVD_262_BISR_RSVD_8415_8384_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_262_BISR_RSVD_8415_8384_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_262_BISR_RSVD_8415_8384_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_263
 */
#define EFUSE_CACHE_BISR_RSVD_263    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000720 )

#define EFUSE_CACHE_BISR_RSVD_263_BISR_RSVD_8447_8416_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_263_BISR_RSVD_8447_8416_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_263_BISR_RSVD_8447_8416_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_264
 */
#define EFUSE_CACHE_BISR_RSVD_264    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000724 )

#define EFUSE_CACHE_BISR_RSVD_264_BISR_RSVD_8479_8448_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_264_BISR_RSVD_8479_8448_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_264_BISR_RSVD_8479_8448_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_265
 */
#define EFUSE_CACHE_BISR_RSVD_265    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000728 )

#define EFUSE_CACHE_BISR_RSVD_265_BISR_RSVD_8511_8480_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_265_BISR_RSVD_8511_8480_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_265_BISR_RSVD_8511_8480_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_266
 */
#define EFUSE_CACHE_BISR_RSVD_266    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000072C )

#define EFUSE_CACHE_BISR_RSVD_266_BISR_RSVD_8543_8512_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_266_BISR_RSVD_8543_8512_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_266_BISR_RSVD_8543_8512_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_267
 */
#define EFUSE_CACHE_BISR_RSVD_267    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000730 )

#define EFUSE_CACHE_BISR_RSVD_267_BISR_RSVD_8575_8544_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_267_BISR_RSVD_8575_8544_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_267_BISR_RSVD_8575_8544_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_268
 */
#define EFUSE_CACHE_BISR_RSVD_268    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000734 )

#define EFUSE_CACHE_BISR_RSVD_268_BISR_RSVD_8607_8576_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_268_BISR_RSVD_8607_8576_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_268_BISR_RSVD_8607_8576_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_269
 */
#define EFUSE_CACHE_BISR_RSVD_269    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000738 )

#define EFUSE_CACHE_BISR_RSVD_269_BISR_RSVD_8639_8608_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_269_BISR_RSVD_8639_8608_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_269_BISR_RSVD_8639_8608_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_270
 */
#define EFUSE_CACHE_BISR_RSVD_270    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000073C )

#define EFUSE_CACHE_BISR_RSVD_270_BISR_RSVD_8671_8640_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_270_BISR_RSVD_8671_8640_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_270_BISR_RSVD_8671_8640_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_271
 */
#define EFUSE_CACHE_BISR_RSVD_271    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000740 )

#define EFUSE_CACHE_BISR_RSVD_271_BISR_RSVD_8703_8672_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_271_BISR_RSVD_8703_8672_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_271_BISR_RSVD_8703_8672_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_272
 */
#define EFUSE_CACHE_BISR_RSVD_272    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000744 )

#define EFUSE_CACHE_BISR_RSVD_272_BISR_RSVD_8735_8704_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_272_BISR_RSVD_8735_8704_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_272_BISR_RSVD_8735_8704_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_273
 */
#define EFUSE_CACHE_BISR_RSVD_273    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000748 )

#define EFUSE_CACHE_BISR_RSVD_273_BISR_RSVD_8767_8736_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_273_BISR_RSVD_8767_8736_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_273_BISR_RSVD_8767_8736_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_274
 */
#define EFUSE_CACHE_BISR_RSVD_274    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000074C )

#define EFUSE_CACHE_BISR_RSVD_274_BISR_RSVD_8799_8768_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_274_BISR_RSVD_8799_8768_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_274_BISR_RSVD_8799_8768_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_275
 */
#define EFUSE_CACHE_BISR_RSVD_275    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000750 )

#define EFUSE_CACHE_BISR_RSVD_275_BISR_RSVD_8831_8800_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_275_BISR_RSVD_8831_8800_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_275_BISR_RSVD_8831_8800_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_276
 */
#define EFUSE_CACHE_BISR_RSVD_276    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000754 )

#define EFUSE_CACHE_BISR_RSVD_276_BISR_RSVD_8863_8832_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_276_BISR_RSVD_8863_8832_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_276_BISR_RSVD_8863_8832_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_277
 */
#define EFUSE_CACHE_BISR_RSVD_277    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000758 )

#define EFUSE_CACHE_BISR_RSVD_277_BISR_RSVD_8895_8864_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_277_BISR_RSVD_8895_8864_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_277_BISR_RSVD_8895_8864_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_278
 */
#define EFUSE_CACHE_BISR_RSVD_278    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000075C )

#define EFUSE_CACHE_BISR_RSVD_278_BISR_RSVD_8927_8896_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_278_BISR_RSVD_8927_8896_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_278_BISR_RSVD_8927_8896_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_279
 */
#define EFUSE_CACHE_BISR_RSVD_279    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000760 )

#define EFUSE_CACHE_BISR_RSVD_279_BISR_RSVD_8959_8928_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_279_BISR_RSVD_8959_8928_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_279_BISR_RSVD_8959_8928_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_280
 */
#define EFUSE_CACHE_BISR_RSVD_280    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000764 )

#define EFUSE_CACHE_BISR_RSVD_280_BISR_RSVD_8991_8960_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_280_BISR_RSVD_8991_8960_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_280_BISR_RSVD_8991_8960_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_281
 */
#define EFUSE_CACHE_BISR_RSVD_281    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000768 )

#define EFUSE_CACHE_BISR_RSVD_281_BISR_RSVD_9023_8992_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_281_BISR_RSVD_9023_8992_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_281_BISR_RSVD_9023_8992_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_282
 */
#define EFUSE_CACHE_BISR_RSVD_282    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000076C )

#define EFUSE_CACHE_BISR_RSVD_282_BISR_RSVD_9055_9024_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_282_BISR_RSVD_9055_9024_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_282_BISR_RSVD_9055_9024_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_283
 */
#define EFUSE_CACHE_BISR_RSVD_283    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000770 )

#define EFUSE_CACHE_BISR_RSVD_283_BISR_RSVD_9087_9056_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_283_BISR_RSVD_9087_9056_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_283_BISR_RSVD_9087_9056_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_284
 */
#define EFUSE_CACHE_BISR_RSVD_284    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000774 )

#define EFUSE_CACHE_BISR_RSVD_284_BISR_RSVD_9119_9088_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_284_BISR_RSVD_9119_9088_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_284_BISR_RSVD_9119_9088_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_285
 */
#define EFUSE_CACHE_BISR_RSVD_285    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000778 )

#define EFUSE_CACHE_BISR_RSVD_285_BISR_RSVD_9151_9120_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_285_BISR_RSVD_9151_9120_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_285_BISR_RSVD_9151_9120_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_286
 */
#define EFUSE_CACHE_BISR_RSVD_286    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000077C )

#define EFUSE_CACHE_BISR_RSVD_286_BISR_RSVD_9183_9152_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_286_BISR_RSVD_9183_9152_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_286_BISR_RSVD_9183_9152_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_287
 */
#define EFUSE_CACHE_BISR_RSVD_287    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000780 )

#define EFUSE_CACHE_BISR_RSVD_287_BISR_RSVD_9215_9184_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_287_BISR_RSVD_9215_9184_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_287_BISR_RSVD_9215_9184_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_288
 */
#define EFUSE_CACHE_BISR_RSVD_288    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000784 )

#define EFUSE_CACHE_BISR_RSVD_288_BISR_RSVD_9247_9216_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_288_BISR_RSVD_9247_9216_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_288_BISR_RSVD_9247_9216_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_289
 */
#define EFUSE_CACHE_BISR_RSVD_289    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000788 )

#define EFUSE_CACHE_BISR_RSVD_289_BISR_RSVD_9279_9248_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_289_BISR_RSVD_9279_9248_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_289_BISR_RSVD_9279_9248_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_290
 */
#define EFUSE_CACHE_BISR_RSVD_290    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000078C )

#define EFUSE_CACHE_BISR_RSVD_290_BISR_RSVD_9311_9280_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_290_BISR_RSVD_9311_9280_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_290_BISR_RSVD_9311_9280_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_291
 */
#define EFUSE_CACHE_BISR_RSVD_291    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000790 )

#define EFUSE_CACHE_BISR_RSVD_291_BISR_RSVD_9343_9312_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_291_BISR_RSVD_9343_9312_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_291_BISR_RSVD_9343_9312_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_292
 */
#define EFUSE_CACHE_BISR_RSVD_292    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000794 )

#define EFUSE_CACHE_BISR_RSVD_292_BISR_RSVD_9375_9344_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_292_BISR_RSVD_9375_9344_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_292_BISR_RSVD_9375_9344_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_293
 */
#define EFUSE_CACHE_BISR_RSVD_293    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000798 )

#define EFUSE_CACHE_BISR_RSVD_293_BISR_RSVD_9407_9376_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_293_BISR_RSVD_9407_9376_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_293_BISR_RSVD_9407_9376_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_294
 */
#define EFUSE_CACHE_BISR_RSVD_294    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000079C )

#define EFUSE_CACHE_BISR_RSVD_294_BISR_RSVD_9439_9408_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_294_BISR_RSVD_9439_9408_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_294_BISR_RSVD_9439_9408_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_295
 */
#define EFUSE_CACHE_BISR_RSVD_295    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007A0 )

#define EFUSE_CACHE_BISR_RSVD_295_BISR_RSVD_9471_9440_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_295_BISR_RSVD_9471_9440_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_295_BISR_RSVD_9471_9440_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_296
 */
#define EFUSE_CACHE_BISR_RSVD_296    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007A4 )

#define EFUSE_CACHE_BISR_RSVD_296_BISR_RSVD_9503_9472_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_296_BISR_RSVD_9503_9472_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_296_BISR_RSVD_9503_9472_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_297
 */
#define EFUSE_CACHE_BISR_RSVD_297    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007A8 )

#define EFUSE_CACHE_BISR_RSVD_297_BISR_RSVD_9535_9504_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_297_BISR_RSVD_9535_9504_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_297_BISR_RSVD_9535_9504_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_298
 */
#define EFUSE_CACHE_BISR_RSVD_298    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007AC )

#define EFUSE_CACHE_BISR_RSVD_298_BISR_RSVD_9567_9536_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_298_BISR_RSVD_9567_9536_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_298_BISR_RSVD_9567_9536_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_299
 */
#define EFUSE_CACHE_BISR_RSVD_299    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007B0 )

#define EFUSE_CACHE_BISR_RSVD_299_BISR_RSVD_9599_9568_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_299_BISR_RSVD_9599_9568_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_299_BISR_RSVD_9599_9568_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_300
 */
#define EFUSE_CACHE_BISR_RSVD_300    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007B4 )

#define EFUSE_CACHE_BISR_RSVD_300_BISR_RSVD_9631_9600_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_300_BISR_RSVD_9631_9600_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_300_BISR_RSVD_9631_9600_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_301
 */
#define EFUSE_CACHE_BISR_RSVD_301    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007B8 )

#define EFUSE_CACHE_BISR_RSVD_301_BISR_RSVD_9663_9632_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_301_BISR_RSVD_9663_9632_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_301_BISR_RSVD_9663_9632_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_302
 */
#define EFUSE_CACHE_BISR_RSVD_302    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007BC )

#define EFUSE_CACHE_BISR_RSVD_302_BISR_RSVD_9695_9664_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_302_BISR_RSVD_9695_9664_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_302_BISR_RSVD_9695_9664_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_303
 */
#define EFUSE_CACHE_BISR_RSVD_303    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007C0 )

#define EFUSE_CACHE_BISR_RSVD_303_BISR_RSVD_9727_9696_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_303_BISR_RSVD_9727_9696_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_303_BISR_RSVD_9727_9696_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_304
 */
#define EFUSE_CACHE_BISR_RSVD_304    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007C4 )

#define EFUSE_CACHE_BISR_RSVD_304_BISR_RSVD_9759_9728_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_304_BISR_RSVD_9759_9728_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_304_BISR_RSVD_9759_9728_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_305
 */
#define EFUSE_CACHE_BISR_RSVD_305    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007C8 )

#define EFUSE_CACHE_BISR_RSVD_305_BISR_RSVD_9791_9760_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_305_BISR_RSVD_9791_9760_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_305_BISR_RSVD_9791_9760_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_306
 */
#define EFUSE_CACHE_BISR_RSVD_306    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007CC )

#define EFUSE_CACHE_BISR_RSVD_306_BISR_RSVD_9823_9792_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_306_BISR_RSVD_9823_9792_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_306_BISR_RSVD_9823_9792_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_307
 */
#define EFUSE_CACHE_BISR_RSVD_307    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007D0 )

#define EFUSE_CACHE_BISR_RSVD_307_BISR_RSVD_9855_9824_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_307_BISR_RSVD_9855_9824_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_307_BISR_RSVD_9855_9824_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_308
 */
#define EFUSE_CACHE_BISR_RSVD_308    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007D4 )

#define EFUSE_CACHE_BISR_RSVD_308_BISR_RSVD_9887_9856_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_308_BISR_RSVD_9887_9856_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_308_BISR_RSVD_9887_9856_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_309
 */
#define EFUSE_CACHE_BISR_RSVD_309    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007D8 )

#define EFUSE_CACHE_BISR_RSVD_309_BISR_RSVD_9919_9888_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_309_BISR_RSVD_9919_9888_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_309_BISR_RSVD_9919_9888_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_310
 */
#define EFUSE_CACHE_BISR_RSVD_310    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007DC )

#define EFUSE_CACHE_BISR_RSVD_310_BISR_RSVD_9951_9920_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_310_BISR_RSVD_9951_9920_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_310_BISR_RSVD_9951_9920_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_311
 */
#define EFUSE_CACHE_BISR_RSVD_311    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007E0 )

#define EFUSE_CACHE_BISR_RSVD_311_BISR_RSVD_9983_9952_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_311_BISR_RSVD_9983_9952_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_311_BISR_RSVD_9983_9952_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_312
 */
#define EFUSE_CACHE_BISR_RSVD_312    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007E4 )

#define EFUSE_CACHE_BISR_RSVD_312_BISR_RSVD_10015_9984_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_312_BISR_RSVD_10015_9984_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_312_BISR_RSVD_10015_9984_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_313
 */
#define EFUSE_CACHE_BISR_RSVD_313    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007E8 )

#define EFUSE_CACHE_BISR_RSVD_313_BISR_RSVD_10047_10016_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_313_BISR_RSVD_10047_10016_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_313_BISR_RSVD_10047_10016_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_314
 */
#define EFUSE_CACHE_BISR_RSVD_314    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007EC )

#define EFUSE_CACHE_BISR_RSVD_314_BISR_RSVD_10079_10048_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_314_BISR_RSVD_10079_10048_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_314_BISR_RSVD_10079_10048_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_315
 */
#define EFUSE_CACHE_BISR_RSVD_315    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007F0 )

#define EFUSE_CACHE_BISR_RSVD_315_BISR_RSVD_10111_10080_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_315_BISR_RSVD_10111_10080_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_315_BISR_RSVD_10111_10080_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_316
 */
#define EFUSE_CACHE_BISR_RSVD_316    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007F4 )

#define EFUSE_CACHE_BISR_RSVD_316_BISR_RSVD_10143_10112_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_316_BISR_RSVD_10143_10112_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_316_BISR_RSVD_10143_10112_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_317
 */
#define EFUSE_CACHE_BISR_RSVD_317    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007F8 )

#define EFUSE_CACHE_BISR_RSVD_317_BISR_RSVD_10175_10144_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_317_BISR_RSVD_10175_10144_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_317_BISR_RSVD_10175_10144_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_318
 */
#define EFUSE_CACHE_BISR_RSVD_318    ( ( EFUSE_CACHE_BASEADDR ) + 0X000007FC )

#define EFUSE_CACHE_BISR_RSVD_318_BISR_RSVD_10207_10176_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_318_BISR_RSVD_10207_10176_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_318_BISR_RSVD_10207_10176_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_TBITS2_BISR_RSVD
 */
#define EFUSE_CACHE_TBITS2_BISR_RSVD    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000800 )

#define EFUSE_CACHE_TBITS2_BISR_RSVD_EFUSE_2_TBIT_3_0_SHIFT   28
#define EFUSE_CACHE_TBITS2_BISR_RSVD_EFUSE_2_TBIT_3_0_WIDTH   4
#define EFUSE_CACHE_TBITS2_BISR_RSVD_EFUSE_2_TBIT_3_0_MASK    0XF0000000

#define EFUSE_CACHE_TBITS2_BISR_RSVD_UNUSED_27_0_SHIFT   0
#define EFUSE_CACHE_TBITS2_BISR_RSVD_UNUSED_27_0_WIDTH   28
#define EFUSE_CACHE_TBITS2_BISR_RSVD_UNUSED_27_0_MASK    0X0FFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_319
 */
#define EFUSE_CACHE_BISR_RSVD_319    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000804 )

#define EFUSE_CACHE_BISR_RSVD_319_BISR_RSVD_10239_10208_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_319_BISR_RSVD_10239_10208_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_319_BISR_RSVD_10239_10208_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_320
 */
#define EFUSE_CACHE_BISR_RSVD_320    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000808 )

#define EFUSE_CACHE_BISR_RSVD_320_BISR_RSVD_10271_10240_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_320_BISR_RSVD_10271_10240_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_320_BISR_RSVD_10271_10240_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_321
 */
#define EFUSE_CACHE_BISR_RSVD_321    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000080C )

#define EFUSE_CACHE_BISR_RSVD_321_BISR_RSVD_10303_10272_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_321_BISR_RSVD_10303_10272_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_321_BISR_RSVD_10303_10272_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_322
 */
#define EFUSE_CACHE_BISR_RSVD_322    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000810 )

#define EFUSE_CACHE_BISR_RSVD_322_BISR_RSVD_10335_10304_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_322_BISR_RSVD_10335_10304_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_322_BISR_RSVD_10335_10304_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_323
 */
#define EFUSE_CACHE_BISR_RSVD_323    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000814 )

#define EFUSE_CACHE_BISR_RSVD_323_BISR_RSVD_10367_10336_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_323_BISR_RSVD_10367_10336_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_323_BISR_RSVD_10367_10336_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_324
 */
#define EFUSE_CACHE_BISR_RSVD_324    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000818 )

#define EFUSE_CACHE_BISR_RSVD_324_BISR_RSVD_10399_10368_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_324_BISR_RSVD_10399_10368_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_324_BISR_RSVD_10399_10368_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_325
 */
#define EFUSE_CACHE_BISR_RSVD_325    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000081C )

#define EFUSE_CACHE_BISR_RSVD_325_BISR_RSVD_10431_10400_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_325_BISR_RSVD_10431_10400_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_325_BISR_RSVD_10431_10400_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_326
 */
#define EFUSE_CACHE_BISR_RSVD_326    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000820 )

#define EFUSE_CACHE_BISR_RSVD_326_BISR_RSVD_10463_10432_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_326_BISR_RSVD_10463_10432_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_326_BISR_RSVD_10463_10432_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_327
 */
#define EFUSE_CACHE_BISR_RSVD_327    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000824 )

#define EFUSE_CACHE_BISR_RSVD_327_BISR_RSVD_10495_10464_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_327_BISR_RSVD_10495_10464_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_327_BISR_RSVD_10495_10464_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_328
 */
#define EFUSE_CACHE_BISR_RSVD_328    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000828 )

#define EFUSE_CACHE_BISR_RSVD_328_BISR_RSVD_10527_10496_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_328_BISR_RSVD_10527_10496_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_328_BISR_RSVD_10527_10496_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_329
 */
#define EFUSE_CACHE_BISR_RSVD_329    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000082C )

#define EFUSE_CACHE_BISR_RSVD_329_BISR_RSVD_10559_10528_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_329_BISR_RSVD_10559_10528_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_329_BISR_RSVD_10559_10528_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_330
 */
#define EFUSE_CACHE_BISR_RSVD_330    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000830 )

#define EFUSE_CACHE_BISR_RSVD_330_BISR_RSVD_10591_10560_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_330_BISR_RSVD_10591_10560_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_330_BISR_RSVD_10591_10560_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_331
 */
#define EFUSE_CACHE_BISR_RSVD_331    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000834 )

#define EFUSE_CACHE_BISR_RSVD_331_BISR_RSVD_10623_10592_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_331_BISR_RSVD_10623_10592_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_331_BISR_RSVD_10623_10592_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_332
 */
#define EFUSE_CACHE_BISR_RSVD_332    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000838 )

#define EFUSE_CACHE_BISR_RSVD_332_BISR_RSVD_10655_10624_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_332_BISR_RSVD_10655_10624_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_332_BISR_RSVD_10655_10624_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_333
 */
#define EFUSE_CACHE_BISR_RSVD_333    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000083C )

#define EFUSE_CACHE_BISR_RSVD_333_BISR_RSVD_10687_10656_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_333_BISR_RSVD_10687_10656_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_333_BISR_RSVD_10687_10656_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_334
 */
#define EFUSE_CACHE_BISR_RSVD_334    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000840 )

#define EFUSE_CACHE_BISR_RSVD_334_BISR_RSVD_10719_10688_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_334_BISR_RSVD_10719_10688_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_334_BISR_RSVD_10719_10688_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_335
 */
#define EFUSE_CACHE_BISR_RSVD_335    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000844 )

#define EFUSE_CACHE_BISR_RSVD_335_BISR_RSVD_10751_10720_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_335_BISR_RSVD_10751_10720_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_335_BISR_RSVD_10751_10720_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_336
 */
#define EFUSE_CACHE_BISR_RSVD_336    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000848 )

#define EFUSE_CACHE_BISR_RSVD_336_BISR_RSVD_10783_10752_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_336_BISR_RSVD_10783_10752_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_336_BISR_RSVD_10783_10752_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_337
 */
#define EFUSE_CACHE_BISR_RSVD_337    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000084C )

#define EFUSE_CACHE_BISR_RSVD_337_BISR_RSVD_10815_10784_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_337_BISR_RSVD_10815_10784_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_337_BISR_RSVD_10815_10784_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_338
 */
#define EFUSE_CACHE_BISR_RSVD_338    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000850 )

#define EFUSE_CACHE_BISR_RSVD_338_BISR_RSVD_10847_10816_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_338_BISR_RSVD_10847_10816_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_338_BISR_RSVD_10847_10816_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_339
 */
#define EFUSE_CACHE_BISR_RSVD_339    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000854 )

#define EFUSE_CACHE_BISR_RSVD_339_BISR_RSVD_10879_10848_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_339_BISR_RSVD_10879_10848_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_339_BISR_RSVD_10879_10848_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_340
 */
#define EFUSE_CACHE_BISR_RSVD_340    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000858 )

#define EFUSE_CACHE_BISR_RSVD_340_BISR_RSVD_10911_10880_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_340_BISR_RSVD_10911_10880_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_340_BISR_RSVD_10911_10880_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_341
 */
#define EFUSE_CACHE_BISR_RSVD_341    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000085C )

#define EFUSE_CACHE_BISR_RSVD_341_BISR_RSVD_10943_10912_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_341_BISR_RSVD_10943_10912_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_341_BISR_RSVD_10943_10912_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_342
 */
#define EFUSE_CACHE_BISR_RSVD_342    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000860 )

#define EFUSE_CACHE_BISR_RSVD_342_BISR_RSVD_10975_10944_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_342_BISR_RSVD_10975_10944_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_342_BISR_RSVD_10975_10944_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_343
 */
#define EFUSE_CACHE_BISR_RSVD_343    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000864 )

#define EFUSE_CACHE_BISR_RSVD_343_BISR_RSVD_11007_10976_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_343_BISR_RSVD_11007_10976_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_343_BISR_RSVD_11007_10976_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_344
 */
#define EFUSE_CACHE_BISR_RSVD_344    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000868 )

#define EFUSE_CACHE_BISR_RSVD_344_BISR_RSVD_11039_11008_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_344_BISR_RSVD_11039_11008_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_344_BISR_RSVD_11039_11008_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_345
 */
#define EFUSE_CACHE_BISR_RSVD_345    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000086C )

#define EFUSE_CACHE_BISR_RSVD_345_BISR_RSVD_11071_11040_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_345_BISR_RSVD_11071_11040_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_345_BISR_RSVD_11071_11040_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_346
 */
#define EFUSE_CACHE_BISR_RSVD_346    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000870 )

#define EFUSE_CACHE_BISR_RSVD_346_BISR_RSVD_11103_11072_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_346_BISR_RSVD_11103_11072_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_346_BISR_RSVD_11103_11072_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_347
 */
#define EFUSE_CACHE_BISR_RSVD_347    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000874 )

#define EFUSE_CACHE_BISR_RSVD_347_BISR_RSVD_11135_11104_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_347_BISR_RSVD_11135_11104_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_347_BISR_RSVD_11135_11104_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_348
 */
#define EFUSE_CACHE_BISR_RSVD_348    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000878 )

#define EFUSE_CACHE_BISR_RSVD_348_BISR_RSVD_11167_11136_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_348_BISR_RSVD_11167_11136_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_348_BISR_RSVD_11167_11136_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_349
 */
#define EFUSE_CACHE_BISR_RSVD_349    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000087C )

#define EFUSE_CACHE_BISR_RSVD_349_BISR_RSVD_11199_11168_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_349_BISR_RSVD_11199_11168_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_349_BISR_RSVD_11199_11168_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_350
 */
#define EFUSE_CACHE_BISR_RSVD_350    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000880 )

#define EFUSE_CACHE_BISR_RSVD_350_BISR_RSVD_11231_11200_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_350_BISR_RSVD_11231_11200_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_350_BISR_RSVD_11231_11200_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_351
 */
#define EFUSE_CACHE_BISR_RSVD_351    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000884 )

#define EFUSE_CACHE_BISR_RSVD_351_BISR_RSVD_11263_11232_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_351_BISR_RSVD_11263_11232_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_351_BISR_RSVD_11263_11232_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_352
 */
#define EFUSE_CACHE_BISR_RSVD_352    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000888 )

#define EFUSE_CACHE_BISR_RSVD_352_BISR_RSVD_11295_11264_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_352_BISR_RSVD_11295_11264_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_352_BISR_RSVD_11295_11264_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_353
 */
#define EFUSE_CACHE_BISR_RSVD_353    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000088C )

#define EFUSE_CACHE_BISR_RSVD_353_BISR_RSVD_11327_11296_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_353_BISR_RSVD_11327_11296_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_353_BISR_RSVD_11327_11296_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_354
 */
#define EFUSE_CACHE_BISR_RSVD_354    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000890 )

#define EFUSE_CACHE_BISR_RSVD_354_BISR_RSVD_11359_11328_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_354_BISR_RSVD_11359_11328_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_354_BISR_RSVD_11359_11328_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_355
 */
#define EFUSE_CACHE_BISR_RSVD_355    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000894 )

#define EFUSE_CACHE_BISR_RSVD_355_BISR_RSVD_11391_11360_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_355_BISR_RSVD_11391_11360_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_355_BISR_RSVD_11391_11360_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_356
 */
#define EFUSE_CACHE_BISR_RSVD_356    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000898 )

#define EFUSE_CACHE_BISR_RSVD_356_BISR_RSVD_11423_11392_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_356_BISR_RSVD_11423_11392_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_356_BISR_RSVD_11423_11392_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_357
 */
#define EFUSE_CACHE_BISR_RSVD_357    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000089C )

#define EFUSE_CACHE_BISR_RSVD_357_BISR_RSVD_11455_11424_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_357_BISR_RSVD_11455_11424_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_357_BISR_RSVD_11455_11424_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_358
 */
#define EFUSE_CACHE_BISR_RSVD_358    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008A0 )

#define EFUSE_CACHE_BISR_RSVD_358_BISR_RSVD_11487_11456_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_358_BISR_RSVD_11487_11456_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_358_BISR_RSVD_11487_11456_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_359
 */
#define EFUSE_CACHE_BISR_RSVD_359    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008A4 )

#define EFUSE_CACHE_BISR_RSVD_359_BISR_RSVD_11519_11488_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_359_BISR_RSVD_11519_11488_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_359_BISR_RSVD_11519_11488_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_360
 */
#define EFUSE_CACHE_BISR_RSVD_360    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008A8 )

#define EFUSE_CACHE_BISR_RSVD_360_BISR_RSVD_11551_11520_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_360_BISR_RSVD_11551_11520_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_360_BISR_RSVD_11551_11520_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_361
 */
#define EFUSE_CACHE_BISR_RSVD_361    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008AC )

#define EFUSE_CACHE_BISR_RSVD_361_BISR_RSVD_11583_11552_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_361_BISR_RSVD_11583_11552_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_361_BISR_RSVD_11583_11552_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_362
 */
#define EFUSE_CACHE_BISR_RSVD_362    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008B0 )

#define EFUSE_CACHE_BISR_RSVD_362_BISR_RSVD_11615_11584_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_362_BISR_RSVD_11615_11584_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_362_BISR_RSVD_11615_11584_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_363
 */
#define EFUSE_CACHE_BISR_RSVD_363    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008B4 )

#define EFUSE_CACHE_BISR_RSVD_363_BISR_RSVD_11647_11616_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_363_BISR_RSVD_11647_11616_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_363_BISR_RSVD_11647_11616_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_364
 */
#define EFUSE_CACHE_BISR_RSVD_364    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008B8 )

#define EFUSE_CACHE_BISR_RSVD_364_BISR_RSVD_11679_11648_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_364_BISR_RSVD_11679_11648_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_364_BISR_RSVD_11679_11648_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_365
 */
#define EFUSE_CACHE_BISR_RSVD_365    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008BC )

#define EFUSE_CACHE_BISR_RSVD_365_BISR_RSVD_11711_11680_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_365_BISR_RSVD_11711_11680_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_365_BISR_RSVD_11711_11680_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_366
 */
#define EFUSE_CACHE_BISR_RSVD_366    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008C0 )

#define EFUSE_CACHE_BISR_RSVD_366_BISR_RSVD_11743_11712_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_366_BISR_RSVD_11743_11712_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_366_BISR_RSVD_11743_11712_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_367
 */
#define EFUSE_CACHE_BISR_RSVD_367    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008C4 )

#define EFUSE_CACHE_BISR_RSVD_367_BISR_RSVD_11775_11744_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_367_BISR_RSVD_11775_11744_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_367_BISR_RSVD_11775_11744_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_368
 */
#define EFUSE_CACHE_BISR_RSVD_368    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008C8 )

#define EFUSE_CACHE_BISR_RSVD_368_BISR_RSVD_11807_11776_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_368_BISR_RSVD_11807_11776_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_368_BISR_RSVD_11807_11776_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_369
 */
#define EFUSE_CACHE_BISR_RSVD_369    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008CC )

#define EFUSE_CACHE_BISR_RSVD_369_BISR_RSVD_11839_11808_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_369_BISR_RSVD_11839_11808_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_369_BISR_RSVD_11839_11808_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_370
 */
#define EFUSE_CACHE_BISR_RSVD_370    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008D0 )

#define EFUSE_CACHE_BISR_RSVD_370_BISR_RSVD_11871_11840_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_370_BISR_RSVD_11871_11840_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_370_BISR_RSVD_11871_11840_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_371
 */
#define EFUSE_CACHE_BISR_RSVD_371    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008D4 )

#define EFUSE_CACHE_BISR_RSVD_371_BISR_RSVD_11903_11872_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_371_BISR_RSVD_11903_11872_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_371_BISR_RSVD_11903_11872_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_372
 */
#define EFUSE_CACHE_BISR_RSVD_372    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008D8 )

#define EFUSE_CACHE_BISR_RSVD_372_BISR_RSVD_11935_11904_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_372_BISR_RSVD_11935_11904_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_372_BISR_RSVD_11935_11904_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_373
 */
#define EFUSE_CACHE_BISR_RSVD_373    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008DC )

#define EFUSE_CACHE_BISR_RSVD_373_BISR_RSVD_11967_11936_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_373_BISR_RSVD_11967_11936_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_373_BISR_RSVD_11967_11936_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_374
 */
#define EFUSE_CACHE_BISR_RSVD_374    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008E0 )

#define EFUSE_CACHE_BISR_RSVD_374_BISR_RSVD_11999_11968_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_374_BISR_RSVD_11999_11968_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_374_BISR_RSVD_11999_11968_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_375
 */
#define EFUSE_CACHE_BISR_RSVD_375    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008E4 )

#define EFUSE_CACHE_BISR_RSVD_375_BISR_RSVD_12031_12000_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_375_BISR_RSVD_12031_12000_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_375_BISR_RSVD_12031_12000_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_376
 */
#define EFUSE_CACHE_BISR_RSVD_376    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008E8 )

#define EFUSE_CACHE_BISR_RSVD_376_BISR_RSVD_12063_12032_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_376_BISR_RSVD_12063_12032_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_376_BISR_RSVD_12063_12032_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_377
 */
#define EFUSE_CACHE_BISR_RSVD_377    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008EC )

#define EFUSE_CACHE_BISR_RSVD_377_BISR_RSVD_12095_12064_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_377_BISR_RSVD_12095_12064_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_377_BISR_RSVD_12095_12064_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_378
 */
#define EFUSE_CACHE_BISR_RSVD_378    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008F0 )

#define EFUSE_CACHE_BISR_RSVD_378_BISR_RSVD_12127_12096_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_378_BISR_RSVD_12127_12096_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_378_BISR_RSVD_12127_12096_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_379
 */
#define EFUSE_CACHE_BISR_RSVD_379    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008F4 )

#define EFUSE_CACHE_BISR_RSVD_379_BISR_RSVD_12159_12128_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_379_BISR_RSVD_12159_12128_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_379_BISR_RSVD_12159_12128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_380
 */
#define EFUSE_CACHE_BISR_RSVD_380    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008F8 )

#define EFUSE_CACHE_BISR_RSVD_380_BISR_RSVD_12191_12160_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_380_BISR_RSVD_12191_12160_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_380_BISR_RSVD_12191_12160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_381
 */
#define EFUSE_CACHE_BISR_RSVD_381    ( ( EFUSE_CACHE_BASEADDR ) + 0X000008FC )

#define EFUSE_CACHE_BISR_RSVD_381_BISR_RSVD_12223_12192_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_381_BISR_RSVD_12223_12192_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_381_BISR_RSVD_12223_12192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_382
 */
#define EFUSE_CACHE_BISR_RSVD_382    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000900 )

#define EFUSE_CACHE_BISR_RSVD_382_BISR_RSVD_12255_12224_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_382_BISR_RSVD_12255_12224_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_382_BISR_RSVD_12255_12224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_383
 */
#define EFUSE_CACHE_BISR_RSVD_383    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000904 )

#define EFUSE_CACHE_BISR_RSVD_383_BISR_RSVD_12287_12256_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_383_BISR_RSVD_12287_12256_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_383_BISR_RSVD_12287_12256_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_384
 */
#define EFUSE_CACHE_BISR_RSVD_384    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000908 )

#define EFUSE_CACHE_BISR_RSVD_384_BISR_RSVD_12319_12288_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_384_BISR_RSVD_12319_12288_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_384_BISR_RSVD_12319_12288_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_385
 */
#define EFUSE_CACHE_BISR_RSVD_385    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000090C )

#define EFUSE_CACHE_BISR_RSVD_385_BISR_RSVD_12351_12320_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_385_BISR_RSVD_12351_12320_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_385_BISR_RSVD_12351_12320_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_386
 */
#define EFUSE_CACHE_BISR_RSVD_386    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000910 )

#define EFUSE_CACHE_BISR_RSVD_386_BISR_RSVD_12383_12352_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_386_BISR_RSVD_12383_12352_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_386_BISR_RSVD_12383_12352_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_387
 */
#define EFUSE_CACHE_BISR_RSVD_387    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000914 )

#define EFUSE_CACHE_BISR_RSVD_387_BISR_RSVD_12415_12384_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_387_BISR_RSVD_12415_12384_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_387_BISR_RSVD_12415_12384_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_388
 */
#define EFUSE_CACHE_BISR_RSVD_388    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000918 )

#define EFUSE_CACHE_BISR_RSVD_388_BISR_RSVD_12447_12416_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_388_BISR_RSVD_12447_12416_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_388_BISR_RSVD_12447_12416_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_389
 */
#define EFUSE_CACHE_BISR_RSVD_389    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000091C )

#define EFUSE_CACHE_BISR_RSVD_389_BISR_RSVD_12479_12448_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_389_BISR_RSVD_12479_12448_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_389_BISR_RSVD_12479_12448_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_390
 */
#define EFUSE_CACHE_BISR_RSVD_390    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000920 )

#define EFUSE_CACHE_BISR_RSVD_390_BISR_RSVD_12511_12480_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_390_BISR_RSVD_12511_12480_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_390_BISR_RSVD_12511_12480_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_391
 */
#define EFUSE_CACHE_BISR_RSVD_391    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000924 )

#define EFUSE_CACHE_BISR_RSVD_391_BISR_RSVD_12543_12512_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_391_BISR_RSVD_12543_12512_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_391_BISR_RSVD_12543_12512_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_392
 */
#define EFUSE_CACHE_BISR_RSVD_392    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000928 )

#define EFUSE_CACHE_BISR_RSVD_392_BISR_RSVD_12575_12544_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_392_BISR_RSVD_12575_12544_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_392_BISR_RSVD_12575_12544_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_393
 */
#define EFUSE_CACHE_BISR_RSVD_393    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000092C )

#define EFUSE_CACHE_BISR_RSVD_393_BISR_RSVD_12607_12576_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_393_BISR_RSVD_12607_12576_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_393_BISR_RSVD_12607_12576_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_394
 */
#define EFUSE_CACHE_BISR_RSVD_394    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000930 )

#define EFUSE_CACHE_BISR_RSVD_394_BISR_RSVD_12639_12608_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_394_BISR_RSVD_12639_12608_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_394_BISR_RSVD_12639_12608_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_395
 */
#define EFUSE_CACHE_BISR_RSVD_395    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000934 )

#define EFUSE_CACHE_BISR_RSVD_395_BISR_RSVD_12671_12640_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_395_BISR_RSVD_12671_12640_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_395_BISR_RSVD_12671_12640_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_396
 */
#define EFUSE_CACHE_BISR_RSVD_396    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000938 )

#define EFUSE_CACHE_BISR_RSVD_396_BISR_RSVD_12703_12672_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_396_BISR_RSVD_12703_12672_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_396_BISR_RSVD_12703_12672_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_397
 */
#define EFUSE_CACHE_BISR_RSVD_397    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000093C )

#define EFUSE_CACHE_BISR_RSVD_397_BISR_RSVD_12735_12704_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_397_BISR_RSVD_12735_12704_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_397_BISR_RSVD_12735_12704_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_398
 */
#define EFUSE_CACHE_BISR_RSVD_398    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000940 )

#define EFUSE_CACHE_BISR_RSVD_398_BISR_RSVD_12767_12736_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_398_BISR_RSVD_12767_12736_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_398_BISR_RSVD_12767_12736_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_399
 */
#define EFUSE_CACHE_BISR_RSVD_399    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000944 )

#define EFUSE_CACHE_BISR_RSVD_399_BISR_RSVD_12799_12768_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_399_BISR_RSVD_12799_12768_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_399_BISR_RSVD_12799_12768_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_400
 */
#define EFUSE_CACHE_BISR_RSVD_400    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000948 )

#define EFUSE_CACHE_BISR_RSVD_400_BISR_RSVD_12831_12800_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_400_BISR_RSVD_12831_12800_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_400_BISR_RSVD_12831_12800_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_401
 */
#define EFUSE_CACHE_BISR_RSVD_401    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000094C )

#define EFUSE_CACHE_BISR_RSVD_401_BISR_RSVD_12863_12832_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_401_BISR_RSVD_12863_12832_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_401_BISR_RSVD_12863_12832_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_402
 */
#define EFUSE_CACHE_BISR_RSVD_402    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000950 )

#define EFUSE_CACHE_BISR_RSVD_402_BISR_RSVD_12895_12864_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_402_BISR_RSVD_12895_12864_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_402_BISR_RSVD_12895_12864_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_403
 */
#define EFUSE_CACHE_BISR_RSVD_403    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000954 )

#define EFUSE_CACHE_BISR_RSVD_403_BISR_RSVD_12927_12896_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_403_BISR_RSVD_12927_12896_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_403_BISR_RSVD_12927_12896_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_404
 */
#define EFUSE_CACHE_BISR_RSVD_404    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000958 )

#define EFUSE_CACHE_BISR_RSVD_404_BISR_RSVD_12959_12928_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_404_BISR_RSVD_12959_12928_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_404_BISR_RSVD_12959_12928_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_405
 */
#define EFUSE_CACHE_BISR_RSVD_405    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000095C )

#define EFUSE_CACHE_BISR_RSVD_405_BISR_RSVD_12991_12960_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_405_BISR_RSVD_12991_12960_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_405_BISR_RSVD_12991_12960_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_406
 */
#define EFUSE_CACHE_BISR_RSVD_406    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000960 )

#define EFUSE_CACHE_BISR_RSVD_406_BISR_RSVD_13023_12992_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_406_BISR_RSVD_13023_12992_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_406_BISR_RSVD_13023_12992_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_407
 */
#define EFUSE_CACHE_BISR_RSVD_407    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000964 )

#define EFUSE_CACHE_BISR_RSVD_407_BISR_RSVD_13055_13024_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_407_BISR_RSVD_13055_13024_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_407_BISR_RSVD_13055_13024_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_408
 */
#define EFUSE_CACHE_BISR_RSVD_408    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000968 )

#define EFUSE_CACHE_BISR_RSVD_408_BISR_RSVD_13087_13056_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_408_BISR_RSVD_13087_13056_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_408_BISR_RSVD_13087_13056_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_409
 */
#define EFUSE_CACHE_BISR_RSVD_409    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000096C )

#define EFUSE_CACHE_BISR_RSVD_409_BISR_RSVD_13119_13088_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_409_BISR_RSVD_13119_13088_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_409_BISR_RSVD_13119_13088_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_410
 */
#define EFUSE_CACHE_BISR_RSVD_410    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000970 )

#define EFUSE_CACHE_BISR_RSVD_410_BISR_RSVD_13151_13120_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_410_BISR_RSVD_13151_13120_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_410_BISR_RSVD_13151_13120_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_411
 */
#define EFUSE_CACHE_BISR_RSVD_411    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000974 )

#define EFUSE_CACHE_BISR_RSVD_411_BISR_RSVD_13183_13152_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_411_BISR_RSVD_13183_13152_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_411_BISR_RSVD_13183_13152_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_412
 */
#define EFUSE_CACHE_BISR_RSVD_412    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000978 )

#define EFUSE_CACHE_BISR_RSVD_412_BISR_RSVD_13215_13184_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_412_BISR_RSVD_13215_13184_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_412_BISR_RSVD_13215_13184_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_413
 */
#define EFUSE_CACHE_BISR_RSVD_413    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000097C )

#define EFUSE_CACHE_BISR_RSVD_413_BISR_RSVD_13247_13216_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_413_BISR_RSVD_13247_13216_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_413_BISR_RSVD_13247_13216_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_414
 */
#define EFUSE_CACHE_BISR_RSVD_414    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000980 )

#define EFUSE_CACHE_BISR_RSVD_414_BISR_RSVD_13279_13248_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_414_BISR_RSVD_13279_13248_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_414_BISR_RSVD_13279_13248_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_415
 */
#define EFUSE_CACHE_BISR_RSVD_415    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000984 )

#define EFUSE_CACHE_BISR_RSVD_415_BISR_RSVD_13311_13280_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_415_BISR_RSVD_13311_13280_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_415_BISR_RSVD_13311_13280_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_416
 */
#define EFUSE_CACHE_BISR_RSVD_416    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000988 )

#define EFUSE_CACHE_BISR_RSVD_416_BISR_RSVD_13343_13312_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_416_BISR_RSVD_13343_13312_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_416_BISR_RSVD_13343_13312_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_417
 */
#define EFUSE_CACHE_BISR_RSVD_417    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000098C )

#define EFUSE_CACHE_BISR_RSVD_417_BISR_RSVD_13375_13344_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_417_BISR_RSVD_13375_13344_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_417_BISR_RSVD_13375_13344_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_418
 */
#define EFUSE_CACHE_BISR_RSVD_418    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000990 )

#define EFUSE_CACHE_BISR_RSVD_418_BISR_RSVD_13407_13376_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_418_BISR_RSVD_13407_13376_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_418_BISR_RSVD_13407_13376_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_419
 */
#define EFUSE_CACHE_BISR_RSVD_419    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000994 )

#define EFUSE_CACHE_BISR_RSVD_419_BISR_RSVD_13439_13408_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_419_BISR_RSVD_13439_13408_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_419_BISR_RSVD_13439_13408_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_420
 */
#define EFUSE_CACHE_BISR_RSVD_420    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000998 )

#define EFUSE_CACHE_BISR_RSVD_420_BISR_RSVD_13471_13440_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_420_BISR_RSVD_13471_13440_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_420_BISR_RSVD_13471_13440_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_421
 */
#define EFUSE_CACHE_BISR_RSVD_421    ( ( EFUSE_CACHE_BASEADDR ) + 0X0000099C )

#define EFUSE_CACHE_BISR_RSVD_421_BISR_RSVD_13503_13472_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_421_BISR_RSVD_13503_13472_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_421_BISR_RSVD_13503_13472_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_422
 */
#define EFUSE_CACHE_BISR_RSVD_422    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009A0 )

#define EFUSE_CACHE_BISR_RSVD_422_BISR_RSVD_13535_13504_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_422_BISR_RSVD_13535_13504_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_422_BISR_RSVD_13535_13504_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_423
 */
#define EFUSE_CACHE_BISR_RSVD_423    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009A4 )

#define EFUSE_CACHE_BISR_RSVD_423_BISR_RSVD_13567_13536_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_423_BISR_RSVD_13567_13536_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_423_BISR_RSVD_13567_13536_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_424
 */
#define EFUSE_CACHE_BISR_RSVD_424    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009A8 )

#define EFUSE_CACHE_BISR_RSVD_424_BISR_RSVD_13599_13568_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_424_BISR_RSVD_13599_13568_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_424_BISR_RSVD_13599_13568_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_425
 */
#define EFUSE_CACHE_BISR_RSVD_425    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009AC )

#define EFUSE_CACHE_BISR_RSVD_425_BISR_RSVD_13631_13600_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_425_BISR_RSVD_13631_13600_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_425_BISR_RSVD_13631_13600_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_426
 */
#define EFUSE_CACHE_BISR_RSVD_426    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009B0 )

#define EFUSE_CACHE_BISR_RSVD_426_BISR_RSVD_13663_13632_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_426_BISR_RSVD_13663_13632_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_426_BISR_RSVD_13663_13632_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_427
 */
#define EFUSE_CACHE_BISR_RSVD_427    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009B4 )

#define EFUSE_CACHE_BISR_RSVD_427_BISR_RSVD_13695_13664_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_427_BISR_RSVD_13695_13664_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_427_BISR_RSVD_13695_13664_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_428
 */
#define EFUSE_CACHE_BISR_RSVD_428    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009B8 )

#define EFUSE_CACHE_BISR_RSVD_428_BISR_RSVD_13727_13696_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_428_BISR_RSVD_13727_13696_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_428_BISR_RSVD_13727_13696_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_429
 */
#define EFUSE_CACHE_BISR_RSVD_429    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009BC )

#define EFUSE_CACHE_BISR_RSVD_429_BISR_RSVD_13759_13728_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_429_BISR_RSVD_13759_13728_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_429_BISR_RSVD_13759_13728_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_430
 */
#define EFUSE_CACHE_BISR_RSVD_430    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009C0 )

#define EFUSE_CACHE_BISR_RSVD_430_BISR_RSVD_13791_13760_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_430_BISR_RSVD_13791_13760_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_430_BISR_RSVD_13791_13760_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_431
 */
#define EFUSE_CACHE_BISR_RSVD_431    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009C4 )

#define EFUSE_CACHE_BISR_RSVD_431_BISR_RSVD_13823_13792_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_431_BISR_RSVD_13823_13792_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_431_BISR_RSVD_13823_13792_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_432
 */
#define EFUSE_CACHE_BISR_RSVD_432    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009C8 )

#define EFUSE_CACHE_BISR_RSVD_432_BISR_RSVD_13855_13824_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_432_BISR_RSVD_13855_13824_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_432_BISR_RSVD_13855_13824_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_433
 */
#define EFUSE_CACHE_BISR_RSVD_433    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009CC )

#define EFUSE_CACHE_BISR_RSVD_433_BISR_RSVD_13887_13856_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_433_BISR_RSVD_13887_13856_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_433_BISR_RSVD_13887_13856_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_434
 */
#define EFUSE_CACHE_BISR_RSVD_434    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009D0 )

#define EFUSE_CACHE_BISR_RSVD_434_BISR_RSVD_13919_13888_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_434_BISR_RSVD_13919_13888_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_434_BISR_RSVD_13919_13888_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_435
 */
#define EFUSE_CACHE_BISR_RSVD_435    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009D4 )

#define EFUSE_CACHE_BISR_RSVD_435_BISR_RSVD_13951_13920_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_435_BISR_RSVD_13951_13920_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_435_BISR_RSVD_13951_13920_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_436
 */
#define EFUSE_CACHE_BISR_RSVD_436    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009D8 )

#define EFUSE_CACHE_BISR_RSVD_436_BISR_RSVD_13983_13952_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_436_BISR_RSVD_13983_13952_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_436_BISR_RSVD_13983_13952_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_437
 */
#define EFUSE_CACHE_BISR_RSVD_437    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009DC )

#define EFUSE_CACHE_BISR_RSVD_437_BISR_RSVD_14015_13984_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_437_BISR_RSVD_14015_13984_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_437_BISR_RSVD_14015_13984_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_438
 */
#define EFUSE_CACHE_BISR_RSVD_438    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009E0 )

#define EFUSE_CACHE_BISR_RSVD_438_BISR_RSVD_14047_14016_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_438_BISR_RSVD_14047_14016_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_438_BISR_RSVD_14047_14016_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_439
 */
#define EFUSE_CACHE_BISR_RSVD_439    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009E4 )

#define EFUSE_CACHE_BISR_RSVD_439_BISR_RSVD_14079_14048_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_439_BISR_RSVD_14079_14048_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_439_BISR_RSVD_14079_14048_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_440
 */
#define EFUSE_CACHE_BISR_RSVD_440    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009E8 )

#define EFUSE_CACHE_BISR_RSVD_440_BISR_RSVD_14111_14080_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_440_BISR_RSVD_14111_14080_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_440_BISR_RSVD_14111_14080_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_441
 */
#define EFUSE_CACHE_BISR_RSVD_441    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009EC )

#define EFUSE_CACHE_BISR_RSVD_441_BISR_RSVD_14143_14112_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_441_BISR_RSVD_14143_14112_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_441_BISR_RSVD_14143_14112_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_442
 */
#define EFUSE_CACHE_BISR_RSVD_442    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009F0 )

#define EFUSE_CACHE_BISR_RSVD_442_BISR_RSVD_14175_14144_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_442_BISR_RSVD_14175_14144_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_442_BISR_RSVD_14175_14144_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_443
 */
#define EFUSE_CACHE_BISR_RSVD_443    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009F4 )

#define EFUSE_CACHE_BISR_RSVD_443_BISR_RSVD_14207_14176_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_443_BISR_RSVD_14207_14176_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_443_BISR_RSVD_14207_14176_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_444
 */
#define EFUSE_CACHE_BISR_RSVD_444    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009F8 )

#define EFUSE_CACHE_BISR_RSVD_444_BISR_RSVD_14239_14208_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_444_BISR_RSVD_14239_14208_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_444_BISR_RSVD_14239_14208_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_BISR_RSVD_445
 */
#define EFUSE_CACHE_BISR_RSVD_445    ( ( EFUSE_CACHE_BASEADDR ) + 0X000009FC )

#define EFUSE_CACHE_BISR_RSVD_445_BISR_RSVD_14271_14240_SHIFT   0
#define EFUSE_CACHE_BISR_RSVD_445_BISR_RSVD_14271_14240_WIDTH   32
#define EFUSE_CACHE_BISR_RSVD_445_BISR_RSVD_14271_14240_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_RSVD
 */
#define EFUSE_CACHE_PUF_SYN_RSVD    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A00 )

#define EFUSE_CACHE_PUF_SYN_RSVD_PUF_SYN_RSVD_31_0_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_RSVD_PUF_SYN_RSVD_31_0_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_RSVD_PUF_SYN_RSVD_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_0
 */
#define EFUSE_CACHE_PUF_SYN_0    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A04 )

#define EFUSE_CACHE_PUF_SYN_0_PUF_SYN_31_0_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_0_PUF_SYN_31_0_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_0_PUF_SYN_31_0_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_1
 */
#define EFUSE_CACHE_PUF_SYN_1    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A08 )

#define EFUSE_CACHE_PUF_SYN_1_PUF_SYN_63_32_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_1_PUF_SYN_63_32_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_1_PUF_SYN_63_32_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_2
 */
#define EFUSE_CACHE_PUF_SYN_2    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A0C )

#define EFUSE_CACHE_PUF_SYN_2_PUF_SYN_95_64_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_2_PUF_SYN_95_64_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_2_PUF_SYN_95_64_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_3
 */
#define EFUSE_CACHE_PUF_SYN_3    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A10 )

#define EFUSE_CACHE_PUF_SYN_3_PUF_SYN_127_96_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_3_PUF_SYN_127_96_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_3_PUF_SYN_127_96_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_4
 */
#define EFUSE_CACHE_PUF_SYN_4    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A14 )

#define EFUSE_CACHE_PUF_SYN_4_PUF_SYN_159_128_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_4_PUF_SYN_159_128_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_4_PUF_SYN_159_128_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_5
 */
#define EFUSE_CACHE_PUF_SYN_5    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A18 )

#define EFUSE_CACHE_PUF_SYN_5_PUF_SYN_191_160_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_5_PUF_SYN_191_160_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_5_PUF_SYN_191_160_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_6
 */
#define EFUSE_CACHE_PUF_SYN_6    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A1C )

#define EFUSE_CACHE_PUF_SYN_6_PUF_SYN_223_192_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_6_PUF_SYN_223_192_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_6_PUF_SYN_223_192_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_7
 */
#define EFUSE_CACHE_PUF_SYN_7    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A20 )

#define EFUSE_CACHE_PUF_SYN_7_PUF_SYN_255_224_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_7_PUF_SYN_255_224_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_7_PUF_SYN_255_224_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_8
 */
#define EFUSE_CACHE_PUF_SYN_8    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A24 )

#define EFUSE_CACHE_PUF_SYN_8_PUF_SYN_287_256_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_8_PUF_SYN_287_256_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_8_PUF_SYN_287_256_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_9
 */
#define EFUSE_CACHE_PUF_SYN_9    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A28 )

#define EFUSE_CACHE_PUF_SYN_9_PUF_SYN_319_288_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_9_PUF_SYN_319_288_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_9_PUF_SYN_319_288_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_10
 */
#define EFUSE_CACHE_PUF_SYN_10    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A2C )

#define EFUSE_CACHE_PUF_SYN_10_PUF_SYN_351_320_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_10_PUF_SYN_351_320_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_10_PUF_SYN_351_320_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_11
 */
#define EFUSE_CACHE_PUF_SYN_11    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A30 )

#define EFUSE_CACHE_PUF_SYN_11_PUF_SYN_383_352_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_11_PUF_SYN_383_352_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_11_PUF_SYN_383_352_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_12
 */
#define EFUSE_CACHE_PUF_SYN_12    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A34 )

#define EFUSE_CACHE_PUF_SYN_12_PUF_SYN_415_384_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_12_PUF_SYN_415_384_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_12_PUF_SYN_415_384_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_13
 */
#define EFUSE_CACHE_PUF_SYN_13    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A38 )

#define EFUSE_CACHE_PUF_SYN_13_PUF_SYN_447_416_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_13_PUF_SYN_447_416_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_13_PUF_SYN_447_416_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_14
 */
#define EFUSE_CACHE_PUF_SYN_14    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A3C )

#define EFUSE_CACHE_PUF_SYN_14_PUF_SYN_479_448_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_14_PUF_SYN_479_448_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_14_PUF_SYN_479_448_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_15
 */
#define EFUSE_CACHE_PUF_SYN_15    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A40 )

#define EFUSE_CACHE_PUF_SYN_15_PUF_SYN_511_480_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_15_PUF_SYN_511_480_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_15_PUF_SYN_511_480_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_16
 */
#define EFUSE_CACHE_PUF_SYN_16    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A44 )

#define EFUSE_CACHE_PUF_SYN_16_PUF_SYN_543_512_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_16_PUF_SYN_543_512_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_16_PUF_SYN_543_512_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_17
 */
#define EFUSE_CACHE_PUF_SYN_17    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A48 )

#define EFUSE_CACHE_PUF_SYN_17_PUF_SYN_575_544_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_17_PUF_SYN_575_544_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_17_PUF_SYN_575_544_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_18
 */
#define EFUSE_CACHE_PUF_SYN_18    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A4C )

#define EFUSE_CACHE_PUF_SYN_18_PUF_SYN_607_576_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_18_PUF_SYN_607_576_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_18_PUF_SYN_607_576_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_19
 */
#define EFUSE_CACHE_PUF_SYN_19    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A50 )

#define EFUSE_CACHE_PUF_SYN_19_PUF_SYN_639_608_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_19_PUF_SYN_639_608_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_19_PUF_SYN_639_608_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_20
 */
#define EFUSE_CACHE_PUF_SYN_20    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A54 )

#define EFUSE_CACHE_PUF_SYN_20_PUF_SYN_671_640_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_20_PUF_SYN_671_640_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_20_PUF_SYN_671_640_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_21
 */
#define EFUSE_CACHE_PUF_SYN_21    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A58 )

#define EFUSE_CACHE_PUF_SYN_21_PUF_SYN_703_672_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_21_PUF_SYN_703_672_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_21_PUF_SYN_703_672_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_22
 */
#define EFUSE_CACHE_PUF_SYN_22    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A5C )

#define EFUSE_CACHE_PUF_SYN_22_PUF_SYN_735_704_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_22_PUF_SYN_735_704_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_22_PUF_SYN_735_704_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_23
 */
#define EFUSE_CACHE_PUF_SYN_23    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A60 )

#define EFUSE_CACHE_PUF_SYN_23_PUF_SYN_767_736_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_23_PUF_SYN_767_736_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_23_PUF_SYN_767_736_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_24
 */
#define EFUSE_CACHE_PUF_SYN_24    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A64 )

#define EFUSE_CACHE_PUF_SYN_24_PUF_SYN_799_768_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_24_PUF_SYN_799_768_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_24_PUF_SYN_799_768_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_25
 */
#define EFUSE_CACHE_PUF_SYN_25    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A68 )

#define EFUSE_CACHE_PUF_SYN_25_PUF_SYN_831_800_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_25_PUF_SYN_831_800_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_25_PUF_SYN_831_800_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_26
 */
#define EFUSE_CACHE_PUF_SYN_26    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A6C )

#define EFUSE_CACHE_PUF_SYN_26_PUF_SYN_863_832_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_26_PUF_SYN_863_832_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_26_PUF_SYN_863_832_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_27
 */
#define EFUSE_CACHE_PUF_SYN_27    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A70 )

#define EFUSE_CACHE_PUF_SYN_27_PUF_SYN_895_864_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_27_PUF_SYN_895_864_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_27_PUF_SYN_895_864_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_28
 */
#define EFUSE_CACHE_PUF_SYN_28    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A74 )

#define EFUSE_CACHE_PUF_SYN_28_PUF_SYN_927_896_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_28_PUF_SYN_927_896_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_28_PUF_SYN_927_896_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_29
 */
#define EFUSE_CACHE_PUF_SYN_29    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A78 )

#define EFUSE_CACHE_PUF_SYN_29_PUF_SYN_959_928_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_29_PUF_SYN_959_928_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_29_PUF_SYN_959_928_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_30
 */
#define EFUSE_CACHE_PUF_SYN_30    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A7C )

#define EFUSE_CACHE_PUF_SYN_30_PUF_SYN_991_960_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_30_PUF_SYN_991_960_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_30_PUF_SYN_991_960_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_31
 */
#define EFUSE_CACHE_PUF_SYN_31    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A80 )

#define EFUSE_CACHE_PUF_SYN_31_PUF_SYN_1023_992_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_31_PUF_SYN_1023_992_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_31_PUF_SYN_1023_992_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_32
 */
#define EFUSE_CACHE_PUF_SYN_32    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A84 )

#define EFUSE_CACHE_PUF_SYN_32_PUF_SYN_1055_1024_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_32_PUF_SYN_1055_1024_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_32_PUF_SYN_1055_1024_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_33
 */
#define EFUSE_CACHE_PUF_SYN_33    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A88 )

#define EFUSE_CACHE_PUF_SYN_33_PUF_SYN_1087_1056_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_33_PUF_SYN_1087_1056_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_33_PUF_SYN_1087_1056_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_34
 */
#define EFUSE_CACHE_PUF_SYN_34    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A8C )

#define EFUSE_CACHE_PUF_SYN_34_PUF_SYN_1119_1088_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_34_PUF_SYN_1119_1088_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_34_PUF_SYN_1119_1088_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_35
 */
#define EFUSE_CACHE_PUF_SYN_35    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A90 )

#define EFUSE_CACHE_PUF_SYN_35_PUF_SYN_1151_1120_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_35_PUF_SYN_1151_1120_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_35_PUF_SYN_1151_1120_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_36
 */
#define EFUSE_CACHE_PUF_SYN_36    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A94 )

#define EFUSE_CACHE_PUF_SYN_36_PUF_SYN_1183_1152_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_36_PUF_SYN_1183_1152_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_36_PUF_SYN_1183_1152_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_37
 */
#define EFUSE_CACHE_PUF_SYN_37    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A98 )

#define EFUSE_CACHE_PUF_SYN_37_PUF_SYN_1215_1184_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_37_PUF_SYN_1215_1184_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_37_PUF_SYN_1215_1184_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_38
 */
#define EFUSE_CACHE_PUF_SYN_38    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000A9C )

#define EFUSE_CACHE_PUF_SYN_38_PUF_SYN_1247_1216_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_38_PUF_SYN_1247_1216_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_38_PUF_SYN_1247_1216_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_39
 */
#define EFUSE_CACHE_PUF_SYN_39    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AA0 )

#define EFUSE_CACHE_PUF_SYN_39_PUF_SYN_1279_1248_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_39_PUF_SYN_1279_1248_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_39_PUF_SYN_1279_1248_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_40
 */
#define EFUSE_CACHE_PUF_SYN_40    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AA4 )

#define EFUSE_CACHE_PUF_SYN_40_PUF_SYN_1311_1280_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_40_PUF_SYN_1311_1280_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_40_PUF_SYN_1311_1280_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_41
 */
#define EFUSE_CACHE_PUF_SYN_41    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AA8 )

#define EFUSE_CACHE_PUF_SYN_41_PUF_SYN_1343_1312_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_41_PUF_SYN_1343_1312_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_41_PUF_SYN_1343_1312_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_42
 */
#define EFUSE_CACHE_PUF_SYN_42    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AAC )

#define EFUSE_CACHE_PUF_SYN_42_PUF_SYN_1375_1344_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_42_PUF_SYN_1375_1344_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_42_PUF_SYN_1375_1344_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_43
 */
#define EFUSE_CACHE_PUF_SYN_43    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AB0 )

#define EFUSE_CACHE_PUF_SYN_43_PUF_SYN_1407_1376_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_43_PUF_SYN_1407_1376_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_43_PUF_SYN_1407_1376_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_44
 */
#define EFUSE_CACHE_PUF_SYN_44    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AB4 )

#define EFUSE_CACHE_PUF_SYN_44_PUF_SYN_1439_1408_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_44_PUF_SYN_1439_1408_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_44_PUF_SYN_1439_1408_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_45
 */
#define EFUSE_CACHE_PUF_SYN_45    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AB8 )

#define EFUSE_CACHE_PUF_SYN_45_PUF_SYN_1471_1440_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_45_PUF_SYN_1471_1440_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_45_PUF_SYN_1471_1440_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_46
 */
#define EFUSE_CACHE_PUF_SYN_46    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000ABC )

#define EFUSE_CACHE_PUF_SYN_46_PUF_SYN_1503_1472_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_46_PUF_SYN_1503_1472_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_46_PUF_SYN_1503_1472_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_47
 */
#define EFUSE_CACHE_PUF_SYN_47    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AC0 )

#define EFUSE_CACHE_PUF_SYN_47_PUF_SYN_1535_1504_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_47_PUF_SYN_1535_1504_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_47_PUF_SYN_1535_1504_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_48
 */
#define EFUSE_CACHE_PUF_SYN_48    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AC4 )

#define EFUSE_CACHE_PUF_SYN_48_PUF_SYN_1567_1536_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_48_PUF_SYN_1567_1536_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_48_PUF_SYN_1567_1536_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_49
 */
#define EFUSE_CACHE_PUF_SYN_49    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AC8 )

#define EFUSE_CACHE_PUF_SYN_49_PUF_SYN_1599_1568_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_49_PUF_SYN_1599_1568_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_49_PUF_SYN_1599_1568_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_50
 */
#define EFUSE_CACHE_PUF_SYN_50    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000ACC )

#define EFUSE_CACHE_PUF_SYN_50_PUF_SYN_1631_1600_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_50_PUF_SYN_1631_1600_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_50_PUF_SYN_1631_1600_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_51
 */
#define EFUSE_CACHE_PUF_SYN_51    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AD0 )

#define EFUSE_CACHE_PUF_SYN_51_PUF_SYN_1663_1632_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_51_PUF_SYN_1663_1632_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_51_PUF_SYN_1663_1632_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_52
 */
#define EFUSE_CACHE_PUF_SYN_52    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AD4 )

#define EFUSE_CACHE_PUF_SYN_52_PUF_SYN_1695_1664_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_52_PUF_SYN_1695_1664_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_52_PUF_SYN_1695_1664_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_53
 */
#define EFUSE_CACHE_PUF_SYN_53    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AD8 )

#define EFUSE_CACHE_PUF_SYN_53_PUF_SYN_1727_1696_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_53_PUF_SYN_1727_1696_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_53_PUF_SYN_1727_1696_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_54
 */
#define EFUSE_CACHE_PUF_SYN_54    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000ADC )

#define EFUSE_CACHE_PUF_SYN_54_PUF_SYN_1759_1728_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_54_PUF_SYN_1759_1728_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_54_PUF_SYN_1759_1728_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_55
 */
#define EFUSE_CACHE_PUF_SYN_55    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AE0 )

#define EFUSE_CACHE_PUF_SYN_55_PUF_SYN_1791_1760_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_55_PUF_SYN_1791_1760_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_55_PUF_SYN_1791_1760_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_56
 */
#define EFUSE_CACHE_PUF_SYN_56    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AE4 )

#define EFUSE_CACHE_PUF_SYN_56_PUF_SYN_1823_1792_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_56_PUF_SYN_1823_1792_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_56_PUF_SYN_1823_1792_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_57
 */
#define EFUSE_CACHE_PUF_SYN_57    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AE8 )

#define EFUSE_CACHE_PUF_SYN_57_PUF_SYN_1855_1824_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_57_PUF_SYN_1855_1824_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_57_PUF_SYN_1855_1824_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_58
 */
#define EFUSE_CACHE_PUF_SYN_58    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AEC )

#define EFUSE_CACHE_PUF_SYN_58_PUF_SYN_1887_1856_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_58_PUF_SYN_1887_1856_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_58_PUF_SYN_1887_1856_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_59
 */
#define EFUSE_CACHE_PUF_SYN_59    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AF0 )

#define EFUSE_CACHE_PUF_SYN_59_PUF_SYN_1919_1888_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_59_PUF_SYN_1919_1888_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_59_PUF_SYN_1919_1888_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_60
 */
#define EFUSE_CACHE_PUF_SYN_60    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AF4 )

#define EFUSE_CACHE_PUF_SYN_60_PUF_SYN_1951_1920_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_60_PUF_SYN_1951_1920_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_60_PUF_SYN_1951_1920_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_61
 */
#define EFUSE_CACHE_PUF_SYN_61    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AF8 )

#define EFUSE_CACHE_PUF_SYN_61_PUF_SYN_1983_1952_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_61_PUF_SYN_1983_1952_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_61_PUF_SYN_1983_1952_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_62
 */
#define EFUSE_CACHE_PUF_SYN_62    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000AFC )

#define EFUSE_CACHE_PUF_SYN_62_PUF_SYN_2015_1984_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_62_PUF_SYN_2015_1984_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_62_PUF_SYN_2015_1984_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_63
 */
#define EFUSE_CACHE_PUF_SYN_63    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B00 )

#define EFUSE_CACHE_PUF_SYN_63_PUF_SYN_2047_2016_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_63_PUF_SYN_2047_2016_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_63_PUF_SYN_2047_2016_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_64
 */
#define EFUSE_CACHE_PUF_SYN_64    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B04 )

#define EFUSE_CACHE_PUF_SYN_64_PUF_SYN_2079_2048_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_64_PUF_SYN_2079_2048_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_64_PUF_SYN_2079_2048_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_65
 */
#define EFUSE_CACHE_PUF_SYN_65    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B08 )

#define EFUSE_CACHE_PUF_SYN_65_PUF_SYN_2111_2080_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_65_PUF_SYN_2111_2080_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_65_PUF_SYN_2111_2080_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_66
 */
#define EFUSE_CACHE_PUF_SYN_66    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B0C )

#define EFUSE_CACHE_PUF_SYN_66_PUF_SYN_2143_2112_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_66_PUF_SYN_2143_2112_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_66_PUF_SYN_2143_2112_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_67
 */
#define EFUSE_CACHE_PUF_SYN_67    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B10 )

#define EFUSE_CACHE_PUF_SYN_67_PUF_SYN_2175_2144_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_67_PUF_SYN_2175_2144_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_67_PUF_SYN_2175_2144_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_68
 */
#define EFUSE_CACHE_PUF_SYN_68    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B14 )

#define EFUSE_CACHE_PUF_SYN_68_PUF_SYN_2207_2176_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_68_PUF_SYN_2207_2176_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_68_PUF_SYN_2207_2176_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_69
 */
#define EFUSE_CACHE_PUF_SYN_69    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B18 )

#define EFUSE_CACHE_PUF_SYN_69_PUF_SYN_2239_2208_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_69_PUF_SYN_2239_2208_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_69_PUF_SYN_2239_2208_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_70
 */
#define EFUSE_CACHE_PUF_SYN_70    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B1C )

#define EFUSE_CACHE_PUF_SYN_70_PUF_SYN_2271_2240_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_70_PUF_SYN_2271_2240_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_70_PUF_SYN_2271_2240_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_71
 */
#define EFUSE_CACHE_PUF_SYN_71    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B20 )

#define EFUSE_CACHE_PUF_SYN_71_PUF_SYN_2303_2272_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_71_PUF_SYN_2303_2272_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_71_PUF_SYN_2303_2272_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_72
 */
#define EFUSE_CACHE_PUF_SYN_72    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B24 )

#define EFUSE_CACHE_PUF_SYN_72_PUF_SYN_2335_2304_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_72_PUF_SYN_2335_2304_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_72_PUF_SYN_2335_2304_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_73
 */
#define EFUSE_CACHE_PUF_SYN_73    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B28 )

#define EFUSE_CACHE_PUF_SYN_73_PUF_SYN_2367_2336_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_73_PUF_SYN_2367_2336_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_73_PUF_SYN_2367_2336_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_74
 */
#define EFUSE_CACHE_PUF_SYN_74    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B2C )

#define EFUSE_CACHE_PUF_SYN_74_PUF_SYN_2399_2368_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_74_PUF_SYN_2399_2368_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_74_PUF_SYN_2399_2368_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_75
 */
#define EFUSE_CACHE_PUF_SYN_75    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B30 )

#define EFUSE_CACHE_PUF_SYN_75_PUF_SYN_2431_2400_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_75_PUF_SYN_2431_2400_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_75_PUF_SYN_2431_2400_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_76
 */
#define EFUSE_CACHE_PUF_SYN_76    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B34 )

#define EFUSE_CACHE_PUF_SYN_76_PUF_SYN_2463_2432_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_76_PUF_SYN_2463_2432_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_76_PUF_SYN_2463_2432_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_77
 */
#define EFUSE_CACHE_PUF_SYN_77    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B38 )

#define EFUSE_CACHE_PUF_SYN_77_PUF_SYN_2495_2464_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_77_PUF_SYN_2495_2464_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_77_PUF_SYN_2495_2464_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_78
 */
#define EFUSE_CACHE_PUF_SYN_78    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B3C )

#define EFUSE_CACHE_PUF_SYN_78_PUF_SYN_2527_2496_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_78_PUF_SYN_2527_2496_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_78_PUF_SYN_2527_2496_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_79
 */
#define EFUSE_CACHE_PUF_SYN_79    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B40 )

#define EFUSE_CACHE_PUF_SYN_79_PUF_SYN_2559_2528_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_79_PUF_SYN_2559_2528_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_79_PUF_SYN_2559_2528_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_80
 */
#define EFUSE_CACHE_PUF_SYN_80    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B44 )

#define EFUSE_CACHE_PUF_SYN_80_PUF_SYN_2591_2560_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_80_PUF_SYN_2591_2560_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_80_PUF_SYN_2591_2560_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_81
 */
#define EFUSE_CACHE_PUF_SYN_81    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B48 )

#define EFUSE_CACHE_PUF_SYN_81_PUF_SYN_2623_2592_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_81_PUF_SYN_2623_2592_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_81_PUF_SYN_2623_2592_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_82
 */
#define EFUSE_CACHE_PUF_SYN_82    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B4C )

#define EFUSE_CACHE_PUF_SYN_82_PUF_SYN_2655_2624_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_82_PUF_SYN_2655_2624_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_82_PUF_SYN_2655_2624_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_83
 */
#define EFUSE_CACHE_PUF_SYN_83    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B50 )

#define EFUSE_CACHE_PUF_SYN_83_PUF_SYN_2687_2656_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_83_PUF_SYN_2687_2656_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_83_PUF_SYN_2687_2656_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_84
 */
#define EFUSE_CACHE_PUF_SYN_84    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B54 )

#define EFUSE_CACHE_PUF_SYN_84_PUF_SYN_2719_2688_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_84_PUF_SYN_2719_2688_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_84_PUF_SYN_2719_2688_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_85
 */
#define EFUSE_CACHE_PUF_SYN_85    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B58 )

#define EFUSE_CACHE_PUF_SYN_85_PUF_SYN_2751_2720_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_85_PUF_SYN_2751_2720_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_85_PUF_SYN_2751_2720_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_86
 */
#define EFUSE_CACHE_PUF_SYN_86    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B5C )

#define EFUSE_CACHE_PUF_SYN_86_PUF_SYN_2783_2752_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_86_PUF_SYN_2783_2752_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_86_PUF_SYN_2783_2752_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_87
 */
#define EFUSE_CACHE_PUF_SYN_87    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B60 )

#define EFUSE_CACHE_PUF_SYN_87_PUF_SYN_2815_2784_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_87_PUF_SYN_2815_2784_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_87_PUF_SYN_2815_2784_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_88
 */
#define EFUSE_CACHE_PUF_SYN_88    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B64 )

#define EFUSE_CACHE_PUF_SYN_88_PUF_SYN_2847_2816_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_88_PUF_SYN_2847_2816_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_88_PUF_SYN_2847_2816_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_89
 */
#define EFUSE_CACHE_PUF_SYN_89    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B68 )

#define EFUSE_CACHE_PUF_SYN_89_PUF_SYN_2879_2848_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_89_PUF_SYN_2879_2848_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_89_PUF_SYN_2879_2848_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_90
 */
#define EFUSE_CACHE_PUF_SYN_90    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B6C )

#define EFUSE_CACHE_PUF_SYN_90_PUF_SYN_2911_2880_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_90_PUF_SYN_2911_2880_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_90_PUF_SYN_2911_2880_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_91
 */
#define EFUSE_CACHE_PUF_SYN_91    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B70 )

#define EFUSE_CACHE_PUF_SYN_91_PUF_SYN_2943_2912_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_91_PUF_SYN_2943_2912_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_91_PUF_SYN_2943_2912_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_92
 */
#define EFUSE_CACHE_PUF_SYN_92    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B74 )

#define EFUSE_CACHE_PUF_SYN_92_PUF_SYN_2975_2944_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_92_PUF_SYN_2975_2944_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_92_PUF_SYN_2975_2944_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_93
 */
#define EFUSE_CACHE_PUF_SYN_93    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B78 )

#define EFUSE_CACHE_PUF_SYN_93_PUF_SYN_3007_2976_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_93_PUF_SYN_3007_2976_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_93_PUF_SYN_3007_2976_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_94
 */
#define EFUSE_CACHE_PUF_SYN_94    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B7C )

#define EFUSE_CACHE_PUF_SYN_94_PUF_SYN_3039_3008_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_94_PUF_SYN_3039_3008_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_94_PUF_SYN_3039_3008_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_95
 */
#define EFUSE_CACHE_PUF_SYN_95    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B80 )

#define EFUSE_CACHE_PUF_SYN_95_PUF_SYN_3071_3040_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_95_PUF_SYN_3071_3040_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_95_PUF_SYN_3071_3040_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_96
 */
#define EFUSE_CACHE_PUF_SYN_96    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B84 )

#define EFUSE_CACHE_PUF_SYN_96_PUF_SYN_3103_3072_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_96_PUF_SYN_3103_3072_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_96_PUF_SYN_3103_3072_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_97
 */
#define EFUSE_CACHE_PUF_SYN_97    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B88 )

#define EFUSE_CACHE_PUF_SYN_97_PUF_SYN_3135_3104_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_97_PUF_SYN_3135_3104_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_97_PUF_SYN_3135_3104_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_98
 */
#define EFUSE_CACHE_PUF_SYN_98    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B8C )

#define EFUSE_CACHE_PUF_SYN_98_PUF_SYN_3167_3136_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_98_PUF_SYN_3167_3136_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_98_PUF_SYN_3167_3136_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_99
 */
#define EFUSE_CACHE_PUF_SYN_99    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B90 )

#define EFUSE_CACHE_PUF_SYN_99_PUF_SYN_3199_3168_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_99_PUF_SYN_3199_3168_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_99_PUF_SYN_3199_3168_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_100
 */
#define EFUSE_CACHE_PUF_SYN_100    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B94 )

#define EFUSE_CACHE_PUF_SYN_100_PUF_SYN_3231_3200_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_100_PUF_SYN_3231_3200_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_100_PUF_SYN_3231_3200_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_101
 */
#define EFUSE_CACHE_PUF_SYN_101    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B98 )

#define EFUSE_CACHE_PUF_SYN_101_PUF_SYN_3263_3232_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_101_PUF_SYN_3263_3232_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_101_PUF_SYN_3263_3232_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_102
 */
#define EFUSE_CACHE_PUF_SYN_102    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000B9C )

#define EFUSE_CACHE_PUF_SYN_102_PUF_SYN_3295_3264_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_102_PUF_SYN_3295_3264_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_102_PUF_SYN_3295_3264_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_103
 */
#define EFUSE_CACHE_PUF_SYN_103    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BA0 )

#define EFUSE_CACHE_PUF_SYN_103_PUF_SYN_3327_3296_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_103_PUF_SYN_3327_3296_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_103_PUF_SYN_3327_3296_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_104
 */
#define EFUSE_CACHE_PUF_SYN_104    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BA4 )

#define EFUSE_CACHE_PUF_SYN_104_PUF_SYN_3359_3328_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_104_PUF_SYN_3359_3328_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_104_PUF_SYN_3359_3328_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_105
 */
#define EFUSE_CACHE_PUF_SYN_105    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BA8 )

#define EFUSE_CACHE_PUF_SYN_105_PUF_SYN_3391_3360_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_105_PUF_SYN_3391_3360_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_105_PUF_SYN_3391_3360_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_106
 */
#define EFUSE_CACHE_PUF_SYN_106    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BAC )

#define EFUSE_CACHE_PUF_SYN_106_PUF_SYN_3423_3392_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_106_PUF_SYN_3423_3392_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_106_PUF_SYN_3423_3392_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_107
 */
#define EFUSE_CACHE_PUF_SYN_107    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BB0 )

#define EFUSE_CACHE_PUF_SYN_107_PUF_SYN_3455_3424_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_107_PUF_SYN_3455_3424_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_107_PUF_SYN_3455_3424_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_108
 */
#define EFUSE_CACHE_PUF_SYN_108    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BB4 )

#define EFUSE_CACHE_PUF_SYN_108_PUF_SYN_3487_3456_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_108_PUF_SYN_3487_3456_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_108_PUF_SYN_3487_3456_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_109
 */
#define EFUSE_CACHE_PUF_SYN_109    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BB8 )

#define EFUSE_CACHE_PUF_SYN_109_PUF_SYN_3519_3488_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_109_PUF_SYN_3519_3488_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_109_PUF_SYN_3519_3488_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_110
 */
#define EFUSE_CACHE_PUF_SYN_110    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BBC )

#define EFUSE_CACHE_PUF_SYN_110_PUF_SYN_3551_3520_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_110_PUF_SYN_3551_3520_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_110_PUF_SYN_3551_3520_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_111
 */
#define EFUSE_CACHE_PUF_SYN_111    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BC0 )

#define EFUSE_CACHE_PUF_SYN_111_PUF_SYN_3583_3552_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_111_PUF_SYN_3583_3552_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_111_PUF_SYN_3583_3552_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_112
 */
#define EFUSE_CACHE_PUF_SYN_112    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BC4 )

#define EFUSE_CACHE_PUF_SYN_112_PUF_SYN_3615_3584_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_112_PUF_SYN_3615_3584_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_112_PUF_SYN_3615_3584_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_113
 */
#define EFUSE_CACHE_PUF_SYN_113    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BC8 )

#define EFUSE_CACHE_PUF_SYN_113_PUF_SYN_3647_3616_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_113_PUF_SYN_3647_3616_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_113_PUF_SYN_3647_3616_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_114
 */
#define EFUSE_CACHE_PUF_SYN_114    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BCC )

#define EFUSE_CACHE_PUF_SYN_114_PUF_SYN_3679_3648_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_114_PUF_SYN_3679_3648_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_114_PUF_SYN_3679_3648_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_115
 */
#define EFUSE_CACHE_PUF_SYN_115    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BD0 )

#define EFUSE_CACHE_PUF_SYN_115_PUF_SYN_3711_3680_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_115_PUF_SYN_3711_3680_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_115_PUF_SYN_3711_3680_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_116
 */
#define EFUSE_CACHE_PUF_SYN_116    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BD4 )

#define EFUSE_CACHE_PUF_SYN_116_PUF_SYN_3743_3712_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_116_PUF_SYN_3743_3712_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_116_PUF_SYN_3743_3712_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_117
 */
#define EFUSE_CACHE_PUF_SYN_117    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BD8 )

#define EFUSE_CACHE_PUF_SYN_117_PUF_SYN_3775_3744_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_117_PUF_SYN_3775_3744_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_117_PUF_SYN_3775_3744_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_118
 */
#define EFUSE_CACHE_PUF_SYN_118    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BDC )

#define EFUSE_CACHE_PUF_SYN_118_PUF_SYN_3807_3776_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_118_PUF_SYN_3807_3776_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_118_PUF_SYN_3807_3776_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_119
 */
#define EFUSE_CACHE_PUF_SYN_119    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BE0 )

#define EFUSE_CACHE_PUF_SYN_119_PUF_SYN_3839_3808_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_119_PUF_SYN_3839_3808_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_119_PUF_SYN_3839_3808_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_120
 */
#define EFUSE_CACHE_PUF_SYN_120    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BE4 )

#define EFUSE_CACHE_PUF_SYN_120_PUF_SYN_3871_3840_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_120_PUF_SYN_3871_3840_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_120_PUF_SYN_3871_3840_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_121
 */
#define EFUSE_CACHE_PUF_SYN_121    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BE8 )

#define EFUSE_CACHE_PUF_SYN_121_PUF_SYN_3903_3872_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_121_PUF_SYN_3903_3872_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_121_PUF_SYN_3903_3872_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_122
 */
#define EFUSE_CACHE_PUF_SYN_122    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BEC )

#define EFUSE_CACHE_PUF_SYN_122_PUF_SYN_3935_3904_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_122_PUF_SYN_3935_3904_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_122_PUF_SYN_3935_3904_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_123
 */
#define EFUSE_CACHE_PUF_SYN_123    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BF0 )

#define EFUSE_CACHE_PUF_SYN_123_PUF_SYN_3967_3936_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_123_PUF_SYN_3967_3936_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_123_PUF_SYN_3967_3936_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_124
 */
#define EFUSE_CACHE_PUF_SYN_124    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BF4 )

#define EFUSE_CACHE_PUF_SYN_124_PUF_SYN_3999_3968_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_124_PUF_SYN_3999_3968_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_124_PUF_SYN_3999_3968_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_125
 */
#define EFUSE_CACHE_PUF_SYN_125    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BF8 )

#define EFUSE_CACHE_PUF_SYN_125_PUF_SYN_4031_4000_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_125_PUF_SYN_4031_4000_WIDTH   32
#define EFUSE_CACHE_PUF_SYN_125_PUF_SYN_4031_4000_MASK    0XFFFFFFFF

/**
 * Register: EFUSE_CACHE_PUF_SYN_126
 */
#define EFUSE_CACHE_PUF_SYN_126    ( ( EFUSE_CACHE_BASEADDR ) + 0X00000BFC )

#define EFUSE_CACHE_PUF_SYN_126_UNUSED_31_28_SHIFT   28
#define EFUSE_CACHE_PUF_SYN_126_UNUSED_31_28_WIDTH   4
#define EFUSE_CACHE_PUF_SYN_126_UNUSED_31_28_MASK    0XF0000000

#define EFUSE_CACHE_PUF_SYN_126_PUF_SYN_4059_4032_SHIFT   0
#define EFUSE_CACHE_PUF_SYN_126_PUF_SYN_4059_4032_WIDTH   28
#define EFUSE_CACHE_PUF_SYN_126_PUF_SYN_4059_4032_MASK    0X0FFFFFFF

#ifdef __cplusplus
}
#endif


#endif /* _EFUSE_CACHE_H_ */
