	component niosII_system is
		port (
			reset_reset_n                                    : in    std_logic                     := 'X';             -- reset_n
			sdram_0_wire_addr                                : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_0_wire_ba                                  : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                               : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                                 : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                                : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                                 : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                               : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                                : out   std_logic;                                        -- we_n
			sram_0_external_interface_DQ                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_0_external_interface_ADDR                   : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_0_external_interface_LB_N                   : out   std_logic;                                        -- LB_N
			sram_0_external_interface_UB_N                   : out   std_logic;                                        -- UB_N
			sram_0_external_interface_CE_N                   : out   std_logic;                                        -- CE_N
			sram_0_external_interface_OE_N                   : out   std_logic;                                        -- OE_N
			sram_0_external_interface_WE_N                   : out   std_logic;                                        -- WE_N
			audio_0_external_interface_ADCDAT                : in    std_logic                     := 'X';             -- ADCDAT
			audio_0_external_interface_ADCLRCK               : in    std_logic                     := 'X';             -- ADCLRCK
			audio_0_external_interface_BCLK                  : in    std_logic                     := 'X';             -- BCLK
			audio_0_external_interface_DACDAT                : out   std_logic;                                        -- DACDAT
			audio_0_external_interface_DACLRCK               : in    std_logic                     := 'X';             -- DACLRCK
			audio_and_video_config_0_external_interface_SDAT : inout std_logic                     := 'X';             -- SDAT
			audio_and_video_config_0_external_interface_SCLK : out   std_logic;                                        -- SCLK
			up_clocks_0_audio_clk_clk                        : out   std_logic;                                        -- clk
			up_clocks_0_sys_clk_reset_reset_n                : out   std_logic;                                        -- reset_n
			reset_0_reset_n                                  : in    std_logic                     := 'X';             -- reset_n
			clk_clk                                          : in    std_logic                     := 'X';             -- clk
			clk_1_clk_in_clk                                 : in    std_logic                     := 'X';             -- clk
			up_clocks_0_sdram_clk_clk                        : out   std_logic;                                        -- clk
			spi_0_external_MISO                              : in    std_logic                     := 'X';             -- MISO
			spi_0_external_MOSI                              : out   std_logic;                                        -- MOSI
			spi_0_external_SCLK                              : out   std_logic;                                        -- SCLK
			spi_0_external_SS_n                              : out   std_logic                                         -- SS_n
		);
	end component niosII_system;

