Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 23:12:58 2024
| Host         : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_RAM_TFT_control_sets_placed.rpt
| Design       : UART_RAM_TFT
| Device       : xc7z015
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     11 |            1 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           12 |
| No           | No                    | Yes                    |              51 |           15 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |              93 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------+------------------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------+------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG      |                                 |                              |                4 |              4 |
|  Clk_IBUF_BUFG      | uart_byte_rx/Rx_Done0           | uart_byte_rx/Reset_n         |                5 |              8 |
|  Clk_IBUF_BUFG      | uart_byte_rx/bps_cnt[7]_i_1_n_0 | uart_byte_rx/Reset_n         |                4 |              8 |
|  MMCM/inst/clk_out1 | VGA_CTRL/vcnt                   | uart_byte_rx/Reset_n         |                3 |             11 |
|  MMCM/inst/clk_out1 |                                 | uart_byte_rx/Reset_n         |                3 |             12 |
|  MMCM/inst/clk_out1 | VGA_CTRL/Data_Req               |                              |                6 |             15 |
|  MMCM/inst/clk_out1 |                                 | VGA_CTRL/VGA_RGB[15]_i_1_n_0 |                7 |             16 |
|  Clk_IBUF_BUFG      | uart_byte_rx/E[0]               | uart_byte_rx/Reset_n         |                3 |             16 |
|  MMCM/inst/clk_out1 | VGA_CTRL/E[0]                   | uart_byte_rx/Reset_n         |                5 |             17 |
|  MMCM/inst/clk_out1 |                                 |                              |                8 |             20 |
|  Clk_IBUF_BUFG      | uart_byte_rx/rx_done            | uart_byte_rx/Reset_n         |               10 |             33 |
|  Clk_IBUF_BUFG      |                                 | uart_byte_rx/Reset_n         |               12 |             39 |
+---------------------+---------------------------------+------------------------------+------------------+----------------+


