<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::I2C2::CR2 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2.html">I2C2</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html">CR2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::I2C2::CR2 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 2.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a60a6a9b5fa94b8605a0e8a3763052f19"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a60a6a9b5fa94b8605a0e8a3763052f19">PECBYTE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 26, 1 &gt;</td></tr>
<tr class="memdesc:a60a6a9b5fa94b8605a0e8a3763052f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet error checking byte.  <a href="#a60a6a9b5fa94b8605a0e8a3763052f19">More...</a><br /></td></tr>
<tr class="separator:a60a6a9b5fa94b8605a0e8a3763052f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e04992539549cc0b4b8f36e8ec300a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a16e04992539549cc0b4b8f36e8ec300a">AUTOEND</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 25, 1 &gt;</td></tr>
<tr class="memdesc:a16e04992539549cc0b4b8f36e8ec300a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic end mode (master mode)  <a href="#a16e04992539549cc0b4b8f36e8ec300a">More...</a><br /></td></tr>
<tr class="separator:a16e04992539549cc0b4b8f36e8ec300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9214924a700b5e3494d1f9312ff4c78"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#ad9214924a700b5e3494d1f9312ff4c78">RELOAD</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 24, 1 &gt;</td></tr>
<tr class="memdesc:ad9214924a700b5e3494d1f9312ff4c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">NBYTES reload mode.  <a href="#ad9214924a700b5e3494d1f9312ff4c78">More...</a><br /></td></tr>
<tr class="separator:ad9214924a700b5e3494d1f9312ff4c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfd09642831cce61007659aa1ece4be"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a6cfd09642831cce61007659aa1ece4be">NBYTES</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 16, 8 &gt;</td></tr>
<tr class="memdesc:a6cfd09642831cce61007659aa1ece4be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes.  <a href="#a6cfd09642831cce61007659aa1ece4be">More...</a><br /></td></tr>
<tr class="separator:a6cfd09642831cce61007659aa1ece4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017c51429882215eabe0f7c39cc462c4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a017c51429882215eabe0f7c39cc462c4">NACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 15, 1 &gt;</td></tr>
<tr class="memdesc:a017c51429882215eabe0f7c39cc462c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NACK generation (slave mode)  <a href="#a017c51429882215eabe0f7c39cc462c4">More...</a><br /></td></tr>
<tr class="separator:a017c51429882215eabe0f7c39cc462c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bafcb05dabcfd5403e81e6ba01cbcdc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a8bafcb05dabcfd5403e81e6ba01cbcdc">STOP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 14, 1 &gt;</td></tr>
<tr class="memdesc:a8bafcb05dabcfd5403e81e6ba01cbcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop generation (master mode)  <a href="#a8bafcb05dabcfd5403e81e6ba01cbcdc">More...</a><br /></td></tr>
<tr class="separator:a8bafcb05dabcfd5403e81e6ba01cbcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9cf557339d4f8b91fc70d598e19977"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a9f9cf557339d4f8b91fc70d598e19977">START</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 13, 1 &gt;</td></tr>
<tr class="memdesc:a9f9cf557339d4f8b91fc70d598e19977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start generation.  <a href="#a9f9cf557339d4f8b91fc70d598e19977">More...</a><br /></td></tr>
<tr class="separator:a9f9cf557339d4f8b91fc70d598e19977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81b96f0e9c8088bd93e9917d6547bb2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#aa81b96f0e9c8088bd93e9917d6547bb2">HEAD10R</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 12, 1 &gt;</td></tr>
<tr class="memdesc:aa81b96f0e9c8088bd93e9917d6547bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit address header only read direction (master receiver mode)  <a href="#aa81b96f0e9c8088bd93e9917d6547bb2">More...</a><br /></td></tr>
<tr class="separator:aa81b96f0e9c8088bd93e9917d6547bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5738c51fe433439b282fd6f46ae2f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#afc5738c51fe433439b282fd6f46ae2f7">ADD10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 11, 1 &gt;</td></tr>
<tr class="memdesc:afc5738c51fe433439b282fd6f46ae2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit addressing mode (master mode)  <a href="#afc5738c51fe433439b282fd6f46ae2f7">More...</a><br /></td></tr>
<tr class="separator:afc5738c51fe433439b282fd6f46ae2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01832c7679d18d46147a3f208e2ca25f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a01832c7679d18d46147a3f208e2ca25f">RD_WRN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 10, 1 &gt;</td></tr>
<tr class="memdesc:a01832c7679d18d46147a3f208e2ca25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer direction (master mode)  <a href="#a01832c7679d18d46147a3f208e2ca25f">More...</a><br /></td></tr>
<tr class="separator:a01832c7679d18d46147a3f208e2ca25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6218688944f6274c2bafe8d912dbeec"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#ad6218688944f6274c2bafe8d912dbeec">SADD8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 8, 2 &gt;</td></tr>
<tr class="memdesc:ad6218688944f6274c2bafe8d912dbeec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address bit 9:8 (master mode)  <a href="#ad6218688944f6274c2bafe8d912dbeec">More...</a><br /></td></tr>
<tr class="separator:ad6218688944f6274c2bafe8d912dbeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbf81f5668fbc5ed681702caa5d9482"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a0dbf81f5668fbc5ed681702caa5d9482">SADD1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 1, 7 &gt;</td></tr>
<tr class="memdesc:a0dbf81f5668fbc5ed681702caa5d9482"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address bit 7:1 (master mode)  <a href="#a0dbf81f5668fbc5ed681702caa5d9482">More...</a><br /></td></tr>
<tr class="separator:a0dbf81f5668fbc5ed681702caa5d9482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc33a9e0a78ceb9b065c2b9d8e863fc"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a2dc33a9e0a78ceb9b065c2b9d8e863fc">SADD0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 0, 1 &gt;</td></tr>
<tr class="memdesc:a2dc33a9e0a78ceb9b065c2b9d8e863fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address bit 0 (master mode)  <a href="#a2dc33a9e0a78ceb9b065c2b9d8e863fc">More...</a><br /></td></tr>
<tr class="separator:a2dc33a9e0a78ceb9b065c2b9d8e863fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 2. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a60a6a9b5fa94b8605a0e8a3763052f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a60a6a9b5fa94b8605a0e8a3763052f19">STM32LIB::reg::I2C2::CR2::PECBYTE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packet error checking byte. </p>

</div>
</div>
<a class="anchor" id="a16e04992539549cc0b4b8f36e8ec300a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a16e04992539549cc0b4b8f36e8ec300a">STM32LIB::reg::I2C2::CR2::AUTOEND</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Automatic end mode (master mode) </p>

</div>
</div>
<a class="anchor" id="ad9214924a700b5e3494d1f9312ff4c78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#ad9214924a700b5e3494d1f9312ff4c78">STM32LIB::reg::I2C2::CR2::RELOAD</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NBYTES reload mode. </p>

</div>
</div>
<a class="anchor" id="a6cfd09642831cce61007659aa1ece4be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a6cfd09642831cce61007659aa1ece4be">STM32LIB::reg::I2C2::CR2::NBYTES</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 16, 8&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes. </p>

</div>
</div>
<a class="anchor" id="a017c51429882215eabe0f7c39cc462c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a017c51429882215eabe0f7c39cc462c4">STM32LIB::reg::I2C2::CR2::NACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NACK generation (slave mode) </p>

</div>
</div>
<a class="anchor" id="a8bafcb05dabcfd5403e81e6ba01cbcdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a8bafcb05dabcfd5403e81e6ba01cbcdc">STM32LIB::reg::I2C2::CR2::STOP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop generation (master mode) </p>

</div>
</div>
<a class="anchor" id="a9f9cf557339d4f8b91fc70d598e19977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a9f9cf557339d4f8b91fc70d598e19977">STM32LIB::reg::I2C2::CR2::START</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start generation. </p>

</div>
</div>
<a class="anchor" id="aa81b96f0e9c8088bd93e9917d6547bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#aa81b96f0e9c8088bd93e9917d6547bb2">STM32LIB::reg::I2C2::CR2::HEAD10R</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-bit address header only read direction (master receiver mode) </p>

</div>
</div>
<a class="anchor" id="afc5738c51fe433439b282fd6f46ae2f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#afc5738c51fe433439b282fd6f46ae2f7">STM32LIB::reg::I2C2::CR2::ADD10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-bit addressing mode (master mode) </p>

</div>
</div>
<a class="anchor" id="a01832c7679d18d46147a3f208e2ca25f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a01832c7679d18d46147a3f208e2ca25f">STM32LIB::reg::I2C2::CR2::RD_WRN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer direction (master mode) </p>

</div>
</div>
<a class="anchor" id="ad6218688944f6274c2bafe8d912dbeec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#ad6218688944f6274c2bafe8d912dbeec">STM32LIB::reg::I2C2::CR2::SADD8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address bit 9:8 (master mode) </p>

</div>
</div>
<a class="anchor" id="a0dbf81f5668fbc5ed681702caa5d9482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a0dbf81f5668fbc5ed681702caa5d9482">STM32LIB::reg::I2C2::CR2::SADD1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 1, 7&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address bit 7:1 (master mode) </p>

</div>
</div>
<a class="anchor" id="a2dc33a9e0a78ceb9b065c2b9d8e863fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html#a2dc33a9e0a78ceb9b065c2b9d8e863fc">STM32LIB::reg::I2C2::CR2::SADD0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005804, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address bit 0 (master mode) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
