<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<title>Kunal Banerjee</title>
<link rel="stylesheet" type="text/css" href="main.css" />
</head>

<body>

<div style="position:fixed;top:90%;left:90%;padding:3px;box-shadow: 4px 4px 4px #888888; background:#CCC; color:#FFFFFF; text-decoration:none; text-align:center; font-size:20px; font-weight:bold;">
<a href="http://kunalbanerjee.github.io/#">Go Top</a>
</div>



<table>
<tbody><tr>
  <td widht="15%">
  <img src="images/kunalbanerjee_photo.jpg" alt="Kunal's Picture" width="180"/>
  </td>
  <td width="5%"></td>
<td width="100%">
<div class="header"> Kunal Banerjee </div> 

 Research Scientist <br>
  Parallel Computing Lab, <a href="http://www.intel.com/content/www/us/en/research/intel-research.html" target="_blank">Intel Labs</a><br>
  <br>
<table>
  <tr valign="top">
    <td><b>Address:</b></td>
    <td>O-2451, C-Wing, SRR-2 Building,<br>
        Intel Technology India Pvt. Ltd.,<br>
        23-56P, Devarabeesana halli, Outer Ring Road, Varthur Hobli,<br>
        Bangalore, Karnataka, India - 560 103.<br>
    </td>
  </tr>
  <tr>
    <td><b>Phone:</b></td>
    <td>+91-80-26054255</td>
  </tr>
  <tr>
    <td><b>Email:</b></td>
    <td>kunal [dot] banerjee [at] intel [dot] com 
    &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <a href="http://kunalbanerjee.github.io/documents/KunalBanerjeeCV.pdf" target="_blank">[CV]</a>
    </td>
  </tr>
</table>
</td> 
</tr>
</tbody></table>

<br><hr>

<div id="nav-menu-wrapper">
   <nav role="navigation" class="site-navigation main-navigation">
   <div class="menu">             
      <b>
      <a href="http://kunalbanerjee.github.io/#about">About</a>|
      <a href="http://kunalbanerjee.github.io/#interest">Research Interests</a>|
      <a href="http://kunalbanerjee.github.io/#education" title="Home">Education</a>|
      <a href="http://kunalbanerjee.github.io/#publication">Publications</a>|
      <a href="http://kunalbanerjee.github.io/#experience" title="Home">Work Experience</a>|
      <a href="http://kunalbanerjee.github.io/#award">Awards</a>|
      <a href="http://kunalbanerjee.github.io/#activity">Activities</a>
      </b>
      </div>
   </nav>
</div>



<hr>
<a id="about"></a>
<h3> About </h3>
Hi! I joined Parallel Computing Lab, Intel Labs, Bangalore, as a Research Scientist on August 2015.



<hr>
<a id="interest"></a>
<h3> Research Interests </h3>
<ul>
   <li> Program Analysis</li>
   <li> Formal Verification</li>
   <li> Parallel Programming</li>
   <li> Unsupervised Learning</li>
</ul>
<hr>



<a id="education"> </a> 
<h3> Education </h3>
<ul>
   <li> <b> 2016: </b> &nbsp; Ph.D. in Computer Science and Engineering from <a href="http://iitkgp.ac.in/" target="_blank">Indian Institute of Technology Kharagpur</a></li>
        Thesis: &nbsp; <a href="http://kunalbanerjee.github.io/documents/KunalBanerjee_PhDThesis.pdf" target="_blank">Translation Validation of Optimizing Transformations of Programs using Equivalence Checking</a><br>
	Advisors: &nbsp; <a href="http://cse.iitkgp.ac.in/~chitta/" target="_blank">Prof. Chittaranjan Mandal</a> and <a href="http://iitkgp.ac.in/fac-profiles/showprofile.php?empcode=ZbmUU&depts_name=CS" target="_blank">Prof. Dipankar Sarkar</a><br>
 <br>
   <li> <b> 2008: </b> &nbsp; B.Tech. (Honors) in Computer Science and Engineering from <a href="http://www.heritageit.edu/" target="_blank">Heritage Institute of Technology, Kolkata</a></li>
        Thesis: &nbsp; TDMA Scheduling in Wireless Sensor Networks<br>
        Advisor: &nbsp; <a href="http://www.isical.ac.in/~ndas/" target="_blank">Prof. Nabanita Das</a>, <a href="http://www.isical.ac.in/" target="_blank">Indian Statistical Institute, Kolkata</a><br>
<br>
   <li> <b> 2004: </b> &nbsp; Higher-Secondary (Class XII Board Exam)</li>
        Board: &nbsp; <a href="http://www.webel-india.com/wbchse/" target="_blank">West Bengal Council of Higher Secondary Education</a><br>
        School: &nbsp; <a href="http://www.rkmcnarendrapur.org/" target="_blank">Ramakrishna Mission Residential College, Narendrapur</a><br>
<br>
   <li> <b> 2002: </b> &nbsp; I.C.S.E. (Class X Board Exam)</li>
        Board: &nbsp; <a href="http://cisce.azurewebsites.net/" target="_blank">Council for the Indian School Certificate Examinations</a><br>
        School: &nbsp; <a href="http://lycee-kolkata.com/" target="_blank">Lyc&eacute;e</a>
</ul>



<hr>
<a id="publication"> </a> 
<h3> Publications &nbsp; &nbsp; &nbsp; <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Banerjee:Kunal" target="_blank"><img src="http://kunalbanerjee.github.io/images/dblp_logo.jpg" width="90"></a> &nbsp; <a href="http://scholar.google.com/citations?user=HuhlMFiXS-wC" target="_blank"><img src="http://kunalbanerjee.github.io/images/gscholar_logo.jpg" width="70"></a> &nbsp; <a href="https://academic.microsoft.com/#/detail/2276072765" target="_blank"><img src="http://kunalbanerjee.github.io/images/msacademic_logo.jpg" width="110"></a> </h3> 
<h4>Journals</h4>
<ol>
<li><a href="http://ieeexplore.ieee.org/document/7801117/" target="_blank">Deriving Bisimulation Relations from Path Extension Based Equivalence Checkers.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Software Engineering (TSE), (accepted).
    </li>
<li><a href="http://rd.springer.com/article/10.1007/s00165-016-0406-y" target="_blank">Deriving bisimulation relations from path based equivalence checkers.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    Formal Aspects of Computing (FAOC), vol. 29, no. 2, 2017, pp: 365-379.
    </li>
<li><a href ="http://www.worldscientific.com/doi/abs/10.1142/S0129626416500109" target="_blank">A Path Construction Algorithm for Translation Validation using PRES+ Models.</a><br>
    Soumyadip Bandyopadhyay, Dipankar Sarkar, Chittaranjan Mandal, <b>Kunal Banerjee</b>, Krishnam Raju Duddu. <br>
    Parallel Processing Letters (PPL), vol. 26, no. 2, 2016, pp: 1-25.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6951853" target="_blank">Extending the FSMD Framework for Validating Code Motions of Array-Handling Programs.</a><br>
    <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 12, 2014, pp: 2015-2019.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6856295" target="_blank">Verification of Code Motion Techniques using Value Propagation.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 33, no. 8, 2014, pp: 1180-1193.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6634544" target="_blank">Verification of Loop and Arithmetic Transformations of Array-Intensive Behaviours.</a><br> 
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 32, no. 11, 2013, pp: 1787-1800. 
    </li>
</ol>
<h4>Conferences / Workshops</h4>
<ol>
<li>An End-to-end Formal Verifier for Parallel Programs.<br>
    Soumyadip Bandyopadhyay, Santonu Sarkar, <b>Kunal Banerjee</b>. <br>
    International Conference on Software Technologies (ICSOFT), July 2017, (accepted).
    </li>
<li>PRESGen: A Fully Automatic Equivalence Checker for Validating Optimizing and Parallelizing Transformations.<br>
    Soumyadip Bandyopadhyay, <b>Kunal Banerjee</b>. <br>
    Software Engineering Methods for Parallel and High Performance Applications (SEM4HPC), June 2017, (accepted).
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2907950.2907954" target="_blank">Translation Validation of Loop and Arithmetic Transformations in the Presence of Recurrences.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Languages, Compilers, Tools, and Theory for Embedded Systems (LCTES), June 2016, pp: 31-40.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2935323.2935324" target="_blank">Data-Race Detection: The Missing Piece for an End-to-End Semantic Equivalence Checker for Parallelizing Transformations of Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>, Soumyadip Banerjee, Santonu Sarkar. <br>
    International Workshop on Libraries, Languages, and Compilers for Array Programming (ARRAY@PLDI), June 2016, pp: 1-8.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?doid=2916026.2916027" target="_blank">Implementing an Efficient Path Based Equivalence Checker for Parallel Programs.</a><br>
    Soumyadip Bandyopadhyay, <b>Kunal Banerjee</b>. <br>
    Software Engineering Methods for Parallel and High Performance Applications (SEM4HPC), June 2016, pp: 3-10.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7395612" target="_blank">Determining Equivalence of Expressions: An Automated Evaluator's Perspective.</a><br>
    K. K. Sharma, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    Technology for Education (T4E), December 2015, pp: 35-36.
    </li>    
<li><a href="http://link.springer.com/chapter/10.1007%2F978-3-319-26832-3_39" target="_blank">Establishing Equivalence of Expressions: An Automated Evaluator Designer's Perspective.</a><br>
    K. K. Sharma, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    Mining Intelligence and Knowledge Exploration (MIKE), December 2015, pp: 415-423.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7335421" target="_blank">A Translation Validation Framework for Symbolic Value Propagation Based Equivalence Checking of FSMDAs.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    Source Code Analysis and Manipulation (SCAM), September 2015, pp: 247-252.
    </li>
<li><a href="http://www.scitepress.org/DigitalLibrary/Link.aspx?doi=10.5220%2f0005513903190329" target="_blank">A Path-Based Equivalence Checking Method for Petri net based Models of Programs.</a><br>
    Soumyadip Bandyopadhyay, Dipankar Sarkar, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    International Conference on Software Engineering and Applications (ICSOFT-EA), July 2015, pp: 319-329.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7309560" target="_blank">Translation Validation of Transformations of Embedded System Specifications using Equivalence Checking.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2015, pp: 183-186. <br>
     <a href="http://kunalbanerjee.github.io/documents/BestPhDForumPaperAward_ISVLSI2015.pdf" target="_blank"><font color="#8A0808">Received "Best PhD Forum Paper Award"</font></a>
    </li>
<li><a href="http://kunalbanerjee.github.io/documents/popl_src_2015_draft.pdf" target="_blank">An Equivalence Checking Mechanism for Handling Recurrences in Array-Intensive Programs.</a><br>
    <b>Kunal Banerjee</b>. <br>
    Principles of Programming Languages (POPL): Student Research Competition, January 2015, pp: 1-2.
    </li>
<li><a href="http://kunalbanerjee.github.io/documents/wepl_2015_draft.pdf" target="_blank">Deriving Bisimulation Relations from Path Extension Based Equivalence Checkers.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    IMPECS-POPL Workshop on Emerging Research and Development Trends in Programming Languages (WEPL), January 2015, pp: 1-2.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?id=2662127" target="_blank">A Scheme for Automated Evaluation of Programming Assignments using FSMD based Equivalence Checking.</a><br>
    K K Sharma, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    IBM Collaborative Academia Research Exchange (I-CARE), October 2014, pp: 10:1-10:4.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6927286" target="_blank">Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal, Debdeep Mukhopadhyay. <br>
    Euromicro Conference on Digital System Design (DSD), August 2014, pp: 520-527.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6881061" target="_blank">Extending the Scope of Translation Validation by Augmenting Path Based Equivalence Checkers with SMT Solvers.</a><br>
    <b>Kunal Banerjee</b>, Chittaranjan Mandal, Dipankar Sarkar. <br>
    International Symposium on VLSI Design and Test (VDAT), July 2014, pp: 1-6.
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6881088" target="_blank">A BDD based Secure Hardware Design Method to Guard Against Power Analysis Attacks.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal. <br>
    International Symposium on VLSI Design and Test (VDAT), July 2014, pp: 1-2.
    </li>
<li><a href="http://dl.acm.org/citation.cfm?id=2528231" target="_blank">Experimentation with SMT Solvers and Theorem Provers for Verification of Loop and Arithmetic Transformations.</a><br>
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IBM Collaborative Academia Research Exchange (I-CARE), October 2013, pp: 3:1-3:4. <br>
    <a href="http://kunalbanerjee.github.io/documents/BestPaperAward_ICARE2013.pdf" target="_blank"><font color="#8A0808">Received "Best Paper Award"</font></a>
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6628337" target="_blank">Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic.</a><br>
    Partha De, <b>Kunal Banerjee</b>, Chittaranjan Mandal, Debdeep Mukhopadhyay. <br>
    Euromicro Conference on Digital System Design (DSD), September 2013, pp: 641-644. 
    </li>
<li><a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6526555" target="_blank">A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques.</a><br>
    <b>Kunal Banerjee</b>, Chandan Karfa, Dipankar Sarkar, Chittaranjan Mandal. <br>
    International Symposium on Electronic System Design (ISED), December 2012, pp: 67-71. 
    </li>
<li><a href="http://www.springerlink.com/content/x656705u0v482073/" target="_blank">Translation Validation for PRES+ Models of Parallel Behaviours via an FSMD Equivalence Checker.</a><br>
    Soumyadip Bandyopadhyay, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    International Symposium on VLSI Design and Test (VDAT), July 2012, pp: 69-78. 
    </li>
<li><a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5992498" target="_blank">Equivalence Checking of Array-Intensive Programs.</a><br>
    Chandan Karfa, <b>Kunal Banerjee</b>, Dipankar Sarkar, Chittaranjan Mandal. <br>
    IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2011, pp: 156-161. 
    </li>
<li><a href="http://kunalbanerjee.github.io/documents/woms_2008_draft.pdf" target="_blank">A Fair Multiple-Slot Assignment Protocol for TDMA Scheduling in Wireless Sensor Networks.</a><br>
    <b>Kunal Banerjee</b>, Priyanko Basuchaudhuri, Debesh Sadhukhan, Nabanita Das. <br>
    Workshop on Mobile Systems (WoMS), July 2008, pp: 65-71. 
    </li>
</ol>


<hr>
<a id="experience"> </a>
<h3>Work Experience</h3>
<ul>
<li>Parallel Computing Lab, <a href="http://www.intel.com/content/www/us/en/research/intel-research.html" target="_blank">Intel Labs</a></li>
Designation: &nbsp; Research Scientist <br>
Duration: &nbsp; Aug 2015 - Present <br>
<br>

<li><a href="http://iitkgp.ac.in/sric/" target="_blank">Sponsored Research and Industrial Consultancy, Indian Institute of Technology Kharagpur</a></li>
Designation: &nbsp; Senior Research Fellow <br>
Project Title: &nbsp; Extending the scope of equivalence checking in complex embedded system design verification <br>
Sponsoring Agency: &nbsp; <a href="http://www.dst.gov.in/" target="_blank">Department of Science and Technology</a>, Govt. of India <br>
Duration: &nbsp; Jul 2009 - Oct 2012 <br>
<br>

<li><a href="http://www.tcs.com/" target="_blank">Tata Consultancy Services</a></li>
Designation: &nbsp; Assistant Software Engineer <br>
Project: &nbsp; Database Management for <a href="http://www.mheducation.com/" target="_blank">McGraw-Hill Education</a> <br>
Duration: &nbsp; Nov 2008 - Jun 2009 <br>
<br>
</ul>

 
<hr>
<a id="award"> </a>
<h3>Awards</h3>
<ul>
 <li> <b>2015:</b> &nbsp; Best PhD Forum Paper Award in the conference <a href="http://isvlsi.org/" target="_blank">ISVLSI 2015</a>.<br></li>
<br>
 <li> <b>2013:</b> &nbsp; Best Paper Award in the conference <a href="https://university-relations.in/wps/portal/icare2013" target="_blank">I-CARE 2013</a>.<br></li>
<br>
 <li> <b>2012:</b> &nbsp; <a href="http://www.tcs.com/about/tcs_difference/innovation/network/Pages/TCS_Research_Fellowship_Scheme.aspx" target="_blank">TCS Research Fellowship Award</a>.</li>
</ul>



<a id="activity"> </a> 
<hr>
<h3> Activities </h3>
<ul>
  <li><b><font color="#8A0808">Reviewer</font></b></li><br>
  <a href="http://ieee-ceda.org/publications/tcad" target="_blank">IEEE TCAD</a>, <a href="http://digital-library.theiet.org/content/journals/iet-cdt" target="_blank">IET CDT</a> and various conferences
</ul>

<ul>
  <li><b><font color="#8A0808">Teaching Assistantships</font></b></li><br>
    <table border="1" cellpadding="0" cellspacing="0" style="border-collapse: collapse" bordercolor="#111111" width="100%" id="teach-table">
      <tbody><tr>
        <td align="center"><b>Year</b></td>
        <td align="center"><b>Session</b></td>
        <td align="center"><b>Subject</b></td>
        <td align="center"><b>Teacher</b></td>
      </tr>
      <tr>
        <td align="center" rowspan="2">2014</td>
        <td align="center">Autumn</td>
        <td align="center">Programming &amp; Data Structures (Theory)</td>
        <td align="center">Prof. Soumyajit Dey</font></td>
      </tr>
      <tr>
        <td align="center">Spring</td>
        <td align="center">Programming &amp; Data Structures (Theory)</td>
        <td align="center">Prof. Niloy Ganguly</font></td>
      </tr>
      <tr>
        <td align="center" rowspan="2">2013</td>
        <td align="center">Autumn</td>
        <td align="center">Discrete Structures</td>
        <td align="center">Prof. Animesh Mukherjee</td>
      </tr>
      <tr>
        <td align="center">Spring</td>
        <td align="center">Programming &amp; Data Structures (Theory)</td>
        <td align="center">Prof. Partha Bhowmick</td>
      </tr>
      <tr>
        <td align="center" rowspan="2">2012</td>
        <td align="center">Autumn</td>
        <td align="center">Theory of Computation</td>
        <td align="center">Prof. Goutam Biswas</td>
      </tr>
      <tr>
        <td align="center">Spring</td>
        <td align="center">Computer Architecture and Operating Systems</td>
        <td align="center">Prof. Dipankar Sarkar</td>
      </tr>
      <tr>
        <td align="center">2011</td>
        <td align="center">Spring</td>
        <td align="center">Formal Systems</td>
        <td align="center">Prof. Sujoy Ghose</td>
      </tr>
      <tr>
        <td align="center" rowspan="2">2010</td>
        <td align="center">Autumn</td>
        <td align="center">Discrete Structures</td>
        <td align="center">Prof. Sudeshna Sarkar</td>
      </tr>
      <tr>
        <td align="center">Spring</td>
        <td align="center">Programming &amp; Data Structures (Lab)</td>
        <td align="center">Prof. Goutam Biswas</td>
      </tr>
      <tr>
        <td align="center">2009</td>
        <td align="center">Autumn</td>
        <td align="center">Computer Organization &amp; Architecture (Lab)</td>
        <td align="center">Prof. Indranil Sengupta, Prof. Dipankar Sarkar, Prof. Chittaranjan Mandal, Prof. Debdeep Mukhopadhyay</font></td>
      </tr>
      </tbody></table>
</ul>


<ul>
 <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/IRISS_2015.pdf" target="_blank">Translation Validation of Transformations of Embedded System Specifications using Equivalence Checking</a> at <a href="http://www.cse.iitd.ac.in/~naveen/activities/IRISS/" target="_blank">Inter-Research-Institute Student Seminar in Computer Science (IRISS)</a>.</li>

 <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/TCS_Talk_2014.pdf" target="_blank">Translation Validation of Embedded System Specifications using Equivalence Checking</a> at <a href="http://www.tcs.com/research/Pages/tcs-labs.aspx#trddc-software" target="_blank">Tata Research Development and Design Centre (TRDDC)</a>.</li>
 
 <li>Delivered a talk on <a href="http://kunalbanerjee.github.io/documents/FMUM_2014.pdf" target="_blank">Translation Validation using Path Based Equivalence Checkers Augmented with SMT Solvers</a> at <a href="http://fmindia.cmi.ac.in/update2014/" target="_blank">Formal Methods Update Meeting 2014</a>.</li>
</ul>


<ul>
  <li>Gave a lecture on "Logic Synthesis" and was the Student Co-ordinator for the digital group at AVLSI Lab Summer Course 2010, IIT Kharagpur</li>
</ul>


<ul>
  <li><b><font color="#8A0808">Memberships</font></b></li>
   <ul>
      <li> ACM Member (2014 - Present)</li>
      <li> IEEE Member (2012 - Present)</li>
      <li> Member of the Organizing Committee for <a href="http://ewh.ieee.org/sb/kharagpur/iit/TechSym2011/" target="_blank">IEEE-TechSym 2011</a> (a Technological Symposium organized by IEEE Student Branch at IIT Kharagpur)</li>
   </ul>
</ul>


<hr>
<table width="100%">
<tbody><tr>
<td style="" align="left">
<a href="https://www.researchgate.net/profile/Kunal_Banerjee" target="_blank"><img src="http://kunalbanerjee.github.io/images/rgate_logo.png" width="35"></a>
<a href="http://www.linkedin.com/in/kunal-banerjee-cse" target="_blank"><img src="http://kunalbanerjee.github.io/images/linkedin_logo.jpg" width="35"></a>
<a href="https://www.facebook.com/kunal.banerjee.cse" target="_blank"><img src="http://kunalbanerjee.github.io/images/facebook_logo.jpg" width="35"></a>
</td>
<td style="" align="right"><font color="gray"> Last updated: Jun 17, 2017.</font></td>
</tr>
</tbody>
</table>


</body>
</html>
