# Reading pref.tcl
# vsim -gui test_module 
# Start time: 01:47:50 on Nov 05,2015
# Loading sv_std.std
# Loading work.test_module
# Loading work.mod_top
# Loading work.mod_a
# Loading work.mod_b
add wave -position insertpoint  \
sim:/test_module/clk \
sim:/test_module/rst_x \
sim:/test_module/i_in \
sim:/test_module/o_out
run
# ModelSim simulation sample
run
run
# End time: 01:48:08 on Nov 05,2015, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
