; Generated by gcc 2.95.2 19991024 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	ALIGN
|LC..0|
	DCB &36, &34, &62, &69
	DCB &74, &3a, &20, &25
	DCB &66, &20, &28, &25
	DCB &6c, &6c, &75, &29
	DCB &20, &5b, &30, &5d
	DCB &20, &3d, &20, &25
	DCB &30, &38, &78, &2c
	DCB &20, &5b, &31, &5d
	DCB &20, &3d, &20, &25
	DCB &30, &38, &78, &0a
	DCB &00
	ALIGN
	EXPORT	|uconv|
|uconv|
	; args = 0, pretend = 0, frame = 12, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __fp, __ip, __lr, __pc}
	stfe	__f4, [__sp, #-12]!
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #12
	str	__a1, [__sp, #-4]!
	ldfs	__f4, [__sp], #4
	bl	|fixunssfdi|
	mov	__v1, __a2
	mov	__a4, __a1
	mvfd	__f4, __f4
	stfd	__f4, [__sp, #-8]!
	ldmfd	__sp!, {__a2, __a3}
	str	__a4, [__sp, #4]
	mov	__ip, __v1
	str	__ip, [__sp, #8]
	str	__ip, [__sp, #0]
	ldr	__a1, |L..4|
	bl	|printf|
	b	|L..3|
|L..5|
	ALIGN
|L..4|
	DCD	|LC..0|
|L..3|
	ldfe	__f4, [__fp, #-28]
	ldmea	__fp, {__v1, __fp, __sp, __pc}^
	ALIGN
	EXPORT	|uconv1|
|uconv1|
	; args = 0, pretend = 0, frame = 12, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __v2, __v3, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #12
	mov	__v3, __a2
	mov	__v2, __a1
	bl	|fixunsdfdi|
	mov	__v1, __a2
	mov	__a4, __a1
	str	__a4, [__sp, #4]
	mov	__ip, __v1
	str	__ip, [__sp, #8]
	str	__ip, [__sp, #0]
	ldr	__a1, |L..7|
	mov	__a3, __v3
	mov	__a2, __v2
	bl	|printf|
	ldmea	__fp, {__v1, __v2, __v3, __fp, __sp, __pc}^
|L..8|
	ALIGN
|L..7|
	DCD	|LC..0|
	ALIGN
|LC..1|
	DCB &36, &34, &62, &69
	DCB &74, &3a, &20, &25
	DCB &66, &20, &28, &25
	DCB &6c, &6c, &29, &20
	DCB &5b, &30, &5d, &20
	DCB &3d, &20, &25, &30
	DCB &38, &78, &2c, &20
	DCB &5b, &31, &5d, &20
	DCB &3d, &20, &25, &30
	DCB &38, &78, &0a, &00
	ALIGN
	EXPORT	|conv|
|conv|
	; args = 0, pretend = 0, frame = 12, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __fp, __ip, __lr, __pc}
	stfe	__f4, [__sp, #-12]!
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #12
	str	__a1, [__sp, #-4]!
	ldfs	__f4, [__sp], #4
	bl	|fixsfdi|
	mov	__v1, __a2
	mov	__a4, __a1
	mvfd	__f4, __f4
	stfd	__f4, [__sp, #-8]!
	ldmfd	__sp!, {__a2, __a3}
	str	__a4, [__sp, #4]
	mov	__ip, __v1
	str	__ip, [__sp, #8]
	str	__ip, [__sp, #0]
	ldr	__a1, |L..11|
	bl	|printf|
	b	|L..10|
|L..12|
	ALIGN
|L..11|
	DCD	|LC..1|
|L..10|
	ldfe	__f4, [__fp, #-28]
	ldmea	__fp, {__v1, __fp, __sp, __pc}^
	ALIGN
	EXPORT	|conv1|
|conv1|
	; args = 0, pretend = 0, frame = 12, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __v2, __v3, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #12
	mov	__v3, __a2
	mov	__v2, __a1
	bl	|fixdfdi|
	mov	__v1, __a2
	mov	__a4, __a1
	str	__a4, [__sp, #4]
	mov	__ip, __v1
	str	__ip, [__sp, #8]
	str	__ip, [__sp, #0]
	ldr	__a1, |L..14|
	mov	__a3, __v3
	mov	__a2, __v2
	bl	|printf|
	ldmea	__fp, {__v1, __v2, __v3, __fp, __sp, __pc}^
|L..15|
	ALIGN
|L..14|
	DCD	|LC..1|
	ALIGN
|LC..2|
	DCB &66, &6c, &74, &5f
	DCB &63, &6f, &6e, &76
	DCB &3a, &20, &25, &64
	DCB &20, &28, &25, &66
	DCB &29, &0a, &00
	ALIGN
	EXPORT	|flt_conv|
|flt_conv|
	; args = 0, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	mov	__v1, __a1
	bl	|_fltsisf|
	mvfd	__f0, __f0
	stfd	__f0, [__sp, #-8]!
	ldmfd	__sp!, {__a3, __a4}
	ldr	__a1, |L..17|
	mov	__a2, __v1
	ldmea	__fp, {__v1, __fp, __sp, __lr}
	b	|printf|
|L..18|
	ALIGN
|L..17|
	DCD	|LC..2|
	ALIGN
|LC..3|
	DCB &66, &6c, &74, &5f
	DCB &63, &6f, &6e, &76
	DCB &31, &3a, &20, &25
	DCB &2e, &31, &35, &66
	DCB &20, &28, &25, &6c
	DCB &6c, &75, &29, &0a
	DCB &00
	ALIGN
	EXPORT	|flt_conv1|
|flt_conv1|
	; args = 0, pretend = 0, frame = 4, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __v2, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	sub	__sp, __sp, #4
	mov	__v2, __a2
	mov	__v1, __a1
	bl	|_fltdidf|
	stfd	__f0, [__sp, #-8]!
	ldmfd	__sp!, {__a2, __a3}
	str	__v2, [__sp, #0]
	ldr	__a1, |L..20|
	mov	__a4, __v1
	bl	|printf|
	ldmea	__fp, {__v1, __v2, __fp, __sp, __pc}^
|L..21|
	ALIGN
|L..20|
	DCD	|LC..3|
	ALIGN
	EXPORT	|main|
|main|
	; args = 0, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 1, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	mov	__ip, __sp
	stmfd	__sp!, {__fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|__rt_stkovf_split_small|
	bl	|__gccmain|
	adr	__a1, |L..23|
	ldmia	__a1, {__a1-__a2}
	bl	|flt_conv1|
	mov	__a2, #0
	mov	__a1, #1
	bl	|flt_conv1|
	mov	__a2, #0
	mov	__a1, #0
	bl	|flt_conv1|
	mov	__a2, #0
	mov	__a1, #1248
	bl	|flt_conv1|
	mov	__a2, #0
	mov	__a1, #48
	bl	|flt_conv1|
	adr	__a1, |L..23|+8
	ldmia	__a1, {__a1-__a2}
	bl	|flt_conv1|
	adr	__a1, |L..23|+16
	ldmia	__a1, {__a1-__a2}
	bl	|flt_conv1|
	adr	__a1, |L..23|+24
	ldmia	__a1, {__a1-__a2}
	bl	|flt_conv1|
	adr	__a1, |L..23|+32
	ldmia	__a1, {__a1-__a2}
	bl	|flt_conv1|
	mov	__a1, #1
	bl	|flt_conv|
	mov	__a1, #0
	bl	|flt_conv|
	mov	__a1, #1248
	bl	|flt_conv|
	mov	__a1, #48
	bl	|flt_conv|
	mov	__a1, #23330816
	add	__a1, __a1, #78848
	add	__a1, __a1, #160
	bl	|flt_conv|
	mov	__a1, #38400
	add	__a1, __a1, #153
	bl	|flt_conv|
	ldr	__a1, |L..23|+40
	bl	|flt_conv|
	mov	__a1, #484
	add	__a1, __a1, #1
	bl	|flt_conv|
	adr	__a1, |L..23|+44
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	ldr	__a1, |L..23|+52	; float
	bl	|conv|
	ldr	__a1, |L..23|+56	; float
	bl	|conv|
	ldr	__a1, |L..23|+60	; float
	bl	|conv|
	ldr	__a1, |L..23|+64	; float
	bl	|conv|
	ldr	__a1, |L..23|+68	; float
	bl	|conv|
	ldr	__a1, |L..23|+72	; float
	bl	|conv|
	adr	__a1, |L..23|+76
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+84
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+92
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+100
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+108
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+116
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+124
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+132
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+140
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	adr	__a1, |L..23|+148
	ldmia	__a1, {__a1-__a2}	; double
	bl	|conv1|
	ldr	__a1, |L..23|+156	; float
	bl	|uconv|
	ldr	__a1, |L..23|+160	; float
	bl	|uconv|
	ldr	__a1, |L..23|+164	; float
	bl	|uconv|
	ldr	__a1, |L..23|+168	; float
	bl	|uconv|
	ldr	__a1, |L..23|+172	; float
	bl	|uconv|
	ldr	__a1, |L..23|+176	; float
	bl	|uconv|
	ldr	__a1, |L..23|+180	; float
	bl	|uconv|
	adr	__a1, |L..23|+184
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	adr	__a1, |L..23|+192
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	adr	__a1, |L..23|+200
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	adr	__a1, |L..23|+208
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	adr	__a1, |L..23|+216
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	adr	__a1, |L..23|+224
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	adr	__a1, |L..23|+232
	ldmia	__a1, {__a1-__a2}	; double
	bl	|uconv1|
	mov	__a1, #0
	ldmea	__fp, {__fp, __sp, __pc}^
|L..24|
	ALIGN
|L..23|
	DCD	-40667152
	DCD	5576842
	DCD	23409824
	DCD	0
	DCD	38553
	DCD	0
	DCD	239573255
	DCD	0
	DCD	485
	DCD	0
	DCD	239573255
	DCD &43554622, &bf64ddfc	; double 2.39523582592593760000e16
	DCD &3f800000	; double 1.00000000000000000000e0
	DCD &449c0000	; double 1.24800000000000000000e3
	DCD &42400000	; double 4.80000000000000000000e1
	DCD &4bb29a50	; double 2.34098240000000000000e7
	DCD &47169900	; double 3.85530000000000000000e4
	DCD &4d647990	; double 2.39573248000000000000e8
	DCD &c0300000, &0	; double -1.60000000000000000000e1
	DCD &c03086e9, &78d4fdf4	; double -1.65270000000000010232e1
	DCD &c0306666, &66666666	; double -1.63999999999999985789e1
	DCD &c012cccc, &cccccccd	; double -4.70000000000000017764e0
	DCD &c0602000, &0	; double -1.29000000000000000000e2
	DCD &c05fc000, &0	; double -1.27000000000000000000e2
	DCD &be68aaa1, &f9c252bb	; double -4.59449999999999988156e-8
	DCD &c1766772, &10000000	; double -2.34923850000000000000e7
	DCD &c2b36ae4, &a6c73a00	; double -2.13498235963460000000e13
	DCD &c45fcc86, &33b1caa7	; double -2.34634635981725918822e21
	DCD &0	; double 0.00000000000000000000e0
	DCD &40900000	; double 4.50000000000000000000e0
	DCD &40efced9	; double 7.49399995803833007812e0
	DCD &4f0bf736	; double 2.34823424000000000000e9
	DCD &4ff570ca	; double 8.23561932800000000000e9
	DCD &59058272	; double 2.34872487752499200000e15
	DCD &5fa2f9bd	; double 2.34872506220858572800e19
	DCD &0, &0	; double 0.00000000000000000000e0
	DCD &40120000, &0	; double 4.50000000000000000000e0
	DCD &401df9db, &20000000	; double 7.49399995803833007812e0
	DCD &41e17ee6, &b186e148	; double 2.34823412421500015259e9
	DCD &41feae19, &4a53c56d	; double 8.23561949323569965363e9
	DCD &4320b04e, &4d2042a7	; double 2.34872498763400350000e15
	DCD &43f45f37, &9525e15d	; double 2.34872498763400355840e19
	IMPORT	|__main|
	DCD	|__main|
	END
