+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[0]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[7]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[2]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[4]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[1]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |  main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[13]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |  main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[11]/D|
|    clk_out2_pll_1x256mhz |    clk_out1_pll_1x256mhz |  main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
