// Seed: 3668581990
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    output tri1 id_5,
    output tri0 id_6,
    output wor id_7,
    input tri1 id_8,
    output wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12,
    output supply1 id_13,
    output wand id_14,
    output tri id_15,
    input wor id_16,
    input wand id_17
);
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  logic id_4,
    output logic id_5
);
  wire id_7;
  always begin : LABEL_0
    @(posedge -1) id_0 <= -1 > id_1;
    id_5 = id_3 || id_3 ? id_1 : 1;
    id_5 <= id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3
  );
  assign id_0 = id_4;
  wire id_8;
endmodule
