$comment
	File created using the following command:
		vcd file rom_128x8_sync.msim.vcd -direction
$end
$date
	Wed Feb 09 12:03:53 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module rom_128x8_sync_vhd_vec_tst $end
$var wire 1 ! address [7] $end
$var wire 1 " address [6] $end
$var wire 1 # address [5] $end
$var wire 1 $ address [4] $end
$var wire 1 % address [3] $end
$var wire 1 & address [2] $end
$var wire 1 ' address [1] $end
$var wire 1 ( address [0] $end
$var wire 1 ) clock $end
$var wire 1 * data_out [7] $end
$var wire 1 + data_out [6] $end
$var wire 1 , data_out [5] $end
$var wire 1 - data_out [4] $end
$var wire 1 . data_out [3] $end
$var wire 1 / data_out [2] $end
$var wire 1 0 data_out [1] $end
$var wire 1 1 data_out [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 devoe $end
$var wire 1 6 devclrn $end
$var wire 1 7 devpor $end
$var wire 1 8 ww_devoe $end
$var wire 1 9 ww_devclrn $end
$var wire 1 : ww_devpor $end
$var wire 1 ; ww_clock $end
$var wire 1 < ww_address [7] $end
$var wire 1 = ww_address [6] $end
$var wire 1 > ww_address [5] $end
$var wire 1 ? ww_address [4] $end
$var wire 1 @ ww_address [3] $end
$var wire 1 A ww_address [2] $end
$var wire 1 B ww_address [1] $end
$var wire 1 C ww_address [0] $end
$var wire 1 D ww_data_out [7] $end
$var wire 1 E ww_data_out [6] $end
$var wire 1 F ww_data_out [5] $end
$var wire 1 G ww_data_out [4] $end
$var wire 1 H ww_data_out [3] $end
$var wire 1 I ww_data_out [2] $end
$var wire 1 J ww_data_out [1] $end
$var wire 1 K ww_data_out [0] $end
$var wire 1 L \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 M \clock~input_o\ $end
$var wire 1 N \clock~inputCLKENA0_outclk\ $end
$var wire 1 O \address[6]~input_o\ $end
$var wire 1 P \address[2]~input_o\ $end
$var wire 1 Q \address[0]~input_o\ $end
$var wire 1 R \address[1]~input_o\ $end
$var wire 1 S \address[3]~input_o\ $end
$var wire 1 T \Mux6~0_combout\ $end
$var wire 1 U \address[5]~input_o\ $end
$var wire 1 V \address[4]~input_o\ $end
$var wire 1 W \Mux6~1_combout\ $end
$var wire 1 X \address[7]~input_o\ $end
$var wire 1 Y \data_out[1]~reg0_q\ $end
$var wire 1 Z \Mux3~0_combout\ $end
$var wire 1 [ \data_out[2]~reg0_q\ $end
$var wire 1 \ \Mux0~0_combout\ $end
$var wire 1 ] \Mux4~0_combout\ $end
$var wire 1 ^ \data_out[3]~reg0_q\ $end
$var wire 1 _ \Mux3~1_combout\ $end
$var wire 1 ` \data_out[4]~reg0_q\ $end
$var wire 1 a \Mux2~0_combout\ $end
$var wire 1 b \Mux2~1_combout\ $end
$var wire 1 c \data_out[5]~reg0_q\ $end
$var wire 1 d \Mux1~0_combout\ $end
$var wire 1 e \data_out[6]~reg0_q\ $end
$var wire 1 f \data_out[7]~reg0feeder_combout\ $end
$var wire 1 g \data_out[7]~reg0_q\ $end
$var wire 1 h \ALT_INV_address[7]~input_o\ $end
$var wire 1 i \ALT_INV_address[6]~input_o\ $end
$var wire 1 j \ALT_INV_address[5]~input_o\ $end
$var wire 1 k \ALT_INV_address[4]~input_o\ $end
$var wire 1 l \ALT_INV_address[3]~input_o\ $end
$var wire 1 m \ALT_INV_address[2]~input_o\ $end
$var wire 1 n \ALT_INV_address[1]~input_o\ $end
$var wire 1 o \ALT_INV_address[0]~input_o\ $end
$var wire 1 p \ALT_INV_Mux2~0_combout\ $end
$var wire 1 q \ALT_INV_Mux0~0_combout\ $end
$var wire 1 r \ALT_INV_Mux3~0_combout\ $end
$var wire 1 s \ALT_INV_Mux6~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
02
13
x4
15
16
17
18
19
1:
0;
xL
0M
0N
0O
0P
0Q
0R
0S
1T
0U
0V
1W
0X
0Y
1Z
0[
1\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
1h
1i
1j
1k
1l
1m
1n
1o
1p
0q
0r
0s
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
0.
0/
00
01
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#80000
1(
1)
1C
1;
1M
1Q
1N
0o
0Z
1]
1a
1Y
1[
1g
0p
1r
1b
1D
1I
1J
10
1/
1*
#160000
0(
0)
1'
0C
1B
0;
0M
1R
0Q
0N
1o
0n
1Z
0]
0a
1p
0r
1_
0b
#240000
1(
1)
1C
1;
1M
1Q
1N
0o
0T
0Z
1a
1d
1`
0p
1r
1s
0W
0_
1b
1G
1-
#320000
0(
0)
0'
1&
0C
0B
1A
0;
0M
1P
0R
0Q
0N
1o
1n
0m
0\
0d
1q
0f
#400000
1(
1)
1C
1;
1M
1Q
1N
0o
0a
0Y
0[
0`
1c
0g
1p
0b
0D
1F
0G
0I
0J
00
0/
0-
1,
0*
#480000
0(
0)
1'
0C
1B
0;
0M
1R
0Q
0N
1o
0n
#560000
1(
1)
1C
1;
1M
1Q
1N
0o
0c
0F
0,
#640000
0(
0)
0'
0&
1%
0C
0B
0A
1@
0;
0M
1S
0P
0R
0Q
0N
1o
1n
1m
0l
#720000
1(
1)
1C
1;
1M
1Q
1N
0o
#800000
0(
0)
1'
0C
1B
0;
0M
1R
0Q
0N
1o
0n
#880000
1(
1)
1C
1;
1M
1Q
1N
0o
#960000
0(
0)
0'
1&
0C
0B
1A
0;
0M
1P
0R
0Q
0N
1o
1n
0m
#1000000
