Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 22 18:32:28 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: V/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: V/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: V/charged_coin_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[100]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[101]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[102]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[103]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[104]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[105]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[106]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[107]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[108]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[109]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[110]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[111]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[112]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[113]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[114]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[115]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[116]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[117]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[118]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[119]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[120]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[121]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[122]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[123]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[124]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[125]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[126]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[127]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[128]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[129]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[130]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[131]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[132]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[133]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[134]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[135]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[136]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[137]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[138]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[139]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[140]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[141]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[142]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[143]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[144]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[145]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[146]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[147]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[148]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[149]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[150]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[151]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[152]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[153]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[154]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[155]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[156]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[157]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[158]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[159]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[160]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[161]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[162]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[163]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[164]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[165]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[166]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[167]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[168]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[169]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[170]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[171]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[172]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[173]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[174]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[175]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[176]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[177]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[178]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[179]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[180]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[181]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[182]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[183]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[184]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[185]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[186]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[187]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[188]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[189]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[190]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[191]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[192]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[193]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[194]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[195]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[196]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[197]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[198]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[199]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[200]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[201]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[202]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[203]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[204]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[205]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[206]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[207]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[208]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[209]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[210]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[211]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[212]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[213]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[214]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[215]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[216]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[217]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[218]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[219]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[220]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[221]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[222]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[223]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[224]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[225]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[226]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[227]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[228]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[229]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[230]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[231]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[232]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[233]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[234]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[235]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[236]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[237]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[238]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[239]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[240]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[241]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[242]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[243]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[244]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[245]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[246]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[247]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[248]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[249]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[250]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[251]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[252]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[253]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[254]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[255]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[256]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[257]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[258]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[259]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[260]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[261]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[262]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[263]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[264]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[265]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[266]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[267]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[268]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[269]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[270]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[271]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[272]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[273]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[274]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[275]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[276]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[277]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[278]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[279]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[280]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[281]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[282]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[283]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[284]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[285]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[286]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[287]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[288]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[289]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[290]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[291]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[292]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[293]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[294]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[295]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[296]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[297]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[298]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[299]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[300]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[301]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[302]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[303]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[304]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[305]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[306]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[307]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[308]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[309]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[310]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[311]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[312]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[313]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[314]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[315]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[316]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[317]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[318]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[319]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[320]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[321]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[322]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[323]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[324]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[325]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[326]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[327]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[328]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[329]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[330]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[331]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[332]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[333]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[334]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[335]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[336]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[337]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[338]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[339]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[33]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[340]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[341]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[342]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[343]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[344]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[345]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[346]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[347]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[348]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[349]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[34]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[350]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[351]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[352]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[353]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[354]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[355]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[356]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[357]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[358]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[359]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[35]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[360]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[361]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[362]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[363]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[364]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[365]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[366]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[367]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[368]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[369]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[36]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[370]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[371]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[372]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[373]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[374]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[375]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[376]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[377]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[378]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[379]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[380]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[381]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[382]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[383]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[384]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[385]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[386]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[387]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[388]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[389]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[390]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[391]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[392]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[393]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[394]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[395]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[396]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[397]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[398]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[399]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[400]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[401]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[402]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[403]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[404]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[405]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[406]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[407]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[408]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[409]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[410]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[411]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[412]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[413]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[414]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[415]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[416]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[417]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[418]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[419]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[420]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[421]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[422]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[423]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[424]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[425]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[426]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[427]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[428]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[429]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[430]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[431]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[432]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[433]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[434]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[435]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[436]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[437]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[438]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[439]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[440]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[441]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[442]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[443]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[444]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[445]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[446]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[447]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[448]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[449]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[450]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[451]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[452]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[453]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[454]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[455]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[456]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[457]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[458]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[459]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[460]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[461]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[462]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[463]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[464]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[465]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[466]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[467]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[468]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[469]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[470]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[471]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[472]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[473]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[474]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[475]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[476]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[477]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[478]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[479]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[47]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[480]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[481]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[482]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[483]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[484]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[485]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[486]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[487]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[488]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[489]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[48]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[490]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[491]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[492]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[493]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[494]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[495]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[496]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[497]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[498]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[499]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[49]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[500]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[501]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[502]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[503]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[504]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[505]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[506]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[507]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[508]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[509]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[50]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[510]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[511]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[51]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[54]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[55]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[56]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[57]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[58]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[59]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[60]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[61]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[62]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[63]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[64]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[65]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[66]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[67]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[68]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[69]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[70]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[71]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[72]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[73]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[74]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[75]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[76]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[77]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[78]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[79]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[80]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[81]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[82]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[83]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[84]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[85]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[86]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[87]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[88]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[89]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[90]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[91]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[92]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[93]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[94]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[95]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[96]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[97]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[98]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[99]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_down_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: V/key_de/key_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _clk_display/clk_p_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: one_cancel/pb_one_pluse_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sel_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.307        0.000                      0                 1927        0.116        0.000                      0                 1927        4.500        0.000                       0                   723  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.963        0.000                      0                 1305        0.116        0.000                      0                 1305        4.500        0.000                       0                   723  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.307        0.000                      0                  622        0.389        0.000                      0                  622  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[433]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.456ns (9.730%)  route 4.231ns (90.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.231     9.846    V/key_de/pulse_been_ready
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[433]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[433]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.809    V/key_de/key_down_reg[433]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[434]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.456ns (9.730%)  route 4.231ns (90.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.231     9.846    V/key_de/pulse_been_ready
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[434]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[434]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.809    V/key_de/key_down_reg[434]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[444]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.456ns (9.730%)  route 4.231ns (90.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.231     9.846    V/key_de/pulse_been_ready
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[444]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[444]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.809    V/key_de/key_down_reg[444]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[446]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.456ns (9.730%)  route 4.231ns (90.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.231     9.846    V/key_de/pulse_been_ready
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[446]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[446]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.809    V/key_de/key_down_reg[446]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[159]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.456ns (9.770%)  route 4.211ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.211     9.827    V/key_de/pulse_been_ready
    SLICE_X13Y10         FDCE                                         r  V/key_de/key_down_reg[159]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  V/key_de/key_down_reg[159]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X13Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.809    V/key_de/key_down_reg[159]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[144]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.456ns (9.770%)  route 4.211ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.211     9.827    V/key_de/pulse_been_ready
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[144]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[144]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.845    V/key_de/key_down_reg[144]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[145]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.456ns (9.770%)  route 4.211ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.211     9.827    V/key_de/pulse_been_ready
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[145]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[145]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.845    V/key_de/key_down_reg[145]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[152]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.456ns (9.770%)  route 4.211ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.211     9.827    V/key_de/pulse_been_ready
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[152]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.845    V/key_de/key_down_reg[152]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 V/key_de/op/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[156]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.456ns (9.770%)  route 4.211ns (90.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.638     5.159    V/key_de/op/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  V/key_de/op/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  V/key_de/op/pb_one_pluse_reg/Q
                         net (fo=513, routed)         4.211     9.827    V/key_de/pulse_been_ready
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  V/key_de/key_down_reg[156]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.845    V/key_de/key_down_reg[156]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 _clk_display/counter_p_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _clk_display/counter_p_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.952ns (21.647%)  route 3.446ns (78.353%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.621     5.142    _clk_display/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  _clk_display/counter_p_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  _clk_display/counter_p_reg[16]/Q
                         net (fo=2, routed)           0.833     6.432    _clk_display/counter_p[16]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.556 f  _clk_display/counter_p[30]_i_9/O
                         net (fo=1, routed)           0.417     6.973    _clk_display/counter_p[30]_i_9_n_0
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  _clk_display/counter_p[30]_i_8/O
                         net (fo=1, routed)           0.417     7.515    _clk_display/counter_p[30]_i_8_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.639 f  _clk_display/counter_p[30]_i_4/O
                         net (fo=2, routed)           0.691     8.329    _clk_display/counter_p[30]_i_4_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.453 r  _clk_display/counter_p[30]_i_1/O
                         net (fo=30, routed)          1.087     9.540    _clk_display/counter_p[30]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  _clk_display/counter_p_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.508    14.849    _clk_display/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  _clk_display/counter_p_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    _clk_display/counter_p_reg[21]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.593     1.476    V/key_de/inst/inst/clk
    SLICE_X7Y5           FDCE                                         r  V/key_de/inst/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  V/key_de/inst/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.064     1.681    V/key_de/key_in[7]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.726 r  V/key_de/i___2/key[7]_i_1/O
                         net (fo=1, routed)           0.000     1.726    V/key_de/key0_in[7]
    SLICE_X6Y5           FDCE                                         r  V/key_de/key_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.864     1.991    V/key_de/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  V/key_de/key_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121     1.610    V/key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.593     1.476    V/key_de/inst/inst/clk
    SLICE_X7Y4           FDCE                                         r  V/key_de/inst/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  V/key_de/inst/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.065     1.682    V/key_de/key_in[2]
    SLICE_X6Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.727 r  V/key_de/i___2/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    V/key_de/key0_in[2]
    SLICE_X6Y4           FDCE                                         r  V/key_de/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.864     1.991    V/key_de/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  V/key_de/key_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.121     1.610    V/key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.593     1.476    V/key_de/inst/inst/clk
    SLICE_X7Y5           FDCE                                         r  V/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  V/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.103     1.720    V/key_de/key_in[5]
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.765 r  V/key_de/i___2/key[5]_i_1/O
                         net (fo=1, routed)           0.000     1.765    V/key_de/key0_in[5]
    SLICE_X6Y5           FDCE                                         r  V/key_de/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.864     1.991    V/key_de/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  V/key_de/key_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.121     1.610    V/key_de/key_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.585     1.468    V/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y21          FDPE                                         r  V/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  V/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.133     1.742    V/key_de/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  V/key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    V/key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X2Y21          FDCE                                         r  V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.854     1.981    V/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y21          FDCE                                         r  V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.120     1.601    V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.593     1.476    V/key_de/inst/inst/clk
    SLICE_X5Y4           FDPE                                         r  V/key_de/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDPE (Prop_fdpe_C_Q)         0.128     1.604 r  V/key_de/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.053     1.658    V/key_de/is_break
    SLICE_X5Y4           LUT6 (Prop_lut6_I4_O)        0.099     1.757 r  V/key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.757    V/key_de/been_break_i_1_n_0
    SLICE_X5Y4           FDCE                                         r  V/key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.864     1.991    V/key_de/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  V/key_de/been_break_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.092     1.568    V/key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.585     1.468    V/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y21          FDPE                                         r  V/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  V/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.137     1.746    V/key_de/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  V/key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    V/key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X2Y21          FDCE                                         r  V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.854     1.981    V/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y21          FDCE                                         r  V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.121     1.602    V/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 deb_reset/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    deb_reset/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  deb_reset/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  deb_reset/DFF_reg[2]/Q
                         net (fo=3, routed)           0.128     1.743    deb_reset/DFF[2]
    SLICE_X0Y15          FDRE                                         r  deb_reset/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.860     1.987    deb_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  deb_reset/DFF_reg[3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.066     1.553    deb_reset/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 V/key_de/inst/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/inst/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.567     1.450    V/key_de/inst/inst/clk
    SLICE_X9Y2           FDCE                                         r  V/key_de/inst/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.591 f  V/key_de/inst/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.145     1.736    V/key_de/inst/inst/Ps2Interface_i/out[2]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  V/key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    V/key_de/inst/inst/Ps2Interface_i_n_13
    SLICE_X8Y2           FDCE                                         r  V/key_de/inst/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.837     1.964    V/key_de/inst/inst/clk
    SLICE_X8Y2           FDCE                                         r  V/key_de/inst/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.120     1.583    V/key_de/inst/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 deb_cancel/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_cancel/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.587     1.470    deb_cancel/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  deb_cancel/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  deb_cancel/DFF_reg[2]/Q
                         net (fo=3, routed)           0.128     1.739    deb_cancel/DFF[2]
    SLICE_X1Y19          FDRE                                         r  deb_cancel/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.856     1.983    deb_cancel/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  deb_cancel/DFF_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.071     1.541    deb_cancel/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 deb_NT5/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_NT5/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.587     1.470    deb_NT5/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  deb_NT5/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  deb_NT5/DFF_reg[2]/Q
                         net (fo=3, routed)           0.130     1.742    deb_NT5/DFF[2]
    SLICE_X0Y19          FDRE                                         r  deb_NT5/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.856     1.983    deb_NT5/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  deb_NT5/DFF_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.071     1.541    deb_NT5/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    V/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    V/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    V/charged_coin_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    V/charged_coin_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    V/charged_coin_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     V/key_de/been_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     V/key_de/been_extend_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4     V/key_de/been_ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     V/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   V/key_de/key_down_reg[112]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   V/key_de/key_down_reg[113]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   V/key_de/key_down_reg[114]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   V/key_de/key_down_reg[115]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   V/key_de/key_down_reg[116]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   V/key_de/key_down_reg[117]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y13   V/key_de/key_down_reg[118]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   V/key_de/key_down_reg[119]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   V/key_de/key_down_reg[120]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   V/key_de/key_down_reg[121]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    V/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    V/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    V/charged_coin_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    V/charged_coin_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    V/charged_coin_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     V/key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     V/key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     V/key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     V/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     V/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[273]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.456ns (8.719%)  route 4.774ns (91.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.774    10.382    V/key_de/onepulse_reset
    SLICE_X14Y16         FDCE                                         f  V/key_de/key_down_reg[273]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  V/key_de/key_down_reg[273]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    V/key_de/key_down_reg[273]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[275]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.456ns (8.719%)  route 4.774ns (91.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.774    10.382    V/key_de/onepulse_reset
    SLICE_X14Y16         FDCE                                         f  V/key_de/key_down_reg[275]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  V/key_de/key_down_reg[275]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    V/key_de/key_down_reg[275]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[280]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.456ns (8.719%)  route 4.774ns (91.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.774    10.382    V/key_de/onepulse_reset
    SLICE_X14Y16         FDCE                                         f  V/key_de/key_down_reg[280]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  V/key_de/key_down_reg[280]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    V/key_de/key_down_reg[280]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[282]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.456ns (8.719%)  route 4.774ns (91.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.774    10.382    V/key_de/onepulse_reset
    SLICE_X14Y16         FDCE                                         f  V/key_de/key_down_reg[282]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X14Y16         FDCE                                         r  V/key_de/key_down_reg[282]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    V/key_de/key_down_reg[282]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[274]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 0.456ns (9.224%)  route 4.488ns (90.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.488    10.096    V/key_de/onepulse_reset
    SLICE_X13Y16         FDCE                                         f  V/key_de/key_down_reg[274]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  V/key_de/key_down_reg[274]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    V/key_de/key_down_reg[274]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[278]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 0.456ns (9.224%)  route 4.488ns (90.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.488    10.096    V/key_de/onepulse_reset
    SLICE_X13Y16         FDCE                                         f  V/key_de/key_down_reg[278]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  V/key_de/key_down_reg[278]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    V/key_de/key_down_reg[278]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[285]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 0.456ns (9.224%)  route 4.488ns (90.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.488    10.096    V/key_de/onepulse_reset
    SLICE_X13Y16         FDCE                                         f  V/key_de/key_down_reg[285]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  V/key_de/key_down_reg[285]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    V/key_de/key_down_reg[285]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[286]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 0.456ns (9.224%)  route 4.488ns (90.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.488    10.096    V/key_de/onepulse_reset
    SLICE_X13Y16         FDCE                                         f  V/key_de/key_down_reg[286]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.443    14.784    V/key_de/clk_IBUF_BUFG
    SLICE_X13Y16         FDCE                                         r  V/key_de/key_down_reg[286]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.604    V/key_de/key_down_reg[286]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[433]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.456ns (9.321%)  route 4.436ns (90.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.436    10.044    V/key_de/onepulse_reset
    SLICE_X11Y11         FDCE                                         f  V/key_de/key_down_reg[433]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[433]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    V/key_de/key_down_reg[433]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[434]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 0.456ns (9.321%)  route 4.436ns (90.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.631     5.152    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         4.436    10.044    V/key_de/onepulse_reset
    SLICE_X11Y11         FDCE                                         f  V/key_de/key_down_reg[434]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.448    14.789    V/key_de/clk_IBUF_BUFG
    SLICE_X11Y11         FDCE                                         r  V/key_de/key_down_reg[434]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    V/key_de/key_down_reg[434]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  4.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.169     1.784    V/key_de/onepulse_reset
    SLICE_X1Y16          FDCE                                         f  V/key_de/key_down_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.859     1.986    V/key_de/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  V/key_de/key_down_reg[12]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    V/key_de/key_down_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.169     1.784    V/key_de/onepulse_reset
    SLICE_X1Y16          FDCE                                         f  V/key_de/key_down_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.859     1.986    V/key_de/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  V/key_de/key_down_reg[14]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    V/key_de/key_down_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.169     1.784    V/key_de/onepulse_reset
    SLICE_X1Y16          FDCE                                         f  V/key_de/key_down_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.859     1.986    V/key_de/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  V/key_de/key_down_reg[15]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    V/key_de/key_down_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.169     1.784    V/key_de/onepulse_reset
    SLICE_X1Y16          FDCE                                         f  V/key_de/key_down_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.859     1.986    V/key_de/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  V/key_de/key_down_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    V/key_de/key_down_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[480]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.938%)  route 0.241ns (63.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.241     1.856    V/key_de/onepulse_reset
    SLICE_X2Y15          FDCE                                         f  V/key_de/key_down_reg[480]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.860     1.987    V/key_de/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  V/key_de/key_down_reg[480]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.421    V/key_de/key_down_reg[480]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[488]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.938%)  route 0.241ns (63.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.241     1.856    V/key_de/onepulse_reset
    SLICE_X2Y15          FDCE                                         f  V/key_de/key_down_reg[488]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.860     1.987    V/key_de/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  V/key_de/key_down_reg[488]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.421    V/key_de/key_down_reg[488]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[490]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.938%)  route 0.241ns (63.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.241     1.856    V/key_de/onepulse_reset
    SLICE_X2Y15          FDCE                                         f  V/key_de/key_down_reg[490]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.860     1.987    V/key_de/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  V/key_de/key_down_reg[490]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.421    V/key_de/key_down_reg[490]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[493]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.938%)  route 0.241ns (63.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.241     1.856    V/key_de/onepulse_reset
    SLICE_X2Y15          FDCE                                         f  V/key_de/key_down_reg[493]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.860     1.987    V/key_de/clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  V/key_de/key_down_reg[493]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.421    V/key_de/key_down_reg[493]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[98]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.224%)  route 0.238ns (62.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.238     1.853    V/key_de/onepulse_reset
    SLICE_X5Y15          FDCE                                         f  V/key_de/key_down_reg[98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.858     1.985    V/key_de/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  V/key_de/key_down_reg[98]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    V/key_de/key_down_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 one_reset/pb_one_pluse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V/key_de/key_down_reg[103]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.591     1.474    one_reset/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  one_reset/pb_one_pluse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  one_reset/pb_one_pluse_reg/Q
                         net (fo=632, routed)         0.242     1.857    V/key_de/onepulse_reset
    SLICE_X4Y15          FDCE                                         f  V/key_de/key_down_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.858     1.985    V/key_de/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  V/key_de/key_down_reg[103]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    V/key_de/key_down_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.442    





