$date
	Fri Aug 10 23:47:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module freq_div_even_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 1 # reset $end
$scope module div_even $end
$var wire 1 " clk_in $end
$var wire 1 # reset $end
$var reg 1 ! clk_out $end
$var reg 4 $ cnt [3:0] $end
$var reg 1 % next_clk_out $end
$var reg 4 & next_cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
1%
b0 $
1#
0"
x!
$end
#5
0!
1"
#10
0"
0#
#15
0%
b0 &
1!
b1 $
1"
#20
0"
#25
1%
b1 &
0!
b0 $
1"
#30
0"
#35
0%
b0 &
1!
b1 $
1"
#40
0"
#45
1%
b1 &
0!
b0 $
1"
#50
0"
#55
0%
b0 &
1!
b1 $
1"
#60
0"
#65
1%
b1 &
0!
b0 $
1"
#70
0"
1#
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
0#
#145
0%
b0 &
1!
b1 $
1"
#150
0"
#155
1%
b1 &
0!
b0 $
1"
#160
0"
#165
0%
b0 &
1!
b1 $
1"
#170
0"
#175
1%
b1 &
0!
b0 $
1"
#180
0"
#185
0%
b0 &
1!
b1 $
1"
#190
0"
#195
1%
b1 &
0!
b0 $
1"
#200
0"
#205
0%
b0 &
1!
b1 $
1"
#210
0"
#215
1%
b1 &
0!
b0 $
1"
#220
0"
#225
0%
b0 &
1!
b1 $
1"
#230
0"
#235
1%
b1 &
0!
b0 $
1"
#240
0"
#245
0%
b0 &
1!
b1 $
1"
#250
0"
#255
1%
b1 &
0!
b0 $
1"
#260
0"
