// Seed: 1954644278
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wire  id_3
);
  uwire id_5;
  uwire id_6 = id_1, id_7;
  assign id_3 = id_5;
  assign id_3 = -1 > -1;
  assign id_3 = id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input wor id_2,
    input logic id_3,
    output wire id_4,
    input tri0 id_5,
    output supply1 id_6
);
  assign id_4 = id_2;
  always id_0 <= id_3;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4
  );
  wire id_8, id_9;
endmodule
