============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 12:27:47 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 11 trigger nets, 11 data nets.
KIT-1004 : Chipwatcher code = 1111010101110100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=60) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=60) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=60)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=60)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1567/16 useful/useless nets, 899/6 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1388/6 useful/useless nets, 1179/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1372/16 useful/useless nets, 1167/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 258 better
SYN-1014 : Optimize round 2
SYN-1032 : 1219/15 useful/useless nets, 1014/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1231/79 useful/useless nets, 1035/16 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 104 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1543/10 useful/useless nets, 1347/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5446, tnet num: 1543, tinst num: 1346, tnode num: 6928, tedge num: 8271.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1543 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (3.88), #lev = 6 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 134 (3.96), #lev = 6 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 365 instances into 134 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 227 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.747502s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (93.9%)

RUN-1004 : used memory is 147 MB, reserved memory is 112 MB, peak memory is 155 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (138 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 7 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 880 instances
RUN-0007 : 336 luts, 397 seqs, 67 mslices, 46 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1090 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 643 nets have 2 pins
RUN-1001 : 354 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     217     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     171     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 878 instances, 336 luts, 397 seqs, 113 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4434, tnet num: 1088, tinst num: 878, tnode num: 5901, tedge num: 7387.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1088 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.243220s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 294091
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 878.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 163315, overlap = 22.5
PHY-3002 : Step(2): len = 97709, overlap = 22.5
PHY-3002 : Step(3): len = 65387, overlap = 22.5
PHY-3002 : Step(4): len = 46800.1, overlap = 22.5
PHY-3002 : Step(5): len = 39268.2, overlap = 22.5
PHY-3002 : Step(6): len = 34331.5, overlap = 22.5
PHY-3002 : Step(7): len = 28290, overlap = 22.5
PHY-3002 : Step(8): len = 24314.6, overlap = 22.5
PHY-3002 : Step(9): len = 22491.9, overlap = 22.5
PHY-3002 : Step(10): len = 22350.3, overlap = 22.5
PHY-3002 : Step(11): len = 20065.5, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.15677e-06
PHY-3002 : Step(12): len = 20019, overlap = 15.875
PHY-3002 : Step(13): len = 19977.2, overlap = 15.75
PHY-3002 : Step(14): len = 19859.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03135e-05
PHY-3002 : Step(15): len = 19817, overlap = 15.75
PHY-3002 : Step(16): len = 19768.3, overlap = 15.75
PHY-3002 : Step(17): len = 19672.6, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.06271e-05
PHY-3002 : Step(18): len = 19616.8, overlap = 15.8125
PHY-3002 : Step(19): len = 19591.7, overlap = 15.8125
PHY-3002 : Step(20): len = 19569.8, overlap = 15.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1088 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026920s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(21): len = 20966.1, overlap = 8.34375
PHY-3002 : Step(22): len = 21099, overlap = 8.09375
PHY-3002 : Step(23): len = 20092.6, overlap = 9.96875
PHY-3002 : Step(24): len = 20336, overlap = 9.9375
PHY-3002 : Step(25): len = 19918, overlap = 9.40625
PHY-3002 : Step(26): len = 20352.4, overlap = 8.03125
PHY-3002 : Step(27): len = 19635.4, overlap = 8.84375
PHY-3002 : Step(28): len = 19761.6, overlap = 9.03125
PHY-3002 : Step(29): len = 19668.8, overlap = 11.125
PHY-3002 : Step(30): len = 19059, overlap = 10.6875
PHY-3002 : Step(31): len = 18985.9, overlap = 9.625
PHY-3002 : Step(32): len = 19101, overlap = 8.28125
PHY-3002 : Step(33): len = 18718.2, overlap = 7.125
PHY-3002 : Step(34): len = 17964, overlap = 7.25
PHY-3002 : Step(35): len = 18036.1, overlap = 7.5
PHY-3002 : Step(36): len = 18066.2, overlap = 7.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1088 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6211e-05
PHY-3002 : Step(37): len = 18355, overlap = 30.2812
PHY-3002 : Step(38): len = 18449.5, overlap = 30.1562
PHY-3002 : Step(39): len = 18601.6, overlap = 27.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2422e-05
PHY-3002 : Step(40): len = 18503, overlap = 28.5
PHY-3002 : Step(41): len = 18578.2, overlap = 27.2188
PHY-3002 : Step(42): len = 18644.9, overlap = 23.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.48441e-05
PHY-3002 : Step(43): len = 18493.2, overlap = 24.6875
PHY-3002 : Step(44): len = 18569.2, overlap = 24.125
PHY-3002 : Step(45): len = 18697, overlap = 24.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4434, tnet num: 1088, tinst num: 878, tnode num: 5901, tedge num: 7387.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 55.00 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1090.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21656, over cnt = 88(0%), over = 366, worst = 22
PHY-1001 : End global iterations;  0.076391s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.4%)

PHY-1001 : Congestion index: top1 = 28.02, top5 = 12.04, top10 = 6.79, top15 = 4.56.
PHY-1001 : End incremental global routing;  0.141494s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (55.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1088 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027213s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.187035s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (58.5%)

OPT-1001 : Current memory(MB): used = 195, reserve = 159, peak = 195.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 568/1090.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21656, over cnt = 88(0%), over = 366, worst = 22
PHY-1002 : len = 25304, over cnt = 49(0%), over = 63, worst = 4
PHY-1002 : len = 25264, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 25520, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 25592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.113627s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 26.81, top5 = 13.53, top10 = 7.71, top15 = 5.25.
OPT-1001 : End congestion update;  0.168893s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (46.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1088 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022838s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.191872s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 196, reserve = 161, peak = 196.
OPT-1001 : End physical optimization;  0.567239s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (68.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 336 LUT to BLE ...
SYN-4008 : Packed 336 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 214 remaining SEQ's ...
SYN-4005 : Packed 107 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 107 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 443/720 primitive instances ...
PHY-3001 : End packing;  0.037724s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 396 instances
RUN-1001 : 181 mslices, 181 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 908 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 450 nets have 2 pins
RUN-1001 : 357 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 394 instances, 362 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 19062.6, Over = 36.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3740, tnet num: 906, tinst num: 394, tnode num: 4810, tedge num: 6526.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.217499s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.97471e-06
PHY-3002 : Step(46): len = 18515.6, overlap = 36
PHY-3002 : Step(47): len = 18617.6, overlap = 36.5
PHY-3002 : Step(48): len = 18674.4, overlap = 34.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99494e-05
PHY-3002 : Step(49): len = 18464, overlap = 34.5
PHY-3002 : Step(50): len = 18548.5, overlap = 34.75
PHY-3002 : Step(51): len = 18915.3, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98988e-05
PHY-3002 : Step(52): len = 18886.2, overlap = 33.25
PHY-3002 : Step(53): len = 19105.3, overlap = 33.75
PHY-3002 : Step(54): len = 19288.6, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.112185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 28933.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019140s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00042051
PHY-3002 : Step(55): len = 25148.6, overlap = 8.5
PHY-3002 : Step(56): len = 23371, overlap = 14
PHY-3002 : Step(57): len = 22378.8, overlap = 15.5
PHY-3002 : Step(58): len = 21969.8, overlap = 16.25
PHY-3002 : Step(59): len = 21445.9, overlap = 17.5
PHY-3002 : Step(60): len = 21354.3, overlap = 18.5
PHY-3002 : Step(61): len = 21155.3, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00084102
PHY-3002 : Step(62): len = 21286.6, overlap = 18.25
PHY-3002 : Step(63): len = 21340.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00168204
PHY-3002 : Step(64): len = 21370.7, overlap = 17.5
PHY-3002 : Step(65): len = 21370.7, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006440s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 25729.6, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 25869.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3740, tnet num: 906, tinst num: 394, tnode num: 4810, tedge num: 6526.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 34/908.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31504, over cnt = 101(0%), over = 158, worst = 5
PHY-1002 : len = 32248, over cnt = 46(0%), over = 58, worst = 5
PHY-1002 : len = 32976, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 33080, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.169058s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.2%)

PHY-1001 : Congestion index: top1 = 24.89, top5 = 16.30, top10 = 10.25, top15 = 7.19.
PHY-1001 : End incremental global routing;  0.231769s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (20.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025187s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.275160s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.1%)

OPT-1001 : Current memory(MB): used = 199, reserve = 165, peak = 200.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 751/908.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.89, top5 = 16.30, top10 = 10.25, top15 = 7.19.
OPT-1001 : End congestion update;  0.065426s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.084680s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.4%)

OPT-1001 : Current memory(MB): used = 201, reserve = 166, peak = 201.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020954s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 751/908.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008217s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.1%)

PHY-1001 : Congestion index: top1 = 24.89, top5 = 16.30, top10 = 10.25, top15 = 7.19.
PHY-1001 : End incremental global routing;  0.075318s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024706s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 751/908.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007406s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.0%)

PHY-1001 : Congestion index: top1 = 24.89, top5 = 16.30, top10 = 10.25, top15 = 7.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017953s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.778177s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (68.3%)

RUN-1003 : finish command "place" in  4.810744s wall, 1.796875s user + 0.281250s system = 2.078125s CPU (43.2%)

RUN-1004 : used memory is 184 MB, reserved memory is 149 MB, peak memory is 201 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 396 instances
RUN-1001 : 181 mslices, 181 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 908 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 450 nets have 2 pins
RUN-1001 : 357 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3740, tnet num: 906, tinst num: 394, tnode num: 4810, tedge num: 6526.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 181 mslices, 181 lslices, 19 pads, 10 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 906 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 30960, over cnt = 102(0%), over = 158, worst = 5
PHY-1002 : len = 31816, over cnt = 52(0%), over = 64, worst = 4
PHY-1002 : len = 32624, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 32752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160082s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.3%)

PHY-1001 : Congestion index: top1 = 25.13, top5 = 16.37, top10 = 10.28, top15 = 7.19.
PHY-1001 : End global routing;  0.221412s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (49.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 224, reserve = 189, peak = 238.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 490, reserve = 460, peak = 490.
PHY-1001 : End build detailed router design. 4.304543s wall, 3.875000s user + 0.046875s system = 3.921875s CPU (91.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 12280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.532323s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 521, reserve = 492, peak = 521.
PHY-1001 : End phase 1; 1.544713s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Patch 537 net; 0.677250s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (90.0%)

PHY-1022 : len = 97256, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 522, reserve = 493, peak = 522.
PHY-1001 : End initial routed; 2.631527s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (92.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/790(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.247305s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 522, reserve = 493, peak = 522.
PHY-1001 : End phase 2; 2.878932s wall, 2.687500s user + 0.000000s system = 2.687500s CPU (93.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 97256, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008271s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 97312, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.058873s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (53.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 97312, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.037228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 97328, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/790(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.250237s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.129998s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.1%)

PHY-1001 : Current memory(MB): used = 534, reserve = 505, peak = 534.
PHY-1001 : End phase 3; 0.656495s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (80.9%)

PHY-1003 : Routed, final wirelength = 97328
PHY-1001 : Current memory(MB): used = 535, reserve = 506, peak = 535.
PHY-1001 : End export database. 0.015169s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.0%)

PHY-1001 : End detail routing;  9.675547s wall, 8.859375s user + 0.062500s system = 8.921875s CPU (92.2%)

RUN-1003 : finish command "route" in  10.189916s wall, 9.234375s user + 0.078125s system = 9.312500s CPU (91.4%)

RUN-1004 : used memory is 469 MB, reserved memory is 439 MB, peak memory is 535 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      579   out of  19600    2.95%
#reg                      418   out of  19600    2.13%
#le                       685
  #lut only               267   out of    685   38.98%
  #reg only               106   out of    685   15.47%
  #lut&reg                312   out of    685   45.55%
#dsp                        0   out of     29    0.00%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di               172
#2        config_inst_syn_9    GCLK               config             config_inst.jtck           82
#3        adc_clk_dup_3        GCLK               mslice             adc/data_en_n_syn_13.q0    5


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |685    |466     |113     |418     |10      |0       |
|  adc                               |adc_ctrl       |12     |12      |0       |9       |0       |0       |
|  fifo_list                         |fifo_ctrl      |48     |23      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |46     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |62     |56      |6       |38      |0       |0       |
|  tx                                |uart_tx        |50     |34      |8       |36      |0       |0       |
|  type                              |type_choice    |129    |121     |8       |75      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |381    |217     |75      |226     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |381    |217     |75      |226     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |142    |63      |0       |133     |0       |0       |
|        reg_inst                    |register       |140    |61      |0       |131     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |239    |154     |75      |93      |0       |0       |
|        bus_inst                    |bus_top        |34     |22      |10      |14      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |16      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       431   
    #2          2       204   
    #3          3       116   
    #4          4        37   
    #5        5-10       59   
    #6        11-50      34   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.89            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 394
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 908, pip num: 8186
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 13
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 958 valid insts, and 23011 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100011111010101110100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.602525s wall, 9.078125s user + 0.062500s system = 9.140625s CPU (351.2%)

RUN-1004 : used memory is 490 MB, reserved memory is 459 MB, peak memory is 672 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_122747.log"
