Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 18:54:36 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             226 |           99 |
| Yes          | No                    | No                     |              22 |            9 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              52 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | game0/gamestart/count_time          |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game0/gamestart/square_y[4]_i_1_n_0 |                                        |                1 |              4 |         4.00 |
|  game0/E[0]    |                                     |                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game0/gamestart/i                   |                                        |                2 |              5 |         2.50 |
|  clk25MHZ_BUFG |                                     | vga0/h_count[9]_i_1_n_0                |                3 |             10 |         3.33 |
|  clk25MHZ_BUFG | vga0/v_count                        | rst_IBUF                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | game0/gamestart/square_x[2]_i_1_n_0 |                                        |                5 |             12 |         2.40 |
|  clk25MHZ_BUFG |                                     | vga0/rdn                               |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                     |                                        |                6 |             15 |         2.50 |
|  clk25MHZ_BUFG |                                     |                                        |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | game0/gamestart/count_time          | game0/gamestart/count_time[25]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | game0/gamestart/i                   | game0/gamestart/i[31]_i_1_n_0          |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                     | game0/gamestart/map1__0                |               92 |            204 |         2.22 |
+----------------+-------------------------------------+----------------------------------------+------------------+----------------+--------------+


