# ready_valid

Just some FPGA experiments in pipelining
