Verilator Tree Dump (format 0x3900) from <e557> to <e635>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a1730 <e353> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x55555619c620 <e424> {c1ai}  register4 -> register4 [scopep=0x5555561aef60]
    1:2: VAR 0x5555561a1a30 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a1dd0 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2170 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a2510 <e374> {c3av} @dt=0x555556199f50@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a9800 <e380> {c4ax} @dt=0x555556199f50@(G/w4)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561ab5b0 <e471> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [VSTATIC]  PORT
    1:2: VAR 0x5555561ab730 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [VSTATIC]  PORT
    1:2: VAR 0x5555561ab8b0 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561aba30 <e258> {c3av} @dt=0x555556199f50@(G/w4)  register4__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561abbb0 <e324> {c4ax} @dt=0x555556199f50@(G/w4)  register4__DOT__q [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561af060 <e560#> {c1ai}
    1:2:2: SCOPE 0x5555561aef60 <e558#> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a1730]
    1:2:2:1: VARSCOPE 0x5555561af120 <e562#> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a1a30 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af200 <e565#> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a1dd0 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af2e0 <e568#> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a2170 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af400 <e571#> {c3av} @dt=0x555556199f50@(G/w4)  TOP->inp -> VAR 0x5555561a2510 <e374> {c3av} @dt=0x555556199f50@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af520 <e574#> {c4ax} @dt=0x555556199f50@(G/w4)  TOP->q -> VAR 0x5555561a9800 <e380> {c4ax} @dt=0x555556199f50@(G/w4)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b07c0 <e581#> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__load -> VAR 0x5555561ab5b0 <e471> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b08e0 <e584#> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clr -> VAR 0x5555561ab730 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0a00 <e587#> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clk -> VAR 0x5555561ab8b0 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0b20 <e590#> {c3av} @dt=0x555556199f50@(G/w4)  TOP->register4__DOT__inp -> VAR 0x5555561aba30 <e258> {c3av} @dt=0x555556199f50@(G/w4)  register4__DOT__inp [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0c40 <e593#> {c4ax} @dt=0x555556199f50@(G/w4)  TOP->register4__DOT__q -> VAR 0x5555561abbb0 <e324> {c4ax} @dt=0x555556199f50@(G/w4)  register4__DOT__q [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561af640 <e433> {c2ai} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:1: VARREF 0x5555561af700 <e430> {c2ai} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af120 <e562#> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a1a30 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561af820 <e431> {c2ai} @dt=0x5555561a3230@(G/w1)  load [LV] => VARSCOPE 0x5555561b07c0 <e581#> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__load -> VAR 0x5555561ab5b0 <e471> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561af9c0 <e575#> {c2ao} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:1: VARREF 0x5555561afa80 <e439> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af200 <e565#> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a1dd0 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561afba0 <e440> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [LV] => VARSCOPE 0x5555561b08e0 <e584#> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clr -> VAR 0x5555561ab730 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561afd40 <e576#> {c2at} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:1: VARREF 0x5555561afe00 <e448> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af2e0 <e568#> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a2170 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561aff20 <e449> {c2at} @dt=0x5555561a3230@(G/w1)  clk [LV] => VARSCOPE 0x5555561b0a00 <e587#> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clk -> VAR 0x5555561ab8b0 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b00c0 <e577#> {c3av} @dt=0x555556199f50@(G/w4)
    1:2:2:2:1: VARREF 0x5555561b0180 <e457> {c3av} @dt=0x555556199f50@(G/w4)  inp [RV] <- VARSCOPE 0x5555561af400 <e571#> {c3av} @dt=0x555556199f50@(G/w4)  TOP->inp -> VAR 0x5555561a2510 <e374> {c3av} @dt=0x555556199f50@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b02a0 <e458> {c3av} @dt=0x555556199f50@(G/w4)  inp [LV] => VARSCOPE 0x5555561b0b20 <e590#> {c3av} @dt=0x555556199f50@(G/w4)  TOP->register4__DOT__inp -> VAR 0x5555561aba30 <e258> {c3av} @dt=0x555556199f50@(G/w4)  register4__DOT__inp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b0440 <e578#> {c4ax} @dt=0x555556199f50@(G/w4)
    1:2:2:2:1: VARREF 0x5555561b0500 <e466> {c4ax} @dt=0x555556199f50@(G/w4)  q [RV] <- VARSCOPE 0x5555561af520 <e574#> {c4ax} @dt=0x555556199f50@(G/w4)  TOP->q -> VAR 0x5555561a9800 <e380> {c4ax} @dt=0x555556199f50@(G/w4)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b0620 <e467> {c4ax} @dt=0x555556199f50@(G/w4)  q [LV] => VARSCOPE 0x5555561b0c40 <e593#> {c4ax} @dt=0x555556199f50@(G/w4)  TOP->register4__DOT__q -> VAR 0x5555561abbb0 <e324> {c4ax} @dt=0x555556199f50@(G/w4)  register4__DOT__q [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x5555561b0d60 <e594#> {c6ac}
    1:2:2:2:1: SENTREE 0x5555561b0e20 <e164> {c6aj}
    1:2:2:2:1:1: SENITEM 0x5555561b0ee0 <e102> {c6al} [POS]
    1:2:2:2:1:1:1: VARREF 0x5555561b0fa0 <e280> {c6at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af2e0 <e568#> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a2170 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x5555561b10c0 <e166> {c7ad}
    1:2:2:2:2:1: VARREF 0x5555561b1190 <e515> {c7ah} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af200 <e565#> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a1dd0 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: ASSIGNDLY 0x5555561b12b0 <e336> {c8ag} @dt=0x555556199f50@(G/w4)
    1:2:2:2:2:2:1: CONST 0x5555561b1370 <e334> {c8aj} @dt=0x555556199f50@(G/w4)  4'h0
    1:2:2:2:2:2:2: VARREF 0x5555561b14b0 <e335> {c8ae} @dt=0x555556199f50@(G/w4)  q [LV] => VARSCOPE 0x5555561af520 <e574#> {c4ax} @dt=0x555556199f50@(G/w4)  TOP->q -> VAR 0x5555561a9800 <e380> {c4ax} @dt=0x555556199f50@(G/w4)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3: IF 0x5555561b15d0 <e145> {c9ai}
    1:2:2:2:2:3:1: VARREF 0x5555561b16a0 <e521> {c9am} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af120 <e562#> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a1a30 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2: ASSIGNDLY 0x5555561b17c0 <e348> {c10ag} @dt=0x555556199f50@(G/w4)
    1:2:2:2:2:3:2:1: VARREF 0x5555561b1880 <e296> {c10aj} @dt=0x555556199f50@(G/w4)  inp [RV] <- VARSCOPE 0x5555561af400 <e571#> {c3av} @dt=0x555556199f50@(G/w4)  TOP->inp -> VAR 0x5555561a2510 <e374> {c3av} @dt=0x555556199f50@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:3:2:2: VARREF 0x5555561b19a0 <e347> {c10ae} @dt=0x555556199f50@(G/w4)  q [LV] => VARSCOPE 0x5555561af520 <e574#> {c4ax} @dt=0x555556199f50@(G/w4)  TOP->q -> VAR 0x5555561a9800 <e380> {c4ax} @dt=0x555556199f50@(G/w4)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
