Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 11 04:35:08 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7s75
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              91 |           34 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              10 |            7 |
| Yes          | No                    | Yes                    |             137 |           53 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------+--------------------------+------------------+----------------+--------------+
|        Clock Signal       |    Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------------+--------------------------+------------------+----------------+--------------+
|  state_reg[3]_LDC_i_1_n_0 |                     | state_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  lcd_e_OBUF_BUFG          | CNT_EM              |                          |                1 |              1 |         1.00 |
|  lcd_e_OBUF_BUFG          |                     |                          |                3 |              4 |         1.33 |
|  lcd_e_OBUF_BUFG          | prev_state          |                          |                3 |              4 |         1.33 |
|  lcd_e_OBUF_BUFG          | state[3]_C_i_1_n_0  | state_reg[3]_LDC_i_1_n_0 |                1 |              4 |         4.00 |
|  lcd_e_OBUF_BUFG          | state[3]_C_i_1_n_0  | state_reg[3]_LDC_i_2_n_0 |                1 |              4 |         4.00 |
|  lcd_e_OBUF_BUFG          | lcd_state           |                          |                3 |              5 |         1.67 |
|  lcd_e_OBUF_BUFG          | lcd_rs_i_1_n_0      | state_c_i_1_n_0          |                8 |              9 |         1.12 |
|  lcd_e_OBUF_BUFG          | s_red_i_1_n_0       | state_c_i_1_n_0          |                9 |             24 |         2.67 |
|  lcd_e_OBUF_BUFG          | CNT_MODE[0]_i_1_n_0 | state_c_i_1_n_0          |                8 |             32 |         4.00 |
|  lcd_e_OBUF_BUFG          | CNT_c0              | state_c_i_1_n_0          |               14 |             32 |         2.29 |
|  lcd_e_OBUF_BUFG          | cnt[31]_i_1_n_0     | state_c_i_1_n_0          |               12 |             32 |         2.67 |
|  lcd_e_OBUF_BUFG          |                     | state_c_i_1_n_0          |               34 |             91 |         2.68 |
+---------------------------+---------------------+--------------------------+------------------+----------------+--------------+


