0,test_designs/always02.v.out,4,38,3,6,0,0,0,2
1,vtr_designs/arithmetic/cmu_DFT/verilog/64-16bit-fixed-JACM.v.out,3446,32874,2302,25079,28,29440,0,1954
2,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_10.v.out,145,1927,131,1675,0,0,0,41
3,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_11.v.out,162,2166,146,1878,0,0,0,46
4,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_12.v.out,166,2239,149,1933,0,0,0,48
5,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_13.v.out,188,2534,169,2192,0,0,0,54
6,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_14.v.out,192,2607,172,2247,0,0,0,56
7,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_15.v.out,209,2846,187,2450,0,0,0,61
8,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_16.v.out,213,2919,190,2505,0,0,0,63
9,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_17.v.out,250,3383,225,2933,0,0,0,72
10,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_18.v.out,254,3456,228,2988,0,0,0,74
11,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_19.v.out,271,3695,243,3191,0,0,0,79
12,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_20.v.out,275,3768,246,3246,0,0,0,81
13,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_21.v.out,297,4063,266,3505,0,0,0,87
14,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_22.v.out,301,4136,269,3560,0,0,0,89
15,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_23.v.out,318,4375,284,3763,0,0,0,94
16,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_24.v.out,322,4448,287,3818,0,0,0,96
17,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_25.v.out,349,4799,312,4133,0,0,0,103
18,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_26.v.out,353,4872,315,4188,0,0,0,105
19,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_27.v.out,370,5111,330,4391,0,0,0,110
20,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_28.v.out,374,5184,333,4446,0,0,0,112
21,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_29.v.out,396,5479,353,4705,0,0,0,118
22,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_30.v.out,400,5552,356,4760,0,0,0,120
23,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_31.v.out,417,5791,371,4963,0,0,0,125
24,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_32.v.out,421,5864,374,5018,0,0,0,127
25,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_33.v.out,463,6384,414,5502,0,0,0,137
26,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_34.v.out,467,6457,417,5557,0,0,0,139
27,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_35.v.out,484,6696,432,5760,0,0,0,144
28,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_36.v.out,488,6769,435,5815,0,0,0,146
29,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_37.v.out,510,7064,455,6074,0,0,0,152
30,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_38.v.out,514,7137,458,6129,0,0,0,154
31,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_39.v.out,531,7376,473,6332,0,0,0,159
32,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_40.v.out,535,7449,476,6387,0,0,0,161
33,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_41.v.out,562,7800,501,6702,0,0,0,168
34,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_42.v.out,566,7873,504,6757,0,0,0,170
35,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_43.v.out,583,8112,519,6960,0,0,0,175
36,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_44.v.out,587,8185,522,7015,0,0,0,177
37,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_45.v.out,609,8480,542,7274,0,0,0,183
38,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_46.v.out,613,8553,545,7329,0,0,0,185
39,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_47.v.out,630,8792,560,7532,0,0,0,190
40,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_48.v.out,634,8865,563,7587,0,0,0,192
41,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_49.v.out,666,9272,593,7958,0,0,0,200
42,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_50.v.out,670,9345,596,8013,0,0,0,202
43,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_51.v.out,687,9584,611,8216,0,0,0,207
44,vtr_designs/arithmetic/generated_circuits/FIR_filters/verilog/fir_pipe_52.v.out,691,9657,614,8271,0,0,0,209
45,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_004bits.v.out,26,112,26,112,0,0,0,8
46,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_005bits.v.out,26,137,26,137,0,0,0,8
47,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_006bits.v.out,26,162,26,162,0,0,0,8
48,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_007bits.v.out,26,187,26,187,0,0,0,8
49,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_008bits.v.out,26,212,26,212,0,0,0,8
50,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_009bits.v.out,26,237,26,237,0,0,0,8
51,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_010bits.v.out,26,262,26,262,0,0,0,8
52,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_011bits.v.out,26,287,26,287,0,0,0,8
53,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_012bits.v.out,26,312,26,312,0,0,0,8
54,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_013bits.v.out,26,337,26,337,0,0,0,8
55,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_014bits.v.out,26,362,26,362,0,0,0,8
56,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_015bits.v.out,26,387,26,387,0,0,0,8
57,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_016bits.v.out,26,412,26,412,0,0,0,8
58,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_017bits.v.out,26,437,26,437,0,0,0,8
59,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_018bits.v.out,26,462,26,462,0,0,0,8
60,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_019bits.v.out,26,487,26,487,0,0,0,8
61,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_020bits.v.out,26,512,26,512,0,0,0,8
62,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_021bits.v.out,26,537,26,537,0,0,0,8
63,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_022bits.v.out,26,562,26,562,0,0,0,8
64,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_023bits.v.out,26,587,26,587,0,0,0,8
65,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_024bits.v.out,26,612,26,612,0,0,0,8
66,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_028bits.v.out,26,712,26,712,0,0,0,8
67,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_032bits.v.out,26,812,26,812,0,0,0,8
68,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_048bits.v.out,26,1212,26,1212,0,0,0,8
69,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_064bits.v.out,26,1612,26,1612,0,0,0,8
70,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_096bits.v.out,26,2412,26,2412,0,0,0,8
71,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_2L_128bits.v.out,26,3212,26,3212,0,0,0,8
72,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_004bits.v.out,46,212,46,212,0,0,0,16
73,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_005bits.v.out,46,257,46,257,0,0,0,16
74,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_006bits.v.out,46,302,46,302,0,0,0,16
75,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_007bits.v.out,46,347,46,347,0,0,0,16
76,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_008bits.v.out,46,392,46,392,0,0,0,16
77,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_009bits.v.out,46,437,46,437,0,0,0,16
78,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_010bits.v.out,46,482,46,482,0,0,0,16
79,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_011bits.v.out,46,527,46,527,0,0,0,16
80,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_012bits.v.out,46,572,46,572,0,0,0,16
81,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_013bits.v.out,46,617,46,617,0,0,0,16
82,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_014bits.v.out,46,662,46,662,0,0,0,16
83,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_015bits.v.out,46,707,46,707,0,0,0,16
84,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_016bits.v.out,46,752,46,752,0,0,0,16
85,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_017bits.v.out,46,797,46,797,0,0,0,16
86,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_018bits.v.out,46,842,46,842,0,0,0,16
87,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_019bits.v.out,46,887,46,887,0,0,0,16
88,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_020bits.v.out,46,932,46,932,0,0,0,16
89,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_021bits.v.out,46,977,46,977,0,0,0,16
90,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_022bits.v.out,46,1022,46,1022,0,0,0,16
91,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_023bits.v.out,46,1067,46,1067,0,0,0,16
92,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_024bits.v.out,46,1112,46,1112,0,0,0,16
93,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_028bits.v.out,46,1292,46,1292,0,0,0,16
94,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_032bits.v.out,46,1472,46,1472,0,0,0,16
95,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_048bits.v.out,46,2192,46,2192,0,0,0,16
96,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_064bits.v.out,46,2912,46,2912,0,0,0,16
97,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_096bits.v.out,46,4352,46,4352,0,0,0,16
98,vtr_designs/arithmetic/generated_circuits/adder_trees/verilog/adder_tree_3L_128bits.v.out,46,5792,46,5792,0,0,0,16
99,vtr_designs/arithmetic/generated_circuits/cmu_DFT/verilog/64-16bit-fixed-JACM.v.out,3446,32874,2302,25079,28,29440,0,1954
100,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_001bits.v.out,7,9,6,7,0,0,0,4
101,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_002bits.v.out,7,15,6,12,0,0,0,4
102,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_003bits.v.out,7,21,6,17,0,0,0,4
103,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_004bits.v.out,7,27,6,22,0,0,0,4
104,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_005bits.v.out,7,33,6,27,0,0,0,4
105,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_006bits.v.out,7,39,6,32,0,0,0,4
106,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_007bits.v.out,7,45,6,37,0,0,0,4
107,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_008bits.v.out,7,51,6,42,0,0,0,4
108,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_009bits.v.out,7,57,6,47,0,0,0,4
109,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_010bits.v.out,7,63,6,52,0,0,0,4
110,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_011bits.v.out,7,69,6,57,0,0,0,4
111,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_012bits.v.out,7,75,6,62,0,0,0,4
112,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_013bits.v.out,7,81,6,67,0,0,0,4
113,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_014bits.v.out,7,87,6,72,0,0,0,4
114,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_015bits.v.out,7,93,6,77,0,0,0,4
115,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_016bits.v.out,7,99,6,82,0,0,0,4
116,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_017bits.v.out,7,105,6,87,0,0,0,4
117,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_018bits.v.out,7,111,6,92,0,0,0,4
118,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_019bits.v.out,7,117,6,97,0,0,0,4
119,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_020bits.v.out,7,123,6,102,0,0,0,4
120,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_021bits.v.out,7,129,6,107,0,0,0,4
121,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_022bits.v.out,7,135,6,112,0,0,0,4
122,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_023bits.v.out,7,141,6,117,0,0,0,4
123,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_024bits.v.out,7,147,6,122,0,0,0,4
124,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_025bits.v.out,7,153,6,127,0,0,0,4
125,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_026bits.v.out,7,159,6,132,0,0,0,4
126,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_027bits.v.out,7,165,6,137,0,0,0,4
127,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_028bits.v.out,7,171,6,142,0,0,0,4
128,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_029bits.v.out,7,177,6,147,0,0,0,4
129,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_030bits.v.out,7,183,6,152,0,0,0,4
130,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_031bits.v.out,7,189,6,157,0,0,0,4
131,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_032bits.v.out,7,195,6,162,0,0,0,4
132,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_033bits.v.out,7,201,6,167,0,0,0,4
133,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_034bits.v.out,7,207,6,172,0,0,0,4
134,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_035bits.v.out,7,213,6,177,0,0,0,4
135,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_036bits.v.out,7,219,6,182,0,0,0,4
136,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_037bits.v.out,7,225,6,187,0,0,0,4
137,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_038bits.v.out,7,231,6,192,0,0,0,4
138,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_039bits.v.out,7,237,6,197,0,0,0,4
139,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_040bits.v.out,7,243,6,202,0,0,0,4
140,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_041bits.v.out,7,249,6,207,0,0,0,4
141,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_042bits.v.out,7,255,6,212,0,0,0,4
142,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_043bits.v.out,7,261,6,217,0,0,0,4
143,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_044bits.v.out,7,267,6,222,0,0,0,4
144,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_045bits.v.out,7,273,6,227,0,0,0,4
145,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_046bits.v.out,7,279,6,232,0,0,0,4
146,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_047bits.v.out,7,285,6,237,0,0,0,4
147,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_048bits.v.out,7,291,6,242,0,0,0,4
148,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_049bits.v.out,7,297,6,247,0,0,0,4
149,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_050bits.v.out,7,303,6,252,0,0,0,4
150,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_051bits.v.out,7,309,6,257,0,0,0,4
151,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_052bits.v.out,7,315,6,262,0,0,0,4
152,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_053bits.v.out,7,321,6,267,0,0,0,4
153,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_054bits.v.out,7,327,6,272,0,0,0,4
154,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_055bits.v.out,7,333,6,277,0,0,0,4
155,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_056bits.v.out,7,339,6,282,0,0,0,4
156,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_057bits.v.out,7,345,6,287,0,0,0,4
157,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_058bits.v.out,7,351,6,292,0,0,0,4
158,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_059bits.v.out,7,357,6,297,0,0,0,4
159,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_060bits.v.out,7,363,6,302,0,0,0,4
160,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_061bits.v.out,7,369,6,307,0,0,0,4
161,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_062bits.v.out,7,375,6,312,0,0,0,4
162,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_063bits.v.out,7,381,6,317,0,0,0,4
163,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_064bits.v.out,7,387,6,322,0,0,0,4
164,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_065bits.v.out,7,393,6,327,0,0,0,4
165,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_066bits.v.out,7,399,6,332,0,0,0,4
166,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_067bits.v.out,7,405,6,337,0,0,0,4
167,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_068bits.v.out,7,411,6,342,0,0,0,4
168,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_069bits.v.out,7,417,6,347,0,0,0,4
169,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_070bits.v.out,7,423,6,352,0,0,0,4
170,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_071bits.v.out,7,429,6,357,0,0,0,4
171,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_072bits.v.out,7,435,6,362,0,0,0,4
172,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_073bits.v.out,7,441,6,367,0,0,0,4
173,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_074bits.v.out,7,447,6,372,0,0,0,4
174,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_075bits.v.out,7,453,6,377,0,0,0,4
175,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_076bits.v.out,7,459,6,382,0,0,0,4
176,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_077bits.v.out,7,465,6,387,0,0,0,4
177,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_078bits.v.out,7,471,6,392,0,0,0,4
178,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_079bits.v.out,7,477,6,397,0,0,0,4
179,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_080bits.v.out,7,483,6,402,0,0,0,4
180,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_081bits.v.out,7,489,6,407,0,0,0,4
181,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_082bits.v.out,7,495,6,412,0,0,0,4
182,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_083bits.v.out,7,501,6,417,0,0,0,4
183,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_084bits.v.out,7,507,6,422,0,0,0,4
184,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_085bits.v.out,7,513,6,427,0,0,0,4
185,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_086bits.v.out,7,519,6,432,0,0,0,4
186,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_087bits.v.out,7,525,6,437,0,0,0,4
187,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_088bits.v.out,7,531,6,442,0,0,0,4
188,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_089bits.v.out,7,537,6,447,0,0,0,4
189,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_090bits.v.out,7,543,6,452,0,0,0,4
190,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_091bits.v.out,7,549,6,457,0,0,0,4
191,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_092bits.v.out,7,555,6,462,0,0,0,4
192,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_093bits.v.out,7,561,6,467,0,0,0,4
193,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_094bits.v.out,7,567,6,472,0,0,0,4
194,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_095bits.v.out,7,573,6,477,0,0,0,4
195,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_096bits.v.out,7,579,6,482,0,0,0,4
196,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_097bits.v.out,7,585,6,487,0,0,0,4
197,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_098bits.v.out,7,591,6,492,0,0,0,4
198,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_099bits.v.out,7,597,6,497,0,0,0,4
199,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_100bits.v.out,7,603,6,502,0,0,0,4
200,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_101bits.v.out,7,609,6,507,0,0,0,4
201,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_102bits.v.out,7,615,6,512,0,0,0,4
202,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_103bits.v.out,7,621,6,517,0,0,0,4
203,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_104bits.v.out,7,627,6,522,0,0,0,4
204,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_105bits.v.out,7,633,6,527,0,0,0,4
205,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_106bits.v.out,7,639,6,532,0,0,0,4
206,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_107bits.v.out,7,645,6,537,0,0,0,4
207,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_108bits.v.out,7,651,6,542,0,0,0,4
208,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_109bits.v.out,7,657,6,547,0,0,0,4
209,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_110bits.v.out,7,663,6,552,0,0,0,4
210,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_111bits.v.out,7,669,6,557,0,0,0,4
211,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_112bits.v.out,7,675,6,562,0,0,0,4
212,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_113bits.v.out,7,681,6,567,0,0,0,4
213,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_114bits.v.out,7,687,6,572,0,0,0,4
214,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_115bits.v.out,7,693,6,577,0,0,0,4
215,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_116bits.v.out,7,699,6,582,0,0,0,4
216,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_117bits.v.out,7,705,6,587,0,0,0,4
217,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_118bits.v.out,7,711,6,592,0,0,0,4
218,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_119bits.v.out,7,717,6,597,0,0,0,4
219,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_120bits.v.out,7,723,6,602,0,0,0,4
220,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_121bits.v.out,7,729,6,607,0,0,0,4
221,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_122bits.v.out,7,735,6,612,0,0,0,4
222,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_123bits.v.out,7,741,6,617,0,0,0,4
223,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_124bits.v.out,7,747,6,622,0,0,0,4
224,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_125bits.v.out,7,753,6,627,0,0,0,4
225,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_126bits.v.out,7,759,6,632,0,0,0,4
226,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_127bits.v.out,7,765,6,637,0,0,0,4
227,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_128bits.v.out,7,771,6,642,0,0,0,4
228,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_129bits.v.out,7,777,6,647,0,0,0,4
229,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_130bits.v.out,7,783,6,652,0,0,0,4
230,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_131bits.v.out,7,789,6,657,0,0,0,4
231,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_132bits.v.out,7,795,6,662,0,0,0,4
232,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_133bits.v.out,7,801,6,667,0,0,0,4
233,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_134bits.v.out,7,807,6,672,0,0,0,4
234,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_135bits.v.out,7,813,6,677,0,0,0,4
235,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_136bits.v.out,7,819,6,682,0,0,0,4
236,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_137bits.v.out,7,825,6,687,0,0,0,4
237,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_138bits.v.out,7,831,6,692,0,0,0,4
238,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_139bits.v.out,7,837,6,697,0,0,0,4
239,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_140bits.v.out,7,843,6,702,0,0,0,4
240,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_141bits.v.out,7,849,6,707,0,0,0,4
241,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_142bits.v.out,7,855,6,712,0,0,0,4
242,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_143bits.v.out,7,861,6,717,0,0,0,4
243,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_144bits.v.out,7,867,6,722,0,0,0,4
244,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_145bits.v.out,7,873,6,727,0,0,0,4
245,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_146bits.v.out,7,879,6,732,0,0,0,4
246,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_147bits.v.out,7,885,6,737,0,0,0,4
247,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_148bits.v.out,7,891,6,742,0,0,0,4
248,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_149bits.v.out,7,897,6,747,0,0,0,4
249,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_150bits.v.out,7,903,6,752,0,0,0,4
250,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_151bits.v.out,7,909,6,757,0,0,0,4
251,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_152bits.v.out,7,915,6,762,0,0,0,4
252,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_153bits.v.out,7,921,6,767,0,0,0,4
253,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_154bits.v.out,7,927,6,772,0,0,0,4
254,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_155bits.v.out,7,933,6,777,0,0,0,4
255,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_156bits.v.out,7,939,6,782,0,0,0,4
256,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_157bits.v.out,7,945,6,787,0,0,0,4
257,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_158bits.v.out,7,951,6,792,0,0,0,4
258,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_159bits.v.out,7,957,6,797,0,0,0,4
259,vtr_designs/arithmetic/generated_circuits/figure_8/verilog/adder_160bits.v.out,7,963,6,802,0,0,0,4
260,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_001.v.out,17,481,16,480,0,0,0,6
261,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_002.v.out,18,513,17,512,0,0,0,6
262,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_003.v.out,17,481,16,480,0,0,0,6
263,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_004.v.out,18,513,17,512,0,0,0,6
264,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_005.v.out,17,481,16,480,0,0,0,6
265,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_006.v.out,17,481,16,480,0,0,0,6
266,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_007.v.out,16,449,15,448,0,0,0,5
267,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_008.v.out,18,513,17,512,0,0,0,6
268,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_009.v.out,16,449,15,448,0,0,0,5
269,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_010.v.out,15,417,14,416,0,0,0,5
270,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_011.v.out,16,449,15,448,0,0,0,5
271,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_012.v.out,15,417,14,416,0,0,0,5
272,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_013.v.out,17,481,16,480,0,0,0,6
273,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_014.v.out,17,481,16,480,0,0,0,6
274,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_015.v.out,16,449,15,448,0,0,0,5
275,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_016.v.out,17,481,16,480,0,0,0,6
276,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_017.v.out,17,481,16,480,0,0,0,6
277,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_018.v.out,15,417,14,416,0,0,0,5
278,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_019.v.out,14,385,13,384,0,0,0,4
279,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_020.v.out,16,449,15,448,0,0,0,5
280,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_021.v.out,17,481,16,480,0,0,0,6
281,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_022.v.out,17,481,16,480,0,0,0,6
282,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_023.v.out,14,385,13,384,0,0,0,4
283,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_024.v.out,17,481,16,480,0,0,0,6
284,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_025.v.out,13,353,12,352,0,0,0,4
285,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_026.v.out,17,481,16,480,0,0,0,6
286,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_027.v.out,17,481,16,480,0,0,0,6
287,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_028.v.out,17,481,16,480,0,0,0,6
288,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_029.v.out,15,417,14,416,0,0,0,5
289,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_030.v.out,16,449,15,448,0,0,0,5
290,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_031.v.out,16,449,15,448,0,0,0,5
291,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_032.v.out,15,417,14,416,0,0,0,5
292,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_033.v.out,16,449,15,448,0,0,0,5
293,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_034.v.out,16,449,15,448,0,0,0,5
294,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_035.v.out,19,545,18,544,0,0,0,7
295,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_036.v.out,17,481,16,480,0,0,0,6
296,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_037.v.out,15,417,14,416,0,0,0,5
297,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_038.v.out,18,513,17,512,0,0,0,6
298,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_039.v.out,18,513,17,512,0,0,0,6
299,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_040.v.out,18,513,17,512,0,0,0,6
300,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_041.v.out,18,513,17,512,0,0,0,6
301,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_042.v.out,17,481,16,480,0,0,0,6
302,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_043.v.out,19,545,18,544,0,0,0,7
303,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_044.v.out,16,449,15,448,0,0,0,5
304,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_045.v.out,18,513,17,512,0,0,0,6
305,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_046.v.out,17,481,16,480,0,0,0,6
306,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_047.v.out,17,481,16,480,0,0,0,6
307,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_048.v.out,17,481,16,480,0,0,0,6
308,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_049.v.out,17,481,16,480,0,0,0,6
309,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_050.v.out,17,481,16,480,0,0,0,6
310,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_051.v.out,17,481,16,480,0,0,0,6
311,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_052.v.out,17,481,16,480,0,0,0,6
312,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_053.v.out,18,513,17,512,0,0,0,6
313,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_054.v.out,17,481,16,480,0,0,0,6
314,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_055.v.out,15,417,14,416,0,0,0,5
315,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_056.v.out,15,417,14,416,0,0,0,5
316,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_057.v.out,19,545,18,544,0,0,0,7
317,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_058.v.out,17,481,16,480,0,0,0,6
318,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_059.v.out,16,449,15,448,0,0,0,5
319,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_060.v.out,19,545,18,544,0,0,0,7
320,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_061.v.out,17,481,16,480,0,0,0,6
321,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_062.v.out,15,417,14,416,0,0,0,5
322,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_063.v.out,19,545,18,544,0,0,0,7
323,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_064.v.out,15,417,14,416,0,0,0,5
324,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_065.v.out,16,449,15,448,0,0,0,5
325,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_066.v.out,18,513,17,512,0,0,0,6
326,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_067.v.out,17,481,16,480,0,0,0,6
327,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_068.v.out,17,481,16,480,0,0,0,6
328,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_069.v.out,15,417,14,416,0,0,0,5
329,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_070.v.out,16,449,15,448,0,0,0,5
330,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_071.v.out,17,481,16,480,0,0,0,6
331,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_072.v.out,18,513,17,512,0,0,0,6
332,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_073.v.out,16,449,15,448,0,0,0,5
333,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_074.v.out,15,417,14,416,0,0,0,5
334,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_075.v.out,18,513,17,512,0,0,0,6
335,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_076.v.out,17,481,16,480,0,0,0,6
336,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_077.v.out,17,481,16,480,0,0,0,6
337,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_078.v.out,17,481,16,480,0,0,0,6
338,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_079.v.out,16,449,15,448,0,0,0,5
339,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_080.v.out,18,513,17,512,0,0,0,6
340,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_081.v.out,17,481,16,480,0,0,0,6
341,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_082.v.out,18,513,17,512,0,0,0,6
342,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_083.v.out,18,513,17,512,0,0,0,6
343,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_084.v.out,17,481,16,480,0,0,0,6
344,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_085.v.out,18,513,17,512,0,0,0,6
345,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_086.v.out,15,417,14,416,0,0,0,5
346,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_087.v.out,17,481,16,480,0,0,0,6
347,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_088.v.out,17,481,16,480,0,0,0,6
348,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_089.v.out,15,417,14,416,0,0,0,5
349,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_090.v.out,16,449,15,448,0,0,0,5
350,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_091.v.out,17,481,16,480,0,0,0,6
351,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_092.v.out,17,481,16,480,0,0,0,6
352,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_093.v.out,19,545,18,544,0,0,0,7
353,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_094.v.out,18,513,17,512,0,0,0,6
354,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_095.v.out,16,449,15,448,0,0,0,5
355,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_096.v.out,19,545,18,544,0,0,0,7
356,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_097.v.out,18,513,17,512,0,0,0,6
357,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_098.v.out,15,417,14,416,0,0,0,5
358,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_099.v.out,17,481,16,480,0,0,0,6
359,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_100.v.out,19,545,18,544,0,0,0,7
360,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_101.v.out,18,513,17,512,0,0,0,6
361,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_102.v.out,17,481,16,480,0,0,0,6
362,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_103.v.out,17,481,16,480,0,0,0,6
363,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_104.v.out,16,449,15,448,0,0,0,5
364,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_105.v.out,15,417,14,416,0,0,0,5
365,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_106.v.out,18,513,17,512,0,0,0,6
366,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_107.v.out,16,449,15,448,0,0,0,5
367,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_108.v.out,15,417,14,416,0,0,0,5
368,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_109.v.out,18,513,17,512,0,0,0,6
369,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_110.v.out,16,449,15,448,0,0,0,5
370,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_111.v.out,17,481,16,480,0,0,0,6
371,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_112.v.out,18,513,17,512,0,0,0,6
372,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_113.v.out,15,417,14,416,0,0,0,5
373,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_114.v.out,15,417,14,416,0,0,0,5
374,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_115.v.out,17,481,16,480,0,0,0,6
375,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_116.v.out,18,513,17,512,0,0,0,6
376,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_117.v.out,17,481,16,480,0,0,0,6
377,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_118.v.out,16,449,15,448,0,0,0,5
378,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_119.v.out,17,481,16,480,0,0,0,6
379,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_120.v.out,15,417,14,416,0,0,0,5
380,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_121.v.out,17,481,16,480,0,0,0,6
381,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_122.v.out,19,545,18,544,0,0,0,7
382,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_123.v.out,14,385,13,384,0,0,0,4
383,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_124.v.out,16,449,15,448,0,0,0,5
384,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_125.v.out,15,417,14,416,0,0,0,5
385,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_126.v.out,16,449,15,448,0,0,0,5
386,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_127.v.out,17,481,16,480,0,0,0,6
387,vtr_designs/arithmetic/generated_circuits/multless_consts/verilog/mult_128.v.out,18,513,17,512,0,0,0,6
388,vtr_designs/arithmetic/generated_circuits/opencores/verilog/Md5Core.v.out,1694,54657,1166,37761,0,0,0,1672
389,vtr_designs/arithmetic/generated_circuits/opencores/verilog/cordic.v.out,142,1054,52,737,0,0,0,129
390,vtr_designs/arithmetic/generated_circuits/opencores/verilog/pipelined_fft_64.v.out,881,12427,478,8773,3,13568,0,593
391,vtr_designs/arithmetic/multipliers/mult_4x4.v.out,8,41,7,33,0,0,0,4
392,vtr_designs/arithmetic/multipliers/mult_5x5.v.out,8,51,7,41,0,0,0,4
393,vtr_designs/arithmetic/multipliers/mult_6x6.v.out,8,61,7,49,0,0,0,4
394,vtr_designs/arithmetic/multipliers/mult_7x7.v.out,8,71,7,57,0,0,0,4
395,vtr_designs/arithmetic/multipliers/mult_8x8.v.out,8,81,7,65,0,0,0,4
396,vtr_designs/arithmetic/multipliers/mult_9x9.v.out,8,91,7,73,0,0,0,4
397,vtr_designs/arithmetic/multless_consts/verilog/surround_with_regs.v.out,5,128,5,128,0,0,0,3
398,vtr_designs/arithmetic/open_cores/verilog/processed_files/output/Md5Core.v.out,1694,54657,1166,37761,0,0,0,1672
399,vtr_designs/arithmetic/open_cores/verilog/processed_files/output/cordic.v.out,142,1054,52,737,0,0,0,129
400,vtr_designs/arithmetic/open_cores/verilog/processed_files/output/pipelined_fft_64.v.out,881,12427,478,8773,3,13568,0,593
401,vtr_designs/arithmetic/summary/Md5Core.v.out,1694,54657,1166,37761,0,0,0,1672
402,vtr_designs/arithmetic/summary/cordic.v.out,142,1054,52,737,0,0,0,129
403,vtr_designs/arithmetic/summary/pipelined_fft_64.v.out,881,12427,478,8773,3,13568,0,593
404,vtr_designs/fpu/hardlogic/bfly.v.out,36,898,36,898,0,0,0,20
405,vtr_designs/fpu/hardlogic/bgm.v.out,111,2638,111,2638,0,0,0,32
406,vtr_designs/fpu/hardlogic/dscg.v.out,34,834,34,834,0,0,0,20
407,vtr_designs/fpu/hardlogic/fir.v.out,41,1082,41,1082,0,0,0,26
408,vtr_designs/fpu/hardlogic/mm3.v.out,24,586,24,586,0,0,0,11
409,vtr_designs/fpu/hardlogic/syn2.v.out,35,842,35,842,0,0,0,15
410,vtr_designs/fpu/hardlogic/syn7.v.out,115,2449,115,2449,0,0,0,55
411,vtr_designs/fpu/softlogic/bfly.v.out,21292,46042,2516,21910,0,0,0,20404
412,vtr_designs/fpu/softlogic/bgm.v.out,53143,115194,6303,54923,0,0,0,50892
413,vtr_designs/fpu/softlogic/dscg.v.out,21290,45978,2514,21846,0,0,0,20404
414,vtr_designs/fpu/softlogic/fir.v.out,18586,40431,2207,19345,0,0,0,17812
415,vtr_designs/fpu/softlogic/mm3.v.out,13255,28649,1570,13596,0,0,0,12701
416,vtr_designs/fpu/softlogic/ode.v.out,13385,29626,1600,14514,0,0,0,12822
417,vtr_designs/fpu/softlogic/syn2.v.out,24002,51781,2829,24603,0,0,0,22997
418,vtr_designs/fpu/softlogic/syn7.v.out,132965,284599,15615,133774,0,0,0,127455
419,vtr_designs/microbenchmarks/d_flip_flop.v.out,3,3,3,3,0,0,0,1
420,vtr_designs/verilog/LU32PEEng.v.out,16967,283605,6484,166499,0,0,0,13760
421,vtr_designs/verilog/LU64PEEng.v.out,32607,556468,12308,327648,0,0,0,26408
422,vtr_designs/verilog/LU8PEEng.v.out,5229,78481,2116,45281,0,0,0,4258
423,vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2
424,vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878
425,vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892
426,vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768
427,vtr_designs/verilog/boundtop.v.out,2538,12446,710,7214,0,0,0,2132
428,vtr_designs/verilog/ch_intrinsics.v.out,73,695,33,550,0,0,0,59
429,vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29
430,vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13
431,vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903
432,vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865
433,vtr_designs/verilog/koios/clstm_like.large.v.out,169394,2452242,137282,2040286,0,0,0,71602
434,vtr_designs/verilog/koios/clstm_like.medium.v.out,116703,1694303,94992,1413587,0,0,0,48697
435,vtr_designs/verilog/koios/clstm_like.small.v.out,64012,936364,52702,786888,0,0,0,25792
436,vtr_designs/verilog/koios/conv_layer.v.out,7216,104515,5263,86784,0,0,0,3762
437,vtr_designs/verilog/koios/conv_layer_hls.v.out,8441,100793,5711,92555,0,0,0,4872
438,vtr_designs/verilog/koios/dla_like.medium.v.out,53493,913262,38029,608743,0,0,0,32119
439,vtr_designs/verilog/koios/dla_like.small.v.out,21949,371128,14473,237048,0,0,0,13867
440,vtr_designs/verilog/koios/eltwise_layer.v.out,15621,135912,10740,110759,0,0,0,9261
441,vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788
442,vtr_designs/verilog/koios/lstm.v.out,18591,371554,12261,303929,0,0,0,15892
443,vtr_designs/verilog/koios/reduction_layer.v.out,1984,33830,1311,30640,0,0,0,1322
444,vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901
445,vtr_designs/verilog/koios/spmv.v.out,12123,50345,7908,40492,0,0,0,6524
446,vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68
447,vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,23,61,13,51,0,0,0,15
448,vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,23,61,13,51,0,0,0,15
449,vtr_designs/verilog/koios/tpu_like.medium.v.out,37968,375231,32384,318901,0,0,0,16158
450,vtr_designs/verilog/koios/tpu_like.small.v.out,10561,101645,8416,85413,0,0,0,4926
451,vtr_designs/verilog/mcml.v.out,11677,355582,9972,315939,0,0,0,5607
452,vtr_designs/verilog/mkDelayWorker32B.v.out,1947,24960,1157,23930,0,0,0,1296
453,vtr_designs/verilog/mkPktMerge.v.out,408,5231,196,4971,0,0,0,285
454,vtr_designs/verilog/mkSMAdapter4B.v.out,1304,6832,807,6234,0,0,0,866
455,vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7
456,vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27
457,vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4
458,vtr_designs/verilog/or1200.v.out,1245,11238,549,6352,0,0,0,910
459,vtr_designs/verilog/raygentop.v.out,1844,9552,534,6062,0,0,0,1554
460,vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246
461,vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1
462,vtr_designs/verilog/single_wire.v.out,2,2,2,2,0,0,0,0
463,vtr_designs/verilog/spree.v.out,1070,6487,563,5101,0,0,0,653
464,vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374
465,vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709
466,vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314
467,vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256
468,yosys_designs/arch/common/add_sub.v.out,4,16,4,16,0,0,0,2
469,yosys_designs/arch/common/adffs.v.out,5,5,5,5,0,0,0,1
470,yosys_designs/arch/common/blockram.v.out,11,80,7,46,1,8192,0,6
471,yosys_designs/arch/common/blockrom.v.out,7,99,6,91,1,8192,0,1026
472,yosys_designs/arch/common/counter.v.out,5,50,3,10,0,0,0,2
473,yosys_designs/arch/common/dffs.v.out,4,4,4,4,0,0,0,1
474,yosys_designs/arch/common/fsm.v.out,36,50,7,9,0,0,0,32
475,yosys_designs/arch/common/latches.v.out,13,13,6,6,0,0,0,8
476,yosys_designs/arch/common/logic.v.out,11,18,11,18,0,0,0,9
477,yosys_designs/arch/common/lutram.v.out,17,110,11,65,1,256,0,10
478,yosys_designs/arch/common/memory_attributes/attributes_test.v.out,10,58,6,30,1,128,0,6
479,yosys_designs/arch/common/mul.v.out,3,24,3,24,0,0,0,1
480,yosys_designs/arch/common/mux.v.out,3,21,3,21,0,0,0,1
481,yosys_designs/arch/common/shifter.v.out,3,10,3,10,0,0,0,1
482,yosys_designs/arch/common/tribuf.v.out,3,3,3,3,0,0,0,1
483,yosys_designs/arch/ecp5/dpram.v.out,11,67,7,35,1,2048,0,6
484,yosys_designs/arch/ecp5/macc.v.out,8,37,6,23,0,0,0,3
485,yosys_designs/arch/ecp5/rom.v.out,8,15,2,9,0,0,0,7
486,yosys_designs/arch/gowin/init.v.out,5,5,5,5,0,0,0,1
487,yosys_designs/arch/ice40/dpram.v.out,11,67,7,35,1,2048,0,6
488,yosys_designs/arch/ice40/macc.v.out,10,74,8,50,0,0,0,5
489,yosys_designs/arch/ice40/rom.v.out,8,15,2,9,0,0,0,7
490,yosys_designs/arch/nexus/blockram_dc.v.out,12,81,8,47,1,8192,0,6
491,yosys_designs/arch/xilinx/macc.v.out,18,329,14,214,0,0,0,12
492,yosys_designs/arch/xilinx/mul_unsigned.v.out,12,153,11,138,0,0,0,7
493,yosys_designs/arch/xilinx/xilinx_srl.v.out,6,8,6,8,0,0,0,2
494,yosys_designs/asicworld/code_hdl_models_GrayCounter.v.out,7,46,5,11,0,0,0,4
495,yosys_designs/asicworld/code_hdl_models_arbiter.v.out,109,111,23,25,0,0,0,98
496,yosys_designs/asicworld/code_hdl_models_cam.v.out,1027,3105,8,308,0,0,0,1023
497,yosys_designs/asicworld/code_hdl_models_clk_div.v.out,5,5,4,4,0,0,0,2
498,yosys_designs/asicworld/code_hdl_models_clk_div_45.v.out,27,95,7,13,0,0,0,25
499,yosys_designs/asicworld/code_hdl_models_d_ff_gates.v.out,20,20,13,13,0,0,0,18
500,yosys_designs/asicworld/code_hdl_models_d_latch_gates.v.out,11,11,7,7,0,0,0,9
501,yosys_designs/asicworld/code_hdl_models_decoder_2to4_gates.v.out,8,8,8,8,0,0,0,6
502,yosys_designs/asicworld/code_hdl_models_decoder_using_assign.v.out,5,85,3,21,0,0,0,2
503,yosys_designs/asicworld/code_hdl_models_decoder_using_case.v.out,20,53,3,21,0,0,0,18
504,yosys_designs/asicworld/code_hdl_models_dff_async_reset.v.out,4,4,4,4,0,0,0,1
505,yosys_designs/asicworld/code_hdl_models_dff_sync_reset.v.out,4,4,4,4,0,0,0,1
506,yosys_designs/asicworld/code_hdl_models_encoder_4to2_gates.v.out,5,6,5,6,0,0,0,2
507,yosys_designs/asicworld/code_hdl_models_encoder_using_case.v.out,19,40,3,21,0,0,0,17
508,yosys_designs/asicworld/code_hdl_models_encoder_using_if.v.out,33,96,3,21,0,0,0,31
509,yosys_designs/asicworld/code_hdl_models_full_adder_gates.v.out,10,10,8,8,0,0,0,7
510,yosys_designs/asicworld/code_hdl_models_full_subtracter_gates.v.out,10,10,9,9,0,0,0,5
511,yosys_designs/asicworld/code_hdl_models_gray_counter.v.out,6,51,5,19,0,0,0,9
512,yosys_designs/asicworld/code_hdl_models_half_adder_gates.v.out,4,4,4,4,0,0,0,2
513,yosys_designs/asicworld/code_hdl_models_lfsr.v.out,6,13,5,12,0,0,0,3
514,yosys_designs/asicworld/code_hdl_models_lfsr_updown.v.out,15,43,6,13,0,0,0,11
515,yosys_designs/asicworld/code_hdl_models_mux_2to1_gates.v.out,7,7,7,7,0,0,0,4
516,yosys_designs/asicworld/code_hdl_models_mux_using_assign.v.out,4,4,4,4,0,0,0,1
517,yosys_designs/asicworld/code_hdl_models_mux_using_case.v.out,5,5,4,4,0,0,0,2
518,yosys_designs/asicworld/code_hdl_models_mux_using_if.v.out,4,4,4,4,0,0,0,1
519,yosys_designs/asicworld/code_hdl_models_one_hot_cnt.v.out,4,11,4,11,0,0,0,1
520,yosys_designs/asicworld/code_hdl_models_parallel_crc.v.out,23,90,8,60,0,0,0,28
521,yosys_designs/asicworld/code_hdl_models_parity_using_assign.v.out,8,15,2,9,0,0,0,7
522,yosys_designs/asicworld/code_hdl_models_parity_using_bitwise.v.out,2,9,2,9,0,0,0,1
523,yosys_designs/asicworld/code_hdl_models_parity_using_function.v.out,9,47,3,41,0,0,0,7
524,yosys_designs/asicworld/code_hdl_models_pri_encoder_using_assign.v.out,34,548,3,21,0,0,0,31
525,yosys_designs/asicworld/code_hdl_models_rom_using_case.v.out,24,34,4,14,0,0,0,21
526,yosys_designs/asicworld/code_hdl_models_serial_crc.v.out,28,58,7,37,0,0,0,22
527,yosys_designs/asicworld/code_hdl_models_tff_async_reset.v.out,5,5,4,4,0,0,0,2
528,yosys_designs/asicworld/code_hdl_models_tff_sync_reset.v.out,5,5,4,4,0,0,0,2
529,yosys_designs/asicworld/code_hdl_models_uart.v.out,86,340,22,59,0,0,0,76
530,yosys_designs/asicworld/code_hdl_models_up_counter.v.out,5,43,4,11,0,0,0,2
531,yosys_designs/asicworld/code_hdl_models_up_counter_load.v.out,10,69,6,20,0,0,0,5
532,yosys_designs/asicworld/code_hdl_models_up_down_counter.v.out,7,83,4,11,0,0,0,4
533,yosys_designs/asicworld/code_specman_switch_fabric.v.out,9,23,6,20,0,0,0,5
534,yosys_designs/asicworld/code_tidbits_asyn_reset.v.out,4,4,4,4,0,0,0,1
535,yosys_designs/asicworld/code_tidbits_blocking.v.out,4,4,4,4,0,0,0,1
536,yosys_designs/asicworld/code_tidbits_fsm_using_always.v.out,16,26,8,12,0,0,0,12
537,yosys_designs/asicworld/code_tidbits_fsm_using_function.v.out,20,34,12,20,0,0,0,12
538,yosys_designs/asicworld/code_tidbits_fsm_using_single_always.v.out,30,40,7,9,0,0,0,26
539,yosys_designs/asicworld/code_tidbits_nonblocking.v.out,4,4,4,4,0,0,0,2
540,yosys_designs/asicworld/code_tidbits_reg_combo_example.v.out,3,3,3,3,0,0,0,1
541,yosys_designs/asicworld/code_tidbits_reg_seq_example.v.out,4,4,4,4,0,0,0,1
542,yosys_designs/asicworld/code_tidbits_syn_reset.v.out,4,4,4,4,0,0,0,1
543,yosys_designs/asicworld/code_tidbits_wire_example.v.out,3,3,3,3,0,0,0,1
544,yosys_designs/asicworld/code_verilog_tutorial_addbit.v.out,6,7,5,5,0,0,0,2
545,yosys_designs/asicworld/code_verilog_tutorial_bus_con.v.out,3,16,3,16,0,0,0,0
546,yosys_designs/asicworld/code_verilog_tutorial_comment.v.out,5,5,5,5,0,0,0,0
547,yosys_designs/asicworld/code_verilog_tutorial_counter.v.out,5,39,4,7,0,0,0,2
548,yosys_designs/asicworld/code_verilog_tutorial_d_ff.v.out,5,5,4,4,0,0,0,3
549,yosys_designs/asicworld/code_verilog_tutorial_decoder.v.out,17,75,2,11,0,0,0,16
550,yosys_designs/asicworld/code_verilog_tutorial_decoder_always.v.out,9,18,2,11,0,0,0,8
551,yosys_designs/asicworld/code_verilog_tutorial_explicit.v.out,7,7,6,6,0,0,0,3
552,yosys_designs/asicworld/code_verilog_tutorial_first_counter.v.out,5,39,4,7,0,0,0,2
553,yosys_designs/asicworld/code_verilog_tutorial_flip_flop.v.out,4,4,4,4,0,0,0,1
554,yosys_designs/asicworld/code_verilog_tutorial_fsm_full.v.out,35,53,12,16,0,0,0,29
555,yosys_designs/asicworld/code_verilog_tutorial_good_code.v.out,5,5,5,5,0,0,0,0
556,yosys_designs/asicworld/code_verilog_tutorial_multiply.v.out,2,9,2,9,0,0,0,0
557,yosys_designs/asicworld/code_verilog_tutorial_mux_21.v.out,4,4,4,4,0,0,0,1
558,yosys_designs/asicworld/code_verilog_tutorial_parity.v.out,7,7,7,7,0,0,0,3
559,yosys_designs/asicworld/code_verilog_tutorial_tri_buf.v.out,3,3,3,3,0,0,0,1
560,yosys_designs/asicworld/code_verilog_tutorial_v2k_reg.v.out,3,10,3,10,0,0,0,0
561,yosys_designs/asicworld/code_verilog_tutorial_which_clock.v.out,4,4,4,4,0,0,0,1
562,yosys_designs/bind/basic.sv.out,5,5,3,3,0,0,0,4
563,yosys_designs/bind/cell_list.sv.out,10,10,6,6,0,0,0,7
564,yosys_designs/bind/hier.sv.out,5,5,3,3,0,0,0,4
565,yosys_designs/bind/inst_list.sv.out,10,10,6,6,0,0,0,8
566,yosys_designs/bind/param.sv.out,9,9,6,6,0,0,0,7
567,yosys_designs/bind/toplevel.sv.out,5,5,3,3,0,0,0,4
568,yosys_designs/hana/test_intermout.v.out,2,11,2,11,0,0,0,0
569,yosys_designs/hana/test_parse2synthtrans.v.out,4,4,4,4,0,0,0,1
570,yosys_designs/hana/test_parser.v.out,4,4,4,4,0,0,0,1
571,yosys_designs/hana/test_simulation_always.v.out,2,3,2,3,0,0,0,1
572,yosys_designs/hana/test_simulation_and.v.out,4,7,2,5,0,0,0,3
573,yosys_designs/hana/test_simulation_buffer.v.out,2,3,2,3,0,0,0,0
574,yosys_designs/hana/test_simulation_decoder.v.out,68,199,3,71,0,0,0,66
575,yosys_designs/hana/test_simulation_inc.v.out,2,16,2,16,0,0,0,1
576,yosys_designs/hana/test_simulation_mux.v.out,11,20,3,12,0,0,0,9
577,yosys_designs/hana/test_simulation_nand.v.out,5,8,2,5,0,0,0,4
578,yosys_designs/hana/test_simulation_nor.v.out,5,8,2,5,0,0,0,4
579,yosys_designs/hana/test_simulation_or.v.out,4,7,2,5,0,0,0,3
580,yosys_designs/hana/test_simulation_seq.v.out,3,3,3,3,0,0,0,1
581,yosys_designs/hana/test_simulation_shifter.v.out,3,20,3,20,0,0,0,1
582,yosys_designs/hana/test_simulation_sop.v.out,2,2,2,2,0,0,0,1
583,yosys_designs/hana/test_simulation_techmap.v.out,11,20,3,12,0,0,0,9
584,yosys_designs/hana/test_simulation_techmap_tech.v.out,2,3,2,3,0,0,0,1
585,yosys_designs/hana/test_simulation_vlib.v.out,17,17,17,17,0,0,0,15
586,yosys_designs/hana/test_simulation_xnor.v.out,5,8,2,5,0,0,0,4
587,yosys_designs/hana/test_simulation_xor.v.out,4,7,2,5,0,0,0,3
588,yosys_designs/liberty/small.v.out,3,17,2,9,0,0,0,2
589,yosys_designs/lut/map_and.v.out,3,3,3,3,0,0,0,1
590,yosys_designs/lut/map_cmp.v.out,23,26,23,26,0,0,0,22
591,yosys_designs/lut/map_mux.v.out,4,4,4,4,0,0,0,1
592,yosys_designs/lut/map_not.v.out,2,2,2,2,0,0,0,1
593,yosys_designs/lut/map_or.v.out,3,3,3,3,0,0,0,1
594,yosys_designs/lut/map_xor.v.out,3,3,3,3,0,0,0,1
595,yosys_designs/memories/amber23_sram_byte_en.v.out,74,1230,7,106,1,512,0,100
596,yosys_designs/memories/firrtl_938.v.out,9,54,5,24,1,512,0,6
597,yosys_designs/memories/implicit_en.v.out,12,269,6,77,1,512,0,11
598,yosys_designs/memories/issue00335.v.out,16,500,7,168,1,2048,0,42
599,yosys_designs/memories/issue00710.v.out,20,111,8,29,1,2048,0,14
600,yosys_designs/memories/no_implicit_en.v.out,13,273,7,81,1,512,0,11
601,yosys_designs/memories/read_arst.v.out,11,60,7,28,1,2048,0,6
602,yosys_designs/memories/read_two_mux.v.out,12,61,8,29,1,2048,0,6
603,yosys_designs/memories/shared_ports.v.out,29,508,10,68,1,512,0,23
604,yosys_designs/memories/simple_sram_byte_en.v.out,24,414,7,106,1,512,0,22
605,yosys_designs/memories/trans_sdp.v.out,14,77,7,35,1,2048,0,9
606,yosys_designs/memories/trans_sp.v.out,11,67,6,27,1,2048,0,7
607,yosys_designs/memories/wide_all.v.out,18,162,6,66,1,2016,0,21
608,yosys_designs/memories/wide_read_async.v.out,9,80,6,56,1,2048,0,8
609,yosys_designs/memories/wide_read_mixed.v.out,21,134,8,58,1,2048,0,15
610,yosys_designs/memories/wide_read_sync.v.out,14,113,7,57,1,2048,0,9
611,yosys_designs/memories/wide_read_trans.v.out,26,153,7,57,1,2048,0,21
612,yosys_designs/memories/wide_thru_priority.v.out,17,110,9,52,1,512,0,12
613,yosys_designs/memories/wide_write.v.out,18,155,6,59,1,2048,0,17
614,yosys_designs/opt/opt_expr_cmp.v.out,33,36,33,36,0,0,0,32
615,yosys_designs/opt/opt_expr_constconn.v.out,3,24,3,24,0,0,0,1
616,yosys_designs/opt/opt_lut.v.out,16,136,9,43,0,0,0,8
617,yosys_designs/opt/opt_rmdff.v.out,17,46,17,46,0,0,0,29
618,yosys_designs/opt/opt_rmdff_sat.v.out,4,42,2,9,0,0,0,3
619,yosys_designs/opt/opt_share_add_sub.v.out,6,81,4,49,0,0,0,3
620,yosys_designs/opt/opt_share_cat.v.out,8,193,8,193,0,0,0,5
621,yosys_designs/opt/opt_share_cat_multiuser.v.out,11,210,10,209,0,0,0,6
622,yosys_designs/opt/opt_share_diff_port_widths.v.out,11,117,7,98,0,0,0,7
623,yosys_designs/opt/opt_share_extend.v.out,11,104,5,53,0,0,0,7
624,yosys_designs/opt/opt_share_large_pmux_cat.v.out,15,153,5,83,0,0,0,11
625,yosys_designs/opt/opt_share_large_pmux_cat_multipart.v.out,19,202,7,115,0,0,0,14
626,yosys_designs/opt/opt_share_large_pmux_multipart.v.out,18,170,6,83,0,0,0,13
627,yosys_designs/opt/opt_share_large_pmux_part.v.out,15,137,5,67,0,0,0,11
628,yosys_designs/opt/opt_share_mux_tree.v.out,11,117,5,66,0,0,0,7
629,yosys_designs/proc/bug_1268.v.out,4,4,4,4,0,0,0,1
630,yosys_designs/proc/rmdead.v.out,2,33,2,33,0,0,0,0
631,yosys_designs/rpc/design.v.out,2,8,2,8,0,0,0,1
632,yosys_designs/sat/asserts.v.out,13,46,4,6,0,0,0,12
633,yosys_designs/sat/asserts_seq.v.out,8,8,5,5,0,0,0,7
634,yosys_designs/sat/counters-repeat.v.out,197,5250,5,67,0,0,0,193
635,yosys_designs/sat/counters.v.out,69,162,5,67,0,0,0,97
636,yosys_designs/sat/expose_dff.v.out,5,14,4,10,0,0,0,2
637,yosys_designs/sat/initval.v.out,6,18,5,17,0,0,0,5
638,yosys_designs/sat/share.v.out,15,147,5,33,0,0,0,11
639,yosys_designs/sat/sizebits.sv.out,0,0,0,0,0,0,0,1
640,yosys_designs/sat/splice.v.out,11,128,11,128,0,0,0,3
641,yosys_designs/simple/aes_kexp128.v.out,17,74,11,50,0,0,0,10
642,yosys_designs/simple/always01.v.out,4,38,3,6,0,0,0,2
643,yosys_designs/simple/always02.v.out,4,38,3,6,0,0,0,2
644,yosys_designs/simple/always03.v.out,15,15,11,11,0,0,0,7
645,yosys_designs/simple/arraycells.v.out,6,6,4,4,0,0,0,3
646,yosys_designs/simple/arrays01.v.out,9,30,5,14,1,64,0,6
647,yosys_designs/simple/arrays02.sv.out,9,30,5,14,1,64,0,6
648,yosys_designs/simple/asgn_binop.sv.out,3,12,3,12,0,0,0,1
649,yosys_designs/simple/attrib01_module.v.out,4,4,4,4,0,0,0,1
650,yosys_designs/simple/attrib02_port_decl.v.out,4,4,4,4,0,0,0,1
651,yosys_designs/simple/attrib03_parameter.v.out,4,18,4,18,0,0,0,1
652,yosys_designs/simple/attrib04_net_var.v.out,4,4,4,4,0,0,0,1
653,yosys_designs/simple/attrib06_operator_suffix.v.out,5,26,5,26,0,0,0,1
654,yosys_designs/simple/attrib08_mod_inst.v.out,4,4,4,4,0,0,0,1
655,yosys_designs/simple/attrib09_case.v.out,4,6,4,6,0,0,0,1
656,yosys_designs/simple/carryadd.v.out,59,80,34,55,0,0,0,40
657,yosys_designs/simple/case_expr_const.v.out,8,8,8,8,0,0,0,0
658,yosys_designs/simple/case_expr_non_const.v.out,17,23,17,23,0,0,0,0
659,yosys_designs/simple/case_large.v.out,258,416,2,160,0,0,0,257
660,yosys_designs/simple/const_branch_finish.v.out,1,32,1,32,0,0,0,0
661,yosys_designs/simple/const_fold_func.v.out,24,96,22,88,0,0,0,5
662,yosys_designs/simple/const_func_shadow.v.out,4,9621,4,9621,0,0,0,0
663,yosys_designs/simple/constmuldivmod.v.out,79,238,3,22,0,0,0,77
664,yosys_designs/simple/constpower.v.out,2,1024,2,1024,0,0,0,0
665,yosys_designs/simple/defvalue.sv.out,4,13,3,9,0,0,0,2
666,yosys_designs/simple/dff_different_styles.v.out,8,8,5,5,0,0,0,4
667,yosys_designs/simple/dff_init.v.out,4,6,4,6,0,0,0,1
668,yosys_designs/simple/dynslice.v.out,12,959,5,159,0,0,0,8
669,yosys_designs/simple/fiedler-cooley.v.out,19,69,9,33,0,0,0,14
670,yosys_designs/simple/forgen01.v.out,5,102,5,102,0,0,0,1
671,yosys_designs/simple/forgen02.v.out,38,82,14,58,0,0,0,40
672,yosys_designs/simple/forloops.v.out,9,111,7,47,0,0,0,4
673,yosys_designs/simple/fsm.v.out,44,295,10,44,0,0,0,40
674,yosys_designs/simple/func_block.v.out,25,800,9,288,0,0,0,16
675,yosys_designs/simple/func_recurse.v.out,8,32,7,28,0,0,0,2
676,yosys_designs/simple/func_width_scope.v.out,15,2324,15,2324,0,0,0,3
677,yosys_designs/simple/genblk_collide.v.out,1,1,1,1,0,0,0,0
678,yosys_designs/simple/genblk_dive.v.out,5,5,5,5,0,0,0,0
679,yosys_designs/simple/genblk_order.v.out,4,4,4,4,0,0,0,0
680,yosys_designs/simple/genblk_port_shadow.v.out,2,2,2,2,0,0,0,0
681,yosys_designs/simple/generate.v.out,4,8,4,8,0,0,0,0
682,yosys_designs/simple/graphtest.v.out,7,36,6,35,0,0,0,4
683,yosys_designs/simple/hierarchy.v.out,12,80,12,80,0,0,0,0
684,yosys_designs/simple/hierdefparam.v.out,2,16,2,16,0,0,0,1
685,yosys_designs/simple/i2c_master_tests.v.out,13,73,7,22,0,0,0,9
686,yosys_designs/simple/implicit_ports.v.out,5,11,5,11,0,0,0,1
687,yosys_designs/simple/local_loop_var.sv.out,1,32,1,32,0,0,0,0
688,yosys_designs/simple/localparam_attr.v.out,2,2,2,2,0,0,0,0
689,yosys_designs/simple/loop_prefix_case.v.out,4,4,3,3,0,0,0,2
690,yosys_designs/simple/loop_var_shadow.v.out,3,71,3,71,0,0,0,0
691,yosys_designs/simple/loops.v.out,45,148,15,48,0,0,0,36
692,yosys_designs/simple/macro_arg_spaces.sv.out,7,224,7,224,0,0,0,2
693,yosys_designs/simple/macros.v.out,2,8,2,8,0,0,0,1
694,yosys_designs/simple/matching_end_labels.sv.out,8,36,8,36,0,0,0,0
695,yosys_designs/simple/mem2reg.v.out,6,16,6,16,0,0,0,1
696,yosys_designs/simple/mem2reg_bounds_tern.v.out,15,134,7,43,0,0,0,10
697,yosys_designs/simple/mem_arst.v.out,56,147,23,111,0,0,0,50
698,yosys_designs/simple/module_scope.v.out,12,384,12,384,0,0,0,6
699,yosys_designs/simple/module_scope_case.v.out,3,3,2,2,0,0,0,2
700,yosys_designs/simple/multiplier.v.out,6,7,5,5,0,0,0,2
701,yosys_designs/simple/muxtree.v.out,6,6,4,4,0,0,0,3
702,yosys_designs/simple/named_genblk.v.out,7,7,7,7,0,0,0,0
703,yosys_designs/simple/nested_genblk_resolve.v.out,1,1,1,1,0,0,0,0
704,yosys_designs/simple/omsp_dbg_uart.v.out,11,17,7,11,0,0,0,8
705,yosys_designs/simple/operators.v.out,194,742,7,32,0,0,0,188
706,yosys_designs/simple/param_attr.v.out,2,2,2,2,0,0,0,0
707,yosys_designs/simple/paramods.v.out,3,48,2,16,0,0,0,1
708,yosys_designs/simple/partsel.v.out,12,581,3,133,0,0,0,10
709,yosys_designs/simple/process.v.out,6,40,5,8,0,0,0,3
710,yosys_designs/simple/realexpr.v.out,4,4,4,4,0,0,0,2
711,yosys_designs/simple/repwhile.v.out,4,78,4,78,2,2560,0,130
712,yosys_designs/simple/retime.v.out,5,26,4,18,0,0,0,2
713,yosys_designs/simple/rotate.v.out,349,725,14,390,0,0,0,495
714,yosys_designs/simple/scopes.v.out,22,348,15,204,0,0,0,10
715,yosys_designs/simple/signedexpr.v.out,9,26,8,23,0,0,0,6
716,yosys_designs/simple/sincos.v.out,68,590,12,130,0,0,0,64
717,yosys_designs/simple/subbytes.v.out,34,234,19,187,0,0,0,22
718,yosys_designs/simple/task_func.v.out,5,5,5,5,0,0,0,1
719,yosys_designs/simple/undef_eqx_nex.v.out,1,8,1,8,0,0,0,0
720,yosys_designs/simple/unnamed_block_decl.sv.out,1,32,1,32,0,0,0,0
721,yosys_designs/simple/usb_phy_tests.v.out,14,19,6,8,0,0,0,11
722,yosys_designs/simple/values.v.out,20,51,2,33,0,0,0,19
723,yosys_designs/simple/verilog_primitives.v.out,14,14,12,12,0,0,0,4
724,yosys_designs/simple/vloghammer.v.out,5,10,4,7,0,0,0,2
725,yosys_designs/simple/wandwor.v.out,3,24,3,24,0,0,0,1
726,yosys_designs/simple/wreduce.v.out,10,224,6,96,0,0,0,4
727,yosys_designs/svinterfaces/load_and_derive.sv.out,2,16,2,16,0,0,0,1
728,yosys_designs/svinterfaces/svinterface1.sv.out,2,2,2,2,0,0,0,0
729,yosys_designs/svinterfaces/svinterface1_ref.v.out,14,97,9,50,0,0,0,6
730,yosys_designs/svinterfaces/svinterface_at_top.sv.out,2,2,2,2,0,0,0,0
731,yosys_designs/svinterfaces/svinterface_at_top_ref.v.out,14,97,9,50,0,0,0,6
732,yosys_designs/svtypes/enum_simple.sv.out,43,203,5,38,0,0,0,46
733,yosys_designs/svtypes/logic_rom.sv.out,3,44,3,44,1,128,0,17
734,yosys_designs/svtypes/static_cast_simple.sv.out,24,202,24,202,0,0,0,1
735,yosys_designs/svtypes/struct_array.sv.out,2,144,2,144,0,0,0,1
736,yosys_designs/svtypes/struct_simple.sv.out,4,115,4,115,0,0,0,1
737,yosys_designs/svtypes/typedef_initial_and_assign.sv.out,23,23,23,23,0,0,0,1
738,yosys_designs/svtypes/typedef_memory.sv.out,9,30,5,14,1,64,0,6
739,yosys_designs/svtypes/typedef_memory_2.sv.out,9,30,5,14,1,64,0,6
740,yosys_designs/svtypes/typedef_package.sv.out,2,16,2,16,0,0,0,1
741,yosys_designs/svtypes/typedef_scopes.sv.out,1,8,1,8,0,0,0,1
742,yosys_designs/svtypes/typedef_simple.sv.out,4,22,4,22,0,0,0,1
743,yosys_designs/svtypes/typedef_struct.sv.out,3,50,3,50,0,0,0,1
744,yosys_designs/svtypes/typedef_struct_port.sv.out,6,97,6,97,0,0,0,1
745,yosys_designs/svtypes/union_simple.sv.out,3,96,3,96,0,0,0,1
746,yosys_designs/techmap/dfflibmap-sim.v.out,9,9,6,6,0,0,0,5
747,yosys_designs/techmap/mem_simple_4x1_cells.v.out,13,109,7,28,0,0,0,8
748,yosys_designs/techmap/mem_simple_4x1_map.v.out,6,12,6,12,0,0,0,1
749,yosys_designs/techmap/mem_simple_4x1_uut.v.out,8,57,4,15,1,160,0,7
750,yosys_designs/various/abc9.v.out,4,4,4,4,0,0,0,1
751,yosys_designs/various/async.v.out,8,10,8,10,0,0,0,3
752,yosys_designs/various/attrib05_port_conn.v.out,4,4,4,4,0,0,0,1
753,yosys_designs/various/attrib07_func_call.v.out,8,50,7,42,0,0,0,2
754,yosys_designs/various/const_arg_loop.sv.out,19,550,19,550,0,0,0,1
755,yosys_designs/various/const_func.sv.out,29,408,17,396,0,0,0,33
756,yosys_designs/various/const_func_block_var.v.out,1,32,1,32,0,0,0,0
757,yosys_designs/various/constmsk_test.v.out,3,12,3,12,0,0,0,1
758,yosys_designs/various/constmsk_testmap.v.out,4,37,4,37,0,0,0,1
759,yosys_designs/various/countbits.sv.out,2,6,2,6,0,0,0,1
760,yosys_designs/various/dynamic_part_select/forloop_select.v.out,95,1643,6,43,0,0,0,90
761,yosys_designs/various/dynamic_part_select/forloop_select_gate.v.out,350,728,6,43,0,0,0,360
762,yosys_designs/various/dynamic_part_select/latch_002.v.out,38,178,4,81,0,0,0,146
763,yosys_designs/various/dynamic_part_select/latch_002_gate.v.out,10,465,4,81,0,0,0,7
764,yosys_designs/various/dynamic_part_select/latch_002_gate_good.v.out,38,178,4,81,0,0,0,146
765,yosys_designs/various/dynamic_part_select/latch_1990.v.out,3,35,3,35,0,0,0,0
766,yosys_designs/various/dynamic_part_select/latch_1990_gate.v.out,1,2,1,2,0,0,0,0
767,yosys_designs/various/dynamic_part_select/multiple_blocking.v.out,18,371,5,41,0,0,0,12
768,yosys_designs/various/dynamic_part_select/multiple_blocking_gate.v.out,73,271,5,41,0,0,0,98
769,yosys_designs/various/dynamic_part_select/nonblocking.v.out,13,297,5,41,0,0,0,9
770,yosys_designs/various/dynamic_part_select/nonblocking_gate.v.out,69,198,5,41,0,0,0,96
771,yosys_designs/various/dynamic_part_select/original.v.out,12,265,5,41,0,0,0,8
772,yosys_designs/various/dynamic_part_select/original_gate.v.out,99,197,5,41,0,0,0,156
773,yosys_designs/various/dynamic_part_select/reset_test.v.out,18,365,8,45,0,0,0,11
774,yosys_designs/various/dynamic_part_select/reset_test_gate.v.out,105,204,8,45,0,0,0,160
775,yosys_designs/various/dynamic_part_select/reversed.v.out,15,378,5,58,0,0,0,11
776,yosys_designs/various/dynamic_part_select/reversed_gate.v.out,73,281,5,58,0,0,0,130
777,yosys_designs/various/fib.v.out,11,352,11,352,0,0,0,8
778,yosys_designs/various/fib_tern.v.out,11,352,11,352,0,0,0,8
779,yosys_designs/various/func_port_implied_dir.sv.out,4,128,4,128,0,0,0,0
780,yosys_designs/various/gen_if_null.v.out,3,3,3,3,0,0,0,0
781,yosys_designs/various/memory_word_as_index.v.out,3,69,2,5,0,0,0,1
782,yosys_designs/various/muxpack.v.out,16,18,7,9,0,0,0,10
783,yosys_designs/various/pmux2shiftx.v.out,5,12,2,9,0,0,0,4
784,yosys_designs/various/port_sign_extend.v.out,13,48,13,48,0,0,0,0
785,yosys_designs/various/reg_wire_error.sv.out,20,20,19,19,1,2,0,4
786,yosys_designs/various/shregmap.v.out,5,7,5,7,0,0,0,2
787,yosys_designs/verilog/bug656.v.out,6,21,6,21,0,0,0,6
788,yosys_designs/verilog/for_decl_shadow.sv.out,3,80,3,80,0,0,0,0
789,yosys_designs/verilog/func_typename_ret.sv.out,2,64,2,64,0,0,0,0
790,yosys_designs/verilog/genvar_loop_decl_1.sv.out,3,36,3,36,0,0,0,0
791,yosys_designs/verilog/genvar_loop_decl_2.sv.out,3,15,3,15,0,0,0,0
792,yosys_designs/verilog/genvar_loop_decl_3.sv.out,4,96,4,96,0,0,0,0
793,yosys_designs/verilog/int_types.sv.out,132,13155,132,13155,0,0,0,1
794,yosys_designs/verilog/macro_arg_tromp.sv.out,4,72,2,8,0,0,0,2
795,yosys_designs/verilog/mem_bounds.sv.out,129,3849,4,128,1,24,0,137
796,yosys_designs/verilog/net_types.sv.out,12,114,12,114,0,0,0,1
797,yosys_designs/verilog/package_task_func.sv.out,5,160,5,160,0,0,0,1
798,yosys_designs/verilog/param_int_types.sv.out,6,1176,6,1176,0,0,0,0
799,yosys_designs/verilog/param_no_default.sv.out,26,82,16,72,0,0,0,29
800,yosys_designs/verilog/port_int_types.sv.out,8,176,8,176,0,0,0,0
801,yosys_designs/verilog/prefix.sv.out,7,224,7,224,0,0,0,1
802,yosys_designs/verilog/struct_access.sv.out,2,31,1,30,0,0,0,2
803,yosys_designs/verilog/unbased_unsized.sv.out,16,772,12,768,0,0,0,13
804,yosys_designs/verilog/wire_and_var.sv.out,18,204,18,204,0,0,0,0
