# Reading pref.tcl
# do restador_p2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/full_sub_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:03 on Aug 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/full_sub_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_sub_1bit
# -- Compiling architecture rtl of full_sub_1bit
# End time: 21:09:03 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/sub_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:04 on Aug 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/sub_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sub_4bit
# -- Compiling architecture structural of sub_4bit
# End time: 21:09:04 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/hex7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:04 on Aug 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/hex7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex7seg
# -- Compiling architecture rtl of hex7seg
# End time: 21:09:04 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/top_restador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:04 on Aug 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/top_restador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_restador
# -- Compiling architecture struct of top_restador
# -- Loading entity sub_4bit
# -- Loading entity hex7seg
# End time: 21:09:04 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/tb_sub_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:09:04 on Aug 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Laboratorio 1/Problema 2/tb_sub_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_sub_4bit
# -- Compiling architecture sim of tb_sub_4bit
# -- Loading entity sub_4bit
# End time: 21:09:04 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_sub_4bit
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_sub_4bit 
# Start time: 21:09:04 on Aug 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_sub_4bit(sim)
# Loading work.sub_4bit(structural)
# Loading work.full_sub_1bit(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:12:04 on Aug 15,2025, Elapsed time: 0:03:00
# Errors: 0, Warnings: 0
