$date
	Sun May 05 00:31:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_prioencoder $end
$var wire 2 ! out [1:0] $end
$var reg 4 " in [3:0] $end
$scope module prioencoder $end
$var wire 4 # in [3:0] $end
$var integer 32 $ i [31:0] $end
$var reg 2 % out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b100 $
b1 #
b1 "
b0 !
$end
#1
b1 %
b1 !
b100 $
b10 "
b10 #
#2
b100 $
b10 %
b10 !
b100 "
b100 #
#3
b100 $
b11 %
b11 !
b1000 "
b1000 #
#4
