# This is the template file for creating symbols with tragesym.py
# every line starting with '#' is a comment line.
 
[options]
# rotate_labels rotates the pintext of top and bottom pins
# wordswap swaps labels if the pin is on the right side an looks like this:
# "PB1 (CLK)"
wordswap=yes
rotate_labels=no
sort_labels=no
generate_pinseq=yes
sym_width=10000
pinwidthvertikal=400
pinwidthhorizontal=400
 
[geda_attr]
# name will be printed in the top of the symbol
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20130411
name=STM32F407ZXTY
device=STM32F407ZXTY
refdes=U?
footprint=LQFP144_20
description=STM32F407ZXTY MCU
documentation=http://www.st.com/web/catalog/mmc/FM141/SC1169/SS1577/LN11
author=Evgeny Ivanov
dist-license=GPL
use-license=unlimited
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
comment=generated with tragesym
#comment=
#comment=
 
[pins]
# tabseparated list of pin descriptions
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, i/o, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets
# net specifies the name of the Vcc or GND name
# label represents the pinlabel.
#       negation lines can be added with _Q_
#       if you want to add a "_" or "\" use \_ and \\ as escape sequences
#-----------------------------------------------------
#pinnr  seq     type    style   posit.  net     label
#-----------------------------------------------------
34		io	line	l		PA0-WKUP/USART2_CTS/UART4_TX/ETH_MII_CRS/TIM2_CH1_ETR/WKUP/TIM5_CH1/TIM8_ETR/ADC123_IN0
35		io	line	l		PA1/USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIMM2_CH2/ADC123_IN1
36		io	line	l		PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO/ADC123_IN2
37		io	line	l		PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL/ADC123_IN3
40		io	line	l		PA4/SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/DAC1_OUT/OTG_HS_SOF/I2S3_WS/ADC12_IN4
41		io	line	l		PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/DAC2_OUT/TIM8_CHIN/ADC12_IN5
42		io	line	l		PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN/ADC12_IN6
43		io	line	l		PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/ETH_MII_RX_DV/TIM1_CH1N/RMII_CRS_DV/ADC12_IN7
100		io	line	l		PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF
101		io	line	l		PA9/USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/OTG_FS_VBUS
102		io	line	l		PA10/USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1
103		io	line	l		PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM
104		io	line	l		PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP
105		io	line	l		PA13/JTMS-SWDIO
109		io	line	l		PA14/JTCK-SWCLK
110		io	line	l		PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS
			spacer	l		
46		io	line	l		PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N/ADC12_IN8
47		io	line	l		PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/TIM1_CH3N/ADC12_IN9
48		io	line	l		PB2-BOOT1
133		io	line	l		PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK
134		io	line	l		PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD
135		io	line	l		PB5/I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH/2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD
136		io	line	l		PB6/I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX
137		io	line	l		PB7/I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2
139		io	line	l		PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/ETH_MII_TXD3/I2C1_SCL/CAN1_RX
140		io	line	l		PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX
69		io	line	l		PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/TIM2_CH3
70		io	line	l		PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/TIM2_CH4
73		io	line	l		PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID
74		io	line	l		PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/OTG_HS_VBUS/ETH_RMII_TXD1/ETH_MII_TXD1
75		io	line	l		PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD
76		io	line	l		PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP
			spacer	l		
26		io	line	l		PC0/OTG_HS_ULPI_STP/ADC123_IN10
27		io	line	l		PC1/ETH_MDC/ADC123_IN11
28		io	line	l		PC2/SPI2_MISO/OTG_HS_ULPI_DIR/TH_MII_TXD2/I2S2ext_SD/ADC123_IN12
29		io	line	l		PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/ADC123_IN13
44		io	line	l		PC4/ETH_RMII_RX_D0/ETH_MII_RX_D0/ADC12_IN14
45		io	line	l		PC5/ETH_RMII_RX_D1/ETH_MII_RX_D1/ADC12_IN15
96		io	line	l		PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1
97		io	line	l		PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2
98		io	line	l		PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2
99		io	line	l		PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4
111		io	line	l		PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX
112		io	line	l		PC11/UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD
113		io	line	l		PC12/UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK
7		io	line	l		PC13/RTC_AF1
8		io	line	l		PC14-OSC32_IN
9		io	line	l		PC15-OSC32_OUT
			spacer	l		
114		io	line	l		PD0/FSMC_D2/CAN1_RX
115		io	line	l		PD1/FSMC_D3/CAN1_TX
116		io	line	l		PD2/TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11
117		io	line	l		PD3/FSMC_CLK/USART2_CTS
118		io	line	l		PD4/FSMC_NOE/USART2_RTS
119		io	line	l		PD5/FSMC_NWE/USART2_TX
122		io	line	l		PD6/FSMC_NWAIT/USART2_RX
123		io	line	l		PD7/USART2_CK/FSMC_NE1/FSMC_NCE2
77		io	line	l		PD8/FSMC_D13/USART3_TX
78		io	line	l		PD9/FSMC_D14/USART3_RX
79		io	line	l		PD10/FSMC_D15/USART3_CK
80		io	line	l		PD11/FSMC_CLE/FSMC_A16/USART3_CTS
81		io	line	l		PD12/FSMC_ALE/FSMC_A17/TIM4_CH1/USART3_RTS
82		io	line	l		PD13/FSMC_A18/TIM4_CH2
85		io	line	l		PD14/FSMC_D0/TIM4_CH3/EVENTOUT
86		io	line	l		PD15/FSMC_D1/TIM4_CH4
			spacer	r		
56		io	line	r		PG0/FSMC_A10
57		io	line	r		PG1/FSMC_A11
87		io	line	r		PG2/FSMC_A12
88		io	line	r		PG3/FSMC_A13
89		io	line	r		PG4/FSMC_A14
90		io	line	r		PG5/FSMC_A15
91		io	line	r		PG6/FSMC_INT2
92		io	line	r		PG7/FSMC_INT3/USART6_CK
93		io	line	r		PG8/USART6_RTS/ETH_PPS_OUT
124		io	line	r		PG9/USART6_RX/FSMC_NE2/FSMC_NCE3
125		io	line	r		PG10/FSMC_NCE4_1/FSMC_NE3
126		io	line	r		PG11/FSMC_NCE4_2/ETH_MII_TX_EN/ETH/_RMII_TX_EN
127		io	line	r		PG12/FSMC_NE4/USART6_RTS
128		io	line	r		PG13/FSMC_A24/USART6_CTS/ETH_MII_TXD0/ETH_RMII_TXD0
129		io	line	r		PG14/FSMC_A25/USART6_TX/ETH_MII_TXD1/ETH_RMII_TXD1
132		io	line	r		PG15/USART6_CTS/DCMI_D13
			spacer	r		
138		in	line	r		BOOT0
25		io	line	r		NRST
143		in	line	r		PDR_ON
			spacer	r		
6		pwr	line	r		VBAT
71		pwr	line	r		VCAP_1
106		pwr	line	r		VCAP_2
			spacer	r		
23		io	line	r		PH0/OSC_IN
24		io	line	r		PH1/OSC_OUT
			spacer	r		
			spacer	r		
			spacer	r		
			spacer	r		
			spacer	r		
			spacer	r		
10		io	line	r		PF0/FSMC_A0/I2C2_SDA
11		io	line	r		PF1/FSMC_A1/I2C2_SCL
12		io	line	r		PF2/FSMC_A2/I2C2_SMBA
13		io	line	r		PF3/FSMC_A3/ADC3_IN9
14		io	line	r		PF4/FSMC_A4/ADC3_IN14
15		io	line	r		PF5/FSMC_A5/ADC3_IN15
18		io	line	r		PF6/TIM10_CH1/FSMC_NIORD/ADC3_IN4
19		io	line	r		PF7/TIM11_CH1/FSMC_NREG/ADC3_IN5
20		io	line	r		PF8/TIM13_CH1/FSMC_NIOWR/ADC3_IN6
21		io	line	r		PF9/TIM14_CH1/FSMC_CD/ADC3_IN7
22		io	line	r		PF10/FSMC_INTR/ADC3_IN8
49		io	line	r		PF11/DCMI_12
50		io	line	r		PF12/FSMC_A6
53		io	line	r		PF13/FSMC_A7
54		io	line	r		PF14/FSMC_A8
55		io	line	r		PF15/FSMC_A9
			spacer	r		
141		io	line	r		PE0/TIM4_ETR/FSMC_NBL0/DCMI_D2
142		io	line	r		PE1/FSMC_NBL1/DCMI_D3
1		io	line	r		PE2/TRACECLK/FSMC_A23/ETH_MII_TXD3
2		io	line	r		PE3/TRACED0/FSMC_A19
3		io	line	r		PE4/TRACED1/FSMC_A20/DCMI_D4
4		io	line	r		PE5/TRACED2/FSMC_A21/TIM9_CH1/DCMI_D6
5		io	line	r		PE6/TRACED3/FSMC_A22/TIM9_CH2/DCMI_D7
58		io	line	r		PE7/FSMC_D4/TIM1_ETR
59		io	line	r		PE8/FSMC_D5/TIM1_CH1N
60		io	line	r		PE9/FSMC_D6/TIM1_CH1
63		io	line	r		PE10/FSMC_D7/TIM1_CH2N
64		io	line	r		PE11/FSMC_D8/TIM1_CH2
65		io	line	r		PE12/FSMC_D9/TIM1_CH3N
66		io	line	r		PE13/FSMC_D10/TIM1_CH3
67		io	line	r		PE14/FSMC_D11/TIM1_CH4
68		io	line	r		PE15/FSMC_D12/TIM1_BKIN
			spacer	r		
108		pwr	line	t		VDD
121		pwr	line	t		VDD
131		pwr	line	t		VDD
144		pwr	line	t		VDD
17		pwr	line	t		VDD
30		pwr	line	t		VDD
39		pwr	line	t		VDD
52		pwr	line	t		VDD
62		pwr	line	t		VDD
72		pwr	line	t		VDD
84		pwr	line	t		VDD
95		pwr	line	t		VDD
			spacer	t		
33		pwr	line	t		VDDA
			spacer	t		
32		pwr	line	t		VREF+
107		pwr	line	b		VSS
120		pwr	line	b		VSS
130		pwr	line	b		VSS
16		pwr	line	b		VSS
38		pwr	line	b		VSS
51		pwr	line	b		VSS
61		pwr	line	b		VSS
83		pwr	line	b		VSS
94		pwr	line	b		VSS
			spacer	b		
31		pwr	line	b		VSSA
