INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/PL_BRAM_WR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_BRAM_WR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/DATA_GEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VID_AXIS
WARNING: [VRFC 10-3380] identifier 'empty' is used before its declaration [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/VID_AXIS.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB565_888
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v:40]
WARNING: [VRFC 10-3380] identifier 'data_o_reg' is used before its declaration [D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/RGB565_888.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.srcs/sources_1/new/M_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_blk_mem_gen_0_0/sim/DMA_LOOP_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_PL_BRAM_WR_0_0/sim/DMA_LOOP_PL_BRAM_WR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_PL_BRAM_WR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_DATA_GEN_0_0/sim/DMA_LOOP_DATA_GEN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_DATA_GEN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_VID_AXIS_0_0/sim/DMA_LOOP_VID_AXIS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_VID_AXIS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/sim/DMA_LOOP_vio_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_vio_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_RGB565_888_0_0/sim/DMA_LOOP_RGB565_888_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_RGB565_888_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_M_AXI_LITE_0_0/sim/DMA_LOOP_M_AXI_LITE_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_M_AXI_LITE_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.ip_user_files/bd/DMA_LOOP/sim/DMA_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Z_MILIANKE_FPGA/0_origin/bram_dma_loop/bram_dma_loop.gen/sources_1/bd/DMA_LOOP/hdl/DMA_LOOP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA_LOOP_wrapper
