#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fb2c9c4b20 .scope module, "karatsuba_16" "karatsuba_16" 2 222;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "X";
    .port_info 1 /INPUT 16 "Y";
    .port_info 2 /OUTPUT 32 "Z";
o0x7fd0c518cea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55fb2cebaaf0 .functor BUFZ 16, o0x7fd0c518cea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fd0c518ced8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55fb2cebad30 .functor BUFZ 16, o0x7fd0c518ced8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55fb2d087410 .functor XOR 1, L_0x55fb2cfec210, L_0x55fb2cff0220, C4<0>, C4<0>;
o0x7fd0c5277f48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55fb2d090230 .functor BUFZ 16, o0x7fd0c5277f48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fd0c5278128 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x55fb2d09ec40 .functor BUFZ 16, o0x7fd0c5278128, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55fb2d09ee30 .functor BUFZ 24, L_0x55fb2d09dd40, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55fb2ceb8820_0 .net "X", 15 0, o0x7fd0c518cea8;  0 drivers
v0x55fb2ceb8900_0 .net "Xe", 7 0, L_0x55fb2cebaa50;  1 drivers
v0x55fb2ceb8a10_0 .net "Xn", 7 0, L_0x55fb2ceba9b0;  1 drivers
v0x55fb2ceb8ab0_0 .net "Y", 15 0, o0x7fd0c518ced8;  0 drivers
v0x55fb2ceb8b90_0 .net "Ye", 7 0, L_0x55fb2cebac90;  1 drivers
v0x55fb2ceb8cf0_0 .net "Yn", 7 0, L_0x55fb2cebab60;  1 drivers
o0x7fd0c518cf08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fb2ceb8db0_0 .net "Z", 31 0, o0x7fd0c518cf08;  0 drivers
v0x55fb2ceb8e90_0 .net *"_ivl_23", 15 0, L_0x55fb2d090230;  1 drivers
v0x55fb2ceb8f70_0 .net *"_ivl_27", 7 0, L_0x55fb2d090390;  1 drivers
v0x55fb2ceb9050_0 .net *"_ivl_35", 15 0, L_0x55fb2d09ec40;  1 drivers
v0x55fb2ceb9130_0 .net *"_ivl_39", 23 0, L_0x55fb2d09ee30;  1 drivers
v0x55fb2ceb9210_0 .net *"_ivl_4", 15 0, L_0x55fb2cebaaf0;  1 drivers
v0x55fb2ceb92f0_0 .net *"_ivl_9", 15 0, L_0x55fb2cebad30;  1 drivers
L_0x7fd0c513a2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb93d0_0 .net "add", 0 0, L_0x7fd0c513a2c0;  1 drivers
L_0x7fd0c513c480 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52822f8 .resolv tri, L_0x7fd0c513c480, L_0x55fb2d090190;
v0x55fb2ceb9470_0 .net8 "big_z0", 23 0, RS_0x7fd0c52822f8;  2 drivers
v0x55fb2ceb9530_0 .net "big_z0_z1", 23 0, L_0x55fb2d09dd40;  1 drivers
L_0x7fd0c513c4c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518d058 .resolv tri, L_0x7fd0c513c4c8, L_0x55fb2d0902a0;
v0x55fb2ceb95f0_0 .net8 "big_z1", 23 0, RS_0x7fd0c518d058;  2 drivers
L_0x7fd0c513c558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c528e928 .resolv tri, L_0x7fd0c513c558, L_0x55fb2d09ed90;
v0x55fb2ceb97e0_0 .net8 "bigger_z0_z1", 31 0, RS_0x7fd0c528e928;  2 drivers
L_0x7fd0c513c510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c528e8f8 .resolv tri, L_0x7fd0c513c510, L_0x55fb2d09eb50;
v0x55fb2ceb98a0_0 .net8 "bigger_z2", 31 0, RS_0x7fd0c528e8f8;  2 drivers
v0x55fb2ceb9940_0 .net "cout_z0_z1", 0 0, L_0x55fb2d09e7b0;  1 drivers
v0x55fb2ceb99e0_0 .net "cout_z1", 0 0, L_0x55fb2d08fec0;  1 drivers
v0x55fb2ceb9ad0_0 .net "cout_z1_1", 0 0, L_0x55fb2d0871d0;  1 drivers
v0x55fb2ceb9bc0_0 .net "dummy_cout", 0 0, L_0x55fb2d0b1f00;  1 drivers
v0x55fb2ceb9c60_0 .net "signX", 0 0, L_0x55fb2cfec210;  1 drivers
v0x55fb2ceb9d50_0 .net "signY", 0 0, L_0x55fb2cff0220;  1 drivers
v0x55fb2ceb9e40_0 .net "sign_z3", 0 0, L_0x55fb2d087410;  1 drivers
L_0x7fd0c513a278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb9ee0_0 .net "sub", 0 0, L_0x7fd0c513a278;  1 drivers
v0x55fb2ceba090_0 .net "z", 31 0, L_0x55fb2d0b0cf0;  1 drivers
v0x55fb2ceba130_0 .net "z0", 15 0, o0x7fd0c5277f48;  0 drivers
v0x55fb2ceba1d0_0 .net "z1", 15 0, L_0x55fb2d08f460;  1 drivers
v0x55fb2ceba2c0_0 .net "z1_1", 15 0, L_0x55fb2d086bd0;  1 drivers
v0x55fb2ceba380_0 .net "z2", 15 0, o0x7fd0c5278128;  0 drivers
o0x7fd0c527c358 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55fb2ceba490_0 .net "z3", 15 0, o0x7fd0c527c358;  0 drivers
v0x55fb2ceba7b0_0 .net "z3_1", 7 0, L_0x55fb2cfebde0;  1 drivers
v0x55fb2ceba870_0 .net "z3_2", 7 0, L_0x55fb2cfefce0;  1 drivers
L_0x55fb2ceba9b0 .part L_0x55fb2cebaaf0, 8, 8;
L_0x55fb2cebaa50 .part L_0x55fb2cebaaf0, 0, 8;
L_0x55fb2cebab60 .part L_0x55fb2cebad30, 8, 8;
L_0x55fb2cebac90 .part L_0x55fb2cebad30, 0, 8;
L_0x55fb2d090190 .part/pv L_0x55fb2d090230, 0, 16, 24;
L_0x55fb2d0902a0 .part/pv L_0x55fb2d090390, 16, 8, 24;
L_0x55fb2d090390 .part L_0x55fb2d08f460, 0, 8;
L_0x55fb2d09eb50 .part/pv L_0x55fb2d09ec40, 16, 16, 32;
L_0x55fb2d09ed90 .part/pv L_0x55fb2d09ee30, 0, 24, 32;
S_0x55fb2c9cd5c0 .scope module, "A_1" "adder_subtractor_Nbit" 2 245, 2 48 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb5bc60 .param/l "N" 0 2 48, +C4<00000000000000000000000000010000>;
L_0x7fd0c513e2e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d07ed40 .functor XOR 16, L_0x7fd0c513e2e0, o0x7fd0c5278128, C4<0000000000000000>, C4<0000000000000000>;
v0x55fb2ca4e800_0 .net *"_ivl_0", 15 0, L_0x7fd0c513e2e0;  1 drivers
v0x55fb2c70fc30_0 .net "a", 15 0, o0x7fd0c5277f48;  alias, 0 drivers
v0x55fb2c700390_0 .net "a_or_s", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c6fda60_0 .net "b", 15 0, o0x7fd0c5278128;  alias, 0 drivers
v0x55fb2c709a00_0 .net "cout", 0 0, L_0x55fb2d0871d0;  alias, 1 drivers
v0x55fb2c704870_0 .net "input_b", 15 0, L_0x55fb2d07ed40;  1 drivers
v0x55fb2c707190_0 .net "out", 15 0, L_0x55fb2d086bd0;  alias, 1 drivers
S_0x55fb2c9cfe30 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9cd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb635b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000010000>;
v0x55fb2c7124a0_0 .net "S", 15 0, L_0x55fb2d086bd0;  alias, 1 drivers
v0x55fb2ca56150_0 .net "a", 15 0, o0x7fd0c5277f48;  alias, 0 drivers
v0x55fb2ca44580_0 .net "b", 15 0, L_0x55fb2d07ed40;  alias, 1 drivers
v0x55fb2ca46eb0_0 .net "carin", 15 0, L_0x55fb2d086e90;  1 drivers
v0x55fb2ca49720_0 .net "cin", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2ca4bf90_0 .net "cout", 0 0, L_0x55fb2d0871d0;  alias, 1 drivers
L_0x55fb2d07f350 .part o0x7fd0c5277f48, 1, 1;
L_0x55fb2d07f530 .part L_0x55fb2d07ed40, 1, 1;
L_0x55fb2d07f660 .part L_0x55fb2d086e90, 0, 1;
L_0x55fb2d07fb60 .part o0x7fd0c5277f48, 2, 1;
L_0x55fb2d07fc90 .part L_0x55fb2d07ed40, 2, 1;
L_0x55fb2d07fe50 .part L_0x55fb2d086e90, 1, 1;
L_0x55fb2d0803a0 .part o0x7fd0c5277f48, 3, 1;
L_0x55fb2d0804d0 .part L_0x55fb2d07ed40, 3, 1;
L_0x55fb2d080650 .part L_0x55fb2d086e90, 2, 1;
L_0x55fb2d080bc0 .part o0x7fd0c5277f48, 4, 1;
L_0x55fb2d080cf0 .part L_0x55fb2d07ed40, 4, 1;
L_0x55fb2d080e20 .part L_0x55fb2d086e90, 3, 1;
L_0x55fb2d0813f0 .part o0x7fd0c5277f48, 5, 1;
L_0x55fb2d081520 .part L_0x55fb2d07ed40, 5, 1;
L_0x55fb2d0815c0 .part L_0x55fb2d086e90, 4, 1;
L_0x55fb2d081ac0 .part o0x7fd0c5277f48, 6, 1;
L_0x55fb2d081c80 .part L_0x55fb2d07ed40, 6, 1;
L_0x55fb2d081db0 .part L_0x55fb2d086e90, 5, 1;
L_0x55fb2d0820f0 .part o0x7fd0c5277f48, 7, 1;
L_0x55fb2d082220 .part L_0x55fb2d07ed40, 7, 1;
L_0x55fb2d081e50 .part L_0x55fb2d086e90, 6, 1;
L_0x55fb2d082750 .part o0x7fd0c5277f48, 8, 1;
L_0x55fb2d082350 .part L_0x55fb2d07ed40, 8, 1;
L_0x55fb2d0829d0 .part L_0x55fb2d086e90, 7, 1;
L_0x55fb2d082d90 .part o0x7fd0c5277f48, 9, 1;
L_0x55fb2d082ec0 .part L_0x55fb2d07ed40, 9, 1;
L_0x55fb2d082b00 .part L_0x55fb2d086e90, 8, 1;
L_0x55fb2d083420 .part o0x7fd0c5277f48, 10, 1;
L_0x55fb2d083640 .part L_0x55fb2d07ed40, 10, 1;
L_0x55fb2d083770 .part L_0x55fb2d086e90, 9, 1;
L_0x55fb2d083c60 .part o0x7fd0c5277f48, 11, 1;
L_0x55fb2d083d90 .part L_0x55fb2d07ed40, 11, 1;
L_0x55fb2d083fd0 .part L_0x55fb2d086e90, 10, 1;
L_0x55fb2d0843c0 .part o0x7fd0c5277f48, 12, 1;
L_0x55fb2d084610 .part L_0x55fb2d07ed40, 12, 1;
L_0x55fb2d084740 .part L_0x55fb2d086e90, 11, 1;
L_0x55fb2d084b80 .part o0x7fd0c5277f48, 13, 1;
L_0x55fb2d084ec0 .part L_0x55fb2d07ed40, 13, 1;
L_0x55fb2d085130 .part L_0x55fb2d086e90, 12, 1;
L_0x55fb2d085520 .part o0x7fd0c5277f48, 14, 1;
L_0x55fb2d0857a0 .part L_0x55fb2d07ed40, 14, 1;
L_0x55fb2d085ae0 .part L_0x55fb2d086e90, 13, 1;
L_0x55fb2d086030 .part o0x7fd0c5277f48, 15, 1;
L_0x55fb2d086160 .part L_0x55fb2d07ed40, 15, 1;
L_0x55fb2d086400 .part L_0x55fb2d086e90, 14, 1;
L_0x55fb2d0867f0 .part o0x7fd0c5277f48, 0, 1;
L_0x55fb2d086aa0 .part L_0x55fb2d07ed40, 0, 1;
LS_0x55fb2d086bd0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d086610, L_0x55fb2d07f050, L_0x55fb2d07f8b0, L_0x55fb2d0800a0;
LS_0x55fb2d086bd0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d0808c0, L_0x55fb2d081190, L_0x55fb2d0817c0, L_0x55fb2d081fa0;
LS_0x55fb2d086bd0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d082570, L_0x55fb2d082c40, L_0x55fb2d083240, L_0x55fb2d083a80;
LS_0x55fb2d086bd0_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d0841e0, L_0x55fb2d0849a0, L_0x55fb2d085340, L_0x55fb2d085e50;
L_0x55fb2d086bd0 .concat8 [ 4 4 4 4], LS_0x55fb2d086bd0_0_0, LS_0x55fb2d086bd0_0_4, LS_0x55fb2d086bd0_0_8, LS_0x55fb2d086bd0_0_12;
LS_0x55fb2d086e90_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d086780, L_0x55fb2d07f2c0, L_0x55fb2d07fad0, L_0x55fb2d080310;
LS_0x55fb2d086e90_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d080b30, L_0x55fb2d081360, L_0x55fb2d081a30, L_0x55fb2d082080;
LS_0x55fb2d086e90_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d0826e0, L_0x55fb2d082d20, L_0x55fb2d0833b0, L_0x55fb2d083bf0;
LS_0x55fb2d086e90_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d084350, L_0x55fb2d084b10, L_0x55fb2d0854b0, L_0x55fb2d085fc0;
L_0x55fb2d086e90 .concat8 [ 4 4 4 4], LS_0x55fb2d086e90_0_0, LS_0x55fb2d086e90_0_4, LS_0x55fb2d086e90_0_8, LS_0x55fb2d086e90_0_12;
L_0x55fb2d0871d0 .part L_0x55fb2d086e90, 15, 1;
S_0x55fb2c9d2ed0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d086780 .functor OR 1, L_0x55fb2d0865a0, L_0x55fb2d086710, C4<0>, C4<0>;
v0x55fb2c52a8b0_0 .net "S", 0 0, L_0x55fb2d086610;  1 drivers
v0x55fb2c502950_0 .net "a", 0 0, L_0x55fb2d0867f0;  1 drivers
v0x55fb2c42d190_0 .net "b", 0 0, L_0x55fb2d086aa0;  1 drivers
v0x55fb2c3f8e10_0 .net "c_1", 0 0, L_0x55fb2d0865a0;  1 drivers
v0x55fb2c3d0eb0_0 .net "c_2", 0 0, L_0x55fb2d086710;  1 drivers
v0x55fb2c356fd0_0 .net "cin", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c322c50_0 .net "cout", 0 0, L_0x55fb2d086780;  1 drivers
v0x55fb2c55ec30_0 .net "h_1_out", 0 0, L_0x55fb2d086530;  1 drivers
S_0x55fb2c9f8ea0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9d2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d086530 .functor XOR 1, L_0x55fb2d0867f0, L_0x55fb2d086aa0, C4<0>, C4<0>;
L_0x55fb2d0865a0 .functor AND 1, L_0x55fb2d0867f0, L_0x55fb2d086aa0, C4<1>, C4<1>;
v0x55fb2c286f70_0 .net "S", 0 0, L_0x55fb2d086530;  alias, 1 drivers
v0x55fb2c27c250_0 .net "a", 0 0, L_0x55fb2d0867f0;  alias, 1 drivers
v0x55fb2c270650_0 .net "b", 0 0, L_0x55fb2d086aa0;  alias, 1 drivers
v0x55fb2c2629e0_0 .net "cout", 0 0, L_0x55fb2d0865a0;  alias, 1 drivers
S_0x55fb2ca01940 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9d2ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d086610 .functor XOR 1, L_0x55fb2d086530, L_0x7fd0c513a2c0, C4<0>, C4<0>;
L_0x55fb2d086710 .functor AND 1, L_0x55fb2d086530, L_0x7fd0c513a2c0, C4<1>, C4<1>;
v0x55fb2c2487a0_0 .net "S", 0 0, L_0x55fb2d086610;  alias, 1 drivers
v0x55fb2c23ab30_0 .net "a", 0 0, L_0x55fb2d086530;  alias, 1 drivers
v0x55fb2caf01a0_0 .net "b", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c2facf0_0 .net "cout", 0 0, L_0x55fb2d086710;  alias, 1 drivers
S_0x55fb2ca041b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2cb54310 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ca07250 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca041b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07f2c0 .functor OR 1, L_0x55fb2d07ef70, L_0x55fb2d07f1e0, C4<0>, C4<0>;
v0x55fb2c9e6510_0 .net "S", 0 0, L_0x55fb2d07f050;  1 drivers
v0x55fb2c9b2190_0 .net "a", 0 0, L_0x55fb2d07f350;  1 drivers
v0x55fb2c98a230_0 .net "b", 0 0, L_0x55fb2d07f530;  1 drivers
v0x55fb2c910350_0 .net "c_1", 0 0, L_0x55fb2d07ef70;  1 drivers
v0x55fb2c8dbfd0_0 .net "c_2", 0 0, L_0x55fb2d07f1e0;  1 drivers
v0x55fb2c8b4070_0 .net "cin", 0 0, L_0x55fb2d07f660;  1 drivers
v0x55fb2c8500f0_0 .net "cout", 0 0, L_0x55fb2d07f2c0;  1 drivers
v0x55fb2ca03960_0 .net "h_1_out", 0 0, L_0x55fb2d07ee20;  1 drivers
S_0x55fb2c9aaf70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca07250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07ee20 .functor XOR 1, L_0x55fb2d07f350, L_0x55fb2d07f530, C4<0>, C4<0>;
L_0x55fb2d07ef70 .functor AND 1, L_0x55fb2d07f350, L_0x55fb2d07f530, C4<1>, C4<1>;
v0x55fb2c7f3e10_0 .net "S", 0 0, L_0x55fb2d07ee20;  alias, 1 drivers
v0x55fb2c6f5060_0 .net "a", 0 0, L_0x55fb2d07f350;  alias, 1 drivers
v0x55fb2c6c0ce0_0 .net "b", 0 0, L_0x55fb2d07f530;  alias, 1 drivers
v0x55fb2c698d80_0 .net "cout", 0 0, L_0x55fb2d07ef70;  alias, 1 drivers
S_0x55fb2ca380e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca07250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07f050 .functor XOR 1, L_0x55fb2d07ee20, L_0x55fb2d07f660, C4<0>, C4<0>;
L_0x55fb2d07f1e0 .functor AND 1, L_0x55fb2d07ee20, L_0x55fb2d07f660, C4<1>, C4<1>;
v0x55fb2c61eea0_0 .net "S", 0 0, L_0x55fb2d07f050;  alias, 1 drivers
v0x55fb2c5eab20_0 .net "a", 0 0, L_0x55fb2d07ee20;  alias, 1 drivers
v0x55fb2c5c2bc0_0 .net "b", 0 0, L_0x55fb2d07f660;  alias, 1 drivers
v0x55fb2c81bd70_0 .net "cout", 0 0, L_0x55fb2d07f1e0;  alias, 1 drivers
S_0x55fb2ca3a950 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c7fb370 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ca3d1c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca3a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07fad0 .functor OR 1, L_0x55fb2d07f820, L_0x55fb2d07f9f0, C4<0>, C4<0>;
v0x55fb2c9c42d0_0 .net "S", 0 0, L_0x55fb2d07f8b0;  1 drivers
v0x55fb2c9d1e50_0 .net "a", 0 0, L_0x55fb2d07fb60;  1 drivers
v0x55fb2c9ca440_0 .net "b", 0 0, L_0x55fb2d07fc90;  1 drivers
v0x55fb2c9ccd70_0 .net "c_1", 0 0, L_0x55fb2d07f820;  1 drivers
v0x55fb2c9cf5e0_0 .net "c_2", 0 0, L_0x55fb2d07f9f0;  1 drivers
v0x55fb2c9eb470_0 .net "cin", 0 0, L_0x55fb2d07fe50;  1 drivers
v0x55fb2c9e8b40_0 .net "cout", 0 0, L_0x55fb2d07fad0;  1 drivers
v0x55fb2c9c19a0_0 .net "h_1_out", 0 0, L_0x55fb2d07f790;  1 drivers
S_0x55fb2ca3fa30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca3d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07f790 .functor XOR 1, L_0x55fb2d07fb60, L_0x55fb2d07fc90, C4<0>, C4<0>;
L_0x55fb2d07f820 .functor AND 1, L_0x55fb2d07fb60, L_0x55fb2d07fc90, C4<1>, C4<1>;
v0x55fb2c9eef10_0 .net "S", 0 0, L_0x55fb2d07f790;  alias, 1 drivers
v0x55fb2c9faec0_0 .net "a", 0 0, L_0x55fb2d07fb60;  alias, 1 drivers
v0x55fb2c9f5d20_0 .net "b", 0 0, L_0x55fb2d07fc90;  alias, 1 drivers
v0x55fb2c9f8650_0 .net "cout", 0 0, L_0x55fb2d07f820;  alias, 1 drivers
S_0x55fb2c99cbc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca3d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07f8b0 .functor XOR 1, L_0x55fb2d07f790, L_0x55fb2d07fe50, C4<0>, C4<0>;
L_0x55fb2d07f9f0 .functor AND 1, L_0x55fb2d07f790, L_0x55fb2d07fe50, C4<1>, C4<1>;
v0x55fb2ca061d0_0 .net "S", 0 0, L_0x55fb2d07f8b0;  alias, 1 drivers
v0x55fb2c9fe7c0_0 .net "a", 0 0, L_0x55fb2d07f790;  alias, 1 drivers
v0x55fb2ca010f0_0 .net "b", 0 0, L_0x55fb2d07fe50;  alias, 1 drivers
v0x55fb2c9f1840_0 .net "cout", 0 0, L_0x55fb2d07f9f0;  alias, 1 drivers
S_0x55fb2c9a5660 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c566190 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c9a7ed0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c9a5660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d080310 .functor OR 1, L_0x55fb2d080010, L_0x55fb2d080230, C4<0>, C4<0>;
v0x55fb2c995560_0 .net "S", 0 0, L_0x55fb2d0800a0;  1 drivers
v0x55fb2c992c30_0 .net "a", 0 0, L_0x55fb2d0803a0;  1 drivers
v0x55fb2c99ebe0_0 .net "b", 0 0, L_0x55fb2d0804d0;  1 drivers
v0x55fb2c999a40_0 .net "c_1", 0 0, L_0x55fb2d080010;  1 drivers
v0x55fb2c99c370_0 .net "c_2", 0 0, L_0x55fb2d080230;  1 drivers
v0x55fb2c9a9ef0_0 .net "cin", 0 0, L_0x55fb2d080650;  1 drivers
v0x55fb2c9a24e0_0 .net "cout", 0 0, L_0x55fb2d080310;  1 drivers
v0x55fb2c98c860_0 .net "h_1_out", 0 0, L_0x55fb2d07ff80;  1 drivers
S_0x55fb2ca35870 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9a7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07ff80 .functor XOR 1, L_0x55fb2d0803a0, L_0x55fb2d0804d0, C4<0>, C4<0>;
L_0x55fb2d080010 .functor AND 1, L_0x55fb2d0803a0, L_0x55fb2d0804d0, C4<1>, C4<1>;
v0x55fb2c9a7680_0 .net "S", 0 0, L_0x55fb2d07ff80;  alias, 1 drivers
v0x55fb2c982810_0 .net "a", 0 0, L_0x55fb2d0803a0;  alias, 1 drivers
v0x55fb2c9b70f0_0 .net "b", 0 0, L_0x55fb2d0804d0;  alias, 1 drivers
v0x55fb2c9b47c0_0 .net "cout", 0 0, L_0x55fb2d080010;  alias, 1 drivers
S_0x55fb2ca19e90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9a7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0800a0 .functor XOR 1, L_0x55fb2d07ff80, L_0x55fb2d080650, C4<0>, C4<0>;
L_0x55fb2d080230 .functor AND 1, L_0x55fb2d07ff80, L_0x55fb2d080650, C4<1>, C4<1>;
v0x55fb2c9bd4c0_0 .net "S", 0 0, L_0x55fb2d0800a0;  alias, 1 drivers
v0x55fb2c9bab90_0 .net "a", 0 0, L_0x55fb2d07ff80;  alias, 1 drivers
v0x55fb2c9c6b40_0 .net "b", 0 0, L_0x55fb2d080650;  alias, 1 drivers
v0x55fb2c9a4e10_0 .net "cout", 0 0, L_0x55fb2d080230;  alias, 1 drivers
S_0x55fb2ca1cea0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2ca9f5c0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2ca231d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca1cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d080b30 .functor OR 1, L_0x55fb2d080830, L_0x55fb2d080a50, C4<0>, C4<0>;
v0x55fb2ca27a60_0 .net "S", 0 0, L_0x55fb2d0808c0;  1 drivers
v0x55fb2ca2a2d0_0 .net "a", 0 0, L_0x55fb2d080bc0;  1 drivers
v0x55fb2c9d7da0_0 .net "b", 0 0, L_0x55fb2d080cf0;  1 drivers
v0x55fb2c9d5470_0 .net "c_1", 0 0, L_0x55fb2d080830;  1 drivers
v0x55fb2c9ddc10_0 .net "c_2", 0 0, L_0x55fb2d080a50;  1 drivers
v0x55fb2c9db2e0_0 .net "cin", 0 0, L_0x55fb2d080e20;  1 drivers
v0x55fb2ca41a50_0 .net "cout", 0 0, L_0x55fb2d080b30;  1 drivers
v0x55fb2ca251f0_0 .net "h_1_out", 0 0, L_0x55fb2d080780;  1 drivers
S_0x55fb2ca25a40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca231d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d080780 .functor XOR 1, L_0x55fb2d080bc0, L_0x55fb2d080cf0, C4<0>, C4<0>;
L_0x55fb2d080830 .functor AND 1, L_0x55fb2d080bc0, L_0x55fb2d080cf0, C4<1>, C4<1>;
v0x55fb2ca327b0_0 .net "S", 0 0, L_0x55fb2d080780;  alias, 1 drivers
v0x55fb2ca35020_0 .net "a", 0 0, L_0x55fb2d080bc0;  alias, 1 drivers
v0x55fb2ca37890_0 .net "b", 0 0, L_0x55fb2d080cf0;  alias, 1 drivers
v0x55fb2ca3a100_0 .net "cout", 0 0, L_0x55fb2d080830;  alias, 1 drivers
S_0x55fb2ca282b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca231d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0808c0 .functor XOR 1, L_0x55fb2d080780, L_0x55fb2d080e20, C4<0>, C4<0>;
L_0x55fb2d080a50 .functor AND 1, L_0x55fb2d080780, L_0x55fb2d080e20, C4<1>, C4<1>;
v0x55fb2ca3c970_0 .net "S", 0 0, L_0x55fb2d0808c0;  alias, 1 drivers
v0x55fb2ca3f1e0_0 .net "a", 0 0, L_0x55fb2d080780;  alias, 1 drivers
v0x55fb2c98f190_0 .net "b", 0 0, L_0x55fb2d080e20;  alias, 1 drivers
v0x55fb2ca2fe80_0 .net "cout", 0 0, L_0x55fb2d080a50;  alias, 1 drivers
S_0x55fb2ca2ab20 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c9e7040 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2ca33000 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca2ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d081360 .functor OR 1, L_0x55fb2d081100, L_0x55fb2d0812d0, C4<0>, C4<0>;
v0x55fb2c930010_0 .net "S", 0 0, L_0x55fb2d081190;  1 drivers
v0x55fb2c928600_0 .net "a", 0 0, L_0x55fb2d0813f0;  1 drivers
v0x55fb2c92af30_0 .net "b", 0 0, L_0x55fb2d081520;  1 drivers
v0x55fb2c92d7a0_0 .net "c_1", 0 0, L_0x55fb2d081100;  1 drivers
v0x55fb2ca10e60_0 .net "c_2", 0 0, L_0x55fb2d0812d0;  1 drivers
v0x55fb2ca09450_0 .net "cin", 0 0, L_0x55fb2d0815c0;  1 drivers
v0x55fb2ca0bd80_0 .net "cout", 0 0, L_0x55fb2d081360;  1 drivers
v0x55fb2c922490_0 .net "h_1_out", 0 0, L_0x55fb2d081050;  1 drivers
S_0x55fb2ca17620 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca33000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d081050 .functor XOR 1, L_0x55fb2d0813f0, L_0x55fb2d081520, C4<0>, C4<0>;
L_0x55fb2d081100 .functor AND 1, L_0x55fb2d0813f0, L_0x55fb2d081520, C4<1>, C4<1>;
v0x55fb2ca1beb0_0 .net "S", 0 0, L_0x55fb2d081050;  alias, 1 drivers
v0x55fb2ca144a0_0 .net "a", 0 0, L_0x55fb2d0813f0;  alias, 1 drivers
v0x55fb2ca16dd0_0 .net "b", 0 0, L_0x55fb2d081520;  alias, 1 drivers
v0x55fb2ca19640_0 .net "cout", 0 0, L_0x55fb2d081100;  alias, 1 drivers
S_0x55fb2c922ce0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca33000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d081190 .functor XOR 1, L_0x55fb2d081050, L_0x55fb2d0815c0, C4<0>, C4<0>;
L_0x55fb2d0812d0 .functor AND 1, L_0x55fb2d081050, L_0x55fb2d0815c0, C4<1>, C4<1>;
v0x55fb2ca2cb40_0 .net "S", 0 0, L_0x55fb2d081190;  alias, 1 drivers
v0x55fb2ca20050_0 .net "a", 0 0, L_0x55fb2d081050;  alias, 1 drivers
v0x55fb2ca22980_0 .net "b", 0 0, L_0x55fb2d0815c0;  alias, 1 drivers
v0x55fb2ca0e5f0_0 .net "cout", 0 0, L_0x55fb2d0812d0;  alias, 1 drivers
S_0x55fb2c92b780 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c8881c0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c92dff0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c92b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d081a30 .functor OR 1, L_0x55fb2d081730, L_0x55fb2d081950, C4<0>, C4<0>;
v0x55fb2c8e7300_0 .net "S", 0 0, L_0x55fb2d0817c0;  1 drivers
v0x55fb2c8e49d0_0 .net "a", 0 0, L_0x55fb2d081ac0;  1 drivers
v0x55fb2c8f0980_0 .net "b", 0 0, L_0x55fb2d081c80;  1 drivers
v0x55fb2c8eb7e0_0 .net "c_1", 0 0, L_0x55fb2d081730;  1 drivers
v0x55fb2c8ee110_0 .net "c_2", 0 0, L_0x55fb2d081950;  1 drivers
v0x55fb2c8fbc90_0 .net "cin", 0 0, L_0x55fb2d081db0;  1 drivers
v0x55fb2c8f4280_0 .net "cout", 0 0, L_0x55fb2d081a30;  1 drivers
v0x55fb2c8de600_0 .net "h_1_out", 0 0, L_0x55fb2d080fe0;  1 drivers
S_0x55fb2c931090 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c92dff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d080fe0 .functor XOR 1, L_0x55fb2d081ac0, L_0x55fb2d081c80, C4<0>, C4<0>;
L_0x55fb2d081730 .functor AND 1, L_0x55fb2d081ac0, L_0x55fb2d081c80, C4<1>, C4<1>;
v0x55fb2c8f9420_0 .net "S", 0 0, L_0x55fb2d080fe0;  alias, 1 drivers
v0x55fb2c9152b0_0 .net "a", 0 0, L_0x55fb2d081ac0;  alias, 1 drivers
v0x55fb2c912980_0 .net "b", 0 0, L_0x55fb2d081c80;  alias, 1 drivers
v0x55fb2c91b680_0 .net "cout", 0 0, L_0x55fb2d081730;  alias, 1 drivers
S_0x55fb2ca0c5d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c92dff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0817c0 .functor XOR 1, L_0x55fb2d080fe0, L_0x55fb2d081db0, C4<0>, C4<0>;
L_0x55fb2d081950 .functor AND 1, L_0x55fb2d080fe0, L_0x55fb2d081db0, C4<1>, C4<1>;
v0x55fb2c918d50_0 .net "S", 0 0, L_0x55fb2d0817c0;  alias, 1 drivers
v0x55fb2c924d00_0 .net "a", 0 0, L_0x55fb2d080fe0;  alias, 1 drivers
v0x55fb2c91fb60_0 .net "b", 0 0, L_0x55fb2d081db0;  alias, 1 drivers
v0x55fb2c8f6bb0_0 .net "cout", 0 0, L_0x55fb2d081950;  alias, 1 drivers
S_0x55fb2ca0ee40 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c6c1810 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2ca11e50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca0ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d082080 .functor OR 1, L_0x55fb2d061e10, L_0x55fb2d082010, C4<0>, C4<0>;
v0x55fb2c963f40_0 .net "S", 0 0, L_0x55fb2d081fa0;  1 drivers
v0x55fb2c9667b0_0 .net "a", 0 0, L_0x55fb2d0820f0;  1 drivers
v0x55fb2c969020_0 .net "b", 0 0, L_0x55fb2d082220;  1 drivers
v0x55fb2c8b8fd0_0 .net "c_1", 0 0, L_0x55fb2d061e10;  1 drivers
v0x55fb2c8b66a0_0 .net "c_2", 0 0, L_0x55fb2d082010;  1 drivers
v0x55fb2c8bf3a0_0 .net "cin", 0 0, L_0x55fb2d081e50;  1 drivers
v0x55fb2c8bca70_0 .net "cout", 0 0, L_0x55fb2d082080;  1 drivers
v0x55fb2c9616d0_0 .net "h_1_out", 0 0, L_0x55fb2d081ef0;  1 drivers
S_0x55fb2c8fcd10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca11e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d081ef0 .functor XOR 1, L_0x55fb2d0820f0, L_0x55fb2d082220, C4<0>, C4<0>;
L_0x55fb2d061e10 .functor AND 1, L_0x55fb2d0820f0, L_0x55fb2d082220, C4<1>, C4<1>;
v0x55fb2c8c3880_0 .net "S", 0 0, L_0x55fb2d081ef0;  alias, 1 drivers
v0x55fb2c8c61b0_0 .net "a", 0 0, L_0x55fb2d0820f0;  alias, 1 drivers
v0x55fb2c8d3d30_0 .net "b", 0 0, L_0x55fb2d082220;  alias, 1 drivers
v0x55fb2c8cc320_0 .net "cout", 0 0, L_0x55fb2d061e10;  alias, 1 drivers
S_0x55fb2c8c6a00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca11e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d081fa0 .functor XOR 1, L_0x55fb2d081ef0, L_0x55fb2d081e50, C4<0>, C4<0>;
L_0x55fb2d082010 .functor AND 1, L_0x55fb2d081ef0, L_0x55fb2d081e50, C4<1>, C4<1>;
v0x55fb2c8cec50_0 .net "S", 0 0, L_0x55fb2d081fa0;  alias, 1 drivers
v0x55fb2c8d14c0_0 .net "a", 0 0, L_0x55fb2d081ef0;  alias, 1 drivers
v0x55fb2c8e0f30_0 .net "b", 0 0, L_0x55fb2d081e50;  alias, 1 drivers
v0x55fb2c8c8a20_0 .net "cout", 0 0, L_0x55fb2d082010;  alias, 1 drivers
S_0x55fb2c8cf4a0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c32a1b0 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2c8d1d10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c8cf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0826e0 .functor OR 1, L_0x55fb2d082500, L_0x55fb2d082670, C4<0>, C4<0>;
v0x55fb2c943480_0 .net "S", 0 0, L_0x55fb2d082570;  1 drivers
v0x55fb2c956980_0 .net "a", 0 0, L_0x55fb2d082750;  1 drivers
v0x55fb2c949e90_0 .net "b", 0 0, L_0x55fb2d082350;  1 drivers
v0x55fb2c94c7c0_0 .net "c_1", 0 0, L_0x55fb2d082500;  1 drivers
v0x55fb2c94f030_0 .net "c_2", 0 0, L_0x55fb2d082670;  1 drivers
v0x55fb2c9518a0_0 .net "cin", 0 0, L_0x55fb2d0829d0;  1 drivers
v0x55fb2c954110_0 .net "cout", 0 0, L_0x55fb2d0826e0;  1 drivers
v0x55fb2c940c10_0 .net "h_1_out", 0 0, L_0x55fb2d082490;  1 drivers
S_0x55fb2c8d4db0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8d1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d082490 .functor XOR 1, L_0x55fb2d082750, L_0x55fb2d082350, C4<0>, C4<0>;
L_0x55fb2d082500 .functor AND 1, L_0x55fb2d082750, L_0x55fb2d082350, C4<1>, C4<1>;
v0x55fb2c8ff2b0_0 .net "S", 0 0, L_0x55fb2d082490;  alias, 1 drivers
v0x55fb2c907a50_0 .net "a", 0 0, L_0x55fb2d082750;  alias, 1 drivers
v0x55fb2c905120_0 .net "b", 0 0, L_0x55fb2d082350;  alias, 1 drivers
v0x55fb2c96b890_0 .net "cout", 0 0, L_0x55fb2d082500;  alias, 1 drivers
S_0x55fb2c8ee960 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8d1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d082570 .functor XOR 1, L_0x55fb2d082490, L_0x55fb2d0829d0, C4<0>, C4<0>;
L_0x55fb2d082670 .functor AND 1, L_0x55fb2d082490, L_0x55fb2d0829d0, C4<1>, C4<1>;
v0x55fb2c959cc0_0 .net "S", 0 0, L_0x55fb2d082570;  alias, 1 drivers
v0x55fb2c95c5f0_0 .net "a", 0 0, L_0x55fb2d082490;  alias, 1 drivers
v0x55fb2c95ee60_0 .net "b", 0 0, L_0x55fb2d0829d0;  alias, 1 drivers
v0x55fb2c901be0_0 .net "cout", 0 0, L_0x55fb2d082670;  alias, 1 drivers
S_0x55fb2c8f7400 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c55f760 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2c8f9c70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c8f7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d082d20 .functor OR 1, L_0x55fb2d082bd0, L_0x55fb2d082cb0, C4<0>, C4<0>;
v0x55fb2c85b420_0 .net "S", 0 0, L_0x55fb2d082c40;  1 drivers
v0x55fb2c858af0_0 .net "a", 0 0, L_0x55fb2d082d90;  1 drivers
v0x55fb2c864a90_0 .net "b", 0 0, L_0x55fb2d082ec0;  1 drivers
v0x55fb2c85f900_0 .net "c_1", 0 0, L_0x55fb2d082bd0;  1 drivers
v0x55fb2c862220_0 .net "c_2", 0 0, L_0x55fb2d082cb0;  1 drivers
v0x55fb2c86fda0_0 .net "cin", 0 0, L_0x55fb2d082b00;  1 drivers
v0x55fb2c868390_0 .net "cout", 0 0, L_0x55fb2d082d20;  1 drivers
v0x55fb2c852720_0 .net "h_1_out", 0 0, L_0x55fb2d082880;  1 drivers
S_0x55fb2c969870 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8f9c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d082880 .functor XOR 1, L_0x55fb2d082d90, L_0x55fb2d082ec0, C4<0>, C4<0>;
L_0x55fb2d082bd0 .functor AND 1, L_0x55fb2d082d90, L_0x55fb2d082ec0, C4<1>, C4<1>;
v0x55fb2c86d530_0 .net "S", 0 0, L_0x55fb2d082880;  alias, 1 drivers
v0x55fb2c93aca0_0 .net "a", 0 0, L_0x55fb2d082d90;  alias, 1 drivers
v0x55fb2c933290_0 .net "b", 0 0, L_0x55fb2d082ec0;  alias, 1 drivers
v0x55fb2c935bc0_0 .net "cout", 0 0, L_0x55fb2d082bd0;  alias, 1 drivers
S_0x55fb2c9520f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8f9c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d082c40 .functor XOR 1, L_0x55fb2d082880, L_0x55fb2d082b00, C4<0>, C4<0>;
L_0x55fb2d082cb0 .functor AND 1, L_0x55fb2d082880, L_0x55fb2d082b00, C4<1>, C4<1>;
v0x55fb2c938430_0 .net "S", 0 0, L_0x55fb2d082c40;  alias, 1 drivers
v0x55fb2c945cf0_0 .net "a", 0 0, L_0x55fb2d082880;  alias, 1 drivers
v0x55fb2c93e2e0_0 .net "b", 0 0, L_0x55fb2d082b00;  alias, 1 drivers
v0x55fb2c86acc0_0 .net "cout", 0 0, L_0x55fb2d082cb0;  alias, 1 drivers
S_0x55fb2c954960 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2cb7ca20 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2c95ce40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c954960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0833b0 .functor OR 1, L_0x55fb2d0831d0, L_0x55fb2d083340, C4<0>, C4<0>;
v0x55fb2c80c0c0_0 .net "S", 0 0, L_0x55fb2d083240;  1 drivers
v0x55fb2c80e9f0_0 .net "a", 0 0, L_0x55fb2d083420;  1 drivers
v0x55fb2c811260_0 .net "b", 0 0, L_0x55fb2d083640;  1 drivers
v0x55fb2c820cd0_0 .net "c_1", 0 0, L_0x55fb2d0831d0;  1 drivers
v0x55fb2c81e3a0_0 .net "c_2", 0 0, L_0x55fb2d083340;  1 drivers
v0x55fb2c8270a0_0 .net "cin", 0 0, L_0x55fb2d083770;  1 drivers
v0x55fb2c824770_0 .net "cout", 0 0, L_0x55fb2d0833b0;  1 drivers
v0x55fb2c813ad0_0 .net "h_1_out", 0 0, L_0x55fb2d083160;  1 drivers
S_0x55fb2c95f6b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c95ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d083160 .functor XOR 1, L_0x55fb2d083420, L_0x55fb2d083640, C4<0>, C4<0>;
L_0x55fb2d0831d0 .functor AND 1, L_0x55fb2d083420, L_0x55fb2d083640, C4<1>, C4<1>;
v0x55fb2c82b580_0 .net "S", 0 0, L_0x55fb2d083160;  alias, 1 drivers
v0x55fb2c82deb0_0 .net "a", 0 0, L_0x55fb2d083420;  alias, 1 drivers
v0x55fb2c83ba30_0 .net "b", 0 0, L_0x55fb2d083640;  alias, 1 drivers
v0x55fb2c834020_0 .net "cout", 0 0, L_0x55fb2d0831d0;  alias, 1 drivers
S_0x55fb2c961f20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c95ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d083240 .functor XOR 1, L_0x55fb2d083160, L_0x55fb2d083770, C4<0>, C4<0>;
L_0x55fb2d083340 .functor AND 1, L_0x55fb2d083160, L_0x55fb2d083770, C4<1>, C4<1>;
v0x55fb2c836950_0 .net "S", 0 0, L_0x55fb2d083240;  alias, 1 drivers
v0x55fb2c8391c0_0 .net "a", 0 0, L_0x55fb2d083160;  alias, 1 drivers
v0x55fb2c855050_0 .net "b", 0 0, L_0x55fb2d083770;  alias, 1 drivers
v0x55fb2c830720_0 .net "cout", 0 0, L_0x55fb2d083340;  alias, 1 drivers
S_0x55fb2c964790 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2ca6d690 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2c967000 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c964790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d083bf0 .functor OR 1, L_0x55fb2d083a10, L_0x55fb2d083b80, C4<0>, C4<0>;
v0x55fb2c8ab620_0 .net "S", 0 0, L_0x55fb2d083a80;  1 drivers
v0x55fb2c899a50_0 .net "a", 0 0, L_0x55fb2d083c60;  1 drivers
v0x55fb2c89c380_0 .net "b", 0 0, L_0x55fb2d083d90;  1 drivers
v0x55fb2c89ebf0_0 .net "c_1", 0 0, L_0x55fb2d083a10;  1 drivers
v0x55fb2c8a1460_0 .net "c_2", 0 0, L_0x55fb2d083b80;  1 drivers
v0x55fb2c8a3cd0_0 .net "cin", 0 0, L_0x55fb2d083fd0;  1 drivers
v0x55fb2c8a6540_0 .net "cout", 0 0, L_0x55fb2d083bf0;  1 drivers
v0x55fb2c844ec0_0 .net "h_1_out", 0 0, L_0x55fb2d0839a0;  1 drivers
S_0x55fb2c94f880 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c967000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0839a0 .functor XOR 1, L_0x55fb2d083c60, L_0x55fb2d083d90, C4<0>, C4<0>;
L_0x55fb2d083a10 .functor AND 1, L_0x55fb2d083c60, L_0x55fb2d083d90, C4<1>, C4<1>;
v0x55fb2c7f8d70_0 .net "S", 0 0, L_0x55fb2d0839a0;  alias, 1 drivers
v0x55fb2c7f6440_0 .net "a", 0 0, L_0x55fb2d083c60;  alias, 1 drivers
v0x55fb2c7ff140_0 .net "b", 0 0, L_0x55fb2d083d90;  alias, 1 drivers
v0x55fb2c7fc810_0 .net "cout", 0 0, L_0x55fb2d083a10;  alias, 1 drivers
S_0x55fb2c936410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c967000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d083a80 .functor XOR 1, L_0x55fb2d0839a0, L_0x55fb2d083fd0, C4<0>, C4<0>;
L_0x55fb2d083b80 .functor AND 1, L_0x55fb2d0839a0, L_0x55fb2d083fd0, C4<1>, C4<1>;
v0x55fb2c8087c0_0 .net "S", 0 0, L_0x55fb2d083a80;  alias, 1 drivers
v0x55fb2c803620_0 .net "a", 0 0, L_0x55fb2d0839a0;  alias, 1 drivers
v0x55fb2c805f50_0 .net "b", 0 0, L_0x55fb2d083fd0;  alias, 1 drivers
v0x55fb2c8a8db0_0 .net "cout", 0 0, L_0x55fb2d083b80;  alias, 1 drivers
S_0x55fb2c938c80 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c4b4310 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2c93bc90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c938c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d084350 .functor OR 1, L_0x55fb2d084170, L_0x55fb2d0842e0, C4<0>, C4<0>;
v0x55fb2c875950_0 .net "S", 0 0, L_0x55fb2d0841e0;  1 drivers
v0x55fb2c8781c0_0 .net "a", 0 0, L_0x55fb2d0843c0;  1 drivers
v0x55fb2c885a80_0 .net "b", 0 0, L_0x55fb2d084610;  1 drivers
v0x55fb2c87e070_0 .net "c_1", 0 0, L_0x55fb2d084170;  1 drivers
v0x55fb2c8809a0_0 .net "c_2", 0 0, L_0x55fb2d0842e0;  1 drivers
v0x55fb2c883210_0 .net "cin", 0 0, L_0x55fb2d084740;  1 drivers
v0x55fb2c896710_0 .net "cout", 0 0, L_0x55fb2d084350;  1 drivers
v0x55fb2c873020_0 .net "h_1_out", 0 0, L_0x55fb2d084100;  1 drivers
S_0x55fb2c941460 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c93bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d084100 .functor XOR 1, L_0x55fb2d0843c0, L_0x55fb2d084610, C4<0>, C4<0>;
L_0x55fb2d084170 .functor AND 1, L_0x55fb2d0843c0, L_0x55fb2d084610, C4<1>, C4<1>;
v0x55fb2c88c550_0 .net "S", 0 0, L_0x55fb2d084100;  alias, 1 drivers
v0x55fb2c88edc0_0 .net "a", 0 0, L_0x55fb2d0843c0;  alias, 1 drivers
v0x55fb2c891630_0 .net "b", 0 0, L_0x55fb2d084610;  alias, 1 drivers
v0x55fb2c893ea0_0 .net "cout", 0 0, L_0x55fb2d084170;  alias, 1 drivers
S_0x55fb2c943cd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c93bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0841e0 .functor XOR 1, L_0x55fb2d084100, L_0x55fb2d084740, C4<0>, C4<0>;
L_0x55fb2d0842e0 .functor AND 1, L_0x55fb2d084100, L_0x55fb2d084740, C4<1>, C4<1>;
v0x55fb2c841980_0 .net "S", 0 0, L_0x55fb2d0841e0;  alias, 1 drivers
v0x55fb2c83f050_0 .net "a", 0 0, L_0x55fb2d084100;  alias, 1 drivers
v0x55fb2c8477f0_0 .net "b", 0 0, L_0x55fb2d084740;  alias, 1 drivers
v0x55fb2c889c20_0 .net "cout", 0 0, L_0x55fb2d0842e0;  alias, 1 drivers
S_0x55fb2c946ce0 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c9857b0 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2c94d010 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c946ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d084b10 .functor OR 1, L_0x55fb2d0845a0, L_0x55fb2d084aa0, C4<0>, C4<0>;
v0x55fb2ca8fc30_0 .net "S", 0 0, L_0x55fb2d0849a0;  1 drivers
v0x55fb2ca924a0_0 .net "a", 0 0, L_0x55fb2d084b80;  1 drivers
v0x55fb2ca94d10_0 .net "b", 0 0, L_0x55fb2d084ec0;  1 drivers
v0x55fb2ca97580_0 .net "c_1", 0 0, L_0x55fb2d0845a0;  1 drivers
v0x55fb2ca99df0_0 .net "c_2", 0 0, L_0x55fb2d084aa0;  1 drivers
v0x55fb2ca9c660_0 .net "cin", 0 0, L_0x55fb2d085130;  1 drivers
v0x55fb2ca9eed0_0 .net "cout", 0 0, L_0x55fb2d084b10;  1 drivers
v0x55fb2ca8d440_0 .net "h_1_out", 0 0, L_0x55fb2d0844f0;  1 drivers
S_0x55fb2c870e20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c94d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0844f0 .functor XOR 1, L_0x55fb2d084b80, L_0x55fb2d084ec0, C4<0>, C4<0>;
L_0x55fb2d0845a0 .functor AND 1, L_0x55fb2d084b80, L_0x55fb2d084ec0, C4<1>, C4<1>;
v0x55fb2caa3fb0_0 .net "S", 0 0, L_0x55fb2d0844f0;  alias, 1 drivers
v0x55fb2caa6820_0 .net "a", 0 0, L_0x55fb2d084b80;  alias, 1 drivers
v0x55fb2caa9090_0 .net "b", 0 0, L_0x55fb2d084ec0;  alias, 1 drivers
v0x55fb2caab900_0 .net "cout", 0 0, L_0x55fb2d0845a0;  alias, 1 drivers
S_0x55fb2c82e700 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c94d010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0849a0 .functor XOR 1, L_0x55fb2d0844f0, L_0x55fb2d085130, C4<0>, C4<0>;
L_0x55fb2d084aa0 .functor AND 1, L_0x55fb2d0844f0, L_0x55fb2d085130, C4<1>, C4<1>;
v0x55fb2caae170_0 .net "S", 0 0, L_0x55fb2d0849a0;  alias, 1 drivers
v0x55fb2cab09e0_0 .net "a", 0 0, L_0x55fb2d0844f0;  alias, 1 drivers
v0x55fb2c87aa30_0 .net "b", 0 0, L_0x55fb2d085130;  alias, 1 drivers
v0x55fb2caa1740_0 .net "cout", 0 0, L_0x55fb2d084aa0;  alias, 1 drivers
S_0x55fb2c8371a0 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c8af5f0 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2c839a10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c8371a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0854b0 .functor OR 1, L_0x55fb2d0852d0, L_0x55fb2d085440, C4<0>, C4<0>;
v0x55fb2ca7de10_0 .net "S", 0 0, L_0x55fb2d085340;  1 drivers
v0x55fb2ca80680_0 .net "a", 0 0, L_0x55fb2d085520;  1 drivers
v0x55fb2ca82ef0_0 .net "b", 0 0, L_0x55fb2d0857a0;  1 drivers
v0x55fb2ca85760_0 .net "c_1", 0 0, L_0x55fb2d0852d0;  1 drivers
v0x55fb2ca87fd0_0 .net "c_2", 0 0, L_0x55fb2d085440;  1 drivers
v0x55fb2c976150_0 .net "cin", 0 0, L_0x55fb2d085ae0;  1 drivers
v0x55fb2c96e740_0 .net "cout", 0 0, L_0x55fb2d0854b0;  1 drivers
v0x55fb2ca7b5a0_0 .net "h_1_out", 0 0, L_0x55fb2d085260;  1 drivers
S_0x55fb2c83cab0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c839a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d085260 .functor XOR 1, L_0x55fb2d085520, L_0x55fb2d0857a0, C4<0>, C4<0>;
L_0x55fb2d0852d0 .functor AND 1, L_0x55fb2d085520, L_0x55fb2d0857a0, C4<1>, C4<1>;
v0x55fb2c9738e0_0 .net "S", 0 0, L_0x55fb2d085260;  alias, 1 drivers
v0x55fb2c980f90_0 .net "a", 0 0, L_0x55fb2d085520;  alias, 1 drivers
v0x55fb2c979580_0 .net "b", 0 0, L_0x55fb2d0857a0;  alias, 1 drivers
v0x55fb2c97beb0_0 .net "cout", 0 0, L_0x55fb2d0852d0;  alias, 1 drivers
S_0x55fb2c862a70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c839a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d085340 .functor XOR 1, L_0x55fb2d085260, L_0x55fb2d085ae0, C4<0>, C4<0>;
L_0x55fb2d085440 .functor AND 1, L_0x55fb2d085260, L_0x55fb2d085ae0, C4<1>, C4<1>;
v0x55fb2c97e720_0 .net "S", 0 0, L_0x55fb2d085340;  alias, 1 drivers
v0x55fb2c977bf0_0 .net "a", 0 0, L_0x55fb2d085260;  alias, 1 drivers
v0x55fb2cab3250_0 .net "b", 0 0, L_0x55fb2d085ae0;  alias, 1 drivers
v0x55fb2c971070_0 .net "cout", 0 0, L_0x55fb2d085440;  alias, 1 drivers
S_0x55fb2c86b510 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2c9cfe30;
 .timescale 0 0;
P_0x55fb2c818d80 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2c86dd80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c86b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d085fc0 .functor OR 1, L_0x55fb2d085de0, L_0x55fb2d085f50, C4<0>, C4<0>;
v0x55fb2ca538e0_0 .net "S", 0 0, L_0x55fb2d085e50;  1 drivers
v0x55fb2ca6ad10_0 .net "a", 0 0, L_0x55fb2d086030;  1 drivers
v0x55fb2ca59140_0 .net "b", 0 0, L_0x55fb2d086160;  1 drivers
v0x55fb2ca5ba70_0 .net "c_1", 0 0, L_0x55fb2d085de0;  1 drivers
v0x55fb2ca5e2e0_0 .net "c_2", 0 0, L_0x55fb2d085f50;  1 drivers
v0x55fb2ca60b50_0 .net "cin", 0 0, L_0x55fb2d086400;  1 drivers
v0x55fb2ca633c0_0 .net "cout", 0 0, L_0x55fb2d085fc0;  1 drivers
v0x55fb2ca51070_0 .net "h_1_out", 0 0, L_0x55fb2d085d70;  1 drivers
S_0x55fb2c814b50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c86dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d085d70 .functor XOR 1, L_0x55fb2d086030, L_0x55fb2d086160, C4<0>, C4<0>;
L_0x55fb2d085de0 .functor AND 1, L_0x55fb2d086030, L_0x55fb2d086160, C4<1>, C4<1>;
v0x55fb2ca684a0_0 .net "S", 0 0, L_0x55fb2d085d70;  alias, 1 drivers
v0x55fb2ca8a840_0 .net "a", 0 0, L_0x55fb2d086030;  alias, 1 drivers
v0x55fb2ca6eab0_0 .net "b", 0 0, L_0x55fb2d086160;  alias, 1 drivers
v0x55fb2ca713e0_0 .net "cout", 0 0, L_0x55fb2d085de0;  alias, 1 drivers
S_0x55fb2c8a1cb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c86dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d085e50 .functor XOR 1, L_0x55fb2d085d70, L_0x55fb2d086400, C4<0>, C4<0>;
L_0x55fb2d085f50 .functor AND 1, L_0x55fb2d085d70, L_0x55fb2d086400, C4<1>, C4<1>;
v0x55fb2ca73c50_0 .net "S", 0 0, L_0x55fb2d085e50;  alias, 1 drivers
v0x55fb2ca764c0_0 .net "a", 0 0, L_0x55fb2d085d70;  alias, 1 drivers
v0x55fb2ca78d30_0 .net "b", 0 0, L_0x55fb2d086400;  alias, 1 drivers
v0x55fb2ca65c30_0 .net "cout", 0 0, L_0x55fb2d085f50;  alias, 1 drivers
S_0x55fb2c8a4520 .scope module, "A_2" "adder_subtractor_Nbit" 2 250, 2 48 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c695d00 .param/l "N" 0 2 48, +C4<00000000000000000000000000010000>;
L_0x55fb2d087640 .functor XOR 16, L_0x55fb2d0875a0, o0x7fd0c527c358, C4<0000000000000000>, C4<0000000000000000>;
v0x55fb2c47bca0_0 .net *"_ivl_0", 15 0, L_0x55fb2d0875a0;  1 drivers
L_0x7fd0c513c438 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fb2c47e510_0 .net *"_ivl_3", 14 0, L_0x7fd0c513c438;  1 drivers
v0x55fb2c480d80_0 .net "a", 15 0, L_0x55fb2d086bd0;  alias, 1 drivers
v0x55fb2c4835f0_0 .net "a_or_s", 0 0, L_0x55fb2d087410;  alias, 1 drivers
v0x55fb2c421f60_0 .net "b", 15 0, o0x7fd0c527c358;  alias, 0 drivers
v0x55fb2c469600_0 .net "cout", 0 0, L_0x55fb2d08fec0;  alias, 1 drivers
v0x55fb2c46be70_0 .net "input_b", 15 0, L_0x55fb2d087640;  1 drivers
v0x55fb2c46e6e0_0 .net "out", 15 0, L_0x55fb2d08f460;  alias, 1 drivers
L_0x55fb2d0875a0 .concat [ 1 15 0 0], L_0x55fb2d087410, L_0x7fd0c513c438;
S_0x55fb2c8a6d90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c8a4520;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c61a4b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000010000>;
v0x55fb2c3e06c0_0 .net "S", 15 0, L_0x55fb2d08f460;  alias, 1 drivers
v0x55fb2c3e2ff0_0 .net "a", 15 0, L_0x55fb2d086bd0;  alias, 1 drivers
v0x55fb2c485e60_0 .net "b", 15 0, L_0x55fb2d087640;  alias, 1 drivers
v0x55fb2c4886d0_0 .net "carin", 15 0, L_0x55fb2d08f720;  1 drivers
v0x55fb2c476b00_0 .net "cin", 0 0, L_0x55fb2d087410;  alias, 1 drivers
v0x55fb2c479430_0 .net "cout", 0 0, L_0x55fb2d08fec0;  alias, 1 drivers
L_0x55fb2d087970 .part L_0x55fb2d086bd0, 1, 1;
L_0x55fb2d087aa0 .part L_0x55fb2d087640, 1, 1;
L_0x55fb2d087bd0 .part L_0x55fb2d08f720, 0, 1;
L_0x55fb2d087fc0 .part L_0x55fb2d086bd0, 2, 1;
L_0x55fb2d0880f0 .part L_0x55fb2d087640, 2, 1;
L_0x55fb2d0882b0 .part L_0x55fb2d08f720, 1, 1;
L_0x55fb2d0886f0 .part L_0x55fb2d086bd0, 3, 1;
L_0x55fb2d088820 .part L_0x55fb2d087640, 3, 1;
L_0x55fb2d088910 .part L_0x55fb2d08f720, 2, 1;
L_0x55fb2d088ee0 .part L_0x55fb2d086bd0, 4, 1;
L_0x55fb2d089010 .part L_0x55fb2d087640, 4, 1;
L_0x55fb2d089140 .part L_0x55fb2d08f720, 3, 1;
L_0x55fb2d089680 .part L_0x55fb2d086bd0, 5, 1;
L_0x55fb2d0897b0 .part L_0x55fb2d087640, 5, 1;
L_0x55fb2d089960 .part L_0x55fb2d08f720, 4, 1;
L_0x55fb2d089dd0 .part L_0x55fb2d086bd0, 6, 1;
L_0x55fb2d089f90 .part L_0x55fb2d087640, 6, 1;
L_0x55fb2d08a0c0 .part L_0x55fb2d08f720, 5, 1;
L_0x55fb2d08a520 .part L_0x55fb2d086bd0, 7, 1;
L_0x55fb2d08a650 .part L_0x55fb2d087640, 7, 1;
L_0x55fb2d08a160 .part L_0x55fb2d08f720, 6, 1;
L_0x55fb2d08ac70 .part L_0x55fb2d086bd0, 8, 1;
L_0x55fb2d08a780 .part L_0x55fb2d087640, 8, 1;
L_0x55fb2d08aef0 .part L_0x55fb2d08f720, 7, 1;
L_0x55fb2d08b3a0 .part L_0x55fb2d086bd0, 9, 1;
L_0x55fb2d08b4d0 .part L_0x55fb2d087640, 9, 1;
L_0x55fb2d08b020 .part L_0x55fb2d08f720, 8, 1;
L_0x55fb2d08bb20 .part L_0x55fb2d086bd0, 10, 1;
L_0x55fb2d08b600 .part L_0x55fb2d087640, 10, 1;
L_0x55fb2d08bdd0 .part L_0x55fb2d08f720, 9, 1;
L_0x55fb2d08c340 .part L_0x55fb2d086bd0, 11, 1;
L_0x55fb2d08c680 .part L_0x55fb2d087640, 11, 1;
L_0x55fb2d08bf00 .part L_0x55fb2d08f720, 10, 1;
L_0x55fb2d08ccb0 .part L_0x55fb2d086bd0, 12, 1;
L_0x55fb2d08cf00 .part L_0x55fb2d087640, 12, 1;
L_0x55fb2d08d030 .part L_0x55fb2d08f720, 11, 1;
L_0x55fb2d08d560 .part L_0x55fb2d086bd0, 13, 1;
L_0x55fb2d08d690 .part L_0x55fb2d087640, 13, 1;
L_0x55fb2d08d160 .part L_0x55fb2d08f720, 12, 1;
L_0x55fb2d08dcb0 .part L_0x55fb2d086bd0, 14, 1;
L_0x55fb2d08df30 .part L_0x55fb2d087640, 14, 1;
L_0x55fb2d08e270 .part L_0x55fb2d08f720, 13, 1;
L_0x55fb2d08e8b0 .part L_0x55fb2d086bd0, 15, 1;
L_0x55fb2d08e9e0 .part L_0x55fb2d087640, 15, 1;
L_0x55fb2d08ec80 .part L_0x55fb2d08f720, 14, 1;
L_0x55fb2d08f110 .part L_0x55fb2d086bd0, 0, 1;
L_0x55fb2d08f330 .part L_0x55fb2d087640, 0, 1;
LS_0x55fb2d08f460_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d08ee90, L_0x55fb2d087790, L_0x55fb2d087de0, L_0x55fb2d0884c0;
LS_0x55fb2d08f460_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d088c10, L_0x55fb2d089450, L_0x55fb2d089b00, L_0x55fb2d08a2e0;
LS_0x55fb2d08f460_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d08a9a0, L_0x55fb2d08b160, L_0x55fb2d08b850, L_0x55fb2d08c070;
LS_0x55fb2d08f460_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d08ca30, L_0x55fb2d08d290, L_0x55fb2d08d9e0, L_0x55fb2d08e5e0;
L_0x55fb2d08f460 .concat8 [ 4 4 4 4], LS_0x55fb2d08f460_0_0, LS_0x55fb2d08f460_0_4, LS_0x55fb2d08f460_0_8, LS_0x55fb2d08f460_0_12;
LS_0x55fb2d08f720_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d08f0a0, L_0x55fb2d087900, L_0x55fb2d087f50, L_0x55fb2d088680;
LS_0x55fb2d08f720_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d088e70, L_0x55fb2d089610, L_0x55fb2d089d60, L_0x55fb2d08a4b0;
LS_0x55fb2d08f720_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d08ac00, L_0x55fb2d08b330, L_0x55fb2d08bab0, L_0x55fb2d08c2d0;
LS_0x55fb2d08f720_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d08cc40, L_0x55fb2d08d4f0, L_0x55fb2d08dc40, L_0x55fb2d08e840;
L_0x55fb2d08f720 .concat8 [ 4 4 4 4], LS_0x55fb2d08f720_0_0, LS_0x55fb2d08f720_0_4, LS_0x55fb2d08f720_0_8, LS_0x55fb2d08f720_0_12;
L_0x55fb2d08fec0 .part L_0x55fb2d08f720, 15, 1;
S_0x55fb2c8a9600 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08f0a0 .functor OR 1, L_0x55fb2d08ee20, L_0x55fb2d08efe0, C4<0>, C4<0>;
v0x55fb2c6de130_0 .net "S", 0 0, L_0x55fb2d08ee90;  1 drivers
v0x55fb2c6f9fc0_0 .net "a", 0 0, L_0x55fb2d08f110;  1 drivers
v0x55fb2c6d5690_0 .net "b", 0 0, L_0x55fb2d08f330;  1 drivers
v0x55fb2c6b3960_0 .net "c_1", 0 0, L_0x55fb2d08ee20;  1 drivers
v0x55fb2c6b61d0_0 .net "c_2", 0 0, L_0x55fb2d08efe0;  1 drivers
v0x55fb2c691360_0 .net "cin", 0 0, L_0x55fb2d087410;  alias, 1 drivers
v0x55fb2c6c5c40_0 .net "cout", 0 0, L_0x55fb2d08f0a0;  1 drivers
v0x55fb2c6c3310_0 .net "h_1_out", 0 0, L_0x55fb2d08edb0;  1 drivers
S_0x55fb2c8067a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8a9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08edb0 .functor XOR 1, L_0x55fb2d08f110, L_0x55fb2d08f330, C4<0>, C4<0>;
L_0x55fb2d08ee20 .functor AND 1, L_0x55fb2d08f110, L_0x55fb2d08f330, C4<1>, C4<1>;
v0x55fb2c714d10_0 .net "S", 0 0, L_0x55fb2d08edb0;  alias, 1 drivers
v0x55fb2c70d300_0 .net "a", 0 0, L_0x55fb2d08f110;  alias, 1 drivers
v0x55fb2c6f7690_0 .net "b", 0 0, L_0x55fb2d08f330;  alias, 1 drivers
v0x55fb2c6d04f0_0 .net "cout", 0 0, L_0x55fb2d08ee20;  alias, 1 drivers
S_0x55fb2c80f240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8a9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08ee90 .functor XOR 1, L_0x55fb2d08edb0, L_0x55fb2d087410, C4<0>, C4<0>;
L_0x55fb2d08efe0 .functor AND 1, L_0x55fb2d08edb0, L_0x55fb2d087410, C4<1>, C4<1>;
v0x55fb2c6d2e20_0 .net "S", 0 0, L_0x55fb2d08ee90;  alias, 1 drivers
v0x55fb2c6e09a0_0 .net "a", 0 0, L_0x55fb2d08edb0;  alias, 1 drivers
v0x55fb2c6d8f90_0 .net "b", 0 0, L_0x55fb2d087410;  alias, 1 drivers
v0x55fb2c6db8c0_0 .net "cout", 0 0, L_0x55fb2d08efe0;  alias, 1 drivers
S_0x55fb2c811ab0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c65c850 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c89f440 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c811ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d087900 .functor OR 1, L_0x55fb2d087720, L_0x55fb2d087890, C4<0>, C4<0>;
v0x55fb2c6aaec0_0 .net "S", 0 0, L_0x55fb2d087790;  1 drivers
v0x55fb2c6b8a40_0 .net "a", 0 0, L_0x55fb2d087970;  1 drivers
v0x55fb2c69dce0_0 .net "b", 0 0, L_0x55fb2d087aa0;  1 drivers
v0x55fb2c73e9c0_0 .net "c_1", 0 0, L_0x55fb2d087720;  1 drivers
v0x55fb2c7412f0_0 .net "c_2", 0 0, L_0x55fb2d087890;  1 drivers
v0x55fb2c743b60_0 .net "cin", 0 0, L_0x55fb2d087bd0;  1 drivers
v0x55fb2c7463d0_0 .net "cout", 0 0, L_0x55fb2d087900;  1 drivers
v0x55fb2c748c40_0 .net "h_1_out", 0 0, L_0x55fb2d0876b0;  1 drivers
S_0x55fb2c883a60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c89f440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0876b0 .functor XOR 1, L_0x55fb2d087970, L_0x55fb2d087aa0, C4<0>, C4<0>;
L_0x55fb2d087720 .functor AND 1, L_0x55fb2d087970, L_0x55fb2d087aa0, C4<1>, C4<1>;
v0x55fb2c6cc010_0 .net "S", 0 0, L_0x55fb2d0876b0;  alias, 1 drivers
v0x55fb2c6c96e0_0 .net "a", 0 0, L_0x55fb2d087970;  alias, 1 drivers
v0x55fb2c6b1030_0 .net "b", 0 0, L_0x55fb2d087aa0;  alias, 1 drivers
v0x55fb2c69b3b0_0 .net "cout", 0 0, L_0x55fb2d087720;  alias, 1 drivers
S_0x55fb2c886a70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c89f440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d087790 .functor XOR 1, L_0x55fb2d0876b0, L_0x55fb2d087bd0, C4<0>, C4<0>;
L_0x55fb2d087890 .functor AND 1, L_0x55fb2d0876b0, L_0x55fb2d087bd0, C4<1>, C4<1>;
v0x55fb2c6a40b0_0 .net "S", 0 0, L_0x55fb2d087790;  alias, 1 drivers
v0x55fb2c6a1780_0 .net "a", 0 0, L_0x55fb2d0876b0;  alias, 1 drivers
v0x55fb2c6ad730_0 .net "b", 0 0, L_0x55fb2d087bd0;  alias, 1 drivers
v0x55fb2c6a8590_0 .net "cout", 0 0, L_0x55fb2d087890;  alias, 1 drivers
S_0x55fb2c88cda0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c597240 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c88f610 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c88cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d087f50 .functor OR 1, L_0x55fb2d087d70, L_0x55fb2d087ee0, C4<0>, C4<0>;
v0x55fb2c6ec760_0 .net "S", 0 0, L_0x55fb2d087de0;  1 drivers
v0x55fb2c6e9e30_0 .net "a", 0 0, L_0x55fb2d087fc0;  1 drivers
v0x55fb2c7314c0_0 .net "b", 0 0, L_0x55fb2d0880f0;  1 drivers
v0x55fb2c71d130_0 .net "c_1", 0 0, L_0x55fb2d087d70;  1 drivers
v0x55fb2c72a9f0_0 .net "c_2", 0 0, L_0x55fb2d087ee0;  1 drivers
v0x55fb2c722fe0_0 .net "cin", 0 0, L_0x55fb2d0882b0;  1 drivers
v0x55fb2c725910_0 .net "cout", 0 0, L_0x55fb2d087f50;  1 drivers
v0x55fb2c728180_0 .net "h_1_out", 0 0, L_0x55fb2d087d00;  1 drivers
S_0x55fb2c891e80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c88f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d087d00 .functor XOR 1, L_0x55fb2d087fc0, L_0x55fb2d0880f0, C4<0>, C4<0>;
L_0x55fb2d087d70 .functor AND 1, L_0x55fb2d087fc0, L_0x55fb2d0880f0, C4<1>, C4<1>;
v0x55fb2c74b4b0_0 .net "S", 0 0, L_0x55fb2d087d00;  alias, 1 drivers
v0x55fb2c74dd20_0 .net "a", 0 0, L_0x55fb2d087fc0;  alias, 1 drivers
v0x55fb2c750590_0 .net "b", 0 0, L_0x55fb2d0880f0;  alias, 1 drivers
v0x55fb2c733d30_0 .net "cout", 0 0, L_0x55fb2d087d70;  alias, 1 drivers
S_0x55fb2c8946f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c88f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d087de0 .functor XOR 1, L_0x55fb2d087d00, L_0x55fb2d0882b0, C4<0>, C4<0>;
L_0x55fb2d087ee0 .functor AND 1, L_0x55fb2d087d00, L_0x55fb2d0882b0, C4<1>, C4<1>;
v0x55fb2c7365a0_0 .net "S", 0 0, L_0x55fb2d087de0;  alias, 1 drivers
v0x55fb2c738e10_0 .net "a", 0 0, L_0x55fb2d087d00;  alias, 1 drivers
v0x55fb2c6e68f0_0 .net "b", 0 0, L_0x55fb2d0882b0;  alias, 1 drivers
v0x55fb2c6e3fc0_0 .net "cout", 0 0, L_0x55fb2d087ee0;  alias, 1 drivers
S_0x55fb2c89cbd0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c3cde30 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c8811f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c89cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d088680 .functor OR 1, L_0x55fb2d088450, L_0x55fb2d0885c0, C4<0>, C4<0>;
v0x55fb2c71f9a0_0 .net "S", 0 0, L_0x55fb2d0884c0;  1 drivers
v0x55fb2c717f90_0 .net "a", 0 0, L_0x55fb2d0886f0;  1 drivers
v0x55fb2c62e6b0_0 .net "b", 0 0, L_0x55fb2d088820;  1 drivers
v0x55fb2c605700_0 .net "c_1", 0 0, L_0x55fb2d088450;  1 drivers
v0x55fb2c607f70_0 .net "c_2", 0 0, L_0x55fb2d0885c0;  1 drivers
v0x55fb2c623e00_0 .net "cin", 0 0, L_0x55fb2d088910;  1 drivers
v0x55fb2c6214d0_0 .net "cout", 0 0, L_0x55fb2d088680;  1 drivers
v0x55fb2c62a1d0_0 .net "h_1_out", 0 0, L_0x55fb2d0883e0;  1 drivers
S_0x55fb2caa98e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8811f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0883e0 .functor XOR 1, L_0x55fb2d0886f0, L_0x55fb2d088820, C4<0>, C4<0>;
L_0x55fb2d088450 .functor AND 1, L_0x55fb2d0886f0, L_0x55fb2d088820, C4<1>, C4<1>;
v0x55fb2c73b680_0 .net "S", 0 0, L_0x55fb2d0883e0;  alias, 1 drivers
v0x55fb2c72eb90_0 .net "a", 0 0, L_0x55fb2d0886f0;  alias, 1 drivers
v0x55fb2c71a8c0_0 .net "b", 0 0, L_0x55fb2d088820;  alias, 1 drivers
v0x55fb2c630fe0_0 .net "cout", 0 0, L_0x55fb2d088450;  alias, 1 drivers
S_0x55fb2caac150 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8811f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0884c0 .functor XOR 1, L_0x55fb2d0883e0, L_0x55fb2d088910, C4<0>, C4<0>;
L_0x55fb2d0885c0 .functor AND 1, L_0x55fb2d0883e0, L_0x55fb2d088910, C4<1>, C4<1>;
v0x55fb2c63eb60_0 .net "S", 0 0, L_0x55fb2d0884c0;  alias, 1 drivers
v0x55fb2c637150_0 .net "a", 0 0, L_0x55fb2d0883e0;  alias, 1 drivers
v0x55fb2c639a80_0 .net "b", 0 0, L_0x55fb2d088910;  alias, 1 drivers
v0x55fb2c63c2f0_0 .net "cout", 0 0, L_0x55fb2d0885c0;  alias, 1 drivers
S_0x55fb2caae9c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c344be0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cab1230 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2caae9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d088e70 .functor OR 1, L_0x55fb2d088b50, L_0x55fb2d088db0, C4<0>, C4<0>;
v0x55fb2c5fcc60_0 .net "S", 0 0, L_0x55fb2d088c10;  1 drivers
v0x55fb2c60a7e0_0 .net "a", 0 0, L_0x55fb2d088ee0;  1 drivers
v0x55fb2c5efa80_0 .net "b", 0 0, L_0x55fb2d089010;  1 drivers
v0x55fb2c5d7570_0 .net "c_1", 0 0, L_0x55fb2d088b50;  1 drivers
v0x55fb2c5d23d0_0 .net "c_2", 0 0, L_0x55fb2d088db0;  1 drivers
v0x55fb2c5d4d00_0 .net "cin", 0 0, L_0x55fb2d089140;  1 drivers
v0x55fb2c5e2880_0 .net "cout", 0 0, L_0x55fb2d088e70;  1 drivers
v0x55fb2c5dae70_0 .net "h_1_out", 0 0, L_0x55fb2d088a40;  1 drivers
S_0x55fb2c8761a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cab1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d088a40 .functor XOR 1, L_0x55fb2d088ee0, L_0x55fb2d089010, C4<0>, C4<0>;
L_0x55fb2d088b50 .functor AND 1, L_0x55fb2d088ee0, L_0x55fb2d089010, C4<1>, C4<1>;
v0x55fb2c6278a0_0 .net "S", 0 0, L_0x55fb2d088a40;  alias, 1 drivers
v0x55fb2c633850_0 .net "a", 0 0, L_0x55fb2d088ee0;  alias, 1 drivers
v0x55fb2c602dd0_0 .net "b", 0 0, L_0x55fb2d089010;  alias, 1 drivers
v0x55fb2c5ed150_0 .net "cout", 0 0, L_0x55fb2d088b50;  alias, 1 drivers
S_0x55fb2c878a10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cab1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d088c10 .functor XOR 1, L_0x55fb2d088a40, L_0x55fb2d089140, C4<0>, C4<0>;
L_0x55fb2d088db0 .functor AND 1, L_0x55fb2d088a40, L_0x55fb2d089140, C4<1>, C4<1>;
v0x55fb2c5f5e50_0 .net "S", 0 0, L_0x55fb2d088c10;  alias, 1 drivers
v0x55fb2c5f3520_0 .net "a", 0 0, L_0x55fb2d088a40;  alias, 1 drivers
v0x55fb2c5ff4d0_0 .net "b", 0 0, L_0x55fb2d089140;  alias, 1 drivers
v0x55fb2c5fa330_0 .net "cout", 0 0, L_0x55fb2d088db0;  alias, 1 drivers
S_0x55fb2c87ba20 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c237ab0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2caa7070 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c87ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d089610 .functor OR 1, L_0x55fb2d0893e0, L_0x55fb2d089550, C4<0>, C4<0>;
v0x55fb2c5c51f0_0 .net "S", 0 0, L_0x55fb2d089450;  1 drivers
v0x55fb2c5cdef0_0 .net "a", 0 0, L_0x55fb2d089680;  1 drivers
v0x55fb2c66d9b0_0 .net "b", 0 0, L_0x55fb2d0897b0;  1 drivers
v0x55fb2c610730_0 .net "c_1", 0 0, L_0x55fb2d0893e0;  1 drivers
v0x55fb2c60de00_0 .net "c_2", 0 0, L_0x55fb2d089550;  1 drivers
v0x55fb2c6165a0_0 .net "cin", 0 0, L_0x55fb2d089960;  1 drivers
v0x55fb2c613c70_0 .net "cout", 0 0, L_0x55fb2d089610;  1 drivers
v0x55fb2c67a3e0_0 .net "h_1_out", 0 0, L_0x55fb2d089370;  1 drivers
S_0x55fb2ca95560 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2caa7070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d089370 .functor XOR 1, L_0x55fb2d089680, L_0x55fb2d0897b0, C4<0>, C4<0>;
L_0x55fb2d0893e0 .functor AND 1, L_0x55fb2d089680, L_0x55fb2d0897b0, C4<1>, C4<1>;
v0x55fb2c5dd7a0_0 .net "S", 0 0, L_0x55fb2d089370;  alias, 1 drivers
v0x55fb2c5e0010_0 .net "a", 0 0, L_0x55fb2d089680;  alias, 1 drivers
v0x55fb2c5cb5c0_0 .net "b", 0 0, L_0x55fb2d0897b0;  alias, 1 drivers
v0x55fb2c670220_0 .net "cout", 0 0, L_0x55fb2d0893e0;  alias, 1 drivers
S_0x55fb2ca97dd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2caa7070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d089450 .functor XOR 1, L_0x55fb2d089370, L_0x55fb2d089960, C4<0>, C4<0>;
L_0x55fb2d089550 .functor AND 1, L_0x55fb2d089370, L_0x55fb2d089960, C4<1>, C4<1>;
v0x55fb2c672a90_0 .net "S", 0 0, L_0x55fb2d089450;  alias, 1 drivers
v0x55fb2c675300_0 .net "a", 0 0, L_0x55fb2d089370;  alias, 1 drivers
v0x55fb2c677b70_0 .net "b", 0 0, L_0x55fb2d089960;  alias, 1 drivers
v0x55fb2c5c7b20_0 .net "cout", 0 0, L_0x55fb2d089550;  alias, 1 drivers
S_0x55fb2ca9a640 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c9e1d10 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2ca9ceb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca9a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d089d60 .functor OR 1, L_0x55fb2d089a90, L_0x55fb2d089ca0, C4<0>, C4<0>;
v0x55fb2c65db80_0 .net "S", 0 0, L_0x55fb2d089b00;  1 drivers
v0x55fb2c6603f0_0 .net "a", 0 0, L_0x55fb2d089dd0;  1 drivers
v0x55fb2c64ce30_0 .net "b", 0 0, L_0x55fb2d089f90;  1 drivers
v0x55fb2c579810_0 .net "c_1", 0 0, L_0x55fb2d089a90;  1 drivers
v0x55fb2c57c080_0 .net "c_2", 0 0, L_0x55fb2d089ca0;  1 drivers
v0x55fb2c6497f0_0 .net "cin", 0 0, L_0x55fb2d08a0c0;  1 drivers
v0x55fb2c641de0_0 .net "cout", 0 0, L_0x55fb2d089d60;  1 drivers
v0x55fb2c644710_0 .net "h_1_out", 0 0, L_0x55fb2d089300;  1 drivers
S_0x55fb2ca9f720 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca9ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d089300 .functor XOR 1, L_0x55fb2d089dd0, L_0x55fb2d089f90, C4<0>, C4<0>;
L_0x55fb2d089a90 .functor AND 1, L_0x55fb2d089dd0, L_0x55fb2d089f90, C4<1>, C4<1>;
v0x55fb2c668810_0 .net "S", 0 0, L_0x55fb2d089300;  alias, 1 drivers
v0x55fb2c66b140_0 .net "a", 0 0, L_0x55fb2d089dd0;  alias, 1 drivers
v0x55fb2c662c60_0 .net "b", 0 0, L_0x55fb2d089f90;  alias, 1 drivers
v0x55fb2c64f760_0 .net "cout", 0 0, L_0x55fb2d089a90;  alias, 1 drivers
S_0x55fb2caa1f90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca9ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d089b00 .functor XOR 1, L_0x55fb2d089300, L_0x55fb2d08a0c0, C4<0>, C4<0>;
L_0x55fb2d089ca0 .functor AND 1, L_0x55fb2d089300, L_0x55fb2d08a0c0, C4<1>, C4<1>;
v0x55fb2c651fd0_0 .net "S", 0 0, L_0x55fb2d089b00;  alias, 1 drivers
v0x55fb2c6654d0_0 .net "a", 0 0, L_0x55fb2d089300;  alias, 1 drivers
v0x55fb2c6589e0_0 .net "b", 0 0, L_0x55fb2d08a0c0;  alias, 1 drivers
v0x55fb2c65b310_0 .net "cout", 0 0, L_0x55fb2d089ca0;  alias, 1 drivers
S_0x55fb2caa4800 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c90f950 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2ca92cf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2caa4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08a4b0 .functor OR 1, L_0x55fb2d08a270, L_0x55fb2d08a3f0, C4<0>, C4<0>;
v0x55fb2c570d70_0 .net "S", 0 0, L_0x55fb2d08a2e0;  1 drivers
v0x55fb2c57e8f0_0 .net "a", 0 0, L_0x55fb2d08a520;  1 drivers
v0x55fb2c563b90_0 .net "b", 0 0, L_0x55fb2d08a650;  1 drivers
v0x55fb2c53f260_0 .net "c_1", 0 0, L_0x55fb2d08a270;  1 drivers
v0x55fb2c53a0c0_0 .net "c_2", 0 0, L_0x55fb2d08a3f0;  1 drivers
v0x55fb2c53c9f0_0 .net "cin", 0 0, L_0x55fb2d08a160;  1 drivers
v0x55fb2c54a570_0 .net "cout", 0 0, L_0x55fb2d08a4b0;  1 drivers
v0x55fb2c542b60_0 .net "h_1_out", 0 0, L_0x55fb2d08a200;  1 drivers
S_0x55fb2c9718c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca92cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08a200 .functor XOR 1, L_0x55fb2d08a520, L_0x55fb2d08a650, C4<0>, C4<0>;
L_0x55fb2d08a270 .functor AND 1, L_0x55fb2d08a520, L_0x55fb2d08a650, C4<1>, C4<1>;
v0x55fb2c646f80_0 .net "S", 0 0, L_0x55fb2d08a200;  alias, 1 drivers
v0x55fb2c654840_0 .net "a", 0 0, L_0x55fb2d08a520;  alias, 1 drivers
v0x55fb2c576ee0_0 .net "b", 0 0, L_0x55fb2d08a650;  alias, 1 drivers
v0x55fb2c561260_0 .net "cout", 0 0, L_0x55fb2d08a270;  alias, 1 drivers
S_0x55fb2c974130 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca92cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08a2e0 .functor XOR 1, L_0x55fb2d08a200, L_0x55fb2d08a160, C4<0>, C4<0>;
L_0x55fb2d08a3f0 .functor AND 1, L_0x55fb2d08a200, L_0x55fb2d08a160, C4<1>, C4<1>;
v0x55fb2c569f60_0 .net "S", 0 0, L_0x55fb2d08a2e0;  alias, 1 drivers
v0x55fb2c567630_0 .net "a", 0 0, L_0x55fb2d08a200;  alias, 1 drivers
v0x55fb2c5735e0_0 .net "b", 0 0, L_0x55fb2d08a160;  alias, 1 drivers
v0x55fb2c56e440_0 .net "cout", 0 0, L_0x55fb2d08a3f0;  alias, 1 drivers
S_0x55fb2c977380 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c8b3670 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2c97c700 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c977380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08ac00 .functor OR 1, L_0x55fb2d08a930, L_0x55fb2d08ab40, C4<0>, C4<0>;
v0x55fb2c52cee0_0 .net "S", 0 0, L_0x55fb2d08a9a0;  1 drivers
v0x55fb2c535be0_0 .net "a", 0 0, L_0x55fb2d08ac70;  1 drivers
v0x55fb2c514a90_0 .net "b", 0 0, L_0x55fb2d08a780;  1 drivers
v0x55fb2c5b7900_0 .net "c_1", 0 0, L_0x55fb2d08a930;  1 drivers
v0x55fb2c5078b0_0 .net "c_2", 0 0, L_0x55fb2d08ab40;  1 drivers
v0x55fb2c504f80_0 .net "cin", 0 0, L_0x55fb2d08aef0;  1 drivers
v0x55fb2c50dc80_0 .net "cout", 0 0, L_0x55fb2d08ac00;  1 drivers
v0x55fb2c50b350_0 .net "h_1_out", 0 0, L_0x55fb2d08a8c0;  1 drivers
S_0x55fb2c97ef70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c97c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08a8c0 .functor XOR 1, L_0x55fb2d08ac70, L_0x55fb2d08a780, C4<0>, C4<0>;
L_0x55fb2d08a930 .functor AND 1, L_0x55fb2d08ac70, L_0x55fb2d08a780, C4<1>, C4<1>;
v0x55fb2c545490_0 .net "S", 0 0, L_0x55fb2d08a8c0;  alias, 1 drivers
v0x55fb2c547d00_0 .net "a", 0 0, L_0x55fb2d08ac70;  alias, 1 drivers
v0x55fb2c5332b0_0 .net "b", 0 0, L_0x55fb2d08a780;  alias, 1 drivers
v0x55fb2c522610_0 .net "cout", 0 0, L_0x55fb2d08a930;  alias, 1 drivers
S_0x55fb2c981f80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c97c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08a9a0 .functor XOR 1, L_0x55fb2d08a8c0, L_0x55fb2d08aef0, C4<0>, C4<0>;
L_0x55fb2d08ab40 .functor AND 1, L_0x55fb2d08a8c0, L_0x55fb2d08aef0, C4<1>, C4<1>;
v0x55fb2c51ac00_0 .net "S", 0 0, L_0x55fb2d08a9a0;  alias, 1 drivers
v0x55fb2c51d530_0 .net "a", 0 0, L_0x55fb2d08a8c0;  alias, 1 drivers
v0x55fb2c51fda0_0 .net "b", 0 0, L_0x55fb2d08aef0;  alias, 1 drivers
v0x55fb2c52f810_0 .net "cout", 0 0, L_0x55fb2d08ab40;  alias, 1 drivers
S_0x55fb2ca90480 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c818ea0 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2ca88820 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca90480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08b330 .functor OR 1, L_0x55fb2d08b0f0, L_0x55fb2d08b270, C4<0>, C4<0>;
v0x55fb2c5affb0_0 .net "S", 0 0, L_0x55fb2d08b160;  1 drivers
v0x55fb2c5b2820_0 .net "a", 0 0, L_0x55fb2d08b3a0;  1 drivers
v0x55fb2c556330_0 .net "b", 0 0, L_0x55fb2d08b4d0;  1 drivers
v0x55fb2c598770_0 .net "c_1", 0 0, L_0x55fb2d08b0f0;  1 drivers
v0x55fb2c59b0a0_0 .net "c_2", 0 0, L_0x55fb2d08b270;  1 drivers
v0x55fb2c59d910_0 .net "cin", 0 0, L_0x55fb2d08b020;  1 drivers
v0x55fb2c5a0180_0 .net "cout", 0 0, L_0x55fb2d08b330;  1 drivers
v0x55fb2c5a29f0_0 .net "h_1_out", 0 0, L_0x55fb2d08ada0;  1 drivers
S_0x55fb2ca76d10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca88820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08ada0 .functor XOR 1, L_0x55fb2d08b3a0, L_0x55fb2d08b4d0, C4<0>, C4<0>;
L_0x55fb2d08b0f0 .functor AND 1, L_0x55fb2d08b3a0, L_0x55fb2d08b4d0, C4<1>, C4<1>;
v0x55fb2c517300_0 .net "S", 0 0, L_0x55fb2d08ada0;  alias, 1 drivers
v0x55fb2c512160_0 .net "a", 0 0, L_0x55fb2d08b3a0;  alias, 1 drivers
v0x55fb2c5b5090_0 .net "b", 0 0, L_0x55fb2d08b4d0;  alias, 1 drivers
v0x55fb2c553a00_0 .net "cout", 0 0, L_0x55fb2d08b0f0;  alias, 1 drivers
S_0x55fb2ca79580 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca88820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08b160 .functor XOR 1, L_0x55fb2d08ada0, L_0x55fb2d08b020, C4<0>, C4<0>;
L_0x55fb2d08b270 .functor AND 1, L_0x55fb2d08ada0, L_0x55fb2d08b020, C4<1>, C4<1>;
v0x55fb2c5ba170_0 .net "S", 0 0, L_0x55fb2d08b160;  alias, 1 drivers
v0x55fb2c5a85a0_0 .net "a", 0 0, L_0x55fb2d08ada0;  alias, 1 drivers
v0x55fb2c5aaed0_0 .net "b", 0 0, L_0x55fb2d08b020;  alias, 1 drivers
v0x55fb2c5ad740_0 .net "cout", 0 0, L_0x55fb2d08b270;  alias, 1 drivers
S_0x55fb2ca7bdf0 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c6f2d30 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2ca7e660 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca7bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08bab0 .functor OR 1, L_0x55fb2d08b7e0, L_0x55fb2d08b9f0, C4<0>, C4<0>;
v0x55fb2c58f4f0_0 .net "S", 0 0, L_0x55fb2d08b850;  1 drivers
v0x55fb2c591d60_0 .net "a", 0 0, L_0x55fb2d08bb20;  1 drivers
v0x55fb2c589580_0 .net "b", 0 0, L_0x55fb2d08b600;  1 drivers
v0x55fb2c7b0280_0 .net "c_1", 0 0, L_0x55fb2d08b7e0;  1 drivers
v0x55fb2c7b2af0_0 .net "c_2", 0 0, L_0x55fb2d08b9f0;  1 drivers
v0x55fb2c7b5360_0 .net "cin", 0 0, L_0x55fb2d08bdd0;  1 drivers
v0x55fb2c7b7bd0_0 .net "cout", 0 0, L_0x55fb2d08bab0;  1 drivers
v0x55fb2c7ba440_0 .net "h_1_out", 0 0, L_0x55fb2d08b770;  1 drivers
S_0x55fb2ca80ed0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca7e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08b770 .functor XOR 1, L_0x55fb2d08bb20, L_0x55fb2d08b600, C4<0>, C4<0>;
L_0x55fb2d08b7e0 .functor AND 1, L_0x55fb2d08bb20, L_0x55fb2d08b600, C4<1>, C4<1>;
v0x55fb2c5504c0_0 .net "S", 0 0, L_0x55fb2d08b770;  alias, 1 drivers
v0x55fb2c54db90_0 .net "a", 0 0, L_0x55fb2d08bb20;  alias, 1 drivers
v0x55fb2c5a5260_0 .net "b", 0 0, L_0x55fb2d08b600;  alias, 1 drivers
v0x55fb2c581b70_0 .net "cout", 0 0, L_0x55fb2d08b7e0;  alias, 1 drivers
S_0x55fb2ca83740 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca7e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08b850 .functor XOR 1, L_0x55fb2d08b770, L_0x55fb2d08bdd0, C4<0>, C4<0>;
L_0x55fb2d08b9f0 .functor AND 1, L_0x55fb2d08b770, L_0x55fb2d08bdd0, C4<1>, C4<1>;
v0x55fb2c5844a0_0 .net "S", 0 0, L_0x55fb2d08b850;  alias, 1 drivers
v0x55fb2c586d10_0 .net "a", 0 0, L_0x55fb2d08b770;  alias, 1 drivers
v0x55fb2c5945d0_0 .net "b", 0 0, L_0x55fb2d08bdd0;  alias, 1 drivers
v0x55fb2c58cbc0_0 .net "cout", 0 0, L_0x55fb2d08b9f0;  alias, 1 drivers
S_0x55fb2ca85fb0 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c6944f0 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2ca744a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca85fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08c2d0 .functor OR 1, L_0x55fb2d08c000, L_0x55fb2d08c210, C4<0>, C4<0>;
v0x55fb2c7a8930_0 .net "S", 0 0, L_0x55fb2d08c070;  1 drivers
v0x55fb2c7ab1a0_0 .net "a", 0 0, L_0x55fb2d08c340;  1 drivers
v0x55fb2c7c1d90_0 .net "b", 0 0, L_0x55fb2d08c680;  1 drivers
v0x55fb2c67fbc0_0 .net "c_1", 0 0, L_0x55fb2d08c000;  1 drivers
v0x55fb2c682430_0 .net "c_2", 0 0, L_0x55fb2d08c210;  1 drivers
v0x55fb2c68fae0_0 .net "cin", 0 0, L_0x55fb2d08bf00;  1 drivers
v0x55fb2c6880d0_0 .net "cout", 0 0, L_0x55fb2d08c2d0;  1 drivers
v0x55fb2c68aa00_0 .net "h_1_out", 0 0, L_0x55fb2d08bc50;  1 drivers
S_0x55fb2ca5c2c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08bc50 .functor XOR 1, L_0x55fb2d08c340, L_0x55fb2d08c680, C4<0>, C4<0>;
L_0x55fb2d08c000 .functor AND 1, L_0x55fb2d08c340, L_0x55fb2d08c680, C4<1>, C4<1>;
v0x55fb2c7bccb0_0 .net "S", 0 0, L_0x55fb2d08bc50;  alias, 1 drivers
v0x55fb2c7bf520_0 .net "a", 0 0, L_0x55fb2d08c340;  alias, 1 drivers
v0x55fb2c7ada10_0 .net "b", 0 0, L_0x55fb2d08c680;  alias, 1 drivers
v0x55fb2c79bf80_0 .net "cout", 0 0, L_0x55fb2d08c000;  alias, 1 drivers
S_0x55fb2ca5eb30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca744a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08c070 .functor XOR 1, L_0x55fb2d08bc50, L_0x55fb2d08bf00, C4<0>, C4<0>;
L_0x55fb2d08c210 .functor AND 1, L_0x55fb2d08bc50, L_0x55fb2d08bf00, C4<1>, C4<1>;
v0x55fb2c79e770_0 .net "S", 0 0, L_0x55fb2d08c070;  alias, 1 drivers
v0x55fb2c7a0fe0_0 .net "a", 0 0, L_0x55fb2d08bc50;  alias, 1 drivers
v0x55fb2c7a3850_0 .net "b", 0 0, L_0x55fb2d08bf00;  alias, 1 drivers
v0x55fb2c7a60c0_0 .net "cout", 0 0, L_0x55fb2d08c210;  alias, 1 drivers
S_0x55fb2ca613a0 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c5e6320 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2ca63c10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca613a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08cc40 .functor OR 1, L_0x55fb2d08c9c0, L_0x55fb2d08cb80, C4<0>, C4<0>;
v0x55fb2c796b10_0 .net "S", 0 0, L_0x55fb2d08ca30;  1 drivers
v0x55fb2c684ca0_0 .net "a", 0 0, L_0x55fb2d08ccb0;  1 drivers
v0x55fb2c787870_0 .net "b", 0 0, L_0x55fb2d08cf00;  1 drivers
v0x55fb2c774770_0 .net "c_1", 0 0, L_0x55fb2d08c9c0;  1 drivers
v0x55fb2c776fe0_0 .net "c_2", 0 0, L_0x55fb2d08cb80;  1 drivers
v0x55fb2c799380_0 .net "cin", 0 0, L_0x55fb2d08d030;  1 drivers
v0x55fb2c77d5f0_0 .net "cout", 0 0, L_0x55fb2d08cc40;  1 drivers
v0x55fb2c77ff20_0 .net "h_1_out", 0 0, L_0x55fb2d08c950;  1 drivers
S_0x55fb2ca66480 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca63c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08c950 .functor XOR 1, L_0x55fb2d08ccb0, L_0x55fb2d08cf00, C4<0>, C4<0>;
L_0x55fb2d08c9c0 .functor AND 1, L_0x55fb2d08ccb0, L_0x55fb2d08cf00, C4<1>, C4<1>;
v0x55fb2c68d270_0 .net "S", 0 0, L_0x55fb2d08c950;  alias, 1 drivers
v0x55fb2c686740_0 .net "a", 0 0, L_0x55fb2d08ccb0;  alias, 1 drivers
v0x55fb2c67d290_0 .net "b", 0 0, L_0x55fb2d08cf00;  alias, 1 drivers
v0x55fb2c78a0e0_0 .net "cout", 0 0, L_0x55fb2d08c9c0;  alias, 1 drivers
S_0x55fb2ca68cf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca63c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08ca30 .functor XOR 1, L_0x55fb2d08c950, L_0x55fb2d08d030, C4<0>, C4<0>;
L_0x55fb2d08cb80 .functor AND 1, L_0x55fb2d08c950, L_0x55fb2d08d030, C4<1>, C4<1>;
v0x55fb2c78c950_0 .net "S", 0 0, L_0x55fb2d08ca30;  alias, 1 drivers
v0x55fb2c78f1c0_0 .net "a", 0 0, L_0x55fb2d08c950;  alias, 1 drivers
v0x55fb2c791a30_0 .net "b", 0 0, L_0x55fb2d08d030;  alias, 1 drivers
v0x55fb2c7942a0_0 .net "cout", 0 0, L_0x55fb2d08cb80;  alias, 1 drivers
S_0x55fb2ca71c30 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c529eb0 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2ca54130 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca71c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08d4f0 .functor OR 1, L_0x55fb2d08ce90, L_0x55fb2d08d430, C4<0>, C4<0>;
v0x55fb2c76ce20_0 .net "S", 0 0, L_0x55fb2d08d290;  1 drivers
v0x55fb2c76f690_0 .net "a", 0 0, L_0x55fb2d08d560;  1 drivers
v0x55fb2c75d340_0 .net "b", 0 0, L_0x55fb2d08d690;  1 drivers
v0x55fb2c447d70_0 .net "c_1", 0 0, L_0x55fb2d08ce90;  1 drivers
v0x55fb2c44a5e0_0 .net "c_2", 0 0, L_0x55fb2d08d430;  1 drivers
v0x55fb2c764c90_0 .net "cin", 0 0, L_0x55fb2d08d160;  1 drivers
v0x55fb2c7530c0_0 .net "cout", 0 0, L_0x55fb2d08d4f0;  1 drivers
v0x55fb2c7559f0_0 .net "h_1_out", 0 0, L_0x55fb2d08cde0;  1 drivers
S_0x55fb2c712cf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca54130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08cde0 .functor XOR 1, L_0x55fb2d08d560, L_0x55fb2d08d690, C4<0>, C4<0>;
L_0x55fb2d08ce90 .functor AND 1, L_0x55fb2d08d560, L_0x55fb2d08d690, C4<1>, C4<1>;
v0x55fb2c782790_0 .net "S", 0 0, L_0x55fb2d08cde0;  alias, 1 drivers
v0x55fb2c785000_0 .net "a", 0 0, L_0x55fb2d08d560;  alias, 1 drivers
v0x55fb2c771f00_0 .net "b", 0 0, L_0x55fb2d08d690;  alias, 1 drivers
v0x55fb2c75fbb0_0 .net "cout", 0 0, L_0x55fb2d08ce90;  alias, 1 drivers
S_0x55fb2c715d90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca54130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08d290 .functor XOR 1, L_0x55fb2d08cde0, L_0x55fb2d08d160, C4<0>, C4<0>;
L_0x55fb2d08d430 .functor AND 1, L_0x55fb2d08cde0, L_0x55fb2d08d160, C4<1>, C4<1>;
v0x55fb2c762420_0 .net "S", 0 0, L_0x55fb2d08d290;  alias, 1 drivers
v0x55fb2c779850_0 .net "a", 0 0, L_0x55fb2d08cde0;  alias, 1 drivers
v0x55fb2c767c80_0 .net "b", 0 0, L_0x55fb2d08d160;  alias, 1 drivers
v0x55fb2c76a5b0_0 .net "cout", 0 0, L_0x55fb2d08d430;  alias, 1 drivers
S_0x55fb2ca47700 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c42a2c0 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2ca49f70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08dc40 .functor OR 1, L_0x55fb2d08d970, L_0x55fb2d08db80, C4<0>, C4<0>;
v0x55fb2c43f2d0_0 .net "S", 0 0, L_0x55fb2d08d9e0;  1 drivers
v0x55fb2c44ce50_0 .net "a", 0 0, L_0x55fb2d08dcb0;  1 drivers
v0x55fb2c4320f0_0 .net "b", 0 0, L_0x55fb2d08df30;  1 drivers
v0x55fb2c40d7c0_0 .net "c_1", 0 0, L_0x55fb2d08d970;  1 drivers
v0x55fb2c408620_0 .net "c_2", 0 0, L_0x55fb2d08db80;  1 drivers
v0x55fb2c40af50_0 .net "cin", 0 0, L_0x55fb2d08e270;  1 drivers
v0x55fb2c418ad0_0 .net "cout", 0 0, L_0x55fb2d08dc40;  1 drivers
v0x55fb2c4110c0_0 .net "h_1_out", 0 0, L_0x55fb2d08d900;  1 drivers
S_0x55fb2ca4c7e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca49f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08d900 .functor XOR 1, L_0x55fb2d08dcb0, L_0x55fb2d08df30, C4<0>, C4<0>;
L_0x55fb2d08d970 .functor AND 1, L_0x55fb2d08dcb0, L_0x55fb2d08df30, C4<1>, C4<1>;
v0x55fb2c758260_0 .net "S", 0 0, L_0x55fb2d08d900;  alias, 1 drivers
v0x55fb2c75aad0_0 .net "a", 0 0, L_0x55fb2d08dcb0;  alias, 1 drivers
v0x55fb2c445440_0 .net "b", 0 0, L_0x55fb2d08df30;  alias, 1 drivers
v0x55fb2c42f7c0_0 .net "cout", 0 0, L_0x55fb2d08d970;  alias, 1 drivers
S_0x55fb2ca4f050 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca49f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08d9e0 .functor XOR 1, L_0x55fb2d08d900, L_0x55fb2d08e270, C4<0>, C4<0>;
L_0x55fb2d08db80 .functor AND 1, L_0x55fb2d08d900, L_0x55fb2d08e270, C4<1>, C4<1>;
v0x55fb2c4384c0_0 .net "S", 0 0, L_0x55fb2d08d9e0;  alias, 1 drivers
v0x55fb2c435b90_0 .net "a", 0 0, L_0x55fb2d08d900;  alias, 1 drivers
v0x55fb2c441b40_0 .net "b", 0 0, L_0x55fb2d08e270;  alias, 1 drivers
v0x55fb2c43c9a0_0 .net "cout", 0 0, L_0x55fb2d08db80;  alias, 1 drivers
S_0x55fb2ca518c0 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2c8a6d90;
 .timescale 0 0;
P_0x55fb2c3ceb80 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2c710480 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca518c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d08e840 .functor OR 1, L_0x55fb2d08e570, L_0x55fb2d08e780, C4<0>, C4<0>;
v0x55fb2c3fb440_0 .net "S", 0 0, L_0x55fb2d08e5e0;  1 drivers
v0x55fb2c404140_0 .net "a", 0 0, L_0x55fb2d08e8b0;  1 drivers
v0x55fb2c3f0b70_0 .net "b", 0 0, L_0x55fb2d08e9e0;  1 drivers
v0x55fb2c3d5e10_0 .net "c_1", 0 0, L_0x55fb2d08e570;  1 drivers
v0x55fb2c3d34e0_0 .net "c_2", 0 0, L_0x55fb2d08e780;  1 drivers
v0x55fb2c3dc1e0_0 .net "cin", 0 0, L_0x55fb2d08ec80;  1 drivers
v0x55fb2c3d98b0_0 .net "cout", 0 0, L_0x55fb2d08e840;  1 drivers
v0x55fb2c3e5860_0 .net "h_1_out", 0 0, L_0x55fb2d08e500;  1 drivers
S_0x55fb2c6b6a20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c710480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08e500 .functor XOR 1, L_0x55fb2d08e8b0, L_0x55fb2d08e9e0, C4<0>, C4<0>;
L_0x55fb2d08e570 .functor AND 1, L_0x55fb2d08e8b0, L_0x55fb2d08e9e0, C4<1>, C4<1>;
v0x55fb2c4139f0_0 .net "S", 0 0, L_0x55fb2d08e500;  alias, 1 drivers
v0x55fb2c416260_0 .net "a", 0 0, L_0x55fb2d08e8b0;  alias, 1 drivers
v0x55fb2c401810_0 .net "b", 0 0, L_0x55fb2d08e9e0;  alias, 1 drivers
v0x55fb2c3e9160_0 .net "cout", 0 0, L_0x55fb2d08e570;  alias, 1 drivers
S_0x55fb2c6b9ac0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c710480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d08e5e0 .functor XOR 1, L_0x55fb2d08e500, L_0x55fb2d08ec80, C4<0>, C4<0>;
L_0x55fb2d08e780 .functor AND 1, L_0x55fb2d08e500, L_0x55fb2d08ec80, C4<1>, C4<1>;
v0x55fb2c3eba90_0 .net "S", 0 0, L_0x55fb2d08e5e0;  alias, 1 drivers
v0x55fb2c3ee300_0 .net "a", 0 0, L_0x55fb2d08e500;  alias, 1 drivers
v0x55fb2c3c9490_0 .net "b", 0 0, L_0x55fb2d08ec80;  alias, 1 drivers
v0x55fb2c3fdd70_0 .net "cout", 0 0, L_0x55fb2d08e780;  alias, 1 drivers
S_0x55fb2c6d3670 .scope module, "A_3" "adder_subtractor_Nbit" 2 261, 2 48 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 24 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2f6460 .param/l "N" 0 2 48, +C4<00000000000000000000000000011000>;
L_0x7fd0c513e328 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d090510 .functor XOR 24, L_0x7fd0c513e328, RS_0x7fd0c52822f8, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55fb2c43ae00_0 .net *"_ivl_0", 23 0, L_0x7fd0c513e328;  1 drivers
v0x55fb2c406a80_0 .net8 "a", 23 0, RS_0x7fd0c52822f8;  alias, 2 drivers
v0x55fb2c3deb20_0 .net "a_or_s", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c364c40_0 .net8 "b", 23 0, RS_0x7fd0c52822f8;  alias, 2 drivers
v0x55fb2c3308c0_0 .net "cout", 0 0, L_0x55fb2d09e7b0;  alias, 1 drivers
v0x55fb2c308960_0 .net "input_b", 23 0, L_0x55fb2d090510;  1 drivers
v0x55fb2c2a49d0_0 .net "out", 23 0, L_0x55fb2d09dd40;  alias, 1 drivers
S_0x55fb2c6dc110 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c6d3670;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 24 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c294a30 .param/l "N" 0 2 26, +C4<00000000000000000000000000011000>;
v0x55fb2c62cb10_0 .net "S", 23 0, L_0x55fb2d09dd40;  alias, 1 drivers
v0x55fb2c5f8790_0 .net8 "a", 23 0, RS_0x7fd0c52822f8;  alias, 2 drivers
v0x55fb2c5d0830_0 .net "b", 23 0, L_0x55fb2d090510;  alias, 1 drivers
v0x55fb2c56c8a0_0 .net "carin", 23 0, L_0x55fb2d09e030;  1 drivers
v0x55fb2c538520_0 .net "cin", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c5105c0_0 .net "cout", 0 0, L_0x55fb2d09e7b0;  alias, 1 drivers
L_0x55fb2d090a20 .part RS_0x7fd0c52822f8, 1, 1;
L_0x55fb2d090b50 .part L_0x55fb2d090510, 1, 1;
L_0x55fb2d090c80 .part L_0x55fb2d09e030, 0, 1;
L_0x55fb2d091160 .part RS_0x7fd0c52822f8, 2, 1;
L_0x55fb2d091290 .part L_0x55fb2d090510, 2, 1;
L_0x55fb2d0913c0 .part L_0x55fb2d09e030, 1, 1;
L_0x55fb2d0918a0 .part RS_0x7fd0c52822f8, 3, 1;
L_0x55fb2d0919d0 .part L_0x55fb2d090510, 3, 1;
L_0x55fb2d091b50 .part L_0x55fb2d09e030, 2, 1;
L_0x55fb2d092030 .part RS_0x7fd0c52822f8, 4, 1;
L_0x55fb2d092160 .part L_0x55fb2d090510, 4, 1;
L_0x55fb2d092290 .part L_0x55fb2d09e030, 3, 1;
L_0x55fb2d0927d0 .part RS_0x7fd0c52822f8, 5, 1;
L_0x55fb2d092900 .part L_0x55fb2d090510, 5, 1;
L_0x55fb2d092a30 .part L_0x55fb2d09e030, 4, 1;
L_0x55fb2d092ea0 .part RS_0x7fd0c52822f8, 6, 1;
L_0x55fb2d093060 .part L_0x55fb2d090510, 6, 1;
L_0x55fb2d093190 .part L_0x55fb2d09e030, 5, 1;
L_0x55fb2d0935a0 .part RS_0x7fd0c52822f8, 7, 1;
L_0x55fb2d0936d0 .part L_0x55fb2d090510, 7, 1;
L_0x55fb2d093230 .part L_0x55fb2d09e030, 6, 1;
L_0x55fb2d093ca0 .part RS_0x7fd0c52822f8, 8, 1;
L_0x55fb2d093800 .part L_0x55fb2d090510, 8, 1;
L_0x55fb2d093f20 .part L_0x55fb2d09e030, 7, 1;
L_0x55fb2d094380 .part RS_0x7fd0c52822f8, 9, 1;
L_0x55fb2d0944b0 .part L_0x55fb2d090510, 9, 1;
L_0x55fb2d094050 .part L_0x55fb2d09e030, 8, 1;
L_0x55fb2d094ab0 .part RS_0x7fd0c52822f8, 10, 1;
L_0x55fb2d0945e0 .part L_0x55fb2d090510, 10, 1;
L_0x55fb2d094f70 .part L_0x55fb2d09e030, 9, 1;
L_0x55fb2d095490 .part RS_0x7fd0c52822f8, 11, 1;
L_0x55fb2d0955c0 .part L_0x55fb2d090510, 11, 1;
L_0x55fb2d0950a0 .part L_0x55fb2d09e030, 10, 1;
L_0x55fb2d095ba0 .part RS_0x7fd0c52822f8, 12, 1;
L_0x55fb2d095df0 .part L_0x55fb2d090510, 12, 1;
L_0x55fb2d095f20 .part L_0x55fb2d09e030, 11, 1;
L_0x55fb2d096420 .part RS_0x7fd0c52822f8, 13, 1;
L_0x55fb2d096550 .part L_0x55fb2d090510, 13, 1;
L_0x55fb2d096050 .part L_0x55fb2d09e030, 12, 1;
L_0x55fb2d096c00 .part RS_0x7fd0c52822f8, 14, 1;
L_0x55fb2d096e80 .part L_0x55fb2d090510, 14, 1;
L_0x55fb2d0971c0 .part L_0x55fb2d09e030, 13, 1;
L_0x55fb2d097890 .part RS_0x7fd0c52822f8, 15, 1;
L_0x55fb2d0979c0 .part L_0x55fb2d090510, 15, 1;
L_0x55fb2d097c60 .part L_0x55fb2d09e030, 14, 1;
L_0x55fb2d0981d0 .part RS_0x7fd0c52822f8, 16, 1;
L_0x55fb2d098480 .part L_0x55fb2d090510, 16, 1;
L_0x55fb2d0985b0 .part L_0x55fb2d09e030, 15, 1;
L_0x55fb2d098ec0 .part RS_0x7fd0c52822f8, 17, 1;
L_0x55fb2d098ff0 .part L_0x55fb2d090510, 17, 1;
L_0x55fb2d0992c0 .part L_0x55fb2d09e030, 16, 1;
L_0x55fb2d099830 .part RS_0x7fd0c52822f8, 18, 1;
L_0x55fb2d099b10 .part L_0x55fb2d090510, 18, 1;
L_0x55fb2d099c40 .part L_0x55fb2d09e030, 17, 1;
L_0x55fb2d09a370 .part RS_0x7fd0c52822f8, 19, 1;
L_0x55fb2d09a4a0 .part L_0x55fb2d090510, 19, 1;
L_0x55fb2d09a7a0 .part L_0x55fb2d09e030, 18, 1;
L_0x55fb2d09ad10 .part RS_0x7fd0c52822f8, 20, 1;
L_0x55fb2d09b020 .part L_0x55fb2d090510, 20, 1;
L_0x55fb2d09b150 .part L_0x55fb2d09e030, 19, 1;
L_0x55fb2d09b8b0 .part RS_0x7fd0c52822f8, 21, 1;
L_0x55fb2d09b9e0 .part L_0x55fb2d090510, 21, 1;
L_0x55fb2d09bd10 .part L_0x55fb2d09e030, 20, 1;
L_0x55fb2d09c280 .part RS_0x7fd0c52822f8, 22, 1;
L_0x55fb2d09c5c0 .part L_0x55fb2d090510, 22, 1;
L_0x55fb2d09c6f0 .part L_0x55fb2d09e030, 21, 1;
L_0x55fb2d09ce80 .part RS_0x7fd0c52822f8, 23, 1;
L_0x55fb2d09cfb0 .part L_0x55fb2d090510, 23, 1;
L_0x55fb2d09d310 .part L_0x55fb2d09e030, 22, 1;
L_0x55fb2d09d8a0 .part RS_0x7fd0c52822f8, 0, 1;
L_0x55fb2d09dc10 .part L_0x55fb2d090510, 0, 1;
LS_0x55fb2d09dd40_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d09d580, L_0x55fb2d090750, L_0x55fb2d090e90, L_0x55fb2d0915d0;
LS_0x55fb2d09dd40_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d091d60, L_0x55fb2d0925a0, L_0x55fb2d092bd0, L_0x55fb2d0933b0;
LS_0x55fb2d09dd40_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d093a20, L_0x55fb2d094190, L_0x55fb2d094830, L_0x55fb2d095210;
LS_0x55fb2d09dd40_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d095970, L_0x55fb2d096180, L_0x55fb2d096900, L_0x55fb2d097590;
LS_0x55fb2d09dd40_0_16 .concat8 [ 1 1 1 1], L_0x55fb2d097ed0, L_0x55fb2d098bc0, L_0x55fb2d099530, L_0x55fb2d09a070;
LS_0x55fb2d09dd40_0_20 .concat8 [ 1 1 1 1], L_0x55fb2d09aa10, L_0x55fb2d09b5b0, L_0x55fb2d09bf80, L_0x55fb2d09cb80;
LS_0x55fb2d09dd40_1_0 .concat8 [ 4 4 4 4], LS_0x55fb2d09dd40_0_0, LS_0x55fb2d09dd40_0_4, LS_0x55fb2d09dd40_0_8, LS_0x55fb2d09dd40_0_12;
LS_0x55fb2d09dd40_1_4 .concat8 [ 4 4 0 0], LS_0x55fb2d09dd40_0_16, LS_0x55fb2d09dd40_0_20;
L_0x55fb2d09dd40 .concat8 [ 16 8 0 0], LS_0x55fb2d09dd40_1_0, LS_0x55fb2d09dd40_1_4;
LS_0x55fb2d09e030_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d09d7f0, L_0x55fb2d0909b0, L_0x55fb2d0910f0, L_0x55fb2d091830;
LS_0x55fb2d09e030_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d091fc0, L_0x55fb2d092760, L_0x55fb2d092e30, L_0x55fb2d093530;
LS_0x55fb2d09e030_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d093c30, L_0x55fb2d094310, L_0x55fb2d094a40, L_0x55fb2d095420;
LS_0x55fb2d09e030_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d095b30, L_0x55fb2d096390, L_0x55fb2d096b70, L_0x55fb2d097800;
LS_0x55fb2d09e030_0_16 .concat8 [ 1 1 1 1], L_0x55fb2d098140, L_0x55fb2d098e30, L_0x55fb2d0997a0, L_0x55fb2d09a2e0;
LS_0x55fb2d09e030_0_20 .concat8 [ 1 1 1 1], L_0x55fb2d09ac80, L_0x55fb2d09b820, L_0x55fb2d09c1f0, L_0x55fb2d09cdf0;
LS_0x55fb2d09e030_1_0 .concat8 [ 4 4 4 4], LS_0x55fb2d09e030_0_0, LS_0x55fb2d09e030_0_4, LS_0x55fb2d09e030_0_8, LS_0x55fb2d09e030_0_12;
LS_0x55fb2d09e030_1_4 .concat8 [ 4 4 0 0], LS_0x55fb2d09e030_0_16, LS_0x55fb2d09e030_0_20;
L_0x55fb2d09e030 .concat8 [ 16 8 0 0], LS_0x55fb2d09e030_1_0, LS_0x55fb2d09e030_1_4;
L_0x55fb2d09e7b0 .part L_0x55fb2d09e030, 23, 1;
S_0x55fb2c6de980 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c6dc110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09d7f0 .functor OR 1, L_0x55fb2d09d4f0, L_0x55fb2d09d710, C4<0>, C4<0>;
v0x55fb2c45b120_0 .net "S", 0 0, L_0x55fb2d09d580;  1 drivers
v0x55fb2c45da50_0 .net "a", 0 0, L_0x55fb2d09d8a0;  1 drivers
v0x55fb2c4602c0_0 .net "b", 0 0, L_0x55fb2d09dc10;  1 drivers
v0x55fb2c4737c0_0 .net "c_1", 0 0, L_0x55fb2d09d4f0;  1 drivers
v0x55fb2c4500d0_0 .net "c_2", 0 0, L_0x55fb2d09d710;  1 drivers
v0x55fb2c3667e0_0 .net "cin", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c369110_0 .net "cout", 0 0, L_0x55fb2d09d7f0;  1 drivers
v0x55fb2c376c90_0 .net "h_1_out", 0 0, L_0x55fb2d09d440;  1 drivers
S_0x55fb2c6e1a20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6de980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09d440 .functor XOR 1, L_0x55fb2d09d8a0, L_0x55fb2d09dc10, C4<0>, C4<0>;
L_0x55fb2d09d4f0 .functor AND 1, L_0x55fb2d09d8a0, L_0x55fb2d09dc10, C4<1>, C4<1>;
v0x55fb2c470f50_0 .net "S", 0 0, L_0x55fb2d09d440;  alias, 1 drivers
v0x55fb2c41ea20_0 .net "a", 0 0, L_0x55fb2d09d8a0;  alias, 1 drivers
v0x55fb2c41c0f0_0 .net "b", 0 0, L_0x55fb2d09dc10;  alias, 1 drivers
v0x55fb2c424890_0 .net "cout", 0 0, L_0x55fb2d09d4f0;  alias, 1 drivers
S_0x55fb2c7079e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6de980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09d580 .functor XOR 1, L_0x55fb2d09d440, L_0x7fd0c513a2c0, C4<0>, C4<0>;
L_0x55fb2d09d710 .functor AND 1, L_0x55fb2d09d440, L_0x7fd0c513a2c0, C4<1>, C4<1>;
v0x55fb2c466cd0_0 .net "S", 0 0, L_0x55fb2d09d580;  alias, 1 drivers
v0x55fb2c452a00_0 .net "a", 0 0, L_0x55fb2d09d440;  alias, 1 drivers
v0x55fb2c455270_0 .net "b", 0 0, L_0x7fd0c513a2c0;  alias, 1 drivers
v0x55fb2c462b30_0 .net "cout", 0 0, L_0x55fb2d09d710;  alias, 1 drivers
S_0x55fb2c6b41b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c2362a0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c741b40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6b41b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0909b0 .functor OR 1, L_0x55fb2d090690, L_0x55fb2d0908f0, C4<0>, C4<0>;
v0x55fb2c35bf30_0 .net "S", 0 0, L_0x55fb2d090750;  1 drivers
v0x55fb2c359600_0 .net "a", 0 0, L_0x55fb2d090a20;  1 drivers
v0x55fb2c362300_0 .net "b", 0 0, L_0x55fb2d090b50;  1 drivers
v0x55fb2c35f9d0_0 .net "c_1", 0 0, L_0x55fb2d090690;  1 drivers
v0x55fb2c342910_0 .net "c_2", 0 0, L_0x55fb2d0908f0;  1 drivers
v0x55fb2c327bb0_0 .net "cin", 0 0, L_0x55fb2d090c80;  1 drivers
v0x55fb2c325280_0 .net "cout", 0 0, L_0x55fb2d0909b0;  1 drivers
v0x55fb2c32df80_0 .net "h_1_out", 0 0, L_0x55fb2d090580;  1 drivers
S_0x55fb2c7443b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c741b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d090580 .functor XOR 1, L_0x55fb2d090a20, L_0x55fb2d090b50, C4<0>, C4<0>;
L_0x55fb2d090690 .functor AND 1, L_0x55fb2d090a20, L_0x55fb2d090b50, C4<1>, C4<1>;
v0x55fb2c36f280_0 .net "S", 0 0, L_0x55fb2d090580;  alias, 1 drivers
v0x55fb2c371bb0_0 .net "a", 0 0, L_0x55fb2d090a20;  alias, 1 drivers
v0x55fb2c374420_0 .net "b", 0 0, L_0x55fb2d090b50;  alias, 1 drivers
v0x55fb2c457ae0_0 .net "cout", 0 0, L_0x55fb2d090690;  alias, 1 drivers
S_0x55fb2c746c20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c741b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d090750 .functor XOR 1, L_0x55fb2d090580, L_0x55fb2d090c80, C4<0>, C4<0>;
L_0x55fb2d0908f0 .functor AND 1, L_0x55fb2d090580, L_0x55fb2d090c80, C4<1>, C4<1>;
v0x55fb2c36b980_0 .net "S", 0 0, L_0x55fb2d090750;  alias, 1 drivers
v0x55fb2c33af00_0 .net "a", 0 0, L_0x55fb2d090580;  alias, 1 drivers
v0x55fb2c33d830_0 .net "b", 0 0, L_0x55fb2d090c80;  alias, 1 drivers
v0x55fb2c3400a0_0 .net "cout", 0 0, L_0x55fb2d0908f0;  alias, 1 drivers
S_0x55fb2c749490 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2cb7cd40 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c74bd00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c749490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0910f0 .functor OR 1, L_0x55fb2d090e20, L_0x55fb2d091030, C4<0>, C4<0>;
v0x55fb2c30ce30_0 .net "S", 0 0, L_0x55fb2d090e90;  1 drivers
v0x55fb2c31a9b0_0 .net "a", 0 0, L_0x55fb2d091160;  1 drivers
v0x55fb2c312fa0_0 .net "b", 0 0, L_0x55fb2d091290;  1 drivers
v0x55fb2c3158d0_0 .net "c_1", 0 0, L_0x55fb2d090e20;  1 drivers
v0x55fb2c306020_0 .net "c_2", 0 0, L_0x55fb2d091030;  1 drivers
v0x55fb2c3a5ae0_0 .net "cin", 0 0, L_0x55fb2d0913c0;  1 drivers
v0x55fb2c3a8350_0 .net "cout", 0 0, L_0x55fb2d0910f0;  1 drivers
v0x55fb2c3aabc0_0 .net "h_1_out", 0 0, L_0x55fb2d090db0;  1 drivers
S_0x55fb2c74e570 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c74bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d090db0 .functor XOR 1, L_0x55fb2d091160, L_0x55fb2d091290, C4<0>, C4<0>;
L_0x55fb2d090e20 .functor AND 1, L_0x55fb2d091160, L_0x55fb2d091290, C4<1>, C4<1>;
v0x55fb2c32b650_0 .net "S", 0 0, L_0x55fb2d090db0;  alias, 1 drivers
v0x55fb2c337600_0 .net "a", 0 0, L_0x55fb2d091160;  alias, 1 drivers
v0x55fb2c332460_0 .net "b", 0 0, L_0x55fb2d091290;  alias, 1 drivers
v0x55fb2c334d90_0 .net "cout", 0 0, L_0x55fb2d090e20;  alias, 1 drivers
S_0x55fb2c6ab710 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c74bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d090e90 .functor XOR 1, L_0x55fb2d090db0, L_0x55fb2d0913c0, C4<0>, C4<0>;
L_0x55fb2d091030 .functor AND 1, L_0x55fb2d090db0, L_0x55fb2d0913c0, C4<1>, C4<1>;
v0x55fb2c318140_0 .net "S", 0 0, L_0x55fb2d090e90;  alias, 1 drivers
v0x55fb2c3036f0_0 .net "a", 0 0, L_0x55fb2d090db0;  alias, 1 drivers
v0x55fb2c30f6a0_0 .net "b", 0 0, L_0x55fb2d0913c0;  alias, 1 drivers
v0x55fb2c30a500_0 .net "cout", 0 0, L_0x55fb2d091030;  alias, 1 drivers
S_0x55fb2c739660 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2cb689b0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c720990 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c739660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d091830 .functor OR 1, L_0x55fb2d091560, L_0x55fb2d091770, C4<0>, C4<0>;
v0x55fb2c34e6d0_0 .net "S", 0 0, L_0x55fb2d0915d0;  1 drivers
v0x55fb2c34bda0_0 .net "a", 0 0, L_0x55fb2d0918a0;  1 drivers
v0x55fb2c3b2510_0 .net "b", 0 0, L_0x55fb2d0919d0;  1 drivers
v0x55fb2c3a0940_0 .net "c_1", 0 0, L_0x55fb2d091560;  1 drivers
v0x55fb2c398520_0 .net "c_2", 0 0, L_0x55fb2d091770;  1 drivers
v0x55fb2c384f60_0 .net "cin", 0 0, L_0x55fb2d091b50;  1 drivers
v0x55fb2c387890_0 .net "cout", 0 0, L_0x55fb2d091830;  1 drivers
v0x55fb2c38a100_0 .net "h_1_out", 0 0, L_0x55fb2d0914f0;  1 drivers
S_0x55fb2c726160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c720990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0914f0 .functor XOR 1, L_0x55fb2d0918a0, L_0x55fb2d0919d0, C4<0>, C4<0>;
L_0x55fb2d091560 .functor AND 1, L_0x55fb2d0918a0, L_0x55fb2d0919d0, C4<1>, C4<1>;
v0x55fb2c3ad430_0 .net "S", 0 0, L_0x55fb2d0914f0;  alias, 1 drivers
v0x55fb2c3afca0_0 .net "a", 0 0, L_0x55fb2d0918a0;  alias, 1 drivers
v0x55fb2c2ffc50_0 .net "b", 0 0, L_0x55fb2d0919d0;  alias, 1 drivers
v0x55fb2c2fd320_0 .net "cout", 0 0, L_0x55fb2d091560;  alias, 1 drivers
S_0x55fb2c7289d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c720990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0915d0 .functor XOR 1, L_0x55fb2d0914f0, L_0x55fb2d091b50, C4<0>, C4<0>;
L_0x55fb2d091770 .functor AND 1, L_0x55fb2d0914f0, L_0x55fb2d091b50, C4<1>, C4<1>;
v0x55fb2c3a3270_0 .net "S", 0 0, L_0x55fb2d0915d0;  alias, 1 drivers
v0x55fb2c39ad90_0 .net "a", 0 0, L_0x55fb2d0914f0;  alias, 1 drivers
v0x55fb2c348860_0 .net "b", 0 0, L_0x55fb2d091b50;  alias, 1 drivers
v0x55fb2c345f30_0 .net "cout", 0 0, L_0x55fb2d091770;  alias, 1 drivers
S_0x55fb2c72b9e0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2cb75d20 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c731d10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c72b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d091fc0 .functor OR 1, L_0x55fb2d091cf0, L_0x55fb2d091f00, C4<0>, C4<0>;
v0x55fb2c381920_0 .net "S", 0 0, L_0x55fb2d091d60;  1 drivers
v0x55fb2c379f10_0 .net "a", 0 0, L_0x55fb2d092030;  1 drivers
v0x55fb2c37c840_0 .net "b", 0 0, L_0x55fb2d092160;  1 drivers
v0x55fb2c37f0b0_0 .net "c_1", 0 0, L_0x55fb2d091cf0;  1 drivers
v0x55fb2c2b6a20_0 .net "c_2", 0 0, L_0x55fb2d091f00;  1 drivers
v0x55fb2c29bcc0_0 .net "cin", 0 0, L_0x55fb2d092290;  1 drivers
v0x55fb2c299390_0 .net "cout", 0 0, L_0x55fb2d091fc0;  1 drivers
v0x55fb2c2a2090_0 .net "h_1_out", 0 0, L_0x55fb2d091c80;  1 drivers
S_0x55fb2c734580 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c731d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d091c80 .functor XOR 1, L_0x55fb2d092030, L_0x55fb2d092160, C4<0>, C4<0>;
L_0x55fb2d091cf0 .functor AND 1, L_0x55fb2d092030, L_0x55fb2d092160, C4<1>, C4<1>;
v0x55fb2c39d600_0 .net "S", 0 0, L_0x55fb2d091c80;  alias, 1 drivers
v0x55fb2c390b10_0 .net "a", 0 0, L_0x55fb2d092030;  alias, 1 drivers
v0x55fb2c393440_0 .net "b", 0 0, L_0x55fb2d092160;  alias, 1 drivers
v0x55fb2c395cb0_0 .net "cout", 0 0, L_0x55fb2d091cf0;  alias, 1 drivers
S_0x55fb2c736df0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c731d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d091d60 .functor XOR 1, L_0x55fb2d091c80, L_0x55fb2d092290, C4<0>, C4<0>;
L_0x55fb2d091f00 .functor AND 1, L_0x55fb2d091c80, L_0x55fb2d092290, C4<1>, C4<1>;
v0x55fb2c38c970_0 .net "S", 0 0, L_0x55fb2d091d60;  alias, 1 drivers
v0x55fb2c2af010_0 .net "a", 0 0, L_0x55fb2d091c80;  alias, 1 drivers
v0x55fb2c2b1940_0 .net "b", 0 0, L_0x55fb2d092290;  alias, 1 drivers
v0x55fb2c2b41b0_0 .net "cout", 0 0, L_0x55fb2d091f00;  alias, 1 drivers
S_0x55fb2c71d980 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c7d7870 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c6087c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c71d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d092760 .functor OR 1, L_0x55fb2d092530, L_0x55fb2d0926a0, C4<0>, C4<0>;
v0x55fb2c274b20_0 .net "S", 0 0, L_0x55fb2d0925a0;  1 drivers
v0x55fb2c2826a0_0 .net "a", 0 0, L_0x55fb2d0927d0;  1 drivers
v0x55fb2c27ac90_0 .net "b", 0 0, L_0x55fb2d092900;  1 drivers
v0x55fb2c27d5c0_0 .net "c_1", 0 0, L_0x55fb2d092530;  1 drivers
v0x55fb2c26dd10_0 .net "c_2", 0 0, L_0x55fb2d0926a0;  1 drivers
v0x55fb2c24cc70_0 .net "cin", 0 0, L_0x55fb2d092a30;  1 drivers
v0x55fb2c25a7f0_0 .net "cout", 0 0, L_0x55fb2d092760;  1 drivers
v0x55fb2c252de0_0 .net "h_1_out", 0 0, L_0x55fb2d0924c0;  1 drivers
S_0x55fb2c60b860 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6087c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0924c0 .functor XOR 1, L_0x55fb2d0927d0, L_0x55fb2d092900, C4<0>, C4<0>;
L_0x55fb2d092530 .functor AND 1, L_0x55fb2d0927d0, L_0x55fb2d092900, C4<1>, C4<1>;
v0x55fb2c29f760_0 .net "S", 0 0, L_0x55fb2d0924c0;  alias, 1 drivers
v0x55fb2c2ab710_0 .net "a", 0 0, L_0x55fb2d0927d0;  alias, 1 drivers
v0x55fb2c2a6570_0 .net "b", 0 0, L_0x55fb2d092900;  alias, 1 drivers
v0x55fb2c2a8ea0_0 .net "cout", 0 0, L_0x55fb2d092530;  alias, 1 drivers
S_0x55fb2c631830 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6087c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0925a0 .functor XOR 1, L_0x55fb2d0924c0, L_0x55fb2d092a30, C4<0>, C4<0>;
L_0x55fb2d0926a0 .functor AND 1, L_0x55fb2d0924c0, L_0x55fb2d092a30, C4<1>, C4<1>;
v0x55fb2c27fe30_0 .net "S", 0 0, L_0x55fb2d0925a0;  alias, 1 drivers
v0x55fb2c26b3e0_0 .net "a", 0 0, L_0x55fb2d0924c0;  alias, 1 drivers
v0x55fb2c277390_0 .net "b", 0 0, L_0x55fb2d092a30;  alias, 1 drivers
v0x55fb2c2721f0_0 .net "cout", 0 0, L_0x55fb2d0926a0;  alias, 1 drivers
S_0x55fb2c63a2d0 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2cb2ccf0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c63cb40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c63a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d092e30 .functor OR 1, L_0x55fb2d092b60, L_0x55fb2d092d70, C4<0>, C4<0>;
v0x55fb2c23d160_0 .net "S", 0 0, L_0x55fb2d092bd0;  1 drivers
v0x55fb2c245e60_0 .net "a", 0 0, L_0x55fb2d092ea0;  1 drivers
v0x55fb2c243530_0 .net "b", 0 0, L_0x55fb2d093060;  1 drivers
v0x55fb2c24f4e0_0 .net "c_1", 0 0, L_0x55fb2d092b60;  1 drivers
v0x55fb2c2ea950_0 .net "c_2", 0 0, L_0x55fb2d092d70;  1 drivers
v0x55fb2c28e460_0 .net "cin", 0 0, L_0x55fb2d093190;  1 drivers
v0x55fb2c28bb30_0 .net "cout", 0 0, L_0x55fb2d092e30;  1 drivers
v0x55fb2c2f22a0_0 .net "h_1_out", 0 0, L_0x55fb2d092450;  1 drivers
S_0x55fb2c63fbe0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c63cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d092450 .functor XOR 1, L_0x55fb2d092ea0, L_0x55fb2d093060, C4<0>, C4<0>;
L_0x55fb2d092b60 .functor AND 1, L_0x55fb2d092ea0, L_0x55fb2d093060, C4<1>, C4<1>;
v0x55fb2c255710_0 .net "S", 0 0, L_0x55fb2d092450;  alias, 1 drivers
v0x55fb2c257f80_0 .net "a", 0 0, L_0x55fb2d092ea0;  alias, 1 drivers
v0x55fb2c267940_0 .net "b", 0 0, L_0x55fb2d093060;  alias, 1 drivers
v0x55fb2c265010_0 .net "cout", 0 0, L_0x55fb2d092b60;  alias, 1 drivers
S_0x55fb2c71b110 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c63cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d092bd0 .functor XOR 1, L_0x55fb2d092450, L_0x55fb2d093190, C4<0>, C4<0>;
L_0x55fb2d092d70 .functor AND 1, L_0x55fb2d092450, L_0x55fb2d093190, C4<1>, C4<1>;
v0x55fb2c24a340_0 .net "S", 0 0, L_0x55fb2d092bd0;  alias, 1 drivers
v0x55fb2c2ed1c0_0 .net "a", 0 0, L_0x55fb2d092450;  alias, 1 drivers
v0x55fb2c2efa30_0 .net "b", 0 0, L_0x55fb2d093190;  alias, 1 drivers
v0x55fb2c23fa90_0 .net "cout", 0 0, L_0x55fb2d092d70;  alias, 1 drivers
S_0x55fb2c605f50 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2b682bf0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c675b50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c605f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d093530 .functor OR 1, L_0x55fb2d093340, L_0x55fb2d093470, C4<0>, C4<0>;
v0x55fb2c2d5a40_0 .net "S", 0 0, L_0x55fb2d0933b0;  1 drivers
v0x55fb2c2d82b0_0 .net "a", 0 0, L_0x55fb2d0935a0;  1 drivers
v0x55fb2c2dab20_0 .net "b", 0 0, L_0x55fb2d0936d0;  1 drivers
v0x55fb2c2885f0_0 .net "c_1", 0 0, L_0x55fb2d093340;  1 drivers
v0x55fb2c2c9e90_0 .net "c_2", 0 0, L_0x55fb2d093470;  1 drivers
v0x55fb2c2c16b0_0 .net "cin", 0 0, L_0x55fb2d093230;  1 drivers
v0x55fb2c2b9ca0_0 .net "cout", 0 0, L_0x55fb2d093530;  1 drivers
v0x55fb2c2bc5d0_0 .net "h_1_out", 0 0, L_0x55fb2d0932d0;  1 drivers
S_0x55fb2c6783c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c675b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0932d0 .functor XOR 1, L_0x55fb2d0935a0, L_0x55fb2d0936d0, C4<0>, C4<0>;
L_0x55fb2d093340 .functor AND 1, L_0x55fb2d0935a0, L_0x55fb2d0936d0, C4<1>, C4<1>;
v0x55fb2c2e06d0_0 .net "S", 0 0, L_0x55fb2d0932d0;  alias, 1 drivers
v0x55fb2c2e3000_0 .net "a", 0 0, L_0x55fb2d0935a0;  alias, 1 drivers
v0x55fb2c2e5870_0 .net "b", 0 0, L_0x55fb2d0936d0;  alias, 1 drivers
v0x55fb2c2e80e0_0 .net "cout", 0 0, L_0x55fb2d093340;  alias, 1 drivers
S_0x55fb2c5d5550 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c675b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0933b0 .functor XOR 1, L_0x55fb2d0932d0, L_0x55fb2d093230, C4<0>, C4<0>;
L_0x55fb2d093470 .functor AND 1, L_0x55fb2d0932d0, L_0x55fb2d093230, C4<1>, C4<1>;
v0x55fb2c285cc0_0 .net "S", 0 0, L_0x55fb2d0933b0;  alias, 1 drivers
v0x55fb2c2dd390_0 .net "a", 0 0, L_0x55fb2d0932d0;  alias, 1 drivers
v0x55fb2c2d08a0_0 .net "b", 0 0, L_0x55fb2d093230;  alias, 1 drivers
v0x55fb2c2d31d0_0 .net "cout", 0 0, L_0x55fb2d093470;  alias, 1 drivers
S_0x55fb2c5ddff0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2ca20590 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2c5e0860 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5ddff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d093c30 .functor OR 1, L_0x55fb2d0939b0, L_0x55fb2d093b70, C4<0>, C4<0>;
v0x55fb2c4ed4a0_0 .net "S", 0 0, L_0x55fb2d093a20;  1 drivers
v0x55fb2c4efd10_0 .net "a", 0 0, L_0x55fb2d093ca0;  1 drivers
v0x55fb2c4f2580_0 .net "b", 0 0, L_0x55fb2d093800;  1 drivers
v0x55fb2c4f4df0_0 .net "c_1", 0 0, L_0x55fb2d0939b0;  1 drivers
v0x55fb2c4e32e0_0 .net "c_2", 0 0, L_0x55fb2d093b70;  1 drivers
v0x55fb2c4f9ed0_0 .net "cin", 0 0, L_0x55fb2d093f20;  1 drivers
v0x55fb2c4d40c0_0 .net "cout", 0 0, L_0x55fb2d093c30;  1 drivers
v0x55fb2c4d68b0_0 .net "h_1_out", 0 0, L_0x55fb2d093940;  1 drivers
S_0x55fb2c5e3900 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5e0860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d093940 .functor XOR 1, L_0x55fb2d093ca0, L_0x55fb2d093800, C4<0>, C4<0>;
L_0x55fb2d0939b0 .functor AND 1, L_0x55fb2d093ca0, L_0x55fb2d093800, C4<1>, C4<1>;
v0x55fb2c2bee40_0 .net "S", 0 0, L_0x55fb2d093940;  alias, 1 drivers
v0x55fb2c2cc700_0 .net "a", 0 0, L_0x55fb2d093ca0;  alias, 1 drivers
v0x55fb2c2c4cf0_0 .net "b", 0 0, L_0x55fb2d093800;  alias, 1 drivers
v0x55fb2c2c7620_0 .net "cout", 0 0, L_0x55fb2d0939b0;  alias, 1 drivers
S_0x55fb2c5fd4b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5e0860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d093a20 .functor XOR 1, L_0x55fb2d093940, L_0x55fb2d093f20, C4<0>, C4<0>;
L_0x55fb2d093b70 .functor AND 1, L_0x55fb2d093940, L_0x55fb2d093f20, C4<1>, C4<1>;
v0x55fb2c4f7660_0 .net "S", 0 0, L_0x55fb2d093a20;  alias, 1 drivers
v0x55fb2c4e5b50_0 .net "a", 0 0, L_0x55fb2d093940;  alias, 1 drivers
v0x55fb2c4e83c0_0 .net "b", 0 0, L_0x55fb2d093f20;  alias, 1 drivers
v0x55fb2c4eac30_0 .net "cout", 0 0, L_0x55fb2d093b70;  alias, 1 drivers
S_0x55fb2c6732e0 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2ca117a0 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2c65bb60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6732e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d094310 .functor OR 1, L_0x55fb2d094120, L_0x55fb2d094250, C4<0>, C4<0>;
v0x55fb2c3c7c10_0 .net "S", 0 0, L_0x55fb2d094190;  1 drivers
v0x55fb2c3c0200_0 .net "a", 0 0, L_0x55fb2d094380;  1 drivers
v0x55fb2c3c2b30_0 .net "b", 0 0, L_0x55fb2d0944b0;  1 drivers
v0x55fb2c3c53a0_0 .net "c_1", 0 0, L_0x55fb2d094120;  1 drivers
v0x55fb2c3bcdd0_0 .net "c_2", 0 0, L_0x55fb2d094250;  1 drivers
v0x55fb2c4bf9b0_0 .net "cin", 0 0, L_0x55fb2d094050;  1 drivers
v0x55fb2c4c2220_0 .net "cout", 0 0, L_0x55fb2d094310;  1 drivers
v0x55fb2c4c4a90_0 .net "h_1_out", 0 0, L_0x55fb2d093dd0;  1 drivers
S_0x55fb2c65e3d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c65bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d093dd0 .functor XOR 1, L_0x55fb2d094380, L_0x55fb2d0944b0, C4<0>, C4<0>;
L_0x55fb2d094120 .functor AND 1, L_0x55fb2d094380, L_0x55fb2d0944b0, C4<1>, C4<1>;
v0x55fb2c4d9120_0 .net "S", 0 0, L_0x55fb2d093dd0;  alias, 1 drivers
v0x55fb2c4db990_0 .net "a", 0 0, L_0x55fb2d094380;  alias, 1 drivers
v0x55fb2c4de200_0 .net "b", 0 0, L_0x55fb2d0944b0;  alias, 1 drivers
v0x55fb2c4e0a70_0 .net "cout", 0 0, L_0x55fb2d094120;  alias, 1 drivers
S_0x55fb2c660c40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c65bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d094190 .functor XOR 1, L_0x55fb2d093dd0, L_0x55fb2d094050, C4<0>, C4<0>;
L_0x55fb2d094250 .functor AND 1, L_0x55fb2d093dd0, L_0x55fb2d094050, C4<1>, C4<1>;
v0x55fb2c3be870_0 .net "S", 0 0, L_0x55fb2d094190;  alias, 1 drivers
v0x55fb2c3b53c0_0 .net "a", 0 0, L_0x55fb2d093dd0;  alias, 1 drivers
v0x55fb2c3b7cf0_0 .net "b", 0 0, L_0x55fb2d094050;  alias, 1 drivers
v0x55fb2c3ba560_0 .net "cout", 0 0, L_0x55fb2d094250;  alias, 1 drivers
S_0x55fb2c6634b0 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c92dcb0 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2c66b990 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6634b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d094a40 .functor OR 1, L_0x55fb2d0947c0, L_0x55fb2d094980, C4<0>, C4<0>;
v0x55fb2c4d14c0_0 .net "S", 0 0, L_0x55fb2d094830;  1 drivers
v0x55fb2c4b5730_0 .net "a", 0 0, L_0x55fb2d094ab0;  1 drivers
v0x55fb2c4b8060_0 .net "b", 0 0, L_0x55fb2d0945e0;  1 drivers
v0x55fb2c4ba8d0_0 .net "c_1", 0 0, L_0x55fb2d0947c0;  1 drivers
v0x55fb2c4a77d0_0 .net "c_2", 0 0, L_0x55fb2d094980;  1 drivers
v0x55fb2c495480_0 .net "cin", 0 0, L_0x55fb2d094f70;  1 drivers
v0x55fb2c497cf0_0 .net "cout", 0 0, L_0x55fb2d094a40;  1 drivers
v0x55fb2c49a560_0 .net "h_1_out", 0 0, L_0x55fb2d094750;  1 drivers
S_0x55fb2c66e200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c66b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d094750 .functor XOR 1, L_0x55fb2d094ab0, L_0x55fb2d0945e0, C4<0>, C4<0>;
L_0x55fb2d0947c0 .functor AND 1, L_0x55fb2d094ab0, L_0x55fb2d0945e0, C4<1>, C4<1>;
v0x55fb2c4c7300_0 .net "S", 0 0, L_0x55fb2d094750;  alias, 1 drivers
v0x55fb2c4c9b70_0 .net "a", 0 0, L_0x55fb2d094ab0;  alias, 1 drivers
v0x55fb2c4cc3e0_0 .net "b", 0 0, L_0x55fb2d0945e0;  alias, 1 drivers
v0x55fb2c4cec50_0 .net "cout", 0 0, L_0x55fb2d0947c0;  alias, 1 drivers
S_0x55fb2c670a70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c66b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d094830 .functor XOR 1, L_0x55fb2d094750, L_0x55fb2d094f70, C4<0>, C4<0>;
L_0x55fb2d094980 .functor AND 1, L_0x55fb2d094750, L_0x55fb2d094f70, C4<1>, C4<1>;
v0x55fb2c4bd140_0 .net "S", 0 0, L_0x55fb2d094830;  alias, 1 drivers
v0x55fb2c4aa040_0 .net "a", 0 0, L_0x55fb2d094750;  alias, 1 drivers
v0x55fb2c4ac8b0_0 .net "b", 0 0, L_0x55fb2d094f70;  alias, 1 drivers
v0x55fb2c4af120_0 .net "cout", 0 0, L_0x55fb2d094980;  alias, 1 drivers
S_0x55fb2c655830 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c919760 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2c57c8d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c655830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d095420 .functor OR 1, L_0x55fb2d0951a0, L_0x55fb2d095360, C4<0>, C4<0>;
v0x55fb2c49cdd0_0 .net "S", 0 0, L_0x55fb2d095210;  1 drivers
v0x55fb2c48b200_0 .net "a", 0 0, L_0x55fb2d095490;  1 drivers
v0x55fb2c48db30_0 .net "b", 0 0, L_0x55fb2d0955c0;  1 drivers
v0x55fb2c4903a0_0 .net "c_1", 0 0, L_0x55fb2d0951a0;  1 drivers
v0x55fb2cb5dde0_0 .net "c_2", 0 0, L_0x55fb2d095360;  1 drivers
v0x55fb2cb4c2d0_0 .net "cin", 0 0, L_0x55fb2d0950a0;  1 drivers
v0x55fb2cb4eb40_0 .net "cout", 0 0, L_0x55fb2d095420;  1 drivers
v0x55fb2cb513b0_0 .net "h_1_out", 0 0, L_0x55fb2d094df0;  1 drivers
S_0x55fb2c57f970 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c57c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d094df0 .functor XOR 1, L_0x55fb2d095490, L_0x55fb2d0955c0, C4<0>, C4<0>;
L_0x55fb2d0951a0 .functor AND 1, L_0x55fb2d095490, L_0x55fb2d0955c0, C4<1>, C4<1>;
v0x55fb2c4b1990_0 .net "S", 0 0, L_0x55fb2d094df0;  alias, 1 drivers
v0x55fb2c49fdc0_0 .net "a", 0 0, L_0x55fb2d095490;  alias, 1 drivers
v0x55fb2c4a26f0_0 .net "b", 0 0, L_0x55fb2d0955c0;  alias, 1 drivers
v0x55fb2c4a4f60_0 .net "cout", 0 0, L_0x55fb2d0951a0;  alias, 1 drivers
S_0x55fb2c644f60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c57c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d095210 .functor XOR 1, L_0x55fb2d094df0, L_0x55fb2d0950a0, C4<0>, C4<0>;
L_0x55fb2d095360 .functor AND 1, L_0x55fb2d094df0, L_0x55fb2d0950a0, C4<1>, C4<1>;
v0x55fb2c492c10_0 .net "S", 0 0, L_0x55fb2d095210;  alias, 1 drivers
v0x55fb2cb60650_0 .net "a", 0 0, L_0x55fb2d094df0;  alias, 1 drivers
v0x55fb2cb62ec0_0 .net "b", 0 0, L_0x55fb2d0950a0;  alias, 1 drivers
v0x55fb2cb65730_0 .net "cout", 0 0, L_0x55fb2d095360;  alias, 1 drivers
S_0x55fb2c6477d0 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c8f0e90 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2c64a7e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6477d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d095b30 .functor OR 1, L_0x55fb2d095900, L_0x55fb2d095a70, C4<0>, C4<0>;
v0x55fb2c7e51e0_0 .net "S", 0 0, L_0x55fb2d095970;  1 drivers
v0x55fb2c7e7a50_0 .net "a", 0 0, L_0x55fb2d095ba0;  1 drivers
v0x55fb2cb906b0_0 .net "b", 0 0, L_0x55fb2d095df0;  1 drivers
v0x55fb2cb471f0_0 .net "c_1", 0 0, L_0x55fb2d095900;  1 drivers
v0x55fb2c7db020_0 .net "c_2", 0 0, L_0x55fb2d095a70;  1 drivers
v0x55fb2c7c90a0_0 .net "cin", 0 0, L_0x55fb2d095f20;  1 drivers
v0x55fb2c7cb910_0 .net "cout", 0 0, L_0x55fb2d095b30;  1 drivers
v0x55fb2c7ce180_0 .net "h_1_out", 0 0, L_0x55fb2d095890;  1 drivers
S_0x55fb2c64ffb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c64a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d095890 .functor XOR 1, L_0x55fb2d095ba0, L_0x55fb2d095df0, C4<0>, C4<0>;
L_0x55fb2d095900 .functor AND 1, L_0x55fb2d095ba0, L_0x55fb2d095df0, C4<1>, C4<1>;
v0x55fb2cb53c20_0 .net "S", 0 0, L_0x55fb2d095890;  alias, 1 drivers
v0x55fb2cb56490_0 .net "a", 0 0, L_0x55fb2d095ba0;  alias, 1 drivers
v0x55fb2cb58d00_0 .net "b", 0 0, L_0x55fb2d095df0;  alias, 1 drivers
v0x55fb2cb5b570_0 .net "cout", 0 0, L_0x55fb2d095900;  alias, 1 drivers
S_0x55fb2c652820 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c64a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d095970 .functor XOR 1, L_0x55fb2d095890, L_0x55fb2d095f20, C4<0>, C4<0>;
L_0x55fb2d095a70 .functor AND 1, L_0x55fb2d095890, L_0x55fb2d095f20, C4<1>, C4<1>;
v0x55fb2cb49a60_0 .net "S", 0 0, L_0x55fb2d095970;  alias, 1 drivers
v0x55fb2c7dd890_0 .net "a", 0 0, L_0x55fb2d095890;  alias, 1 drivers
v0x55fb2c7e0100_0 .net "b", 0 0, L_0x55fb2d095f20;  alias, 1 drivers
v0x55fb2c7e2970_0 .net "cout", 0 0, L_0x55fb2d095a70;  alias, 1 drivers
S_0x55fb2c57a060 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c8e1870 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2c5205f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c57a060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d096390 .functor OR 1, L_0x55fb2d095d80, L_0x55fb2d0962d0, C4<0>, C4<0>;
v0x55fb2cb24990_0 .net "S", 0 0, L_0x55fb2d096180;  1 drivers
v0x55fb2cb27200_0 .net "a", 0 0, L_0x55fb2d096420;  1 drivers
v0x55fb2cb29a70_0 .net "b", 0 0, L_0x55fb2d096550;  1 drivers
v0x55fb2c7d5ad0_0 .net "c_1", 0 0, L_0x55fb2d095d80;  1 drivers
v0x55fb2cb1a7d0_0 .net "c_2", 0 0, L_0x55fb2d0962d0;  1 drivers
v0x55fb2cb08cc0_0 .net "cin", 0 0, L_0x55fb2d096050;  1 drivers
v0x55fb2cb0b530_0 .net "cout", 0 0, L_0x55fb2d096390;  1 drivers
v0x55fb2cb0dda0_0 .net "h_1_out", 0 0, L_0x55fb2d095cd0;  1 drivers
S_0x55fb2c523690 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d095cd0 .functor XOR 1, L_0x55fb2d096420, L_0x55fb2d096550, C4<0>, C4<0>;
L_0x55fb2d095d80 .functor AND 1, L_0x55fb2d096420, L_0x55fb2d096550, C4<1>, C4<1>;
v0x55fb2c7d09f0_0 .net "S", 0 0, L_0x55fb2d095cd0;  alias, 1 drivers
v0x55fb2c7d3260_0 .net "a", 0 0, L_0x55fb2d096420;  alias, 1 drivers
v0x55fb2c7ea2c0_0 .net "b", 0 0, L_0x55fb2d096550;  alias, 1 drivers
v0x55fb2c7d86f0_0 .net "cout", 0 0, L_0x55fb2d095d80;  alias, 1 drivers
S_0x55fb2c53d240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d096180 .functor XOR 1, L_0x55fb2d095cd0, L_0x55fb2d096050, C4<0>, C4<0>;
L_0x55fb2d0962d0 .functor AND 1, L_0x55fb2d095cd0, L_0x55fb2d096050, C4<1>, C4<1>;
v0x55fb2c7c6830_0 .net "S", 0 0, L_0x55fb2d096180;  alias, 1 drivers
v0x55fb2cb1d040_0 .net "a", 0 0, L_0x55fb2d095cd0;  alias, 1 drivers
v0x55fb2cb1f8b0_0 .net "b", 0 0, L_0x55fb2d096050;  alias, 1 drivers
v0x55fb2cb22120_0 .net "cout", 0 0, L_0x55fb2d0962d0;  alias, 1 drivers
S_0x55fb2c545ce0 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c8cc860 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2c548550 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c545ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d096b70 .functor OR 1, L_0x55fb2d096870, L_0x55fb2d096a90, C4<0>, C4<0>;
v0x55fb2caf9140_0 .net "S", 0 0, L_0x55fb2d096900;  1 drivers
v0x55fb2cafb9b0_0 .net "a", 0 0, L_0x55fb2d096c00;  1 drivers
v0x55fb2cafe220_0 .net "b", 0 0, L_0x55fb2d096e80;  1 drivers
v0x55fb2cb00a90_0 .net "c_1", 0 0, L_0x55fb2d096870;  1 drivers
v0x55fb2caeef80_0 .net "c_2", 0 0, L_0x55fb2d096a90;  1 drivers
v0x55fb2cb03300_0 .net "cin", 0 0, L_0x55fb2d0971c0;  1 drivers
v0x55fb2cadfce0_0 .net "cout", 0 0, L_0x55fb2d096b70;  1 drivers
v0x55fb2cae2550_0 .net "h_1_out", 0 0, L_0x55fb2d0967c0;  1 drivers
S_0x55fb2c54b5f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c548550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0967c0 .functor XOR 1, L_0x55fb2d096c00, L_0x55fb2d096e80, C4<0>, C4<0>;
L_0x55fb2d096870 .functor AND 1, L_0x55fb2d096c00, L_0x55fb2d096e80, C4<1>, C4<1>;
v0x55fb2cb10610_0 .net "S", 0 0, L_0x55fb2d0967c0;  alias, 1 drivers
v0x55fb2cb12e80_0 .net "a", 0 0, L_0x55fb2d096c00;  alias, 1 drivers
v0x55fb2cb156f0_0 .net "b", 0 0, L_0x55fb2d096e80;  alias, 1 drivers
v0x55fb2cb17f60_0 .net "cout", 0 0, L_0x55fb2d096870;  alias, 1 drivers
S_0x55fb2c5715c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c548550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d096900 .functor XOR 1, L_0x55fb2d0967c0, L_0x55fb2d0971c0, C4<0>, C4<0>;
L_0x55fb2d096a90 .functor AND 1, L_0x55fb2d0967c0, L_0x55fb2d0971c0, C4<1>, C4<1>;
v0x55fb2cb40660_0 .net "S", 0 0, L_0x55fb2d096900;  alias, 1 drivers
v0x55fb2caf17f0_0 .net "a", 0 0, L_0x55fb2d0967c0;  alias, 1 drivers
v0x55fb2caf4060_0 .net "b", 0 0, L_0x55fb2d0971c0;  alias, 1 drivers
v0x55fb2caf68d0_0 .net "cout", 0 0, L_0x55fb2d096a90;  alias, 1 drivers
S_0x55fb2c51dd80 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c8bf8b0 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2c5ab720 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c51dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d097800 .functor OR 1, L_0x55fb2d097500, L_0x55fb2d097720, C4<0>, C4<0>;
v0x55fb2cace600_0 .net "S", 0 0, L_0x55fb2d097590;  1 drivers
v0x55fb2cad0e70_0 .net "a", 0 0, L_0x55fb2d097890;  1 drivers
v0x55fb2cad36e0_0 .net "b", 0 0, L_0x55fb2d0979c0;  1 drivers
v0x55fb2cad5f50_0 .net "c_1", 0 0, L_0x55fb2d097500;  1 drivers
v0x55fb2cac4440_0 .net "c_2", 0 0, L_0x55fb2d097720;  1 drivers
v0x55fb2b6801c0_0 .net "cin", 0 0, L_0x55fb2d097c60;  1 drivers
v0x55fb2cadb030_0 .net "cout", 0 0, L_0x55fb2d097800;  1 drivers
v0x55fb2cab7a10_0 .net "h_1_out", 0 0, L_0x55fb2d097450;  1 drivers
S_0x55fb2c5adf90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5ab720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d097450 .functor XOR 1, L_0x55fb2d097890, L_0x55fb2d0979c0, C4<0>, C4<0>;
L_0x55fb2d097500 .functor AND 1, L_0x55fb2d097890, L_0x55fb2d0979c0, C4<1>, C4<1>;
v0x55fb2cae4dc0_0 .net "S", 0 0, L_0x55fb2d097450;  alias, 1 drivers
v0x55fb2cae7630_0 .net "a", 0 0, L_0x55fb2d097890;  alias, 1 drivers
v0x55fb2cae9ea0_0 .net "b", 0 0, L_0x55fb2d0979c0;  alias, 1 drivers
v0x55fb2caec710_0 .net "cout", 0 0, L_0x55fb2d097500;  alias, 1 drivers
S_0x55fb2c5b0800 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5ab720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d097590 .functor XOR 1, L_0x55fb2d097450, L_0x55fb2d097c60, C4<0>, C4<0>;
L_0x55fb2d097720 .functor AND 1, L_0x55fb2d097450, L_0x55fb2d097c60, C4<1>, C4<1>;
v0x55fb2cad87c0_0 .net "S", 0 0, L_0x55fb2d097590;  alias, 1 drivers
v0x55fb2cac6cb0_0 .net "a", 0 0, L_0x55fb2d097450;  alias, 1 drivers
v0x55fb2cac9520_0 .net "b", 0 0, L_0x55fb2d097c60;  alias, 1 drivers
v0x55fb2cacbd90_0 .net "cout", 0 0, L_0x55fb2d097720;  alias, 1 drivers
S_0x55fb2c5b3070 .scope generate, "genblk1[16]" "genblk1[16]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c905b30 .param/l "i" 0 2 39, +C4<010000>;
S_0x55fb2c5b58e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5b3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d098140 .functor OR 1, L_0x55fb2d097e40, L_0x55fb2d098060, C4<0>, C4<0>;
v0x55fb2b65a210_0 .net "S", 0 0, L_0x55fb2d097ed0;  1 drivers
v0x55fb2c7d60d0_0 .net "a", 0 0, L_0x55fb2d0981d0;  1 drivers
v0x55fb2caaa330_0 .net "b", 0 0, L_0x55fb2d098480;  1 drivers
v0x55fb2c7b8e70_0 .net "c_1", 0 0, L_0x55fb2d097e40;  1 drivers
v0x55fb2c4f0fb0_0 .net "c_2", 0 0, L_0x55fb2d098060;  1 drivers
v0x55fb2cb42e50_0 .net "cin", 0 0, L_0x55fb2d0985b0;  1 drivers
v0x55fb2c7c4850_0 .net "cout", 0 0, L_0x55fb2d098140;  1 drivers
v0x55fb2cb20b50_0 .net "h_1_out", 0 0, L_0x55fb2d097d90;  1 drivers
S_0x55fb2c5b8150 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5b58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d097d90 .functor XOR 1, L_0x55fb2d0981d0, L_0x55fb2d098480, C4<0>, C4<0>;
L_0x55fb2d097e40 .functor AND 1, L_0x55fb2d0981d0, L_0x55fb2d098480, C4<1>, C4<1>;
v0x55fb2caba280_0 .net "S", 0 0, L_0x55fb2d097d90;  alias, 1 drivers
v0x55fb2cabcaf0_0 .net "a", 0 0, L_0x55fb2d0981d0;  alias, 1 drivers
v0x55fb2cabf360_0 .net "b", 0 0, L_0x55fb2d098480;  alias, 1 drivers
v0x55fb2cac1bd0_0 .net "cout", 0 0, L_0x55fb2d097e40;  alias, 1 drivers
S_0x55fb2c5152e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5b58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d097ed0 .functor XOR 1, L_0x55fb2d097d90, L_0x55fb2d0985b0, C4<0>, C4<0>;
L_0x55fb2d098060 .functor AND 1, L_0x55fb2d097d90, L_0x55fb2d0985b0, C4<1>, C4<1>;
v0x55fb2b681250_0 .net "S", 0 0, L_0x55fb2d097ed0;  alias, 1 drivers
v0x55fb2c3b3d20_0 .net "a", 0 0, L_0x55fb2d097d90;  alias, 1 drivers
v0x55fb2c67bbf0_0 .net "b", 0 0, L_0x55fb2d0985b0;  alias, 1 drivers
v0x55fb2c96d0a0_0 .net "cout", 0 0, L_0x55fb2d098060;  alias, 1 drivers
S_0x55fb2c5a3240 .scope generate, "genblk1[17]" "genblk1[17]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c9572c0 .param/l "i" 0 2 39, +C4<010001>;
S_0x55fb2c58a570 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5a3240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d098e30 .functor OR 1, L_0x55fb2d098b30, L_0x55fb2d098d50, C4<0>, C4<0>;
v0x55fb2c6edf20_0 .net "S", 0 0, L_0x55fb2d098bc0;  1 drivers
v0x55fb2c617d60_0 .net "a", 0 0, L_0x55fb2d098ec0;  1 drivers
v0x55fb2c557af0_0 .net "b", 0 0, L_0x55fb2d098ff0;  1 drivers
v0x55fb2c7bdf40_0 .net "c_1", 0 0, L_0x55fb2d098b30;  1 drivers
v0x55fb2c7bb6d0_0 .net "c_2", 0 0, L_0x55fb2d098d50;  1 drivers
v0x55fb2c426050_0 .net "cin", 0 0, L_0x55fb2d0992c0;  1 drivers
v0x55fb2c34fe90_0 .net "cout", 0 0, L_0x55fb2d098e30;  1 drivers
v0x55fb2c28fc20_0 .net "h_1_out", 0 0, L_0x55fb2d098a80;  1 drivers
S_0x55fb2c58fd40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c58a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d098a80 .functor XOR 1, L_0x55fb2d098ec0, L_0x55fb2d098ff0, C4<0>, C4<0>;
L_0x55fb2d098b30 .functor AND 1, L_0x55fb2d098ec0, L_0x55fb2d098ff0, C4<1>, C4<1>;
v0x55fb2cb06b00_0 .net "S", 0 0, L_0x55fb2d098a80;  alias, 1 drivers
v0x55fb2cafa3e0_0 .net "a", 0 0, L_0x55fb2d098ec0;  alias, 1 drivers
v0x55fb2caddb80_0 .net "b", 0 0, L_0x55fb2d098ff0;  alias, 1 drivers
v0x55fb2cad2110_0 .net "cout", 0 0, L_0x55fb2d098b30;  alias, 1 drivers
S_0x55fb2c5925b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c58a570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d098bc0 .functor XOR 1, L_0x55fb2d098a80, L_0x55fb2d0992c0, C4<0>, C4<0>;
L_0x55fb2d098d50 .functor AND 1, L_0x55fb2d098a80, L_0x55fb2d0992c0, C4<1>, C4<1>;
v0x55fb2cab56d0_0 .net "S", 0 0, L_0x55fb2d098bc0;  alias, 1 drivers
v0x55fb2c9df3d0_0 .net "a", 0 0, L_0x55fb2d098a80;  alias, 1 drivers
v0x55fb2c909210_0 .net "b", 0 0, L_0x55fb2d0992c0;  alias, 1 drivers
v0x55fb2c848fb0_0 .net "cout", 0 0, L_0x55fb2d098d50;  alias, 1 drivers
S_0x55fb2c5955c0 .scope generate, "genblk1[18]" "genblk1[18]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c93ecf0 .param/l "i" 0 2 39, +C4<010010>;
S_0x55fb2c59b8f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5955c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0997a0 .functor OR 1, L_0x55fb2d0994a0, L_0x55fb2d0996c0, C4<0>, C4<0>;
v0x55fb2caacb80_0 .net "S", 0 0, L_0x55fb2d099530;  1 drivers
v0x55fb2cad9a40_0 .net "a", 0 0, L_0x55fb2d099830;  1 drivers
v0x55fb2c9e3000_0 .net "b", 0 0, L_0x55fb2d099b10;  1 drivers
v0x55fb2c9aec80_0 .net "c_1", 0 0, L_0x55fb2d0994a0;  1 drivers
v0x55fb2c986c90_0 .net "c_2", 0 0, L_0x55fb2d0996c0;  1 drivers
v0x55fb2ca40450_0 .net "cin", 0 0, L_0x55fb2d099c40;  1 drivers
v0x55fb2c90ce40_0 .net "cout", 0 0, L_0x55fb2d0997a0;  1 drivers
v0x55fb2c8d8ac0_0 .net "h_1_out", 0 0, L_0x55fb2d0993f0;  1 drivers
S_0x55fb2c59e160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c59b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0993f0 .functor XOR 1, L_0x55fb2d099830, L_0x55fb2d099b10, C4<0>, C4<0>;
L_0x55fb2d0994a0 .functor AND 1, L_0x55fb2d099830, L_0x55fb2d099b10, C4<1>, C4<1>;
v0x55fb2cb25c20_0 .net "S", 0 0, L_0x55fb2d0993f0;  alias, 1 drivers
v0x55fb2cb191f0_0 .net "a", 0 0, L_0x55fb2d099830;  alias, 1 drivers
v0x55fb2cad71e0_0 .net "b", 0 0, L_0x55fb2d099b10;  alias, 1 drivers
v0x55fb2cad4970_0 .net "cout", 0 0, L_0x55fb2d0994a0;  alias, 1 drivers
S_0x55fb2c5a09d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c59b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d099530 .functor XOR 1, L_0x55fb2d0993f0, L_0x55fb2d099c40, C4<0>, C4<0>;
L_0x55fb2d0996c0 .functor AND 1, L_0x55fb2d0993f0, L_0x55fb2d099c40, C4<1>, C4<1>;
v0x55fb2b6810b0_0 .net "S", 0 0, L_0x55fb2d099530;  alias, 1 drivers
v0x55fb2c7b1500_0 .net "a", 0 0, L_0x55fb2d0993f0;  alias, 1 drivers
v0x55fb2cb34f10_0 .net "b", 0 0, L_0x55fb2d099c40;  alias, 1 drivers
v0x55fb2caca7a0_0 .net "cout", 0 0, L_0x55fb2d0996c0;  alias, 1 drivers
S_0x55fb2c587560 .scope generate, "genblk1[19]" "genblk1[19]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c93b1b0 .param/l "i" 0 2 39, +C4<010011>;
S_0x55fb2c7b3340 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c587560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09a2e0 .functor OR 1, L_0x55fb2d099fe0, L_0x55fb2d09a200, C4<0>, C4<0>;
v0x55fb2ca54b50_0 .net "S", 0 0, L_0x55fb2d09a070;  1 drivers
v0x55fb2c6f1b50_0 .net "a", 0 0, L_0x55fb2d09a370;  1 drivers
v0x55fb2c6bd7d0_0 .net "b", 0 0, L_0x55fb2d09a4a0;  1 drivers
v0x55fb2c6957e0_0 .net "c_1", 0 0, L_0x55fb2d099fe0;  1 drivers
v0x55fb2c74ef90_0 .net "c_2", 0 0, L_0x55fb2d09a200;  1 drivers
v0x55fb2c61b990_0 .net "cin", 0 0, L_0x55fb2d09a7a0;  1 drivers
v0x55fb2c5e7610_0 .net "cout", 0 0, L_0x55fb2d09a2e0;  1 drivers
v0x55fb2c5bf620_0 .net "h_1_out", 0 0, L_0x55fb2d099f30;  1 drivers
S_0x55fb2c7b5bb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7b3340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d099f30 .functor XOR 1, L_0x55fb2d09a370, L_0x55fb2d09a4a0, C4<0>, C4<0>;
L_0x55fb2d099fe0 .functor AND 1, L_0x55fb2d09a370, L_0x55fb2d09a4a0, C4<1>, C4<1>;
v0x55fb2c8b0ad0_0 .net "S", 0 0, L_0x55fb2d099f30;  alias, 1 drivers
v0x55fb2c96a290_0 .net "a", 0 0, L_0x55fb2d09a370;  alias, 1 drivers
v0x55fb2c84cbe0_0 .net "b", 0 0, L_0x55fb2d09a4a0;  alias, 1 drivers
v0x55fb2c818860_0 .net "cout", 0 0, L_0x55fb2d099fe0;  alias, 1 drivers
S_0x55fb2c7b8420 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7b3340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09a070 .functor XOR 1, L_0x55fb2d099f30, L_0x55fb2d09a7a0, C4<0>, C4<0>;
L_0x55fb2d09a200 .functor AND 1, L_0x55fb2d099f30, L_0x55fb2d09a7a0, C4<1>, C4<1>;
v0x55fb2c7f0870_0 .net "S", 0 0, L_0x55fb2d09a070;  alias, 1 drivers
v0x55fb2c8aa020_0 .net "a", 0 0, L_0x55fb2d099f30;  alias, 1 drivers
v0x55fb2ca9d8d0_0 .net "b", 0 0, L_0x55fb2d09a7a0;  alias, 1 drivers
v0x55fb2ca69710_0 .net "cout", 0 0, L_0x55fb2d09a200;  alias, 1 drivers
S_0x55fb2c7bac90 .scope generate, "genblk1[20]" "genblk1[20]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c85bd60 .param/l "i" 0 2 39, +C4<010100>;
S_0x55fb2c7bd500 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7bac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09ac80 .functor OR 1, L_0x55fb2d09a980, L_0x55fb2d09aba0, C4<0>, C4<0>;
v0x55fb2c429c80_0 .net "S", 0 0, L_0x55fb2d09aa10;  1 drivers
v0x55fb2c3f5900_0 .net "a", 0 0, L_0x55fb2d09ad10;  1 drivers
v0x55fb2c3cd910_0 .net "b", 0 0, L_0x55fb2d09b020;  1 drivers
v0x55fb2c4870d0_0 .net "c_1", 0 0, L_0x55fb2d09a980;  1 drivers
v0x55fb2c353ac0_0 .net "c_2", 0 0, L_0x55fb2d09aba0;  1 drivers
v0x55fb2c31f740_0 .net "cin", 0 0, L_0x55fb2d09b150;  1 drivers
v0x55fb2c2f7750_0 .net "cout", 0 0, L_0x55fb2d09ac80;  1 drivers
v0x55fb2c3b0f10_0 .net "h_1_out", 0 0, L_0x55fb2d09a8d0;  1 drivers
S_0x55fb2c7bfd70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7bd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09a8d0 .functor XOR 1, L_0x55fb2d09ad10, L_0x55fb2d09b020, C4<0>, C4<0>;
L_0x55fb2d09a980 .functor AND 1, L_0x55fb2d09ad10, L_0x55fb2d09b020, C4<1>, C4<1>;
v0x55fb2c678de0_0 .net "S", 0 0, L_0x55fb2d09a8d0;  alias, 1 drivers
v0x55fb2c55b720_0 .net "a", 0 0, L_0x55fb2d09ad10;  alias, 1 drivers
v0x55fb2c5273a0_0 .net "b", 0 0, L_0x55fb2d09b020;  alias, 1 drivers
v0x55fb2c4ff3b0_0 .net "cout", 0 0, L_0x55fb2d09a980;  alias, 1 drivers
S_0x55fb2c584cf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7bd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09aa10 .functor XOR 1, L_0x55fb2d09a8d0, L_0x55fb2d09b150, C4<0>, C4<0>;
L_0x55fb2d09aba0 .functor AND 1, L_0x55fb2d09a8d0, L_0x55fb2d09b150, C4<1>, C4<1>;
v0x55fb2c5b8b70_0 .net "S", 0 0, L_0x55fb2d09aa10;  alias, 1 drivers
v0x55fb2c7ac410_0 .net "a", 0 0, L_0x55fb2d09a8d0;  alias, 1 drivers
v0x55fb2c778250_0 .net "b", 0 0, L_0x55fb2d09b150;  alias, 1 drivers
v0x55fb2c763690_0 .net "cout", 0 0, L_0x55fb2d09aba0;  alias, 1 drivers
S_0x55fb2c7b0ad0 .scope generate, "genblk1[21]" "genblk1[21]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c83c370 .param/l "i" 0 2 39, +C4<010101>;
S_0x55fb2c79efc0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7b0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09b820 .functor OR 1, L_0x55fb2d09b520, L_0x55fb2d09b740, C4<0>, C4<0>;
v0x55fb2cb8ba70_0 .net "S", 0 0, L_0x55fb2d09b5b0;  1 drivers
v0x55fb2cb89200_0 .net "a", 0 0, L_0x55fb2d09b8b0;  1 drivers
v0x55fb2cb86990_0 .net "b", 0 0, L_0x55fb2d09b9e0;  1 drivers
v0x55fb2cb84120_0 .net "c_1", 0 0, L_0x55fb2d09b520;  1 drivers
v0x55fb2cb818b0_0 .net "c_2", 0 0, L_0x55fb2d09b740;  1 drivers
v0x55fb2cb7f040_0 .net "cin", 0 0, L_0x55fb2d09bd10;  1 drivers
v0x55fb2cb7c7d0_0 .net "cout", 0 0, L_0x55fb2d09b820;  1 drivers
v0x55fb2cb776e0_0 .net "h_1_out", 0 0, L_0x55fb2d09b470;  1 drivers
S_0x55fb2c7a1830 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c79efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09b470 .functor XOR 1, L_0x55fb2d09b8b0, L_0x55fb2d09b9e0, C4<0>, C4<0>;
L_0x55fb2d09b520 .functor AND 1, L_0x55fb2d09b8b0, L_0x55fb2d09b9e0, C4<1>, C4<1>;
v0x55fb2c293850_0 .net "S", 0 0, L_0x55fb2d09b470;  alias, 1 drivers
v0x55fb2c25f4d0_0 .net "a", 0 0, L_0x55fb2d09b8b0;  alias, 1 drivers
v0x55fb2c237590_0 .net "b", 0 0, L_0x55fb2d09b9e0;  alias, 1 drivers
v0x55fb2c2f0ca0_0 .net "cout", 0 0, L_0x55fb2d09b520;  alias, 1 drivers
S_0x55fb2c7a40a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c79efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09b5b0 .functor XOR 1, L_0x55fb2d09b470, L_0x55fb2d09bd10, C4<0>, C4<0>;
L_0x55fb2d09b740 .functor AND 1, L_0x55fb2d09b470, L_0x55fb2d09bd10, C4<1>, C4<1>;
v0x55fb2c4e4550_0 .net "S", 0 0, L_0x55fb2d09b5b0;  alias, 1 drivers
v0x55fb2c4b0390_0 .net "a", 0 0, L_0x55fb2d09b470;  alias, 1 drivers
v0x55fb2c49b7d0_0 .net "b", 0 0, L_0x55fb2d09bd10;  alias, 1 drivers
v0x55fb2cb8e2e0_0 .net "cout", 0 0, L_0x55fb2d09b740;  alias, 1 drivers
S_0x55fb2c7a6910 .scope generate, "genblk1[22]" "genblk1[22]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c82e3c0 .param/l "i" 0 2 39, +C4<010110>;
S_0x55fb2c7a9180 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7a6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09c1f0 .functor OR 1, L_0x55fb2d09bef0, L_0x55fb2d09c110, C4<0>, C4<0>;
v0x55fb2c7d44d0_0 .net "S", 0 0, L_0x55fb2d09bf80;  1 drivers
v0x55fb2cb3e290_0 .net "a", 0 0, L_0x55fb2d09c280;  1 drivers
v0x55fb2cb3ba20_0 .net "b", 0 0, L_0x55fb2d09c5c0;  1 drivers
v0x55fb2cb391b0_0 .net "c_1", 0 0, L_0x55fb2d09bef0;  1 drivers
v0x55fb2cb36940_0 .net "c_2", 0 0, L_0x55fb2d09c110;  1 drivers
v0x55fb2cb340d0_0 .net "cin", 0 0, L_0x55fb2d09c6f0;  1 drivers
v0x55fb2cb31860_0 .net "cout", 0 0, L_0x55fb2d09c1f0;  1 drivers
v0x55fb2cb2eff0_0 .net "h_1_out", 0 0, L_0x55fb2d09be40;  1 drivers
S_0x55fb2c7ab9f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7a9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09be40 .functor XOR 1, L_0x55fb2d09c280, L_0x55fb2d09c5c0, C4<0>, C4<0>;
L_0x55fb2d09bef0 .functor AND 1, L_0x55fb2d09c280, L_0x55fb2d09c5c0, C4<1>, C4<1>;
v0x55fb2cb74e70_0 .net "S", 0 0, L_0x55fb2d09be40;  alias, 1 drivers
v0x55fb2cb72600_0 .net "a", 0 0, L_0x55fb2d09c280;  alias, 1 drivers
v0x55fb2cb6fd90_0 .net "b", 0 0, L_0x55fb2d09c5c0;  alias, 1 drivers
v0x55fb2cb6d520_0 .net "cout", 0 0, L_0x55fb2d09bef0;  alias, 1 drivers
S_0x55fb2c7ae260 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7a9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09bf80 .functor XOR 1, L_0x55fb2d09be40, L_0x55fb2d09c6f0, C4<0>, C4<0>;
L_0x55fb2d09c110 .functor AND 1, L_0x55fb2d09be40, L_0x55fb2d09c6f0, C4<1>, C4<1>;
v0x55fb2cb6acb0_0 .net "S", 0 0, L_0x55fb2d09bf80;  alias, 1 drivers
v0x55fb2cb68440_0 .net "a", 0 0, L_0x55fb2d09be40;  alias, 1 drivers
v0x55fb2cb52620_0 .net "b", 0 0, L_0x55fb2d09c6f0;  alias, 1 drivers
v0x55fb2c7e8cc0_0 .net "cout", 0 0, L_0x55fb2d09c110;  alias, 1 drivers
S_0x55fb2c690ad0 .scope generate, "genblk1[23]" "genblk1[23]" 2 39, 2 39 0, S_0x55fb2c6dc110;
 .timescale 0 0;
P_0x55fb2c8211e0 .param/l "i" 0 2 39, +C4<010111>;
S_0x55fb2c794af0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c690ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09cdf0 .functor OR 1, L_0x55fb2d09caf0, L_0x55fb2d09cd10, C4<0>, C4<0>;
v0x55fb2c8e9c40_0 .net "S", 0 0, L_0x55fb2d09cb80;  1 drivers
v0x55fb2c8c1ce0_0 .net "a", 0 0, L_0x55fb2d09ce80;  1 drivers
v0x55fb2c85dd60_0 .net "b", 0 0, L_0x55fb2d09cfb0;  1 drivers
v0x55fb2c8299e0_0 .net "c_1", 0 0, L_0x55fb2d09caf0;  1 drivers
v0x55fb2c801a80_0 .net "c_2", 0 0, L_0x55fb2d09cd10;  1 drivers
v0x55fb2c702cd0_0 .net "cin", 0 0, L_0x55fb2d09d310;  1 drivers
v0x55fb2c6ce950_0 .net "cout", 0 0, L_0x55fb2d09cdf0;  1 drivers
v0x55fb2c6a69f0_0 .net "h_1_out", 0 0, L_0x55fb2d09ca40;  1 drivers
S_0x55fb2c797360 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c794af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09ca40 .functor XOR 1, L_0x55fb2d09ce80, L_0x55fb2d09cfb0, C4<0>, C4<0>;
L_0x55fb2d09caf0 .functor AND 1, L_0x55fb2d09ce80, L_0x55fb2d09cfb0, C4<1>, C4<1>;
v0x55fb2cb2c780_0 .net "S", 0 0, L_0x55fb2d09ca40;  alias, 1 drivers
v0x55fb2cb16960_0 .net "a", 0 0, L_0x55fb2d09ce80;  alias, 1 drivers
v0x55fb2caed980_0 .net "b", 0 0, L_0x55fb2d09cfb0;  alias, 1 drivers
v0x55fb2cac56b0_0 .net "cout", 0 0, L_0x55fb2d09caf0;  alias, 1 drivers
S_0x55fb2c680410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c794af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09cb80 .functor XOR 1, L_0x55fb2d09ca40, L_0x55fb2d09d310, C4<0>, C4<0>;
L_0x55fb2d09cd10 .functor AND 1, L_0x55fb2d09ca40, L_0x55fb2d09d310, C4<1>, C4<1>;
v0x55fb2c9f4180_0 .net "S", 0 0, L_0x55fb2d09cb80;  alias, 1 drivers
v0x55fb2c9bfe00_0 .net "a", 0 0, L_0x55fb2d09ca40;  alias, 1 drivers
v0x55fb2c997ea0_0 .net "b", 0 0, L_0x55fb2d09d310;  alias, 1 drivers
v0x55fb2c91dfc0_0 .net "cout", 0 0, L_0x55fb2d09cd10;  alias, 1 drivers
S_0x55fb2c682c80 .scope module, "S_1" "adder_subtractor_Nbit" 2 238, 2 48 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3debc0 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x7fd0c513d8c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfe85b0 .functor XOR 8, L_0x7fd0c513d8c0, L_0x55fb2cebaa50, C4<00000000>, C4<00000000>;
v0x55fb2cb38e70_0 .net *"_ivl_0", 7 0, L_0x7fd0c513d8c0;  1 drivers
v0x55fb2cb3adc0_0 .net "a", 7 0, L_0x55fb2ceba9b0;  alias, 1 drivers
v0x55fb2cb3b6e0_0 .net "a_or_s", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2cb3d630_0 .net "b", 7 0, L_0x55fb2cebaa50;  alias, 1 drivers
v0x55fb2cb3df50_0 .net "cout", 0 0, L_0x55fb2cfec210;  alias, 1 drivers
v0x55fb2cb09dc0_0 .net "input_b", 7 0, L_0x55fb2cfe85b0;  1 drivers
v0x55fb2cb2ab70_0 .net "out", 7 0, L_0x55fb2cfebde0;  alias, 1 drivers
S_0x55fb2c685ed0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c682c80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5385c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2cb31520_0 .net "S", 7 0, L_0x55fb2cfebde0;  alias, 1 drivers
v0x55fb2cb33470_0 .net "a", 7 0, L_0x55fb2ceba9b0;  alias, 1 drivers
v0x55fb2cb33d90_0 .net "b", 7 0, L_0x55fb2cfe85b0;  alias, 1 drivers
v0x55fb2cb35ce0_0 .net "carin", 7 0, L_0x55fb2cfebc90;  1 drivers
v0x55fb2cb36600_0 .net "cin", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2cb38550_0 .net "cout", 0 0, L_0x55fb2cfec210;  alias, 1 drivers
L_0x55fb2cfe8ac0 .part L_0x55fb2ceba9b0, 1, 1;
L_0x55fb2cfe8bf0 .part L_0x55fb2cfe85b0, 1, 1;
L_0x55fb2cfe8d20 .part L_0x55fb2cfebc90, 0, 1;
L_0x55fb2cfe91b0 .part L_0x55fb2ceba9b0, 2, 1;
L_0x55fb2cfe92e0 .part L_0x55fb2cfe85b0, 2, 1;
L_0x55fb2cfe94a0 .part L_0x55fb2cfebc90, 1, 1;
L_0x55fb2cfe9930 .part L_0x55fb2ceba9b0, 3, 1;
L_0x55fb2cfe9a60 .part L_0x55fb2cfe85b0, 3, 1;
L_0x55fb2cfe9b50 .part L_0x55fb2cfebc90, 2, 1;
L_0x55fb2cfe9fe0 .part L_0x55fb2ceba9b0, 4, 1;
L_0x55fb2cfea110 .part L_0x55fb2cfe85b0, 4, 1;
L_0x55fb2cfea240 .part L_0x55fb2cfebc90, 3, 1;
L_0x55fb2cfea730 .part L_0x55fb2ceba9b0, 5, 1;
L_0x55fb2cfea860 .part L_0x55fb2cfe85b0, 5, 1;
L_0x55fb2cfea990 .part L_0x55fb2cfebc90, 4, 1;
L_0x55fb2cfeadb0 .part L_0x55fb2ceba9b0, 6, 1;
L_0x55fb2cfeaf70 .part L_0x55fb2cfe85b0, 6, 1;
L_0x55fb2cfeb0a0 .part L_0x55fb2cfebc90, 5, 1;
L_0x55fb2cfeb4b0 .part L_0x55fb2ceba9b0, 7, 1;
L_0x55fb2cfeb5e0 .part L_0x55fb2cfe85b0, 7, 1;
L_0x55fb2cfeb140 .part L_0x55fb2cfebc90, 6, 1;
L_0x55fb2cfebb60 .part L_0x55fb2ceba9b0, 0, 1;
L_0x55fb2cfeb710 .part L_0x55fb2cfe85b0, 0, 1;
LS_0x55fb2cfebde0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfeb930, L_0x55fb2cfe8840, L_0x55fb2cfe8f30, L_0x55fb2cfe96b0;
LS_0x55fb2cfebde0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfe9d60, L_0x55fb2cfea550, L_0x55fb2cfeab30, L_0x55fb2cfeb2c0;
L_0x55fb2cfebde0 .concat8 [ 4 4 0 0], LS_0x55fb2cfebde0_0_0, LS_0x55fb2cfebde0_0_4;
LS_0x55fb2cfebc90_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfebaf0, L_0x55fb2cfe8a50, L_0x55fb2cfe9140, L_0x55fb2cfe98c0;
LS_0x55fb2cfebc90_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfe9f70, L_0x55fb2cfea6c0, L_0x55fb2cfead40, L_0x55fb2cfeb440;
L_0x55fb2cfebc90 .concat8 [ 4 4 0 0], LS_0x55fb2cfebc90_0_0, LS_0x55fb2cfebc90_0_4;
L_0x55fb2cfec210 .part L_0x55fb2cfebc90, 7, 1;
S_0x55fb2c68b250 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c685ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfebaf0 .functor OR 1, L_0x55fb2cfeb8c0, L_0x55fb2cfeba80, C4<0>, C4<0>;
v0x55fb2cabc330_0 .net "S", 0 0, L_0x55fb2cfeb930;  1 drivers
v0x55fb2cabcc50_0 .net "a", 0 0, L_0x55fb2cfebb60;  1 drivers
v0x55fb2cabeba0_0 .net "b", 0 0, L_0x55fb2cfeb710;  1 drivers
v0x55fb2cabf4c0_0 .net "c_1", 0 0, L_0x55fb2cfeb8c0;  1 drivers
v0x55fb2cac1410_0 .net "c_2", 0 0, L_0x55fb2cfeba80;  1 drivers
v0x55fb2cac1d30_0 .net "cin", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2cac3c80_0 .net "cout", 0 0, L_0x55fb2cfebaf0;  1 drivers
v0x55fb2cac45a0_0 .net "h_1_out", 0 0, L_0x55fb2cfeb850;  1 drivers
S_0x55fb2c68dac0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c68b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfeb850 .functor XOR 1, L_0x55fb2cfebb60, L_0x55fb2cfeb710, C4<0>, C4<0>;
L_0x55fb2cfeb8c0 .functor AND 1, L_0x55fb2cfebb60, L_0x55fb2cfeb710, C4<1>, C4<1>;
v0x55fb2caaf3d0_0 .net "S", 0 0, L_0x55fb2cfeb850;  alias, 1 drivers
v0x55fb2b6207d0_0 .net "a", 0 0, L_0x55fb2cfebb60;  alias, 1 drivers
v0x55fb2cab4ea0_0 .net "b", 0 0, L_0x55fb2cfeb710;  alias, 1 drivers
v0x55fb2cab5030_0 .net "cout", 0 0, L_0x55fb2cfeb8c0;  alias, 1 drivers
S_0x55fb2c792280 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c68b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfeb930 .functor XOR 1, L_0x55fb2cfeb850, L_0x7fd0c513a278, C4<0>, C4<0>;
L_0x55fb2cfeba80 .functor AND 1, L_0x55fb2cfeb850, L_0x7fd0c513a278, C4<1>, C4<1>;
v0x55fb2cab7250_0 .net "S", 0 0, L_0x55fb2cfeb930;  alias, 1 drivers
v0x55fb2cab7b70_0 .net "a", 0 0, L_0x55fb2cfeb850;  alias, 1 drivers
v0x55fb2cab9ac0_0 .net "b", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2caba3e0_0 .net "cout", 0 0, L_0x55fb2cfeba80;  alias, 1 drivers
S_0x55fb2c780770 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2cabc3f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c782fe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c780770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe8a50 .functor OR 1, L_0x55fb2cfe8780, L_0x55fb2cfe8990, C4<0>, C4<0>;
v0x55fb2cad06b0_0 .net "S", 0 0, L_0x55fb2cfe8840;  1 drivers
v0x55fb2cad0fd0_0 .net "a", 0 0, L_0x55fb2cfe8ac0;  1 drivers
v0x55fb2cad2f20_0 .net "b", 0 0, L_0x55fb2cfe8bf0;  1 drivers
v0x55fb2cad3840_0 .net "c_1", 0 0, L_0x55fb2cfe8780;  1 drivers
v0x55fb2cad5790_0 .net "c_2", 0 0, L_0x55fb2cfe8990;  1 drivers
v0x55fb2cad60b0_0 .net "cin", 0 0, L_0x55fb2cfe8d20;  1 drivers
v0x55fb2cad8000_0 .net "cout", 0 0, L_0x55fb2cfe8a50;  1 drivers
v0x55fb2cad8920_0 .net "h_1_out", 0 0, L_0x55fb2cfe8670;  1 drivers
S_0x55fb2c785850 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c782fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe8670 .functor XOR 1, L_0x55fb2cfe8ac0, L_0x55fb2cfe8bf0, C4<0>, C4<0>;
L_0x55fb2cfe8780 .functor AND 1, L_0x55fb2cfe8ac0, L_0x55fb2cfe8bf0, C4<1>, C4<1>;
v0x55fb2cac64f0_0 .net "S", 0 0, L_0x55fb2cfe8670;  alias, 1 drivers
v0x55fb2cac6e10_0 .net "a", 0 0, L_0x55fb2cfe8ac0;  alias, 1 drivers
v0x55fb2cac8d60_0 .net "b", 0 0, L_0x55fb2cfe8bf0;  alias, 1 drivers
v0x55fb2cac9680_0 .net "cout", 0 0, L_0x55fb2cfe8780;  alias, 1 drivers
S_0x55fb2c7880c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c782fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe8840 .functor XOR 1, L_0x55fb2cfe8670, L_0x55fb2cfe8d20, C4<0>, C4<0>;
L_0x55fb2cfe8990 .functor AND 1, L_0x55fb2cfe8670, L_0x55fb2cfe8d20, C4<1>, C4<1>;
v0x55fb2cacb5d0_0 .net "S", 0 0, L_0x55fb2cfe8840;  alias, 1 drivers
v0x55fb2cacbef0_0 .net "a", 0 0, L_0x55fb2cfe8670;  alias, 1 drivers
v0x55fb2cacde40_0 .net "b", 0 0, L_0x55fb2cfe8d20;  alias, 1 drivers
v0x55fb2cace760_0 .net "cout", 0 0, L_0x55fb2cfe8990;  alias, 1 drivers
S_0x55fb2c78a930 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2cacb690 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c78d1a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c78a930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe9140 .functor OR 1, L_0x55fb2cfe8ec0, L_0x55fb2cfe9080, C4<0>, C4<0>;
v0x55fb2cac2cd0_0 .net "S", 0 0, L_0x55fb2cfe8f30;  1 drivers
v0x55fb2caca620_0 .net "a", 0 0, L_0x55fb2cfe91b0;  1 drivers
v0x55fb2cacce90_0 .net "b", 0 0, L_0x55fb2cfe92e0;  1 drivers
v0x55fb2cacf700_0 .net "c_1", 0 0, L_0x55fb2cfe8ec0;  1 drivers
v0x55fb2cad1f70_0 .net "c_2", 0 0, L_0x55fb2cfe9080;  1 drivers
v0x55fb2cad47e0_0 .net "cin", 0 0, L_0x55fb2cfe94a0;  1 drivers
v0x55fb2cad7050_0 .net "cout", 0 0, L_0x55fb2cfe9140;  1 drivers
v0x55fb2cb02b40_0 .net "h_1_out", 0 0, L_0x55fb2cfe8e50;  1 drivers
S_0x55fb2c78fa10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c78d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe8e50 .functor XOR 1, L_0x55fb2cfe91b0, L_0x55fb2cfe92e0, C4<0>, C4<0>;
L_0x55fb2cfe8ec0 .functor AND 1, L_0x55fb2cfe91b0, L_0x55fb2cfe92e0, C4<1>, C4<1>;
v0x55fb2cab8b10_0 .net "S", 0 0, L_0x55fb2cfe8e50;  alias, 1 drivers
v0x55fb2cad98c0_0 .net "a", 0 0, L_0x55fb2cfe91b0;  alias, 1 drivers
v0x55fb2cadbf10_0 .net "b", 0 0, L_0x55fb2cfe92e0;  alias, 1 drivers
v0x55fb2cadc300_0 .net "cout", 0 0, L_0x55fb2cfe8ec0;  alias, 1 drivers
S_0x55fb2c777830 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c78d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe8f30 .functor XOR 1, L_0x55fb2cfe8e50, L_0x55fb2cfe94a0, C4<0>, C4<0>;
L_0x55fb2cfe9080 .functor AND 1, L_0x55fb2cfe8e50, L_0x55fb2cfe94a0, C4<1>, C4<1>;
v0x55fb2cabb380_0 .net "S", 0 0, L_0x55fb2cfe8f30;  alias, 1 drivers
v0x55fb2cabdbf0_0 .net "a", 0 0, L_0x55fb2cfe8e50;  alias, 1 drivers
v0x55fb2cab61e0_0 .net "b", 0 0, L_0x55fb2cfe94a0;  alias, 1 drivers
v0x55fb2cac0460_0 .net "cout", 0 0, L_0x55fb2cfe9080;  alias, 1 drivers
S_0x55fb2c760400 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2cabdcb0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c762c70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c760400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe98c0 .functor OR 1, L_0x55fb2cfe9640, L_0x55fb2cfe9800, C4<0>, C4<0>;
v0x55fb2cae6e70_0 .net "S", 0 0, L_0x55fb2cfe96b0;  1 drivers
v0x55fb2cae7790_0 .net "a", 0 0, L_0x55fb2cfe9930;  1 drivers
v0x55fb2cae96e0_0 .net "b", 0 0, L_0x55fb2cfe9a60;  1 drivers
v0x55fb2caea000_0 .net "c_1", 0 0, L_0x55fb2cfe9640;  1 drivers
v0x55fb2caebf50_0 .net "c_2", 0 0, L_0x55fb2cfe9800;  1 drivers
v0x55fb2caec870_0 .net "cin", 0 0, L_0x55fb2cfe9b50;  1 drivers
v0x55fb2caee7c0_0 .net "cout", 0 0, L_0x55fb2cfe98c0;  1 drivers
v0x55fb2caef0e0_0 .net "h_1_out", 0 0, L_0x55fb2cfe95d0;  1 drivers
S_0x55fb2c76ae00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c762c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe95d0 .functor XOR 1, L_0x55fb2cfe9930, L_0x55fb2cfe9a60, C4<0>, C4<0>;
L_0x55fb2cfe9640 .functor AND 1, L_0x55fb2cfe9930, L_0x55fb2cfe9a60, C4<1>, C4<1>;
v0x55fb2cb03460_0 .net "S", 0 0, L_0x55fb2cfe95d0;  alias, 1 drivers
v0x55fb2cadd060_0 .net "a", 0 0, L_0x55fb2cfe9930;  alias, 1 drivers
v0x55fb2cadf520_0 .net "b", 0 0, L_0x55fb2cfe9a60;  alias, 1 drivers
v0x55fb2cadfe40_0 .net "cout", 0 0, L_0x55fb2cfe9640;  alias, 1 drivers
S_0x55fb2c76d670 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c762c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe96b0 .functor XOR 1, L_0x55fb2cfe95d0, L_0x55fb2cfe9b50, C4<0>, C4<0>;
L_0x55fb2cfe9800 .functor AND 1, L_0x55fb2cfe95d0, L_0x55fb2cfe9b50, C4<1>, C4<1>;
v0x55fb2cae1d90_0 .net "S", 0 0, L_0x55fb2cfe96b0;  alias, 1 drivers
v0x55fb2cae26b0_0 .net "a", 0 0, L_0x55fb2cfe95d0;  alias, 1 drivers
v0x55fb2cae4600_0 .net "b", 0 0, L_0x55fb2cfe9b50;  alias, 1 drivers
v0x55fb2cae4f20_0 .net "cout", 0 0, L_0x55fb2cfe9800;  alias, 1 drivers
S_0x55fb2c76fee0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2cae6f30 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c772750 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c76fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe9f70 .functor OR 1, L_0x55fb2cfe9cf0, L_0x55fb2cfe9eb0, C4<0>, C4<0>;
v0x55fb2cafb1f0_0 .net "S", 0 0, L_0x55fb2cfe9d60;  1 drivers
v0x55fb2cafbb10_0 .net "a", 0 0, L_0x55fb2cfe9fe0;  1 drivers
v0x55fb2cafda60_0 .net "b", 0 0, L_0x55fb2cfea110;  1 drivers
v0x55fb2cafe380_0 .net "c_1", 0 0, L_0x55fb2cfe9cf0;  1 drivers
v0x55fb2cb002d0_0 .net "c_2", 0 0, L_0x55fb2cfe9eb0;  1 drivers
v0x55fb2cb00bf0_0 .net "cin", 0 0, L_0x55fb2cfea240;  1 drivers
v0x55fb2cae0de0_0 .net "cout", 0 0, L_0x55fb2cfe9f70;  1 drivers
v0x55fb2cb01b90_0 .net "h_1_out", 0 0, L_0x55fb2cfe9c80;  1 drivers
S_0x55fb2c774fc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c772750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe9c80 .functor XOR 1, L_0x55fb2cfe9fe0, L_0x55fb2cfea110, C4<0>, C4<0>;
L_0x55fb2cfe9cf0 .functor AND 1, L_0x55fb2cfe9fe0, L_0x55fb2cfea110, C4<1>, C4<1>;
v0x55fb2caf1030_0 .net "S", 0 0, L_0x55fb2cfe9c80;  alias, 1 drivers
v0x55fb2caf1950_0 .net "a", 0 0, L_0x55fb2cfe9fe0;  alias, 1 drivers
v0x55fb2caf38a0_0 .net "b", 0 0, L_0x55fb2cfea110;  alias, 1 drivers
v0x55fb2caf41c0_0 .net "cout", 0 0, L_0x55fb2cfe9cf0;  alias, 1 drivers
S_0x55fb2c75db90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c772750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe9d60 .functor XOR 1, L_0x55fb2cfe9c80, L_0x55fb2cfea240, C4<0>, C4<0>;
L_0x55fb2cfe9eb0 .functor AND 1, L_0x55fb2cfe9c80, L_0x55fb2cfea240, C4<1>, C4<1>;
v0x55fb2caf6110_0 .net "S", 0 0, L_0x55fb2cfe9d60;  alias, 1 drivers
v0x55fb2caf6a30_0 .net "a", 0 0, L_0x55fb2cfe9c80;  alias, 1 drivers
v0x55fb2caf8980_0 .net "b", 0 0, L_0x55fb2cfea240;  alias, 1 drivers
v0x55fb2caf92a0_0 .net "cout", 0 0, L_0x55fb2cfe9eb0;  alias, 1 drivers
S_0x55fb2c43fb20 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2caf61d0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c4485c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c43fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfea6c0 .functor OR 1, L_0x55fb2cfea4e0, L_0x55fb2cfea650, C4<0>, C4<0>;
v0x55fb2caf5160_0 .net "S", 0 0, L_0x55fb2cfea550;  1 drivers
v0x55fb2cafa240_0 .net "a", 0 0, L_0x55fb2cfea730;  1 drivers
v0x55fb2cafcab0_0 .net "b", 0 0, L_0x55fb2cfea860;  1 drivers
v0x55fb2caff320_0 .net "c_1", 0 0, L_0x55fb2cfea4e0;  1 drivers
v0x55fb2cb3fea0_0 .net "c_2", 0 0, L_0x55fb2cfea650;  1 drivers
v0x55fb2cb407c0_0 .net "cin", 0 0, L_0x55fb2cfea990;  1 drivers
v0x55fb2cb05fe0_0 .net "cout", 0 0, L_0x55fb2cfea6c0;  1 drivers
v0x55fb2cb08500_0 .net "h_1_out", 0 0, L_0x55fb2cfea470;  1 drivers
S_0x55fb2c44ae30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4485c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfea470 .functor XOR 1, L_0x55fb2cfea730, L_0x55fb2cfea860, C4<0>, C4<0>;
L_0x55fb2cfea4e0 .functor AND 1, L_0x55fb2cfea730, L_0x55fb2cfea860, C4<1>, C4<1>;
v0x55fb2cb041e0_0 .net "S", 0 0, L_0x55fb2cfea470;  alias, 1 drivers
v0x55fb2cb045d0_0 .net "a", 0 0, L_0x55fb2cfea730;  alias, 1 drivers
v0x55fb2cae3650_0 .net "b", 0 0, L_0x55fb2cfea860;  alias, 1 drivers
v0x55fb2cae5ec0_0 .net "cout", 0 0, L_0x55fb2cfea4e0;  alias, 1 drivers
S_0x55fb2c44ded0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4485c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfea550 .functor XOR 1, L_0x55fb2cfea470, L_0x55fb2cfea990, C4<0>, C4<0>;
L_0x55fb2cfea650 .functor AND 1, L_0x55fb2cfea470, L_0x55fb2cfea990, C4<1>, C4<1>;
v0x55fb2cade5a0_0 .net "S", 0 0, L_0x55fb2cfea550;  alias, 1 drivers
v0x55fb2cae8730_0 .net "a", 0 0, L_0x55fb2cfea470;  alias, 1 drivers
v0x55fb2caeafa0_0 .net "b", 0 0, L_0x55fb2cfea990;  alias, 1 drivers
v0x55fb2caf0080_0 .net "cout", 0 0, L_0x55fb2cfea650;  alias, 1 drivers
S_0x55fb2c756240 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2cae87f0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c758ab0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c756240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfead40 .functor OR 1, L_0x55fb2cfeaac0, L_0x55fb2cfeac80, C4<0>, C4<0>;
v0x55fb2cb12fe0_0 .net "S", 0 0, L_0x55fb2cfeab30;  1 drivers
v0x55fb2cb14f30_0 .net "a", 0 0, L_0x55fb2cfeadb0;  1 drivers
v0x55fb2cb15850_0 .net "b", 0 0, L_0x55fb2cfeaf70;  1 drivers
v0x55fb2cb177a0_0 .net "c_1", 0 0, L_0x55fb2cfeaac0;  1 drivers
v0x55fb2cb180c0_0 .net "c_2", 0 0, L_0x55fb2cfeac80;  1 drivers
v0x55fb2cb1a010_0 .net "cin", 0 0, L_0x55fb2cfeb0a0;  1 drivers
v0x55fb2cb1a930_0 .net "cout", 0 0, L_0x55fb2cfead40;  1 drivers
v0x55fb2cb1c880_0 .net "h_1_out", 0 0, L_0x55fb2cfea400;  1 drivers
S_0x55fb2c75b320 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c758ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfea400 .functor XOR 1, L_0x55fb2cfeadb0, L_0x55fb2cfeaf70, C4<0>, C4<0>;
L_0x55fb2cfeaac0 .functor AND 1, L_0x55fb2cfeadb0, L_0x55fb2cfeaf70, C4<1>, C4<1>;
v0x55fb2cb08e20_0 .net "S", 0 0, L_0x55fb2cfea400;  alias, 1 drivers
v0x55fb2cb0ad70_0 .net "a", 0 0, L_0x55fb2cfeadb0;  alias, 1 drivers
v0x55fb2cb0b690_0 .net "b", 0 0, L_0x55fb2cfeaf70;  alias, 1 drivers
v0x55fb2cb0d5e0_0 .net "cout", 0 0, L_0x55fb2cfeaac0;  alias, 1 drivers
S_0x55fb2c419b50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c758ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfeab30 .functor XOR 1, L_0x55fb2cfea400, L_0x55fb2cfeb0a0, C4<0>, C4<0>;
L_0x55fb2cfeac80 .functor AND 1, L_0x55fb2cfea400, L_0x55fb2cfeb0a0, C4<1>, C4<1>;
v0x55fb2cb0df00_0 .net "S", 0 0, L_0x55fb2cfeab30;  alias, 1 drivers
v0x55fb2cb0fe50_0 .net "a", 0 0, L_0x55fb2cfea400;  alias, 1 drivers
v0x55fb2cb10770_0 .net "b", 0 0, L_0x55fb2cfeb0a0;  alias, 1 drivers
v0x55fb2cb126c0_0 .net "cout", 0 0, L_0x55fb2cfeac80;  alias, 1 drivers
S_0x55fb2c3e3840 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c685ed0;
 .timescale 0 0;
P_0x55fb2cb0ff10 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c3ec2e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3e3840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfeb440 .functor OR 1, L_0x55fb2cfeb250, L_0x55fb2cfeb380, C4<0>, C4<0>;
v0x55fb2cb27360_0 .net "S", 0 0, L_0x55fb2cfeb2c0;  1 drivers
v0x55fb2cb292b0_0 .net "a", 0 0, L_0x55fb2cfeb4b0;  1 drivers
v0x55fb2cb29bd0_0 .net "b", 0 0, L_0x55fb2cfeb5e0;  1 drivers
v0x55fb2cb2bb20_0 .net "c_1", 0 0, L_0x55fb2cfeb250;  1 drivers
v0x55fb2cb2c440_0 .net "c_2", 0 0, L_0x55fb2cfeb380;  1 drivers
v0x55fb2cb2e390_0 .net "cin", 0 0, L_0x55fb2cfeb140;  1 drivers
v0x55fb2cb2ecb0_0 .net "cout", 0 0, L_0x55fb2cfeb440;  1 drivers
v0x55fb2cb30c00_0 .net "h_1_out", 0 0, L_0x55fb2cfeb1e0;  1 drivers
S_0x55fb2c3eeb50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3ec2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfeb1e0 .functor XOR 1, L_0x55fb2cfeb4b0, L_0x55fb2cfeb5e0, C4<0>, C4<0>;
L_0x55fb2cfeb250 .functor AND 1, L_0x55fb2cfeb4b0, L_0x55fb2cfeb5e0, C4<1>, C4<1>;
v0x55fb2cb1d1a0_0 .net "S", 0 0, L_0x55fb2cfeb1e0;  alias, 1 drivers
v0x55fb2cb1f0f0_0 .net "a", 0 0, L_0x55fb2cfeb4b0;  alias, 1 drivers
v0x55fb2cb1fa10_0 .net "b", 0 0, L_0x55fb2cfeb5e0;  alias, 1 drivers
v0x55fb2cb21960_0 .net "cout", 0 0, L_0x55fb2cfeb250;  alias, 1 drivers
S_0x55fb2c3f1bf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3ec2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfeb2c0 .functor XOR 1, L_0x55fb2cfeb1e0, L_0x55fb2cfeb140, C4<0>, C4<0>;
L_0x55fb2cfeb380 .functor AND 1, L_0x55fb2cfeb1e0, L_0x55fb2cfeb140, C4<1>, C4<1>;
v0x55fb2cb22280_0 .net "S", 0 0, L_0x55fb2cfeb2c0;  alias, 1 drivers
v0x55fb2cb241d0_0 .net "a", 0 0, L_0x55fb2cfeb1e0;  alias, 1 drivers
v0x55fb2cb24af0_0 .net "b", 0 0, L_0x55fb2cfeb140;  alias, 1 drivers
v0x55fb2cb26a40_0 .net "cout", 0 0, L_0x55fb2cfeb380;  alias, 1 drivers
S_0x55fb2c40b7a0 .scope module, "S_2" "adder_subtractor_Nbit" 2 239, 2 48 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb33e50 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x7fd0c513d908 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfebf10 .functor XOR 8, L_0x7fd0c513d908, L_0x55fb2cebac90, C4<00000000>, C4<00000000>;
v0x55fb2cb59e00_0 .net *"_ivl_0", 7 0, L_0x7fd0c513d908;  1 drivers
v0x55fb2cb5c670_0 .net "a", 7 0, L_0x55fb2cebab60;  alias, 1 drivers
v0x55fb2cb5eee0_0 .net "a_or_s", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2cb61750_0 .net "b", 7 0, L_0x55fb2cebac90;  alias, 1 drivers
v0x55fb2cb63fc0_0 .net "cout", 0 0, L_0x55fb2cff0220;  alias, 1 drivers
v0x55fb2c49c610_0 .net "input_b", 7 0, L_0x55fb2cfebf10;  1 drivers
v0x55fb2c49cf30_0 .net "out", 7 0, L_0x55fb2cfefce0;  alias, 1 drivers
S_0x55fb2c414240 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c40b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c88a160 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2cb4ab60_0 .net "S", 7 0, L_0x55fb2cfefce0;  alias, 1 drivers
v0x55fb2cb437d0_0 .net "a", 7 0, L_0x55fb2cebab60;  alias, 1 drivers
v0x55fb2cb4d3d0_0 .net "b", 7 0, L_0x55fb2cfebf10;  alias, 1 drivers
v0x55fb2cb4fc40_0 .net "carin", 7 0, L_0x55fb2cfefb90;  1 drivers
v0x55fb2cb54d20_0 .net "cin", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2cb57590_0 .net "cout", 0 0, L_0x55fb2cff0220;  alias, 1 drivers
L_0x55fb2cfec750 .part L_0x55fb2cebab60, 1, 1;
L_0x55fb2cfec880 .part L_0x55fb2cfebf10, 1, 1;
L_0x55fb2cfec9b0 .part L_0x55fb2cfefb90, 0, 1;
L_0x55fb2cfece40 .part L_0x55fb2cebab60, 2, 1;
L_0x55fb2cfecf70 .part L_0x55fb2cfebf10, 2, 1;
L_0x55fb2cfed130 .part L_0x55fb2cfefb90, 1, 1;
L_0x55fb2cfed610 .part L_0x55fb2cebab60, 3, 1;
L_0x55fb2cfed850 .part L_0x55fb2cfebf10, 3, 1;
L_0x55fb2cfed940 .part L_0x55fb2cfefb90, 2, 1;
L_0x55fb2cfeddd0 .part L_0x55fb2cebab60, 4, 1;
L_0x55fb2cfedf00 .part L_0x55fb2cfebf10, 4, 1;
L_0x55fb2cfee030 .part L_0x55fb2cfefb90, 3, 1;
L_0x55fb2cfee520 .part L_0x55fb2cebab60, 5, 1;
L_0x55fb2cfee650 .part L_0x55fb2cfebf10, 5, 1;
L_0x55fb2cfee780 .part L_0x55fb2cfefb90, 4, 1;
L_0x55fb2cfeeba0 .part L_0x55fb2cebab60, 6, 1;
L_0x55fb2cfeed60 .part L_0x55fb2cfebf10, 6, 1;
L_0x55fb2cfeefa0 .part L_0x55fb2cfefb90, 5, 1;
L_0x55fb2cfef3b0 .part L_0x55fb2cebab60, 7, 1;
L_0x55fb2cfef4e0 .part L_0x55fb2cfebf10, 7, 1;
L_0x55fb2cfef040 .part L_0x55fb2cfefb90, 6, 1;
L_0x55fb2cfefa60 .part L_0x55fb2cebab60, 0, 1;
L_0x55fb2cfef610 .part L_0x55fb2cfebf10, 0, 1;
LS_0x55fb2cfefce0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfef830, L_0x55fb2cfec560, L_0x55fb2cfecbc0, L_0x55fb2cfed390;
LS_0x55fb2cfefce0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfedb50, L_0x55fb2cfee340, L_0x55fb2cfee920, L_0x55fb2cfef1c0;
L_0x55fb2cfefce0 .concat8 [ 4 4 0 0], LS_0x55fb2cfefce0_0_0, LS_0x55fb2cfefce0_0_4;
LS_0x55fb2cfefb90_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfef9f0, L_0x55fb2cfec6e0, L_0x55fb2cfecdd0, L_0x55fb2cfed5a0;
LS_0x55fb2cfefb90_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfedd60, L_0x55fb2cfee4b0, L_0x55fb2cfeeb30, L_0x55fb2cfef340;
L_0x55fb2cfefb90 .concat8 [ 4 4 0 0], LS_0x55fb2cfefb90_0_0, LS_0x55fb2cfefb90_0_4;
L_0x55fb2cff0220 .part L_0x55fb2cfefb90, 7, 1;
S_0x55fb2c416ab0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c414240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfef9f0 .functor OR 1, L_0x55fb2cfef7c0, L_0x55fb2cfef980, C4<0>, C4<0>;
v0x55fb2cb1b8d0_0 .net "S", 0 0, L_0x55fb2cfef830;  1 drivers
v0x55fb2cb1e140_0 .net "a", 0 0, L_0x55fb2cfefa60;  1 drivers
v0x55fb2cb209b0_0 .net "b", 0 0, L_0x55fb2cfef610;  1 drivers
v0x55fb2cb23220_0 .net "c_1", 0 0, L_0x55fb2cfef7c0;  1 drivers
v0x55fb2cb25a90_0 .net "c_2", 0 0, L_0x55fb2cfef980;  1 drivers
v0x55fb2cb28300_0 .net "cin", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2c7d5310_0 .net "cout", 0 0, L_0x55fb2cfef9f0;  1 drivers
v0x55fb2c7d5c30_0 .net "h_1_out", 0 0, L_0x55fb2cfef750;  1 drivers
S_0x55fb2c4866b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c416ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfef750 .functor XOR 1, L_0x55fb2cfefa60, L_0x55fb2cfef610, C4<0>, C4<0>;
L_0x55fb2cfef7c0 .functor AND 1, L_0x55fb2cfefa60, L_0x55fb2cfef610, C4<1>, C4<1>;
v0x55fb2cb415d0_0 .net "S", 0 0, L_0x55fb2cfef750;  alias, 1 drivers
v0x55fb2cb41ac0_0 .net "a", 0 0, L_0x55fb2cfefa60;  alias, 1 drivers
v0x55fb2cb0c630_0 .net "b", 0 0, L_0x55fb2cfef610;  alias, 1 drivers
v0x55fb2cb0eea0_0 .net "cout", 0 0, L_0x55fb2cfef7c0;  alias, 1 drivers
S_0x55fb2c46ef30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c416ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfef830 .functor XOR 1, L_0x55fb2cfef750, L_0x7fd0c513a278, C4<0>, C4<0>;
L_0x55fb2cfef980 .functor AND 1, L_0x55fb2cfef750, L_0x7fd0c513a278, C4<1>, C4<1>;
v0x55fb2cb07520_0 .net "S", 0 0, L_0x55fb2cfef830;  alias, 1 drivers
v0x55fb2cb11710_0 .net "a", 0 0, L_0x55fb2cfef750;  alias, 1 drivers
v0x55fb2cb13f80_0 .net "b", 0 0, L_0x7fd0c513a278;  alias, 1 drivers
v0x55fb2cb19060_0 .net "cout", 0 0, L_0x55fb2cfef980;  alias, 1 drivers
S_0x55fb2c4717a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2cb117d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c479c80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4717a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfec6e0 .functor OR 1, L_0x55fb2cfec4a0, L_0x55fb2cfec620, C4<0>, C4<0>;
v0x55fb2c7ce2e0_0 .net "S", 0 0, L_0x55fb2cfec560;  1 drivers
v0x55fb2c7d0230_0 .net "a", 0 0, L_0x55fb2cfec750;  1 drivers
v0x55fb2c7d0b50_0 .net "b", 0 0, L_0x55fb2cfec880;  1 drivers
v0x55fb2c7d2aa0_0 .net "c_1", 0 0, L_0x55fb2cfec4a0;  1 drivers
v0x55fb2c7d33c0_0 .net "c_2", 0 0, L_0x55fb2cfec620;  1 drivers
v0x55fb2c7c7930_0 .net "cin", 0 0, L_0x55fb2cfec9b0;  1 drivers
v0x55fb2c7ca1a0_0 .net "cout", 0 0, L_0x55fb2cfec6e0;  1 drivers
v0x55fb2c7cca10_0 .net "h_1_out", 0 0, L_0x55fb2cfec390;  1 drivers
S_0x55fb2c47c4f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c479c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfec390 .functor XOR 1, L_0x55fb2cfec750, L_0x55fb2cfec880, C4<0>, C4<0>;
L_0x55fb2cfec4a0 .functor AND 1, L_0x55fb2cfec750, L_0x55fb2cfec880, C4<1>, C4<1>;
v0x55fb2c7c3d30_0 .net "S", 0 0, L_0x55fb2cfec390;  alias, 1 drivers
v0x55fb2c7c6070_0 .net "a", 0 0, L_0x55fb2cfec750;  alias, 1 drivers
v0x55fb2c7c6990_0 .net "b", 0 0, L_0x55fb2cfec880;  alias, 1 drivers
v0x55fb2c7c88e0_0 .net "cout", 0 0, L_0x55fb2cfec4a0;  alias, 1 drivers
S_0x55fb2c47ed60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c479c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfec560 .functor XOR 1, L_0x55fb2cfec390, L_0x55fb2cfec9b0, C4<0>, C4<0>;
L_0x55fb2cfec620 .functor AND 1, L_0x55fb2cfec390, L_0x55fb2cfec9b0, C4<1>, C4<1>;
v0x55fb2c7c9200_0 .net "S", 0 0, L_0x55fb2cfec560;  alias, 1 drivers
v0x55fb2c7cb150_0 .net "a", 0 0, L_0x55fb2cfec390;  alias, 1 drivers
v0x55fb2c7cba70_0 .net "b", 0 0, L_0x55fb2cfec9b0;  alias, 1 drivers
v0x55fb2c7cd9c0_0 .net "cout", 0 0, L_0x55fb2cfec620;  alias, 1 drivers
S_0x55fb2c4815d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2c7c92c0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c483e40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4815d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfecdd0 .functor OR 1, L_0x55fb2cfecb50, L_0x55fb2cfecd10, C4<0>, C4<0>;
v0x55fb2c7d8850_0 .net "S", 0 0, L_0x55fb2cfecbc0;  1 drivers
v0x55fb2c7da860_0 .net "a", 0 0, L_0x55fb2cfece40;  1 drivers
v0x55fb2c7db180_0 .net "b", 0 0, L_0x55fb2cfecf70;  1 drivers
v0x55fb2c7dd0d0_0 .net "c_1", 0 0, L_0x55fb2cfecb50;  1 drivers
v0x55fb2c7dd9f0_0 .net "c_2", 0 0, L_0x55fb2cfecd10;  1 drivers
v0x55fb2c7df940_0 .net "cin", 0 0, L_0x55fb2cfed130;  1 drivers
v0x55fb2c7e0260_0 .net "cout", 0 0, L_0x55fb2cfecdd0;  1 drivers
v0x55fb2c7e21b0_0 .net "h_1_out", 0 0, L_0x55fb2cfecae0;  1 drivers
S_0x55fb2c46c6c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c483e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfecae0 .functor XOR 1, L_0x55fb2cfece40, L_0x55fb2cfecf70, C4<0>, C4<0>;
L_0x55fb2cfecb50 .functor AND 1, L_0x55fb2cfece40, L_0x55fb2cfecf70, C4<1>, C4<1>;
v0x55fb2c7c5270_0 .net "S", 0 0, L_0x55fb2cfecae0;  alias, 1 drivers
v0x55fb2c7d1af0_0 .net "a", 0 0, L_0x55fb2cfece40;  alias, 1 drivers
v0x55fb2c7d6a40_0 .net "b", 0 0, L_0x55fb2cfecf70;  alias, 1 drivers
v0x55fb2c7d6dc0_0 .net "cout", 0 0, L_0x55fb2cfecb50;  alias, 1 drivers
S_0x55fb2c453250 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c483e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfecbc0 .functor XOR 1, L_0x55fb2cfecae0, L_0x55fb2cfed130, C4<0>, C4<0>;
L_0x55fb2cfecd10 .functor AND 1, L_0x55fb2cfecae0, L_0x55fb2cfed130, C4<1>, C4<1>;
v0x55fb2c7d70a0_0 .net "S", 0 0, L_0x55fb2cfecbc0;  alias, 1 drivers
v0x55fb2c7e9b00_0 .net "a", 0 0, L_0x55fb2cfecae0;  alias, 1 drivers
v0x55fb2c7ea420_0 .net "b", 0 0, L_0x55fb2cfed130;  alias, 1 drivers
v0x55fb2c7d80c0_0 .net "cout", 0 0, L_0x55fb2cfecd10;  alias, 1 drivers
S_0x55fb2c455ac0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2c7e9bc0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c458ad0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c455ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfed5a0 .functor OR 1, L_0x55fb2cfed2d0, L_0x55fb2cfed4e0, C4<0>, C4<0>;
v0x55fb2c7d9880_0 .net "S", 0 0, L_0x55fb2cfed390;  1 drivers
v0x55fb2c7e3a70_0 .net "a", 0 0, L_0x55fb2cfed610;  1 drivers
v0x55fb2c7e62e0_0 .net "b", 0 0, L_0x55fb2cfed850;  1 drivers
v0x55fb2c7eb1a0_0 .net "c_1", 0 0, L_0x55fb2cfed2d0;  1 drivers
v0x55fb2c7eb520_0 .net "c_2", 0 0, L_0x55fb2cfed4e0;  1 drivers
v0x55fb2cb8fef0_0 .net "cin", 0 0, L_0x55fb2cfed940;  1 drivers
v0x55fb2cb90810_0 .net "cout", 0 0, L_0x55fb2cfed5a0;  1 drivers
v0x55fb2cb44580_0 .net "h_1_out", 0 0, L_0x55fb2cfed260;  1 drivers
S_0x55fb2c45e2a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c458ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfed260 .functor XOR 1, L_0x55fb2cfed610, L_0x55fb2cfed850, C4<0>, C4<0>;
L_0x55fb2cfed2d0 .functor AND 1, L_0x55fb2cfed610, L_0x55fb2cfed850, C4<1>, C4<1>;
v0x55fb2c7e2ad0_0 .net "S", 0 0, L_0x55fb2cfed260;  alias, 1 drivers
v0x55fb2c7e4a20_0 .net "a", 0 0, L_0x55fb2cfed610;  alias, 1 drivers
v0x55fb2c7e5340_0 .net "b", 0 0, L_0x55fb2cfed850;  alias, 1 drivers
v0x55fb2c7e7290_0 .net "cout", 0 0, L_0x55fb2cfed2d0;  alias, 1 drivers
S_0x55fb2c460b10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c458ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfed390 .functor XOR 1, L_0x55fb2cfed260, L_0x55fb2cfed940, C4<0>, C4<0>;
L_0x55fb2cfed4e0 .functor AND 1, L_0x55fb2cfed260, L_0x55fb2cfed940, C4<1>, C4<1>;
v0x55fb2c7e7bb0_0 .net "S", 0 0, L_0x55fb2cfed390;  alias, 1 drivers
v0x55fb2c7dc120_0 .net "a", 0 0, L_0x55fb2cfed260;  alias, 1 drivers
v0x55fb2c7de990_0 .net "b", 0 0, L_0x55fb2cfed940;  alias, 1 drivers
v0x55fb2c7e1200_0 .net "cout", 0 0, L_0x55fb2cfed4e0;  alias, 1 drivers
S_0x55fb2c463b20 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2c7d9940 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c469e50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c463b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfedd60 .functor OR 1, L_0x55fb2cfedae0, L_0x55fb2cfedca0, C4<0>, C4<0>;
v0x55fb2cb50bf0_0 .net "S", 0 0, L_0x55fb2cfedb50;  1 drivers
v0x55fb2cb51510_0 .net "a", 0 0, L_0x55fb2cfeddd0;  1 drivers
v0x55fb2cb53460_0 .net "b", 0 0, L_0x55fb2cfedf00;  1 drivers
v0x55fb2cb53d80_0 .net "c_1", 0 0, L_0x55fb2cfedae0;  1 drivers
v0x55fb2cb55cd0_0 .net "c_2", 0 0, L_0x55fb2cfedca0;  1 drivers
v0x55fb2cb565f0_0 .net "cin", 0 0, L_0x55fb2cfee030;  1 drivers
v0x55fb2cb58540_0 .net "cout", 0 0, L_0x55fb2cfedd60;  1 drivers
v0x55fb2cb58e60_0 .net "h_1_out", 0 0, L_0x55fb2cfeda70;  1 drivers
S_0x55fb2c377d10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c469e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfeda70 .functor XOR 1, L_0x55fb2cfeddd0, L_0x55fb2cfedf00, C4<0>, C4<0>;
L_0x55fb2cfedae0 .functor AND 1, L_0x55fb2cfeddd0, L_0x55fb2cfedf00, C4<1>, C4<1>;
v0x55fb2cb46a30_0 .net "S", 0 0, L_0x55fb2cfeda70;  alias, 1 drivers
v0x55fb2cb47350_0 .net "a", 0 0, L_0x55fb2cfeddd0;  alias, 1 drivers
v0x55fb2cb492a0_0 .net "b", 0 0, L_0x55fb2cfedf00;  alias, 1 drivers
v0x55fb2cb49bc0_0 .net "cout", 0 0, L_0x55fb2cfedae0;  alias, 1 drivers
S_0x55fb2c3355e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c469e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfedb50 .functor XOR 1, L_0x55fb2cfeda70, L_0x55fb2cfee030, C4<0>, C4<0>;
L_0x55fb2cfedca0 .functor AND 1, L_0x55fb2cfeda70, L_0x55fb2cfee030, C4<1>, C4<1>;
v0x55fb2cb4bb10_0 .net "S", 0 0, L_0x55fb2cfedb50;  alias, 1 drivers
v0x55fb2cb4c430_0 .net "a", 0 0, L_0x55fb2cfeda70;  alias, 1 drivers
v0x55fb2cb4e380_0 .net "b", 0 0, L_0x55fb2cfee030;  alias, 1 drivers
v0x55fb2cb4eca0_0 .net "cout", 0 0, L_0x55fb2cfedca0;  alias, 1 drivers
S_0x55fb2c33e080 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2cb4bbd0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c3408f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c33e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfee4b0 .functor OR 1, L_0x55fb2cfee2d0, L_0x55fb2cfee440, C4<0>, C4<0>;
v0x55fb2cb64f70_0 .net "S", 0 0, L_0x55fb2cfee340;  1 drivers
v0x55fb2cb65890_0 .net "a", 0 0, L_0x55fb2cfee520;  1 drivers
v0x55fb2cb677e0_0 .net "b", 0 0, L_0x55fb2cfee650;  1 drivers
v0x55fb2cb68100_0 .net "c_1", 0 0, L_0x55fb2cfee2d0;  1 drivers
v0x55fb2cb6a050_0 .net "c_2", 0 0, L_0x55fb2cfee440;  1 drivers
v0x55fb2cb6a970_0 .net "cin", 0 0, L_0x55fb2cfee780;  1 drivers
v0x55fb2cb6c8c0_0 .net "cout", 0 0, L_0x55fb2cfee4b0;  1 drivers
v0x55fb2cb6d1e0_0 .net "h_1_out", 0 0, L_0x55fb2cfee260;  1 drivers
S_0x55fb2c343990 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3408f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfee260 .functor XOR 1, L_0x55fb2cfee520, L_0x55fb2cfee650, C4<0>, C4<0>;
L_0x55fb2cfee2d0 .functor AND 1, L_0x55fb2cfee520, L_0x55fb2cfee650, C4<1>, C4<1>;
v0x55fb2cb5adb0_0 .net "S", 0 0, L_0x55fb2cfee260;  alias, 1 drivers
v0x55fb2cb5b6d0_0 .net "a", 0 0, L_0x55fb2cfee520;  alias, 1 drivers
v0x55fb2cb5d620_0 .net "b", 0 0, L_0x55fb2cfee650;  alias, 1 drivers
v0x55fb2cb5df40_0 .net "cout", 0 0, L_0x55fb2cfee2d0;  alias, 1 drivers
S_0x55fb2c369960 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3408f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfee340 .functor XOR 1, L_0x55fb2cfee260, L_0x55fb2cfee780, C4<0>, C4<0>;
L_0x55fb2cfee440 .functor AND 1, L_0x55fb2cfee260, L_0x55fb2cfee780, C4<1>, C4<1>;
v0x55fb2cb5fe90_0 .net "S", 0 0, L_0x55fb2cfee340;  alias, 1 drivers
v0x55fb2cb607b0_0 .net "a", 0 0, L_0x55fb2cfee260;  alias, 1 drivers
v0x55fb2cb62700_0 .net "b", 0 0, L_0x55fb2cfee780;  alias, 1 drivers
v0x55fb2cb63020_0 .net "cout", 0 0, L_0x55fb2cfee440;  alias, 1 drivers
S_0x55fb2c372400 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2cb60870 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c374c70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c372400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfeeb30 .functor OR 1, L_0x55fb2cfee8b0, L_0x55fb2cfeea70, C4<0>, C4<0>;
v0x55fb2cb792f0_0 .net "S", 0 0, L_0x55fb2cfee920;  1 drivers
v0x55fb2cb79c10_0 .net "a", 0 0, L_0x55fb2cfeeba0;  1 drivers
v0x55fb2cb7bb70_0 .net "b", 0 0, L_0x55fb2cfeed60;  1 drivers
v0x55fb2cb7c490_0 .net "c_1", 0 0, L_0x55fb2cfee8b0;  1 drivers
v0x55fb2cb7e3e0_0 .net "c_2", 0 0, L_0x55fb2cfeea70;  1 drivers
v0x55fb2cb7ed00_0 .net "cin", 0 0, L_0x55fb2cfeefa0;  1 drivers
v0x55fb2cb80c50_0 .net "cout", 0 0, L_0x55fb2cfeeb30;  1 drivers
v0x55fb2cb81570_0 .net "h_1_out", 0 0, L_0x55fb2cfee1f0;  1 drivers
S_0x55fb2c31ba30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c374c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfee1f0 .functor XOR 1, L_0x55fb2cfeeba0, L_0x55fb2cfeed60, C4<0>, C4<0>;
L_0x55fb2cfee8b0 .functor AND 1, L_0x55fb2cfeeba0, L_0x55fb2cfeed60, C4<1>, C4<1>;
v0x55fb2cb6f130_0 .net "S", 0 0, L_0x55fb2cfee1f0;  alias, 1 drivers
v0x55fb2cb6fa50_0 .net "a", 0 0, L_0x55fb2cfeeba0;  alias, 1 drivers
v0x55fb2cb719a0_0 .net "b", 0 0, L_0x55fb2cfeed60;  alias, 1 drivers
v0x55fb2cb722c0_0 .net "cout", 0 0, L_0x55fb2cfee8b0;  alias, 1 drivers
S_0x55fb2c3a8ba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c374c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfee920 .functor XOR 1, L_0x55fb2cfee1f0, L_0x55fb2cfeefa0, C4<0>, C4<0>;
L_0x55fb2cfeea70 .functor AND 1, L_0x55fb2cfee1f0, L_0x55fb2cfeefa0, C4<1>, C4<1>;
v0x55fb2cb74210_0 .net "S", 0 0, L_0x55fb2cfee920;  alias, 1 drivers
v0x55fb2cb74b30_0 .net "a", 0 0, L_0x55fb2cfee1f0;  alias, 1 drivers
v0x55fb2cb76a80_0 .net "b", 0 0, L_0x55fb2cfeefa0;  alias, 1 drivers
v0x55fb2cb773a0_0 .net "cout", 0 0, L_0x55fb2cfeea70;  alias, 1 drivers
S_0x55fb2c3ab410 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c414240;
 .timescale 0 0;
P_0x55fb2cb74bf0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c3adc80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3ab410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfef340 .functor OR 1, L_0x55fb2cfef150, L_0x55fb2cfef280, C4<0>, C4<0>;
v0x55fb2cb8d680_0 .net "S", 0 0, L_0x55fb2cfef1c0;  1 drivers
v0x55fb2cb8dfa0_0 .net "a", 0 0, L_0x55fb2cfef3b0;  1 drivers
v0x55fb2cb45ad0_0 .net "b", 0 0, L_0x55fb2cfef4e0;  1 drivers
v0x55fb2cb66830_0 .net "c_1", 0 0, L_0x55fb2cfef150;  1 drivers
v0x55fb2cb482f0_0 .net "c_2", 0 0, L_0x55fb2cfef280;  1 drivers
v0x55fb2cb91620_0 .net "cin", 0 0, L_0x55fb2cfef040;  1 drivers
v0x55fb2cb91c10_0 .net "cout", 0 0, L_0x55fb2cfef340;  1 drivers
v0x55fb2cb92160_0 .net "h_1_out", 0 0, L_0x55fb2cfef0e0;  1 drivers
S_0x55fb2c3b04f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3adc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfef0e0 .functor XOR 1, L_0x55fb2cfef3b0, L_0x55fb2cfef4e0, C4<0>, C4<0>;
L_0x55fb2cfef150 .functor AND 1, L_0x55fb2cfef3b0, L_0x55fb2cfef4e0, C4<1>, C4<1>;
v0x55fb2cb834c0_0 .net "S", 0 0, L_0x55fb2cfef0e0;  alias, 1 drivers
v0x55fb2cb83de0_0 .net "a", 0 0, L_0x55fb2cfef3b0;  alias, 1 drivers
v0x55fb2cb85d30_0 .net "b", 0 0, L_0x55fb2cfef4e0;  alias, 1 drivers
v0x55fb2cb86650_0 .net "cout", 0 0, L_0x55fb2cfef150;  alias, 1 drivers
S_0x55fb2c30d680 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3adc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfef1c0 .functor XOR 1, L_0x55fb2cfef0e0, L_0x55fb2cfef040, C4<0>, C4<0>;
L_0x55fb2cfef280 .functor AND 1, L_0x55fb2cfef0e0, L_0x55fb2cfef040, C4<1>, C4<1>;
v0x55fb2cb885a0_0 .net "S", 0 0, L_0x55fb2cfef1c0;  alias, 1 drivers
v0x55fb2cb88ec0_0 .net "a", 0 0, L_0x55fb2cfef0e0;  alias, 1 drivers
v0x55fb2cb8ae10_0 .net "b", 0 0, L_0x55fb2cfef040;  alias, 1 drivers
v0x55fb2cb8b730_0 .net "cout", 0 0, L_0x55fb2cfef280;  alias, 1 drivers
S_0x55fb2c316120 .scope module, "dut" "rca_Nbit" 2 270, 2 26 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb88f80 .param/l "N" 0 2 26, +C4<00000000000000000000000000100000>;
v0x55fb2c342150_0 .net "S", 31 0, L_0x55fb2d0b0cf0;  alias, 1 drivers
v0x55fb2c342a70_0 .net8 "a", 31 0, RS_0x7fd0c528e8f8;  alias, 2 drivers
v0x55fb2c339470_0 .net8 "b", 31 0, RS_0x7fd0c528e928;  alias, 2 drivers
v0x55fb2c33a740_0 .net "carin", 31 0, L_0x55fb2d0b10a0;  1 drivers
v0x55fb2c33b060_0 .net "cin", 0 0, L_0x55fb2d09e7b0;  alias, 1 drivers
v0x55fb2c33d070_0 .net "cout", 0 0, L_0x55fb2d0b1f00;  alias, 1 drivers
L_0x55fb2d09f410 .part RS_0x7fd0c528e8f8, 1, 1;
L_0x55fb2d09f5f0 .part RS_0x7fd0c528e928, 1, 1;
L_0x55fb2d09f7b0 .part L_0x55fb2d0b10a0, 0, 1;
L_0x55fb2d09fc60 .part RS_0x7fd0c528e8f8, 2, 1;
L_0x55fb2d09fd90 .part RS_0x7fd0c528e928, 2, 1;
L_0x55fb2d09fec0 .part L_0x55fb2d0b10a0, 1, 1;
L_0x55fb2d0a0460 .part RS_0x7fd0c528e8f8, 3, 1;
L_0x55fb2d0a0590 .part RS_0x7fd0c528e928, 3, 1;
L_0x55fb2d0a0710 .part L_0x55fb2d0b10a0, 2, 1;
L_0x55fb2d0a0c80 .part RS_0x7fd0c528e8f8, 4, 1;
L_0x55fb2d0a0db0 .part RS_0x7fd0c528e928, 4, 1;
L_0x55fb2d0a0ee0 .part L_0x55fb2d0b10a0, 3, 1;
L_0x55fb2d0a14b0 .part RS_0x7fd0c528e8f8, 5, 1;
L_0x55fb2d0a15e0 .part RS_0x7fd0c528e928, 5, 1;
L_0x55fb2d0a1680 .part L_0x55fb2d0b10a0, 4, 1;
L_0x55fb2d0a1af0 .part RS_0x7fd0c528e8f8, 6, 1;
L_0x55fb2d0a1cb0 .part RS_0x7fd0c528e928, 6, 1;
L_0x55fb2d0a1de0 .part L_0x55fb2d0b10a0, 5, 1;
L_0x55fb2d0a2360 .part RS_0x7fd0c528e8f8, 7, 1;
L_0x55fb2d0a2490 .part RS_0x7fd0c528e928, 7, 1;
L_0x55fb2d0a1f10 .part L_0x55fb2d0b10a0, 6, 1;
L_0x55fb2d0a2b40 .part RS_0x7fd0c528e8f8, 8, 1;
L_0x55fb2d0a25c0 .part RS_0x7fd0c528e928, 8, 1;
L_0x55fb2d0a2dc0 .part L_0x55fb2d0b10a0, 7, 1;
L_0x55fb2d0a3110 .part RS_0x7fd0c528e8f8, 9, 1;
L_0x55fb2d0a3240 .part RS_0x7fd0c528e928, 9, 1;
L_0x55fb2d0a3450 .part L_0x55fb2d0b10a0, 8, 1;
L_0x55fb2d0a3840 .part RS_0x7fd0c528e8f8, 10, 1;
L_0x55fb2d0a3370 .part RS_0x7fd0c528e928, 10, 1;
L_0x55fb2d0a3af0 .part L_0x55fb2d0b10a0, 9, 1;
L_0x55fb2d0a3f70 .part RS_0x7fd0c528e8f8, 11, 1;
L_0x55fb2d0a40a0 .part RS_0x7fd0c528e928, 11, 1;
L_0x55fb2d0a3c20 .part L_0x55fb2d0b10a0, 10, 1;
L_0x55fb2d0a4630 .part RS_0x7fd0c528e8f8, 12, 1;
L_0x55fb2d0a4880 .part RS_0x7fd0c528e928, 12, 1;
L_0x55fb2d0a49b0 .part L_0x55fb2d0b10a0, 11, 1;
L_0x55fb2d0a4df0 .part RS_0x7fd0c528e8f8, 13, 1;
L_0x55fb2d0a4f20 .part RS_0x7fd0c528e928, 13, 1;
L_0x55fb2d0a4ae0 .part L_0x55fb2d0b10a0, 12, 1;
L_0x55fb2d0a5660 .part RS_0x7fd0c528e8f8, 14, 1;
L_0x55fb2d0a58e0 .part RS_0x7fd0c528e928, 14, 1;
L_0x55fb2d0a5a10 .part L_0x55fb2d0b10a0, 13, 1;
L_0x55fb2d0a5f60 .part RS_0x7fd0c528e8f8, 15, 1;
L_0x55fb2d0a6090 .part RS_0x7fd0c528e928, 15, 1;
L_0x55fb2d0a6330 .part L_0x55fb2d0b10a0, 14, 1;
L_0x55fb2d0a6720 .part RS_0x7fd0c528e8f8, 16, 1;
L_0x55fb2d0a69d0 .part RS_0x7fd0c528e928, 16, 1;
L_0x55fb2d0a6b00 .part L_0x55fb2d0b10a0, 15, 1;
L_0x55fb2d0a7290 .part RS_0x7fd0c528e8f8, 17, 1;
L_0x55fb2d0a73c0 .part RS_0x7fd0c528e928, 17, 1;
L_0x55fb2d0a7690 .part L_0x55fb2d0b10a0, 16, 1;
L_0x55fb2d0a7a80 .part RS_0x7fd0c528e8f8, 18, 1;
L_0x55fb2d0a7d60 .part RS_0x7fd0c528e928, 18, 1;
L_0x55fb2d0a7e90 .part L_0x55fb2d0b10a0, 17, 1;
L_0x55fb2d0a8440 .part RS_0x7fd0c528e8f8, 19, 1;
L_0x55fb2d0a8570 .part RS_0x7fd0c528e928, 19, 1;
L_0x55fb2d0a8870 .part L_0x55fb2d0b10a0, 18, 1;
L_0x55fb2d0a8c60 .part RS_0x7fd0c528e8f8, 20, 1;
L_0x55fb2d0a8f70 .part RS_0x7fd0c528e928, 20, 1;
L_0x55fb2d0a90a0 .part L_0x55fb2d0b10a0, 19, 1;
L_0x55fb2d0a9680 .part RS_0x7fd0c528e8f8, 21, 1;
L_0x55fb2d0a97b0 .part RS_0x7fd0c528e928, 21, 1;
L_0x55fb2d0a9ae0 .part L_0x55fb2d0b10a0, 20, 1;
L_0x55fb2d0a9ed0 .part RS_0x7fd0c528e8f8, 22, 1;
L_0x55fb2d0aa210 .part RS_0x7fd0c528e928, 22, 1;
L_0x55fb2d0aa340 .part L_0x55fb2d0b10a0, 21, 1;
L_0x55fb2d0aa950 .part RS_0x7fd0c528e8f8, 23, 1;
L_0x55fb2d0aaa80 .part RS_0x7fd0c528e928, 23, 1;
L_0x55fb2d0aade0 .part L_0x55fb2d0b10a0, 22, 1;
L_0x55fb2d0ab1d0 .part RS_0x7fd0c528e8f8, 24, 1;
L_0x55fb2d0ab540 .part RS_0x7fd0c528e928, 24, 1;
L_0x55fb2d0ab670 .part L_0x55fb2d0b10a0, 23, 1;
L_0x55fb2d0abcb0 .part RS_0x7fd0c528e8f8, 25, 1;
L_0x55fb2d0abde0 .part RS_0x7fd0c528e928, 25, 1;
L_0x55fb2d0ac170 .part L_0x55fb2d0b10a0, 24, 1;
L_0x55fb2d0ac560 .part RS_0x7fd0c528e8f8, 26, 1;
L_0x55fb2d0ac900 .part RS_0x7fd0c528e928, 26, 1;
L_0x55fb2d0aca30 .part L_0x55fb2d0b10a0, 25, 1;
L_0x55fb2d0ad0a0 .part RS_0x7fd0c528e8f8, 27, 1;
L_0x55fb2d0ad1d0 .part RS_0x7fd0c528e928, 27, 1;
L_0x55fb2d0ad590 .part L_0x55fb2d0b10a0, 26, 1;
L_0x55fb2d0ad980 .part RS_0x7fd0c528e8f8, 28, 1;
L_0x55fb2d0add50 .part RS_0x7fd0c528e928, 28, 1;
L_0x55fb2d0ade80 .part L_0x55fb2d0b10a0, 27, 1;
L_0x55fb2d0ae520 .part RS_0x7fd0c528e8f8, 29, 1;
L_0x55fb2d0ae650 .part RS_0x7fd0c528e928, 29, 1;
L_0x55fb2d0aee50 .part L_0x55fb2d0b10a0, 28, 1;
L_0x55fb2d0af240 .part RS_0x7fd0c528e8f8, 30, 1;
L_0x55fb2d0af640 .part RS_0x7fd0c528e928, 30, 1;
L_0x55fb2d0af770 .part L_0x55fb2d0b10a0, 29, 1;
L_0x55fb2d0afe90 .part RS_0x7fd0c528e8f8, 31, 1;
L_0x55fb2d0affc0 .part RS_0x7fd0c528e928, 31, 1;
L_0x55fb2d0b03e0 .part L_0x55fb2d0b10a0, 30, 1;
L_0x55fb2d0b0820 .part RS_0x7fd0c528e8f8, 0, 1;
L_0x55fb2d0b0bc0 .part RS_0x7fd0c528e928, 0, 1;
LS_0x55fb2d0b0cf0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0b05f0, L_0x55fb2d09f110, L_0x55fb2d09fa00, L_0x55fb2d0a0160;
LS_0x55fb2d0b0cf0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d0a0980, L_0x55fb2d0a1250, L_0x55fb2d0a17f0, L_0x55fb2d0a20f0;
LS_0x55fb2d0b0cf0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d0a2840, L_0x55fb2d0a2fc0, L_0x55fb2d0a3660, L_0x55fb2d0a3d90;
LS_0x55fb2d0b0cf0_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d0a4450, L_0x55fb2d0a4c10, L_0x55fb2d0a5480, L_0x55fb2d0a5d80;
LS_0x55fb2d0b0cf0_0_16 .concat8 [ 1 1 1 1], L_0x55fb2d0a6540, L_0x55fb2d0a70b0, L_0x55fb2d0a78a0, L_0x55fb2d0a8260;
LS_0x55fb2d0b0cf0_0_20 .concat8 [ 1 1 1 1], L_0x55fb2d0a8a80, L_0x55fb2d0a94a0, L_0x55fb2d0a9cf0, L_0x55fb2d0aa770;
LS_0x55fb2d0b0cf0_0_24 .concat8 [ 1 1 1 1], L_0x55fb2d0aaff0, L_0x55fb2d0abad0, L_0x55fb2d0ac380, L_0x55fb2d0acec0;
LS_0x55fb2d0b0cf0_0_28 .concat8 [ 1 1 1 1], L_0x55fb2d0ad7a0, L_0x55fb2d0ae340, L_0x55fb2d0af060, L_0x55fb2d0afc60;
LS_0x55fb2d0b0cf0_1_0 .concat8 [ 4 4 4 4], LS_0x55fb2d0b0cf0_0_0, LS_0x55fb2d0b0cf0_0_4, LS_0x55fb2d0b0cf0_0_8, LS_0x55fb2d0b0cf0_0_12;
LS_0x55fb2d0b0cf0_1_4 .concat8 [ 4 4 4 4], LS_0x55fb2d0b0cf0_0_16, LS_0x55fb2d0b0cf0_0_20, LS_0x55fb2d0b0cf0_0_24, LS_0x55fb2d0b0cf0_0_28;
L_0x55fb2d0b0cf0 .concat8 [ 16 16 0 0], LS_0x55fb2d0b0cf0_1_0, LS_0x55fb2d0b0cf0_1_4;
LS_0x55fb2d0b10a0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0b07b0, L_0x55fb2d09f380, L_0x55fb2d09fbd0, L_0x55fb2d0a03d0;
LS_0x55fb2d0b10a0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d0a0bf0, L_0x55fb2d0a1420, L_0x55fb2d0a1a60, L_0x55fb2d0a22d0;
LS_0x55fb2d0b10a0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d0a2ab0, L_0x55fb2d0a30a0, L_0x55fb2d0a37d0, L_0x55fb2d0a3f00;
LS_0x55fb2d0b10a0_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d0a45c0, L_0x55fb2d0a4d80, L_0x55fb2d0a55f0, L_0x55fb2d0a5ef0;
LS_0x55fb2d0b10a0_0_16 .concat8 [ 1 1 1 1], L_0x55fb2d0a66b0, L_0x55fb2d0a7220, L_0x55fb2d0a7a10, L_0x55fb2d0a83d0;
LS_0x55fb2d0b10a0_0_20 .concat8 [ 1 1 1 1], L_0x55fb2d0a8bf0, L_0x55fb2d0a9610, L_0x55fb2d0a9e60, L_0x55fb2d0aa8e0;
LS_0x55fb2d0b10a0_0_24 .concat8 [ 1 1 1 1], L_0x55fb2d0ab160, L_0x55fb2d0abc40, L_0x55fb2d0ac4f0, L_0x55fb2d0ad030;
LS_0x55fb2d0b10a0_0_28 .concat8 [ 1 1 1 1], L_0x55fb2d0ad910, L_0x55fb2d0ae4b0, L_0x55fb2d0af1d0, L_0x55fb2d0afe20;
LS_0x55fb2d0b10a0_1_0 .concat8 [ 4 4 4 4], LS_0x55fb2d0b10a0_0_0, LS_0x55fb2d0b10a0_0_4, LS_0x55fb2d0b10a0_0_8, LS_0x55fb2d0b10a0_0_12;
LS_0x55fb2d0b10a0_1_4 .concat8 [ 4 4 4 4], LS_0x55fb2d0b10a0_0_16, LS_0x55fb2d0b10a0_0_20, LS_0x55fb2d0b10a0_0_24, LS_0x55fb2d0b10a0_0_28;
L_0x55fb2d0b10a0 .concat8 [ 16 16 0 0], LS_0x55fb2d0b10a0_1_0, LS_0x55fb2d0b10a0_1_4;
L_0x55fb2d0b1f00 .part L_0x55fb2d0b10a0, 31, 1;
S_0x55fb2c318990 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c316120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0b07b0 .functor OR 1, L_0x55fb2d0b0580, L_0x55fb2d0b0740, C4<0>, C4<0>;
v0x55fb2c494cc0_0 .net "S", 0 0, L_0x55fb2d0b05f0;  1 drivers
v0x55fb2c4955e0_0 .net "a", 0 0, L_0x55fb2d0b0820;  1 drivers
v0x55fb2c497530_0 .net "b", 0 0, L_0x55fb2d0b0bc0;  1 drivers
v0x55fb2c497e50_0 .net "c_1", 0 0, L_0x55fb2d0b0580;  1 drivers
v0x55fb2c499da0_0 .net "c_2", 0 0, L_0x55fb2d0b0740;  1 drivers
v0x55fb2c49a6c0_0 .net "cin", 0 0, L_0x55fb2d09e7b0;  alias, 1 drivers
v0x55fb2c48ec30_0 .net "cout", 0 0, L_0x55fb2d0b07b0;  1 drivers
v0x55fb2c4914a0_0 .net "h_1_out", 0 0, L_0x55fb2d0b0510;  1 drivers
S_0x55fb2c3a6330 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c318990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0b0510 .functor XOR 1, L_0x55fb2d0b0820, L_0x55fb2d0b0bc0, C4<0>, C4<0>;
L_0x55fb2d0b0580 .functor AND 1, L_0x55fb2d0b0820, L_0x55fb2d0b0bc0, C4<1>, C4<1>;
v0x55fb2c48abd0_0 .net "S", 0 0, L_0x55fb2d0b0510;  alias, 1 drivers
v0x55fb2c48b360_0 .net "a", 0 0, L_0x55fb2d0b0820;  alias, 1 drivers
v0x55fb2c48d370_0 .net "b", 0 0, L_0x55fb2d0b0bc0;  alias, 1 drivers
v0x55fb2c48dc90_0 .net "cout", 0 0, L_0x55fb2d0b0580;  alias, 1 drivers
S_0x55fb2c38a950 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c318990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0b05f0 .functor XOR 1, L_0x55fb2d0b0510, L_0x55fb2d09e7b0, C4<0>, C4<0>;
L_0x55fb2d0b0740 .functor AND 1, L_0x55fb2d0b0510, L_0x55fb2d09e7b0, C4<1>, C4<1>;
v0x55fb2c48fbe0_0 .net "S", 0 0, L_0x55fb2d0b05f0;  alias, 1 drivers
v0x55fb2c490500_0 .net "a", 0 0, L_0x55fb2d0b0510;  alias, 1 drivers
v0x55fb2c492450_0 .net "b", 0 0, L_0x55fb2d09e7b0;  alias, 1 drivers
v0x55fb2c492d70_0 .net "cout", 0 0, L_0x55fb2d0b0740;  alias, 1 drivers
S_0x55fb2c38d960 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c494d80 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c393c90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c38d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09f380 .functor OR 1, L_0x55fb2d09f030, L_0x55fb2d09f2a0, C4<0>, C4<0>;
v0x55fb2c4b1af0_0 .net "S", 0 0, L_0x55fb2d09f110;  1 drivers
v0x55fb2c49f6a0_0 .net "a", 0 0, L_0x55fb2d09f410;  1 drivers
v0x55fb2c49ff20_0 .net "b", 0 0, L_0x55fb2d09f5f0;  1 drivers
v0x55fb2c4a1f30_0 .net "c_1", 0 0, L_0x55fb2d09f030;  1 drivers
v0x55fb2c4a2850_0 .net "c_2", 0 0, L_0x55fb2d09f2a0;  1 drivers
v0x55fb2c4a47a0_0 .net "cin", 0 0, L_0x55fb2d09f7b0;  1 drivers
v0x55fb2c4a50c0_0 .net "cout", 0 0, L_0x55fb2d09f380;  1 drivers
v0x55fb2c4a7010_0 .net "h_1_out", 0 0, L_0x55fb2d09ef30;  1 drivers
S_0x55fb2c396500 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c393c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09ef30 .functor XOR 1, L_0x55fb2d09f410, L_0x55fb2d09f5f0, C4<0>, C4<0>;
L_0x55fb2d09f030 .functor AND 1, L_0x55fb2d09f410, L_0x55fb2d09f5f0, C4<1>, C4<1>;
v0x55fb2c493d10_0 .net "S", 0 0, L_0x55fb2d09ef30;  alias, 1 drivers
v0x55fb2c48c390_0 .net "a", 0 0, L_0x55fb2d09f410;  alias, 1 drivers
v0x55fb2c496580_0 .net "b", 0 0, L_0x55fb2d09f5f0;  alias, 1 drivers
v0x55fb2c498df0_0 .net "cout", 0 0, L_0x55fb2d09f030;  alias, 1 drivers
S_0x55fb2c398d70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c393c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09f110 .functor XOR 1, L_0x55fb2d09ef30, L_0x55fb2d09f7b0, C4<0>, C4<0>;
L_0x55fb2d09f2a0 .functor AND 1, L_0x55fb2d09ef30, L_0x55fb2d09f7b0, C4<1>, C4<1>;
v0x55fb2c49dcb0_0 .net "S", 0 0, L_0x55fb2d09f110;  alias, 1 drivers
v0x55fb2c49e030_0 .net "a", 0 0, L_0x55fb2d09ef30;  alias, 1 drivers
v0x55fb2c489dc0_0 .net "b", 0 0, L_0x55fb2d09f7b0;  alias, 1 drivers
v0x55fb2c4b11d0_0 .net "cout", 0 0, L_0x55fb2d09f2a0;  alias, 1 drivers
S_0x55fb2c39b5e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c49dd70 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c3a3ac0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c39b5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d09fbd0 .functor OR 1, L_0x55fb2d09f970, L_0x55fb2d09fb40, C4<0>, C4<0>;
v0x55fb2c4a6060_0 .net "S", 0 0, L_0x55fb2d09fa00;  1 drivers
v0x55fb2c4a88d0_0 .net "a", 0 0, L_0x55fb2d09fc60;  1 drivers
v0x55fb2c4a0f50_0 .net "b", 0 0, L_0x55fb2d09fd90;  1 drivers
v0x55fb2c4ab140_0 .net "c_1", 0 0, L_0x55fb2d09f970;  1 drivers
v0x55fb2c4ad9b0_0 .net "c_2", 0 0, L_0x55fb2d09fb40;  1 drivers
v0x55fb2c4b2bf0_0 .net "cin", 0 0, L_0x55fb2d09fec0;  1 drivers
v0x55fb2c4d0d00_0 .net "cout", 0 0, L_0x55fb2d09fbd0;  1 drivers
v0x55fb2c4d1620_0 .net "h_1_out", 0 0, L_0x55fb2d09f8e0;  1 drivers
S_0x55fb2c3880e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3a3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09f8e0 .functor XOR 1, L_0x55fb2d09fc60, L_0x55fb2d09fd90, C4<0>, C4<0>;
L_0x55fb2d09f970 .functor AND 1, L_0x55fb2d09fc60, L_0x55fb2d09fd90, C4<1>, C4<1>;
v0x55fb2c4a7930_0 .net "S", 0 0, L_0x55fb2d09f8e0;  alias, 1 drivers
v0x55fb2c4a9880_0 .net "a", 0 0, L_0x55fb2d09fc60;  alias, 1 drivers
v0x55fb2c4aa1a0_0 .net "b", 0 0, L_0x55fb2d09fd90;  alias, 1 drivers
v0x55fb2c4ac0f0_0 .net "cout", 0 0, L_0x55fb2d09f970;  alias, 1 drivers
S_0x55fb2c2a96f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3a3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09fa00 .functor XOR 1, L_0x55fb2d09f8e0, L_0x55fb2d09fec0, C4<0>, C4<0>;
L_0x55fb2d09fb40 .functor AND 1, L_0x55fb2d09f8e0, L_0x55fb2d09fec0, C4<1>, C4<1>;
v0x55fb2c4aca10_0 .net "S", 0 0, L_0x55fb2d09fa00;  alias, 1 drivers
v0x55fb2c4ae960_0 .net "a", 0 0, L_0x55fb2d09f8e0;  alias, 1 drivers
v0x55fb2c4af280_0 .net "b", 0 0, L_0x55fb2d09fec0;  alias, 1 drivers
v0x55fb2c4a37f0_0 .net "cout", 0 0, L_0x55fb2d09fb40;  alias, 1 drivers
S_0x55fb2c2b2190 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c4aea20 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c2b4a00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2b2190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a03d0 .functor OR 1, L_0x55fb2d0a0080, L_0x55fb2d0a02f0, C4<0>, C4<0>;
v0x55fb2c4bf1f0_0 .net "S", 0 0, L_0x55fb2d0a0160;  1 drivers
v0x55fb2c4bfb10_0 .net "a", 0 0, L_0x55fb2d0a0460;  1 drivers
v0x55fb2c4c1a60_0 .net "b", 0 0, L_0x55fb2d0a0590;  1 drivers
v0x55fb2c4c2380_0 .net "c_1", 0 0, L_0x55fb2d0a0080;  1 drivers
v0x55fb2c4c42d0_0 .net "c_2", 0 0, L_0x55fb2d0a02f0;  1 drivers
v0x55fb2c4c4bf0_0 .net "cin", 0 0, L_0x55fb2d0a0710;  1 drivers
v0x55fb2c4c6b40_0 .net "cout", 0 0, L_0x55fb2d0a03d0;  1 drivers
v0x55fb2c4c7460_0 .net "h_1_out", 0 0, L_0x55fb2d09fff0;  1 drivers
S_0x55fb2c2b7aa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2b4a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d09fff0 .functor XOR 1, L_0x55fb2d0a0460, L_0x55fb2d0a0590, C4<0>, C4<0>;
L_0x55fb2d0a0080 .functor AND 1, L_0x55fb2d0a0460, L_0x55fb2d0a0590, C4<1>, C4<1>;
v0x55fb2c4b4f70_0 .net "S", 0 0, L_0x55fb2d09fff0;  alias, 1 drivers
v0x55fb2c4b5890_0 .net "a", 0 0, L_0x55fb2d0a0460;  alias, 1 drivers
v0x55fb2c4b78a0_0 .net "b", 0 0, L_0x55fb2d0a0590;  alias, 1 drivers
v0x55fb2c4b81c0_0 .net "cout", 0 0, L_0x55fb2d0a0080;  alias, 1 drivers
S_0x55fb2c37d090 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2b4a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a0160 .functor XOR 1, L_0x55fb2d09fff0, L_0x55fb2d0a0710, C4<0>, C4<0>;
L_0x55fb2d0a02f0 .functor AND 1, L_0x55fb2d09fff0, L_0x55fb2d0a0710, C4<1>, C4<1>;
v0x55fb2c4ba110_0 .net "S", 0 0, L_0x55fb2d0a0160;  alias, 1 drivers
v0x55fb2c4baa30_0 .net "a", 0 0, L_0x55fb2d09fff0;  alias, 1 drivers
v0x55fb2c4bc980_0 .net "b", 0 0, L_0x55fb2d0a0710;  alias, 1 drivers
v0x55fb2c4bd2a0_0 .net "cout", 0 0, L_0x55fb2d0a02f0;  alias, 1 drivers
S_0x55fb2c37f900 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c4bf2b0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c382910 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c37f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a0bf0 .functor OR 1, L_0x55fb2d0a08f0, L_0x55fb2d0a0b10, C4<0>, C4<0>;
v0x55fb2c4be240_0 .net "S", 0 0, L_0x55fb2d0a0980;  1 drivers
v0x55fb2c4b68c0_0 .net "a", 0 0, L_0x55fb2d0a0c80;  1 drivers
v0x55fb2c4c0ab0_0 .net "b", 0 0, L_0x55fb2d0a0db0;  1 drivers
v0x55fb2c4c3320_0 .net "c_1", 0 0, L_0x55fb2d0a08f0;  1 drivers
v0x55fb2c4c8400_0 .net "c_2", 0 0, L_0x55fb2d0a0b10;  1 drivers
v0x55fb2c4cac70_0 .net "cin", 0 0, L_0x55fb2d0a0ee0;  1 drivers
v0x55fb2c4cd4e0_0 .net "cout", 0 0, L_0x55fb2d0a0bf0;  1 drivers
v0x55fb2c4cfd50_0 .net "h_1_out", 0 0, L_0x55fb2d0a0840;  1 drivers
S_0x55fb2c283720 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c382910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a0840 .functor XOR 1, L_0x55fb2d0a0c80, L_0x55fb2d0a0db0, C4<0>, C4<0>;
L_0x55fb2d0a08f0 .functor AND 1, L_0x55fb2d0a0c80, L_0x55fb2d0a0db0, C4<1>, C4<1>;
v0x55fb2c4c93b0_0 .net "S", 0 0, L_0x55fb2d0a0840;  alias, 1 drivers
v0x55fb2c4c9cd0_0 .net "a", 0 0, L_0x55fb2d0a0c80;  alias, 1 drivers
v0x55fb2c4cbc20_0 .net "b", 0 0, L_0x55fb2d0a0db0;  alias, 1 drivers
v0x55fb2c4cc540_0 .net "cout", 0 0, L_0x55fb2d0a08f0;  alias, 1 drivers
S_0x55fb2c24d4c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c382910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a0980 .functor XOR 1, L_0x55fb2d0a0840, L_0x55fb2d0a0ee0, C4<0>, C4<0>;
L_0x55fb2d0a0b10 .functor AND 1, L_0x55fb2d0a0840, L_0x55fb2d0a0ee0, C4<1>, C4<1>;
v0x55fb2c4ce490_0 .net "S", 0 0, L_0x55fb2d0a0980;  alias, 1 drivers
v0x55fb2c4cedb0_0 .net "a", 0 0, L_0x55fb2d0a0840;  alias, 1 drivers
v0x55fb2c4b9160_0 .net "b", 0 0, L_0x55fb2d0a0ee0;  alias, 1 drivers
v0x55fb2c4bb9d0_0 .net "cout", 0 0, L_0x55fb2d0a0b10;  alias, 1 drivers
S_0x55fb2c255f60 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c4ce550 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c2587d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c255f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a1420 .functor OR 1, L_0x55fb2d0a11c0, L_0x55fb2d0a1390, C4<0>, C4<0>;
v0x55fb2c3b9da0_0 .net "S", 0 0, L_0x55fb2d0a1250;  1 drivers
v0x55fb2c3ba6c0_0 .net "a", 0 0, L_0x55fb2d0a14b0;  1 drivers
v0x55fb2c3b8df0_0 .net "b", 0 0, L_0x55fb2d0a15e0;  1 drivers
v0x55fb2c3bb660_0 .net "c_1", 0 0, L_0x55fb2d0a11c0;  1 drivers
v0x55fb2c3bdcb0_0 .net "c_2", 0 0, L_0x55fb2d0a1390;  1 drivers
v0x55fb2c3b6550_0 .net "cin", 0 0, L_0x55fb2d0a1680;  1 drivers
v0x55fb2c3c7450_0 .net "cout", 0 0, L_0x55fb2d0a1420;  1 drivers
v0x55fb2c3c7d70_0 .net "h_1_out", 0 0, L_0x55fb2d0a1110;  1 drivers
S_0x55fb2c25b7c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a1110 .functor XOR 1, L_0x55fb2d0a14b0, L_0x55fb2d0a15e0, C4<0>, C4<0>;
L_0x55fb2d0a11c0 .functor AND 1, L_0x55fb2d0a14b0, L_0x55fb2d0a15e0, C4<1>, C4<1>;
v0x55fb2c4d2310_0 .net "S", 0 0, L_0x55fb2d0a1110;  alias, 1 drivers
v0x55fb2c4d26f0_0 .net "a", 0 0, L_0x55fb2d0a14b0;  alias, 1 drivers
v0x55fb2c3bc610_0 .net "b", 0 0, L_0x55fb2d0a15e0;  alias, 1 drivers
v0x55fb2c3bcf30_0 .net "cout", 0 0, L_0x55fb2d0a11c0;  alias, 1 drivers
S_0x55fb2c275370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2587d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a1250 .functor XOR 1, L_0x55fb2d0a1110, L_0x55fb2d0a1680, C4<0>, C4<0>;
L_0x55fb2d0a1390 .functor AND 1, L_0x55fb2d0a1110, L_0x55fb2d0a1680, C4<1>, C4<1>;
v0x55fb2c3b4cf0_0 .net "S", 0 0, L_0x55fb2d0a1250;  alias, 1 drivers
v0x55fb2c3b5520_0 .net "a", 0 0, L_0x55fb2d0a1110;  alias, 1 drivers
v0x55fb2c3b7530_0 .net "b", 0 0, L_0x55fb2d0a1680;  alias, 1 drivers
v0x55fb2c3b7e50_0 .net "cout", 0 0, L_0x55fb2d0a1390;  alias, 1 drivers
S_0x55fb2c27de10 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c3b55e0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c280680 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c27de10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a1a60 .functor OR 1, L_0x55fb2d0a1760, L_0x55fb2d0a1980, C4<0>, C4<0>;
v0x55fb2c3c1390_0 .net "S", 0 0, L_0x55fb2d0a17f0;  1 drivers
v0x55fb2c4f9710_0 .net "a", 0 0, L_0x55fb2d0a1af0;  1 drivers
v0x55fb2c4fa030_0 .net "b", 0 0, L_0x55fb2d0a1cb0;  1 drivers
v0x55fb2c4d3ae0_0 .net "c_1", 0 0, L_0x55fb2d0a1760;  1 drivers
v0x55fb2c4d4220_0 .net "c_2", 0 0, L_0x55fb2d0a1980;  1 drivers
v0x55fb2c4d60f0_0 .net "cin", 0 0, L_0x55fb2d0a1de0;  1 drivers
v0x55fb2c4d6a10_0 .net "cout", 0 0, L_0x55fb2d0a1a60;  1 drivers
v0x55fb2c4d8960_0 .net "h_1_out", 0 0, L_0x55fb2d0a10a0;  1 drivers
S_0x55fb2c2f0280 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c280680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a10a0 .functor XOR 1, L_0x55fb2d0a1af0, L_0x55fb2d0a1cb0, C4<0>, C4<0>;
L_0x55fb2d0a1760 .functor AND 1, L_0x55fb2d0a1af0, L_0x55fb2d0a1cb0, C4<1>, C4<1>;
v0x55fb2c3bfb80_0 .net "S", 0 0, L_0x55fb2d0a10a0;  alias, 1 drivers
v0x55fb2c3c0360_0 .net "a", 0 0, L_0x55fb2d0a1af0;  alias, 1 drivers
v0x55fb2c3c2370_0 .net "b", 0 0, L_0x55fb2d0a1cb0;  alias, 1 drivers
v0x55fb2c3c2c90_0 .net "cout", 0 0, L_0x55fb2d0a1760;  alias, 1 drivers
S_0x55fb2c2d8b00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c280680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a17f0 .functor XOR 1, L_0x55fb2d0a10a0, L_0x55fb2d0a1de0, C4<0>, C4<0>;
L_0x55fb2d0a1980 .functor AND 1, L_0x55fb2d0a10a0, L_0x55fb2d0a1de0, C4<1>, C4<1>;
v0x55fb2c3c4be0_0 .net "S", 0 0, L_0x55fb2d0a17f0;  alias, 1 drivers
v0x55fb2c3c5500_0 .net "a", 0 0, L_0x55fb2d0a10a0;  alias, 1 drivers
v0x55fb2c3c3c30_0 .net "b", 0 0, L_0x55fb2d0a1de0;  alias, 1 drivers
v0x55fb2c3c64a0_0 .net "cout", 0 0, L_0x55fb2d0a1980;  alias, 1 drivers
S_0x55fb2c2db370 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c3c55c0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c2e3850 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2db370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a22d0 .functor OR 1, L_0x55fb2d0a2060, L_0x55fb2d0a21f0, C4<0>, C4<0>;
v0x55fb2c4e3440_0 .net "S", 0 0, L_0x55fb2d0a20f0;  1 drivers
v0x55fb2c4e5390_0 .net "a", 0 0, L_0x55fb2d0a2360;  1 drivers
v0x55fb2c4e5cb0_0 .net "b", 0 0, L_0x55fb2d0a2490;  1 drivers
v0x55fb2c4e7c00_0 .net "c_1", 0 0, L_0x55fb2d0a2060;  1 drivers
v0x55fb2c4e8520_0 .net "c_2", 0 0, L_0x55fb2d0a21f0;  1 drivers
v0x55fb2c4ea470_0 .net "cin", 0 0, L_0x55fb2d0a1f10;  1 drivers
v0x55fb2c4ead90_0 .net "cout", 0 0, L_0x55fb2d0a22d0;  1 drivers
v0x55fb2c4ecce0_0 .net "h_1_out", 0 0, L_0x55fb2d0a1fb0;  1 drivers
S_0x55fb2c2e60c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2e3850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a1fb0 .functor XOR 1, L_0x55fb2d0a2360, L_0x55fb2d0a2490, C4<0>, C4<0>;
L_0x55fb2d0a2060 .functor AND 1, L_0x55fb2d0a2360, L_0x55fb2d0a2490, C4<1>, C4<1>;
v0x55fb2c4d9280_0 .net "S", 0 0, L_0x55fb2d0a1fb0;  alias, 1 drivers
v0x55fb2c4db1d0_0 .net "a", 0 0, L_0x55fb2d0a2360;  alias, 1 drivers
v0x55fb2c4dbaf0_0 .net "b", 0 0, L_0x55fb2d0a2490;  alias, 1 drivers
v0x55fb2c4dda40_0 .net "cout", 0 0, L_0x55fb2d0a2060;  alias, 1 drivers
S_0x55fb2c2e8930 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2e3850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a20f0 .functor XOR 1, L_0x55fb2d0a1fb0, L_0x55fb2d0a1f10, C4<0>, C4<0>;
L_0x55fb2d0a21f0 .functor AND 1, L_0x55fb2d0a1fb0, L_0x55fb2d0a1f10, C4<1>, C4<1>;
v0x55fb2c4de360_0 .net "S", 0 0, L_0x55fb2d0a20f0;  alias, 1 drivers
v0x55fb2c4e02b0_0 .net "a", 0 0, L_0x55fb2d0a1fb0;  alias, 1 drivers
v0x55fb2c4e0bd0_0 .net "b", 0 0, L_0x55fb2d0a1f10;  alias, 1 drivers
v0x55fb2c4e2b20_0 .net "cout", 0 0, L_0x55fb2d0a21f0;  alias, 1 drivers
S_0x55fb2c2eb1a0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c4e0370 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2c2eda10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2eb1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a2ab0 .functor OR 1, L_0x55fb2d0a27b0, L_0x55fb2d0a29d0, C4<0>, C4<0>;
v0x55fb2c4f77c0_0 .net "S", 0 0, L_0x55fb2d0a2840;  1 drivers
v0x55fb2c4d79b0_0 .net "a", 0 0, L_0x55fb2d0a2b40;  1 drivers
v0x55fb2c4f8760_0 .net "b", 0 0, L_0x55fb2d0a25c0;  1 drivers
v0x55fb2c4fad20_0 .net "c_1", 0 0, L_0x55fb2d0a27b0;  1 drivers
v0x55fb2c4fb110_0 .net "c_2", 0 0, L_0x55fb2d0a29d0;  1 drivers
v0x55fb2c4da220_0 .net "cin", 0 0, L_0x55fb2d0a2dc0;  1 drivers
v0x55fb2c4dca90_0 .net "cout", 0 0, L_0x55fb2d0a2ab0;  1 drivers
v0x55fb2c4d5110_0 .net "h_1_out", 0 0, L_0x55fb2d0a2700;  1 drivers
S_0x55fb2c2d6290 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2eda10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a2700 .functor XOR 1, L_0x55fb2d0a2b40, L_0x55fb2d0a25c0, C4<0>, C4<0>;
L_0x55fb2d0a27b0 .functor AND 1, L_0x55fb2d0a2b40, L_0x55fb2d0a25c0, C4<1>, C4<1>;
v0x55fb2c4ed600_0 .net "S", 0 0, L_0x55fb2d0a2700;  alias, 1 drivers
v0x55fb2c4ef550_0 .net "a", 0 0, L_0x55fb2d0a2b40;  alias, 1 drivers
v0x55fb2c4efe70_0 .net "b", 0 0, L_0x55fb2d0a25c0;  alias, 1 drivers
v0x55fb2c4f1dc0_0 .net "cout", 0 0, L_0x55fb2d0a27b0;  alias, 1 drivers
S_0x55fb2c2bce20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2eda10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a2840 .functor XOR 1, L_0x55fb2d0a2700, L_0x55fb2d0a2dc0, C4<0>, C4<0>;
L_0x55fb2d0a29d0 .functor AND 1, L_0x55fb2d0a2700, L_0x55fb2d0a2dc0, C4<1>, C4<1>;
v0x55fb2c4f26e0_0 .net "S", 0 0, L_0x55fb2d0a2840;  alias, 1 drivers
v0x55fb2c4f4630_0 .net "a", 0 0, L_0x55fb2d0a2700;  alias, 1 drivers
v0x55fb2c4f4f50_0 .net "b", 0 0, L_0x55fb2d0a2dc0;  alias, 1 drivers
v0x55fb2c4f6ea0_0 .net "cout", 0 0, L_0x55fb2d0a29d0;  alias, 1 drivers
S_0x55fb2c2bf690 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c4f46f0 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2c2c26a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2bf690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a30a0 .functor OR 1, L_0x55fb2d0898e0, L_0x55fb2d0a3030, C4<0>, C4<0>;
v0x55fb2c2c0ef0_0 .net "S", 0 0, L_0x55fb2d0a2fc0;  1 drivers
v0x55fb2c2c1810_0 .net "a", 0 0, L_0x55fb2d0a3110;  1 drivers
v0x55fb2c2b9620_0 .net "b", 0 0, L_0x55fb2d0a3240;  1 drivers
v0x55fb2c2b9e00_0 .net "c_1", 0 0, L_0x55fb2d0898e0;  1 drivers
v0x55fb2c2bbe10_0 .net "c_2", 0 0, L_0x55fb2d0a3030;  1 drivers
v0x55fb2c2bc730_0 .net "cin", 0 0, L_0x55fb2d0a3450;  1 drivers
v0x55fb2c2be680_0 .net "cout", 0 0, L_0x55fb2d0a30a0;  1 drivers
v0x55fb2c2befa0_0 .net "h_1_out", 0 0, L_0x55fb2d0a2c70;  1 drivers
S_0x55fb2c2c7e70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2c26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a2c70 .functor XOR 1, L_0x55fb2d0a3110, L_0x55fb2d0a3240, C4<0>, C4<0>;
L_0x55fb2d0898e0 .functor AND 1, L_0x55fb2d0a3110, L_0x55fb2d0a3240, C4<1>, C4<1>;
v0x55fb2c4df300_0 .net "S", 0 0, L_0x55fb2d0a2c70;  alias, 1 drivers
v0x55fb2c4e1b70_0 .net "a", 0 0, L_0x55fb2d0a3110;  alias, 1 drivers
v0x55fb2c4e6c50_0 .net "b", 0 0, L_0x55fb2d0a3240;  alias, 1 drivers
v0x55fb2c4e94c0_0 .net "cout", 0 0, L_0x55fb2d0898e0;  alias, 1 drivers
S_0x55fb2c2ca6e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2c26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a2fc0 .functor XOR 1, L_0x55fb2d0a2c70, L_0x55fb2d0a3450, C4<0>, C4<0>;
L_0x55fb2d0a3030 .functor AND 1, L_0x55fb2d0a2c70, L_0x55fb2d0a3450, C4<1>, C4<1>;
v0x55fb2c4ebd30_0 .net "S", 0 0, L_0x55fb2d0a2fc0;  alias, 1 drivers
v0x55fb2c4f0e10_0 .net "a", 0 0, L_0x55fb2d0a2c70;  alias, 1 drivers
v0x55fb2c4f3680_0 .net "b", 0 0, L_0x55fb2d0a3450;  alias, 1 drivers
v0x55fb2c4f5ef0_0 .net "cout", 0 0, L_0x55fb2d0a3030;  alias, 1 drivers
S_0x55fb2c2cd6f0 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c4f0ed0 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2c2d3a20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2cd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a37d0 .functor OR 1, L_0x55fb2d0a35f0, L_0x55fb2d0a3760, C4<0>, C4<0>;
v0x55fb2c2c7780_0 .net "S", 0 0, L_0x55fb2d0a3660;  1 drivers
v0x55fb2c2c96d0_0 .net "a", 0 0, L_0x55fb2d0a3840;  1 drivers
v0x55fb2c2c9ff0_0 .net "b", 0 0, L_0x55fb2d0a3370;  1 drivers
v0x55fb2c2c8720_0 .net "c_1", 0 0, L_0x55fb2d0a35f0;  1 drivers
v0x55fb2c2caf90_0 .net "c_2", 0 0, L_0x55fb2d0a3760;  1 drivers
v0x55fb2c2dcbd0_0 .net "cin", 0 0, L_0x55fb2d0a3af0;  1 drivers
v0x55fb2c2dd4f0_0 .net "cout", 0 0, L_0x55fb2d0a37d0;  1 drivers
v0x55fb2c2d00e0_0 .net "h_1_out", 0 0, L_0x55fb2d0a3580;  1 drivers
S_0x55fb2c4f7eb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2d3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a3580 .functor XOR 1, L_0x55fb2d0a3840, L_0x55fb2d0a3370, C4<0>, C4<0>;
L_0x55fb2d0a35f0 .functor AND 1, L_0x55fb2d0a3840, L_0x55fb2d0a3370, C4<1>, C4<1>;
v0x55fb2c2bd6d0_0 .net "S", 0 0, L_0x55fb2d0a3580;  alias, 1 drivers
v0x55fb2c2bff40_0 .net "a", 0 0, L_0x55fb2d0a3840;  alias, 1 drivers
v0x55fb2c2bae30_0 .net "b", 0 0, L_0x55fb2d0a3370;  alias, 1 drivers
v0x55fb2c2cbf40_0 .net "cout", 0 0, L_0x55fb2d0a35f0;  alias, 1 drivers
S_0x55fb2c4e63a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2d3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a3660 .functor XOR 1, L_0x55fb2d0a3580, L_0x55fb2d0a3af0, C4<0>, C4<0>;
L_0x55fb2d0a3760 .functor AND 1, L_0x55fb2d0a3580, L_0x55fb2d0a3af0, C4<1>, C4<1>;
v0x55fb2c2cc860_0 .net "S", 0 0, L_0x55fb2d0a3660;  alias, 1 drivers
v0x55fb2c2c45d0_0 .net "a", 0 0, L_0x55fb2d0a3580;  alias, 1 drivers
v0x55fb2c2c4e50_0 .net "b", 0 0, L_0x55fb2d0a3af0;  alias, 1 drivers
v0x55fb2c2c6e60_0 .net "cout", 0 0, L_0x55fb2d0a3760;  alias, 1 drivers
S_0x55fb2c4e8c10 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c2c4690 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2c4eb480 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4e8c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a3f00 .functor OR 1, L_0x55fb2d0a3d20, L_0x55fb2d0a3e90, C4<0>, C4<0>;
v0x55fb2c2dac80_0 .net "S", 0 0, L_0x55fb2d0a3d90;  1 drivers
v0x55fb2c2d42d0_0 .net "a", 0 0, L_0x55fb2d0a3f70;  1 drivers
v0x55fb2c2d6b40_0 .net "b", 0 0, L_0x55fb2d0a40a0;  1 drivers
v0x55fb2c2d93b0_0 .net "c_1", 0 0, L_0x55fb2d0a3d20;  1 drivers
v0x55fb2c2d1a30_0 .net "c_2", 0 0, L_0x55fb2d0a3e90;  1 drivers
v0x55fb2c2dbc20_0 .net "cin", 0 0, L_0x55fb2d0a3c20;  1 drivers
v0x55fb2c2de150_0 .net "cout", 0 0, L_0x55fb2d0a3f00;  1 drivers
v0x55fb2c287e30_0 .net "h_1_out", 0 0, L_0x55fb2d0a3970;  1 drivers
S_0x55fb2c4edcf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4eb480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a3970 .functor XOR 1, L_0x55fb2d0a3f70, L_0x55fb2d0a40a0, C4<0>, C4<0>;
L_0x55fb2d0a3d20 .functor AND 1, L_0x55fb2d0a3f70, L_0x55fb2d0a40a0, C4<1>, C4<1>;
v0x55fb2c2d0a00_0 .net "S", 0 0, L_0x55fb2d0a3970;  alias, 1 drivers
v0x55fb2c2d2a10_0 .net "a", 0 0, L_0x55fb2d0a3f70;  alias, 1 drivers
v0x55fb2c2d3330_0 .net "b", 0 0, L_0x55fb2d0a40a0;  alias, 1 drivers
v0x55fb2c2d5280_0 .net "cout", 0 0, L_0x55fb2d0a3d20;  alias, 1 drivers
S_0x55fb2c4f0560 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4eb480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a3d90 .functor XOR 1, L_0x55fb2d0a3970, L_0x55fb2d0a3c20, C4<0>, C4<0>;
L_0x55fb2d0a3e90 .functor AND 1, L_0x55fb2d0a3970, L_0x55fb2d0a3c20, C4<1>, C4<1>;
v0x55fb2c2d5ba0_0 .net "S", 0 0, L_0x55fb2d0a3d90;  alias, 1 drivers
v0x55fb2c2d7af0_0 .net "a", 0 0, L_0x55fb2d0a3970;  alias, 1 drivers
v0x55fb2c2d8410_0 .net "b", 0 0, L_0x55fb2d0a3c20;  alias, 1 drivers
v0x55fb2c2da360_0 .net "cout", 0 0, L_0x55fb2d0a3e90;  alias, 1 drivers
S_0x55fb2c4f2dd0 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c2d7bb0 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2c4f5640 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4f2dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a45c0 .functor OR 1, L_0x55fb2d0a43e0, L_0x55fb2d0a4550, C4<0>, C4<0>;
v0x55fb2c28bc90_0 .net "S", 0 0, L_0x55fb2d0a4450;  1 drivers
v0x55fb2c28fa80_0 .net "a", 0 0, L_0x55fb2d0a4630;  1 drivers
v0x55fb2c28ccc0_0 .net "b", 0 0, L_0x55fb2d0a4880;  1 drivers
v0x55fb2c2f1ae0_0 .net "c_1", 0 0, L_0x55fb2d0a43e0;  1 drivers
v0x55fb2c2f2400_0 .net "c_2", 0 0, L_0x55fb2d0a4550;  1 drivers
v0x55fb2c2def80_0 .net "cin", 0 0, L_0x55fb2d0a49b0;  1 drivers
v0x55fb2c2dff10_0 .net "cout", 0 0, L_0x55fb2d0a45c0;  1 drivers
v0x55fb2c2e0830_0 .net "h_1_out", 0 0, L_0x55fb2d0a4370;  1 drivers
S_0x55fb2c4e3b30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4f5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a4370 .functor XOR 1, L_0x55fb2d0a4630, L_0x55fb2d0a4880, C4<0>, C4<0>;
L_0x55fb2d0a43e0 .functor AND 1, L_0x55fb2d0a4630, L_0x55fb2d0a4880, C4<1>, C4<1>;
v0x55fb2c288750_0 .net "S", 0 0, L_0x55fb2d0a4370;  alias, 1 drivers
v0x55fb2c2855a0_0 .net "a", 0 0, L_0x55fb2d0a4630;  alias, 1 drivers
v0x55fb2c285e20_0 .net "b", 0 0, L_0x55fb2d0a4880;  alias, 1 drivers
v0x55fb2c289c10_0 .net "cout", 0 0, L_0x55fb2d0a43e0;  alias, 1 drivers
S_0x55fb2c3c5bf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4f5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a4450 .functor XOR 1, L_0x55fb2d0a4370, L_0x55fb2d0a49b0, C4<0>, C4<0>;
L_0x55fb2d0a4550 .functor AND 1, L_0x55fb2d0a4370, L_0x55fb2d0a49b0, C4<1>, C4<1>;
v0x55fb2c286e50_0 .net "S", 0 0, L_0x55fb2d0a4450;  alias, 1 drivers
v0x55fb2c28dca0_0 .net "a", 0 0, L_0x55fb2d0a4370;  alias, 1 drivers
v0x55fb2c28e5c0_0 .net "b", 0 0, L_0x55fb2d0a49b0;  alias, 1 drivers
v0x55fb2c28b370_0 .net "cout", 0 0, L_0x55fb2d0a4550;  alias, 1 drivers
S_0x55fb2c3c8c00 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c28dd60 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2c4d7100 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3c8c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a4d80 .functor OR 1, L_0x55fb2d0a4810, L_0x55fb2d0a4d10, C4<0>, C4<0>;
v0x55fb2c2eca00_0 .net "S", 0 0, L_0x55fb2d0a4c10;  1 drivers
v0x55fb2c2ed320_0 .net "a", 0 0, L_0x55fb2d0a4df0;  1 drivers
v0x55fb2c2ef270_0 .net "b", 0 0, L_0x55fb2d0a4f20;  1 drivers
v0x55fb2c2efb90_0 .net "c_1", 0 0, L_0x55fb2d0a4810;  1 drivers
v0x55fb2c2e4100_0 .net "c_2", 0 0, L_0x55fb2d0a4d10;  1 drivers
v0x55fb2c2e6970_0 .net "cin", 0 0, L_0x55fb2d0a4ae0;  1 drivers
v0x55fb2c2e91e0_0 .net "cout", 0 0, L_0x55fb2d0a4d80;  1 drivers
v0x55fb2c2e1860_0 .net "h_1_out", 0 0, L_0x55fb2d0a4760;  1 drivers
S_0x55fb2c4d9970 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4d7100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a4760 .functor XOR 1, L_0x55fb2d0a4df0, L_0x55fb2d0a4f20, C4<0>, C4<0>;
L_0x55fb2d0a4810 .functor AND 1, L_0x55fb2d0a4df0, L_0x55fb2d0a4f20, C4<1>, C4<1>;
v0x55fb2c2e2840_0 .net "S", 0 0, L_0x55fb2d0a4760;  alias, 1 drivers
v0x55fb2c2e3160_0 .net "a", 0 0, L_0x55fb2d0a4df0;  alias, 1 drivers
v0x55fb2c2e50b0_0 .net "b", 0 0, L_0x55fb2d0a4f20;  alias, 1 drivers
v0x55fb2c2e59d0_0 .net "cout", 0 0, L_0x55fb2d0a4810;  alias, 1 drivers
S_0x55fb2c4dc1e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4d7100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a4c10 .functor XOR 1, L_0x55fb2d0a4760, L_0x55fb2d0a4ae0, C4<0>, C4<0>;
L_0x55fb2d0a4d10 .functor AND 1, L_0x55fb2d0a4760, L_0x55fb2d0a4ae0, C4<1>, C4<1>;
v0x55fb2c2e7920_0 .net "S", 0 0, L_0x55fb2d0a4c10;  alias, 1 drivers
v0x55fb2c2e8240_0 .net "a", 0 0, L_0x55fb2d0a4760;  alias, 1 drivers
v0x55fb2c2ea190_0 .net "b", 0 0, L_0x55fb2d0a4ae0;  alias, 1 drivers
v0x55fb2c2eaab0_0 .net "cout", 0 0, L_0x55fb2d0a4d10;  alias, 1 drivers
S_0x55fb2c4dea50 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c2e8300 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2c4e12c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4dea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a55f0 .functor OR 1, L_0x55fb2d0a5410, L_0x55fb2d0a5580, C4<0>, C4<0>;
v0x55fb2c240850_0 .net "S", 0 0, L_0x55fb2d0a5480;  1 drivers
v0x55fb2c2411d0_0 .net "a", 0 0, L_0x55fb2d0a5660;  1 drivers
v0x55fb2c23e2f0_0 .net "b", 0 0, L_0x55fb2d0a58e0;  1 drivers
v0x55fb2c2456a0_0 .net "c_1", 0 0, L_0x55fb2d0a5410;  1 drivers
v0x55fb2c245fc0_0 .net "c_2", 0 0, L_0x55fb2d0a5580;  1 drivers
v0x55fb2c242d70_0 .net "cin", 0 0, L_0x55fb2d0a5a10;  1 drivers
v0x55fb2c243690_0 .net "cout", 0 0, L_0x55fb2d0a55f0;  1 drivers
v0x55fb2c247480_0 .net "h_1_out", 0 0, L_0x55fb2d0a53a0;  1 drivers
S_0x55fb2c3c3380 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4e12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a53a0 .functor XOR 1, L_0x55fb2d0a5660, L_0x55fb2d0a58e0, C4<0>, C4<0>;
L_0x55fb2d0a5410 .functor AND 1, L_0x55fb2d0a5660, L_0x55fb2d0a58e0, C4<1>, C4<1>;
v0x55fb2c2eba50_0 .net "S", 0 0, L_0x55fb2d0a53a0;  alias, 1 drivers
v0x55fb2c2ee2c0_0 .net "a", 0 0, L_0x55fb2d0a5660;  alias, 1 drivers
v0x55fb2c2f30f0_0 .net "b", 0 0, L_0x55fb2d0a58e0;  alias, 1 drivers
v0x55fb2c2f3470_0 .net "cout", 0 0, L_0x55fb2d0a5410;  alias, 1 drivers
S_0x55fb2c4c7b50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4e12c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a5480 .functor XOR 1, L_0x55fb2d0a53a0, L_0x55fb2d0a5a10, C4<0>, C4<0>;
L_0x55fb2d0a5580 .functor AND 1, L_0x55fb2d0a53a0, L_0x55fb2d0a5a10, C4<1>, C4<1>;
v0x55fb2c23f2d0_0 .net "S", 0 0, L_0x55fb2d0a5480;  alias, 1 drivers
v0x55fb2c23fbf0_0 .net "a", 0 0, L_0x55fb2d0a53a0;  alias, 1 drivers
v0x55fb2c23c9a0_0 .net "b", 0 0, L_0x55fb2d0a5a10;  alias, 1 drivers
v0x55fb2c23d2c0_0 .net "cout", 0 0, L_0x55fb2d0a5580;  alias, 1 drivers
S_0x55fb2c4ca3c0 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c23fcb0 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2c4ccc30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4ca3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a5ef0 .functor OR 1, L_0x55fb2d0a5d10, L_0x55fb2d0a5e80, C4<0>, C4<0>;
v0x55fb2c2502a0_0 .net "S", 0 0, L_0x55fb2d0a5d80;  1 drivers
v0x55fb2c250c60_0 .net "a", 0 0, L_0x55fb2d0a5f60;  1 drivers
v0x55fb2c24b4d0_0 .net "b", 0 0, L_0x55fb2d0a6090;  1 drivers
v0x55fb2c236e10_0 .net "c_1", 0 0, L_0x55fb2d0a5d10;  1 drivers
v0x55fb2c237730_0 .net "c_2", 0 0, L_0x55fb2d0a5e80;  1 drivers
v0x55fb2c2381d0_0 .net "cin", 0 0, L_0x55fb2d0a6330;  1 drivers
v0x55fb2c239370_0 .net "cout", 0 0, L_0x55fb2d0a5ef0;  1 drivers
v0x55fb2c239c90_0 .net "h_1_out", 0 0, L_0x55fb2d0a5ca0;  1 drivers
S_0x55fb2c4cf4a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4ccc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a5ca0 .functor XOR 1, L_0x55fb2d0a5f60, L_0x55fb2d0a6090, C4<0>, C4<0>;
L_0x55fb2d0a5d10 .functor AND 1, L_0x55fb2d0a5f60, L_0x55fb2d0a6090, C4<1>, C4<1>;
v0x55fb2c2446c0_0 .net "S", 0 0, L_0x55fb2d0a5ca0;  alias, 1 drivers
v0x55fb2c24ed20_0 .net "a", 0 0, L_0x55fb2d0a5f60;  alias, 1 drivers
v0x55fb2c24f640_0 .net "b", 0 0, L_0x55fb2d0a6090;  alias, 1 drivers
v0x55fb2c249b80_0 .net "cout", 0 0, L_0x55fb2d0a5d10;  alias, 1 drivers
S_0x55fb2c3b8540 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4ccc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a5d80 .functor XOR 1, L_0x55fb2d0a5ca0, L_0x55fb2d0a6330, C4<0>, C4<0>;
L_0x55fb2d0a5e80 .functor AND 1, L_0x55fb2d0a5ca0, L_0x55fb2d0a6330, C4<1>, C4<1>;
v0x55fb2c24a4a0_0 .net "S", 0 0, L_0x55fb2d0a5d80;  alias, 1 drivers
v0x55fb2c24c4b0_0 .net "a", 0 0, L_0x55fb2d0a5ca0;  alias, 1 drivers
v0x55fb2c24cdd0_0 .net "b", 0 0, L_0x55fb2d0a6330;  alias, 1 drivers
v0x55fb2c24dd70_0 .net "cout", 0 0, L_0x55fb2d0a5e80;  alias, 1 drivers
S_0x55fb2c3badb0 .scope generate, "genblk1[16]" "genblk1[16]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c24c570 .param/l "i" 0 2 39, +C4<010000>;
S_0x55fb2c3be000 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3badb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a66b0 .functor OR 1, L_0x55fb2d0a64d0, L_0x55fb2d0a6640, C4<0>, C4<0>;
v0x55fb2c2577c0_0 .net "S", 0 0, L_0x55fb2d0a6540;  1 drivers
v0x55fb2c2580e0_0 .net "a", 0 0, L_0x55fb2d0a6720;  1 drivers
v0x55fb2c256810_0 .net "b", 0 0, L_0x55fb2d0a69d0;  1 drivers
v0x55fb2c259080_0 .net "c_1", 0 0, L_0x55fb2d0a64d0;  1 drivers
v0x55fb2c253f70_0 .net "c_2", 0 0, L_0x55fb2d0a6640;  1 drivers
v0x55fb2c2318a0_0 .net "cin", 0 0, L_0x55fb2d0a6b00;  1 drivers
v0x55fb2c23a810_0 .net "cout", 0 0, L_0x55fb2d0a66b0;  1 drivers
v0x55fb2c241610_0 .net "h_1_out", 0 0, L_0x55fb2d0a6460;  1 drivers
S_0x55fb2c4c52e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3be000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a6460 .functor XOR 1, L_0x55fb2d0a6720, L_0x55fb2d0a69d0, C4<0>, C4<0>;
L_0x55fb2d0a64d0 .functor AND 1, L_0x55fb2d0a6720, L_0x55fb2d0a69d0, C4<1>, C4<1>;
v0x55fb2c238590_0 .net "S", 0 0, L_0x55fb2d0a6460;  alias, 1 drivers
v0x55fb2c25a030_0 .net "a", 0 0, L_0x55fb2d0a6720;  alias, 1 drivers
v0x55fb2c25a950_0 .net "b", 0 0, L_0x55fb2d0a69d0;  alias, 1 drivers
v0x55fb2c251350_0 .net "cout", 0 0, L_0x55fb2d0a64d0;  alias, 1 drivers
S_0x55fb2c4ad100 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3be000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a6540 .functor XOR 1, L_0x55fb2d0a6460, L_0x55fb2d0a6b00, C4<0>, C4<0>;
L_0x55fb2d0a6640 .functor AND 1, L_0x55fb2d0a6460, L_0x55fb2d0a6b00, C4<1>, C4<1>;
v0x55fb2c252620_0 .net "S", 0 0, L_0x55fb2d0a6540;  alias, 1 drivers
v0x55fb2c252f40_0 .net "a", 0 0, L_0x55fb2d0a6460;  alias, 1 drivers
v0x55fb2c254f50_0 .net "b", 0 0, L_0x55fb2d0a6b00;  alias, 1 drivers
v0x55fb2c255870_0 .net "cout", 0 0, L_0x55fb2d0a6640;  alias, 1 drivers
S_0x55fb2c4af970 .scope generate, "genblk1[17]" "genblk1[17]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c253000 .param/l "i" 0 2 39, +C4<010001>;
S_0x55fb2c4b88b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4af970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a7220 .functor OR 1, L_0x55fb2d0a7040, L_0x55fb2d0a71b0, C4<0>, C4<0>;
v0x55fb2c26de70_0 .net "S", 0 0, L_0x55fb2d0a70b0;  1 drivers
v0x55fb2c26ac20_0 .net "a", 0 0, L_0x55fb2d0a7290;  1 drivers
v0x55fb2c26b540_0 .net "b", 0 0, L_0x55fb2d0a73c0;  1 drivers
v0x55fb2c26f330_0 .net "c_1", 0 0, L_0x55fb2d0a7040;  1 drivers
v0x55fb2c26c570_0 .net "c_2", 0 0, L_0x55fb2d0a71b0;  1 drivers
v0x55fb2c276bd0_0 .net "cin", 0 0, L_0x55fb2d0a7690;  1 drivers
v0x55fb2c2774f0_0 .net "cout", 0 0, L_0x55fb2d0a7220;  1 drivers
v0x55fb2c271a30_0 .net "h_1_out", 0 0, L_0x55fb2d0a6fd0;  1 drivers
S_0x55fb2c4bb120 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4b88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a6fd0 .functor XOR 1, L_0x55fb2d0a7290, L_0x55fb2d0a73c0, C4<0>, C4<0>;
L_0x55fb2d0a7040 .functor AND 1, L_0x55fb2d0a7290, L_0x55fb2d0a73c0, C4<1>, C4<1>;
v0x55fb2c267180_0 .net "S", 0 0, L_0x55fb2d0a6fd0;  alias, 1 drivers
v0x55fb2c267aa0_0 .net "a", 0 0, L_0x55fb2d0a7290;  alias, 1 drivers
v0x55fb2c264850_0 .net "b", 0 0, L_0x55fb2d0a73c0;  alias, 1 drivers
v0x55fb2c265170_0 .net "cout", 0 0, L_0x55fb2d0a7040;  alias, 1 drivers
S_0x55fb2c4bd990 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4b88b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a70b0 .functor XOR 1, L_0x55fb2d0a6fd0, L_0x55fb2d0a7690, C4<0>, C4<0>;
L_0x55fb2d0a71b0 .functor AND 1, L_0x55fb2d0a6fd0, L_0x55fb2d0a7690, C4<1>, C4<1>;
v0x55fb2c268700_0 .net "S", 0 0, L_0x55fb2d0a70b0;  alias, 1 drivers
v0x55fb2c269080_0 .net "a", 0 0, L_0x55fb2d0a6fd0;  alias, 1 drivers
v0x55fb2c2661a0_0 .net "b", 0 0, L_0x55fb2d0a7690;  alias, 1 drivers
v0x55fb2c26d550_0 .net "cout", 0 0, L_0x55fb2d0a71b0;  alias, 1 drivers
S_0x55fb2c4c0200 .scope generate, "genblk1[18]" "genblk1[18]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c269140 .param/l "i" 0 2 39, +C4<010010>;
S_0x55fb2c4c2a70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4c0200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a7a10 .functor OR 1, L_0x55fb2d0a7830, L_0x55fb2d0a79a0, C4<0>, C4<0>;
v0x55fb2c25f670_0 .net "S", 0 0, L_0x55fb2d0a78a0;  1 drivers
v0x55fb2c260080_0 .net "a", 0 0, L_0x55fb2d0a7a80;  1 drivers
v0x55fb2c261220_0 .net "b", 0 0, L_0x55fb2d0a7d60;  1 drivers
v0x55fb2c261b40_0 .net "c_1", 0 0, L_0x55fb2d0a7830;  1 drivers
v0x55fb2c2623a0_0 .net "c_2", 0 0, L_0x55fb2d0a79a0;  1 drivers
v0x55fb2c260440_0 .net "cin", 0 0, L_0x55fb2d0a7e90;  1 drivers
v0x55fb2c281ee0_0 .net "cout", 0 0, L_0x55fb2d0a7a10;  1 drivers
v0x55fb2c282800_0 .net "h_1_out", 0 0, L_0x55fb2d0a77c0;  1 drivers
S_0x55fb2c4aa890 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4c2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a77c0 .functor XOR 1, L_0x55fb2d0a7a80, L_0x55fb2d0a7d60, C4<0>, C4<0>;
L_0x55fb2d0a7830 .functor AND 1, L_0x55fb2d0a7a80, L_0x55fb2d0a7d60, C4<1>, C4<1>;
v0x55fb2c272350_0 .net "S", 0 0, L_0x55fb2d0a77c0;  alias, 1 drivers
v0x55fb2c274360_0 .net "a", 0 0, L_0x55fb2d0a7a80;  alias, 1 drivers
v0x55fb2c274c80_0 .net "b", 0 0, L_0x55fb2d0a7d60;  alias, 1 drivers
v0x55fb2c275c20_0 .net "cout", 0 0, L_0x55fb2d0a7830;  alias, 1 drivers
S_0x55fb2c493460 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4c2a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a78a0 .functor XOR 1, L_0x55fb2d0a77c0, L_0x55fb2d0a7e90, C4<0>, C4<0>;
L_0x55fb2d0a79a0 .functor AND 1, L_0x55fb2d0a77c0, L_0x55fb2d0a7e90, C4<1>, C4<1>;
v0x55fb2c278150_0 .net "S", 0 0, L_0x55fb2d0a78a0;  alias, 1 drivers
v0x55fb2c278b10_0 .net "a", 0 0, L_0x55fb2d0a77c0;  alias, 1 drivers
v0x55fb2c273380_0 .net "b", 0 0, L_0x55fb2d0a7e90;  alias, 1 drivers
v0x55fb2c25ed50_0 .net "cout", 0 0, L_0x55fb2d0a79a0;  alias, 1 drivers
S_0x55fb2c495cd0 .scope generate, "genblk1[19]" "genblk1[19]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c278bd0 .param/l "i" 0 2 39, +C4<010011>;
S_0x55fb2c498540 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c495cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a83d0 .functor OR 1, L_0x55fb2d0a81f0, L_0x55fb2d0a8360, C4<0>, C4<0>;
v0x55fb2c280f30_0 .net "S", 0 0, L_0x55fb2d0a8260;  1 drivers
v0x55fb2c27be20_0 .net "a", 0 0, L_0x55fb2d0a8440;  1 drivers
v0x55fb2c25c0f0_0 .net "b", 0 0, L_0x55fb2d0a8570;  1 drivers
v0x55fb2c2626c0_0 .net "c_1", 0 0, L_0x55fb2d0a81f0;  1 drivers
v0x55fb2c2694c0_0 .net "c_2", 0 0, L_0x55fb2d0a8360;  1 drivers
v0x55fb2c29b500_0 .net "cin", 0 0, L_0x55fb2d0a8870;  1 drivers
v0x55fb2c29be20_0 .net "cout", 0 0, L_0x55fb2d0a83d0;  1 drivers
v0x55fb2c298bd0_0 .net "h_1_out", 0 0, L_0x55fb2d0a8180;  1 drivers
S_0x55fb2c49adb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c498540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a8180 .functor XOR 1, L_0x55fb2d0a8440, L_0x55fb2d0a8570, C4<0>, C4<0>;
L_0x55fb2d0a81f0 .functor AND 1, L_0x55fb2d0a8440, L_0x55fb2d0a8570, C4<1>, C4<1>;
v0x55fb2c279200_0 .net "S", 0 0, L_0x55fb2d0a8180;  alias, 1 drivers
v0x55fb2c27a4d0_0 .net "a", 0 0, L_0x55fb2d0a8440;  alias, 1 drivers
v0x55fb2c27adf0_0 .net "b", 0 0, L_0x55fb2d0a8570;  alias, 1 drivers
v0x55fb2c27ce00_0 .net "cout", 0 0, L_0x55fb2d0a81f0;  alias, 1 drivers
S_0x55fb2c4a2f40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c498540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a8260 .functor XOR 1, L_0x55fb2d0a8180, L_0x55fb2d0a8870, C4<0>, C4<0>;
L_0x55fb2d0a8360 .functor AND 1, L_0x55fb2d0a8180, L_0x55fb2d0a8870, C4<1>, C4<1>;
v0x55fb2c27d720_0 .net "S", 0 0, L_0x55fb2d0a8260;  alias, 1 drivers
v0x55fb2c27f670_0 .net "a", 0 0, L_0x55fb2d0a8180;  alias, 1 drivers
v0x55fb2c27ff90_0 .net "b", 0 0, L_0x55fb2d0a8870;  alias, 1 drivers
v0x55fb2c27e6c0_0 .net "cout", 0 0, L_0x55fb2d0a8360;  alias, 1 drivers
S_0x55fb2c4a57b0 .scope generate, "genblk1[20]" "genblk1[20]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c27f730 .param/l "i" 0 2 39, +C4<010100>;
S_0x55fb2c4a8020 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4a57b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a8bf0 .functor OR 1, L_0x55fb2d0a8a10, L_0x55fb2d0a8b80, C4<0>, C4<0>;
v0x55fb2c2a36b0_0 .net "S", 0 0, L_0x55fb2d0a8a80;  1 drivers
v0x55fb2c2a08f0_0 .net "a", 0 0, L_0x55fb2d0a8c60;  1 drivers
v0x55fb2c2aaf50_0 .net "b", 0 0, L_0x55fb2d0a8f70;  1 drivers
v0x55fb2c2ab870_0 .net "c_1", 0 0, L_0x55fb2d0a8a10;  1 drivers
v0x55fb2c2a5db0_0 .net "c_2", 0 0, L_0x55fb2d0a8b80;  1 drivers
v0x55fb2c2a66d0_0 .net "cin", 0 0, L_0x55fb2d0a90a0;  1 drivers
v0x55fb2c2a86e0_0 .net "cout", 0 0, L_0x55fb2d0a8bf0;  1 drivers
v0x55fb2c2a9000_0 .net "h_1_out", 0 0, L_0x55fb2d0a89a0;  1 drivers
S_0x55fb2c490bf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4a8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a89a0 .functor XOR 1, L_0x55fb2d0a8c60, L_0x55fb2d0a8f70, C4<0>, C4<0>;
L_0x55fb2d0a8a10 .functor AND 1, L_0x55fb2d0a8c60, L_0x55fb2d0a8f70, C4<1>, C4<1>;
v0x55fb2c2994f0_0 .net "S", 0 0, L_0x55fb2d0a89a0;  alias, 1 drivers
v0x55fb2c29ca80_0 .net "a", 0 0, L_0x55fb2d0a8c60;  alias, 1 drivers
v0x55fb2c29d400_0 .net "b", 0 0, L_0x55fb2d0a8f70;  alias, 1 drivers
v0x55fb2c29a520_0 .net "cout", 0 0, L_0x55fb2d0a8a10;  alias, 1 drivers
S_0x55fb2cb895b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4a8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a8a80 .functor XOR 1, L_0x55fb2d0a89a0, L_0x55fb2d0a90a0, C4<0>, C4<0>;
L_0x55fb2d0a8b80 .functor AND 1, L_0x55fb2d0a89a0, L_0x55fb2d0a90a0, C4<1>, C4<1>;
v0x55fb2c2a18d0_0 .net "S", 0 0, L_0x55fb2d0a8a80;  alias, 1 drivers
v0x55fb2c2a21f0_0 .net "a", 0 0, L_0x55fb2d0a89a0;  alias, 1 drivers
v0x55fb2c29efa0_0 .net "b", 0 0, L_0x55fb2d0a90a0;  alias, 1 drivers
v0x55fb2c29f8c0_0 .net "cout", 0 0, L_0x55fb2d0a8b80;  alias, 1 drivers
S_0x55fb2cb89930 .scope generate, "genblk1[21]" "genblk1[21]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c2a22b0 .param/l "i" 0 2 39, +C4<010101>;
S_0x55fb2cb8be20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb89930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a9610 .functor OR 1, L_0x55fb2d0a9430, L_0x55fb2d0a95a0, C4<0>, C4<0>;
v0x55fb2c295ec0_0 .net "S", 0 0, L_0x55fb2d0a94a0;  1 drivers
v0x55fb2c296720_0 .net "a", 0 0, L_0x55fb2d0a9680;  1 drivers
v0x55fb2c2947c0_0 .net "b", 0 0, L_0x55fb2d0a97b0;  1 drivers
v0x55fb2c2b6260_0 .net "c_1", 0 0, L_0x55fb2d0a9430;  1 drivers
v0x55fb2c2b6b80_0 .net "c_2", 0 0, L_0x55fb2d0a95a0;  1 drivers
v0x55fb2c2ad580_0 .net "cin", 0 0, L_0x55fb2d0a9ae0;  1 drivers
v0x55fb2c2ae850_0 .net "cout", 0 0, L_0x55fb2d0a9610;  1 drivers
v0x55fb2c2af170_0 .net "h_1_out", 0 0, L_0x55fb2d0a93c0;  1 drivers
S_0x55fb2cb8c1a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb8be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a93c0 .functor XOR 1, L_0x55fb2d0a9680, L_0x55fb2d0a97b0, C4<0>, C4<0>;
L_0x55fb2d0a9430 .functor AND 1, L_0x55fb2d0a9680, L_0x55fb2d0a97b0, C4<1>, C4<1>;
v0x55fb2c2a9fa0_0 .net "S", 0 0, L_0x55fb2d0a93c0;  alias, 1 drivers
v0x55fb2c2ac4d0_0 .net "a", 0 0, L_0x55fb2d0a9680;  alias, 1 drivers
v0x55fb2c2ace90_0 .net "b", 0 0, L_0x55fb2d0a97b0;  alias, 1 drivers
v0x55fb2c2a7700_0 .net "cout", 0 0, L_0x55fb2d0a9430;  alias, 1 drivers
S_0x55fb2cb8e690 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb8be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a94a0 .functor XOR 1, L_0x55fb2d0a93c0, L_0x55fb2d0a9ae0, C4<0>, C4<0>;
L_0x55fb2d0a95a0 .functor AND 1, L_0x55fb2d0a93c0, L_0x55fb2d0a9ae0, C4<1>, C4<1>;
v0x55fb2c2930d0_0 .net "S", 0 0, L_0x55fb2d0a94a0;  alias, 1 drivers
v0x55fb2c2939f0_0 .net "a", 0 0, L_0x55fb2d0a93c0;  alias, 1 drivers
v0x55fb2c294400_0 .net "b", 0 0, L_0x55fb2d0a9ae0;  alias, 1 drivers
v0x55fb2c2955a0_0 .net "cout", 0 0, L_0x55fb2d0a95a0;  alias, 1 drivers
S_0x55fb2cb8ea10 .scope generate, "genblk1[22]" "genblk1[22]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c293ab0 .param/l "i" 0 2 39, +C4<010110>;
S_0x55fb2c48e380 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb8ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0a9e60 .functor OR 1, L_0x55fb2d0a9c80, L_0x55fb2d0a9df0, C4<0>, C4<0>;
v0x55fb2c296a40_0 .net "S", 0 0, L_0x55fb2d0a9cf0;  1 drivers
v0x55fb2c29d840_0 .net "a", 0 0, L_0x55fb2d0a9ed0;  1 drivers
v0x55fb2c284050_0 .net "b", 0 0, L_0x55fb2d0aa210;  1 drivers
v0x55fb2c28fe20_0 .net "c_1", 0 0, L_0x55fb2d0a9c80;  1 drivers
v0x55fb2c2c3050_0 .net "c_2", 0 0, L_0x55fb2d0a9df0;  1 drivers
v0x55fb2c381160_0 .net "cin", 0 0, L_0x55fb2d0aa340;  1 drivers
v0x55fb2c381a80_0 .net "cout", 0 0, L_0x55fb2d0a9e60;  1 drivers
v0x55fb2c379890_0 .net "h_1_out", 0 0, L_0x55fb2d0a9c10;  1 drivers
S_0x55fb2cb870c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c48e380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a9c10 .functor XOR 1, L_0x55fb2d0a9ed0, L_0x55fb2d0aa210, C4<0>, C4<0>;
L_0x55fb2d0a9c80 .functor AND 1, L_0x55fb2d0a9ed0, L_0x55fb2d0aa210, C4<1>, C4<1>;
v0x55fb2c2b1180_0 .net "S", 0 0, L_0x55fb2d0a9c10;  alias, 1 drivers
v0x55fb2c2b1aa0_0 .net "a", 0 0, L_0x55fb2d0a9ed0;  alias, 1 drivers
v0x55fb2c2b39f0_0 .net "b", 0 0, L_0x55fb2d0aa210;  alias, 1 drivers
v0x55fb2c2b4310_0 .net "cout", 0 0, L_0x55fb2d0a9c80;  alias, 1 drivers
S_0x55fb2cb7f3f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c48e380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0a9cf0 .functor XOR 1, L_0x55fb2d0a9c10, L_0x55fb2d0aa340, C4<0>, C4<0>;
L_0x55fb2d0a9df0 .functor AND 1, L_0x55fb2d0a9c10, L_0x55fb2d0aa340, C4<1>, C4<1>;
v0x55fb2c2b2a40_0 .net "S", 0 0, L_0x55fb2d0a9cf0;  alias, 1 drivers
v0x55fb2c2b52b0_0 .net "a", 0 0, L_0x55fb2d0a9c10;  alias, 1 drivers
v0x55fb2c2b01a0_0 .net "b", 0 0, L_0x55fb2d0aa340;  alias, 1 drivers
v0x55fb2c28ffc0_0 .net "cout", 0 0, L_0x55fb2d0a9df0;  alias, 1 drivers
S_0x55fb2cb7f770 .scope generate, "genblk1[23]" "genblk1[23]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c2b5370 .param/l "i" 0 2 39, +C4<010111>;
S_0x55fb2cb81c60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb7f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0aa8e0 .functor OR 1, L_0x55fb2d0aa700, L_0x55fb2d0aa870, C4<0>, C4<0>;
v0x55fb2c38c1b0_0 .net "S", 0 0, L_0x55fb2d0aa770;  1 drivers
v0x55fb2c38cad0_0 .net "a", 0 0, L_0x55fb2d0aa950;  1 drivers
v0x55fb2c384840_0 .net "b", 0 0, L_0x55fb2d0aaa80;  1 drivers
v0x55fb2c3850c0_0 .net "c_1", 0 0, L_0x55fb2d0aa700;  1 drivers
v0x55fb2c3870d0_0 .net "c_2", 0 0, L_0x55fb2d0aa870;  1 drivers
v0x55fb2c3879f0_0 .net "cin", 0 0, L_0x55fb2d0aade0;  1 drivers
v0x55fb2c389940_0 .net "cout", 0 0, L_0x55fb2d0aa8e0;  1 drivers
v0x55fb2c38a260_0 .net "h_1_out", 0 0, L_0x55fb2d0aa690;  1 drivers
S_0x55fb2cb81fe0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb81c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0aa690 .functor XOR 1, L_0x55fb2d0aa950, L_0x55fb2d0aaa80, C4<0>, C4<0>;
L_0x55fb2d0aa700 .functor AND 1, L_0x55fb2d0aa950, L_0x55fb2d0aaa80, C4<1>, C4<1>;
v0x55fb2c37a070_0 .net "S", 0 0, L_0x55fb2d0aa690;  alias, 1 drivers
v0x55fb2c37c080_0 .net "a", 0 0, L_0x55fb2d0aa950;  alias, 1 drivers
v0x55fb2c37c9a0_0 .net "b", 0 0, L_0x55fb2d0aaa80;  alias, 1 drivers
v0x55fb2c37e8f0_0 .net "cout", 0 0, L_0x55fb2d0aa700;  alias, 1 drivers
S_0x55fb2cb844d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb81c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0aa770 .functor XOR 1, L_0x55fb2d0aa690, L_0x55fb2d0aade0, C4<0>, C4<0>;
L_0x55fb2d0aa870 .functor AND 1, L_0x55fb2d0aa690, L_0x55fb2d0aade0, C4<1>, C4<1>;
v0x55fb2c37f210_0 .net "S", 0 0, L_0x55fb2d0aa770;  alias, 1 drivers
v0x55fb2c37d940_0 .net "a", 0 0, L_0x55fb2d0aa690;  alias, 1 drivers
v0x55fb2c3801b0_0 .net "b", 0 0, L_0x55fb2d0aade0;  alias, 1 drivers
v0x55fb2c37b0a0_0 .net "cout", 0 0, L_0x55fb2d0aa870;  alias, 1 drivers
S_0x55fb2cb84850 .scope generate, "genblk1[24]" "genblk1[24]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c37da00 .param/l "i" 0 2 39, +C4<011000>;
S_0x55fb2cb86d40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb84850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0ab160 .functor OR 1, L_0x55fb2d0aaf80, L_0x55fb2d0ab0f0, C4<0>, C4<0>;
v0x55fb2c3954f0_0 .net "S", 0 0, L_0x55fb2d0aaff0;  1 drivers
v0x55fb2c395e10_0 .net "a", 0 0, L_0x55fb2d0ab1d0;  1 drivers
v0x55fb2c397d60_0 .net "b", 0 0, L_0x55fb2d0ab540;  1 drivers
v0x55fb2c398680_0 .net "c_1", 0 0, L_0x55fb2d0aaf80;  1 drivers
v0x55fb2c39a5d0_0 .net "c_2", 0 0, L_0x55fb2d0ab0f0;  1 drivers
v0x55fb2c39aef0_0 .net "cin", 0 0, L_0x55fb2d0ab670;  1 drivers
v0x55fb2c394540_0 .net "cout", 0 0, L_0x55fb2d0ab160;  1 drivers
v0x55fb2c396db0_0 .net "h_1_out", 0 0, L_0x55fb2d0aaf10;  1 drivers
S_0x55fb2cb7cf00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb86d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0aaf10 .functor XOR 1, L_0x55fb2d0ab1d0, L_0x55fb2d0ab540, C4<0>, C4<0>;
L_0x55fb2d0aaf80 .functor AND 1, L_0x55fb2d0ab1d0, L_0x55fb2d0ab540, C4<1>, C4<1>;
v0x55fb2c388990_0 .net "S", 0 0, L_0x55fb2d0aaf10;  alias, 1 drivers
v0x55fb2c38b200_0 .net "a", 0 0, L_0x55fb2d0ab1d0;  alias, 1 drivers
v0x55fb2c39ce40_0 .net "b", 0 0, L_0x55fb2d0ab540;  alias, 1 drivers
v0x55fb2c39d760_0 .net "cout", 0 0, L_0x55fb2d0aaf80;  alias, 1 drivers
S_0x55fb2cb75220 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb86d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0aaff0 .functor XOR 1, L_0x55fb2d0aaf10, L_0x55fb2d0ab670, C4<0>, C4<0>;
L_0x55fb2d0ab0f0 .functor AND 1, L_0x55fb2d0aaf10, L_0x55fb2d0ab670, C4<1>, C4<1>;
v0x55fb2c390350_0 .net "S", 0 0, L_0x55fb2d0aaff0;  alias, 1 drivers
v0x55fb2c390c70_0 .net "a", 0 0, L_0x55fb2d0aaf10;  alias, 1 drivers
v0x55fb2c392c80_0 .net "b", 0 0, L_0x55fb2d0ab670;  alias, 1 drivers
v0x55fb2c3935a0_0 .net "cout", 0 0, L_0x55fb2d0ab0f0;  alias, 1 drivers
S_0x55fb2cb755a0 .scope generate, "genblk1[25]" "genblk1[25]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c390d30 .param/l "i" 0 2 39, +C4<011001>;
S_0x55fb2cb77a90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb755a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0abc40 .functor OR 1, L_0x55fb2d0aba60, L_0x55fb2d0abbd0, C4<0>, C4<0>;
v0x55fb2c349e80_0 .net "S", 0 0, L_0x55fb2d0abad0;  1 drivers
v0x55fb2c34df10_0 .net "a", 0 0, L_0x55fb2d0abcb0;  1 drivers
v0x55fb2c34e830_0 .net "b", 0 0, L_0x55fb2d0abde0;  1 drivers
v0x55fb2c34b5e0_0 .net "c_1", 0 0, L_0x55fb2d0aba60;  1 drivers
v0x55fb2c34bf00_0 .net "c_2", 0 0, L_0x55fb2d0abbd0;  1 drivers
v0x55fb2c34fcf0_0 .net "cin", 0 0, L_0x55fb2d0ac170;  1 drivers
v0x55fb2c34cf30_0 .net "cout", 0 0, L_0x55fb2d0abc40;  1 drivers
v0x55fb2c3b1d50_0 .net "h_1_out", 0 0, L_0x55fb2d0ab9f0;  1 drivers
S_0x55fb2cb77e10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb77a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ab9f0 .functor XOR 1, L_0x55fb2d0abcb0, L_0x55fb2d0abde0, C4<0>, C4<0>;
L_0x55fb2d0aba60 .functor AND 1, L_0x55fb2d0abcb0, L_0x55fb2d0abde0, C4<1>, C4<1>;
v0x55fb2c399620_0 .net "S", 0 0, L_0x55fb2d0ab9f0;  alias, 1 drivers
v0x55fb2c391ca0_0 .net "a", 0 0, L_0x55fb2d0abcb0;  alias, 1 drivers
v0x55fb2c39be90_0 .net "b", 0 0, L_0x55fb2d0abde0;  alias, 1 drivers
v0x55fb2c39e3c0_0 .net "cout", 0 0, L_0x55fb2d0aba60;  alias, 1 drivers
S_0x55fb2cb7a300 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb77a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0abad0 .functor XOR 1, L_0x55fb2d0ab9f0, L_0x55fb2d0ac170, C4<0>, C4<0>;
L_0x55fb2d0abbd0 .functor AND 1, L_0x55fb2d0ab9f0, L_0x55fb2d0ac170, C4<1>, C4<1>;
v0x55fb2c3480a0_0 .net "S", 0 0, L_0x55fb2d0abad0;  alias, 1 drivers
v0x55fb2c3489c0_0 .net "a", 0 0, L_0x55fb2d0ab9f0;  alias, 1 drivers
v0x55fb2c345810_0 .net "b", 0 0, L_0x55fb2d0ac170;  alias, 1 drivers
v0x55fb2c346090_0 .net "cout", 0 0, L_0x55fb2d0abbd0;  alias, 1 drivers
S_0x55fb2cb7a680 .scope generate, "genblk1[26]" "genblk1[26]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c348a80 .param/l "i" 0 2 39, +C4<011010>;
S_0x55fb2cb7cb80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb7a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0ac4f0 .functor OR 1, L_0x55fb2d0ac310, L_0x55fb2d0ac480, C4<0>, C4<0>;
v0x55fb2c3a84b0_0 .net "S", 0 0, L_0x55fb2d0ac380;  1 drivers
v0x55fb2c3aa400_0 .net "a", 0 0, L_0x55fb2d0ac560;  1 drivers
v0x55fb2c3aad20_0 .net "b", 0 0, L_0x55fb2d0ac900;  1 drivers
v0x55fb2c3acc70_0 .net "c_1", 0 0, L_0x55fb2d0ac310;  1 drivers
v0x55fb2c3ad590_0 .net "c_2", 0 0, L_0x55fb2d0ac480;  1 drivers
v0x55fb2c3af4e0_0 .net "cin", 0 0, L_0x55fb2d0aca30;  1 drivers
v0x55fb2c3afe00_0 .net "cout", 0 0, L_0x55fb2d0ac4f0;  1 drivers
v0x55fb2c3a4370_0 .net "h_1_out", 0 0, L_0x55fb2d0ac2a0;  1 drivers
S_0x55fb2cb72d30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb7cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ac2a0 .functor XOR 1, L_0x55fb2d0ac560, L_0x55fb2d0ac900, C4<0>, C4<0>;
L_0x55fb2d0ac310 .functor AND 1, L_0x55fb2d0ac560, L_0x55fb2d0ac900, C4<1>, C4<1>;
v0x55fb2c3b2670_0 .net "S", 0 0, L_0x55fb2d0ac2a0;  alias, 1 drivers
v0x55fb2c3a0180_0 .net "a", 0 0, L_0x55fb2d0ac560;  alias, 1 drivers
v0x55fb2c3a0aa0_0 .net "b", 0 0, L_0x55fb2d0ac900;  alias, 1 drivers
v0x55fb2c3a2ab0_0 .net "cout", 0 0, L_0x55fb2d0ac310;  alias, 1 drivers
S_0x55fb2cb6b060 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb7cb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ac380 .functor XOR 1, L_0x55fb2d0ac2a0, L_0x55fb2d0aca30, C4<0>, C4<0>;
L_0x55fb2d0ac480 .functor AND 1, L_0x55fb2d0ac2a0, L_0x55fb2d0aca30, C4<1>, C4<1>;
v0x55fb2c3a33d0_0 .net "S", 0 0, L_0x55fb2d0ac380;  alias, 1 drivers
v0x55fb2c3a5320_0 .net "a", 0 0, L_0x55fb2d0ac2a0;  alias, 1 drivers
v0x55fb2c3a5c40_0 .net "b", 0 0, L_0x55fb2d0aca30;  alias, 1 drivers
v0x55fb2c3a7b90_0 .net "cout", 0 0, L_0x55fb2d0ac480;  alias, 1 drivers
S_0x55fb2cb6b3e0 .scope generate, "genblk1[27]" "genblk1[27]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c3a53e0 .param/l "i" 0 2 39, +C4<011011>;
S_0x55fb2cb6d8d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb6b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0ad030 .functor OR 1, L_0x55fb2d0ace50, L_0x55fb2d0acfc0, C4<0>, C4<0>;
v0x55fb2c2fcb60_0 .net "S", 0 0, L_0x55fb2d0acec0;  1 drivers
v0x55fb2c2fd480_0 .net "a", 0 0, L_0x55fb2d0ad0a0;  1 drivers
v0x55fb2c300a10_0 .net "b", 0 0, L_0x55fb2d0ad1d0;  1 drivers
v0x55fb2c301390_0 .net "c_1", 0 0, L_0x55fb2d0ace50;  1 drivers
v0x55fb2c2fe4b0_0 .net "c_2", 0 0, L_0x55fb2d0acfc0;  1 drivers
v0x55fb2c305860_0 .net "cin", 0 0, L_0x55fb2d0ad590;  1 drivers
v0x55fb2c306180_0 .net "cout", 0 0, L_0x55fb2d0ad030;  1 drivers
v0x55fb2c302f30_0 .net "h_1_out", 0 0, L_0x55fb2d0acde0;  1 drivers
S_0x55fb2cb6dc50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb6d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0acde0 .functor XOR 1, L_0x55fb2d0ad0a0, L_0x55fb2d0ad1d0, C4<0>, C4<0>;
L_0x55fb2d0ace50 .functor AND 1, L_0x55fb2d0ad0a0, L_0x55fb2d0ad1d0, C4<1>, C4<1>;
v0x55fb2c3a6be0_0 .net "S", 0 0, L_0x55fb2d0acde0;  alias, 1 drivers
v0x55fb2c3a1ad0_0 .net "a", 0 0, L_0x55fb2d0ad0a0;  alias, 1 drivers
v0x55fb2c3abcc0_0 .net "b", 0 0, L_0x55fb2d0ad1d0;  alias, 1 drivers
v0x55fb2c3ae530_0 .net "cout", 0 0, L_0x55fb2d0ace50;  alias, 1 drivers
S_0x55fb2cb70140 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb6d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0acec0 .functor XOR 1, L_0x55fb2d0acde0, L_0x55fb2d0ad590, C4<0>, C4<0>;
L_0x55fb2d0acfc0 .functor AND 1, L_0x55fb2d0acde0, L_0x55fb2d0ad590, C4<1>, C4<1>;
v0x55fb2c3b3360_0 .net "S", 0 0, L_0x55fb2d0acec0;  alias, 1 drivers
v0x55fb2c3b36e0_0 .net "a", 0 0, L_0x55fb2d0acde0;  alias, 1 drivers
v0x55fb2c2ff490_0 .net "b", 0 0, L_0x55fb2d0ad590;  alias, 1 drivers
v0x55fb2c2ffdb0_0 .net "cout", 0 0, L_0x55fb2d0acfc0;  alias, 1 drivers
S_0x55fb2cb704c0 .scope generate, "genblk1[28]" "genblk1[28]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c3b37a0 .param/l "i" 0 2 39, +C4<011100>;
S_0x55fb2cb729b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0ad910 .functor OR 1, L_0x55fb2d0ad730, L_0x55fb2d0ad8a0, C4<0>, C4<0>;
v0x55fb2c30cf90_0 .net "S", 0 0, L_0x55fb2d0ad7a0;  1 drivers
v0x55fb2c30df30_0 .net "a", 0 0, L_0x55fb2d0ad980;  1 drivers
v0x55fb2c310460_0 .net "b", 0 0, L_0x55fb2d0add50;  1 drivers
v0x55fb2c310e20_0 .net "c_1", 0 0, L_0x55fb2d0ad730;  1 drivers
v0x55fb2c30b690_0 .net "c_2", 0 0, L_0x55fb2d0ad8a0;  1 drivers
v0x55fb2c2f6fd0_0 .net "cin", 0 0, L_0x55fb2d0ade80;  1 drivers
v0x55fb2c2f78f0_0 .net "cout", 0 0, L_0x55fb2d0ad910;  1 drivers
v0x55fb2c2f8390_0 .net "h_1_out", 0 0, L_0x55fb2d0ad6c0;  1 drivers
S_0x55fb2cb68b70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb729b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ad6c0 .functor XOR 1, L_0x55fb2d0ad980, L_0x55fb2d0add50, C4<0>, C4<0>;
L_0x55fb2d0ad730 .functor AND 1, L_0x55fb2d0ad980, L_0x55fb2d0add50, C4<1>, C4<1>;
v0x55fb2c303850_0 .net "S", 0 0, L_0x55fb2d0ad6c0;  alias, 1 drivers
v0x55fb2c307640_0 .net "a", 0 0, L_0x55fb2d0ad980;  alias, 1 drivers
v0x55fb2c304880_0 .net "b", 0 0, L_0x55fb2d0add50;  alias, 1 drivers
v0x55fb2c30eee0_0 .net "cout", 0 0, L_0x55fb2d0ad730;  alias, 1 drivers
S_0x55fb2cb59550 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb729b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ad7a0 .functor XOR 1, L_0x55fb2d0ad6c0, L_0x55fb2d0ade80, C4<0>, C4<0>;
L_0x55fb2d0ad8a0 .functor AND 1, L_0x55fb2d0ad6c0, L_0x55fb2d0ade80, C4<1>, C4<1>;
v0x55fb2c30f800_0 .net "S", 0 0, L_0x55fb2d0ad7a0;  alias, 1 drivers
v0x55fb2c309d40_0 .net "a", 0 0, L_0x55fb2d0ad6c0;  alias, 1 drivers
v0x55fb2c30a660_0 .net "b", 0 0, L_0x55fb2d0ade80;  alias, 1 drivers
v0x55fb2c30c670_0 .net "cout", 0 0, L_0x55fb2d0ad8a0;  alias, 1 drivers
S_0x55fb2cb5bdc0 .scope generate, "genblk1[29]" "genblk1[29]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c309e00 .param/l "i" 0 2 39, +C4<011101>;
S_0x55fb2cb5e630 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb5bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0ae4b0 .functor OR 1, L_0x55fb2d0ae2d0, L_0x55fb2d0ae440, C4<0>, C4<0>;
v0x55fb2c313100_0 .net "S", 0 0, L_0x55fb2d0ae340;  1 drivers
v0x55fb2c315110_0 .net "a", 0 0, L_0x55fb2d0ae520;  1 drivers
v0x55fb2c315a30_0 .net "b", 0 0, L_0x55fb2d0ae650;  1 drivers
v0x55fb2c317980_0 .net "c_1", 0 0, L_0x55fb2d0ae2d0;  1 drivers
v0x55fb2c3182a0_0 .net "c_2", 0 0, L_0x55fb2d0ae440;  1 drivers
v0x55fb2c3169d0_0 .net "cin", 0 0, L_0x55fb2d0aee50;  1 drivers
v0x55fb2c319240_0 .net "cout", 0 0, L_0x55fb2d0ae4b0;  1 drivers
v0x55fb2c314130_0 .net "h_1_out", 0 0, L_0x55fb2d0ae260;  1 drivers
S_0x55fb2cb60ea0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb5e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ae260 .functor XOR 1, L_0x55fb2d0ae520, L_0x55fb2d0ae650, C4<0>, C4<0>;
L_0x55fb2d0ae2d0 .functor AND 1, L_0x55fb2d0ae520, L_0x55fb2d0ae650, C4<1>, C4<1>;
v0x55fb2c2f9530_0 .net "S", 0 0, L_0x55fb2d0ae260;  alias, 1 drivers
v0x55fb2c2f9e50_0 .net "a", 0 0, L_0x55fb2d0ae520;  alias, 1 drivers
v0x55fb2c2fa6b0_0 .net "b", 0 0, L_0x55fb2d0ae650;  alias, 1 drivers
v0x55fb2c2f8750_0 .net "cout", 0 0, L_0x55fb2d0ae2d0;  alias, 1 drivers
S_0x55fb2cb63710 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb5e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0ae340 .functor XOR 1, L_0x55fb2d0ae260, L_0x55fb2d0aee50, C4<0>, C4<0>;
L_0x55fb2d0ae440 .functor AND 1, L_0x55fb2d0ae260, L_0x55fb2d0aee50, C4<1>, C4<1>;
v0x55fb2c31a1f0_0 .net "S", 0 0, L_0x55fb2d0ae340;  alias, 1 drivers
v0x55fb2c31ab10_0 .net "a", 0 0, L_0x55fb2d0ae260;  alias, 1 drivers
v0x55fb2c311510_0 .net "b", 0 0, L_0x55fb2d0aee50;  alias, 1 drivers
v0x55fb2c3127e0_0 .net "cout", 0 0, L_0x55fb2d0ae440;  alias, 1 drivers
S_0x55fb2cb65f80 .scope generate, "genblk1[30]" "genblk1[30]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c31abd0 .param/l "i" 0 2 39, +C4<011110>;
S_0x55fb2cb687f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb65f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0af1d0 .functor OR 1, L_0x55fb2d0aeff0, L_0x55fb2d0af160, C4<0>, C4<0>;
v0x55fb2c326410_0 .net "S", 0 0, L_0x55fb2d0af060;  1 drivers
v0x55fb2c32d7c0_0 .net "a", 0 0, L_0x55fb2d0af240;  1 drivers
v0x55fb2c32e0e0_0 .net "b", 0 0, L_0x55fb2d0af640;  1 drivers
v0x55fb2c32ae90_0 .net "c_1", 0 0, L_0x55fb2d0aeff0;  1 drivers
v0x55fb2c32b7b0_0 .net "c_2", 0 0, L_0x55fb2d0af160;  1 drivers
v0x55fb2c32f5a0_0 .net "cin", 0 0, L_0x55fb2d0af770;  1 drivers
v0x55fb2c32c7e0_0 .net "cout", 0 0, L_0x55fb2d0af1d0;  1 drivers
v0x55fb2c336e40_0 .net "h_1_out", 0 0, L_0x55fb2d0aef80;  1 drivers
S_0x55fb2cb56ce0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb687f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0aef80 .functor XOR 1, L_0x55fb2d0af240, L_0x55fb2d0af640, C4<0>, C4<0>;
L_0x55fb2d0aeff0 .functor AND 1, L_0x55fb2d0af240, L_0x55fb2d0af640, C4<1>, C4<1>;
v0x55fb2c2fa9d0_0 .net "S", 0 0, L_0x55fb2d0aef80;  alias, 1 drivers
v0x55fb2c3017d0_0 .net "a", 0 0, L_0x55fb2d0af240;  alias, 1 drivers
v0x55fb2c3273f0_0 .net "b", 0 0, L_0x55fb2d0af640;  alias, 1 drivers
v0x55fb2c327d10_0 .net "cout", 0 0, L_0x55fb2d0aeff0;  alias, 1 drivers
S_0x55fb2cb45310 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb687f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0af060 .functor XOR 1, L_0x55fb2d0aef80, L_0x55fb2d0af770, C4<0>, C4<0>;
L_0x55fb2d0af160 .functor AND 1, L_0x55fb2d0aef80, L_0x55fb2d0af770, C4<1>, C4<1>;
v0x55fb2c324ac0_0 .net "S", 0 0, L_0x55fb2d0af060;  alias, 1 drivers
v0x55fb2c3253e0_0 .net "a", 0 0, L_0x55fb2d0aef80;  alias, 1 drivers
v0x55fb2c328970_0 .net "b", 0 0, L_0x55fb2d0af770;  alias, 1 drivers
v0x55fb2c3292f0_0 .net "cout", 0 0, L_0x55fb2d0af160;  alias, 1 drivers
S_0x55fb2cb47a40 .scope generate, "genblk1[31]" "genblk1[31]" 2 39, 2 39 0, S_0x55fb2c316120;
 .timescale 0 0;
P_0x55fb2c3254a0 .param/l "i" 0 2 39, +C4<011111>;
S_0x55fb2cb4a2b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb47a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0afe20 .functor OR 1, L_0x55fb2d0afbf0, L_0x55fb2d0afd60, C4<0>, C4<0>;
v0x55fb2c3335f0_0 .net "S", 0 0, L_0x55fb2d0afc60;  1 drivers
v0x55fb2c31efc0_0 .net "a", 0 0, L_0x55fb2d0afe90;  1 drivers
v0x55fb2c31f8e0_0 .net "b", 0 0, L_0x55fb2d0affc0;  1 drivers
v0x55fb2c3202f0_0 .net "c_1", 0 0, L_0x55fb2d0afbf0;  1 drivers
v0x55fb2c321490_0 .net "c_2", 0 0, L_0x55fb2d0afd60;  1 drivers
v0x55fb2c321db0_0 .net "cin", 0 0, L_0x55fb2d0b03e0;  1 drivers
v0x55fb2c322610_0 .net "cout", 0 0, L_0x55fb2d0afe20;  1 drivers
v0x55fb2c3206b0_0 .net "h_1_out", 0 0, L_0x55fb2d0afb80;  1 drivers
S_0x55fb2cb4cb20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb4a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0afb80 .functor XOR 1, L_0x55fb2d0afe90, L_0x55fb2d0affc0, C4<0>, C4<0>;
L_0x55fb2d0afbf0 .functor AND 1, L_0x55fb2d0afe90, L_0x55fb2d0affc0, C4<1>, C4<1>;
v0x55fb2c337760_0 .net "S", 0 0, L_0x55fb2d0afb80;  alias, 1 drivers
v0x55fb2c331ca0_0 .net "a", 0 0, L_0x55fb2d0afe90;  alias, 1 drivers
v0x55fb2c3325c0_0 .net "b", 0 0, L_0x55fb2d0affc0;  alias, 1 drivers
v0x55fb2c3345d0_0 .net "cout", 0 0, L_0x55fb2d0afbf0;  alias, 1 drivers
S_0x55fb2cb4f390 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb4a2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0afc60 .functor XOR 1, L_0x55fb2d0afb80, L_0x55fb2d0b03e0, C4<0>, C4<0>;
L_0x55fb2d0afd60 .functor AND 1, L_0x55fb2d0afb80, L_0x55fb2d0b03e0, C4<1>, C4<1>;
v0x55fb2c334ef0_0 .net "S", 0 0, L_0x55fb2d0afc60;  alias, 1 drivers
v0x55fb2c335e90_0 .net "a", 0 0, L_0x55fb2d0afb80;  alias, 1 drivers
v0x55fb2c3383c0_0 .net "b", 0 0, L_0x55fb2d0b03e0;  alias, 1 drivers
v0x55fb2c338d80_0 .net "cout", 0 0, L_0x55fb2d0afd60;  alias, 1 drivers
S_0x55fb2cb51c00 .scope module, "dut1" "karatsuba_8" 2 232, 2 170 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x55fb2cebaf70 .functor BUFZ 8, L_0x55fb2cebaa50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2cebb240 .functor BUFZ 8, L_0x55fb2cebac90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2ca5ae10 .functor XOR 1, L_0x55fb2cf0bff0, L_0x55fb2cf0e150, C4<0>, C4<0>;
o0x7fd0c5290a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x55fb2cf3a2f0 .functor BUFZ 8, o0x7fd0c5290a58, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7fd0c5290c38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x55fb2cf52580 .functor BUFZ 8, o0x7fd0c5290c38, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2cf52770 .functor BUFZ 12, L_0x55fb2cf51cb0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x55fb2c5be4c0_0 .net "X", 7 0, L_0x55fb2cebaa50;  alias, 1 drivers
v0x55fb2c5be580_0 .net "Xe", 3 0, L_0x55fb2cebaed0;  1 drivers
v0x55fb2c5d7d10_0 .net "Xn", 3 0, L_0x55fb2cebada0;  1 drivers
v0x55fb2c5d7db0_0 .net "Y", 7 0, L_0x55fb2cebac90;  alias, 1 drivers
v0x55fb2c5d58d0_0 .net "Ye", 3 0, L_0x55fb2cebb1a0;  1 drivers
v0x55fb2c5d4980_0 .net "Yn", 3 0, L_0x55fb2cebb070;  1 drivers
v0x55fb2c5d4a20_0 .net "Z", 15 0, o0x7fd0c5277f48;  alias, 0 drivers
v0x55fb2c5d4000_0 .net *"_ivl_23", 7 0, L_0x55fb2cf3a2f0;  1 drivers
v0x55fb2c5d40a0_0 .net *"_ivl_27", 3 0, L_0x55fb2cf4be50;  1 drivers
v0x55fb2c5d3b60_0 .net *"_ivl_35", 7 0, L_0x55fb2cf52580;  1 drivers
v0x55fb2c5d3c20_0 .net *"_ivl_39", 11 0, L_0x55fb2cf52770;  1 drivers
v0x55fb2c5d2fd0_0 .net *"_ivl_4", 7 0, L_0x55fb2cebaf70;  1 drivers
v0x55fb2c5d2c20_0 .net *"_ivl_9", 7 0, L_0x55fb2cebb240;  1 drivers
L_0x7fd0c5137530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5d2050_0 .net "add", 0 0, L_0x7fd0c5137530;  1 drivers
L_0x7fd0c5138028 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5295f48 .resolv tri, L_0x7fd0c5138028, L_0x55fb2cf4bd10;
v0x55fb2c5d20f0_0 .net8 "big_z0", 11 0, RS_0x7fd0c5295f48;  2 drivers
v0x55fb2c5d16d0_0 .net "big_z0_z1", 11 0, L_0x55fb2cf51cb0;  1 drivers
L_0x7fd0c5138070 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52185e8 .resolv tri, L_0x7fd0c5138070, L_0x55fb2cf4bdb0;
v0x55fb2c5d1790_0 .net8 "big_z1", 11 0, RS_0x7fd0c52185e8;  2 drivers
L_0x7fd0c5138100 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c529c6f8 .resolv tri, L_0x7fd0c5138100, L_0x55fb2cf526d0;
v0x55fb2c5d71f0_0 .net8 "bigger_z0_z1", 15 0, RS_0x7fd0c529c6f8;  2 drivers
L_0x7fd0c51380b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c529c6c8 .resolv tri, L_0x7fd0c51380b8, L_0x55fb2cf52490;
v0x55fb2c5d72b0_0 .net8 "bigger_z2", 15 0, RS_0x7fd0c529c6c8;  2 drivers
v0x55fb2c5d6870_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf52210;  1 drivers
v0x55fb2c5d6910_0 .net "cout_z1", 0 0, L_0x55fb2cf3bb80;  1 drivers
v0x55fb2c5d63d0_0 .net "cout_z1_1", 0 0, L_0x55fb2c713110;  1 drivers
v0x55fb2c5ce690_0 .net "dummy_cout", 0 0, L_0x55fb2cf5b190;  1 drivers
v0x55fb2c5ce730_0 .net "signX", 0 0, L_0x55fb2cf0bff0;  1 drivers
v0x55fb2c5cc1c0_0 .net "signY", 0 0, L_0x55fb2cf0e150;  1 drivers
v0x55fb2c5cbe10_0 .net "sign_z3", 0 0, L_0x55fb2ca5ae10;  1 drivers
L_0x7fd0c51374e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5cbeb0_0 .net "sub", 0 0, L_0x7fd0c51374e8;  1 drivers
v0x55fb2c5ca8c0_0 .net "z", 15 0, L_0x55fb2cf5a6e0;  1 drivers
v0x55fb2c5ca960_0 .net "z0", 7 0, o0x7fd0c5290a58;  0 drivers
v0x55fb2c5ca420_0 .net "z1", 7 0, L_0x55fb2cf3b860;  1 drivers
v0x55fb2c5ca4c0_0 .net "z1_1", 7 0, L_0x55fb2c6b5570;  1 drivers
v0x55fb2c5cdb70_0 .net "z2", 7 0, o0x7fd0c5290c38;  0 drivers
o0x7fd0c5292ee8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fb2c5cd1f0_0 .net "z3", 7 0, o0x7fd0c5292ee8;  0 drivers
v0x55fb2c5cd290_0 .net "z3_1", 3 0, L_0x55fb2cf0bd20;  1 drivers
v0x55fb2c5ccd50_0 .net "z3_2", 3 0, L_0x55fb2cf0de80;  1 drivers
L_0x55fb2cebada0 .part L_0x55fb2cebaf70, 4, 4;
L_0x55fb2cebaed0 .part L_0x55fb2cebaf70, 0, 4;
L_0x55fb2cebb070 .part L_0x55fb2cebb240, 4, 4;
L_0x55fb2cebb1a0 .part L_0x55fb2cebb240, 0, 4;
L_0x55fb2cf4bd10 .part/pv L_0x55fb2cf3a2f0, 0, 8, 12;
L_0x55fb2cf4bdb0 .part/pv L_0x55fb2cf4be50, 8, 4, 12;
L_0x55fb2cf4be50 .part L_0x55fb2cf3b860, 0, 4;
L_0x55fb2cf52490 .part/pv L_0x55fb2cf52580, 8, 8, 16;
L_0x55fb2cf526d0 .part/pv L_0x55fb2cf52770, 0, 12, 16;
S_0x55fb2cb54470 .scope module, "A_1" "adder_subtractor_Nbit" 2 193, 2 48 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3336b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x7fd0c513cea0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf34fc0 .functor XOR 8, L_0x7fd0c513cea0, o0x7fd0c5290c38, C4<00000000>, C4<00000000>;
v0x55fb2c3d2d20_0 .net *"_ivl_0", 7 0, L_0x7fd0c513cea0;  1 drivers
v0x55fb2c3d3640_0 .net "a", 7 0, o0x7fd0c5290a58;  alias, 0 drivers
v0x55fb2c3d6bd0_0 .net "a_or_s", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c3d7550_0 .net "b", 7 0, o0x7fd0c5290c38;  alias, 0 drivers
v0x55fb2c3d4670_0 .net "cout", 0 0, L_0x55fb2c713110;  alias, 1 drivers
v0x55fb2c3dba20_0 .net "input_b", 7 0, L_0x55fb2cf34fc0;  1 drivers
v0x55fb2c3dc340_0 .net "out", 7 0, L_0x55fb2c6b5570;  alias, 1 drivers
S_0x55fb2c7e82a0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb54470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c72f0d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c4846f0_0 .net "S", 7 0, L_0x55fb2c6b5570;  alias, 1 drivers
v0x55fb2c489520_0 .net "a", 7 0, o0x7fd0c5290a58;  alias, 0 drivers
v0x55fb2c4898a0_0 .net "b", 7 0, L_0x55fb2cf34fc0;  alias, 1 drivers
v0x55fb2c489b80_0 .net "carin", 7 0, L_0x55fb2c6d4a30;  1 drivers
v0x55fb2c3d5650_0 .net "cin", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c3d5f70_0 .net "cout", 0 0, L_0x55fb2c713110;  alias, 1 drivers
L_0x55fb2cf35560 .part o0x7fd0c5290a58, 1, 1;
L_0x55fb2cf35740 .part L_0x55fb2cf34fc0, 1, 1;
L_0x55fb2cf35870 .part L_0x55fb2c6d4a30, 0, 1;
L_0x55fb2cf35d70 .part o0x7fd0c5290a58, 2, 1;
L_0x55fb2cf35ea0 .part L_0x55fb2cf34fc0, 2, 1;
L_0x55fb2cf36060 .part L_0x55fb2c6d4a30, 1, 1;
L_0x55fb2cf365b0 .part o0x7fd0c5290a58, 3, 1;
L_0x55fb2cf366e0 .part L_0x55fb2cf34fc0, 3, 1;
L_0x55fb2cf36860 .part L_0x55fb2c6d4a30, 2, 1;
L_0x55fb2cf36dd0 .part o0x7fd0c5290a58, 4, 1;
L_0x55fb2cf36f00 .part L_0x55fb2cf34fc0, 4, 1;
L_0x55fb2cf37030 .part L_0x55fb2c6d4a30, 3, 1;
L_0x55fb2cf37600 .part o0x7fd0c5290a58, 5, 1;
L_0x55fb2cf37840 .part L_0x55fb2cf34fc0, 5, 1;
L_0x55fb2cf37960 .part L_0x55fb2c6d4a30, 4, 1;
L_0x55fb2cf37e60 .part o0x7fd0c5290a58, 6, 1;
L_0x55fb2c7fd100 .part L_0x55fb2cf34fc0, 6, 1;
L_0x55fb2c812e70 .part L_0x55fb2c6d4a30, 5, 1;
L_0x55fb2c8c2780 .part o0x7fd0c5290a58, 7, 1;
L_0x55fb2c8be740 .part L_0x55fb2cf34fc0, 7, 1;
L_0x55fb2c7f57e0 .part L_0x55fb2c6d4a30, 6, 1;
L_0x55fb2c85b140 .part o0x7fd0c5290a58, 0, 1;
L_0x55fb2c86a060 .part L_0x55fb2cf34fc0, 0, 1;
LS_0x55fb2c6b5570_0_0 .concat8 [ 1 1 1 1], L_0x55fb2c6ec480, L_0x55fb2cf352f0, L_0x55fb2cf35ac0, L_0x55fb2cf362b0;
LS_0x55fb2c6b5570_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf36ad0, L_0x55fb2cf373a0, L_0x55fb2cf37b60, L_0x55fb2c82fac0;
L_0x55fb2c6b5570 .concat8 [ 4 4 0 0], LS_0x55fb2c6b5570_0_0, LS_0x55fb2c6b5570_0_4;
LS_0x55fb2c6d4a30_0_0 .concat8 [ 1 1 1 1], L_0x55fb2c717d50, L_0x55fb2cf354d0, L_0x55fb2cf35ce0, L_0x55fb2cf36520;
LS_0x55fb2c6d4a30_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf36d40, L_0x55fb2cf37570, L_0x55fb2cf37dd0, L_0x55fb2c901900;
L_0x55fb2c6d4a30 .concat8 [ 4 4 0 0], LS_0x55fb2c6d4a30_0_0, LS_0x55fb2c6d4a30_0_4;
L_0x55fb2c713110 .part L_0x55fb2c6d4a30, 7, 1;
S_0x55fb2c7d1240 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c717d50 .functor OR 1, L_0x55fb2c73e6e0, L_0x55fb2c74c120, C4<0>, C4<0>;
v0x55fb2c329730_0 .net "S", 0 0, L_0x55fb2c6ec480;  1 drivers
v0x55fb2c35b770_0 .net "a", 0 0, L_0x55fb2c85b140;  1 drivers
v0x55fb2c35c090_0 .net "b", 0 0, L_0x55fb2c86a060;  1 drivers
v0x55fb2c358e40_0 .net "c_1", 0 0, L_0x55fb2c73e6e0;  1 drivers
v0x55fb2c359760_0 .net "c_2", 0 0, L_0x55fb2c74c120;  1 drivers
v0x55fb2c35ccf0_0 .net "cin", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c35d670_0 .net "cout", 0 0, L_0x55fb2c717d50;  1 drivers
v0x55fb2c35a790_0 .net "h_1_out", 0 0, L_0x55fb2c621dc0;  1 drivers
S_0x55fb2c7d3ab0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7d1240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c621dc0 .functor XOR 1, L_0x55fb2c85b140, L_0x55fb2c86a060, C4<0>, C4<0>;
L_0x55fb2c73e6e0 .functor AND 1, L_0x55fb2c85b140, L_0x55fb2c86a060, C4<1>, C4<1>;
v0x55fb2c33d990_0 .net "S", 0 0, L_0x55fb2c621dc0;  alias, 1 drivers
v0x55fb2c33f8e0_0 .net "a", 0 0, L_0x55fb2c85b140;  alias, 1 drivers
v0x55fb2c340200_0 .net "b", 0 0, L_0x55fb2c86a060;  alias, 1 drivers
v0x55fb2c33e930_0 .net "cout", 0 0, L_0x55fb2c73e6e0;  alias, 1 drivers
S_0x55fb2c7db870 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7d1240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c6ec480 .functor XOR 1, L_0x55fb2c621dc0, L_0x7fd0c5137530, C4<0>, C4<0>;
L_0x55fb2c74c120 .functor AND 1, L_0x55fb2c621dc0, L_0x7fd0c5137530, C4<1>, C4<1>;
v0x55fb2c3411a0_0 .net "S", 0 0, L_0x55fb2c6ec480;  alias, 1 drivers
v0x55fb2c33c090_0 .net "a", 0 0, L_0x55fb2c621dc0;  alias, 1 drivers
v0x55fb2c31c360_0 .net "b", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c322930_0 .net "cout", 0 0, L_0x55fb2c74c120;  alias, 1 drivers
S_0x55fb2c7de0e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c33c150 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c7e0950 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7de0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf354d0 .functor OR 1, L_0x55fb2cf35210, L_0x55fb2cf353f0, C4<0>, C4<0>;
v0x55fb2c366020_0 .net "S", 0 0, L_0x55fb2cf352f0;  1 drivers
v0x55fb2c366940_0 .net "a", 0 0, L_0x55fb2cf35560;  1 drivers
v0x55fb2c368950_0 .net "b", 0 0, L_0x55fb2cf35740;  1 drivers
v0x55fb2c369270_0 .net "c_1", 0 0, L_0x55fb2cf35210;  1 drivers
v0x55fb2c36a210_0 .net "c_2", 0 0, L_0x55fb2cf353f0;  1 drivers
v0x55fb2c36c740_0 .net "cin", 0 0, L_0x55fb2cf35870;  1 drivers
v0x55fb2c36d100_0 .net "cout", 0 0, L_0x55fb2cf354d0;  1 drivers
v0x55fb2c367970_0 .net "h_1_out", 0 0, L_0x55fb2cf350c0;  1 drivers
S_0x55fb2c7e31c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7e0950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf350c0 .functor XOR 1, L_0x55fb2cf35560, L_0x55fb2cf35740, C4<0>, C4<0>;
L_0x55fb2cf35210 .functor AND 1, L_0x55fb2cf35560, L_0x55fb2cf35740, C4<1>, C4<1>;
v0x55fb2c361b40_0 .net "S", 0 0, L_0x55fb2cf350c0;  alias, 1 drivers
v0x55fb2c362460_0 .net "a", 0 0, L_0x55fb2cf35560;  alias, 1 drivers
v0x55fb2c35f210_0 .net "b", 0 0, L_0x55fb2cf35740;  alias, 1 drivers
v0x55fb2c35fb30_0 .net "cout", 0 0, L_0x55fb2cf35210;  alias, 1 drivers
S_0x55fb2c7e5a30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7e0950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf352f0 .functor XOR 1, L_0x55fb2cf350c0, L_0x55fb2cf35870, C4<0>, C4<0>;
L_0x55fb2cf353f0 .functor AND 1, L_0x55fb2cf350c0, L_0x55fb2cf35870, C4<1>, C4<1>;
v0x55fb2c363920_0 .net "S", 0 0, L_0x55fb2cf352f0;  alias, 1 drivers
v0x55fb2c360b60_0 .net "a", 0 0, L_0x55fb2cf350c0;  alias, 1 drivers
v0x55fb2c36b1c0_0 .net "b", 0 0, L_0x55fb2cf35870;  alias, 1 drivers
v0x55fb2c36bae0_0 .net "cout", 0 0, L_0x55fb2cf353f0;  alias, 1 drivers
S_0x55fb2c7ce9d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c3639e0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb3bdd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7ce9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf35ce0 .functor OR 1, L_0x55fb2cf35a30, L_0x55fb2cf35c00, C4<0>, C4<0>;
v0x55fb2c376df0_0 .net "S", 0 0, L_0x55fb2cf35ac0;  1 drivers
v0x55fb2c36d7f0_0 .net "a", 0 0, L_0x55fb2cf35d70;  1 drivers
v0x55fb2c36eac0_0 .net "b", 0 0, L_0x55fb2cf35ea0;  1 drivers
v0x55fb2c36f3e0_0 .net "c_1", 0 0, L_0x55fb2cf35a30;  1 drivers
v0x55fb2c3713f0_0 .net "c_2", 0 0, L_0x55fb2cf35c00;  1 drivers
v0x55fb2c371d10_0 .net "cin", 0 0, L_0x55fb2cf36060;  1 drivers
v0x55fb2c373c60_0 .net "cout", 0 0, L_0x55fb2cf35ce0;  1 drivers
v0x55fb2c374580_0 .net "h_1_out", 0 0, L_0x55fb2cf359a0;  1 drivers
S_0x55fb2cb3c150 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb3bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf359a0 .functor XOR 1, L_0x55fb2cf35d70, L_0x55fb2cf35ea0, C4<0>, C4<0>;
L_0x55fb2cf35a30 .functor AND 1, L_0x55fb2cf35d70, L_0x55fb2cf35ea0, C4<1>, C4<1>;
v0x55fb2c353340_0 .net "S", 0 0, L_0x55fb2cf359a0;  alias, 1 drivers
v0x55fb2c353c60_0 .net "a", 0 0, L_0x55fb2cf35d70;  alias, 1 drivers
v0x55fb2c354670_0 .net "b", 0 0, L_0x55fb2cf35ea0;  alias, 1 drivers
v0x55fb2c355810_0 .net "cout", 0 0, L_0x55fb2cf35a30;  alias, 1 drivers
S_0x55fb2cb3e640 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb3bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf35ac0 .functor XOR 1, L_0x55fb2cf359a0, L_0x55fb2cf36060, C4<0>, C4<0>;
L_0x55fb2cf35c00 .functor AND 1, L_0x55fb2cf359a0, L_0x55fb2cf36060, C4<1>, C4<1>;
v0x55fb2c356130_0 .net "S", 0 0, L_0x55fb2cf35ac0;  alias, 1 drivers
v0x55fb2c356990_0 .net "a", 0 0, L_0x55fb2cf359a0;  alias, 1 drivers
v0x55fb2c354a30_0 .net "b", 0 0, L_0x55fb2cf36060;  alias, 1 drivers
v0x55fb2c3764d0_0 .net "cout", 0 0, L_0x55fb2cf35c00;  alias, 1 drivers
S_0x55fb2cb3e9c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c356a50 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c7c7080 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb3e9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf36520 .functor OR 1, L_0x55fb2cf36220, L_0x55fb2cf36440, C4<0>, C4<0>;
v0x55fb2c3832c0_0 .net "S", 0 0, L_0x55fb2cf362b0;  1 drivers
v0x55fb2c457320_0 .net "a", 0 0, L_0x55fb2cf365b0;  1 drivers
v0x55fb2c457c40_0 .net "b", 0 0, L_0x55fb2cf366e0;  1 drivers
v0x55fb2c44fa50_0 .net "c_1", 0 0, L_0x55fb2cf36220;  1 drivers
v0x55fb2c450230_0 .net "c_2", 0 0, L_0x55fb2cf36440;  1 drivers
v0x55fb2c452240_0 .net "cin", 0 0, L_0x55fb2cf36860;  1 drivers
v0x55fb2c452b60_0 .net "cout", 0 0, L_0x55fb2cf36520;  1 drivers
v0x55fb2c454ab0_0 .net "h_1_out", 0 0, L_0x55fb2cf36190;  1 drivers
S_0x55fb2c7c98f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7c7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf36190 .functor XOR 1, L_0x55fb2cf365b0, L_0x55fb2cf366e0, C4<0>, C4<0>;
L_0x55fb2cf36220 .functor AND 1, L_0x55fb2cf365b0, L_0x55fb2cf366e0, C4<1>, C4<1>;
v0x55fb2c372cb0_0 .net "S", 0 0, L_0x55fb2cf36190;  alias, 1 drivers
v0x55fb2c375520_0 .net "a", 0 0, L_0x55fb2cf365b0;  alias, 1 drivers
v0x55fb2c370410_0 .net "b", 0 0, L_0x55fb2cf366e0;  alias, 1 drivers
v0x55fb2c350230_0 .net "cout", 0 0, L_0x55fb2cf36220;  alias, 1 drivers
S_0x55fb2c7cc160 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7c7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf362b0 .functor XOR 1, L_0x55fb2cf36190, L_0x55fb2cf36860, C4<0>, C4<0>;
L_0x55fb2cf36440 .functor AND 1, L_0x55fb2cf36190, L_0x55fb2cf36860, C4<1>, C4<1>;
v0x55fb2c356cb0_0 .net "S", 0 0, L_0x55fb2cf362b0;  alias, 1 drivers
v0x55fb2c35dab0_0 .net "a", 0 0, L_0x55fb2cf36190;  alias, 1 drivers
v0x55fb2c3442c0_0 .net "b", 0 0, L_0x55fb2cf36860;  alias, 1 drivers
v0x55fb2c350090_0 .net "cout", 0 0, L_0x55fb2cf36440;  alias, 1 drivers
S_0x55fb2cb398e0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c383380 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cb31c10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb398e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf36d40 .functor OR 1, L_0x55fb2cf36a40, L_0x55fb2cf36c60, C4<0>, C4<0>;
v0x55fb2c45d290_0 .net "S", 0 0, L_0x55fb2cf36ad0;  1 drivers
v0x55fb2c45dbb0_0 .net "a", 0 0, L_0x55fb2cf36dd0;  1 drivers
v0x55fb2c45fb00_0 .net "b", 0 0, L_0x55fb2cf36f00;  1 drivers
v0x55fb2c460420_0 .net "c_1", 0 0, L_0x55fb2cf36a40;  1 drivers
v0x55fb2c45eb50_0 .net "c_2", 0 0, L_0x55fb2cf36c60;  1 drivers
v0x55fb2c4613c0_0 .net "cin", 0 0, L_0x55fb2cf37030;  1 drivers
v0x55fb2c473000_0 .net "cout", 0 0, L_0x55fb2cf36d40;  1 drivers
v0x55fb2c473920_0 .net "h_1_out", 0 0, L_0x55fb2cf36990;  1 drivers
S_0x55fb2cb31f90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb31c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf36990 .functor XOR 1, L_0x55fb2cf36dd0, L_0x55fb2cf36f00, C4<0>, C4<0>;
L_0x55fb2cf36a40 .functor AND 1, L_0x55fb2cf36dd0, L_0x55fb2cf36f00, C4<1>, C4<1>;
v0x55fb2c4553d0_0 .net "S", 0 0, L_0x55fb2cf36990;  alias, 1 drivers
v0x55fb2c453b00_0 .net "a", 0 0, L_0x55fb2cf36dd0;  alias, 1 drivers
v0x55fb2c456370_0 .net "b", 0 0, L_0x55fb2cf36f00;  alias, 1 drivers
v0x55fb2c451260_0 .net "cout", 0 0, L_0x55fb2cf36a40;  alias, 1 drivers
S_0x55fb2cb34480 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb31c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf36ad0 .functor XOR 1, L_0x55fb2cf36990, L_0x55fb2cf37030, C4<0>, C4<0>;
L_0x55fb2cf36c60 .functor AND 1, L_0x55fb2cf36990, L_0x55fb2cf37030, C4<1>, C4<1>;
v0x55fb2c462370_0 .net "S", 0 0, L_0x55fb2cf36ad0;  alias, 1 drivers
v0x55fb2c462c90_0 .net "a", 0 0, L_0x55fb2cf36990;  alias, 1 drivers
v0x55fb2c45aa00_0 .net "b", 0 0, L_0x55fb2cf37030;  alias, 1 drivers
v0x55fb2c45b280_0 .net "cout", 0 0, L_0x55fb2cf36c60;  alias, 1 drivers
S_0x55fb2cb34800 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c462430 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cb36cf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb34800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf37570 .functor OR 1, L_0x55fb2cf37310, L_0x55fb2cf374e0, C4<0>, C4<0>;
v0x55fb2c470790_0 .net "S", 0 0, L_0x55fb2cf373a0;  1 drivers
v0x55fb2c4710b0_0 .net "a", 0 0, L_0x55fb2cf37600;  1 drivers
v0x55fb2c46a700_0 .net "b", 0 0, L_0x55fb2cf37840;  1 drivers
v0x55fb2c46cf70_0 .net "c_1", 0 0, L_0x55fb2cf37310;  1 drivers
v0x55fb2c46f7e0_0 .net "c_2", 0 0, L_0x55fb2cf374e0;  1 drivers
v0x55fb2c467e60_0 .net "cin", 0 0, L_0x55fb2cf37960;  1 drivers
v0x55fb2c472050_0 .net "cout", 0 0, L_0x55fb2cf37570;  1 drivers
v0x55fb2c474580_0 .net "h_1_out", 0 0, L_0x55fb2cf37260;  1 drivers
S_0x55fb2cb37070 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb36cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf37260 .functor XOR 1, L_0x55fb2cf37600, L_0x55fb2cf37840, C4<0>, C4<0>;
L_0x55fb2cf37310 .functor AND 1, L_0x55fb2cf37600, L_0x55fb2cf37840, C4<1>, C4<1>;
v0x55fb2c466510_0 .net "S", 0 0, L_0x55fb2cf37260;  alias, 1 drivers
v0x55fb2c466e30_0 .net "a", 0 0, L_0x55fb2cf37600;  alias, 1 drivers
v0x55fb2c468e40_0 .net "b", 0 0, L_0x55fb2cf37840;  alias, 1 drivers
v0x55fb2c469760_0 .net "cout", 0 0, L_0x55fb2cf37310;  alias, 1 drivers
S_0x55fb2cb39560 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb36cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf373a0 .functor XOR 1, L_0x55fb2cf37260, L_0x55fb2cf37960, C4<0>, C4<0>;
L_0x55fb2cf374e0 .functor AND 1, L_0x55fb2cf37260, L_0x55fb2cf37960, C4<1>, C4<1>;
v0x55fb2c46b6b0_0 .net "S", 0 0, L_0x55fb2cf373a0;  alias, 1 drivers
v0x55fb2c46bfd0_0 .net "a", 0 0, L_0x55fb2cf37260;  alias, 1 drivers
v0x55fb2c46df20_0 .net "b", 0 0, L_0x55fb2cf37960;  alias, 1 drivers
v0x55fb2c46e840_0 .net "cout", 0 0, L_0x55fb2cf374e0;  alias, 1 drivers
S_0x55fb2cb2f720 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c46c090 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cb22970 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb2f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf37dd0 .functor OR 1, L_0x55fb2cf37ad0, L_0x55fb2cf37cf0, C4<0>, C4<0>;
v0x55fb2c4220c0_0 .net "S", 0 0, L_0x55fb2cf37b60;  1 drivers
v0x55fb2c425eb0_0 .net "a", 0 0, L_0x55fb2cf37e60;  1 drivers
v0x55fb2c4230f0_0 .net "b", 0 0, L_0x55fb2c7fd100;  1 drivers
v0x55fb2c487f10_0 .net "c_1", 0 0, L_0x55fb2cf37ad0;  1 drivers
v0x55fb2c488830_0 .net "c_2", 0 0, L_0x55fb2cf37cf0;  1 drivers
v0x55fb2c4753b0_0 .net "cin", 0 0, L_0x55fb2c812e70;  1 drivers
v0x55fb2c476340_0 .net "cout", 0 0, L_0x55fb2cf37dd0;  1 drivers
v0x55fb2c476c60_0 .net "h_1_out", 0 0, L_0x55fb2cf371f0;  1 drivers
S_0x55fb2cb251e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb22970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf371f0 .functor XOR 1, L_0x55fb2cf37e60, L_0x55fb2c7fd100, C4<0>, C4<0>;
L_0x55fb2cf37ad0 .functor AND 1, L_0x55fb2cf37e60, L_0x55fb2c7fd100, C4<1>, C4<1>;
v0x55fb2c41e260_0 .net "S", 0 0, L_0x55fb2cf371f0;  alias, 1 drivers
v0x55fb2c41eb80_0 .net "a", 0 0, L_0x55fb2cf37e60;  alias, 1 drivers
v0x55fb2c41b9d0_0 .net "b", 0 0, L_0x55fb2c7fd100;  alias, 1 drivers
v0x55fb2c41c250_0 .net "cout", 0 0, L_0x55fb2cf37ad0;  alias, 1 drivers
S_0x55fb2cb27a50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb22970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf37b60 .functor XOR 1, L_0x55fb2cf371f0, L_0x55fb2c812e70, C4<0>, C4<0>;
L_0x55fb2cf37cf0 .functor AND 1, L_0x55fb2cf371f0, L_0x55fb2c812e70, C4<1>, C4<1>;
v0x55fb2c420040_0 .net "S", 0 0, L_0x55fb2cf37b60;  alias, 1 drivers
v0x55fb2c4240d0_0 .net "a", 0 0, L_0x55fb2cf371f0;  alias, 1 drivers
v0x55fb2c4249f0_0 .net "b", 0 0, L_0x55fb2c812e70;  alias, 1 drivers
v0x55fb2c4217a0_0 .net "cout", 0 0, L_0x55fb2cf37cf0;  alias, 1 drivers
S_0x55fb2cb2a2c0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c7e82a0;
 .timescale 0 0;
P_0x55fb2c424190 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cb2cb30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb2a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c901900 .functor OR 1, L_0x55fb2c81f040, L_0x55fb2c950c40, C4<0>, C4<0>;
v0x55fb2c482e30_0 .net "S", 0 0, L_0x55fb2c82fac0;  1 drivers
v0x55fb2c483750_0 .net "a", 0 0, L_0x55fb2c8c2780;  1 drivers
v0x55fb2c4856a0_0 .net "b", 0 0, L_0x55fb2c8be740;  1 drivers
v0x55fb2c485fc0_0 .net "c_1", 0 0, L_0x55fb2c81f040;  1 drivers
v0x55fb2c47a530_0 .net "c_2", 0 0, L_0x55fb2c950c40;  1 drivers
v0x55fb2c47cda0_0 .net "cin", 0 0, L_0x55fb2c7f57e0;  1 drivers
v0x55fb2c47f610_0 .net "cout", 0 0, L_0x55fb2c901900;  1 drivers
v0x55fb2c477c90_0 .net "h_1_out", 0 0, L_0x55fb2c810600;  1 drivers
S_0x55fb2cb2ceb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb2cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c810600 .functor XOR 1, L_0x55fb2c8c2780, L_0x55fb2c8be740, C4<0>, C4<0>;
L_0x55fb2c81f040 .functor AND 1, L_0x55fb2c8c2780, L_0x55fb2c8be740, C4<1>, C4<1>;
v0x55fb2c478c70_0 .net "S", 0 0, L_0x55fb2c810600;  alias, 1 drivers
v0x55fb2c479590_0 .net "a", 0 0, L_0x55fb2c8c2780;  alias, 1 drivers
v0x55fb2c47b4e0_0 .net "b", 0 0, L_0x55fb2c8be740;  alias, 1 drivers
v0x55fb2c47be00_0 .net "cout", 0 0, L_0x55fb2c81f040;  alias, 1 drivers
S_0x55fb2cb2f3a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb2cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c82fac0 .functor XOR 1, L_0x55fb2c810600, L_0x55fb2c7f57e0, C4<0>, C4<0>;
L_0x55fb2c950c40 .functor AND 1, L_0x55fb2c810600, L_0x55fb2c7f57e0, C4<1>, C4<1>;
v0x55fb2c47dd50_0 .net "S", 0 0, L_0x55fb2c82fac0;  alias, 1 drivers
v0x55fb2c47e670_0 .net "a", 0 0, L_0x55fb2c810600;  alias, 1 drivers
v0x55fb2c4805c0_0 .net "b", 0 0, L_0x55fb2c7f57e0;  alias, 1 drivers
v0x55fb2c480ee0_0 .net "cout", 0 0, L_0x55fb2c950c40;  alias, 1 drivers
S_0x55fb2cb20100 .scope module, "A_2" "adder_subtractor_Nbit" 2 198, 2 48 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c482ef0 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x55fb2ca61fb0 .functor XOR 8, L_0x55fb2ca70780, o0x7fd0c5292ee8, C4<00000000>, C4<00000000>;
v0x55fb2c753220_0 .net *"_ivl_0", 7 0, L_0x55fb2ca70780;  1 drivers
L_0x7fd0c5137fe0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fb2c755230_0 .net *"_ivl_3", 6 0, L_0x7fd0c5137fe0;  1 drivers
v0x55fb2c755b50_0 .net "a", 7 0, L_0x55fb2c6b5570;  alias, 1 drivers
v0x55fb2c757aa0_0 .net "a_or_s", 0 0, L_0x55fb2ca5ae10;  alias, 1 drivers
v0x55fb2c7583c0_0 .net "b", 7 0, o0x7fd0c5292ee8;  alias, 0 drivers
v0x55fb2c75a310_0 .net "cout", 0 0, L_0x55fb2cf3bb80;  alias, 1 drivers
v0x55fb2c75ac30_0 .net "input_b", 7 0, L_0x55fb2ca61fb0;  1 drivers
v0x55fb2c75cb80_0 .net "out", 7 0, L_0x55fb2cf3b860;  alias, 1 drivers
L_0x55fb2ca70780 .concat [ 1 7 0 0], L_0x55fb2ca5ae10, L_0x7fd0c5137fe0;
S_0x55fb2cb0e5f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb20100;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c60b120 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c459480_0 .net "S", 7 0, L_0x55fb2cf3b860;  alias, 1 drivers
v0x55fb2c3c95b0_0 .net "a", 7 0, L_0x55fb2c6b5570;  alias, 1 drivers
v0x55fb2c4b3190_0 .net "b", 7 0, L_0x55fb2ca61fb0;  alias, 1 drivers
v0x55fb2c7644d0_0 .net "carin", 7 0, L_0x55fb2cf3b9d0;  1 drivers
v0x55fb2c764df0_0 .net "cin", 0 0, L_0x55fb2ca5ae10;  alias, 1 drivers
v0x55fb2c752a90_0 .net "cout", 0 0, L_0x55fb2cf3bb80;  alias, 1 drivers
L_0x55fb2cf38540 .part L_0x55fb2c6b5570, 1, 1;
L_0x55fb2cf38670 .part L_0x55fb2ca61fb0, 1, 1;
L_0x55fb2cf387a0 .part L_0x55fb2cf3b9d0, 0, 1;
L_0x55fb2cf38b90 .part L_0x55fb2c6b5570, 2, 1;
L_0x55fb2cf38cc0 .part L_0x55fb2ca61fb0, 2, 1;
L_0x55fb2cf38e80 .part L_0x55fb2cf3b9d0, 1, 1;
L_0x55fb2cf39270 .part L_0x55fb2c6b5570, 3, 1;
L_0x55fb2cf394b0 .part L_0x55fb2ca61fb0, 3, 1;
L_0x55fb2cf39550 .part L_0x55fb2cf3b9d0, 2, 1;
L_0x55fb2cf39940 .part L_0x55fb2c6b5570, 4, 1;
L_0x55fb2cf39a70 .part L_0x55fb2ca61fb0, 4, 1;
L_0x55fb2cf39ba0 .part L_0x55fb2cf3b9d0, 3, 1;
L_0x55fb2cf3a090 .part L_0x55fb2c6b5570, 5, 1;
L_0x55fb2cf3a1c0 .part L_0x55fb2ca61fb0, 5, 1;
L_0x55fb2cf3a370 .part L_0x55fb2cf3b9d0, 4, 1;
L_0x55fb2cf3a6f0 .part L_0x55fb2c6b5570, 6, 1;
L_0x55fb2cf3a8b0 .part L_0x55fb2ca61fb0, 6, 1;
L_0x55fb2cf3aaf0 .part L_0x55fb2cf3b9d0, 5, 1;
L_0x55fb2cf3ae60 .part L_0x55fb2c6b5570, 7, 1;
L_0x55fb2cf3af90 .part L_0x55fb2ca61fb0, 7, 1;
L_0x55fb2cf3ab90 .part L_0x55fb2cf3b9d0, 6, 1;
L_0x55fb2cf3b5d0 .part L_0x55fb2c6b5570, 0, 1;
L_0x55fb2cf3b730 .part L_0x55fb2ca61fb0, 0, 1;
LS_0x55fb2cf3b860_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf3b2e0, L_0x55fb2cf38360, L_0x55fb2cf389b0, L_0x55fb2cf39090;
LS_0x55fb2cf3b860_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf39760, L_0x55fb2cf39eb0, L_0x55fb2cf3a510, L_0x55fb2cf3ad10;
L_0x55fb2cf3b860 .concat8 [ 4 4 0 0], LS_0x55fb2cf3b860_0_0, LS_0x55fb2cf3b860_0_4;
LS_0x55fb2cf3b9d0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf3b560, L_0x55fb2cf384d0, L_0x55fb2cf38b20, L_0x55fb2cf39200;
LS_0x55fb2cf3b9d0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf398d0, L_0x55fb2cf3a020, L_0x55fb2cf3a680, L_0x55fb2cf3adf0;
L_0x55fb2cf3b9d0 .concat8 [ 4 4 0 0], LS_0x55fb2cf3b9d0_0_0, LS_0x55fb2cf3b9d0_0_4;
L_0x55fb2cf3bb80 .part L_0x55fb2cf3b9d0, 7, 1;
S_0x55fb2cb10e60 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf3b560 .functor OR 1, L_0x55fb2cf3b270, L_0x55fb2cf3b3e0, C4<0>, C4<0>;
v0x55fb2c3e2830_0 .net "S", 0 0, L_0x55fb2cf3b2e0;  1 drivers
v0x55fb2c3e3150_0 .net "a", 0 0, L_0x55fb2cf3b5d0;  1 drivers
v0x55fb2c3e40f0_0 .net "b", 0 0, L_0x55fb2cf3b730;  1 drivers
v0x55fb2c3e6620_0 .net "c_1", 0 0, L_0x55fb2cf3b270;  1 drivers
v0x55fb2c3e6fe0_0 .net "c_2", 0 0, L_0x55fb2cf3b3e0;  1 drivers
v0x55fb2c3e1850_0 .net "cin", 0 0, L_0x55fb2ca5ae10;  alias, 1 drivers
v0x55fb2c3cd190_0 .net "cout", 0 0, L_0x55fb2cf3b560;  1 drivers
v0x55fb2c3cdab0_0 .net "h_1_out", 0 0, L_0x55fb2cf3b200;  1 drivers
S_0x55fb2cb136d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb10e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf3b200 .functor XOR 1, L_0x55fb2cf3b5d0, L_0x55fb2cf3b730, C4<0>, C4<0>;
L_0x55fb2cf3b270 .functor AND 1, L_0x55fb2cf3b5d0, L_0x55fb2cf3b730, C4<1>, C4<1>;
v0x55fb2c3d90f0_0 .net "S", 0 0, L_0x55fb2cf3b200;  alias, 1 drivers
v0x55fb2c3d9a10_0 .net "a", 0 0, L_0x55fb2cf3b5d0;  alias, 1 drivers
v0x55fb2c3dd800_0 .net "b", 0 0, L_0x55fb2cf3b730;  alias, 1 drivers
v0x55fb2c3daa40_0 .net "cout", 0 0, L_0x55fb2cf3b270;  alias, 1 drivers
S_0x55fb2cb15f40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb10e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf3b2e0 .functor XOR 1, L_0x55fb2cf3b200, L_0x55fb2ca5ae10, C4<0>, C4<0>;
L_0x55fb2cf3b3e0 .functor AND 1, L_0x55fb2cf3b200, L_0x55fb2ca5ae10, C4<1>, C4<1>;
v0x55fb2c3e50a0_0 .net "S", 0 0, L_0x55fb2cf3b2e0;  alias, 1 drivers
v0x55fb2c3e59c0_0 .net "a", 0 0, L_0x55fb2cf3b200;  alias, 1 drivers
v0x55fb2c3dff00_0 .net "b", 0 0, L_0x55fb2ca5ae10;  alias, 1 drivers
v0x55fb2c3e0820_0 .net "cout", 0 0, L_0x55fb2cf3b3e0;  alias, 1 drivers
S_0x55fb2cb187b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c3e5a80 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb1b020 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb187b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf384d0 .functor OR 1, L_0x55fb2c708900, L_0x55fb2cf38460, C4<0>, C4<0>;
v0x55fb2c3e89a0_0 .net "S", 0 0, L_0x55fb2cf38360;  1 drivers
v0x55fb2c3e92c0_0 .net "a", 0 0, L_0x55fb2cf38540;  1 drivers
v0x55fb2c3eb2d0_0 .net "b", 0 0, L_0x55fb2cf38670;  1 drivers
v0x55fb2c3ebbf0_0 .net "c_1", 0 0, L_0x55fb2c708900;  1 drivers
v0x55fb2c3edb40_0 .net "c_2", 0 0, L_0x55fb2cf38460;  1 drivers
v0x55fb2c3ee460_0 .net "cin", 0 0, L_0x55fb2cf387a0;  1 drivers
v0x55fb2c3ecb90_0 .net "cout", 0 0, L_0x55fb2cf384d0;  1 drivers
v0x55fb2c3ef400_0 .net "h_1_out", 0 0, L_0x55fb2c6dde50;  1 drivers
S_0x55fb2cb1d890 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb1b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c6dde50 .functor XOR 1, L_0x55fb2cf38540, L_0x55fb2cf38670, C4<0>, C4<0>;
L_0x55fb2c708900 .functor AND 1, L_0x55fb2cf38540, L_0x55fb2cf38670, C4<1>, C4<1>;
v0x55fb2c3ce550_0 .net "S", 0 0, L_0x55fb2c6dde50;  alias, 1 drivers
v0x55fb2c3cf6f0_0 .net "a", 0 0, L_0x55fb2cf38540;  alias, 1 drivers
v0x55fb2c3d0010_0 .net "b", 0 0, L_0x55fb2cf38670;  alias, 1 drivers
v0x55fb2c3d0870_0 .net "cout", 0 0, L_0x55fb2c708900;  alias, 1 drivers
S_0x55fb2cb0bd80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb1b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf38360 .functor XOR 1, L_0x55fb2c6dde50, L_0x55fb2cf387a0, C4<0>, C4<0>;
L_0x55fb2cf38460 .functor AND 1, L_0x55fb2c6dde50, L_0x55fb2cf387a0, C4<1>, C4<1>;
v0x55fb2c3ce910_0 .net "S", 0 0, L_0x55fb2cf38360;  alias, 1 drivers
v0x55fb2c3f03b0_0 .net "a", 0 0, L_0x55fb2c6dde50;  alias, 1 drivers
v0x55fb2c3f0cd0_0 .net "b", 0 0, L_0x55fb2cf387a0;  alias, 1 drivers
v0x55fb2c3e76d0_0 .net "cout", 0 0, L_0x55fb2cf38460;  alias, 1 drivers
S_0x55fb2caf48b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c3ce9d0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2caf7120 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2caf48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf38b20 .functor OR 1, L_0x55fb2cf38940, L_0x55fb2cf38ab0, C4<0>, C4<0>;
v0x55fb2c3feb30_0 .net "S", 0 0, L_0x55fb2cf389b0;  1 drivers
v0x55fb2c3ff4b0_0 .net "a", 0 0, L_0x55fb2cf38b90;  1 drivers
v0x55fb2c3fc5d0_0 .net "b", 0 0, L_0x55fb2cf38cc0;  1 drivers
v0x55fb2c403980_0 .net "c_1", 0 0, L_0x55fb2cf38940;  1 drivers
v0x55fb2c4042a0_0 .net "c_2", 0 0, L_0x55fb2cf38ab0;  1 drivers
v0x55fb2c401050_0 .net "cin", 0 0, L_0x55fb2cf38e80;  1 drivers
v0x55fb2c401970_0 .net "cout", 0 0, L_0x55fb2cf38b20;  1 drivers
v0x55fb2c405760_0 .net "h_1_out", 0 0, L_0x55fb2cf388d0;  1 drivers
S_0x55fb2caf9990 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2caf7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf388d0 .functor XOR 1, L_0x55fb2cf38b90, L_0x55fb2cf38cc0, C4<0>, C4<0>;
L_0x55fb2cf38940 .functor AND 1, L_0x55fb2cf38b90, L_0x55fb2cf38cc0, C4<1>, C4<1>;
v0x55fb2c3ea2f0_0 .net "S", 0 0, L_0x55fb2cf388d0;  alias, 1 drivers
v0x55fb2c3c9750_0 .net "a", 0 0, L_0x55fb2cf38b90;  alias, 1 drivers
v0x55fb2c3d0b90_0 .net "b", 0 0, L_0x55fb2cf38cc0;  alias, 1 drivers
v0x55fb2c3d7990_0 .net "cout", 0 0, L_0x55fb2cf38940;  alias, 1 drivers
S_0x55fb2cafc200 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2caf7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf389b0 .functor XOR 1, L_0x55fb2cf388d0, L_0x55fb2cf38e80, C4<0>, C4<0>;
L_0x55fb2cf38ab0 .functor AND 1, L_0x55fb2cf388d0, L_0x55fb2cf38e80, C4<1>, C4<1>;
v0x55fb2c3fd5b0_0 .net "S", 0 0, L_0x55fb2cf389b0;  alias, 1 drivers
v0x55fb2c3fded0_0 .net "a", 0 0, L_0x55fb2cf388d0;  alias, 1 drivers
v0x55fb2c3fac80_0 .net "b", 0 0, L_0x55fb2cf38e80;  alias, 1 drivers
v0x55fb2c3fb5a0_0 .net "cout", 0 0, L_0x55fb2cf38ab0;  alias, 1 drivers
S_0x55fb2cafea70 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c3fdf90 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb012e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cafea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf39200 .functor OR 1, L_0x55fb2cf39020, L_0x55fb2cf39190, C4<0>, C4<0>;
v0x55fb2c40e580_0 .net "S", 0 0, L_0x55fb2cf39090;  1 drivers
v0x55fb2c40ef40_0 .net "a", 0 0, L_0x55fb2cf39270;  1 drivers
v0x55fb2c4097b0_0 .net "b", 0 0, L_0x55fb2cf394b0;  1 drivers
v0x55fb2c3f5180_0 .net "c_1", 0 0, L_0x55fb2cf39020;  1 drivers
v0x55fb2c3f5aa0_0 .net "c_2", 0 0, L_0x55fb2cf39190;  1 drivers
v0x55fb2c3f64b0_0 .net "cin", 0 0, L_0x55fb2cf39550;  1 drivers
v0x55fb2c3f7650_0 .net "cout", 0 0, L_0x55fb2cf39200;  1 drivers
v0x55fb2c3f7f70_0 .net "h_1_out", 0 0, L_0x55fb2cf38fb0;  1 drivers
S_0x55fb2cb09510 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb012e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf38fb0 .functor XOR 1, L_0x55fb2cf39270, L_0x55fb2cf394b0, C4<0>, C4<0>;
L_0x55fb2cf39020 .functor AND 1, L_0x55fb2cf39270, L_0x55fb2cf394b0, C4<1>, C4<1>;
v0x55fb2c4029a0_0 .net "S", 0 0, L_0x55fb2cf38fb0;  alias, 1 drivers
v0x55fb2c40d000_0 .net "a", 0 0, L_0x55fb2cf39270;  alias, 1 drivers
v0x55fb2c40d920_0 .net "b", 0 0, L_0x55fb2cf394b0;  alias, 1 drivers
v0x55fb2c407e60_0 .net "cout", 0 0, L_0x55fb2cf39020;  alias, 1 drivers
S_0x55fb2caf2040 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb012e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf39090 .functor XOR 1, L_0x55fb2cf38fb0, L_0x55fb2cf39550, C4<0>, C4<0>;
L_0x55fb2cf39190 .functor AND 1, L_0x55fb2cf38fb0, L_0x55fb2cf39550, C4<1>, C4<1>;
v0x55fb2c408780_0 .net "S", 0 0, L_0x55fb2cf39090;  alias, 1 drivers
v0x55fb2c40a790_0 .net "a", 0 0, L_0x55fb2cf38fb0;  alias, 1 drivers
v0x55fb2c40b0b0_0 .net "b", 0 0, L_0x55fb2cf39550;  alias, 1 drivers
v0x55fb2c40c050_0 .net "cout", 0 0, L_0x55fb2cf39190;  alias, 1 drivers
S_0x55fb2cae0530 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c40e640 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cae2da0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cae0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf398d0 .functor OR 1, L_0x55fb2cf396f0, L_0x55fb2cf39860, C4<0>, C4<0>;
v0x55fb2c413b50_0 .net "S", 0 0, L_0x55fb2cf39760;  1 drivers
v0x55fb2c415aa0_0 .net "a", 0 0, L_0x55fb2cf39940;  1 drivers
v0x55fb2c4163c0_0 .net "b", 0 0, L_0x55fb2cf39a70;  1 drivers
v0x55fb2c414af0_0 .net "c_1", 0 0, L_0x55fb2cf396f0;  1 drivers
v0x55fb2c417360_0 .net "c_2", 0 0, L_0x55fb2cf39860;  1 drivers
v0x55fb2c412250_0 .net "cin", 0 0, L_0x55fb2cf39ba0;  1 drivers
v0x55fb2c3f2520_0 .net "cout", 0 0, L_0x55fb2cf398d0;  1 drivers
v0x55fb2c3f8af0_0 .net "h_1_out", 0 0, L_0x55fb2cf39680;  1 drivers
S_0x55fb2cae5610 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cae2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf39680 .functor XOR 1, L_0x55fb2cf39940, L_0x55fb2cf39a70, C4<0>, C4<0>;
L_0x55fb2cf396f0 .functor AND 1, L_0x55fb2cf39940, L_0x55fb2cf39a70, C4<1>, C4<1>;
v0x55fb2c3f87d0_0 .net "S", 0 0, L_0x55fb2cf39680;  alias, 1 drivers
v0x55fb2c3f6870_0 .net "a", 0 0, L_0x55fb2cf39940;  alias, 1 drivers
v0x55fb2c418310_0 .net "b", 0 0, L_0x55fb2cf39a70;  alias, 1 drivers
v0x55fb2c418c30_0 .net "cout", 0 0, L_0x55fb2cf396f0;  alias, 1 drivers
S_0x55fb2cae7e80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cae2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf39760 .functor XOR 1, L_0x55fb2cf39680, L_0x55fb2cf39ba0, C4<0>, C4<0>;
L_0x55fb2cf39860 .functor AND 1, L_0x55fb2cf39680, L_0x55fb2cf39ba0, C4<1>, C4<1>;
v0x55fb2c40f630_0 .net "S", 0 0, L_0x55fb2cf39760;  alias, 1 drivers
v0x55fb2c410900_0 .net "a", 0 0, L_0x55fb2cf39680;  alias, 1 drivers
v0x55fb2c411220_0 .net "b", 0 0, L_0x55fb2cf39ba0;  alias, 1 drivers
v0x55fb2c413230_0 .net "cout", 0 0, L_0x55fb2cf39860;  alias, 1 drivers
S_0x55fb2caea6f0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c40f6f0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2caecf60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2caea6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf3a020 .functor OR 1, L_0x55fb2cf39e40, L_0x55fb2cf39fb0, C4<0>, C4<0>;
v0x55fb2c437d00_0 .net "S", 0 0, L_0x55fb2cf39eb0;  1 drivers
v0x55fb2c438620_0 .net "a", 0 0, L_0x55fb2cf3a090;  1 drivers
v0x55fb2c4353d0_0 .net "b", 0 0, L_0x55fb2cf3a1c0;  1 drivers
v0x55fb2c435cf0_0 .net "c_1", 0 0, L_0x55fb2cf39e40;  1 drivers
v0x55fb2c439ae0_0 .net "c_2", 0 0, L_0x55fb2cf39fb0;  1 drivers
v0x55fb2c436d20_0 .net "cin", 0 0, L_0x55fb2cf3a370;  1 drivers
v0x55fb2c441380_0 .net "cout", 0 0, L_0x55fb2cf3a020;  1 drivers
v0x55fb2c441ca0_0 .net "h_1_out", 0 0, L_0x55fb2cf39dd0;  1 drivers
S_0x55fb2caef7d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2caecf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf39dd0 .functor XOR 1, L_0x55fb2cf3a090, L_0x55fb2cf3a1c0, C4<0>, C4<0>;
L_0x55fb2cf39e40 .functor AND 1, L_0x55fb2cf3a090, L_0x55fb2cf3a1c0, C4<1>, C4<1>;
v0x55fb2c3ff8f0_0 .net "S", 0 0, L_0x55fb2cf39dd0;  alias, 1 drivers
v0x55fb2c431930_0 .net "a", 0 0, L_0x55fb2cf3a090;  alias, 1 drivers
v0x55fb2c432250_0 .net "b", 0 0, L_0x55fb2cf3a1c0;  alias, 1 drivers
v0x55fb2c42f000_0 .net "cout", 0 0, L_0x55fb2cf39e40;  alias, 1 drivers
S_0x55fb2cad9010 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2caecf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf39eb0 .functor XOR 1, L_0x55fb2cf39dd0, L_0x55fb2cf3a370, C4<0>, C4<0>;
L_0x55fb2cf39fb0 .functor AND 1, L_0x55fb2cf39dd0, L_0x55fb2cf3a370, C4<1>, C4<1>;
v0x55fb2c42f920_0 .net "S", 0 0, L_0x55fb2cf39eb0;  alias, 1 drivers
v0x55fb2c432eb0_0 .net "a", 0 0, L_0x55fb2cf39dd0;  alias, 1 drivers
v0x55fb2c433830_0 .net "b", 0 0, L_0x55fb2cf3a370;  alias, 1 drivers
v0x55fb2c430950_0 .net "cout", 0 0, L_0x55fb2cf39fb0;  alias, 1 drivers
S_0x55fb2cac7500 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c432f70 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cac9d70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cac7500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf3a680 .functor OR 1, L_0x55fb2cf3a4a0, L_0x55fb2cf3a610, C4<0>, C4<0>;
v0x55fb2c429500_0 .net "S", 0 0, L_0x55fb2cf3a510;  1 drivers
v0x55fb2c429e20_0 .net "a", 0 0, L_0x55fb2cf3a6f0;  1 drivers
v0x55fb2c42a830_0 .net "b", 0 0, L_0x55fb2cf3a8b0;  1 drivers
v0x55fb2c42b9d0_0 .net "c_1", 0 0, L_0x55fb2cf3a4a0;  1 drivers
v0x55fb2c42c2f0_0 .net "c_2", 0 0, L_0x55fb2cf3a610;  1 drivers
v0x55fb2c42cb50_0 .net "cin", 0 0, L_0x55fb2cf3aaf0;  1 drivers
v0x55fb2c42abf0_0 .net "cout", 0 0, L_0x55fb2cf3a680;  1 drivers
v0x55fb2c44c690_0 .net "h_1_out", 0 0, L_0x55fb2cf39d60;  1 drivers
S_0x55fb2cacc5e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cac9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf39d60 .functor XOR 1, L_0x55fb2cf3a6f0, L_0x55fb2cf3a8b0, C4<0>, C4<0>;
L_0x55fb2cf3a4a0 .functor AND 1, L_0x55fb2cf3a6f0, L_0x55fb2cf3a8b0, C4<1>, C4<1>;
v0x55fb2c43c1e0_0 .net "S", 0 0, L_0x55fb2cf39d60;  alias, 1 drivers
v0x55fb2c43cb00_0 .net "a", 0 0, L_0x55fb2cf3a6f0;  alias, 1 drivers
v0x55fb2c43eb10_0 .net "b", 0 0, L_0x55fb2cf3a8b0;  alias, 1 drivers
v0x55fb2c43f430_0 .net "cout", 0 0, L_0x55fb2cf3a4a0;  alias, 1 drivers
S_0x55fb2cacee50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cac9d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf3a510 .functor XOR 1, L_0x55fb2cf39d60, L_0x55fb2cf3aaf0, C4<0>, C4<0>;
L_0x55fb2cf3a610 .functor AND 1, L_0x55fb2cf39d60, L_0x55fb2cf3aaf0, C4<1>, C4<1>;
v0x55fb2c4403d0_0 .net "S", 0 0, L_0x55fb2cf3a510;  alias, 1 drivers
v0x55fb2c442900_0 .net "a", 0 0, L_0x55fb2cf39d60;  alias, 1 drivers
v0x55fb2c4432c0_0 .net "b", 0 0, L_0x55fb2cf3aaf0;  alias, 1 drivers
v0x55fb2c43db30_0 .net "cout", 0 0, L_0x55fb2cf3a610;  alias, 1 drivers
S_0x55fb2cad16c0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cb0e5f0;
 .timescale 0 0;
P_0x55fb2c4429c0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cad3f30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cad16c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf3adf0 .functor OR 1, L_0x55fb2cf3aca0, L_0x55fb2cf3ad80, C4<0>, C4<0>;
v0x55fb2c448e70_0 .net "S", 0 0, L_0x55fb2cf3ad10;  1 drivers
v0x55fb2c44b6e0_0 .net "a", 0 0, L_0x55fb2cf3ae60;  1 drivers
v0x55fb2c4465d0_0 .net "b", 0 0, L_0x55fb2cf3af90;  1 drivers
v0x55fb2c4263f0_0 .net "c_1", 0 0, L_0x55fb2cf3aca0;  1 drivers
v0x55fb2c42ce70_0 .net "c_2", 0 0, L_0x55fb2cf3ad80;  1 drivers
v0x55fb2c433c70_0 .net "cin", 0 0, L_0x55fb2cf3ab90;  1 drivers
v0x55fb2c41a480_0 .net "cout", 0 0, L_0x55fb2cf3adf0;  1 drivers
v0x55fb2c426250_0 .net "h_1_out", 0 0, L_0x55fb2cf3ac30;  1 drivers
S_0x55fb2cad67a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cad3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf3ac30 .functor XOR 1, L_0x55fb2cf3ae60, L_0x55fb2cf3af90, C4<0>, C4<0>;
L_0x55fb2cf3aca0 .functor AND 1, L_0x55fb2cf3ae60, L_0x55fb2cf3af90, C4<1>, C4<1>;
v0x55fb2c44cfb0_0 .net "S", 0 0, L_0x55fb2cf3ac30;  alias, 1 drivers
v0x55fb2c4439b0_0 .net "a", 0 0, L_0x55fb2cf3ae60;  alias, 1 drivers
v0x55fb2c444c80_0 .net "b", 0 0, L_0x55fb2cf3af90;  alias, 1 drivers
v0x55fb2c4455a0_0 .net "cout", 0 0, L_0x55fb2cf3aca0;  alias, 1 drivers
S_0x55fb2cac4c90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cad3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf3ad10 .functor XOR 1, L_0x55fb2cf3ac30, L_0x55fb2cf3ab90, C4<0>, C4<0>;
L_0x55fb2cf3ad80 .functor AND 1, L_0x55fb2cf3ac30, L_0x55fb2cf3ab90, C4<1>, C4<1>;
v0x55fb2c4475b0_0 .net "S", 0 0, L_0x55fb2cf3ad10;  alias, 1 drivers
v0x55fb2c447ed0_0 .net "a", 0 0, L_0x55fb2cf3ac30;  alias, 1 drivers
v0x55fb2c449e20_0 .net "b", 0 0, L_0x55fb2cf3ab90;  alias, 1 drivers
v0x55fb2c44a740_0 .net "cout", 0 0, L_0x55fb2cf3ad80;  alias, 1 drivers
S_0x55fb2c7b6460 .scope module, "A_3" "adder_subtractor_Nbit" 2 209, 2 48 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 12 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3c9670 .param/l "N" 0 2 48, +C4<00000000000000000000000000001100>;
L_0x7fd0c513cee8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf4bf80 .functor XOR 12, L_0x7fd0c513cee8, RS_0x7fd0c5295f48, C4<000000000000>, C4<000000000000>;
v0x55fb2c5ad8a0_0 .net *"_ivl_0", 11 0, L_0x7fd0c513cee8;  1 drivers
v0x55fb2c5af7f0_0 .net8 "a", 11 0, RS_0x7fd0c5295f48;  alias, 2 drivers
v0x55fb2c5b0110_0 .net "a_or_s", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c5b2060_0 .net8 "b", 11 0, RS_0x7fd0c5295f48;  alias, 2 drivers
v0x55fb2c5b2980_0 .net "cout", 0 0, L_0x55fb2cf52210;  alias, 1 drivers
v0x55fb2c5b48d0_0 .net "input_b", 11 0, L_0x55fb2cf4bf80;  1 drivers
v0x55fb2c5b51f0_0 .net "out", 11 0, L_0x55fb2cf51cb0;  alias, 1 drivers
S_0x55fb2caf79d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c7b6460;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 12 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5c8460 .param/l "N" 0 2 26, +C4<00000000000000000000000000001100>;
v0x55fb2c5a6e50_0 .net "S", 11 0, L_0x55fb2cf51cb0;  alias, 1 drivers
v0x55fb2c5a7de0_0 .net8 "a", 11 0, RS_0x7fd0c5295f48;  alias, 2 drivers
v0x55fb2c5a8700_0 .net "b", 11 0, L_0x55fb2cf4bf80;  alias, 1 drivers
v0x55fb2c5aa710_0 .net "carin", 11 0, L_0x55fb2cf51a60;  1 drivers
v0x55fb2c5ab030_0 .net "cin", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c5acf80_0 .net "cout", 0 0, L_0x55fb2cf52210;  alias, 1 drivers
L_0x55fb2cf4c3a0 .part RS_0x7fd0c5295f48, 1, 1;
L_0x55fb2cf4c4d0 .part L_0x55fb2cf4bf80, 1, 1;
L_0x55fb2cf4c600 .part L_0x55fb2cf51a60, 0, 1;
L_0x55fb2cf4cb30 .part RS_0x7fd0c5295f48, 2, 1;
L_0x55fb2cf4cd70 .part L_0x55fb2cf4bf80, 2, 1;
L_0x55fb2cf4cea0 .part L_0x55fb2cf51a60, 1, 1;
L_0x55fb2cf4d330 .part RS_0x7fd0c5295f48, 3, 1;
L_0x55fb2cf4d460 .part L_0x55fb2cf4bf80, 3, 1;
L_0x55fb2cf4d5e0 .part L_0x55fb2cf51a60, 2, 1;
L_0x55fb2cf4da70 .part RS_0x7fd0c5295f48, 4, 1;
L_0x55fb2cf4dba0 .part L_0x55fb2cf4bf80, 4, 1;
L_0x55fb2cf4dcd0 .part L_0x55fb2cf51a60, 3, 1;
L_0x55fb2cf4e1c0 .part RS_0x7fd0c5295f48, 5, 1;
L_0x55fb2cf4e2f0 .part L_0x55fb2cf4bf80, 5, 1;
L_0x55fb2cf4e4a0 .part L_0x55fb2cf51a60, 4, 1;
L_0x55fb2cf4e8c0 .part RS_0x7fd0c5295f48, 6, 1;
L_0x55fb2cf4ea80 .part L_0x55fb2cf4bf80, 6, 1;
L_0x55fb2cf4ecc0 .part L_0x55fb2cf51a60, 5, 1;
L_0x55fb2cf4f0d0 .part RS_0x7fd0c5295f48, 7, 1;
L_0x55fb2cf4f200 .part L_0x55fb2cf4bf80, 7, 1;
L_0x55fb2cf4ed60 .part L_0x55fb2cf51a60, 6, 1;
L_0x55fb2cf4f7d0 .part RS_0x7fd0c5295f48, 8, 1;
L_0x55fb2cf4f9c0 .part L_0x55fb2cf4bf80, 8, 1;
L_0x55fb2cf4faf0 .part L_0x55fb2cf51a60, 7, 1;
L_0x55fb2cf500d0 .part RS_0x7fd0c5295f48, 9, 1;
L_0x55fb2cf50200 .part L_0x55fb2cf4bf80, 9, 1;
L_0x55fb2cf50410 .part L_0x55fb2cf51a60, 8, 1;
L_0x55fb2cf508a0 .part RS_0x7fd0c5295f48, 10, 1;
L_0x55fb2cf50ac0 .part L_0x55fb2cf4bf80, 10, 1;
L_0x55fb2cf50bf0 .part L_0x55fb2cf51a60, 9, 1;
L_0x55fb2cf51180 .part RS_0x7fd0c5295f48, 11, 1;
L_0x55fb2cf512b0 .part L_0x55fb2cf4bf80, 11, 1;
L_0x55fb2cf514f0 .part L_0x55fb2cf51a60, 10, 1;
L_0x55fb2cf51930 .part RS_0x7fd0c5295f48, 0, 1;
L_0x55fb2cf51b80 .part L_0x55fb2cf4bf80, 0, 1;
LS_0x55fb2cf51cb0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf51700, L_0x55fb2cf4c120, L_0x55fb2cf4c8b0, L_0x55fb2cf4d0b0;
LS_0x55fb2cf51cb0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf4d7f0, L_0x55fb2cf4dfe0, L_0x55fb2cf4e640, L_0x55fb2cf4eee0;
LS_0x55fb2cf51cb0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2cf4f550, L_0x55fb2cf4fee0, L_0x55fb2cf50620, L_0x55fb2cf50f00;
L_0x55fb2cf51cb0 .concat8 [ 4 4 4 0], LS_0x55fb2cf51cb0_0_0, LS_0x55fb2cf51cb0_0_4, LS_0x55fb2cf51cb0_0_8;
LS_0x55fb2cf51a60_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf518c0, L_0x55fb2cf4c330, L_0x55fb2cf4cac0, L_0x55fb2cf4d2c0;
LS_0x55fb2cf51a60_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf4da00, L_0x55fb2cf4e150, L_0x55fb2cf4e850, L_0x55fb2cf4f060;
LS_0x55fb2cf51a60_0_8 .concat8 [ 1 1 1 1], L_0x55fb2cf4f760, L_0x55fb2cf50060, L_0x55fb2cf50830, L_0x55fb2cf51110;
L_0x55fb2cf51a60 .concat8 [ 4 4 4 0], LS_0x55fb2cf51a60_0_0, LS_0x55fb2cf51a60_0_4, LS_0x55fb2cf51a60_0_8;
L_0x55fb2cf52210 .part L_0x55fb2cf51a60, 11, 1;
S_0x55fb2cab8260 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2caf79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf518c0 .functor OR 1, L_0x55fb2cf51690, L_0x55fb2cf51850, C4<0>, C4<0>;
v0x55fb2c754250_0 .net "S", 0 0, L_0x55fb2cf51700;  1 drivers
v0x55fb2c75e440_0 .net "a", 0 0, L_0x55fb2cf51930;  1 drivers
v0x55fb2c760cb0_0 .net "b", 0 0, L_0x55fb2cf51b80;  1 drivers
v0x55fb2c765b70_0 .net "c_1", 0 0, L_0x55fb2cf51690;  1 drivers
v0x55fb2c765ef0_0 .net "c_2", 0 0, L_0x55fb2cf51850;  1 drivers
v0x55fb2c751c80_0 .net "cin", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c779090_0 .net "cout", 0 0, L_0x55fb2cf518c0;  1 drivers
v0x55fb2c7799b0_0 .net "h_1_out", 0 0, L_0x55fb2cf51620;  1 drivers
S_0x55fb2cabaad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cab8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf51620 .functor XOR 1, L_0x55fb2cf51930, L_0x55fb2cf51b80, C4<0>, C4<0>;
L_0x55fb2cf51690 .functor AND 1, L_0x55fb2cf51930, L_0x55fb2cf51b80, C4<1>, C4<1>;
v0x55fb2c75d4a0_0 .net "S", 0 0, L_0x55fb2cf51620;  alias, 1 drivers
v0x55fb2c75f3f0_0 .net "a", 0 0, L_0x55fb2cf51930;  alias, 1 drivers
v0x55fb2c75fd10_0 .net "b", 0 0, L_0x55fb2cf51b80;  alias, 1 drivers
v0x55fb2c761c60_0 .net "cout", 0 0, L_0x55fb2cf51690;  alias, 1 drivers
S_0x55fb2cabd340 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cab8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf51700 .functor XOR 1, L_0x55fb2cf51620, L_0x7fd0c5137530, C4<0>, C4<0>;
L_0x55fb2cf51850 .functor AND 1, L_0x55fb2cf51620, L_0x7fd0c5137530, C4<1>, C4<1>;
v0x55fb2c762580_0 .net "S", 0 0, L_0x55fb2cf51700;  alias, 1 drivers
v0x55fb2c756af0_0 .net "a", 0 0, L_0x55fb2cf51620;  alias, 1 drivers
v0x55fb2c759360_0 .net "b", 0 0, L_0x7fd0c5137530;  alias, 1 drivers
v0x55fb2c75bbd0_0 .net "cout", 0 0, L_0x55fb2cf51850;  alias, 1 drivers
S_0x55fb2cabfbb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c756bb0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cac2420 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cabfbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4c330 .functor OR 1, L_0x55fb2cf4c060, L_0x55fb2cf4c270, C4<0>, C4<0>;
v0x55fb2c771740_0 .net "S", 0 0, L_0x55fb2cf4c120;  1 drivers
v0x55fb2c772060_0 .net "a", 0 0, L_0x55fb2cf4c3a0;  1 drivers
v0x55fb2c773fb0_0 .net "b", 0 0, L_0x55fb2cf4c4d0;  1 drivers
v0x55fb2c7748d0_0 .net "c_1", 0 0, L_0x55fb2cf4c060;  1 drivers
v0x55fb2c776820_0 .net "c_2", 0 0, L_0x55fb2cf4c270;  1 drivers
v0x55fb2c777140_0 .net "cin", 0 0, L_0x55fb2cf4c600;  1 drivers
v0x55fb2c76b6b0_0 .net "cout", 0 0, L_0x55fb2cf4c330;  1 drivers
v0x55fb2c76df20_0 .net "h_1_out", 0 0, L_0x55fb2cf4bff0;  1 drivers
S_0x55fb2c4ee5a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cac2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4bff0 .functor XOR 1, L_0x55fb2cf4c3a0, L_0x55fb2cf4c4d0, C4<0>, C4<0>;
L_0x55fb2cf4c060 .functor AND 1, L_0x55fb2cf4c3a0, L_0x55fb2cf4c4d0, C4<1>, C4<1>;
v0x55fb2c767560_0 .net "S", 0 0, L_0x55fb2cf4bff0;  alias, 1 drivers
v0x55fb2c767de0_0 .net "a", 0 0, L_0x55fb2cf4c3a0;  alias, 1 drivers
v0x55fb2c769df0_0 .net "b", 0 0, L_0x55fb2cf4c4d0;  alias, 1 drivers
v0x55fb2c76a710_0 .net "cout", 0 0, L_0x55fb2cf4c060;  alias, 1 drivers
S_0x55fb2cb7ff70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cac2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4c120 .functor XOR 1, L_0x55fb2cf4bff0, L_0x55fb2cf4c600, C4<0>, C4<0>;
L_0x55fb2cf4c270 .functor AND 1, L_0x55fb2cf4bff0, L_0x55fb2cf4c600, C4<1>, C4<1>;
v0x55fb2c76c660_0 .net "S", 0 0, L_0x55fb2cf4c120;  alias, 1 drivers
v0x55fb2c76cf80_0 .net "a", 0 0, L_0x55fb2cf4bff0;  alias, 1 drivers
v0x55fb2c76eed0_0 .net "b", 0 0, L_0x55fb2cf4c600;  alias, 1 drivers
v0x55fb2c76f7f0_0 .net "cout", 0 0, L_0x55fb2cf4c270;  alias, 1 drivers
S_0x55fb2cb827e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c76c720 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb85050 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb827e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4cac0 .functor OR 1, L_0x55fb2cf4c7f0, L_0x55fb2cf4ca00, C4<0>, C4<0>;
v0x55fb2c77d750_0 .net "S", 0 0, L_0x55fb2cf4c8b0;  1 drivers
v0x55fb2c77f760_0 .net "a", 0 0, L_0x55fb2cf4cb30;  1 drivers
v0x55fb2c780080_0 .net "b", 0 0, L_0x55fb2cf4cd70;  1 drivers
v0x55fb2c781fd0_0 .net "c_1", 0 0, L_0x55fb2cf4c7f0;  1 drivers
v0x55fb2c7828f0_0 .net "c_2", 0 0, L_0x55fb2cf4ca00;  1 drivers
v0x55fb2c784840_0 .net "cin", 0 0, L_0x55fb2cf4cea0;  1 drivers
v0x55fb2c785160_0 .net "cout", 0 0, L_0x55fb2cf4cac0;  1 drivers
v0x55fb2c7870b0_0 .net "h_1_out", 0 0, L_0x55fb2cf4c730;  1 drivers
S_0x55fb2cb878c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb85050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4c730 .functor XOR 1, L_0x55fb2cf4cb30, L_0x55fb2cf4cd70, C4<0>, C4<0>;
L_0x55fb2cf4c7f0 .functor AND 1, L_0x55fb2cf4cb30, L_0x55fb2cf4cd70, C4<1>, C4<1>;
v0x55fb2c770790_0 .net "S", 0 0, L_0x55fb2cf4c730;  alias, 1 drivers
v0x55fb2c768e10_0 .net "a", 0 0, L_0x55fb2cf4cb30;  alias, 1 drivers
v0x55fb2c773000_0 .net "b", 0 0, L_0x55fb2cf4cd70;  alias, 1 drivers
v0x55fb2c775870_0 .net "cout", 0 0, L_0x55fb2cf4c7f0;  alias, 1 drivers
S_0x55fb2cb8a130 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb85050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4c8b0 .functor XOR 1, L_0x55fb2cf4c730, L_0x55fb2cf4cea0, C4<0>, C4<0>;
L_0x55fb2cf4ca00 .functor AND 1, L_0x55fb2cf4c730, L_0x55fb2cf4cea0, C4<1>, C4<1>;
v0x55fb2c77aab0_0 .net "S", 0 0, L_0x55fb2cf4c8b0;  alias, 1 drivers
v0x55fb2c798bc0_0 .net "a", 0 0, L_0x55fb2cf4c730;  alias, 1 drivers
v0x55fb2c7994e0_0 .net "b", 0 0, L_0x55fb2cf4cea0;  alias, 1 drivers
v0x55fb2c77ce30_0 .net "cout", 0 0, L_0x55fb2cf4ca00;  alias, 1 drivers
S_0x55fb2cb8c9a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c798c80 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb8f210 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb8c9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4d2c0 .functor OR 1, L_0x55fb2cf4d040, L_0x55fb2cf4d200, C4<0>, C4<0>;
v0x55fb2c791b90_0 .net "S", 0 0, L_0x55fb2cf4d0b0;  1 drivers
v0x55fb2c793ae0_0 .net "a", 0 0, L_0x55fb2cf4d330;  1 drivers
v0x55fb2c794400_0 .net "b", 0 0, L_0x55fb2cf4d460;  1 drivers
v0x55fb2c796350_0 .net "c_1", 0 0, L_0x55fb2cf4d040;  1 drivers
v0x55fb2c796c70_0 .net "c_2", 0 0, L_0x55fb2cf4d200;  1 drivers
v0x55fb2c781020_0 .net "cin", 0 0, L_0x55fb2cf4d5e0;  1 drivers
v0x55fb2c783890_0 .net "cout", 0 0, L_0x55fb2cf4d2c0;  1 drivers
v0x55fb2c786100_0 .net "h_1_out", 0 0, L_0x55fb2cf4cfd0;  1 drivers
S_0x55fb2cb7d700 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb8f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4cfd0 .functor XOR 1, L_0x55fb2cf4d330, L_0x55fb2cf4d460, C4<0>, C4<0>;
L_0x55fb2cf4d040 .functor AND 1, L_0x55fb2cf4d330, L_0x55fb2cf4d460, C4<1>, C4<1>;
v0x55fb2c7879d0_0 .net "S", 0 0, L_0x55fb2cf4cfd0;  alias, 1 drivers
v0x55fb2c789920_0 .net "a", 0 0, L_0x55fb2cf4d330;  alias, 1 drivers
v0x55fb2c78a240_0 .net "b", 0 0, L_0x55fb2cf4d460;  alias, 1 drivers
v0x55fb2c78c190_0 .net "cout", 0 0, L_0x55fb2cf4d040;  alias, 1 drivers
S_0x55fb2cb6bbe0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb8f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4d0b0 .functor XOR 1, L_0x55fb2cf4cfd0, L_0x55fb2cf4d5e0, C4<0>, C4<0>;
L_0x55fb2cf4d200 .functor AND 1, L_0x55fb2cf4cfd0, L_0x55fb2cf4d5e0, C4<1>, C4<1>;
v0x55fb2c78cab0_0 .net "S", 0 0, L_0x55fb2cf4d0b0;  alias, 1 drivers
v0x55fb2c78ea00_0 .net "a", 0 0, L_0x55fb2cf4cfd0;  alias, 1 drivers
v0x55fb2c78f320_0 .net "b", 0 0, L_0x55fb2cf4d5e0;  alias, 1 drivers
v0x55fb2c791270_0 .net "cout", 0 0, L_0x55fb2cf4d200;  alias, 1 drivers
S_0x55fb2cb6e450 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c791c50 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cb70cc0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb6e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4da00 .functor OR 1, L_0x55fb2cf4d780, L_0x55fb2cf4d940, C4<0>, C4<0>;
v0x55fb2c79a5b0_0 .net "S", 0 0, L_0x55fb2cf4d7f0;  1 drivers
v0x55fb2c6844e0_0 .net "a", 0 0, L_0x55fb2cf4da70;  1 drivers
v0x55fb2c684e00_0 .net "b", 0 0, L_0x55fb2cf4dba0;  1 drivers
v0x55fb2c67cbc0_0 .net "c_1", 0 0, L_0x55fb2cf4d780;  1 drivers
v0x55fb2c67d3f0_0 .net "c_2", 0 0, L_0x55fb2cf4d940;  1 drivers
v0x55fb2c67f400_0 .net "cin", 0 0, L_0x55fb2cf4dcd0;  1 drivers
v0x55fb2c67fd20_0 .net "cout", 0 0, L_0x55fb2cf4da00;  1 drivers
v0x55fb2c681c70_0 .net "h_1_out", 0 0, L_0x55fb2cf4d710;  1 drivers
S_0x55fb2cb73530 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb70cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4d710 .functor XOR 1, L_0x55fb2cf4da70, L_0x55fb2cf4dba0, C4<0>, C4<0>;
L_0x55fb2cf4d780 .functor AND 1, L_0x55fb2cf4da70, L_0x55fb2cf4dba0, C4<1>, C4<1>;
v0x55fb2c77e780_0 .net "S", 0 0, L_0x55fb2cf4d710;  alias, 1 drivers
v0x55fb2c788970_0 .net "a", 0 0, L_0x55fb2cf4da70;  alias, 1 drivers
v0x55fb2c78b1e0_0 .net "b", 0 0, L_0x55fb2cf4dba0;  alias, 1 drivers
v0x55fb2c7902c0_0 .net "cout", 0 0, L_0x55fb2cf4d780;  alias, 1 drivers
S_0x55fb2cb75da0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb70cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4d7f0 .functor XOR 1, L_0x55fb2cf4d710, L_0x55fb2cf4dcd0, C4<0>, C4<0>;
L_0x55fb2cf4d940 .functor AND 1, L_0x55fb2cf4d710, L_0x55fb2cf4dcd0, C4<1>, C4<1>;
v0x55fb2c792b30_0 .net "S", 0 0, L_0x55fb2cf4d7f0;  alias, 1 drivers
v0x55fb2c7953a0_0 .net "a", 0 0, L_0x55fb2cf4d710;  alias, 1 drivers
v0x55fb2c797c10_0 .net "b", 0 0, L_0x55fb2cf4dcd0;  alias, 1 drivers
v0x55fb2c79a1d0_0 .net "cout", 0 0, L_0x55fb2cf4d940;  alias, 1 drivers
S_0x55fb2cb78610 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c792bf0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cb7ae80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb78610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4e150 .functor OR 1, L_0x55fb2cf4df70, L_0x55fb2cf4e0e0, C4<0>, C4<0>;
v0x55fb2c688230_0 .net "S", 0 0, L_0x55fb2cf4dfe0;  1 drivers
v0x55fb2c68a240_0 .net "a", 0 0, L_0x55fb2cf4e1c0;  1 drivers
v0x55fb2c68ab60_0 .net "b", 0 0, L_0x55fb2cf4e2f0;  1 drivers
v0x55fb2c68cab0_0 .net "c_1", 0 0, L_0x55fb2cf4df70;  1 drivers
v0x55fb2c68d3d0_0 .net "c_2", 0 0, L_0x55fb2cf4e0e0;  1 drivers
v0x55fb2c68bb00_0 .net "cin", 0 0, L_0x55fb2cf4e4a0;  1 drivers
v0x55fb2c68e370_0 .net "cout", 0 0, L_0x55fb2cf4e150;  1 drivers
v0x55fb2c689260_0 .net "h_1_out", 0 0, L_0x55fb2cf4df00;  1 drivers
S_0x55fb2cb69370 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb7ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4df00 .functor XOR 1, L_0x55fb2cf4e1c0, L_0x55fb2cf4e2f0, C4<0>, C4<0>;
L_0x55fb2cf4df70 .functor AND 1, L_0x55fb2cf4e1c0, L_0x55fb2cf4e2f0, C4<1>, C4<1>;
v0x55fb2c682590_0 .net "S", 0 0, L_0x55fb2cf4df00;  alias, 1 drivers
v0x55fb2c680cc0_0 .net "a", 0 0, L_0x55fb2cf4e1c0;  alias, 1 drivers
v0x55fb2c683530_0 .net "b", 0 0, L_0x55fb2cf4e2f0;  alias, 1 drivers
v0x55fb2c685b80_0 .net "cout", 0 0, L_0x55fb2cf4df70;  alias, 1 drivers
S_0x55fb2cb57800 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb7ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4dfe0 .functor XOR 1, L_0x55fb2cf4df00, L_0x55fb2cf4e4a0, C4<0>, C4<0>;
L_0x55fb2cf4e0e0 .functor AND 1, L_0x55fb2cf4df00, L_0x55fb2cf4e4a0, C4<1>, C4<1>;
v0x55fb2c67e420_0 .net "S", 0 0, L_0x55fb2cf4dfe0;  alias, 1 drivers
v0x55fb2c68f320_0 .net "a", 0 0, L_0x55fb2cf4df00;  alias, 1 drivers
v0x55fb2c68fc40_0 .net "b", 0 0, L_0x55fb2cf4e4a0;  alias, 1 drivers
v0x55fb2c687a50_0 .net "cout", 0 0, L_0x55fb2cf4e0e0;  alias, 1 drivers
S_0x55fb2cb5a070 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c68f3e0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cb5c8e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb5a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4e850 .functor OR 1, L_0x55fb2cf4e5d0, L_0x55fb2cf4e790, C4<0>, C4<0>;
v0x55fb2c7a3090_0 .net "S", 0 0, L_0x55fb2cf4e640;  1 drivers
v0x55fb2c7a39b0_0 .net "a", 0 0, L_0x55fb2cf4e8c0;  1 drivers
v0x55fb2c7a5900_0 .net "b", 0 0, L_0x55fb2cf4ea80;  1 drivers
v0x55fb2c7a6220_0 .net "c_1", 0 0, L_0x55fb2cf4e5d0;  1 drivers
v0x55fb2c7a8170_0 .net "c_2", 0 0, L_0x55fb2cf4e790;  1 drivers
v0x55fb2c7a8a90_0 .net "cin", 0 0, L_0x55fb2cf4ecc0;  1 drivers
v0x55fb2c7aa9e0_0 .net "cout", 0 0, L_0x55fb2cf4e850;  1 drivers
v0x55fb2c7ab300_0 .net "h_1_out", 0 0, L_0x55fb2cf4de90;  1 drivers
S_0x55fb2cb5f150 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb5c8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4de90 .functor XOR 1, L_0x55fb2cf4e8c0, L_0x55fb2cf4ea80, C4<0>, C4<0>;
L_0x55fb2cf4e5d0 .functor AND 1, L_0x55fb2cf4e8c0, L_0x55fb2cf4ea80, C4<1>, C4<1>;
v0x55fb2c7c15d0_0 .net "S", 0 0, L_0x55fb2cf4de90;  alias, 1 drivers
v0x55fb2c7c1ef0_0 .net "a", 0 0, L_0x55fb2cf4e8c0;  alias, 1 drivers
v0x55fb2c79b9a0_0 .net "b", 0 0, L_0x55fb2cf4ea80;  alias, 1 drivers
v0x55fb2c79c0e0_0 .net "cout", 0 0, L_0x55fb2cf4e5d0;  alias, 1 drivers
S_0x55fb2cb619c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb5c8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4e640 .functor XOR 1, L_0x55fb2cf4de90, L_0x55fb2cf4ecc0, C4<0>, C4<0>;
L_0x55fb2cf4e790 .functor AND 1, L_0x55fb2cf4de90, L_0x55fb2cf4ecc0, C4<1>, C4<1>;
v0x55fb2c79dfb0_0 .net "S", 0 0, L_0x55fb2cf4e640;  alias, 1 drivers
v0x55fb2c79e8d0_0 .net "a", 0 0, L_0x55fb2cf4de90;  alias, 1 drivers
v0x55fb2c7a0820_0 .net "b", 0 0, L_0x55fb2cf4ecc0;  alias, 1 drivers
v0x55fb2c7a1140_0 .net "cout", 0 0, L_0x55fb2cf4e790;  alias, 1 drivers
S_0x55fb2cb64230 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c79e990 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cb66aa0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb64230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4f060 .functor OR 1, L_0x55fb2cf4ee70, L_0x55fb2cf4efa0, C4<0>, C4<0>;
v0x55fb2c7b7410_0 .net "S", 0 0, L_0x55fb2cf4eee0;  1 drivers
v0x55fb2c7b7d30_0 .net "a", 0 0, L_0x55fb2cf4f0d0;  1 drivers
v0x55fb2c7b9c80_0 .net "b", 0 0, L_0x55fb2cf4f200;  1 drivers
v0x55fb2c7ba5a0_0 .net "c_1", 0 0, L_0x55fb2cf4ee70;  1 drivers
v0x55fb2c7bc4f0_0 .net "c_2", 0 0, L_0x55fb2cf4efa0;  1 drivers
v0x55fb2c7bce10_0 .net "cin", 0 0, L_0x55fb2cf4ed60;  1 drivers
v0x55fb2c7bed60_0 .net "cout", 0 0, L_0x55fb2cf4f060;  1 drivers
v0x55fb2c7bf680_0 .net "h_1_out", 0 0, L_0x55fb2cf4ee00;  1 drivers
S_0x55fb2cb54f90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb66aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4ee00 .functor XOR 1, L_0x55fb2cf4f0d0, L_0x55fb2cf4f200, C4<0>, C4<0>;
L_0x55fb2cf4ee70 .functor AND 1, L_0x55fb2cf4f0d0, L_0x55fb2cf4f200, C4<1>, C4<1>;
v0x55fb2c7ad250_0 .net "S", 0 0, L_0x55fb2cf4ee00;  alias, 1 drivers
v0x55fb2c7adb70_0 .net "a", 0 0, L_0x55fb2cf4f0d0;  alias, 1 drivers
v0x55fb2c7afac0_0 .net "b", 0 0, L_0x55fb2cf4f200;  alias, 1 drivers
v0x55fb2c7b03e0_0 .net "cout", 0 0, L_0x55fb2cf4ee70;  alias, 1 drivers
S_0x55fb2cb48560 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb66aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4eee0 .functor XOR 1, L_0x55fb2cf4ee00, L_0x55fb2cf4ed60, C4<0>, C4<0>;
L_0x55fb2cf4efa0 .functor AND 1, L_0x55fb2cf4ee00, L_0x55fb2cf4ed60, C4<1>, C4<1>;
v0x55fb2c7b2330_0 .net "S", 0 0, L_0x55fb2cf4eee0;  alias, 1 drivers
v0x55fb2c7b2c50_0 .net "a", 0 0, L_0x55fb2cf4ee00;  alias, 1 drivers
v0x55fb2c7b4ba0_0 .net "b", 0 0, L_0x55fb2cf4ed60;  alias, 1 drivers
v0x55fb2c7b54c0_0 .net "cout", 0 0, L_0x55fb2cf4efa0;  alias, 1 drivers
S_0x55fb2cb4add0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c7b2d10 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2cb4d640 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb4add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf4f760 .functor OR 1, L_0x55fb2cf4f4e0, L_0x55fb2cf4f6a0, C4<0>, C4<0>;
v0x55fb2c7b3bf0_0 .net "S", 0 0, L_0x55fb2cf4f550;  1 drivers
v0x55fb2c7b8cd0_0 .net "a", 0 0, L_0x55fb2cf4f7d0;  1 drivers
v0x55fb2c7bb540_0 .net "b", 0 0, L_0x55fb2cf4f9c0;  1 drivers
v0x55fb2c7bddb0_0 .net "c_1", 0 0, L_0x55fb2cf4f4e0;  1 drivers
v0x55fb2c588dc0_0 .net "c_2", 0 0, L_0x55fb2cf4f6a0;  1 drivers
v0x55fb2c5896e0_0 .net "cin", 0 0, L_0x55fb2cf4faf0;  1 drivers
v0x55fb2c5814f0_0 .net "cout", 0 0, L_0x55fb2cf4f760;  1 drivers
v0x55fb2c581cd0_0 .net "h_1_out", 0 0, L_0x55fb2cf4f470;  1 drivers
S_0x55fb2cb4feb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb4d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4f470 .functor XOR 1, L_0x55fb2cf4f7d0, L_0x55fb2cf4f9c0, C4<0>, C4<0>;
L_0x55fb2cf4f4e0 .functor AND 1, L_0x55fb2cf4f7d0, L_0x55fb2cf4f9c0, C4<1>, C4<1>;
v0x55fb2c79f870_0 .net "S", 0 0, L_0x55fb2cf4f470;  alias, 1 drivers
v0x55fb2c7c0620_0 .net "a", 0 0, L_0x55fb2cf4f7d0;  alias, 1 drivers
v0x55fb2c7c2fd0_0 .net "b", 0 0, L_0x55fb2cf4f9c0;  alias, 1 drivers
v0x55fb2c7a20e0_0 .net "cout", 0 0, L_0x55fb2cf4f4e0;  alias, 1 drivers
S_0x55fb2cb52720 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb4d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4f550 .functor XOR 1, L_0x55fb2cf4f470, L_0x55fb2cf4faf0, C4<0>, C4<0>;
L_0x55fb2cf4f6a0 .functor AND 1, L_0x55fb2cf4f470, L_0x55fb2cf4faf0, C4<1>, C4<1>;
v0x55fb2c79cfd0_0 .net "S", 0 0, L_0x55fb2cf4f550;  alias, 1 drivers
v0x55fb2c7a71c0_0 .net "a", 0 0, L_0x55fb2cf4f470;  alias, 1 drivers
v0x55fb2c7a9a30_0 .net "b", 0 0, L_0x55fb2cf4faf0;  alias, 1 drivers
v0x55fb2c7b1380_0 .net "cout", 0 0, L_0x55fb2cf4f6a0;  alias, 1 drivers
S_0x55fb2cb378c0 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c7a7280 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2c7bb800 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb378c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf50060 .functor OR 1, L_0x55fb2cf4fe70, L_0x55fb2cf4ffa0, C4<0>, C4<0>;
v0x55fb2c594730_0 .net "S", 0 0, L_0x55fb2cf4fee0;  1 drivers
v0x55fb2c58c4a0_0 .net "a", 0 0, L_0x55fb2cf500d0;  1 drivers
v0x55fb2c58cd20_0 .net "b", 0 0, L_0x55fb2cf50200;  1 drivers
v0x55fb2c58ed30_0 .net "c_1", 0 0, L_0x55fb2cf4fe70;  1 drivers
v0x55fb2c58f650_0 .net "c_2", 0 0, L_0x55fb2cf4ffa0;  1 drivers
v0x55fb2c5915a0_0 .net "cin", 0 0, L_0x55fb2cf50410;  1 drivers
v0x55fb2c591ec0_0 .net "cout", 0 0, L_0x55fb2cf50060;  1 drivers
v0x55fb2c5905f0_0 .net "h_1_out", 0 0, L_0x55fb2cf4fe00;  1 drivers
S_0x55fb2c9f4540 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7bb800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4fe00 .functor XOR 1, L_0x55fb2cf500d0, L_0x55fb2cf50200, C4<0>, C4<0>;
L_0x55fb2cf4fe70 .functor AND 1, L_0x55fb2cf500d0, L_0x55fb2cf50200, C4<1>, C4<1>;
v0x55fb2c583ce0_0 .net "S", 0 0, L_0x55fb2cf4fe00;  alias, 1 drivers
v0x55fb2c584600_0 .net "a", 0 0, L_0x55fb2cf500d0;  alias, 1 drivers
v0x55fb2c586550_0 .net "b", 0 0, L_0x55fb2cf50200;  alias, 1 drivers
v0x55fb2c586e70_0 .net "cout", 0 0, L_0x55fb2cf4fe70;  alias, 1 drivers
S_0x55fb2c9ed730 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7bb800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4fee0 .functor XOR 1, L_0x55fb2cf4fe00, L_0x55fb2cf50410, C4<0>, C4<0>;
L_0x55fb2cf4ffa0 .functor AND 1, L_0x55fb2cf4fe00, L_0x55fb2cf50410, C4<1>, C4<1>;
v0x55fb2c5855a0_0 .net "S", 0 0, L_0x55fb2cf4fee0;  alias, 1 drivers
v0x55fb2c587e10_0 .net "a", 0 0, L_0x55fb2cf4fe00;  alias, 1 drivers
v0x55fb2c582d00_0 .net "b", 0 0, L_0x55fb2cf50410;  alias, 1 drivers
v0x55fb2c593e10_0 .net "cout", 0 0, L_0x55fb2cf4ffa0;  alias, 1 drivers
S_0x55fb2c9e7360 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c587ed0 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2c9c01c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c9e7360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf50830 .functor OR 1, L_0x55fb2cf505b0, L_0x55fb2cf50770, C4<0>, C4<0>;
v0x55fb2c59da70_0 .net "S", 0 0, L_0x55fb2cf50620;  1 drivers
v0x55fb2c59f9c0_0 .net "a", 0 0, L_0x55fb2cf508a0;  1 drivers
v0x55fb2c5a02e0_0 .net "b", 0 0, L_0x55fb2cf50ac0;  1 drivers
v0x55fb2c5a2230_0 .net "c_1", 0 0, L_0x55fb2cf505b0;  1 drivers
v0x55fb2c5a2b50_0 .net "c_2", 0 0, L_0x55fb2cf50770;  1 drivers
v0x55fb2c59c1a0_0 .net "cin", 0 0, L_0x55fb2cf50bf0;  1 drivers
v0x55fb2c59ea10_0 .net "cout", 0 0, L_0x55fb2cf50830;  1 drivers
v0x55fb2c5a1280_0 .net "h_1_out", 0 0, L_0x55fb2cf50540;  1 drivers
S_0x55fb2c9b93b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9c01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf50540 .functor XOR 1, L_0x55fb2cf508a0, L_0x55fb2cf50ac0, C4<0>, C4<0>;
L_0x55fb2cf505b0 .functor AND 1, L_0x55fb2cf508a0, L_0x55fb2cf50ac0, C4<1>, C4<1>;
v0x55fb2c592e60_0 .net "S", 0 0, L_0x55fb2cf50540;  alias, 1 drivers
v0x55fb2c5a4aa0_0 .net "a", 0 0, L_0x55fb2cf508a0;  alias, 1 drivers
v0x55fb2c5a53c0_0 .net "b", 0 0, L_0x55fb2cf50ac0;  alias, 1 drivers
v0x55fb2c597fb0_0 .net "cout", 0 0, L_0x55fb2cf505b0;  alias, 1 drivers
S_0x55fb2c9b2fe0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9c01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf50620 .functor XOR 1, L_0x55fb2cf50540, L_0x55fb2cf50bf0, C4<0>, C4<0>;
L_0x55fb2cf50770 .functor AND 1, L_0x55fb2cf50540, L_0x55fb2cf50bf0, C4<1>, C4<1>;
v0x55fb2c5988d0_0 .net "S", 0 0, L_0x55fb2cf50620;  alias, 1 drivers
v0x55fb2c59a8e0_0 .net "a", 0 0, L_0x55fb2cf50540;  alias, 1 drivers
v0x55fb2c59b200_0 .net "b", 0 0, L_0x55fb2cf50bf0;  alias, 1 drivers
v0x55fb2c59d150_0 .net "cout", 0 0, L_0x55fb2cf50770;  alias, 1 drivers
S_0x55fb2c998260 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2caf79d0;
 .timescale 0 0;
P_0x55fb2c59a9a0 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2c991450 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c998260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf51110 .functor OR 1, L_0x55fb2cf50e90, L_0x55fb2cf51050, C4<0>, C4<0>;
v0x55fb2c555b70_0 .net "S", 0 0, L_0x55fb2cf50f00;  1 drivers
v0x55fb2c556490_0 .net "a", 0 0, L_0x55fb2cf51180;  1 drivers
v0x55fb2c553240_0 .net "b", 0 0, L_0x55fb2cf512b0;  1 drivers
v0x55fb2c553b60_0 .net "c_1", 0 0, L_0x55fb2cf50e90;  1 drivers
v0x55fb2c557950_0 .net "c_2", 0 0, L_0x55fb2cf51050;  1 drivers
v0x55fb2c554b90_0 .net "cin", 0 0, L_0x55fb2cf514f0;  1 drivers
v0x55fb2c5b99b0_0 .net "cout", 0 0, L_0x55fb2cf51110;  1 drivers
v0x55fb2c5ba2d0_0 .net "h_1_out", 0 0, L_0x55fb2cf50e20;  1 drivers
S_0x55fb2c98b080 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c991450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf50e20 .functor XOR 1, L_0x55fb2cf51180, L_0x55fb2cf512b0, C4<0>, C4<0>;
L_0x55fb2cf50e90 .functor AND 1, L_0x55fb2cf51180, L_0x55fb2cf512b0, C4<1>, C4<1>;
v0x55fb2c599900_0 .net "S", 0 0, L_0x55fb2cf50e20;  alias, 1 drivers
v0x55fb2c5a3af0_0 .net "a", 0 0, L_0x55fb2cf51180;  alias, 1 drivers
v0x55fb2c5a6020_0 .net "b", 0 0, L_0x55fb2cf512b0;  alias, 1 drivers
v0x55fb2c54fd00_0 .net "cout", 0 0, L_0x55fb2cf50e90;  alias, 1 drivers
S_0x55fb2c9d9ba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c991450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf50f00 .functor XOR 1, L_0x55fb2cf50e20, L_0x55fb2cf514f0, C4<0>, C4<0>;
L_0x55fb2cf51050 .functor AND 1, L_0x55fb2cf50e20, L_0x55fb2cf514f0, C4<1>, C4<1>;
v0x55fb2c550620_0 .net "S", 0 0, L_0x55fb2cf50f00;  alias, 1 drivers
v0x55fb2c54d470_0 .net "a", 0 0, L_0x55fb2cf50e20;  alias, 1 drivers
v0x55fb2c54dcf0_0 .net "b", 0 0, L_0x55fb2cf514f0;  alias, 1 drivers
v0x55fb2c551ae0_0 .net "cout", 0 0, L_0x55fb2cf51050;  alias, 1 drivers
S_0x55fb2c9d3f10 .scope module, "S_1" "adder_subtractor_Nbit" 2 186, 2 48 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c54d530 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513cb40 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf0a060 .functor XOR 4, L_0x7fd0c513cb40, L_0x55fb2cebaed0, C4<0000>, C4<0000>;
v0x55fb2c53a220_0 .net *"_ivl_0", 3 0, L_0x7fd0c513cb40;  1 drivers
v0x55fb2c53c230_0 .net "a", 3 0, L_0x55fb2cebada0;  alias, 1 drivers
v0x55fb2c53cb50_0 .net "a_or_s", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c53daf0_0 .net "b", 3 0, L_0x55fb2cebaed0;  alias, 1 drivers
v0x55fb2c540020_0 .net "cout", 0 0, L_0x55fb2cf0bff0;  alias, 1 drivers
v0x55fb2c5409e0_0 .net "input_b", 3 0, L_0x55fb2cf0a060;  1 drivers
v0x55fb2c53b250_0 .net "out", 3 0, L_0x55fb2cf0bd20;  alias, 1 drivers
S_0x55fb2ca1e910 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9d3f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5af8b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c533410_0 .net "S", 3 0, L_0x55fb2cf0bd20;  alias, 1 drivers
v0x55fb2c537200_0 .net "a", 3 0, L_0x55fb2cebada0;  alias, 1 drivers
v0x55fb2c534440_0 .net "b", 3 0, L_0x55fb2cf0a060;  alias, 1 drivers
v0x55fb2c53eaa0_0 .net "carin", 3 0, L_0x55fb2cf0bec0;  1 drivers
v0x55fb2c53f3c0_0 .net "cin", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c539900_0 .net "cout", 0 0, L_0x55fb2cf0bff0;  alias, 1 drivers
L_0x55fb2cf0a4e0 .part L_0x55fb2cebada0, 1, 1;
L_0x55fb2cf0a610 .part L_0x55fb2cf0a060, 1, 1;
L_0x55fb2cf0a740 .part L_0x55fb2cf0bec0, 0, 1;
L_0x55fb2cf0abd0 .part L_0x55fb2cebada0, 2, 1;
L_0x55fb2cf0ad00 .part L_0x55fb2cf0a060, 2, 1;
L_0x55fb2cf0aec0 .part L_0x55fb2cf0bec0, 1, 1;
L_0x55fb2cf0b350 .part L_0x55fb2cebada0, 3, 1;
L_0x55fb2cf0b590 .part L_0x55fb2cf0a060, 3, 1;
L_0x55fb2cf0b680 .part L_0x55fb2cf0bec0, 2, 1;
L_0x55fb2cf0bac0 .part L_0x55fb2cebada0, 0, 1;
L_0x55fb2cf0bbf0 .part L_0x55fb2cf0a060, 0, 1;
L_0x55fb2cf0bd20 .concat8 [ 1 1 1 1], L_0x55fb2cf0b890, L_0x55fb2cf0a2f0, L_0x55fb2cf0a950, L_0x55fb2cf0b0d0;
L_0x55fb2cf0bec0 .concat8 [ 1 1 1 1], L_0x55fb2cf0ba50, L_0x55fb2cf0a470, L_0x55fb2cf0ab60, L_0x55fb2cf0b2e0;
L_0x55fb2cf0bff0 .part L_0x55fb2cf0bec0, 3, 1;
S_0x55fb2ca12f40 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ca1e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0ba50 .functor OR 1, L_0x55fb2cf0b820, L_0x55fb2cf0b9e0, C4<0>, C4<0>;
v0x55fb2c5bafc0_0 .net "S", 0 0, L_0x55fb2cf0b890;  1 drivers
v0x55fb2c5bb340_0 .net "a", 0 0, L_0x55fb2cf0bac0;  1 drivers
v0x55fb2c5070f0_0 .net "b", 0 0, L_0x55fb2cf0bbf0;  1 drivers
v0x55fb2c507a10_0 .net "c_1", 0 0, L_0x55fb2cf0b820;  1 drivers
v0x55fb2c5047c0_0 .net "c_2", 0 0, L_0x55fb2cf0b9e0;  1 drivers
v0x55fb2c5050e0_0 .net "cin", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c508670_0 .net "cout", 0 0, L_0x55fb2cf0ba50;  1 drivers
v0x55fb2c508ff0_0 .net "h_1_out", 0 0, L_0x55fb2cf0b7b0;  1 drivers
S_0x55fb2ca07f90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca12f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0b7b0 .functor XOR 1, L_0x55fb2cf0bac0, L_0x55fb2cf0bbf0, C4<0>, C4<0>;
L_0x55fb2cf0b820 .functor AND 1, L_0x55fb2cf0bac0, L_0x55fb2cf0bbf0, C4<1>, C4<1>;
v0x55fb2c5b7140_0 .net "S", 0 0, L_0x55fb2cf0b7b0;  alias, 1 drivers
v0x55fb2c5b7a60_0 .net "a", 0 0, L_0x55fb2cf0bac0;  alias, 1 drivers
v0x55fb2c5abfd0_0 .net "b", 0 0, L_0x55fb2cf0bbf0;  alias, 1 drivers
v0x55fb2c5ae840_0 .net "cout", 0 0, L_0x55fb2cf0b820;  alias, 1 drivers
S_0x55fb2c91e380 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca12f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0b890 .functor XOR 1, L_0x55fb2cf0b7b0, L_0x7fd0c51374e8, C4<0>, C4<0>;
L_0x55fb2cf0b9e0 .functor AND 1, L_0x55fb2cf0b7b0, L_0x7fd0c51374e8, C4<1>, C4<1>;
v0x55fb2c5b10b0_0 .net "S", 0 0, L_0x55fb2cf0b890;  alias, 1 drivers
v0x55fb2c5a9730_0 .net "a", 0 0, L_0x55fb2cf0b7b0;  alias, 1 drivers
v0x55fb2c5b3920_0 .net "b", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c5b6190_0 .net "cout", 0 0, L_0x55fb2cf0b9e0;  alias, 1 drivers
S_0x55fb2c917570 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ca1e910;
 .timescale 0 0;
P_0x55fb2c5b1170 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c9111a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c917570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0a470 .functor OR 1, L_0x55fb2cf0a230, L_0x55fb2cf0a3b0, C4<0>, C4<0>;
v0x55fb2c517460_0 .net "S", 0 0, L_0x55fb2cf0a2f0;  1 drivers
v0x55fb2c5119a0_0 .net "a", 0 0, L_0x55fb2cf0a4e0;  1 drivers
v0x55fb2c5122c0_0 .net "b", 0 0, L_0x55fb2cf0a610;  1 drivers
v0x55fb2c5142d0_0 .net "c_1", 0 0, L_0x55fb2cf0a230;  1 drivers
v0x55fb2c514bf0_0 .net "c_2", 0 0, L_0x55fb2cf0a3b0;  1 drivers
v0x55fb2c515b90_0 .net "cin", 0 0, L_0x55fb2cf0a740;  1 drivers
v0x55fb2c5180c0_0 .net "cout", 0 0, L_0x55fb2cf0a470;  1 drivers
v0x55fb2c518a80_0 .net "h_1_out", 0 0, L_0x55fb2cf0a120;  1 drivers
S_0x55fb2c8ea000 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9111a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0a120 .functor XOR 1, L_0x55fb2cf0a4e0, L_0x55fb2cf0a610, C4<0>, C4<0>;
L_0x55fb2cf0a230 .functor AND 1, L_0x55fb2cf0a4e0, L_0x55fb2cf0a610, C4<1>, C4<1>;
v0x55fb2c506110_0 .net "S", 0 0, L_0x55fb2cf0a120;  alias, 1 drivers
v0x55fb2c50d4c0_0 .net "a", 0 0, L_0x55fb2cf0a4e0;  alias, 1 drivers
v0x55fb2c50dde0_0 .net "b", 0 0, L_0x55fb2cf0a610;  alias, 1 drivers
v0x55fb2c50ab90_0 .net "cout", 0 0, L_0x55fb2cf0a230;  alias, 1 drivers
S_0x55fb2c8e31f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9111a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0a2f0 .functor XOR 1, L_0x55fb2cf0a120, L_0x55fb2cf0a740, C4<0>, C4<0>;
L_0x55fb2cf0a3b0 .functor AND 1, L_0x55fb2cf0a120, L_0x55fb2cf0a740, C4<1>, C4<1>;
v0x55fb2c50b4b0_0 .net "S", 0 0, L_0x55fb2cf0a2f0;  alias, 1 drivers
v0x55fb2c50f2a0_0 .net "a", 0 0, L_0x55fb2cf0a120;  alias, 1 drivers
v0x55fb2c50c4e0_0 .net "b", 0 0, L_0x55fb2cf0a740;  alias, 1 drivers
v0x55fb2c516b40_0 .net "cout", 0 0, L_0x55fb2cf0a3b0;  alias, 1 drivers
S_0x55fb2c8dce20 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ca1e910;
 .timescale 0 0;
P_0x55fb2c50f360 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c8c20a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c8dce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0ab60 .functor OR 1, L_0x55fb2cf0a8e0, L_0x55fb2cf0aaa0, C4<0>, C4<0>;
v0x55fb2c521e50_0 .net "S", 0 0, L_0x55fb2cf0a950;  1 drivers
v0x55fb2c522770_0 .net "a", 0 0, L_0x55fb2cf0abd0;  1 drivers
v0x55fb2c519170_0 .net "b", 0 0, L_0x55fb2cf0ad00;  1 drivers
v0x55fb2c51a440_0 .net "c_1", 0 0, L_0x55fb2cf0a8e0;  1 drivers
v0x55fb2c51ad60_0 .net "c_2", 0 0, L_0x55fb2cf0aaa0;  1 drivers
v0x55fb2c51cd70_0 .net "cin", 0 0, L_0x55fb2cf0aec0;  1 drivers
v0x55fb2c51d690_0 .net "cout", 0 0, L_0x55fb2cf0ab60;  1 drivers
v0x55fb2c51f5e0_0 .net "h_1_out", 0 0, L_0x55fb2cf0a870;  1 drivers
S_0x55fb2c8bb290 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8c20a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0a870 .functor XOR 1, L_0x55fb2cf0abd0, L_0x55fb2cf0ad00, C4<0>, C4<0>;
L_0x55fb2cf0a8e0 .functor AND 1, L_0x55fb2cf0abd0, L_0x55fb2cf0ad00, C4<1>, C4<1>;
v0x55fb2c5132f0_0 .net "S", 0 0, L_0x55fb2cf0a870;  alias, 1 drivers
v0x55fb2c4fec30_0 .net "a", 0 0, L_0x55fb2cf0abd0;  alias, 1 drivers
v0x55fb2c4ff550_0 .net "b", 0 0, L_0x55fb2cf0ad00;  alias, 1 drivers
v0x55fb2c4ffff0_0 .net "cout", 0 0, L_0x55fb2cf0a8e0;  alias, 1 drivers
S_0x55fb2c8b4ec0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8c20a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0a950 .functor XOR 1, L_0x55fb2cf0a870, L_0x55fb2cf0aec0, C4<0>, C4<0>;
L_0x55fb2cf0aaa0 .functor AND 1, L_0x55fb2cf0a870, L_0x55fb2cf0aec0, C4<1>, C4<1>;
v0x55fb2c501190_0 .net "S", 0 0, L_0x55fb2cf0a950;  alias, 1 drivers
v0x55fb2c501ab0_0 .net "a", 0 0, L_0x55fb2cf0a870;  alias, 1 drivers
v0x55fb2c502310_0 .net "b", 0 0, L_0x55fb2cf0aec0;  alias, 1 drivers
v0x55fb2c5003b0_0 .net "cout", 0 0, L_0x55fb2cf0aaa0;  alias, 1 drivers
S_0x55fb2c9039e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ca1e910;
 .timescale 0 0;
P_0x55fb2c501b70 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c8fdd50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c9039e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0b2e0 .functor OR 1, L_0x55fb2cf0b060, L_0x55fb2cf0b220, C4<0>, C4<0>;
v0x55fb2c52c720_0 .net "S", 0 0, L_0x55fb2cf0b0d0;  1 drivers
v0x55fb2c52d040_0 .net "a", 0 0, L_0x55fb2cf0b350;  1 drivers
v0x55fb2c5305d0_0 .net "b", 0 0, L_0x55fb2cf0b590;  1 drivers
v0x55fb2c530f50_0 .net "c_1", 0 0, L_0x55fb2cf0b060;  1 drivers
v0x55fb2c52e070_0 .net "c_2", 0 0, L_0x55fb2cf0b220;  1 drivers
v0x55fb2c535420_0 .net "cin", 0 0, L_0x55fb2cf0b680;  1 drivers
v0x55fb2c535d40_0 .net "cout", 0 0, L_0x55fb2cf0b2e0;  1 drivers
v0x55fb2c532af0_0 .net "h_1_out", 0 0, L_0x55fb2cf0aff0;  1 drivers
S_0x55fb2c948750 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8fdd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0aff0 .functor XOR 1, L_0x55fb2cf0b350, L_0x55fb2cf0b590, C4<0>, C4<0>;
L_0x55fb2cf0b060 .functor AND 1, L_0x55fb2cf0b350, L_0x55fb2cf0b590, C4<1>, C4<1>;
v0x55fb2c51ff00_0 .net "S", 0 0, L_0x55fb2cf0aff0;  alias, 1 drivers
v0x55fb2c51e630_0 .net "a", 0 0, L_0x55fb2cf0b350;  alias, 1 drivers
v0x55fb2c520ea0_0 .net "b", 0 0, L_0x55fb2cf0b590;  alias, 1 drivers
v0x55fb2c51bd90_0 .net "cout", 0 0, L_0x55fb2cf0b060;  alias, 1 drivers
S_0x55fb2c93cd80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8fdd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0b0d0 .functor XOR 1, L_0x55fb2cf0aff0, L_0x55fb2cf0b680, C4<0>, C4<0>;
L_0x55fb2cf0b220 .functor AND 1, L_0x55fb2cf0aff0, L_0x55fb2cf0b680, C4<1>, C4<1>;
v0x55fb2c502630_0 .net "S", 0 0, L_0x55fb2cf0b0d0;  alias, 1 drivers
v0x55fb2c509430_0 .net "a", 0 0, L_0x55fb2cf0aff0;  alias, 1 drivers
v0x55fb2c52f050_0 .net "b", 0 0, L_0x55fb2cf0b680;  alias, 1 drivers
v0x55fb2c52f970_0 .net "cout", 0 0, L_0x55fb2cf0b220;  alias, 1 drivers
S_0x55fb2c931dd0 .scope module, "S_2" "adder_subtractor_Nbit" 2 187, 2 48 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c534500 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513cb88 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf0be50 .functor XOR 4, L_0x7fd0c513cb88, L_0x55fb2cebb1a0, C4<0000>, C4<0000>;
v0x55fb2c649030_0 .net *"_ivl_0", 3 0, L_0x7fd0c513cb88;  1 drivers
v0x55fb2c649950_0 .net "a", 3 0, L_0x55fb2cebb070;  alias, 1 drivers
v0x55fb2c641760_0 .net "a_or_s", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c641f40_0 .net "b", 3 0, L_0x55fb2cebb1a0;  alias, 1 drivers
v0x55fb2c643f50_0 .net "cout", 0 0, L_0x55fb2cf0e150;  alias, 1 drivers
v0x55fb2c644870_0 .net "input_b", 3 0, L_0x55fb2cf0be50;  1 drivers
v0x55fb2c6467c0_0 .net "out", 3 0, L_0x55fb2cf0de80;  alias, 1 drivers
S_0x55fb2c85e120 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c931dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c53aad0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c557e90_0 .net "S", 3 0, L_0x55fb2cf0de80;  alias, 1 drivers
v0x55fb2c55e910_0 .net "a", 3 0, L_0x55fb2cebb070;  alias, 1 drivers
v0x55fb2c565710_0 .net "b", 3 0, L_0x55fb2cf0be50;  alias, 1 drivers
v0x55fb2c54bf20_0 .net "carin", 3 0, L_0x55fb2cf0e020;  1 drivers
v0x55fb2c557cf0_0 .net "cin", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c58af20_0 .net "cout", 0 0, L_0x55fb2cf0e150;  alias, 1 drivers
L_0x55fb2cf0c560 .part L_0x55fb2cebb070, 1, 1;
L_0x55fb2cf0c690 .part L_0x55fb2cf0be50, 1, 1;
L_0x55fb2cf0c7c0 .part L_0x55fb2cf0e020, 0, 1;
L_0x55fb2cf0cc50 .part L_0x55fb2cebb070, 2, 1;
L_0x55fb2cf0cd80 .part L_0x55fb2cf0be50, 2, 1;
L_0x55fb2cf0cf40 .part L_0x55fb2cf0e020, 1, 1;
L_0x55fb2cf0d3d0 .part L_0x55fb2cebb070, 3, 1;
L_0x55fb2cf0d610 .part L_0x55fb2cf0be50, 3, 1;
L_0x55fb2cf0d700 .part L_0x55fb2cf0e020, 2, 1;
L_0x55fb2cf0dc20 .part L_0x55fb2cebb070, 0, 1;
L_0x55fb2cf0dd50 .part L_0x55fb2cf0be50, 0, 1;
L_0x55fb2cf0de80 .concat8 [ 1 1 1 1], L_0x55fb2cf0d970, L_0x55fb2cf0c2e0, L_0x55fb2cf0c9d0, L_0x55fb2cf0d150;
L_0x55fb2cf0e020 .concat8 [ 1 1 1 1], L_0x55fb2cf0db90, L_0x55fb2cf0c4f0, L_0x55fb2cf0cbe0, L_0x55fb2cf0d360;
L_0x55fb2cf0e150 .part L_0x55fb2cf0e020, 3, 1;
S_0x55fb2c857310 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c85e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0db90 .functor OR 1, L_0x55fb2cf0d8e0, L_0x55fb2cf0db00, C4<0>, C4<0>;
v0x55fb2c54a6d0_0 .net "S", 0 0, L_0x55fb2cf0d970;  1 drivers
v0x55fb2c5410d0_0 .net "a", 0 0, L_0x55fb2cf0dc20;  1 drivers
v0x55fb2c5423a0_0 .net "b", 0 0, L_0x55fb2cf0dd50;  1 drivers
v0x55fb2c542cc0_0 .net "c_1", 0 0, L_0x55fb2cf0d8e0;  1 drivers
v0x55fb2c544cd0_0 .net "c_2", 0 0, L_0x55fb2cf0db00;  1 drivers
v0x55fb2c5455f0_0 .net "cin", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c547540_0 .net "cout", 0 0, L_0x55fb2cf0db90;  1 drivers
v0x55fb2c547e60_0 .net "h_1_out", 0 0, L_0x55fb2cf0d830;  1 drivers
S_0x55fb2c850f40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c857310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0d830 .functor XOR 1, L_0x55fb2cf0dc20, L_0x55fb2cf0dd50, C4<0>, C4<0>;
L_0x55fb2cf0d8e0 .functor AND 1, L_0x55fb2cf0dc20, L_0x55fb2cf0dd50, C4<1>, C4<1>;
v0x55fb2c526c20_0 .net "S", 0 0, L_0x55fb2cf0d830;  alias, 1 drivers
v0x55fb2c527540_0 .net "a", 0 0, L_0x55fb2cf0dc20;  alias, 1 drivers
v0x55fb2c527f50_0 .net "b", 0 0, L_0x55fb2cf0dd50;  alias, 1 drivers
v0x55fb2c5290f0_0 .net "cout", 0 0, L_0x55fb2cf0d8e0;  alias, 1 drivers
S_0x55fb2c829da0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c857310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0d970 .functor XOR 1, L_0x55fb2cf0d830, L_0x7fd0c51374e8, C4<0>, C4<0>;
L_0x55fb2cf0db00 .functor AND 1, L_0x55fb2cf0d830, L_0x7fd0c51374e8, C4<1>, C4<1>;
v0x55fb2c529a10_0 .net "S", 0 0, L_0x55fb2cf0d970;  alias, 1 drivers
v0x55fb2c52a270_0 .net "a", 0 0, L_0x55fb2cf0d830;  alias, 1 drivers
v0x55fb2c528310_0 .net "b", 0 0, L_0x7fd0c51374e8;  alias, 1 drivers
v0x55fb2c549db0_0 .net "cout", 0 0, L_0x55fb2cf0db00;  alias, 1 drivers
S_0x55fb2c822f90 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c85e120;
 .timescale 0 0;
P_0x55fb2c52a330 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c81cbc0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c822f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0c4f0 .functor OR 1, L_0x55fb2cf0c220, L_0x55fb2cf0c430, C4<0>, C4<0>;
v0x55fb2c560aa0_0 .net "S", 0 0, L_0x55fb2cf0c2e0;  1 drivers
v0x55fb2c5613c0_0 .net "a", 0 0, L_0x55fb2cf0c560;  1 drivers
v0x55fb2c564950_0 .net "b", 0 0, L_0x55fb2cf0c690;  1 drivers
v0x55fb2c5652d0_0 .net "c_1", 0 0, L_0x55fb2cf0c220;  1 drivers
v0x55fb2c5623f0_0 .net "c_2", 0 0, L_0x55fb2cf0c430;  1 drivers
v0x55fb2c5697a0_0 .net "cin", 0 0, L_0x55fb2cf0c7c0;  1 drivers
v0x55fb2c56a0c0_0 .net "cout", 0 0, L_0x55fb2cf0c4f0;  1 drivers
v0x55fb2c566e70_0 .net "h_1_out", 0 0, L_0x55fb2cf0c110;  1 drivers
S_0x55fb2c801e40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c81cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0c110 .functor XOR 1, L_0x55fb2cf0c560, L_0x55fb2cf0c690, C4<0>, C4<0>;
L_0x55fb2cf0c220 .functor AND 1, L_0x55fb2cf0c560, L_0x55fb2cf0c690, C4<1>, C4<1>;
v0x55fb2c546590_0 .net "S", 0 0, L_0x55fb2cf0c110;  alias, 1 drivers
v0x55fb2c548e00_0 .net "a", 0 0, L_0x55fb2cf0c560;  alias, 1 drivers
v0x55fb2c543cf0_0 .net "b", 0 0, L_0x55fb2cf0c690;  alias, 1 drivers
v0x55fb2c523fc0_0 .net "cout", 0 0, L_0x55fb2cf0c220;  alias, 1 drivers
S_0x55fb2c7fb030 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c81cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0c2e0 .functor XOR 1, L_0x55fb2cf0c110, L_0x55fb2cf0c7c0, C4<0>, C4<0>;
L_0x55fb2cf0c430 .functor AND 1, L_0x55fb2cf0c110, L_0x55fb2cf0c7c0, C4<1>, C4<1>;
v0x55fb2c52a590_0 .net "S", 0 0, L_0x55fb2cf0c2e0;  alias, 1 drivers
v0x55fb2c531390_0 .net "a", 0 0, L_0x55fb2cf0c110;  alias, 1 drivers
v0x55fb2c5633d0_0 .net "b", 0 0, L_0x55fb2cf0c7c0;  alias, 1 drivers
v0x55fb2c563cf0_0 .net "cout", 0 0, L_0x55fb2cf0c430;  alias, 1 drivers
S_0x55fb2c7f4c60 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c85e120;
 .timescale 0 0;
P_0x55fb2c52a650 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c843780 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7f4c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0cbe0 .functor OR 1, L_0x55fb2cf0c960, L_0x55fb2cf0cb20, C4<0>, C4<0>;
v0x55fb2c570ed0_0 .net "S", 0 0, L_0x55fb2cf0c9d0;  1 drivers
v0x55fb2c571e70_0 .net "a", 0 0, L_0x55fb2cf0cc50;  1 drivers
v0x55fb2c5743a0_0 .net "b", 0 0, L_0x55fb2cf0cd80;  1 drivers
v0x55fb2c574d60_0 .net "c_1", 0 0, L_0x55fb2cf0c960;  1 drivers
v0x55fb2c56f5d0_0 .net "c_2", 0 0, L_0x55fb2cf0cb20;  1 drivers
v0x55fb2c55afa0_0 .net "cin", 0 0, L_0x55fb2cf0cf40;  1 drivers
v0x55fb2c55b8c0_0 .net "cout", 0 0, L_0x55fb2cf0cbe0;  1 drivers
v0x55fb2c55c2d0_0 .net "h_1_out", 0 0, L_0x55fb2cf0c8f0;  1 drivers
S_0x55fb2c83daf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c843780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0c8f0 .functor XOR 1, L_0x55fb2cf0cc50, L_0x55fb2cf0cd80, C4<0>, C4<0>;
L_0x55fb2cf0c960 .functor AND 1, L_0x55fb2cf0cc50, L_0x55fb2cf0cd80, C4<1>, C4<1>;
v0x55fb2c567790_0 .net "S", 0 0, L_0x55fb2cf0c8f0;  alias, 1 drivers
v0x55fb2c56b580_0 .net "a", 0 0, L_0x55fb2cf0cc50;  alias, 1 drivers
v0x55fb2c5687c0_0 .net "b", 0 0, L_0x55fb2cf0cd80;  alias, 1 drivers
v0x55fb2c572e20_0 .net "cout", 0 0, L_0x55fb2cf0c960;  alias, 1 drivers
S_0x55fb2c8884e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c843780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0c9d0 .functor XOR 1, L_0x55fb2cf0c8f0, L_0x55fb2cf0cf40, C4<0>, C4<0>;
L_0x55fb2cf0cb20 .functor AND 1, L_0x55fb2cf0c8f0, L_0x55fb2cf0cf40, C4<1>, C4<1>;
v0x55fb2c573740_0 .net "S", 0 0, L_0x55fb2cf0c9d0;  alias, 1 drivers
v0x55fb2c56dc80_0 .net "a", 0 0, L_0x55fb2cf0c8f0;  alias, 1 drivers
v0x55fb2c56e5a0_0 .net "b", 0 0, L_0x55fb2cf0cf40;  alias, 1 drivers
v0x55fb2c5705b0_0 .net "cout", 0 0, L_0x55fb2cf0cb20;  alias, 1 drivers
S_0x55fb2c87cb10 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c85e120;
 .timescale 0 0;
P_0x55fb2c56dd40 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c871b60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c87cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0d360 .functor OR 1, L_0x55fb2cf0d0e0, L_0x55fb2cf0d2a0, C4<0>, C4<0>;
v0x55fb2c577040_0 .net "S", 0 0, L_0x55fb2cf0d150;  1 drivers
v0x55fb2c579050_0 .net "a", 0 0, L_0x55fb2cf0d3d0;  1 drivers
v0x55fb2c579970_0 .net "b", 0 0, L_0x55fb2cf0d610;  1 drivers
v0x55fb2c57b8c0_0 .net "c_1", 0 0, L_0x55fb2cf0d0e0;  1 drivers
v0x55fb2c57c1e0_0 .net "c_2", 0 0, L_0x55fb2cf0d2a0;  1 drivers
v0x55fb2c57a910_0 .net "cin", 0 0, L_0x55fb2cf0d700;  1 drivers
v0x55fb2c57d180_0 .net "cout", 0 0, L_0x55fb2cf0d360;  1 drivers
v0x55fb2c578070_0 .net "h_1_out", 0 0, L_0x55fb2cf0d070;  1 drivers
S_0x55fb2c96d410 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c871b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0d070 .functor XOR 1, L_0x55fb2cf0d3d0, L_0x55fb2cf0d610, C4<0>, C4<0>;
L_0x55fb2cf0d0e0 .functor AND 1, L_0x55fb2cf0d3d0, L_0x55fb2cf0d610, C4<1>, C4<1>;
v0x55fb2c55d470_0 .net "S", 0 0, L_0x55fb2cf0d070;  alias, 1 drivers
v0x55fb2c55dd90_0 .net "a", 0 0, L_0x55fb2cf0d3d0;  alias, 1 drivers
v0x55fb2c55e5f0_0 .net "b", 0 0, L_0x55fb2cf0d610;  alias, 1 drivers
v0x55fb2c55c690_0 .net "cout", 0 0, L_0x55fb2cf0d0e0;  alias, 1 drivers
S_0x55fb2ca57d70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c871b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0d150 .functor XOR 1, L_0x55fb2cf0d070, L_0x55fb2cf0d700, C4<0>, C4<0>;
L_0x55fb2cf0d2a0 .functor AND 1, L_0x55fb2cf0d070, L_0x55fb2cf0d700, C4<1>, C4<1>;
v0x55fb2c57e130_0 .net "S", 0 0, L_0x55fb2cf0d150;  alias, 1 drivers
v0x55fb2c57ea50_0 .net "a", 0 0, L_0x55fb2cf0d070;  alias, 1 drivers
v0x55fb2c575450_0 .net "b", 0 0, L_0x55fb2cf0d700;  alias, 1 drivers
v0x55fb2c576720_0 .net "cout", 0 0, L_0x55fb2cf0d2a0;  alias, 1 drivers
S_0x55fb2ca432f0 .scope module, "dut" "rca_Nbit" 2 218, 2 26 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c57eb10 .param/l "N" 0 2 26, +C4<00000000000000000000000000010000>;
v0x55fb2c73e200_0 .net "S", 15 0, L_0x55fb2cf5a6e0;  alias, 1 drivers
v0x55fb2c73eb20_0 .net8 "a", 15 0, RS_0x7fd0c529c6c8;  alias, 2 drivers
v0x55fb2c740b30_0 .net8 "b", 15 0, RS_0x7fd0c529c6f8;  alias, 2 drivers
v0x55fb2c741450_0 .net "carin", 15 0, L_0x55fb2cf5a9a0;  1 drivers
v0x55fb2c7433a0_0 .net "cin", 0 0, L_0x55fb2cf52210;  alias, 1 drivers
v0x55fb2c743cc0_0 .net "cout", 0 0, L_0x55fb2cf5b190;  alias, 1 drivers
L_0x55fb2cf52c70 .part RS_0x7fd0c529c6c8, 1, 1;
L_0x55fb2cf52e30 .part RS_0x7fd0c529c6f8, 1, 1;
L_0x55fb2cf52ff0 .part L_0x55fb2cf5a9a0, 0, 1;
L_0x55fb2cf533e0 .part RS_0x7fd0c529c6c8, 2, 1;
L_0x55fb2cf53510 .part RS_0x7fd0c529c6f8, 2, 1;
L_0x55fb2cf53640 .part L_0x55fb2cf5a9a0, 1, 1;
L_0x55fb2cf53b20 .part RS_0x7fd0c529c6c8, 3, 1;
L_0x55fb2cf53c50 .part RS_0x7fd0c529c6f8, 3, 1;
L_0x55fb2cf53dd0 .part L_0x55fb2cf5a9a0, 2, 1;
L_0x55fb2cf54260 .part RS_0x7fd0c529c6c8, 4, 1;
L_0x55fb2cf54390 .part RS_0x7fd0c529c6f8, 4, 1;
L_0x55fb2cf544c0 .part L_0x55fb2cf5a9a0, 3, 1;
L_0x55fb2cf549b0 .part RS_0x7fd0c529c6c8, 5, 1;
L_0x55fb2cf54ae0 .part RS_0x7fd0c529c6f8, 5, 1;
L_0x55fb2cf54b80 .part L_0x55fb2cf5a9a0, 4, 1;
L_0x55fb2cf54f10 .part RS_0x7fd0c529c6c8, 6, 1;
L_0x55fb2cf550d0 .part RS_0x7fd0c529c6f8, 6, 1;
L_0x55fb2cf55200 .part L_0x55fb2cf5a9a0, 5, 1;
L_0x55fb2cf556a0 .part RS_0x7fd0c529c6c8, 7, 1;
L_0x55fb2cf557d0 .part RS_0x7fd0c529c6f8, 7, 1;
L_0x55fb2cf55330 .part L_0x55fb2cf5a9a0, 6, 1;
L_0x55fb2cf55da0 .part RS_0x7fd0c529c6c8, 8, 1;
L_0x55fb2cf55f90 .part RS_0x7fd0c529c6f8, 8, 1;
L_0x55fb2cf560c0 .part L_0x55fb2cf5a9a0, 7, 1;
L_0x55fb2cf56630 .part RS_0x7fd0c529c6c8, 9, 1;
L_0x55fb2cf56760 .part RS_0x7fd0c529c6f8, 9, 1;
L_0x55fb2cf56300 .part L_0x55fb2cf5a9a0, 8, 1;
L_0x55fb2cf56d60 .part RS_0x7fd0c529c6c8, 10, 1;
L_0x55fb2cf56f80 .part RS_0x7fd0c529c6f8, 10, 1;
L_0x55fb2cf570b0 .part L_0x55fb2cf5a9a0, 9, 1;
L_0x55fb2cf57640 .part RS_0x7fd0c529c6c8, 11, 1;
L_0x55fb2cf57770 .part RS_0x7fd0c529c6f8, 11, 1;
L_0x55fb2cf579b0 .part L_0x55fb2cf5a9a0, 10, 1;
L_0x55fb2cf57e40 .part RS_0x7fd0c529c6c8, 12, 1;
L_0x55fb2cf58090 .part RS_0x7fd0c529c6f8, 12, 1;
L_0x55fb2cf581c0 .part L_0x55fb2cf5a9a0, 11, 1;
L_0x55fb2cf586a0 .part RS_0x7fd0c529c6c8, 13, 1;
L_0x55fb2cf589e0 .part RS_0x7fd0c529c6f8, 13, 1;
L_0x55fb2cf58e60 .part L_0x55fb2cf5a9a0, 12, 1;
L_0x55fb2cf591e0 .part RS_0x7fd0c529c6c8, 14, 1;
L_0x55fb2cf59460 .part RS_0x7fd0c529c6f8, 14, 1;
L_0x55fb2cf59590 .part L_0x55fb2cf5a9a0, 13, 1;
L_0x55fb2cf59b80 .part RS_0x7fd0c529c6c8, 15, 1;
L_0x55fb2cf59cb0 .part RS_0x7fd0c529c6f8, 15, 1;
L_0x55fb2cf59f50 .part L_0x55fb2cf5a9a0, 14, 1;
L_0x55fb2cf5a390 .part RS_0x7fd0c529c6c8, 0, 1;
L_0x55fb2cf5a5b0 .part RS_0x7fd0c529c6f8, 0, 1;
LS_0x55fb2cf5a6e0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf5a160, L_0x55fb2cf529f0, L_0x55fb2cf53200, L_0x55fb2cf538a0;
LS_0x55fb2cf5a6e0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf53fe0, L_0x55fb2cf547d0, L_0x55fb2cf54c90, L_0x55fb2cf554b0;
LS_0x55fb2cf5a6e0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2cf55b20, L_0x55fb2cf56440, L_0x55fb2cf56ae0, L_0x55fb2cf573c0;
LS_0x55fb2cf5a6e0_0_12 .concat8 [ 1 1 1 1], L_0x55fb2cf57bc0, L_0x55fb2cf58420, L_0x55fb2cf59000, L_0x55fb2cf59900;
L_0x55fb2cf5a6e0 .concat8 [ 4 4 4 4], LS_0x55fb2cf5a6e0_0_0, LS_0x55fb2cf5a6e0_0_4, LS_0x55fb2cf5a6e0_0_8, LS_0x55fb2cf5a6e0_0_12;
LS_0x55fb2cf5a9a0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf5a320, L_0x55fb2cf52c00, L_0x55fb2cf53370, L_0x55fb2cf53ab0;
LS_0x55fb2cf5a9a0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf541f0, L_0x55fb2cf54940, L_0x55fb2cf54ea0, L_0x55fb2cf55630;
LS_0x55fb2cf5a9a0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2cf55d30, L_0x55fb2cf565c0, L_0x55fb2cf56cf0, L_0x55fb2cf575d0;
LS_0x55fb2cf5a9a0_0_12 .concat8 [ 1 1 1 1], L_0x55fb2cf57dd0, L_0x55fb2cf58630, L_0x55fb2cf59170, L_0x55fb2cf59b10;
L_0x55fb2cf5a9a0 .concat8 [ 4 4 4 4], LS_0x55fb2cf5a9a0_0_0, LS_0x55fb2cf5a9a0_0_4, LS_0x55fb2cf5a9a0_0_8, LS_0x55fb2cf5a9a0_0_12;
L_0x55fb2cf5b190 .part L_0x55fb2cf5a9a0, 15, 1;
S_0x55fb2c703090 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ca432f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5a320 .functor OR 1, L_0x55fb2cf5a0f0, L_0x55fb2cf5a2b0, C4<0>, C4<0>;
v0x55fb2c64efa0_0 .net "S", 0 0, L_0x55fb2cf5a160;  1 drivers
v0x55fb2c64f8c0_0 .net "a", 0 0, L_0x55fb2cf5a390;  1 drivers
v0x55fb2c651810_0 .net "b", 0 0, L_0x55fb2cf5a5b0;  1 drivers
v0x55fb2c652130_0 .net "c_1", 0 0, L_0x55fb2cf5a0f0;  1 drivers
v0x55fb2c650860_0 .net "c_2", 0 0, L_0x55fb2cf5a2b0;  1 drivers
v0x55fb2c6530d0_0 .net "cin", 0 0, L_0x55fb2cf52210;  alias, 1 drivers
v0x55fb2c664d10_0 .net "cout", 0 0, L_0x55fb2cf5a320;  1 drivers
v0x55fb2c665630_0 .net "h_1_out", 0 0, L_0x55fb2cf5a080;  1 drivers
S_0x55fb2c6fc280 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c703090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5a080 .functor XOR 1, L_0x55fb2cf5a390, L_0x55fb2cf5a5b0, C4<0>, C4<0>;
L_0x55fb2cf5a0f0 .functor AND 1, L_0x55fb2cf5a390, L_0x55fb2cf5a5b0, C4<1>, C4<1>;
v0x55fb2c6470e0_0 .net "S", 0 0, L_0x55fb2cf5a080;  alias, 1 drivers
v0x55fb2c645810_0 .net "a", 0 0, L_0x55fb2cf5a390;  alias, 1 drivers
v0x55fb2c648080_0 .net "b", 0 0, L_0x55fb2cf5a5b0;  alias, 1 drivers
v0x55fb2c642f70_0 .net "cout", 0 0, L_0x55fb2cf5a0f0;  alias, 1 drivers
S_0x55fb2c6f5eb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c703090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5a160 .functor XOR 1, L_0x55fb2cf5a080, L_0x55fb2cf52210, C4<0>, C4<0>;
L_0x55fb2cf5a2b0 .functor AND 1, L_0x55fb2cf5a080, L_0x55fb2cf52210, C4<1>, C4<1>;
v0x55fb2c654080_0 .net "S", 0 0, L_0x55fb2cf5a160;  alias, 1 drivers
v0x55fb2c6549a0_0 .net "a", 0 0, L_0x55fb2cf5a080;  alias, 1 drivers
v0x55fb2c64c710_0 .net "b", 0 0, L_0x55fb2cf52210;  alias, 1 drivers
v0x55fb2c64cf90_0 .net "cout", 0 0, L_0x55fb2cf5a2b0;  alias, 1 drivers
S_0x55fb2c6ced10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c64f060 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c6c7f00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6ced10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf52c00 .functor OR 1, L_0x55fb2cf52930, L_0x55fb2cf52b40, C4<0>, C4<0>;
v0x55fb2c6624a0_0 .net "S", 0 0, L_0x55fb2cf529f0;  1 drivers
v0x55fb2c662dc0_0 .net "a", 0 0, L_0x55fb2cf52c70;  1 drivers
v0x55fb2c65c410_0 .net "b", 0 0, L_0x55fb2cf52e30;  1 drivers
v0x55fb2c65ec80_0 .net "c_1", 0 0, L_0x55fb2cf52930;  1 drivers
v0x55fb2c6614f0_0 .net "c_2", 0 0, L_0x55fb2cf52b40;  1 drivers
v0x55fb2c659b70_0 .net "cin", 0 0, L_0x55fb2cf52ff0;  1 drivers
v0x55fb2c663d60_0 .net "cout", 0 0, L_0x55fb2cf52c00;  1 drivers
v0x55fb2c666290_0 .net "h_1_out", 0 0, L_0x55fb2cf52870;  1 drivers
S_0x55fb2c6c1b30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6c7f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf52870 .functor XOR 1, L_0x55fb2cf52c70, L_0x55fb2cf52e30, C4<0>, C4<0>;
L_0x55fb2cf52930 .functor AND 1, L_0x55fb2cf52c70, L_0x55fb2cf52e30, C4<1>, C4<1>;
v0x55fb2c658220_0 .net "S", 0 0, L_0x55fb2cf52870;  alias, 1 drivers
v0x55fb2c658b40_0 .net "a", 0 0, L_0x55fb2cf52c70;  alias, 1 drivers
v0x55fb2c65ab50_0 .net "b", 0 0, L_0x55fb2cf52e30;  alias, 1 drivers
v0x55fb2c65b470_0 .net "cout", 0 0, L_0x55fb2cf52930;  alias, 1 drivers
S_0x55fb2c6a6db0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6c7f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf529f0 .functor XOR 1, L_0x55fb2cf52870, L_0x55fb2cf52ff0, C4<0>, C4<0>;
L_0x55fb2cf52b40 .functor AND 1, L_0x55fb2cf52870, L_0x55fb2cf52ff0, C4<1>, C4<1>;
v0x55fb2c65d3c0_0 .net "S", 0 0, L_0x55fb2cf529f0;  alias, 1 drivers
v0x55fb2c65dce0_0 .net "a", 0 0, L_0x55fb2cf52870;  alias, 1 drivers
v0x55fb2c65fc30_0 .net "b", 0 0, L_0x55fb2cf52ff0;  alias, 1 drivers
v0x55fb2c660550_0 .net "cout", 0 0, L_0x55fb2cf52b40;  alias, 1 drivers
S_0x55fb2c69ffa0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c65d480 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c699bd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c69ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf53370 .functor OR 1, L_0x55fb2cf53190, L_0x55fb2cf53300, C4<0>, C4<0>;
v0x55fb2c613dd0_0 .net "S", 0 0, L_0x55fb2cf53200;  1 drivers
v0x55fb2c617bc0_0 .net "a", 0 0, L_0x55fb2cf533e0;  1 drivers
v0x55fb2c614e00_0 .net "b", 0 0, L_0x55fb2cf53510;  1 drivers
v0x55fb2c679c20_0 .net "c_1", 0 0, L_0x55fb2cf53190;  1 drivers
v0x55fb2c67a540_0 .net "c_2", 0 0, L_0x55fb2cf53300;  1 drivers
v0x55fb2c668050_0 .net "cin", 0 0, L_0x55fb2cf53640;  1 drivers
v0x55fb2c668970_0 .net "cout", 0 0, L_0x55fb2cf53370;  1 drivers
v0x55fb2c66a980_0 .net "h_1_out", 0 0, L_0x55fb2cf53120;  1 drivers
S_0x55fb2c6e86f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c699bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf53120 .functor XOR 1, L_0x55fb2cf533e0, L_0x55fb2cf53510, C4<0>, C4<0>;
L_0x55fb2cf53190 .functor AND 1, L_0x55fb2cf533e0, L_0x55fb2cf53510, C4<1>, C4<1>;
v0x55fb2c60ff70_0 .net "S", 0 0, L_0x55fb2cf53120;  alias, 1 drivers
v0x55fb2c610890_0 .net "a", 0 0, L_0x55fb2cf533e0;  alias, 1 drivers
v0x55fb2c60d6e0_0 .net "b", 0 0, L_0x55fb2cf53510;  alias, 1 drivers
v0x55fb2c60df60_0 .net "cout", 0 0, L_0x55fb2cf53190;  alias, 1 drivers
S_0x55fb2c6e2a60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c699bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf53200 .functor XOR 1, L_0x55fb2cf53120, L_0x55fb2cf53640, C4<0>, C4<0>;
L_0x55fb2cf53300 .functor AND 1, L_0x55fb2cf53120, L_0x55fb2cf53640, C4<1>, C4<1>;
v0x55fb2c611d50_0 .net "S", 0 0, L_0x55fb2cf53200;  alias, 1 drivers
v0x55fb2c615de0_0 .net "a", 0 0, L_0x55fb2cf53120;  alias, 1 drivers
v0x55fb2c616700_0 .net "b", 0 0, L_0x55fb2cf53640;  alias, 1 drivers
v0x55fb2c6134b0_0 .net "cout", 0 0, L_0x55fb2cf53300;  alias, 1 drivers
S_0x55fb2c72d450 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c615ea0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c721a80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c72d450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf53ab0 .functor OR 1, L_0x55fb2cf537e0, L_0x55fb2cf539f0, C4<0>, C4<0>;
v0x55fb2c675460_0 .net "S", 0 0, L_0x55fb2cf538a0;  1 drivers
v0x55fb2c6773b0_0 .net "a", 0 0, L_0x55fb2cf53b20;  1 drivers
v0x55fb2c677cd0_0 .net "b", 0 0, L_0x55fb2cf53c50;  1 drivers
v0x55fb2c66c240_0 .net "c_1", 0 0, L_0x55fb2cf537e0;  1 drivers
v0x55fb2c66eab0_0 .net "c_2", 0 0, L_0x55fb2cf539f0;  1 drivers
v0x55fb2c6699a0_0 .net "cin", 0 0, L_0x55fb2cf53dd0;  1 drivers
v0x55fb2c673b90_0 .net "cout", 0 0, L_0x55fb2cf53ab0;  1 drivers
v0x55fb2c676400_0 .net "h_1_out", 0 0, L_0x55fb2cf53770;  1 drivers
S_0x55fb2c716ad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c721a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf53770 .functor XOR 1, L_0x55fb2cf53b20, L_0x55fb2cf53c50, C4<0>, C4<0>;
L_0x55fb2cf537e0 .functor AND 1, L_0x55fb2cf53b20, L_0x55fb2cf53c50, C4<1>, C4<1>;
v0x55fb2c66b2a0_0 .net "S", 0 0, L_0x55fb2cf53770;  alias, 1 drivers
v0x55fb2c66d1f0_0 .net "a", 0 0, L_0x55fb2cf53b20;  alias, 1 drivers
v0x55fb2c66db10_0 .net "b", 0 0, L_0x55fb2cf53c50;  alias, 1 drivers
v0x55fb2c66fa60_0 .net "cout", 0 0, L_0x55fb2cf537e0;  alias, 1 drivers
S_0x55fb2c62ced0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c721a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf538a0 .functor XOR 1, L_0x55fb2cf53770, L_0x55fb2cf53dd0, C4<0>, C4<0>;
L_0x55fb2cf539f0 .functor AND 1, L_0x55fb2cf53770, L_0x55fb2cf53dd0, C4<1>, C4<1>;
v0x55fb2c670380_0 .net "S", 0 0, L_0x55fb2cf538a0;  alias, 1 drivers
v0x55fb2c6722d0_0 .net "a", 0 0, L_0x55fb2cf53770;  alias, 1 drivers
v0x55fb2c672bf0_0 .net "b", 0 0, L_0x55fb2cf53dd0;  alias, 1 drivers
v0x55fb2c674b40_0 .net "cout", 0 0, L_0x55fb2cf539f0;  alias, 1 drivers
S_0x55fb2c6260c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c675520 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c61fcf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6260c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf541f0 .functor OR 1, L_0x55fb2cf53f70, L_0x55fb2cf54130, C4<0>, C4<0>;
v0x55fb2c5c6380_0 .net "S", 0 0, L_0x55fb2cf53fe0;  1 drivers
v0x55fb2c5cd730_0 .net "a", 0 0, L_0x55fb2cf54260;  1 drivers
v0x55fb2c5ce050_0 .net "b", 0 0, L_0x55fb2cf54390;  1 drivers
v0x55fb2c5cae00_0 .net "c_1", 0 0, L_0x55fb2cf53f70;  1 drivers
v0x55fb2c5cb720_0 .net "c_2", 0 0, L_0x55fb2cf54130;  1 drivers
v0x55fb2c5cf510_0 .net "cin", 0 0, L_0x55fb2cf544c0;  1 drivers
v0x55fb2c5cc750_0 .net "cout", 0 0, L_0x55fb2cf541f0;  1 drivers
v0x55fb2c5d6db0_0 .net "h_1_out", 0 0, L_0x55fb2cf53f00;  1 drivers
S_0x55fb2c5f8b50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c61fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf53f00 .functor XOR 1, L_0x55fb2cf54260, L_0x55fb2cf54390, C4<0>, C4<0>;
L_0x55fb2cf53f70 .functor AND 1, L_0x55fb2cf54260, L_0x55fb2cf54390, C4<1>, C4<1>;
v0x55fb2c67b230_0 .net "S", 0 0, L_0x55fb2cf53f00;  alias, 1 drivers
v0x55fb2c67b5b0_0 .net "a", 0 0, L_0x55fb2cf54260;  alias, 1 drivers
v0x55fb2c5c7360_0 .net "b", 0 0, L_0x55fb2cf54390;  alias, 1 drivers
v0x55fb2c5c7c80_0 .net "cout", 0 0, L_0x55fb2cf53f70;  alias, 1 drivers
S_0x55fb2c5f1d40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c61fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf53fe0 .functor XOR 1, L_0x55fb2cf53f00, L_0x55fb2cf544c0, C4<0>, C4<0>;
L_0x55fb2cf54130 .functor AND 1, L_0x55fb2cf53f00, L_0x55fb2cf544c0, C4<1>, C4<1>;
v0x55fb2c5c4a30_0 .net "S", 0 0, L_0x55fb2cf53fe0;  alias, 1 drivers
v0x55fb2c5c5350_0 .net "a", 0 0, L_0x55fb2cf53f00;  alias, 1 drivers
v0x55fb2c5c88e0_0 .net "b", 0 0, L_0x55fb2cf544c0;  alias, 1 drivers
v0x55fb2c5c9260_0 .net "cout", 0 0, L_0x55fb2cf54130;  alias, 1 drivers
S_0x55fb2c5eb970 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c5c4af0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c5d0bf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5eb970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf54940 .functor OR 1, L_0x55fb2cf54760, L_0x55fb2cf548d0, C4<0>, C4<0>;
v0x55fb2c5d3560_0 .net "S", 0 0, L_0x55fb2cf547d0;  1 drivers
v0x55fb2c5beea0_0 .net "a", 0 0, L_0x55fb2cf549b0;  1 drivers
v0x55fb2c5bf7c0_0 .net "b", 0 0, L_0x55fb2cf54ae0;  1 drivers
v0x55fb2c5c0260_0 .net "c_1", 0 0, L_0x55fb2cf54760;  1 drivers
v0x55fb2c5c1400_0 .net "c_2", 0 0, L_0x55fb2cf548d0;  1 drivers
v0x55fb2c5c1d20_0 .net "cin", 0 0, L_0x55fb2cf54b80;  1 drivers
v0x55fb2c5c2580_0 .net "cout", 0 0, L_0x55fb2cf54940;  1 drivers
v0x55fb2c5c0620_0 .net "h_1_out", 0 0, L_0x55fb2cf546f0;  1 drivers
S_0x55fb2c5c9de0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5d0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf546f0 .functor XOR 1, L_0x55fb2cf549b0, L_0x55fb2cf54ae0, C4<0>, C4<0>;
L_0x55fb2cf54760 .functor AND 1, L_0x55fb2cf549b0, L_0x55fb2cf54ae0, C4<1>, C4<1>;
v0x55fb2c5d76d0_0 .net "S", 0 0, L_0x55fb2cf546f0;  alias, 1 drivers
v0x55fb2c5d1c10_0 .net "a", 0 0, L_0x55fb2cf549b0;  alias, 1 drivers
v0x55fb2c5d2530_0 .net "b", 0 0, L_0x55fb2cf54ae0;  alias, 1 drivers
v0x55fb2c5d4540_0 .net "cout", 0 0, L_0x55fb2cf54760;  alias, 1 drivers
S_0x55fb2c5c3a10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5d0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf547d0 .functor XOR 1, L_0x55fb2cf546f0, L_0x55fb2cf54b80, C4<0>, C4<0>;
L_0x55fb2cf548d0 .functor AND 1, L_0x55fb2cf546f0, L_0x55fb2cf54b80, C4<1>, C4<1>;
v0x55fb2c5d4e60_0 .net "S", 0 0, L_0x55fb2cf547d0;  alias, 1 drivers
v0x55fb2c5d5e00_0 .net "a", 0 0, L_0x55fb2cf546f0;  alias, 1 drivers
v0x55fb2c5d8330_0 .net "b", 0 0, L_0x55fb2cf54b80;  alias, 1 drivers
v0x55fb2c5d8cf0_0 .net "cout", 0 0, L_0x55fb2cf548d0;  alias, 1 drivers
S_0x55fb2c612530 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c5d5ec0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c60c8a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c612530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf54ea0 .functor OR 1, L_0x55fb2cf54c20, L_0x55fb2cf54de0, C4<0>, C4<0>;
v0x55fb2c5e0170_0 .net "S", 0 0, L_0x55fb2cf54c90;  1 drivers
v0x55fb2c5de8a0_0 .net "a", 0 0, L_0x55fb2cf54f10;  1 drivers
v0x55fb2c5e1110_0 .net "b", 0 0, L_0x55fb2cf550d0;  1 drivers
v0x55fb2c5dc000_0 .net "c_1", 0 0, L_0x55fb2cf54c20;  1 drivers
v0x55fb2c5c28a0_0 .net "c_2", 0 0, L_0x55fb2cf54de0;  1 drivers
v0x55fb2c5c96a0_0 .net "cin", 0 0, L_0x55fb2cf55200;  1 drivers
v0x55fb2c5ef2c0_0 .net "cout", 0 0, L_0x55fb2cf54ea0;  1 drivers
v0x55fb2c5efbe0_0 .net "h_1_out", 0 0, L_0x55fb2cf54680;  1 drivers
S_0x55fb2c6572a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c60c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf54680 .functor XOR 1, L_0x55fb2cf54f10, L_0x55fb2cf550d0, C4<0>, C4<0>;
L_0x55fb2cf54c20 .functor AND 1, L_0x55fb2cf54f10, L_0x55fb2cf550d0, C4<1>, C4<1>;
v0x55fb2c5e20c0_0 .net "S", 0 0, L_0x55fb2cf54680;  alias, 1 drivers
v0x55fb2c5e29e0_0 .net "a", 0 0, L_0x55fb2cf54f10;  alias, 1 drivers
v0x55fb2c5d93e0_0 .net "b", 0 0, L_0x55fb2cf550d0;  alias, 1 drivers
v0x55fb2c5da6b0_0 .net "cout", 0 0, L_0x55fb2cf54c20;  alias, 1 drivers
S_0x55fb2c64b8d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c60c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf54c90 .functor XOR 1, L_0x55fb2cf54680, L_0x55fb2cf55200, C4<0>, C4<0>;
L_0x55fb2cf54de0 .functor AND 1, L_0x55fb2cf54680, L_0x55fb2cf55200, C4<1>, C4<1>;
v0x55fb2c5dafd0_0 .net "S", 0 0, L_0x55fb2cf54c90;  alias, 1 drivers
v0x55fb2c5dcfe0_0 .net "a", 0 0, L_0x55fb2cf54680;  alias, 1 drivers
v0x55fb2c5dd900_0 .net "b", 0 0, L_0x55fb2cf55200;  alias, 1 drivers
v0x55fb2c5df850_0 .net "cout", 0 0, L_0x55fb2cf54de0;  alias, 1 drivers
S_0x55fb2c640920 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c5dd0a0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c56cc60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c640920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf55630 .functor OR 1, L_0x55fb2cf55440, L_0x55fb2cf55570, C4<0>, C4<0>;
v0x55fb2c5f3680_0 .net "S", 0 0, L_0x55fb2cf554b0;  1 drivers
v0x55fb2c5f7470_0 .net "a", 0 0, L_0x55fb2cf556a0;  1 drivers
v0x55fb2c5f46b0_0 .net "b", 0 0, L_0x55fb2cf557d0;  1 drivers
v0x55fb2c5fed10_0 .net "c_1", 0 0, L_0x55fb2cf55440;  1 drivers
v0x55fb2c5ff630_0 .net "c_2", 0 0, L_0x55fb2cf55570;  1 drivers
v0x55fb2c5f9b70_0 .net "cin", 0 0, L_0x55fb2cf55330;  1 drivers
v0x55fb2c5fa490_0 .net "cout", 0 0, L_0x55fb2cf55630;  1 drivers
v0x55fb2c5fc4a0_0 .net "h_1_out", 0 0, L_0x55fb2cf553d0;  1 drivers
S_0x55fb2c565e50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c56cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf553d0 .functor XOR 1, L_0x55fb2cf556a0, L_0x55fb2cf557d0, C4<0>, C4<0>;
L_0x55fb2cf55440 .functor AND 1, L_0x55fb2cf556a0, L_0x55fb2cf557d0, C4<1>, C4<1>;
v0x55fb2c5ec990_0 .net "S", 0 0, L_0x55fb2cf553d0;  alias, 1 drivers
v0x55fb2c5ed2b0_0 .net "a", 0 0, L_0x55fb2cf556a0;  alias, 1 drivers
v0x55fb2c5f0840_0 .net "b", 0 0, L_0x55fb2cf557d0;  alias, 1 drivers
v0x55fb2c5f11c0_0 .net "cout", 0 0, L_0x55fb2cf55440;  alias, 1 drivers
S_0x55fb2c55fa80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c56cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf554b0 .functor XOR 1, L_0x55fb2cf553d0, L_0x55fb2cf55330, C4<0>, C4<0>;
L_0x55fb2cf55570 .functor AND 1, L_0x55fb2cf553d0, L_0x55fb2cf55330, C4<1>, C4<1>;
v0x55fb2c5ee2e0_0 .net "S", 0 0, L_0x55fb2cf554b0;  alias, 1 drivers
v0x55fb2c5f5690_0 .net "a", 0 0, L_0x55fb2cf553d0;  alias, 1 drivers
v0x55fb2c5f5fb0_0 .net "b", 0 0, L_0x55fb2cf55330;  alias, 1 drivers
v0x55fb2c5f2d60_0 .net "cout", 0 0, L_0x55fb2cf55570;  alias, 1 drivers
S_0x55fb2c5388e0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c5f5750 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2c531ad0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5388e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf55d30 .functor OR 1, L_0x55fb2cf55ab0, L_0x55fb2cf55c70, C4<0>, C4<0>;
v0x55fb2c5e9360_0 .net "S", 0 0, L_0x55fb2cf55b20;  1 drivers
v0x55fb2c5e9c80_0 .net "a", 0 0, L_0x55fb2cf55da0;  1 drivers
v0x55fb2c5ea4e0_0 .net "b", 0 0, L_0x55fb2cf55f90;  1 drivers
v0x55fb2c5e8580_0 .net "c_1", 0 0, L_0x55fb2cf55ab0;  1 drivers
v0x55fb2c60a020_0 .net "c_2", 0 0, L_0x55fb2cf55c70;  1 drivers
v0x55fb2c60a940_0 .net "cin", 0 0, L_0x55fb2cf560c0;  1 drivers
v0x55fb2c601340_0 .net "cout", 0 0, L_0x55fb2cf55d30;  1 drivers
v0x55fb2c602610_0 .net "h_1_out", 0 0, L_0x55fb2cf55a40;  1 drivers
S_0x55fb2c52b700 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c531ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf55a40 .functor XOR 1, L_0x55fb2cf55da0, L_0x55fb2cf55f90, C4<0>, C4<0>;
L_0x55fb2cf55ab0 .functor AND 1, L_0x55fb2cf55da0, L_0x55fb2cf55f90, C4<1>, C4<1>;
v0x55fb2c5fcdc0_0 .net "S", 0 0, L_0x55fb2cf55a40;  alias, 1 drivers
v0x55fb2c5fdd60_0 .net "a", 0 0, L_0x55fb2cf55da0;  alias, 1 drivers
v0x55fb2c600290_0 .net "b", 0 0, L_0x55fb2cf55f90;  alias, 1 drivers
v0x55fb2c600c50_0 .net "cout", 0 0, L_0x55fb2cf55ab0;  alias, 1 drivers
S_0x55fb2c510980 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c531ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf55b20 .functor XOR 1, L_0x55fb2cf55a40, L_0x55fb2cf560c0, C4<0>, C4<0>;
L_0x55fb2cf55c70 .functor AND 1, L_0x55fb2cf55a40, L_0x55fb2cf560c0, C4<1>, C4<1>;
v0x55fb2c5fb4c0_0 .net "S", 0 0, L_0x55fb2cf55b20;  alias, 1 drivers
v0x55fb2c5e6e90_0 .net "a", 0 0, L_0x55fb2cf55a40;  alias, 1 drivers
v0x55fb2c5e77b0_0 .net "b", 0 0, L_0x55fb2cf560c0;  alias, 1 drivers
v0x55fb2c5e81c0_0 .net "cout", 0 0, L_0x55fb2cf55c70;  alias, 1 drivers
S_0x55fb2c509b70 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c5e6f50 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2c5037a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c509b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf565c0 .functor OR 1, L_0x55fb2cf563d0, L_0x55fb2cf56500, C4<0>, C4<0>;
v0x55fb2c5e4230_0 .net "S", 0 0, L_0x55fb2cf56440;  1 drivers
v0x55fb2c5ea800_0 .net "a", 0 0, L_0x55fb2cf56630;  1 drivers
v0x55fb2c5f1600_0 .net "b", 0 0, L_0x55fb2cf56760;  1 drivers
v0x55fb2c623640_0 .net "c_1", 0 0, L_0x55fb2cf563d0;  1 drivers
v0x55fb2c623f60_0 .net "c_2", 0 0, L_0x55fb2cf56500;  1 drivers
v0x55fb2c620d10_0 .net "cin", 0 0, L_0x55fb2cf56300;  1 drivers
v0x55fb2c621630_0 .net "cout", 0 0, L_0x55fb2cf565c0;  1 drivers
v0x55fb2c624bc0_0 .net "h_1_out", 0 0, L_0x55fb2cf55ed0;  1 drivers
S_0x55fb2c5522c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5037a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf55ed0 .functor XOR 1, L_0x55fb2cf56630, L_0x55fb2cf56760, C4<0>, C4<0>;
L_0x55fb2cf563d0 .functor AND 1, L_0x55fb2cf56630, L_0x55fb2cf56760, C4<1>, C4<1>;
v0x55fb2c602f30_0 .net "S", 0 0, L_0x55fb2cf55ed0;  alias, 1 drivers
v0x55fb2c604f40_0 .net "a", 0 0, L_0x55fb2cf56630;  alias, 1 drivers
v0x55fb2c605860_0 .net "b", 0 0, L_0x55fb2cf56760;  alias, 1 drivers
v0x55fb2c6077b0_0 .net "cout", 0 0, L_0x55fb2cf563d0;  alias, 1 drivers
S_0x55fb2c54c630 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5037a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf56440 .functor XOR 1, L_0x55fb2cf55ed0, L_0x55fb2cf56300, C4<0>, C4<0>;
L_0x55fb2cf56500 .functor AND 1, L_0x55fb2cf55ed0, L_0x55fb2cf56300, C4<1>, C4<1>;
v0x55fb2c6080d0_0 .net "S", 0 0, L_0x55fb2cf56440;  alias, 1 drivers
v0x55fb2c606800_0 .net "a", 0 0, L_0x55fb2cf55ed0;  alias, 1 drivers
v0x55fb2c609070_0 .net "b", 0 0, L_0x55fb2cf56300;  alias, 1 drivers
v0x55fb2c603f60_0 .net "cout", 0 0, L_0x55fb2cf56500;  alias, 1 drivers
S_0x55fb2c597030 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c6068c0 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2c58b660 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c597030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf56cf0 .functor OR 1, L_0x55fb2cf56a70, L_0x55fb2cf56c30, C4<0>, C4<0>;
v0x55fb2c633090_0 .net "S", 0 0, L_0x55fb2cf56ae0;  1 drivers
v0x55fb2c6339b0_0 .net "a", 0 0, L_0x55fb2cf56d60;  1 drivers
v0x55fb2c62def0_0 .net "b", 0 0, L_0x55fb2cf56f80;  1 drivers
v0x55fb2c62e810_0 .net "c_1", 0 0, L_0x55fb2cf56a70;  1 drivers
v0x55fb2c630820_0 .net "c_2", 0 0, L_0x55fb2cf56c30;  1 drivers
v0x55fb2c631140_0 .net "cin", 0 0, L_0x55fb2cf570b0;  1 drivers
v0x55fb2c6320e0_0 .net "cout", 0 0, L_0x55fb2cf56cf0;  1 drivers
v0x55fb2c634610_0 .net "h_1_out", 0 0, L_0x55fb2cf56a00;  1 drivers
S_0x55fb2c5806b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c58b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf56a00 .functor XOR 1, L_0x55fb2cf56d60, L_0x55fb2cf56f80, C4<0>, C4<0>;
L_0x55fb2cf56a70 .functor AND 1, L_0x55fb2cf56d60, L_0x55fb2cf56f80, C4<1>, C4<1>;
v0x55fb2c625540_0 .net "S", 0 0, L_0x55fb2cf56a00;  alias, 1 drivers
v0x55fb2c622660_0 .net "a", 0 0, L_0x55fb2cf56d60;  alias, 1 drivers
v0x55fb2c629a10_0 .net "b", 0 0, L_0x55fb2cf56f80;  alias, 1 drivers
v0x55fb2c62a330_0 .net "cout", 0 0, L_0x55fb2cf56a70;  alias, 1 drivers
S_0x55fb2c67bf60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c58b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf56ae0 .functor XOR 1, L_0x55fb2cf56a00, L_0x55fb2cf570b0, C4<0>, C4<0>;
L_0x55fb2cf56c30 .functor AND 1, L_0x55fb2cf56a00, L_0x55fb2cf570b0, C4<1>, C4<1>;
v0x55fb2c6270e0_0 .net "S", 0 0, L_0x55fb2cf56ae0;  alias, 1 drivers
v0x55fb2c627a00_0 .net "a", 0 0, L_0x55fb2cf56a00;  alias, 1 drivers
v0x55fb2c62b7f0_0 .net "b", 0 0, L_0x55fb2cf570b0;  alias, 1 drivers
v0x55fb2c628a30_0 .net "cout", 0 0, L_0x55fb2cf56c30;  alias, 1 drivers
S_0x55fb2c7668b0 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c627ac0 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2c751e30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7668b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf575d0 .functor OR 1, L_0x55fb2cf57350, L_0x55fb2cf57510, C4<0>, C4<0>;
v0x55fb2c61c900_0 .net "S", 0 0, L_0x55fb2cf573c0;  1 drivers
v0x55fb2c63e3a0_0 .net "a", 0 0, L_0x55fb2cf57640;  1 drivers
v0x55fb2c63ecc0_0 .net "b", 0 0, L_0x55fb2cf57770;  1 drivers
v0x55fb2c6356c0_0 .net "c_1", 0 0, L_0x55fb2cf57350;  1 drivers
v0x55fb2c636990_0 .net "c_2", 0 0, L_0x55fb2cf57510;  1 drivers
v0x55fb2c6372b0_0 .net "cin", 0 0, L_0x55fb2cf579b0;  1 drivers
v0x55fb2c6392c0_0 .net "cout", 0 0, L_0x55fb2cf575d0;  1 drivers
v0x55fb2c639be0_0 .net "h_1_out", 0 0, L_0x55fb2cf572e0;  1 drivers
S_0x55fb2c43b1c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c751e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf572e0 .functor XOR 1, L_0x55fb2cf57640, L_0x55fb2cf57770, C4<0>, C4<0>;
L_0x55fb2cf57350 .functor AND 1, L_0x55fb2cf57640, L_0x55fb2cf57770, C4<1>, C4<1>;
v0x55fb2c634fd0_0 .net "S", 0 0, L_0x55fb2cf572e0;  alias, 1 drivers
v0x55fb2c62f840_0 .net "a", 0 0, L_0x55fb2cf57640;  alias, 1 drivers
v0x55fb2c61b210_0 .net "b", 0 0, L_0x55fb2cf57770;  alias, 1 drivers
v0x55fb2c61bb30_0 .net "cout", 0 0, L_0x55fb2cf57350;  alias, 1 drivers
S_0x55fb2c4343b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c751e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf573c0 .functor XOR 1, L_0x55fb2cf572e0, L_0x55fb2cf579b0, C4<0>, C4<0>;
L_0x55fb2cf57510 .functor AND 1, L_0x55fb2cf572e0, L_0x55fb2cf579b0, C4<1>, C4<1>;
v0x55fb2c61c540_0 .net "S", 0 0, L_0x55fb2cf573c0;  alias, 1 drivers
v0x55fb2c61d6e0_0 .net "a", 0 0, L_0x55fb2cf572e0;  alias, 1 drivers
v0x55fb2c61e000_0 .net "b", 0 0, L_0x55fb2cf579b0;  alias, 1 drivers
v0x55fb2c61e860_0 .net "cout", 0 0, L_0x55fb2cf57510;  alias, 1 drivers
S_0x55fb2c42dfe0 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c61d7a0 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2c406e40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c42dfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf57dd0 .functor OR 1, L_0x55fb2cf57b50, L_0x55fb2cf57d10, C4<0>, C4<0>;
v0x55fb2c60c190_0 .net "S", 0 0, L_0x55fb2cf57bc0;  1 drivers
v0x55fb2c617f60_0 .net "a", 0 0, L_0x55fb2cf57e40;  1 drivers
v0x55fb2c64b190_0 .net "b", 0 0, L_0x55fb2cf58090;  1 drivers
v0x55fb2c71f1e0_0 .net "c_1", 0 0, L_0x55fb2cf57b50;  1 drivers
v0x55fb2c71fb00_0 .net "c_2", 0 0, L_0x55fb2cf57d10;  1 drivers
v0x55fb2c717910_0 .net "cin", 0 0, L_0x55fb2cf581c0;  1 drivers
v0x55fb2c7180f0_0 .net "cout", 0 0, L_0x55fb2cf57dd0;  1 drivers
v0x55fb2c71a100_0 .net "h_1_out", 0 0, L_0x55fb2cf57ae0;  1 drivers
S_0x55fb2c400030 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c406e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf57ae0 .functor XOR 1, L_0x55fb2cf57e40, L_0x55fb2cf58090, C4<0>, C4<0>;
L_0x55fb2cf57b50 .functor AND 1, L_0x55fb2cf57e40, L_0x55fb2cf58090, C4<1>, C4<1>;
v0x55fb2c63bb30_0 .net "S", 0 0, L_0x55fb2cf57ae0;  alias, 1 drivers
v0x55fb2c63c450_0 .net "a", 0 0, L_0x55fb2cf57e40;  alias, 1 drivers
v0x55fb2c63ab80_0 .net "b", 0 0, L_0x55fb2cf58090;  alias, 1 drivers
v0x55fb2c63d3f0_0 .net "cout", 0 0, L_0x55fb2cf57b50;  alias, 1 drivers
S_0x55fb2c3f9c60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c406e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf57bc0 .functor XOR 1, L_0x55fb2cf57ae0, L_0x55fb2cf581c0, C4<0>, C4<0>;
L_0x55fb2cf57d10 .functor AND 1, L_0x55fb2cf57ae0, L_0x55fb2cf581c0, C4<1>, C4<1>;
v0x55fb2c6382e0_0 .net "S", 0 0, L_0x55fb2cf57bc0;  alias, 1 drivers
v0x55fb2c618100_0 .net "a", 0 0, L_0x55fb2cf57ae0;  alias, 1 drivers
v0x55fb2c61eb80_0 .net "b", 0 0, L_0x55fb2cf581c0;  alias, 1 drivers
v0x55fb2c625980_0 .net "cout", 0 0, L_0x55fb2cf57d10;  alias, 1 drivers
S_0x55fb2c3deee0 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c6181c0 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2c3d80d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3deee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf58630 .functor OR 1, L_0x55fb2cf58020, L_0x55fb2cf58570, C4<0>, C4<0>;
v0x55fb2c7228c0_0 .net "S", 0 0, L_0x55fb2cf58420;  1 drivers
v0x55fb2c723140_0 .net "a", 0 0, L_0x55fb2cf586a0;  1 drivers
v0x55fb2c725150_0 .net "b", 0 0, L_0x55fb2cf589e0;  1 drivers
v0x55fb2c725a70_0 .net "c_1", 0 0, L_0x55fb2cf58020;  1 drivers
v0x55fb2c7279c0_0 .net "c_2", 0 0, L_0x55fb2cf58570;  1 drivers
v0x55fb2c7282e0_0 .net "cin", 0 0, L_0x55fb2cf58e60;  1 drivers
v0x55fb2c726a10_0 .net "cout", 0 0, L_0x55fb2cf58630;  1 drivers
v0x55fb2c729280_0 .net "h_1_out", 0 0, L_0x55fb2cf57f70;  1 drivers
S_0x55fb2c3d1d00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3d80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf57f70 .functor XOR 1, L_0x55fb2cf586a0, L_0x55fb2cf589e0, C4<0>, C4<0>;
L_0x55fb2cf58020 .functor AND 1, L_0x55fb2cf586a0, L_0x55fb2cf589e0, C4<1>, C4<1>;
v0x55fb2c71aa20_0 .net "S", 0 0, L_0x55fb2cf57f70;  alias, 1 drivers
v0x55fb2c71c970_0 .net "a", 0 0, L_0x55fb2cf586a0;  alias, 1 drivers
v0x55fb2c71d290_0 .net "b", 0 0, L_0x55fb2cf589e0;  alias, 1 drivers
v0x55fb2c71b9c0_0 .net "cout", 0 0, L_0x55fb2cf58020;  alias, 1 drivers
S_0x55fb2c420820 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3d80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf58420 .functor XOR 1, L_0x55fb2cf57f70, L_0x55fb2cf58e60, C4<0>, C4<0>;
L_0x55fb2cf58570 .functor AND 1, L_0x55fb2cf57f70, L_0x55fb2cf58e60, C4<1>, C4<1>;
v0x55fb2c71e230_0 .net "S", 0 0, L_0x55fb2cf58420;  alias, 1 drivers
v0x55fb2c719120_0 .net "a", 0 0, L_0x55fb2cf57f70;  alias, 1 drivers
v0x55fb2c72a230_0 .net "b", 0 0, L_0x55fb2cf58e60;  alias, 1 drivers
v0x55fb2c72ab50_0 .net "cout", 0 0, L_0x55fb2cf58570;  alias, 1 drivers
S_0x55fb2c41ab90 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c7191e0 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2c465590 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c41ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf59170 .functor OR 1, L_0x55fb2cf58f90, L_0x55fb2cf59100, C4<0>, C4<0>;
v0x55fb2c735de0_0 .net "S", 0 0, L_0x55fb2cf59000;  1 drivers
v0x55fb2c736700_0 .net "a", 0 0, L_0x55fb2cf591e0;  1 drivers
v0x55fb2c738650_0 .net "b", 0 0, L_0x55fb2cf59460;  1 drivers
v0x55fb2c738f70_0 .net "c_1", 0 0, L_0x55fb2cf58f90;  1 drivers
v0x55fb2c7325c0_0 .net "c_2", 0 0, L_0x55fb2cf59100;  1 drivers
v0x55fb2c734e30_0 .net "cin", 0 0, L_0x55fb2cf59590;  1 drivers
v0x55fb2c7376a0_0 .net "cout", 0 0, L_0x55fb2cf59170;  1 drivers
v0x55fb2c72fd20_0 .net "h_1_out", 0 0, L_0x55fb2cf4e420;  1 drivers
S_0x55fb2c459bc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c465590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf4e420 .functor XOR 1, L_0x55fb2cf591e0, L_0x55fb2cf59460, C4<0>, C4<0>;
L_0x55fb2cf58f90 .functor AND 1, L_0x55fb2cf591e0, L_0x55fb2cf59460, C4<1>, C4<1>;
v0x55fb2c73aec0_0 .net "S", 0 0, L_0x55fb2cf4e420;  alias, 1 drivers
v0x55fb2c73b7e0_0 .net "a", 0 0, L_0x55fb2cf591e0;  alias, 1 drivers
v0x55fb2c72e3d0_0 .net "b", 0 0, L_0x55fb2cf59460;  alias, 1 drivers
v0x55fb2c72ecf0_0 .net "cout", 0 0, L_0x55fb2cf58f90;  alias, 1 drivers
S_0x55fb2c44ec10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c465590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf59000 .functor XOR 1, L_0x55fb2cf4e420, L_0x55fb2cf59590, C4<0>, C4<0>;
L_0x55fb2cf59100 .functor AND 1, L_0x55fb2cf4e420, L_0x55fb2cf59590, C4<1>, C4<1>;
v0x55fb2c730d00_0 .net "S", 0 0, L_0x55fb2cf59000;  alias, 1 drivers
v0x55fb2c731620_0 .net "a", 0 0, L_0x55fb2cf4e420;  alias, 1 drivers
v0x55fb2c733570_0 .net "b", 0 0, L_0x55fb2cf59590;  alias, 1 drivers
v0x55fb2c733e90_0 .net "cout", 0 0, L_0x55fb2cf59100;  alias, 1 drivers
S_0x55fb2c365000 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2ca432f0;
 .timescale 0 0;
P_0x55fb2c7316e0 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2c35e1f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c365000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf59b10 .functor OR 1, L_0x55fb2cf59890, L_0x55fb2cf59a50, C4<0>, C4<0>;
v0x55fb2c6ec8c0_0 .net "S", 0 0, L_0x55fb2cf59900;  1 drivers
v0x55fb2c6e9670_0 .net "a", 0 0, L_0x55fb2cf59b80;  1 drivers
v0x55fb2c6e9f90_0 .net "b", 0 0, L_0x55fb2cf59cb0;  1 drivers
v0x55fb2c6edd80_0 .net "c_1", 0 0, L_0x55fb2cf59890;  1 drivers
v0x55fb2c6eafc0_0 .net "c_2", 0 0, L_0x55fb2cf59a50;  1 drivers
v0x55fb2c74fdd0_0 .net "cin", 0 0, L_0x55fb2cf59f50;  1 drivers
v0x55fb2c7506f0_0 .net "cout", 0 0, L_0x55fb2cf59b10;  1 drivers
v0x55fb2c73d270_0 .net "h_1_out", 0 0, L_0x55fb2cf59820;  1 drivers
S_0x55fb2c357e20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c35e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf59820 .functor XOR 1, L_0x55fb2cf59b80, L_0x55fb2cf59cb0, C4<0>, C4<0>;
L_0x55fb2cf59890 .functor AND 1, L_0x55fb2cf59b80, L_0x55fb2cf59cb0, C4<1>, C4<1>;
v0x55fb2c739f10_0 .net "S", 0 0, L_0x55fb2cf59820;  alias, 1 drivers
v0x55fb2c73c440_0 .net "a", 0 0, L_0x55fb2cf59b80;  alias, 1 drivers
v0x55fb2c6e6130_0 .net "b", 0 0, L_0x55fb2cf59cb0;  alias, 1 drivers
v0x55fb2c6e6a50_0 .net "cout", 0 0, L_0x55fb2cf59890;  alias, 1 drivers
S_0x55fb2c330c80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c35e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf59900 .functor XOR 1, L_0x55fb2cf59820, L_0x55fb2cf59f50, C4<0>, C4<0>;
L_0x55fb2cf59a50 .functor AND 1, L_0x55fb2cf59820, L_0x55fb2cf59f50, C4<1>, C4<1>;
v0x55fb2c6e38a0_0 .net "S", 0 0, L_0x55fb2cf59900;  alias, 1 drivers
v0x55fb2c6e4120_0 .net "a", 0 0, L_0x55fb2cf59820;  alias, 1 drivers
v0x55fb2c6e7f10_0 .net "b", 0 0, L_0x55fb2cf59f50;  alias, 1 drivers
v0x55fb2c6ebfa0_0 .net "cout", 0 0, L_0x55fb2cf59a50;  alias, 1 drivers
S_0x55fb2c329e70 .scope module, "dut1" "karatsuba_4" 2 180, 2 118 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cebb510 .functor BUFZ 4, L_0x55fb2cebaed0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cebb800 .functor BUFZ 4, L_0x55fb2cebb1a0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2ced8b50 .functor XOR 1, L_0x55fb2cecd930, L_0x55fb2cececb0, C4<0>, C4<0>;
o0x7fd0c529d868 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cedaf40 .functor BUFZ 4, o0x7fd0c529d868, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cedb530 .functor BUFZ 4, L_0x55fb2cedaea0, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c529da48 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cede840 .functor BUFZ 4, o0x7fd0c529da48, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cede9f0 .functor BUFZ 6, L_0x55fb2cede330, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2c388c50_0 .net "X", 3 0, L_0x55fb2cebaed0;  alias, 1 drivers
v0x55fb2c388cf0_0 .net "Xe", 1 0, L_0x55fb2cebb470;  1 drivers
v0x55fb2c37b390_0 .net "Xn", 1 0, L_0x55fb2cebb340;  1 drivers
v0x55fb2c37b430_0 .net "Y", 3 0, L_0x55fb2cebb1a0;  alias, 1 drivers
v0x55fb2c382fa0_0 .net "Ye", 1 0, L_0x55fb2cebb760;  1 drivers
v0x55fb2c383040_0 .net "Yn", 1 0, L_0x55fb2cebb630;  1 drivers
v0x55fb2c380470_0 .net "Z", 7 0, o0x7fd0c5290a58;  alias, 0 drivers
v0x55fb2c37dc00_0 .net *"_ivl_23", 3 0, L_0x55fb2cedaf40;  1 drivers
v0x55fb2c2de970_0 .net *"_ivl_27", 3 0, L_0x55fb2cedb530;  1 drivers
v0x55fb2c2b0490_0 .net *"_ivl_35", 3 0, L_0x55fb2cede840;  1 drivers
v0x55fb2c2b8130_0 .net *"_ivl_39", 5 0, L_0x55fb2cede9f0;  1 drivers
v0x55fb2c2b5570_0 .net *"_ivl_4", 3 0, L_0x55fb2cebb510;  1 drivers
v0x55fb2c2a79f0_0 .net *"_ivl_9", 3 0, L_0x55fb2cebb800;  1 drivers
L_0x7fd0c5136600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c2aa260_0 .net "add", 0 0, L_0x7fd0c5136600;  1 drivers
L_0x7fd0c5136960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52a05f8 .resolv tri, L_0x7fd0c5136960, L_0x55fb2cedb290;
v0x55fb2c2aa300_0 .net8 "big_z0", 5 0, RS_0x7fd0c52a05f8;  2 drivers
v0x55fb2c29a810_0 .net "big_z0_z1", 5 0, L_0x55fb2cede330;  1 drivers
L_0x7fd0c51369a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5250128 .resolv tri, L_0x7fd0c51369a8, L_0x55fb2cedb440;
v0x55fb2c27c110_0 .net8 "big_z1", 5 0, RS_0x7fd0c5250128;  2 drivers
L_0x7fd0c5136a38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52a3e68 .resolv tri, L_0x7fd0c5136a38, L_0x55fb2cede900;
v0x55fb2c27c1b0_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c52a3e68;  2 drivers
L_0x7fd0c51369f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52a3e38 .resolv tri, L_0x7fd0c51369f0, L_0x55fb2cede3d0;
v0x55fb2c2811f0_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c52a3e38;  2 drivers
v0x55fb2c281290_0 .net "cout_z0_z1", 0 0, L_0x55fb2cede650;  1 drivers
v0x55fb2c27e980_0 .net "cout_z1", 0 0, L_0x55fb2cedb0e0;  1 drivers
v0x55fb2c273670_0 .net "cout_z1_1", 0 0, L_0x55fb2ced8cf0;  1 drivers
v0x55fb2c273710_0 .net "dummy_cout", 0 0, L_0x55fb2cee2bc0;  1 drivers
v0x55fb2c275ee0_0 .net "signX", 0 0, L_0x55fb2cecd930;  1 drivers
v0x55fb2c26c860_0 .net "signY", 0 0, L_0x55fb2cececb0;  1 drivers
v0x55fb2c26c900_0 .net "sign_z3", 0 0, L_0x55fb2ced8b50;  1 drivers
L_0x7fd0c51365b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c266490_0 .net "sub", 0 0, L_0x7fd0c51365b8;  1 drivers
v0x55fb2c266530_0 .net "z", 7 0, L_0x55fb2cee25d0;  1 drivers
v0x55fb2c25be50_0 .net "z0", 3 0, o0x7fd0c529d868;  0 drivers
v0x55fb2c25bef0_0 .net "z1", 3 0, L_0x55fb2cedaea0;  1 drivers
v0x55fb2c259340_0 .net "z1_1", 3 0, L_0x55fb2ced8ab0;  1 drivers
v0x55fb2c2593e0_0 .net "z2", 3 0, o0x7fd0c529da48;  0 drivers
o0x7fd0c529ed38 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2c256ad0_0 .net "z3", 3 0, o0x7fd0c529ed38;  0 drivers
v0x55fb2c256b70_0 .net "z3_1", 1 0, L_0x55fb2cecd740;  1 drivers
v0x55fb2c24b7c0_0 .net "z3_2", 1 0, L_0x55fb2ceceac0;  1 drivers
L_0x55fb2cebb340 .part L_0x55fb2cebb510, 2, 2;
L_0x55fb2cebb470 .part L_0x55fb2cebb510, 0, 2;
L_0x55fb2cebb630 .part L_0x55fb2cebb800, 2, 2;
L_0x55fb2cebb760 .part L_0x55fb2cebb800, 0, 2;
L_0x55fb2cedb290 .part/pv L_0x55fb2cedaf40, 0, 4, 6;
L_0x55fb2cedb440 .part/pv L_0x55fb2cedb530, 2, 4, 6;
L_0x55fb2cede3d0 .part/pv L_0x55fb2cede840, 4, 4, 8;
L_0x55fb2cede900 .part/pv L_0x55fb2cede9f0, 0, 6, 8;
S_0x55fb2c323aa0 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6ec980 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513c7e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2ced6b50 .functor XOR 4, L_0x7fd0c513c7e0, o0x7fd0c529da48, C4<0000>, C4<0000>;
v0x55fb2c6c8f20_0 .net *"_ivl_0", 3 0, L_0x7fd0c513c7e0;  1 drivers
v0x55fb2c6c9840_0 .net "a", 3 0, o0x7fd0c529d868;  alias, 0 drivers
v0x55fb2c6cd630_0 .net "a_or_s", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2c6ca870_0 .net "b", 3 0, o0x7fd0c529da48;  alias, 0 drivers
v0x55fb2c6d4ed0_0 .net "cout", 0 0, L_0x55fb2ced8cf0;  alias, 1 drivers
v0x55fb2c6d57f0_0 .net "input_b", 3 0, L_0x55fb2ced6b50;  1 drivers
v0x55fb2c6cfd30_0 .net "out", 3 0, L_0x55fb2ced8ab0;  alias, 1 drivers
S_0x55fb2c308d20 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c323aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c7adf20 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c6c3470_0 .net "S", 3 0, L_0x55fb2ced8ab0;  alias, 1 drivers
v0x55fb2c6c6a00_0 .net "a", 3 0, o0x7fd0c529d868;  alias, 0 drivers
v0x55fb2c6c7380_0 .net "b", 3 0, L_0x55fb2ced6b50;  alias, 1 drivers
v0x55fb2c6c44a0_0 .net "carin", 3 0, L_0x55fb2ced8bc0;  1 drivers
v0x55fb2c6cb850_0 .net "cin", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2c6cc170_0 .net "cout", 0 0, L_0x55fb2ced8cf0;  alias, 1 drivers
L_0x55fb2ced7210 .part o0x7fd0c529d868, 1, 1;
L_0x55fb2ced73d0 .part L_0x55fb2ced6b50, 1, 1;
L_0x55fb2ced7500 .part L_0x55fb2ced8bc0, 0, 1;
L_0x55fb2ced7990 .part o0x7fd0c529d868, 2, 1;
L_0x55fb2ced7ac0 .part L_0x55fb2ced6b50, 2, 1;
L_0x55fb2ced7c80 .part L_0x55fb2ced8bc0, 1, 1;
L_0x55fb2ced8160 .part o0x7fd0c529d868, 3, 1;
L_0x55fb2ced8290 .part L_0x55fb2ced6b50, 3, 1;
L_0x55fb2ced8410 .part L_0x55fb2ced8bc0, 2, 1;
L_0x55fb2ced8850 .part o0x7fd0c529d868, 0, 1;
L_0x55fb2ced8980 .part L_0x55fb2ced6b50, 0, 1;
L_0x55fb2ced8ab0 .concat8 [ 1 1 1 1], L_0x55fb2ced8620, L_0x55fb2ced6f90, L_0x55fb2ced7710, L_0x55fb2ced7ee0;
L_0x55fb2ced8bc0 .concat8 [ 1 1 1 1], L_0x55fb2ced87e0, L_0x55fb2ced71a0, L_0x55fb2ced7920, L_0x55fb2ced80f0;
L_0x55fb2ced8cf0 .part L_0x55fb2ced8bc0, 3, 1;
S_0x55fb2c301f10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c308d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced87e0 .functor OR 1, L_0x55fb2ced85b0, L_0x55fb2ced8770, C4<0>, C4<0>;
v0x55fb2c7423f0_0 .net "S", 0 0, L_0x55fb2ced8620;  1 drivers
v0x55fb2c744c60_0 .net "a", 0 0, L_0x55fb2ced8850;  1 drivers
v0x55fb2c7474d0_0 .net "b", 0 0, L_0x55fb2ced8980;  1 drivers
v0x55fb2c73fb50_0 .net "c_1", 0 0, L_0x55fb2ced85b0;  1 drivers
v0x55fb2c74c5b0_0 .net "c_2", 0 0, L_0x55fb2ced8770;  1 drivers
v0x55fb2c7513e0_0 .net "cin", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2c751760_0 .net "cout", 0 0, L_0x55fb2ced87e0;  1 drivers
v0x55fb2c751a40_0 .net "h_1_out", 0 0, L_0x55fb2ced8540;  1 drivers
S_0x55fb2c2fbb40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c301f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced8540 .functor XOR 1, L_0x55fb2ced8850, L_0x55fb2ced8980, C4<0>, C4<0>;
L_0x55fb2ced85b0 .functor AND 1, L_0x55fb2ced8850, L_0x55fb2ced8980, C4<1>, C4<1>;
v0x55fb2c745c10_0 .net "S", 0 0, L_0x55fb2ced8540;  alias, 1 drivers
v0x55fb2c746530_0 .net "a", 0 0, L_0x55fb2ced8850;  alias, 1 drivers
v0x55fb2c748480_0 .net "b", 0 0, L_0x55fb2ced8980;  alias, 1 drivers
v0x55fb2c748da0_0 .net "cout", 0 0, L_0x55fb2ced85b0;  alias, 1 drivers
S_0x55fb2c34a660 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c301f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced8620 .functor XOR 1, L_0x55fb2ced8540, L_0x7fd0c5136600, C4<0>, C4<0>;
L_0x55fb2ced8770 .functor AND 1, L_0x55fb2ced8540, L_0x7fd0c5136600, C4<1>, C4<1>;
v0x55fb2c74acf0_0 .net "S", 0 0, L_0x55fb2ced8620;  alias, 1 drivers
v0x55fb2c74b610_0 .net "a", 0 0, L_0x55fb2ced8540;  alias, 1 drivers
v0x55fb2c74d560_0 .net "b", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2c74de80_0 .net "cout", 0 0, L_0x55fb2ced8770;  alias, 1 drivers
S_0x55fb2c3449d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c308d20;
 .timescale 0 0;
P_0x55fb2c74b6d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c38f3d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3449d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced71a0 .functor OR 1, L_0x55fb2ced6ed0, L_0x55fb2ced70e0, C4<0>, C4<0>;
v0x55fb2c6a4210_0 .net "S", 0 0, L_0x55fb2ced6f90;  1 drivers
v0x55fb2c6a0fc0_0 .net "a", 0 0, L_0x55fb2ced7210;  1 drivers
v0x55fb2c6a18e0_0 .net "b", 0 0, L_0x55fb2ced73d0;  1 drivers
v0x55fb2c6a56d0_0 .net "c_1", 0 0, L_0x55fb2ced6ed0;  1 drivers
v0x55fb2c6a2910_0 .net "c_2", 0 0, L_0x55fb2ced70e0;  1 drivers
v0x55fb2c6acf70_0 .net "cin", 0 0, L_0x55fb2ced7500;  1 drivers
v0x55fb2c6ad890_0 .net "cout", 0 0, L_0x55fb2ced71a0;  1 drivers
v0x55fb2c6a7dd0_0 .net "h_1_out", 0 0, L_0x55fb2ced6e10;  1 drivers
S_0x55fb2c383a00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c38f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced6e10 .functor XOR 1, L_0x55fb2ced7210, L_0x55fb2ced73d0, C4<0>, C4<0>;
L_0x55fb2ced6ed0 .functor AND 1, L_0x55fb2ced7210, L_0x55fb2ced73d0, C4<1>, C4<1>;
v0x55fb2c69d520_0 .net "S", 0 0, L_0x55fb2ced6e10;  alias, 1 drivers
v0x55fb2c69de40_0 .net "a", 0 0, L_0x55fb2ced7210;  alias, 1 drivers
v0x55fb2c69abf0_0 .net "b", 0 0, L_0x55fb2ced73d0;  alias, 1 drivers
v0x55fb2c69b510_0 .net "cout", 0 0, L_0x55fb2ced6ed0;  alias, 1 drivers
S_0x55fb2c378a50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c38f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced6f90 .functor XOR 1, L_0x55fb2ced6e10, L_0x55fb2ced7500, C4<0>, C4<0>;
L_0x55fb2ced70e0 .functor AND 1, L_0x55fb2ced6e10, L_0x55fb2ced7500, C4<1>, C4<1>;
v0x55fb2c69eaa0_0 .net "S", 0 0, L_0x55fb2ced6f90;  alias, 1 drivers
v0x55fb2c69f420_0 .net "a", 0 0, L_0x55fb2ced6e10;  alias, 1 drivers
v0x55fb2c69c540_0 .net "b", 0 0, L_0x55fb2ced7500;  alias, 1 drivers
v0x55fb2c6a38f0_0 .net "cout", 0 0, L_0x55fb2ced70e0;  alias, 1 drivers
S_0x55fb2c2a4d90 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c308d20;
 .timescale 0 0;
P_0x55fb2c69eb60 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c29df80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2a4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced7920 .functor OR 1, L_0x55fb2ced76a0, L_0x55fb2ced7860, C4<0>, C4<0>;
v0x55fb2c695980_0 .net "S", 0 0, L_0x55fb2ced7710;  1 drivers
v0x55fb2c696420_0 .net "a", 0 0, L_0x55fb2ced7990;  1 drivers
v0x55fb2c6975c0_0 .net "b", 0 0, L_0x55fb2ced7ac0;  1 drivers
v0x55fb2c697ee0_0 .net "c_1", 0 0, L_0x55fb2ced76a0;  1 drivers
v0x55fb2c698740_0 .net "c_2", 0 0, L_0x55fb2ced7860;  1 drivers
v0x55fb2c6967e0_0 .net "cin", 0 0, L_0x55fb2ced7c80;  1 drivers
v0x55fb2c6b8280_0 .net "cout", 0 0, L_0x55fb2ced7920;  1 drivers
v0x55fb2c6b8ba0_0 .net "h_1_out", 0 0, L_0x55fb2ced7630;  1 drivers
S_0x55fb2c297bb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c29df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced7630 .functor XOR 1, L_0x55fb2ced7990, L_0x55fb2ced7ac0, C4<0>, C4<0>;
L_0x55fb2ced76a0 .functor AND 1, L_0x55fb2ced7990, L_0x55fb2ced7ac0, C4<1>, C4<1>;
v0x55fb2c6a86f0_0 .net "S", 0 0, L_0x55fb2ced7630;  alias, 1 drivers
v0x55fb2c6aa700_0 .net "a", 0 0, L_0x55fb2ced7990;  alias, 1 drivers
v0x55fb2c6ab020_0 .net "b", 0 0, L_0x55fb2ced7ac0;  alias, 1 drivers
v0x55fb2c6abfc0_0 .net "cout", 0 0, L_0x55fb2ced76a0;  alias, 1 drivers
S_0x55fb2c270a10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c29df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced7710 .functor XOR 1, L_0x55fb2ced7630, L_0x55fb2ced7c80, C4<0>, C4<0>;
L_0x55fb2ced7860 .functor AND 1, L_0x55fb2ced7630, L_0x55fb2ced7c80, C4<1>, C4<1>;
v0x55fb2c6ae4f0_0 .net "S", 0 0, L_0x55fb2ced7710;  alias, 1 drivers
v0x55fb2c6aeeb0_0 .net "a", 0 0, L_0x55fb2ced7630;  alias, 1 drivers
v0x55fb2c6a9720_0 .net "b", 0 0, L_0x55fb2ced7c80;  alias, 1 drivers
v0x55fb2c695060_0 .net "cout", 0 0, L_0x55fb2ced7860;  alias, 1 drivers
S_0x55fb2c269c00 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c308d20;
 .timescale 0 0;
P_0x55fb2c6aef70 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c263830 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c269c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced80f0 .functor OR 1, L_0x55fb2ced7e20, L_0x55fb2ced8030, C4<0>, C4<0>;
v0x55fb2c6b72d0_0 .net "S", 0 0, L_0x55fb2ced7ee0;  1 drivers
v0x55fb2c6b21c0_0 .net "a", 0 0, L_0x55fb2ced8160;  1 drivers
v0x55fb2c691620_0 .net "b", 0 0, L_0x55fb2ced8290;  1 drivers
v0x55fb2c698a60_0 .net "c_1", 0 0, L_0x55fb2ced7e20;  1 drivers
v0x55fb2c69f860_0 .net "c_2", 0 0, L_0x55fb2ced8030;  1 drivers
v0x55fb2c6c5480_0 .net "cin", 0 0, L_0x55fb2ced8410;  1 drivers
v0x55fb2c6c5da0_0 .net "cout", 0 0, L_0x55fb2ced80f0;  1 drivers
v0x55fb2c6c2b50_0 .net "h_1_out", 0 0, L_0x55fb2ced7db0;  1 drivers
S_0x55fb2c248b60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c263830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced7db0 .functor XOR 1, L_0x55fb2ced8160, L_0x55fb2ced8290, C4<0>, C4<0>;
L_0x55fb2ced7e20 .functor AND 1, L_0x55fb2ced8160, L_0x55fb2ced8290, C4<1>, C4<1>;
v0x55fb2c6af5a0_0 .net "S", 0 0, L_0x55fb2ced7db0;  alias, 1 drivers
v0x55fb2c6b0870_0 .net "a", 0 0, L_0x55fb2ced8160;  alias, 1 drivers
v0x55fb2c6b1190_0 .net "b", 0 0, L_0x55fb2ced8290;  alias, 1 drivers
v0x55fb2c6b31a0_0 .net "cout", 0 0, L_0x55fb2ced7e20;  alias, 1 drivers
S_0x55fb2c241d50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c263830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced7ee0 .functor XOR 1, L_0x55fb2ced7db0, L_0x55fb2ced8410, C4<0>, C4<0>;
L_0x55fb2ced8030 .functor AND 1, L_0x55fb2ced7db0, L_0x55fb2ced8410, C4<1>, C4<1>;
v0x55fb2c6b3ac0_0 .net "S", 0 0, L_0x55fb2ced7ee0;  alias, 1 drivers
v0x55fb2c6b5a10_0 .net "a", 0 0, L_0x55fb2ced7db0;  alias, 1 drivers
v0x55fb2c6b6330_0 .net "b", 0 0, L_0x55fb2ced8410;  alias, 1 drivers
v0x55fb2c6b4a60_0 .net "cout", 0 0, L_0x55fb2ced8030;  alias, 1 drivers
S_0x55fb2c23b980 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6b7390 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2ced91e0 .functor XOR 4, L_0x55fb2ced8f30, o0x7fd0c529ed38, C4<0000>, C4<0000>;
v0x55fb2c70e490_0 .net *"_ivl_0", 3 0, L_0x55fb2ced8f30;  1 drivers
L_0x7fd0c5136918 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2c6ee2c0_0 .net *"_ivl_3", 2 0, L_0x7fd0c5136918;  1 drivers
v0x55fb2c6f4d40_0 .net "a", 3 0, L_0x55fb2ced8ab0;  alias, 1 drivers
v0x55fb2c6fbb40_0 .net "a_or_s", 0 0, L_0x55fb2ced8b50;  alias, 1 drivers
v0x55fb2c6e2350_0 .net "b", 3 0, o0x7fd0c529ed38;  alias, 0 drivers
v0x55fb2c6ee120_0 .net "cout", 0 0, L_0x55fb2cedb0e0;  alias, 1 drivers
v0x55fb2c721340_0 .net "input_b", 3 0, L_0x55fb2ced91e0;  1 drivers
v0x55fb2c691480_0 .net "out", 3 0, L_0x55fb2cedaea0;  alias, 1 drivers
L_0x55fb2ced8f30 .concat [ 1 3 0 0], L_0x55fb2ced8b50, L_0x7fd0c5136918;
S_0x55fb2c28a3f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c23b980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c682940 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c70f470_0 .net "S", 3 0, L_0x55fb2cedaea0;  alias, 1 drivers
v0x55fb2c70fd90_0 .net "a", 3 0, L_0x55fb2ced8ab0;  alias, 1 drivers
v0x55fb2c711ce0_0 .net "b", 3 0, L_0x55fb2ced91e0;  alias, 1 drivers
v0x55fb2c712600_0 .net "carin", 3 0, L_0x55fb2cedafb0;  1 drivers
v0x55fb2c710d30_0 .net "cin", 0 0, L_0x55fb2ced8b50;  alias, 1 drivers
v0x55fb2c7135a0_0 .net "cout", 0 0, L_0x55fb2cedb0e0;  alias, 1 drivers
L_0x55fb2ced96f0 .part L_0x55fb2ced8ab0, 1, 1;
L_0x55fb2ced9820 .part L_0x55fb2ced91e0, 1, 1;
L_0x55fb2ced9950 .part L_0x55fb2cedafb0, 0, 1;
L_0x55fb2ced9de0 .part L_0x55fb2ced8ab0, 2, 1;
L_0x55fb2ced9f10 .part L_0x55fb2ced91e0, 2, 1;
L_0x55fb2ceda0d0 .part L_0x55fb2cedafb0, 1, 1;
L_0x55fb2ceda560 .part L_0x55fb2ced8ab0, 3, 1;
L_0x55fb2ceda690 .part L_0x55fb2ced91e0, 3, 1;
L_0x55fb2ceda780 .part L_0x55fb2cedafb0, 2, 1;
L_0x55fb2cedacd0 .part L_0x55fb2ced8ab0, 0, 1;
L_0x55fb2cedad70 .part L_0x55fb2ced91e0, 0, 1;
L_0x55fb2cedaea0 .concat8 [ 1 1 1 1], L_0x55fb2ceda990, L_0x55fb2ced9470, L_0x55fb2ced9b60, L_0x55fb2ceda2e0;
L_0x55fb2cedafb0 .concat8 [ 1 1 1 1], L_0x55fb2cedac60, L_0x55fb2ced9680, L_0x55fb2ced9d70, L_0x55fb2ceda4f0;
L_0x55fb2cedb0e0 .part L_0x55fb2cedafb0, 3, 1;
S_0x55fb2c284760 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c28a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedac60 .functor OR 1, L_0x55fb2ceda920, L_0x55fb2cedaae0, C4<0>, C4<0>;
v0x55fb2c6bd970_0 .net "S", 0 0, L_0x55fb2ceda990;  1 drivers
v0x55fb2c6be380_0 .net "a", 0 0, L_0x55fb2cedacd0;  1 drivers
v0x55fb2c6bf520_0 .net "b", 0 0, L_0x55fb2cedad70;  1 drivers
v0x55fb2c6bfe40_0 .net "c_1", 0 0, L_0x55fb2ceda920;  1 drivers
v0x55fb2c6c06a0_0 .net "c_2", 0 0, L_0x55fb2cedaae0;  1 drivers
v0x55fb2c6be740_0 .net "cin", 0 0, L_0x55fb2ced8b50;  alias, 1 drivers
v0x55fb2c6e01e0_0 .net "cout", 0 0, L_0x55fb2cedac60;  1 drivers
v0x55fb2c6e0b00_0 .net "h_1_out", 0 0, L_0x55fb2ceda8b0;  1 drivers
S_0x55fb2c2cf160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c284760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceda8b0 .functor XOR 1, L_0x55fb2cedacd0, L_0x55fb2cedad70, C4<0>, C4<0>;
L_0x55fb2ceda920 .functor AND 1, L_0x55fb2cedacd0, L_0x55fb2cedad70, C4<1>, C4<1>;
v0x55fb2c6d0650_0 .net "S", 0 0, L_0x55fb2ceda8b0;  alias, 1 drivers
v0x55fb2c6d2660_0 .net "a", 0 0, L_0x55fb2cedacd0;  alias, 1 drivers
v0x55fb2c6d2f80_0 .net "b", 0 0, L_0x55fb2cedad70;  alias, 1 drivers
v0x55fb2c6d3f20_0 .net "cout", 0 0, L_0x55fb2ceda920;  alias, 1 drivers
S_0x55fb2c2c3790 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c284760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceda990 .functor XOR 1, L_0x55fb2ceda8b0, L_0x55fb2ced8b50, C4<0>, C4<0>;
L_0x55fb2cedaae0 .functor AND 1, L_0x55fb2ceda8b0, L_0x55fb2ced8b50, C4<1>, C4<1>;
v0x55fb2c6d6450_0 .net "S", 0 0, L_0x55fb2ceda990;  alias, 1 drivers
v0x55fb2c6d6e10_0 .net "a", 0 0, L_0x55fb2ceda8b0;  alias, 1 drivers
v0x55fb2c6d1680_0 .net "b", 0 0, L_0x55fb2ced8b50;  alias, 1 drivers
v0x55fb2c6bd050_0 .net "cout", 0 0, L_0x55fb2cedaae0;  alias, 1 drivers
S_0x55fb2c2b87e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c28a3f0;
 .timescale 0 0;
P_0x55fb2c6d6ed0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c3b4090 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2b87e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced9680 .functor OR 1, L_0x55fb2ced93b0, L_0x55fb2ced95c0, C4<0>, C4<0>;
v0x55fb2c6df230_0 .net "S", 0 0, L_0x55fb2ced9470;  1 drivers
v0x55fb2c6da120_0 .net "a", 0 0, L_0x55fb2ced96f0;  1 drivers
v0x55fb2c6ba3f0_0 .net "b", 0 0, L_0x55fb2ced9820;  1 drivers
v0x55fb2c6c09c0_0 .net "c_1", 0 0, L_0x55fb2ced93b0;  1 drivers
v0x55fb2c6c77c0_0 .net "c_2", 0 0, L_0x55fb2ced95c0;  1 drivers
v0x55fb2c6f9800_0 .net "cin", 0 0, L_0x55fb2ced9950;  1 drivers
v0x55fb2c6fa120_0 .net "cout", 0 0, L_0x55fb2ced9680;  1 drivers
v0x55fb2c6f6ed0_0 .net "h_1_out", 0 0, L_0x55fb2ced92a0;  1 drivers
S_0x55fb2c49e9f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3b4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced92a0 .functor XOR 1, L_0x55fb2ced96f0, L_0x55fb2ced9820, C4<0>, C4<0>;
L_0x55fb2ced93b0 .functor AND 1, L_0x55fb2ced96f0, L_0x55fb2ced9820, C4<1>, C4<1>;
v0x55fb2c6d7500_0 .net "S", 0 0, L_0x55fb2ced92a0;  alias, 1 drivers
v0x55fb2c6d87d0_0 .net "a", 0 0, L_0x55fb2ced96f0;  alias, 1 drivers
v0x55fb2c6d90f0_0 .net "b", 0 0, L_0x55fb2ced9820;  alias, 1 drivers
v0x55fb2c6db100_0 .net "cout", 0 0, L_0x55fb2ced93b0;  alias, 1 drivers
S_0x55fb2c489f70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3b4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced9470 .functor XOR 1, L_0x55fb2ced92a0, L_0x55fb2ced9950, C4<0>, C4<0>;
L_0x55fb2ced95c0 .functor AND 1, L_0x55fb2ced92a0, L_0x55fb2ced9950, C4<1>, C4<1>;
v0x55fb2c6dba20_0 .net "S", 0 0, L_0x55fb2ced9470;  alias, 1 drivers
v0x55fb2c6dd970_0 .net "a", 0 0, L_0x55fb2ced92a0;  alias, 1 drivers
v0x55fb2c6de290_0 .net "b", 0 0, L_0x55fb2ced9950;  alias, 1 drivers
v0x55fb2c6dc9c0_0 .net "cout", 0 0, L_0x55fb2ced95c0;  alias, 1 drivers
S_0x55fb2c7d4620 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c28a3f0;
 .timescale 0 0;
P_0x55fb2c6dbae0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c7c08e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7d4620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced9d70 .functor OR 1, L_0x55fb2ced9af0, L_0x55fb2ced9cb0, C4<0>, C4<0>;
v0x55fb2c7019b0_0 .net "S", 0 0, L_0x55fb2ced9b60;  1 drivers
v0x55fb2c6febf0_0 .net "a", 0 0, L_0x55fb2ced9de0;  1 drivers
v0x55fb2c709240_0 .net "b", 0 0, L_0x55fb2ced9f10;  1 drivers
v0x55fb2c709b60_0 .net "c_1", 0 0, L_0x55fb2ced9af0;  1 drivers
v0x55fb2c7040b0_0 .net "c_2", 0 0, L_0x55fb2ced9cb0;  1 drivers
v0x55fb2c7049d0_0 .net "cin", 0 0, L_0x55fb2ceda0d0;  1 drivers
v0x55fb2c7069d0_0 .net "cout", 0 0, L_0x55fb2ced9d70;  1 drivers
v0x55fb2c7072f0_0 .net "h_1_out", 0 0, L_0x55fb2ced9a80;  1 drivers
S_0x55fb2cad9b80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7c08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced9a80 .functor XOR 1, L_0x55fb2ced9de0, L_0x55fb2ced9f10, C4<0>, C4<0>;
L_0x55fb2ced9af0 .functor AND 1, L_0x55fb2ced9de0, L_0x55fb2ced9f10, C4<1>, C4<1>;
v0x55fb2c6f77f0_0 .net "S", 0 0, L_0x55fb2ced9a80;  alias, 1 drivers
v0x55fb2c6fad80_0 .net "a", 0 0, L_0x55fb2ced9de0;  alias, 1 drivers
v0x55fb2c6fb700_0 .net "b", 0 0, L_0x55fb2ced9f10;  alias, 1 drivers
v0x55fb2c6f8820_0 .net "cout", 0 0, L_0x55fb2ced9af0;  alias, 1 drivers
S_0x55fb2cab5270 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7c08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced9b60 .functor XOR 1, L_0x55fb2ced9a80, L_0x55fb2ceda0d0, C4<0>, C4<0>;
L_0x55fb2ced9cb0 .functor AND 1, L_0x55fb2ced9a80, L_0x55fb2ceda0d0, C4<1>, C4<1>;
v0x55fb2c6ffbd0_0 .net "S", 0 0, L_0x55fb2ced9b60;  alias, 1 drivers
v0x55fb2c7004f0_0 .net "a", 0 0, L_0x55fb2ced9a80;  alias, 1 drivers
v0x55fb2c6fd2a0_0 .net "b", 0 0, L_0x55fb2ceda0d0;  alias, 1 drivers
v0x55fb2c6fdbc0_0 .net "cout", 0 0, L_0x55fb2ced9cb0;  alias, 1 drivers
S_0x55fb2c9f27c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c28a3f0;
 .timescale 0 0;
P_0x55fb2c7005b0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c9be440 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c9f27c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceda4f0 .functor OR 1, L_0x55fb2ceda270, L_0x55fb2ceda430, C4<0>, C4<0>;
v0x55fb2c6f41c0_0 .net "S", 0 0, L_0x55fb2ceda2e0;  1 drivers
v0x55fb2c6f4a20_0 .net "a", 0 0, L_0x55fb2ceda560;  1 drivers
v0x55fb2c6f2ac0_0 .net "b", 0 0, L_0x55fb2ceda690;  1 drivers
v0x55fb2c714550_0 .net "c_1", 0 0, L_0x55fb2ceda270;  1 drivers
v0x55fb2c714e70_0 .net "c_2", 0 0, L_0x55fb2ceda430;  1 drivers
v0x55fb2c70b870_0 .net "cin", 0 0, L_0x55fb2ceda780;  1 drivers
v0x55fb2c70cb40_0 .net "cout", 0 0, L_0x55fb2ceda4f0;  1 drivers
v0x55fb2c70d460_0 .net "h_1_out", 0 0, L_0x55fb2ceda200;  1 drivers
S_0x55fb2c9964e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9be440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceda200 .functor XOR 1, L_0x55fb2ceda560, L_0x55fb2ceda690, C4<0>, C4<0>;
L_0x55fb2ceda270 .functor AND 1, L_0x55fb2ceda560, L_0x55fb2ceda690, C4<1>, C4<1>;
v0x55fb2c708290_0 .net "S", 0 0, L_0x55fb2ceda200;  alias, 1 drivers
v0x55fb2c70a7c0_0 .net "a", 0 0, L_0x55fb2ceda560;  alias, 1 drivers
v0x55fb2c70b180_0 .net "b", 0 0, L_0x55fb2ceda690;  alias, 1 drivers
v0x55fb2c705a00_0 .net "cout", 0 0, L_0x55fb2ceda270;  alias, 1 drivers
S_0x55fb2c9deb90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9be440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceda2e0 .functor XOR 1, L_0x55fb2ceda200, L_0x55fb2ceda780, C4<0>, C4<0>;
L_0x55fb2ceda430 .functor AND 1, L_0x55fb2ceda200, L_0x55fb2ceda780, C4<1>, C4<1>;
v0x55fb2c6f13d0_0 .net "S", 0 0, L_0x55fb2ceda2e0;  alias, 1 drivers
v0x55fb2c6f1cf0_0 .net "a", 0 0, L_0x55fb2ceda200;  alias, 1 drivers
v0x55fb2c6f2700_0 .net "b", 0 0, L_0x55fb2ceda780;  alias, 1 drivers
v0x55fb2c6f38a0_0 .net "cout", 0 0, L_0x55fb2ceda430;  alias, 1 drivers
S_0x55fb2c9d8d20 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c711da0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513c828 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cedb5f0 .functor XOR 6, L_0x7fd0c513c828, RS_0x7fd0c52a05f8, C4<000000>, C4<000000>;
v0x55fb2c97c010_0 .net *"_ivl_0", 5 0, L_0x7fd0c513c828;  1 drivers
v0x55fb2c97df60_0 .net8 "a", 5 0, RS_0x7fd0c52a05f8;  alias, 2 drivers
v0x55fb2c97e880_0 .net "a_or_s", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2c97cfb0_0 .net8 "b", 5 0, RS_0x7fd0c52a05f8;  alias, 2 drivers
v0x55fb2c97f820_0 .net "cout", 0 0, L_0x55fb2cede650;  alias, 1 drivers
v0x55fb2c97a710_0 .net "input_b", 5 0, L_0x55fb2cedb5f0;  1 drivers
v0x55fb2cab2a90_0 .net "out", 5 0, L_0x55fb2cede330;  alias, 1 drivers
S_0x55fb2c91c600 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9d8d20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c7774f0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2c96f8d0_0 .net "S", 5 0, L_0x55fb2cede330;  alias, 1 drivers
v0x55fb2c9807d0_0 .net8 "a", 5 0, RS_0x7fd0c52a05f8;  alias, 2 drivers
v0x55fb2c9810f0_0 .net "b", 5 0, L_0x55fb2cedb5f0;  alias, 1 drivers
v0x55fb2c978f00_0 .net "carin", 5 0, L_0x55fb2cede470;  1 drivers
v0x55fb2c9796e0_0 .net "cin", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2c97b6f0_0 .net "cout", 0 0, L_0x55fb2cede650;  alias, 1 drivers
L_0x55fb2cedbb00 .part RS_0x7fd0c52a05f8, 1, 1;
L_0x55fb2cedbc30 .part L_0x55fb2cedb5f0, 1, 1;
L_0x55fb2cedbd60 .part L_0x55fb2cede470, 0, 1;
L_0x55fb2cedc1f0 .part RS_0x7fd0c52a05f8, 2, 1;
L_0x55fb2cedc430 .part L_0x55fb2cedb5f0, 2, 1;
L_0x55fb2cedc560 .part L_0x55fb2cede470, 1, 1;
L_0x55fb2cedc9f0 .part RS_0x7fd0c52a05f8, 3, 1;
L_0x55fb2cedcb20 .part L_0x55fb2cedb5f0, 3, 1;
L_0x55fb2cedcca0 .part L_0x55fb2cede470, 2, 1;
L_0x55fb2cedd130 .part RS_0x7fd0c52a05f8, 4, 1;
L_0x55fb2cedd260 .part L_0x55fb2cedb5f0, 4, 1;
L_0x55fb2cedd390 .part L_0x55fb2cede470, 3, 1;
L_0x55fb2cedd880 .part RS_0x7fd0c52a05f8, 5, 1;
L_0x55fb2cedd9b0 .part L_0x55fb2cedb5f0, 5, 1;
L_0x55fb2ceddb60 .part L_0x55fb2cede470, 4, 1;
L_0x55fb2ceddf30 .part RS_0x7fd0c52a05f8, 0, 1;
L_0x55fb2cede0f0 .part L_0x55fb2cedb5f0, 0, 1;
LS_0x55fb2cede330_0_0 .concat8 [ 1 1 1 1], L_0x55fb2ceddd00, L_0x55fb2cedb880, L_0x55fb2cedbf70, L_0x55fb2cedc770;
LS_0x55fb2cede330_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cedceb0, L_0x55fb2cedd6a0;
L_0x55fb2cede330 .concat8 [ 4 2 0 0], LS_0x55fb2cede330_0_0, LS_0x55fb2cede330_0_4;
LS_0x55fb2cede470_0_0 .concat8 [ 1 1 1 1], L_0x55fb2ceddec0, L_0x55fb2cedba90, L_0x55fb2cedc180, L_0x55fb2cedc980;
LS_0x55fb2cede470_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cedd0c0, L_0x55fb2cedd810;
L_0x55fb2cede470 .concat8 [ 4 2 0 0], LS_0x55fb2cede470_0_0, LS_0x55fb2cede470_0_4;
L_0x55fb2cede650 .part L_0x55fb2cede470, 5, 1;
S_0x55fb2c8e8280 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c91c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceddec0 .functor OR 1, L_0x55fb2ceddc90, L_0x55fb2cedde50, C4<0>, C4<0>;
v0x55fb2ca49880_0 .net "S", 0 0, L_0x55fb2ceddd00;  1 drivers
v0x55fb2ca4b7d0_0 .net "a", 0 0, L_0x55fb2ceddf30;  1 drivers
v0x55fb2ca4c0f0_0 .net "b", 0 0, L_0x55fb2cede0f0;  1 drivers
v0x55fb2ca4e040_0 .net "c_1", 0 0, L_0x55fb2ceddc90;  1 drivers
v0x55fb2ca4e960_0 .net "c_2", 0 0, L_0x55fb2cedde50;  1 drivers
v0x55fb2ca508b0_0 .net "cin", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2ca511d0_0 .net "cout", 0 0, L_0x55fb2ceddec0;  1 drivers
v0x55fb2ca53120_0 .net "h_1_out", 0 0, L_0x55fb2cedd550;  1 drivers
S_0x55fb2c8c0320 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8e8280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedd550 .functor XOR 1, L_0x55fb2ceddf30, L_0x55fb2cede0f0, C4<0>, C4<0>;
L_0x55fb2ceddc90 .functor AND 1, L_0x55fb2ceddf30, L_0x55fb2cede0f0, C4<1>, C4<1>;
v0x55fb2c77b050_0 .net "S", 0 0, L_0x55fb2cedd550;  alias, 1 drivers
v0x55fb2ca55990_0 .net "a", 0 0, L_0x55fb2ceddf30;  alias, 1 drivers
v0x55fb2ca562b0_0 .net "b", 0 0, L_0x55fb2cede0f0;  alias, 1 drivers
v0x55fb2ca43f50_0 .net "cout", 0 0, L_0x55fb2ceddc90;  alias, 1 drivers
S_0x55fb2c9089d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8e8280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceddd00 .functor XOR 1, L_0x55fb2cedd550, L_0x7fd0c5136600, C4<0>, C4<0>;
L_0x55fb2cedde50 .functor AND 1, L_0x55fb2cedd550, L_0x7fd0c5136600, C4<1>, C4<1>;
v0x55fb2ca446e0_0 .net "S", 0 0, L_0x55fb2ceddd00;  alias, 1 drivers
v0x55fb2ca466f0_0 .net "a", 0 0, L_0x55fb2cedd550;  alias, 1 drivers
v0x55fb2ca47010_0 .net "b", 0 0, L_0x7fd0c5136600;  alias, 1 drivers
v0x55fb2ca48f60_0 .net "cout", 0 0, L_0x55fb2cedde50;  alias, 1 drivers
S_0x55fb2c902b60 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c91c600;
 .timescale 0 0;
P_0x55fb2ca467b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c85c3a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c902b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedba90 .functor OR 1, L_0x55fb2cedb7c0, L_0x55fb2cedb9d0, C4<0>, C4<0>;
v0x55fb2ca573b0_0 .net "S", 0 0, L_0x55fb2cedb880;  1 drivers
v0x55fb2ca43140_0 .net "a", 0 0, L_0x55fb2cedbb00;  1 drivers
v0x55fb2ca6a550_0 .net "b", 0 0, L_0x55fb2cedbc30;  1 drivers
v0x55fb2ca6ae70_0 .net "c_1", 0 0, L_0x55fb2cedb7c0;  1 drivers
v0x55fb2ca58a20_0 .net "c_2", 0 0, L_0x55fb2cedb9d0;  1 drivers
v0x55fb2ca592a0_0 .net "cin", 0 0, L_0x55fb2cedbd60;  1 drivers
v0x55fb2ca5b2b0_0 .net "cout", 0 0, L_0x55fb2cedba90;  1 drivers
v0x55fb2ca5bbd0_0 .net "h_1_out", 0 0, L_0x55fb2cedb6b0;  1 drivers
S_0x55fb2c828020 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c85c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedb6b0 .functor XOR 1, L_0x55fb2cedbb00, L_0x55fb2cedbc30, C4<0>, C4<0>;
L_0x55fb2cedb7c0 .functor AND 1, L_0x55fb2cedbb00, L_0x55fb2cedbc30, C4<1>, C4<1>;
v0x55fb2ca53a40_0 .net "S", 0 0, L_0x55fb2cedb6b0;  alias, 1 drivers
v0x55fb2ca47fb0_0 .net "a", 0 0, L_0x55fb2cedbb00;  alias, 1 drivers
v0x55fb2ca4a820_0 .net "b", 0 0, L_0x55fb2cedbc30;  alias, 1 drivers
v0x55fb2ca4d090_0 .net "cout", 0 0, L_0x55fb2cedb7c0;  alias, 1 drivers
S_0x55fb2c8000c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c85c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedb880 .functor XOR 1, L_0x55fb2cedb6b0, L_0x55fb2cedbd60, C4<0>, C4<0>;
L_0x55fb2cedb9d0 .functor AND 1, L_0x55fb2cedb6b0, L_0x55fb2cedbd60, C4<1>, C4<1>;
v0x55fb2ca45710_0 .net "S", 0 0, L_0x55fb2cedb880;  alias, 1 drivers
v0x55fb2ca4f900_0 .net "a", 0 0, L_0x55fb2cedb6b0;  alias, 1 drivers
v0x55fb2ca52170_0 .net "b", 0 0, L_0x55fb2cedbd60;  alias, 1 drivers
v0x55fb2ca57030_0 .net "cout", 0 0, L_0x55fb2cedb9d0;  alias, 1 drivers
S_0x55fb2c848770 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c91c600;
 .timescale 0 0;
P_0x55fb2ca57470 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c842900 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c848770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedc180 .functor OR 1, L_0x55fb2cedbf00, L_0x55fb2cedc0c0, C4<0>, C4<0>;
v0x55fb2ca67ce0_0 .net "S", 0 0, L_0x55fb2cedbf70;  1 drivers
v0x55fb2ca68600_0 .net "a", 0 0, L_0x55fb2cedc1f0;  1 drivers
v0x55fb2ca5cb70_0 .net "b", 0 0, L_0x55fb2cedc430;  1 drivers
v0x55fb2ca5f3e0_0 .net "c_1", 0 0, L_0x55fb2cedbf00;  1 drivers
v0x55fb2ca61c50_0 .net "c_2", 0 0, L_0x55fb2cedc0c0;  1 drivers
v0x55fb2ca5a2d0_0 .net "cin", 0 0, L_0x55fb2cedc560;  1 drivers
v0x55fb2ca644c0_0 .net "cout", 0 0, L_0x55fb2cedc180;  1 drivers
v0x55fb2ca66d30_0 .net "h_1_out", 0 0, L_0x55fb2cedbe90;  1 drivers
S_0x55fb2c701310 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c842900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedbe90 .functor XOR 1, L_0x55fb2cedc1f0, L_0x55fb2cedc430, C4<0>, C4<0>;
L_0x55fb2cedbf00 .functor AND 1, L_0x55fb2cedc1f0, L_0x55fb2cedc430, C4<1>, C4<1>;
v0x55fb2ca5db20_0 .net "S", 0 0, L_0x55fb2cedbe90;  alias, 1 drivers
v0x55fb2ca5e440_0 .net "a", 0 0, L_0x55fb2cedc1f0;  alias, 1 drivers
v0x55fb2ca60390_0 .net "b", 0 0, L_0x55fb2cedc430;  alias, 1 drivers
v0x55fb2ca60cb0_0 .net "cout", 0 0, L_0x55fb2cedbf00;  alias, 1 drivers
S_0x55fb2c6ccf90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c842900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedbf70 .functor XOR 1, L_0x55fb2cedbe90, L_0x55fb2cedc560, C4<0>, C4<0>;
L_0x55fb2cedc0c0 .functor AND 1, L_0x55fb2cedbe90, L_0x55fb2cedc560, C4<1>, C4<1>;
v0x55fb2ca62c00_0 .net "S", 0 0, L_0x55fb2cedbf70;  alias, 1 drivers
v0x55fb2ca63520_0 .net "a", 0 0, L_0x55fb2cedbe90;  alias, 1 drivers
v0x55fb2ca65470_0 .net "b", 0 0, L_0x55fb2cedc560;  alias, 1 drivers
v0x55fb2ca65d90_0 .net "cout", 0 0, L_0x55fb2cedc0c0;  alias, 1 drivers
S_0x55fb2c6a5030 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c91c600;
 .timescale 0 0;
P_0x55fb2ca67da0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c6ed6e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6a5030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedc980 .functor OR 1, L_0x55fb2cedc700, L_0x55fb2cedc8c0, C4<0>, C4<0>;
v0x55fb2ca73db0_0 .net "S", 0 0, L_0x55fb2cedc770;  1 drivers
v0x55fb2ca75d00_0 .net "a", 0 0, L_0x55fb2cedc9f0;  1 drivers
v0x55fb2ca76620_0 .net "b", 0 0, L_0x55fb2cedcb20;  1 drivers
v0x55fb2ca78570_0 .net "c_1", 0 0, L_0x55fb2cedc700;  1 drivers
v0x55fb2ca78e90_0 .net "c_2", 0 0, L_0x55fb2cedc8c0;  1 drivers
v0x55fb2ca7ade0_0 .net "cin", 0 0, L_0x55fb2cedcca0;  1 drivers
v0x55fb2ca7b700_0 .net "cout", 0 0, L_0x55fb2cedc980;  1 drivers
v0x55fb2ca7d650_0 .net "h_1_out", 0 0, L_0x55fb2cedc690;  1 drivers
S_0x55fb2c6e7870 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6ed6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedc690 .functor XOR 1, L_0x55fb2cedc9f0, L_0x55fb2cedcb20, C4<0>, C4<0>;
L_0x55fb2cedc700 .functor AND 1, L_0x55fb2cedc9f0, L_0x55fb2cedcb20, C4<1>, C4<1>;
v0x55fb2ca6bf70_0 .net "S", 0 0, L_0x55fb2cedc690;  alias, 1 drivers
v0x55fb2ca8a080_0 .net "a", 0 0, L_0x55fb2cedc9f0;  alias, 1 drivers
v0x55fb2ca8a9a0_0 .net "b", 0 0, L_0x55fb2cedcb20;  alias, 1 drivers
v0x55fb2ca6e2f0_0 .net "cout", 0 0, L_0x55fb2cedc700;  alias, 1 drivers
S_0x55fb2c62b150 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6ed6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedc770 .functor XOR 1, L_0x55fb2cedc690, L_0x55fb2cedcca0, C4<0>, C4<0>;
L_0x55fb2cedc8c0 .functor AND 1, L_0x55fb2cedc690, L_0x55fb2cedcca0, C4<1>, C4<1>;
v0x55fb2ca6ec10_0 .net "S", 0 0, L_0x55fb2cedc770;  alias, 1 drivers
v0x55fb2ca70c20_0 .net "a", 0 0, L_0x55fb2cedc690;  alias, 1 drivers
v0x55fb2ca71540_0 .net "b", 0 0, L_0x55fb2cedcca0;  alias, 1 drivers
v0x55fb2ca73490_0 .net "cout", 0 0, L_0x55fb2cedc8c0;  alias, 1 drivers
S_0x55fb2c5f6dd0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c91c600;
 .timescale 0 0;
P_0x55fb2c445980 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c5cee70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5f6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedd0c0 .functor OR 1, L_0x55fb2cedce40, L_0x55fb2cedd000, C4<0>, C4<0>;
v0x55fb2ca88130_0 .net "S", 0 0, L_0x55fb2cedceb0;  1 drivers
v0x55fb2ca724e0_0 .net "a", 0 0, L_0x55fb2cedd130;  1 drivers
v0x55fb2ca74d50_0 .net "b", 0 0, L_0x55fb2cedd260;  1 drivers
v0x55fb2ca775c0_0 .net "c_1", 0 0, L_0x55fb2cedce40;  1 drivers
v0x55fb2ca6fc40_0 .net "c_2", 0 0, L_0x55fb2cedd000;  1 drivers
v0x55fb2ca79e30_0 .net "cin", 0 0, L_0x55fb2cedd390;  1 drivers
v0x55fb2ca7c6a0_0 .net "cout", 0 0, L_0x55fb2cedd0c0;  1 drivers
v0x55fb2ca81780_0 .net "h_1_out", 0 0, L_0x55fb2cedcdd0;  1 drivers
S_0x55fb2c617520 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5cee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedcdd0 .functor XOR 1, L_0x55fb2cedd130, L_0x55fb2cedd260, C4<0>, C4<0>;
L_0x55fb2cedce40 .functor AND 1, L_0x55fb2cedd130, L_0x55fb2cedd260, C4<1>, C4<1>;
v0x55fb2ca7df70_0 .net "S", 0 0, L_0x55fb2cedcdd0;  alias, 1 drivers
v0x55fb2ca7fec0_0 .net "a", 0 0, L_0x55fb2cedd130;  alias, 1 drivers
v0x55fb2ca807e0_0 .net "b", 0 0, L_0x55fb2cedd260;  alias, 1 drivers
v0x55fb2ca82730_0 .net "cout", 0 0, L_0x55fb2cedce40;  alias, 1 drivers
S_0x55fb2c6116b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5cee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedceb0 .functor XOR 1, L_0x55fb2cedcdd0, L_0x55fb2cedd390, C4<0>, C4<0>;
L_0x55fb2cedd000 .functor AND 1, L_0x55fb2cedcdd0, L_0x55fb2cedd390, C4<1>, C4<1>;
v0x55fb2ca83050_0 .net "S", 0 0, L_0x55fb2cedceb0;  alias, 1 drivers
v0x55fb2ca84fa0_0 .net "a", 0 0, L_0x55fb2cedcdd0;  alias, 1 drivers
v0x55fb2ca858c0_0 .net "b", 0 0, L_0x55fb2cedd390;  alias, 1 drivers
v0x55fb2ca87810_0 .net "cout", 0 0, L_0x55fb2cedd000;  alias, 1 drivers
S_0x55fb2c56aee0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c91c600;
 .timescale 0 0;
P_0x55fb2ca881f0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c536b60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c56aee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedd810 .functor OR 1, L_0x55fb2cedd630, L_0x55fb2cedd7a0, C4<0>, C4<0>;
v0x55fb2c96e8a0_0 .net "S", 0 0, L_0x55fb2cedd6a0;  1 drivers
v0x55fb2c9708b0_0 .net "a", 0 0, L_0x55fb2cedd880;  1 drivers
v0x55fb2c9711d0_0 .net "b", 0 0, L_0x55fb2cedd9b0;  1 drivers
v0x55fb2c973120_0 .net "c_1", 0 0, L_0x55fb2cedd630;  1 drivers
v0x55fb2c973a40_0 .net "c_2", 0 0, L_0x55fb2cedd7a0;  1 drivers
v0x55fb2c972170_0 .net "cin", 0 0, L_0x55fb2ceddb60;  1 drivers
v0x55fb2c9749e0_0 .net "cout", 0 0, L_0x55fb2cedd810;  1 drivers
v0x55fb2c977030_0 .net "h_1_out", 0 0, L_0x55fb2cedd5c0;  1 drivers
S_0x55fb2c50ec00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c536b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedd5c0 .functor XOR 1, L_0x55fb2cedd880, L_0x55fb2cedd9b0, C4<0>, C4<0>;
L_0x55fb2cedd630 .functor AND 1, L_0x55fb2cedd880, L_0x55fb2cedd9b0, C4<1>, C4<1>;
v0x55fb2ca83ff0_0 .net "S", 0 0, L_0x55fb2cedd5c0;  alias, 1 drivers
v0x55fb2ca86860_0 .net "a", 0 0, L_0x55fb2cedd880;  alias, 1 drivers
v0x55fb2ca890d0_0 .net "b", 0 0, L_0x55fb2cedd9b0;  alias, 1 drivers
v0x55fb2ca8b690_0 .net "cout", 0 0, L_0x55fb2cedd630;  alias, 1 drivers
S_0x55fb2c5572b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c536b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedd6a0 .functor XOR 1, L_0x55fb2cedd5c0, L_0x55fb2ceddb60, C4<0>, C4<0>;
L_0x55fb2cedd7a0 .functor AND 1, L_0x55fb2cedd5c0, L_0x55fb2ceddb60, C4<1>, C4<1>;
v0x55fb2ca8ba70_0 .net "S", 0 0, L_0x55fb2cedd6a0;  alias, 1 drivers
v0x55fb2c975990_0 .net "a", 0 0, L_0x55fb2cedd5c0;  alias, 1 drivers
v0x55fb2c9762b0_0 .net "b", 0 0, L_0x55fb2ceddb60;  alias, 1 drivers
v0x55fb2c96e070_0 .net "cout", 0 0, L_0x55fb2cedd7a0;  alias, 1 drivers
S_0x55fb2c551440 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c96e960 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c6c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cecc3b0 .functor XOR 2, L_0x7fd0c513c6c0, L_0x55fb2cebb470, C4<00>, C4<00>;
v0x55fb2ca9aef0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c6c0;  1 drivers
v0x55fb2ca9ffd0_0 .net "a", 1 0, L_0x55fb2cebb340;  alias, 1 drivers
v0x55fb2caa2840_0 .net "a_or_s", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2caa50b0_0 .net "b", 1 0, L_0x55fb2cebb470;  alias, 1 drivers
v0x55fb2caa7920_0 .net "cout", 0 0, L_0x55fb2cecd930;  alias, 1 drivers
v0x55fb2caaa190_0 .net "input_b", 1 0, L_0x55fb2cecc3b0;  1 drivers
v0x55fb2caaca00_0 .net "out", 1 0, L_0x55fb2cecd740;  alias, 1 drivers
S_0x55fb2c439440 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c551440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4360d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cab1ae0_0 .net "S", 1 0, L_0x55fb2cecd740;  alias, 1 drivers
v0x55fb2cab4490_0 .net "a", 1 0, L_0x55fb2cebb340;  alias, 1 drivers
v0x55fb2cab47e0_0 .net "b", 1 0, L_0x55fb2cecc3b0;  alias, 1 drivers
v0x55fb2ca935a0_0 .net "carin", 1 0, L_0x55fb2cecd870;  1 drivers
v0x55fb2ca95e10_0 .net "cin", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2ca8e490_0 .net "cout", 0 0, L_0x55fb2cecd930;  alias, 1 drivers
L_0x55fb2cecccd0 .part L_0x55fb2cebb340, 1, 1;
L_0x55fb2cecce20 .part L_0x55fb2cecc3b0, 1, 1;
L_0x55fb2ceccf50 .part L_0x55fb2cecd870, 0, 1;
L_0x55fb2cecd450 .part L_0x55fb2cebb340, 0, 1;
L_0x55fb2cecd580 .part L_0x55fb2cecc3b0, 0, 1;
L_0x55fb2cecd740 .concat8 [ 1 1 0 0], L_0x55fb2cecd1a0, L_0x55fb2cecc9d0;
L_0x55fb2cecd870 .concat8 [ 1 1 0 0], L_0x55fb2cecd3c0, L_0x55fb2ceccc40;
L_0x55fb2cecd930 .part L_0x55fb2cecd870, 1, 1;
S_0x55fb2c4050c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c439440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cecd3c0 .functor OR 1, L_0x55fb2cecd110, L_0x55fb2cecd330, C4<0>, C4<0>;
v0x55fb2ca94e70_0 .net "S", 0 0, L_0x55fb2cecd1a0;  1 drivers
v0x55fb2ca96dc0_0 .net "a", 0 0, L_0x55fb2cecd450;  1 drivers
v0x55fb2ca976e0_0 .net "b", 0 0, L_0x55fb2cecd580;  1 drivers
v0x55fb2ca99630_0 .net "c_1", 0 0, L_0x55fb2cecd110;  1 drivers
v0x55fb2ca99f50_0 .net "c_2", 0 0, L_0x55fb2cecd330;  1 drivers
v0x55fb2ca9bea0_0 .net "cin", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2ca9c7c0_0 .net "cout", 0 0, L_0x55fb2cecd3c0;  1 drivers
v0x55fb2ca9e710_0 .net "h_1_out", 0 0, L_0x55fb2cecd080;  1 drivers
S_0x55fb2c3dd160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4050c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecd080 .functor XOR 1, L_0x55fb2cecd450, L_0x55fb2cecd580, C4<0>, C4<0>;
L_0x55fb2cecd110 .functor AND 1, L_0x55fb2cecd450, L_0x55fb2cecd580, C4<1>, C4<1>;
v0x55fb2cab33b0_0 .net "S", 0 0, L_0x55fb2cecd080;  alias, 1 drivers
v0x55fb2ca8ce60_0 .net "a", 0 0, L_0x55fb2cecd450;  alias, 1 drivers
v0x55fb2ca8d5a0_0 .net "b", 0 0, L_0x55fb2cecd580;  alias, 1 drivers
v0x55fb2ca8f470_0 .net "cout", 0 0, L_0x55fb2cecd110;  alias, 1 drivers
S_0x55fb2c425810 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4050c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecd1a0 .functor XOR 1, L_0x55fb2cecd080, L_0x7fd0c51365b8, C4<0>, C4<0>;
L_0x55fb2cecd330 .functor AND 1, L_0x55fb2cecd080, L_0x7fd0c51365b8, C4<1>, C4<1>;
v0x55fb2ca8fd90_0 .net "S", 0 0, L_0x55fb2cecd1a0;  alias, 1 drivers
v0x55fb2ca91ce0_0 .net "a", 0 0, L_0x55fb2cecd080;  alias, 1 drivers
v0x55fb2ca92600_0 .net "b", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2ca94550_0 .net "cout", 0 0, L_0x55fb2cecd330;  alias, 1 drivers
S_0x55fb2c41f9a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c439440;
 .timescale 0 0;
P_0x55fb2ca94f30 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c363280 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c41f9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceccc40 .functor OR 1, L_0x55fb2cecc8f0, L_0x55fb2ceccb60, C4<0>, C4<0>;
v0x55fb2caa91f0_0 .net "S", 0 0, L_0x55fb2cecc9d0;  1 drivers
v0x55fb2caab140_0 .net "a", 0 0, L_0x55fb2cecccd0;  1 drivers
v0x55fb2caaba60_0 .net "b", 0 0, L_0x55fb2cecce20;  1 drivers
v0x55fb2caad9b0_0 .net "c_1", 0 0, L_0x55fb2cecc8f0;  1 drivers
v0x55fb2caae2d0_0 .net "c_2", 0 0, L_0x55fb2ceccb60;  1 drivers
v0x55fb2cab0220_0 .net "cin", 0 0, L_0x55fb2ceccf50;  1 drivers
v0x55fb2cab0b40_0 .net "cout", 0 0, L_0x55fb2ceccc40;  1 drivers
v0x55fb2ca90d30_0 .net "h_1_out", 0 0, L_0x55fb2cecc7a0;  1 drivers
S_0x55fb2c32ef00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c363280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecc7a0 .functor XOR 1, L_0x55fb2cecccd0, L_0x55fb2cecce20, C4<0>, C4<0>;
L_0x55fb2cecc8f0 .functor AND 1, L_0x55fb2cecccd0, L_0x55fb2cecce20, C4<1>, C4<1>;
v0x55fb2ca9f030_0 .net "S", 0 0, L_0x55fb2cecc7a0;  alias, 1 drivers
v0x55fb2caa0f80_0 .net "a", 0 0, L_0x55fb2cecccd0;  alias, 1 drivers
v0x55fb2caa18a0_0 .net "b", 0 0, L_0x55fb2cecce20;  alias, 1 drivers
v0x55fb2caa37f0_0 .net "cout", 0 0, L_0x55fb2cecc8f0;  alias, 1 drivers
S_0x55fb2c306fa0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c363280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecc9d0 .functor XOR 1, L_0x55fb2cecc7a0, L_0x55fb2ceccf50, C4<0>, C4<0>;
L_0x55fb2ceccb60 .functor AND 1, L_0x55fb2cecc7a0, L_0x55fb2ceccf50, C4<1>, C4<1>;
v0x55fb2caa4110_0 .net "S", 0 0, L_0x55fb2cecc9d0;  alias, 1 drivers
v0x55fb2caa6060_0 .net "a", 0 0, L_0x55fb2cecc7a0;  alias, 1 drivers
v0x55fb2caa6980_0 .net "b", 0 0, L_0x55fb2ceccf50;  alias, 1 drivers
v0x55fb2caa88d0_0 .net "cout", 0 0, L_0x55fb2ceccb60;  alias, 1 drivers
S_0x55fb2c34f650 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2caa0090 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cecda20 .functor XOR 2, L_0x7fd0c513c708, L_0x55fb2cebb760, C4<00>, C4<00>;
v0x55fb2c8974d0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c708;  1 drivers
v0x55fb2c8411c0_0 .net "a", 1 0, L_0x55fb2cebb630;  alias, 1 drivers
v0x55fb2c841ae0_0 .net "a_or_s", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2c83e930_0 .net "b", 1 0, L_0x55fb2cebb760;  alias, 1 drivers
v0x55fb2c83f1b0_0 .net "cout", 0 0, L_0x55fb2cececb0;  alias, 1 drivers
v0x55fb2c842fa0_0 .net "input_b", 1 0, L_0x55fb2cecda20;  1 drivers
v0x55fb2c847030_0 .net "out", 1 0, L_0x55fb2ceceac0;  alias, 1 drivers
S_0x55fb2c3497e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c34f650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c401d50 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c894000_0 .net "S", 1 0, L_0x55fb2ceceac0;  alias, 1 drivers
v0x55fb2c88d650_0 .net "a", 1 0, L_0x55fb2cebb630;  alias, 1 drivers
v0x55fb2c88fec0_0 .net "b", 1 0, L_0x55fb2cecda20;  alias, 1 drivers
v0x55fb2c892730_0 .net "carin", 1 0, L_0x55fb2cecebf0;  1 drivers
v0x55fb2c88adb0_0 .net "cin", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2c894fa0_0 .net "cout", 0 0, L_0x55fb2cececb0;  alias, 1 drivers
L_0x55fb2cece050 .part L_0x55fb2cebb630, 1, 1;
L_0x55fb2cece1a0 .part L_0x55fb2cecda20, 1, 1;
L_0x55fb2cece2d0 .part L_0x55fb2cecebf0, 0, 1;
L_0x55fb2cece7d0 .part L_0x55fb2cebb630, 0, 1;
L_0x55fb2cece900 .part L_0x55fb2cecda20, 0, 1;
L_0x55fb2ceceac0 .concat8 [ 1 1 0 0], L_0x55fb2cece520, L_0x55fb2cecdd50;
L_0x55fb2cecebf0 .concat8 [ 1 1 0 0], L_0x55fb2cece740, L_0x55fb2cecdfc0;
L_0x55fb2cececb0 .part L_0x55fb2cecebf0, 1, 1;
S_0x55fb2c2a3010 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c3497e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cece740 .functor OR 1, L_0x55fb2cece490, L_0x55fb2cece6b0, C4<0>, C4<0>;
v0x55fb2c876a50_0 .net "S", 0 0, L_0x55fb2cece520;  1 drivers
v0x55fb2c8792c0_0 .net "a", 0 0, L_0x55fb2cece7d0;  1 drivers
v0x55fb2c8741b0_0 .net "b", 0 0, L_0x55fb2cece900;  1 drivers
v0x55fb2c8852c0_0 .net "c_1", 0 0, L_0x55fb2cece490;  1 drivers
v0x55fb2c885be0_0 .net "c_2", 0 0, L_0x55fb2cece6b0;  1 drivers
v0x55fb2c87d950_0 .net "cin", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2c87e1d0_0 .net "cout", 0 0, L_0x55fb2cece740;  1 drivers
v0x55fb2c8801e0_0 .net "h_1_out", 0 0, L_0x55fb2cece400;  1 drivers
S_0x55fb2c26ec90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2a3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cece400 .functor XOR 1, L_0x55fb2cece7d0, L_0x55fb2cece900, C4<0>, C4<0>;
L_0x55fb2cece490 .functor AND 1, L_0x55fb2cece7d0, L_0x55fb2cece900, C4<1>, C4<1>;
v0x55fb2c87a270_0 .net "S", 0 0, L_0x55fb2cece400;  alias, 1 drivers
v0x55fb2c87ab90_0 .net "a", 0 0, L_0x55fb2cece7d0;  alias, 1 drivers
v0x55fb2c8729a0_0 .net "b", 0 0, L_0x55fb2cece900;  alias, 1 drivers
v0x55fb2c873180_0 .net "cout", 0 0, L_0x55fb2cece490;  alias, 1 drivers
S_0x55fb2c246de0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2a3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cece520 .functor XOR 1, L_0x55fb2cece400, L_0x7fd0c51365b8, C4<0>, C4<0>;
L_0x55fb2cece6b0 .functor AND 1, L_0x55fb2cece400, L_0x7fd0c51365b8, C4<1>, C4<1>;
v0x55fb2c875190_0 .net "S", 0 0, L_0x55fb2cece520;  alias, 1 drivers
v0x55fb2c875ab0_0 .net "a", 0 0, L_0x55fb2cece400;  alias, 1 drivers
v0x55fb2c877a00_0 .net "b", 0 0, L_0x7fd0c51365b8;  alias, 1 drivers
v0x55fb2c878320_0 .net "cout", 0 0, L_0x55fb2cece6b0;  alias, 1 drivers
S_0x55fb2c28f3e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c3497e0;
 .timescale 0 0;
P_0x55fb2c875b70 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c289570 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c28f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cecdfc0 .functor OR 1, L_0x55fb2cecdc70, L_0x55fb2cecdee0, C4<0>, C4<0>;
v0x55fb2c889d80_0 .net "S", 0 0, L_0x55fb2cecdd50;  1 drivers
v0x55fb2c88bd90_0 .net "a", 0 0, L_0x55fb2cece050;  1 drivers
v0x55fb2c88c6b0_0 .net "b", 0 0, L_0x55fb2cece1a0;  1 drivers
v0x55fb2c88e600_0 .net "c_1", 0 0, L_0x55fb2cecdc70;  1 drivers
v0x55fb2c88ef20_0 .net "c_2", 0 0, L_0x55fb2cecdee0;  1 drivers
v0x55fb2c890e70_0 .net "cin", 0 0, L_0x55fb2cece2d0;  1 drivers
v0x55fb2c891790_0 .net "cout", 0 0, L_0x55fb2cecdfc0;  1 drivers
v0x55fb2c8936e0_0 .net "h_1_out", 0 0, L_0x55fb2cecdb20;  1 drivers
S_0x55fb2c7d9b70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c289570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecdb20 .functor XOR 1, L_0x55fb2cece050, L_0x55fb2cece1a0, C4<0>, C4<0>;
L_0x55fb2cecdc70 .functor AND 1, L_0x55fb2cece050, L_0x55fb2cece1a0, C4<1>, C4<1>;
v0x55fb2c880b00_0 .net "S", 0 0, L_0x55fb2cecdb20;  alias, 1 drivers
v0x55fb2c882a50_0 .net "a", 0 0, L_0x55fb2cece050;  alias, 1 drivers
v0x55fb2c883370_0 .net "b", 0 0, L_0x55fb2cece1a0;  alias, 1 drivers
v0x55fb2c881aa0_0 .net "cout", 0 0, L_0x55fb2cecdc70;  alias, 1 drivers
S_0x55fb2ca5a5c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c289570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecdd50 .functor XOR 1, L_0x55fb2cecdb20, L_0x55fb2cece2d0, C4<0>, C4<0>;
L_0x55fb2cecdee0 .functor AND 1, L_0x55fb2cecdb20, L_0x55fb2cece2d0, C4<1>, C4<1>;
v0x55fb2c884310_0 .net "S", 0 0, L_0x55fb2cecdd50;  alias, 1 drivers
v0x55fb2c895f50_0 .net "a", 0 0, L_0x55fb2cecdb20;  alias, 1 drivers
v0x55fb2c896870_0 .net "b", 0 0, L_0x55fb2cece2d0;  alias, 1 drivers
v0x55fb2c889460_0 .net "cout", 0 0, L_0x55fb2cecdee0;  alias, 1 drivers
S_0x55fb2c95b140 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c889e40 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c858330_0 .net "S", 7 0, L_0x55fb2cee25d0;  alias, 1 drivers
v0x55fb2c858c50_0 .net8 "a", 7 0, RS_0x7fd0c52a3e38;  alias, 2 drivers
v0x55fb2c85ca40_0 .net8 "b", 7 0, RS_0x7fd0c52a3e68;  alias, 2 drivers
v0x55fb2c859c80_0 .net "carin", 7 0, L_0x55fb2cee2740;  1 drivers
v0x55fb2c8642d0_0 .net "cin", 0 0, L_0x55fb2cede650;  alias, 1 drivers
v0x55fb2c864bf0_0 .net "cout", 0 0, L_0x55fb2cee2bc0;  alias, 1 drivers
L_0x55fb2cedeeb0 .part RS_0x7fd0c52a3e38, 1, 1;
L_0x55fb2cedf070 .part RS_0x7fd0c52a3e68, 1, 1;
L_0x55fb2cedf230 .part L_0x55fb2cee2740, 0, 1;
L_0x55fb2cedf620 .part RS_0x7fd0c52a3e38, 2, 1;
L_0x55fb2cedf750 .part RS_0x7fd0c52a3e68, 2, 1;
L_0x55fb2cedf880 .part L_0x55fb2cee2740, 1, 1;
L_0x55fb2cedfd60 .part RS_0x7fd0c52a3e38, 3, 1;
L_0x55fb2cedfe90 .part RS_0x7fd0c52a3e68, 3, 1;
L_0x55fb2cee0010 .part L_0x55fb2cee2740, 2, 1;
L_0x55fb2cee04a0 .part RS_0x7fd0c52a3e38, 4, 1;
L_0x55fb2cee05d0 .part RS_0x7fd0c52a3e68, 4, 1;
L_0x55fb2cee0700 .part L_0x55fb2cee2740, 3, 1;
L_0x55fb2cee0bf0 .part RS_0x7fd0c52a3e38, 5, 1;
L_0x55fb2cee0e30 .part RS_0x7fd0c52a3e68, 5, 1;
L_0x55fb2cee1060 .part L_0x55fb2cee2740, 4, 1;
L_0x55fb2cee13f0 .part RS_0x7fd0c52a3e38, 6, 1;
L_0x55fb2cee15b0 .part RS_0x7fd0c52a3e68, 6, 1;
L_0x55fb2cee16e0 .part L_0x55fb2cee2740, 5, 1;
L_0x55fb2cee1b80 .part RS_0x7fd0c52a3e38, 7, 1;
L_0x55fb2cee1cb0 .part RS_0x7fd0c52a3e68, 7, 1;
L_0x55fb2cee1810 .part L_0x55fb2cee2740, 6, 1;
L_0x55fb2cee2340 .part RS_0x7fd0c52a3e38, 0, 1;
L_0x55fb2cee24a0 .part RS_0x7fd0c52a3e68, 0, 1;
LS_0x55fb2cee25d0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cee2000, L_0x55fb2cedec30, L_0x55fb2cedf440, L_0x55fb2cedfae0;
LS_0x55fb2cee25d0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cee0220, L_0x55fb2cee0a10, L_0x55fb2cee1170, L_0x55fb2cee1990;
L_0x55fb2cee25d0 .concat8 [ 4 4 0 0], LS_0x55fb2cee25d0_0_0, LS_0x55fb2cee25d0_0_4;
LS_0x55fb2cee2740_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cee22d0, L_0x55fb2cedee40, L_0x55fb2cedf5b0, L_0x55fb2cedfcf0;
LS_0x55fb2cee2740_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cee0430, L_0x55fb2cee0b80, L_0x55fb2cee1380, L_0x55fb2cee1b10;
L_0x55fb2cee2740 .concat8 [ 4 4 0 0], LS_0x55fb2cee2740_0_0, LS_0x55fb2cee2740_0_4;
L_0x55fb2cee2bc0 .part L_0x55fb2cee2740, 7, 1;
S_0x55fb2c89aed0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c95b140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee22d0 .functor OR 1, L_0x55fb2cee1f90, L_0x55fb2cee2150, C4<0>, C4<0>;
v0x55fb2c899290_0 .net "S", 0 0, L_0x55fb2cee2000;  1 drivers
v0x55fb2c899bb0_0 .net "a", 0 0, L_0x55fb2cee2340;  1 drivers
v0x55fb2c89bbc0_0 .net "b", 0 0, L_0x55fb2cee24a0;  1 drivers
v0x55fb2c89c4e0_0 .net "c_1", 0 0, L_0x55fb2cee1f90;  1 drivers
v0x55fb2c89e430_0 .net "c_2", 0 0, L_0x55fb2cee2150;  1 drivers
v0x55fb2c89ed50_0 .net "cin", 0 0, L_0x55fb2cede650;  alias, 1 drivers
v0x55fb2c8a0ca0_0 .net "cout", 0 0, L_0x55fb2cee22d0;  1 drivers
v0x55fb2c8a15c0_0 .net "h_1_out", 0 0, L_0x55fb2cee1f20;  1 drivers
S_0x55fb2c769100 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c89aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee1f20 .functor XOR 1, L_0x55fb2cee2340, L_0x55fb2cee24a0, C4<0>, C4<0>;
L_0x55fb2cee1f90 .functor AND 1, L_0x55fb2cee2340, L_0x55fb2cee24a0, C4<1>, C4<1>;
v0x55fb2c847950_0 .net "S", 0 0, L_0x55fb2cee1f20;  alias, 1 drivers
v0x55fb2c844700_0 .net "a", 0 0, L_0x55fb2cee2340;  alias, 1 drivers
v0x55fb2c845020_0 .net "b", 0 0, L_0x55fb2cee24a0;  alias, 1 drivers
v0x55fb2c848e10_0 .net "cout", 0 0, L_0x55fb2cee1f90;  alias, 1 drivers
S_0x55fb2c669c90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c89aed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee2000 .functor XOR 1, L_0x55fb2cee1f20, L_0x55fb2cede650, C4<0>, C4<0>;
L_0x55fb2cee2150 .functor AND 1, L_0x55fb2cee1f20, L_0x55fb2cede650, C4<1>, C4<1>;
v0x55fb2c846050_0 .net "S", 0 0, L_0x55fb2cee2000;  alias, 1 drivers
v0x55fb2c8aae60_0 .net "a", 0 0, L_0x55fb2cee1f20;  alias, 1 drivers
v0x55fb2c8ab780_0 .net "b", 0 0, L_0x55fb2cede650;  alias, 1 drivers
v0x55fb2c898300_0 .net "cout", 0 0, L_0x55fb2cee2150;  alias, 1 drivers
S_0x55fb2c5a9a20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c8aaf20 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c4a1240 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5a9a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedee40 .functor OR 1, L_0x55fb2cedeb70, L_0x55fb2ceded80, C4<0>, C4<0>;
v0x55fb2c8a2560_0 .net "S", 0 0, L_0x55fb2cedec30;  1 drivers
v0x55fb2c89abe0_0 .net "a", 0 0, L_0x55fb2cedeeb0;  1 drivers
v0x55fb2c8a4dd0_0 .net "b", 0 0, L_0x55fb2cedf070;  1 drivers
v0x55fb2c8a7640_0 .net "c_1", 0 0, L_0x55fb2cedeb70;  1 drivers
v0x55fb2c8ac470_0 .net "c_2", 0 0, L_0x55fb2ceded80;  1 drivers
v0x55fb2c8ac7f0_0 .net "cin", 0 0, L_0x55fb2cedf230;  1 drivers
v0x55fb2c7f85b0_0 .net "cout", 0 0, L_0x55fb2cedee40;  1 drivers
v0x55fb2c7f8ed0_0 .net "h_1_out", 0 0, L_0x55fb2cedeab0;  1 drivers
S_0x55fb2c3a1dc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4a1240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedeab0 .functor XOR 1, L_0x55fb2cedeeb0, L_0x55fb2cedf070, C4<0>, C4<0>;
L_0x55fb2cedeb70 .functor AND 1, L_0x55fb2cedeeb0, L_0x55fb2cedf070, C4<1>, C4<1>;
v0x55fb2c8a3510_0 .net "S", 0 0, L_0x55fb2cedeab0;  alias, 1 drivers
v0x55fb2c8a3e30_0 .net "a", 0 0, L_0x55fb2cedeeb0;  alias, 1 drivers
v0x55fb2c8a5d80_0 .net "b", 0 0, L_0x55fb2cedf070;  alias, 1 drivers
v0x55fb2c8a66a0_0 .net "cout", 0 0, L_0x55fb2cedeb70;  alias, 1 drivers
S_0x55fb2c2e1b50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4a1240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedec30 .functor XOR 1, L_0x55fb2cedeab0, L_0x55fb2cedf230, C4<0>, C4<0>;
L_0x55fb2ceded80 .functor AND 1, L_0x55fb2cedeab0, L_0x55fb2cedf230, C4<1>, C4<1>;
v0x55fb2c8a85f0_0 .net "S", 0 0, L_0x55fb2cedec30;  alias, 1 drivers
v0x55fb2c8a8f10_0 .net "a", 0 0, L_0x55fb2cedeab0;  alias, 1 drivers
v0x55fb2c89d480_0 .net "b", 0 0, L_0x55fb2cedf230;  alias, 1 drivers
v0x55fb2c89fcf0_0 .net "cout", 0 0, L_0x55fb2ceded80;  alias, 1 drivers
S_0x55fb2c7c5510 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c8a2620 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c7b6720 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7c5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedf5b0 .functor OR 1, L_0x55fb2cedf3d0, L_0x55fb2cedf540, C4<0>, C4<0>;
v0x55fb2c7fc970_0 .net "S", 0 0, L_0x55fb2cedf440;  1 drivers
v0x55fb2c800760_0 .net "a", 0 0, L_0x55fb2cedf620;  1 drivers
v0x55fb2c7fd9a0_0 .net "b", 0 0, L_0x55fb2cedf750;  1 drivers
v0x55fb2c808000_0 .net "c_1", 0 0, L_0x55fb2cedf3d0;  1 drivers
v0x55fb2c808920_0 .net "c_2", 0 0, L_0x55fb2cedf540;  1 drivers
v0x55fb2c802e60_0 .net "cin", 0 0, L_0x55fb2cedf880;  1 drivers
v0x55fb2c803780_0 .net "cout", 0 0, L_0x55fb2cedf5b0;  1 drivers
v0x55fb2c805790_0 .net "h_1_out", 0 0, L_0x55fb2cedf360;  1 drivers
S_0x55fb2c4b2870 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c7b6720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedf360 .functor XOR 1, L_0x55fb2cedf620, L_0x55fb2cedf750, C4<0>, C4<0>;
L_0x55fb2cedf3d0 .functor AND 1, L_0x55fb2cedf620, L_0x55fb2cedf750, C4<1>, C4<1>;
v0x55fb2c7f5c80_0 .net "S", 0 0, L_0x55fb2cedf360;  alias, 1 drivers
v0x55fb2c7f65a0_0 .net "a", 0 0, L_0x55fb2cedf620;  alias, 1 drivers
v0x55fb2c7f9b30_0 .net "b", 0 0, L_0x55fb2cedf750;  alias, 1 drivers
v0x55fb2c7fa4b0_0 .net "cout", 0 0, L_0x55fb2cedf3d0;  alias, 1 drivers
S_0x55fb2c2c5e80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c7b6720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedf440 .functor XOR 1, L_0x55fb2cedf360, L_0x55fb2cedf880, C4<0>, C4<0>;
L_0x55fb2cedf540 .functor AND 1, L_0x55fb2cedf360, L_0x55fb2cedf880, C4<1>, C4<1>;
v0x55fb2c7f75d0_0 .net "S", 0 0, L_0x55fb2cedf440;  alias, 1 drivers
v0x55fb2c7fe980_0 .net "a", 0 0, L_0x55fb2cedf360;  alias, 1 drivers
v0x55fb2c7ff2a0_0 .net "b", 0 0, L_0x55fb2cedf880;  alias, 1 drivers
v0x55fb2c7fc050_0 .net "cout", 0 0, L_0x55fb2cedf540;  alias, 1 drivers
S_0x55fb2c3860f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c7fea40 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c3470c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3860f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cedfcf0 .functor OR 1, L_0x55fb2cedfa20, L_0x55fb2cedfc30, C4<0>, C4<0>;
v0x55fb2c7f2650_0 .net "S", 0 0, L_0x55fb2cedfae0;  1 drivers
v0x55fb2c7f2f70_0 .net "a", 0 0, L_0x55fb2cedfd60;  1 drivers
v0x55fb2c7f37d0_0 .net "b", 0 0, L_0x55fb2cedfe90;  1 drivers
v0x55fb2c7f1870_0 .net "c_1", 0 0, L_0x55fb2cedfa20;  1 drivers
v0x55fb2c813310_0 .net "c_2", 0 0, L_0x55fb2cedfc30;  1 drivers
v0x55fb2c813c30_0 .net "cin", 0 0, L_0x55fb2cee0010;  1 drivers
v0x55fb2c80a630_0 .net "cout", 0 0, L_0x55fb2cedfcf0;  1 drivers
v0x55fb2c80b900_0 .net "h_1_out", 0 0, L_0x55fb2cedf9b0;  1 drivers
S_0x55fb2c45c2b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3470c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedf9b0 .functor XOR 1, L_0x55fb2cedfd60, L_0x55fb2cedfe90, C4<0>, C4<0>;
L_0x55fb2cedfa20 .functor AND 1, L_0x55fb2cedfd60, L_0x55fb2cedfe90, C4<1>, C4<1>;
v0x55fb2c8060b0_0 .net "S", 0 0, L_0x55fb2cedf9b0;  alias, 1 drivers
v0x55fb2c807050_0 .net "a", 0 0, L_0x55fb2cedfd60;  alias, 1 drivers
v0x55fb2c809580_0 .net "b", 0 0, L_0x55fb2cedfe90;  alias, 1 drivers
v0x55fb2c809f40_0 .net "cout", 0 0, L_0x55fb2cedfa20;  alias, 1 drivers
S_0x55fb2c41d280 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3470c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cedfae0 .functor XOR 1, L_0x55fb2cedf9b0, L_0x55fb2cee0010, C4<0>, C4<0>;
L_0x55fb2cedfc30 .functor AND 1, L_0x55fb2cedf9b0, L_0x55fb2cee0010, C4<1>, C4<1>;
v0x55fb2c8047b0_0 .net "S", 0 0, L_0x55fb2cedfae0;  alias, 1 drivers
v0x55fb2c7f00f0_0 .net "a", 0 0, L_0x55fb2cedf9b0;  alias, 1 drivers
v0x55fb2c7f0a10_0 .net "b", 0 0, L_0x55fb2cee0010;  alias, 1 drivers
v0x55fb2c7f14b0_0 .net "cout", 0 0, L_0x55fb2cedfc30;  alias, 1 drivers
S_0x55fb2c77a730 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c7f2710 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c58dd50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c77a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee0430 .functor OR 1, L_0x55fb2cee01b0, L_0x55fb2cee0370, C4<0>, C4<0>;
v0x55fb2c7f3af0_0 .net "S", 0 0, L_0x55fb2cee0220;  1 drivers
v0x55fb2c7fa8f0_0 .net "a", 0 0, L_0x55fb2cee04a0;  1 drivers
v0x55fb2c820510_0 .net "b", 0 0, L_0x55fb2cee05d0;  1 drivers
v0x55fb2c820e30_0 .net "c_1", 0 0, L_0x55fb2cee01b0;  1 drivers
v0x55fb2c81dbe0_0 .net "c_2", 0 0, L_0x55fb2cee0370;  1 drivers
v0x55fb2c81e500_0 .net "cin", 0 0, L_0x55fb2cee0700;  1 drivers
v0x55fb2c821a90_0 .net "cout", 0 0, L_0x55fb2cee0430;  1 drivers
v0x55fb2c822410_0 .net "h_1_out", 0 0, L_0x55fb2cee0140;  1 drivers
S_0x55fb2c54ed20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c58dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee0140 .functor XOR 1, L_0x55fb2cee04a0, L_0x55fb2cee05d0, C4<0>, C4<0>;
L_0x55fb2cee01b0 .functor AND 1, L_0x55fb2cee04a0, L_0x55fb2cee05d0, C4<1>, C4<1>;
v0x55fb2c80c220_0 .net "S", 0 0, L_0x55fb2cee0140;  alias, 1 drivers
v0x55fb2c80e230_0 .net "a", 0 0, L_0x55fb2cee04a0;  alias, 1 drivers
v0x55fb2c80eb50_0 .net "b", 0 0, L_0x55fb2cee05d0;  alias, 1 drivers
v0x55fb2c810aa0_0 .net "cout", 0 0, L_0x55fb2cee01b0;  alias, 1 drivers
S_0x55fb2c64dfc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c58dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee0220 .functor XOR 1, L_0x55fb2cee0140, L_0x55fb2cee0700, C4<0>, C4<0>;
L_0x55fb2cee0370 .functor AND 1, L_0x55fb2cee0140, L_0x55fb2cee0700, C4<1>, C4<1>;
v0x55fb2c8113c0_0 .net "S", 0 0, L_0x55fb2cee0220;  alias, 1 drivers
v0x55fb2c80faf0_0 .net "a", 0 0, L_0x55fb2cee0140;  alias, 1 drivers
v0x55fb2c812360_0 .net "b", 0 0, L_0x55fb2cee0700;  alias, 1 drivers
v0x55fb2c80d250_0 .net "cout", 0 0, L_0x55fb2cee0370;  alias, 1 drivers
S_0x55fb2c60ef90 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c811480 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c724170 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c60ef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee0b80 .functor OR 1, L_0x55fb2cee09a0, L_0x55fb2cee0b10, C4<0>, C4<0>;
v0x55fb2c830880_0 .net "S", 0 0, L_0x55fb2cee0a10;  1 drivers
v0x55fb2c82adc0_0 .net "a", 0 0, L_0x55fb2cee0bf0;  1 drivers
v0x55fb2c82b6e0_0 .net "b", 0 0, L_0x55fb2cee0e30;  1 drivers
v0x55fb2c82d6f0_0 .net "c_1", 0 0, L_0x55fb2cee09a0;  1 drivers
v0x55fb2c82e010_0 .net "c_2", 0 0, L_0x55fb2cee0b10;  1 drivers
v0x55fb2c82efb0_0 .net "cin", 0 0, L_0x55fb2cee1060;  1 drivers
v0x55fb2c8314e0_0 .net "cout", 0 0, L_0x55fb2cee0b80;  1 drivers
v0x55fb2c831ea0_0 .net "h_1_out", 0 0, L_0x55fb2cee0930;  1 drivers
S_0x55fb2c6e5150 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c724170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee0930 .functor XOR 1, L_0x55fb2cee0bf0, L_0x55fb2cee0e30, C4<0>, C4<0>;
L_0x55fb2cee09a0 .functor AND 1, L_0x55fb2cee0bf0, L_0x55fb2cee0e30, C4<1>, C4<1>;
v0x55fb2c81f530_0 .net "S", 0 0, L_0x55fb2cee0930;  alias, 1 drivers
v0x55fb2c8268e0_0 .net "a", 0 0, L_0x55fb2cee0bf0;  alias, 1 drivers
v0x55fb2c827200_0 .net "b", 0 0, L_0x55fb2cee0e30;  alias, 1 drivers
v0x55fb2c823fb0_0 .net "cout", 0 0, L_0x55fb2cee09a0;  alias, 1 drivers
S_0x55fb2ca6bbf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c724170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee0a10 .functor XOR 1, L_0x55fb2cee0930, L_0x55fb2cee1060, C4<0>, C4<0>;
L_0x55fb2cee0b10 .functor AND 1, L_0x55fb2cee0930, L_0x55fb2cee1060, C4<1>, C4<1>;
v0x55fb2c8248d0_0 .net "S", 0 0, L_0x55fb2cee0a10;  alias, 1 drivers
v0x55fb2c8286c0_0 .net "a", 0 0, L_0x55fb2cee0930;  alias, 1 drivers
v0x55fb2c825900_0 .net "b", 0 0, L_0x55fb2cee1060;  alias, 1 drivers
v0x55fb2c82ff60_0 .net "cout", 0 0, L_0x55fb2cee0b10;  alias, 1 drivers
S_0x55fb2c87f200 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c828780 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c8401e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c87f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee1380 .functor OR 1, L_0x55fb2cee1100, L_0x55fb2cee12c0, C4<0>, C4<0>;
v0x55fb2c83b270_0 .net "S", 0 0, L_0x55fb2cee1170;  1 drivers
v0x55fb2c83bb90_0 .net "a", 0 0, L_0x55fb2cee13f0;  1 drivers
v0x55fb2c832590_0 .net "b", 0 0, L_0x55fb2cee15b0;  1 drivers
v0x55fb2c833860_0 .net "c_1", 0 0, L_0x55fb2cee1100;  1 drivers
v0x55fb2c834180_0 .net "c_2", 0 0, L_0x55fb2cee12c0;  1 drivers
v0x55fb2c836190_0 .net "cin", 0 0, L_0x55fb2cee16e0;  1 drivers
v0x55fb2c836ab0_0 .net "cout", 0 0, L_0x55fb2cee1380;  1 drivers
v0x55fb2c838a00_0 .net "h_1_out", 0 0, L_0x55fb2cee08c0;  1 drivers
S_0x55fb2c93f470 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8401e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee08c0 .functor XOR 1, L_0x55fb2cee13f0, L_0x55fb2cee15b0, C4<0>, C4<0>;
L_0x55fb2cee1100 .functor AND 1, L_0x55fb2cee13f0, L_0x55fb2cee15b0, C4<1>, C4<1>;
v0x55fb2c82c710_0 .net "S", 0 0, L_0x55fb2cee08c0;  alias, 1 drivers
v0x55fb2c8180e0_0 .net "a", 0 0, L_0x55fb2cee13f0;  alias, 1 drivers
v0x55fb2c818a00_0 .net "b", 0 0, L_0x55fb2cee15b0;  alias, 1 drivers
v0x55fb2c819410_0 .net "cout", 0 0, L_0x55fb2cee1100;  alias, 1 drivers
S_0x55fb2c900440 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8401e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee1170 .functor XOR 1, L_0x55fb2cee08c0, L_0x55fb2cee16e0, C4<0>, C4<0>;
L_0x55fb2cee12c0 .functor AND 1, L_0x55fb2cee08c0, L_0x55fb2cee16e0, C4<1>, C4<1>;
v0x55fb2c81a5b0_0 .net "S", 0 0, L_0x55fb2cee1170;  alias, 1 drivers
v0x55fb2c81aed0_0 .net "a", 0 0, L_0x55fb2cee08c0;  alias, 1 drivers
v0x55fb2c81b730_0 .net "b", 0 0, L_0x55fb2cee16e0;  alias, 1 drivers
v0x55fb2c8197d0_0 .net "cout", 0 0, L_0x55fb2cee12c0;  alias, 1 drivers
S_0x55fb2ca15630 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c95b140;
 .timescale 0 0;
P_0x55fb2c81af90 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c9d6600 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca15630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee1b10 .functor OR 1, L_0x55fb2cee1920, L_0x55fb2cee1a50, C4<0>, C4<0>;
v0x55fb2c8551b0_0 .net "S", 0 0, L_0x55fb2cee1990;  1 drivers
v0x55fb2c851f60_0 .net "a", 0 0, L_0x55fb2cee1b80;  1 drivers
v0x55fb2c852880_0 .net "b", 0 0, L_0x55fb2cee1cb0;  1 drivers
v0x55fb2c855e10_0 .net "c_1", 0 0, L_0x55fb2cee1920;  1 drivers
v0x55fb2c856790_0 .net "c_2", 0 0, L_0x55fb2cee1a50;  1 drivers
v0x55fb2c8538b0_0 .net "cin", 0 0, L_0x55fb2cee1810;  1 drivers
v0x55fb2c85ac60_0 .net "cout", 0 0, L_0x55fb2cee1b10;  1 drivers
v0x55fb2c85b580_0 .net "h_1_out", 0 0, L_0x55fb2cee18b0;  1 drivers
S_0x55fb2c9f42c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9d6600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee18b0 .functor XOR 1, L_0x55fb2cee1b80, L_0x55fb2cee1cb0, C4<0>, C4<0>;
L_0x55fb2cee1920 .functor AND 1, L_0x55fb2cee1b80, L_0x55fb2cee1cb0, C4<1>, C4<1>;
v0x55fb2c839320_0 .net "S", 0 0, L_0x55fb2cee18b0;  alias, 1 drivers
v0x55fb2c837a50_0 .net "a", 0 0, L_0x55fb2cee1b80;  alias, 1 drivers
v0x55fb2c83a2c0_0 .net "b", 0 0, L_0x55fb2cee1cb0;  alias, 1 drivers
v0x55fb2c8351b0_0 .net "cout", 0 0, L_0x55fb2cee1920;  alias, 1 drivers
S_0x55fb2c9e70e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9d6600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee1990 .functor XOR 1, L_0x55fb2cee18b0, L_0x55fb2cee1810, C4<0>, C4<0>;
L_0x55fb2cee1a50 .functor AND 1, L_0x55fb2cee18b0, L_0x55fb2cee1810, C4<1>, C4<1>;
v0x55fb2c815480_0 .net "S", 0 0, L_0x55fb2cee1990;  alias, 1 drivers
v0x55fb2c81ba50_0 .net "a", 0 0, L_0x55fb2cee18b0;  alias, 1 drivers
v0x55fb2c822850_0 .net "b", 0 0, L_0x55fb2cee1810;  alias, 1 drivers
v0x55fb2c854890_0 .net "cout", 0 0, L_0x55fb2cee1a50;  alias, 1 drivers
S_0x55fb2c9bff40 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cebba40 .functor BUFZ 2, L_0x55fb2cebb470, C4<00>, C4<00>, C4<00>;
L_0x55fb2cebbca0 .functor BUFZ 2, L_0x55fb2cebb760, C4<00>, C4<00>, C4<00>;
L_0x55fb2cebbda0 .functor AND 1, L_0x55fb2cebb9a0, L_0x55fb2cebbc00, C4<1>, C4<1>;
L_0x55fb2cebbeb0 .functor AND 1, L_0x55fb2cebb900, L_0x55fb2cebbb60, C4<1>, C4<1>;
L_0x55fb2cebcb40 .functor AND 1, L_0x55fb2cebc2c0, L_0x55fb2cebc8a0, C4<1>, C4<1>;
L_0x55fb2cebe0a0 .functor XOR 1, L_0x55fb2cebc410, L_0x55fb2cebca90, C4<0>, C4<0>;
L_0x55fb2cebf7e0 .functor BUFZ 2, L_0x55fb2cebbe10, C4<00>, C4<00>, C4<00>;
L_0x55fb2cebf940 .functor BUFZ 2, L_0x55fb2cebf410, C4<00>, C4<00>, C4<00>;
L_0x55fb2cec1820 .functor BUFZ 2, L_0x55fb2cebbf20, C4<00>, C4<00>, C4<00>;
L_0x55fb2cec19c0 .functor BUFZ 3, L_0x55fb2cec1370, C4<000>, C4<000>, C4<000>;
v0x55fb2ca28b60_0 .net "X", 1 0, L_0x55fb2cebb470;  alias, 1 drivers
v0x55fb2ca211e0_0 .net "Xe", 0 0, L_0x55fb2cebb9a0;  1 drivers
v0x55fb2ca2b3d0_0 .net "Xn", 0 0, L_0x55fb2cebb900;  1 drivers
v0x55fb2ca2d900_0 .net "Y", 1 0, L_0x55fb2cebb760;  alias, 1 drivers
v0x55fb2c9d75e0_0 .net "Ye", 0 0, L_0x55fb2cebbc00;  1 drivers
v0x55fb2c9d7f00_0 .net "Yn", 0 0, L_0x55fb2cebbb60;  1 drivers
v0x55fb2c9d4d50_0 .net "Z", 3 0, o0x7fd0c529d868;  alias, 0 drivers
v0x55fb2c9d55d0_0 .net *"_ivl_12", 0 0, L_0x55fb2cebbda0;  1 drivers
L_0x7fd0c5136018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9d93c0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5136018;  1 drivers
v0x55fb2c9dd450_0 .net *"_ivl_21", 0 0, L_0x55fb2cebbeb0;  1 drivers
L_0x7fd0c5136060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9ddd70_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5136060;  1 drivers
v0x55fb2c9dab20_0 .net *"_ivl_34", 0 0, L_0x55fb2cebcb40;  1 drivers
L_0x7fd0c5136138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9db440_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5136138;  1 drivers
v0x55fb2c9df230_0 .net *"_ivl_4", 1 0, L_0x55fb2cebba40;  1 drivers
v0x55fb2c9dc470_0 .net *"_ivl_50", 1 0, L_0x55fb2cebf7e0;  1 drivers
v0x55fb2ca41290_0 .net *"_ivl_54", 1 0, L_0x55fb2cebf940;  1 drivers
v0x55fb2ca41bb0_0 .net *"_ivl_62", 1 0, L_0x55fb2cec1820;  1 drivers
v0x55fb2ca2f6c0_0 .net *"_ivl_66", 2 0, L_0x55fb2cec19c0;  1 drivers
v0x55fb2ca2ffe0_0 .net *"_ivl_9", 1 0, L_0x55fb2cebbca0;  1 drivers
L_0x7fd0c51360f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca31ff0_0 .net "add", 0 0, L_0x7fd0c51360f0;  1 drivers
L_0x7fd0c51361c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52451d8 .resolv tri, L_0x7fd0c51361c8, L_0x55fb2cebf6f0;
v0x55fb2ca34860_0 .net8 "big_z0", 2 0, RS_0x7fd0c52451d8;  2 drivers
v0x55fb2ca35180_0 .net "big_z0_z1", 2 0, L_0x55fb2cec1370;  1 drivers
L_0x7fd0c5136210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5247488 .resolv tri, L_0x7fd0c5136210, L_0x55fb2cebf850;
v0x55fb2ca370d0_0 .net8 "big_z1", 2 0, RS_0x7fd0c5247488;  2 drivers
L_0x7fd0c51362a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52470c8 .resolv tri, L_0x7fd0c51362a0, L_0x55fb2cec1920;
v0x55fb2ca379f0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c52470c8;  2 drivers
L_0x7fd0c5136258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5247098 .resolv tri, L_0x7fd0c5136258, L_0x55fb2cec1720;
v0x55fb2ca39940_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c5247098;  2 drivers
v0x55fb2ca3a260_0 .net "cout_z0_z1", 0 0, L_0x55fb2cec1560;  1 drivers
v0x55fb2ca3c1b0_0 .net "cout_z1", 0 0, L_0x55fb2cebf570;  1 drivers
v0x55fb2ca3cad0_0 .net "cout_z1_1", 0 0, L_0x55fb2cebdfb0;  1 drivers
v0x55fb2ca3ea20_0 .net "dummy_cout", 0 0, L_0x55fb2cec3d40;  1 drivers
v0x55fb2ca3f340_0 .net "signX", 0 0, L_0x55fb2cebc410;  1 drivers
v0x55fb2ca338b0_0 .net "signY", 0 0, L_0x55fb2cebca90;  1 drivers
v0x55fb2ca36120_0 .net "sign_z3", 0 0, L_0x55fb2cebe0a0;  1 drivers
L_0x7fd0c51360a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca38990_0 .net "sub", 0 0, L_0x7fd0c51360a8;  1 drivers
v0x55fb2ca3da70_0 .net "z", 3 0, L_0x55fb2cec3ab0;  1 drivers
v0x55fb2ca428a0_0 .net "z0", 1 0, L_0x55fb2cebbe10;  1 drivers
v0x55fb2ca42c20_0 .net "z1", 1 0, L_0x55fb2cebf410;  1 drivers
v0x55fb2ca42f00_0 .net "z1_1", 1 0, L_0x55fb2cebde50;  1 drivers
v0x55fb2c98e9d0_0 .net "z2", 1 0, L_0x55fb2cebbf20;  1 drivers
v0x55fb2c98f2f0_0 .net "z3", 1 0, L_0x55fb2cebcbd0;  1 drivers
v0x55fb2c98c0a0_0 .net "z3_1", 0 0, L_0x55fb2cebc2c0;  1 drivers
v0x55fb2c98c9c0_0 .net "z3_2", 0 0, L_0x55fb2cebc8a0;  1 drivers
L_0x55fb2cebb900 .part L_0x55fb2cebba40, 1, 1;
L_0x55fb2cebb9a0 .part L_0x55fb2cebba40, 0, 1;
L_0x55fb2cebbb60 .part L_0x55fb2cebbca0, 1, 1;
L_0x55fb2cebbc00 .part L_0x55fb2cebbca0, 0, 1;
L_0x55fb2cebbe10 .concat8 [ 1 1 0 0], L_0x55fb2cebbda0, L_0x7fd0c5136018;
L_0x55fb2cebbf20 .concat8 [ 1 1 0 0], L_0x55fb2cebbeb0, L_0x7fd0c5136060;
L_0x55fb2cebcbd0 .concat8 [ 1 1 0 0], L_0x55fb2cebcb40, L_0x7fd0c5136138;
L_0x55fb2cebf6f0 .part/pv L_0x55fb2cebf7e0, 0, 2, 3;
L_0x55fb2cebf850 .part/pv L_0x55fb2cebf940, 1, 2, 3;
L_0x55fb2cec1720 .part/pv L_0x55fb2cec1820, 2, 2, 4;
L_0x55fb2cec1920 .part/pv L_0x55fb2cec19c0, 0, 3, 4;
S_0x55fb2c9b2d60 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2c9bff40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c855270 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c5a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cebcdb0 .functor XOR 2, L_0x7fd0c513c5a0, L_0x55fb2cebbf20, C4<00>, C4<00>;
v0x55fb2c935d20_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c5a0;  1 drivers
v0x55fb2c937c70_0 .net "a", 1 0, L_0x55fb2cebbe10;  alias, 1 drivers
v0x55fb2c938590_0 .net "a_or_s", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c936cc0_0 .net "b", 1 0, L_0x55fb2cebbf20;  alias, 1 drivers
v0x55fb2c939530_0 .net "cout", 0 0, L_0x55fb2cebdfb0;  alias, 1 drivers
v0x55fb2c934420_0 .net "input_b", 1 0, L_0x55fb2cebcdb0;  1 drivers
v0x55fb2c945530_0 .net "out", 1 0, L_0x55fb2cebde50;  alias, 1 drivers
S_0x55fb2c997fe0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9b2d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c41c630 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c87c3d0_0 .net "S", 1 0, L_0x55fb2cebde50;  alias, 1 drivers
v0x55fb2c93a4e0_0 .net "a", 1 0, L_0x55fb2cebbe10;  alias, 1 drivers
v0x55fb2c93ae00_0 .net "b", 1 0, L_0x55fb2cebcdb0;  alias, 1 drivers
v0x55fb2c932c10_0 .net "carin", 1 0, L_0x55fb2cebdef0;  1 drivers
v0x55fb2c9333f0_0 .net "cin", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c935400_0 .net "cout", 0 0, L_0x55fb2cebdfb0;  alias, 1 drivers
L_0x55fb2cebd3a0 .part L_0x55fb2cebbe10, 1, 1;
L_0x55fb2cebd580 .part L_0x55fb2cebcdb0, 1, 1;
L_0x55fb2cebd6b0 .part L_0x55fb2cebdef0, 0, 1;
L_0x55fb2cebdb60 .part L_0x55fb2cebbe10, 0, 1;
L_0x55fb2cebdc90 .part L_0x55fb2cebcdb0, 0, 1;
L_0x55fb2cebde50 .concat8 [ 1 1 0 0], L_0x55fb2cebd900, L_0x55fb2cebd0a0;
L_0x55fb2cebdef0 .concat8 [ 1 1 0 0], L_0x55fb2cebdad0, L_0x55fb2cebd310;
L_0x55fb2cebdfb0 .part L_0x55fb2cebdef0, 1, 1;
S_0x55fb2c98ae00 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c997fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebdad0 .functor OR 1, L_0x55fb2cebd870, L_0x55fb2cebda40, C4<0>, C4<0>;
v0x55fb2c84c460_0 .net "S", 0 0, L_0x55fb2cebd900;  1 drivers
v0x55fb2c84cd80_0 .net "a", 0 0, L_0x55fb2cebdb60;  1 drivers
v0x55fb2c84d790_0 .net "b", 0 0, L_0x55fb2cebdc90;  1 drivers
v0x55fb2c84e930_0 .net "c_1", 0 0, L_0x55fb2cebd870;  1 drivers
v0x55fb2c84f250_0 .net "c_2", 0 0, L_0x55fb2cebda40;  1 drivers
v0x55fb2c84fab0_0 .net "cin", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c84db50_0 .net "cout", 0 0, L_0x55fb2cebdad0;  1 drivers
v0x55fb2c86f5e0_0 .net "h_1_out", 0 0, L_0x55fb2cebd7e0;  1 drivers
S_0x55fb2c9d3c90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c98ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebd7e0 .functor XOR 1, L_0x55fb2cebdb60, L_0x55fb2cebdc90, C4<0>, C4<0>;
L_0x55fb2cebd870 .functor AND 1, L_0x55fb2cebdb60, L_0x55fb2cebdc90, C4<1>, C4<1>;
v0x55fb2c85f140_0 .net "S", 0 0, L_0x55fb2cebd7e0;  alias, 1 drivers
v0x55fb2c85fa60_0 .net "a", 0 0, L_0x55fb2cebdb60;  alias, 1 drivers
v0x55fb2c861a60_0 .net "b", 0 0, L_0x55fb2cebdc90;  alias, 1 drivers
v0x55fb2c862380_0 .net "cout", 0 0, L_0x55fb2cebd870;  alias, 1 drivers
S_0x55fb2ca1e690 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c98ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebd900 .functor XOR 1, L_0x55fb2cebd7e0, L_0x7fd0c51360f0, C4<0>, C4<0>;
L_0x55fb2cebda40 .functor AND 1, L_0x55fb2cebd7e0, L_0x7fd0c51360f0, C4<1>, C4<1>;
v0x55fb2c863320_0 .net "S", 0 0, L_0x55fb2cebd900;  alias, 1 drivers
v0x55fb2c865850_0 .net "a", 0 0, L_0x55fb2cebd7e0;  alias, 1 drivers
v0x55fb2c866210_0 .net "b", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c860a90_0 .net "cout", 0 0, L_0x55fb2cebda40;  alias, 1 drivers
S_0x55fb2c91e100 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c997fe0;
 .timescale 0 0;
P_0x55fb2c84fb80 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c910f20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c91e100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebd310 .functor OR 1, L_0x55fb2cebcfc0, L_0x55fb2cebd230, C4<0>, C4<0>;
v0x55fb2c86bdc0_0 .net "S", 0 0, L_0x55fb2cebd0a0;  1 drivers
v0x55fb2c86e630_0 .net "a", 0 0, L_0x55fb2cebd3a0;  1 drivers
v0x55fb2c869520_0 .net "b", 0 0, L_0x55fb2cebd580;  1 drivers
v0x55fb2c849350_0 .net "c_1", 0 0, L_0x55fb2cebcfc0;  1 drivers
v0x55fb2c84fdd0_0 .net "c_2", 0 0, L_0x55fb2cebd230;  1 drivers
v0x55fb2c856bd0_0 .net "cin", 0 0, L_0x55fb2cebd6b0;  1 drivers
v0x55fb2c83d3e0_0 .net "cout", 0 0, L_0x55fb2cebd310;  1 drivers
v0x55fb2c8491b0_0 .net "h_1_out", 0 0, L_0x55fb2cebce70;  1 drivers
S_0x55fb2c8e9d80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c910f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebce70 .functor XOR 1, L_0x55fb2cebd3a0, L_0x55fb2cebd580, C4<0>, C4<0>;
L_0x55fb2cebcfc0 .functor AND 1, L_0x55fb2cebd3a0, L_0x55fb2cebd580, C4<1>, C4<1>;
v0x55fb2c86ff00_0 .net "S", 0 0, L_0x55fb2cebce70;  alias, 1 drivers
v0x55fb2c866900_0 .net "a", 0 0, L_0x55fb2cebd3a0;  alias, 1 drivers
v0x55fb2c867bd0_0 .net "b", 0 0, L_0x55fb2cebd580;  alias, 1 drivers
v0x55fb2c8684f0_0 .net "cout", 0 0, L_0x55fb2cebcfc0;  alias, 1 drivers
S_0x55fb2c8dcba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c910f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebd0a0 .functor XOR 1, L_0x55fb2cebce70, L_0x55fb2cebd6b0, C4<0>, C4<0>;
L_0x55fb2cebd230 .functor AND 1, L_0x55fb2cebce70, L_0x55fb2cebd6b0, C4<1>, C4<1>;
v0x55fb2c86a500_0 .net "S", 0 0, L_0x55fb2cebd0a0;  alias, 1 drivers
v0x55fb2c86ae20_0 .net "a", 0 0, L_0x55fb2cebce70;  alias, 1 drivers
v0x55fb2c86cd70_0 .net "b", 0 0, L_0x55fb2cebd6b0;  alias, 1 drivers
v0x55fb2c86d690_0 .net "cout", 0 0, L_0x55fb2cebd230;  alias, 1 drivers
S_0x55fb2c8c1e20 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2c9bff40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c945600 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cebe310 .functor XOR 2, L_0x55fb2cebe250, L_0x55fb2cebcbd0, C4<00>, C4<00>;
v0x55fb2c96b0d0_0 .net *"_ivl_0", 1 0, L_0x55fb2cebe250;  1 drivers
L_0x7fd0c5136180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c96b9f0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5136180;  1 drivers
v0x55fb2c959500_0 .net "a", 1 0, L_0x55fb2cebde50;  alias, 1 drivers
v0x55fb2c959e20_0 .net "a_or_s", 0 0, L_0x55fb2cebe0a0;  alias, 1 drivers
v0x55fb2c95be30_0 .net "b", 1 0, L_0x55fb2cebcbd0;  alias, 1 drivers
v0x55fb2c95c750_0 .net "cout", 0 0, L_0x55fb2cebf570;  alias, 1 drivers
v0x55fb2c95e6a0_0 .net "input_b", 1 0, L_0x55fb2cebe310;  1 drivers
v0x55fb2c95efc0_0 .net "out", 1 0, L_0x55fb2cebf410;  alias, 1 drivers
L_0x55fb2cebe250 .concat [ 1 1 0 0], L_0x55fb2cebe0a0, L_0x7fd0c5136180;
S_0x55fb2c8b4c40 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c8c1e20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c865910 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c907290_0 .net "S", 1 0, L_0x55fb2cebf410;  alias, 1 drivers
v0x55fb2c907bb0_0 .net "a", 1 0, L_0x55fb2cebde50;  alias, 1 drivers
v0x55fb2c904960_0 .net "b", 1 0, L_0x55fb2cebe310;  alias, 1 drivers
v0x55fb2c905280_0 .net "carin", 1 0, L_0x55fb2cebf4b0;  1 drivers
v0x55fb2c909070_0 .net "cin", 0 0, L_0x55fb2cebe0a0;  alias, 1 drivers
v0x55fb2c9062b0_0 .net "cout", 0 0, L_0x55fb2cebf570;  alias, 1 drivers
L_0x55fb2cebe920 .part L_0x55fb2cebde50, 1, 1;
L_0x55fb2cebea70 .part L_0x55fb2cebe310, 1, 1;
L_0x55fb2cebeba0 .part L_0x55fb2cebf4b0, 0, 1;
L_0x55fb2cebf1b0 .part L_0x55fb2cebde50, 0, 1;
L_0x55fb2cebf250 .part L_0x55fb2cebe310, 0, 1;
L_0x55fb2cebf410 .concat8 [ 1 1 0 0], L_0x55fb2cebedf0, L_0x55fb2cebe620;
L_0x55fb2cebf4b0 .concat8 [ 1 1 0 0], L_0x55fb2cebf120, L_0x55fb2cebe890;
L_0x55fb2cebf570 .part L_0x55fb2cebf4b0, 1, 1;
S_0x55fb2c8fdad0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c8b4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebf120 .functor OR 1, L_0x55fb2cebed60, L_0x55fb2cebef80, C4<0>, C4<0>;
v0x55fb2c944580_0 .net "S", 0 0, L_0x55fb2cebedf0;  1 drivers
v0x55fb2c9561c0_0 .net "a", 0 0, L_0x55fb2cebf1b0;  1 drivers
v0x55fb2c956ae0_0 .net "b", 0 0, L_0x55fb2cebf250;  1 drivers
v0x55fb2c9496d0_0 .net "c_1", 0 0, L_0x55fb2cebed60;  1 drivers
v0x55fb2c949ff0_0 .net "c_2", 0 0, L_0x55fb2cebef80;  1 drivers
v0x55fb2c94c000_0 .net "cin", 0 0, L_0x55fb2cebe0a0;  alias, 1 drivers
v0x55fb2c94c920_0 .net "cout", 0 0, L_0x55fb2cebf120;  1 drivers
v0x55fb2c94e870_0 .net "h_1_out", 0 0, L_0x55fb2cebecd0;  1 drivers
S_0x55fb2c9484d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8fdad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebecd0 .functor XOR 1, L_0x55fb2cebf1b0, L_0x55fb2cebf250, C4<0>, C4<0>;
L_0x55fb2cebed60 .functor AND 1, L_0x55fb2cebf1b0, L_0x55fb2cebf250, C4<1>, C4<1>;
v0x55fb2c945e50_0 .net "S", 0 0, L_0x55fb2cebecd0;  alias, 1 drivers
v0x55fb2c93dbc0_0 .net "a", 0 0, L_0x55fb2cebf1b0;  alias, 1 drivers
v0x55fb2c93e440_0 .net "b", 0 0, L_0x55fb2cebf250;  alias, 1 drivers
v0x55fb2c940450_0 .net "cout", 0 0, L_0x55fb2cebed60;  alias, 1 drivers
S_0x55fb2c85dea0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8fdad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebedf0 .functor XOR 1, L_0x55fb2cebecd0, L_0x55fb2cebe0a0, C4<0>, C4<0>;
L_0x55fb2cebef80 .functor AND 1, L_0x55fb2cebecd0, L_0x55fb2cebe0a0, C4<1>, C4<1>;
v0x55fb2c940d70_0 .net "S", 0 0, L_0x55fb2cebedf0;  alias, 1 drivers
v0x55fb2c942cc0_0 .net "a", 0 0, L_0x55fb2cebecd0;  alias, 1 drivers
v0x55fb2c9435e0_0 .net "b", 0 0, L_0x55fb2cebe0a0;  alias, 1 drivers
v0x55fb2c941d10_0 .net "cout", 0 0, L_0x55fb2cebef80;  alias, 1 drivers
S_0x55fb2c850cc0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c8b4c40;
 .timescale 0 0;
P_0x55fb2c956290 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c829b20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c850cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebe890 .functor OR 1, L_0x55fb2cebe540, L_0x55fb2cebe7b0, C4<0>, C4<0>;
v0x55fb2c94b020_0 .net "S", 0 0, L_0x55fb2cebe620;  1 drivers
v0x55fb2c955210_0 .net "a", 0 0, L_0x55fb2cebe920;  1 drivers
v0x55fb2c957740_0 .net "b", 0 0, L_0x55fb2cebea70;  1 drivers
v0x55fb2c901420_0 .net "c_1", 0 0, L_0x55fb2cebe540;  1 drivers
v0x55fb2c901d40_0 .net "c_2", 0 0, L_0x55fb2cebe7b0;  1 drivers
v0x55fb2c8feb90_0 .net "cin", 0 0, L_0x55fb2cebeba0;  1 drivers
v0x55fb2c8ff410_0 .net "cout", 0 0, L_0x55fb2cebe890;  1 drivers
v0x55fb2c903200_0 .net "h_1_out", 0 0, L_0x55fb2cebe3f0;  1 drivers
S_0x55fb2c81c940 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c829b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebe3f0 .functor XOR 1, L_0x55fb2cebe920, L_0x55fb2cebea70, C4<0>, C4<0>;
L_0x55fb2cebe540 .functor AND 1, L_0x55fb2cebe920, L_0x55fb2cebea70, C4<1>, C4<1>;
v0x55fb2c94f190_0 .net "S", 0 0, L_0x55fb2cebe3f0;  alias, 1 drivers
v0x55fb2c9510e0_0 .net "a", 0 0, L_0x55fb2cebe920;  alias, 1 drivers
v0x55fb2c951a00_0 .net "b", 0 0, L_0x55fb2cebea70;  alias, 1 drivers
v0x55fb2c953950_0 .net "cout", 0 0, L_0x55fb2cebe540;  alias, 1 drivers
S_0x55fb2c801bc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c829b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebe620 .functor XOR 1, L_0x55fb2cebe3f0, L_0x55fb2cebeba0, C4<0>, C4<0>;
L_0x55fb2cebe7b0 .functor AND 1, L_0x55fb2cebe3f0, L_0x55fb2cebeba0, C4<1>, C4<1>;
v0x55fb2c954270_0 .net "S", 0 0, L_0x55fb2cebe620;  alias, 1 drivers
v0x55fb2c94d8c0_0 .net "a", 0 0, L_0x55fb2cebe3f0;  alias, 1 drivers
v0x55fb2c950130_0 .net "b", 0 0, L_0x55fb2cebeba0;  alias, 1 drivers
v0x55fb2c9529a0_0 .net "cout", 0 0, L_0x55fb2cebe7b0;  alias, 1 drivers
S_0x55fb2c7f49e0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2c9bff40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c942d80 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513c5e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cebfae0 .functor XOR 3, L_0x7fd0c513c5e8, RS_0x7fd0c52451d8, C4<000>, C4<000>;
v0x55fb2c8cfd50_0 .net *"_ivl_0", 2 0, L_0x7fd0c513c5e8;  1 drivers
v0x55fb2c8d25c0_0 .net8 "a", 2 0, RS_0x7fd0c52451d8;  alias, 2 drivers
v0x55fb2c8cd4b0_0 .net "a_or_s", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c8b3d50_0 .net8 "b", 2 0, RS_0x7fd0c52451d8;  alias, 2 drivers
v0x55fb2c8bab50_0 .net "cout", 0 0, L_0x55fb2cec1560;  alias, 1 drivers
v0x55fb2c8e0770_0 .net "input_b", 2 0, L_0x55fb2cebfae0;  1 drivers
v0x55fb2c8e1090_0 .net "out", 2 0, L_0x55fb2cec1370;  alias, 1 drivers
S_0x55fb2c83d870 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c7f49e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c907c70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c8cbb60_0 .net "S", 2 0, L_0x55fb2cec1370;  alias, 1 drivers
v0x55fb2c8cc480_0 .net8 "a", 2 0, RS_0x7fd0c52451d8;  alias, 2 drivers
v0x55fb2c8ce490_0 .net "b", 2 0, L_0x55fb2cebfae0;  alias, 1 drivers
v0x55fb2c8cedb0_0 .net "carin", 2 0, L_0x55fb2cec1410;  1 drivers
v0x55fb2c8d0d00_0 .net "cin", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c8d1620_0 .net "cout", 0 0, L_0x55fb2cec1560;  alias, 1 drivers
L_0x55fb2cec0080 .part RS_0x7fd0c52451d8, 1, 1;
L_0x55fb2cec01d0 .part L_0x55fb2cebfae0, 1, 1;
L_0x55fb2cec0300 .part L_0x55fb2cec1410, 0, 1;
L_0x55fb2cec0850 .part RS_0x7fd0c52451d8, 2, 1;
L_0x55fb2cec0a90 .part L_0x55fb2cebfae0, 2, 1;
L_0x55fb2cec0bc0 .part L_0x55fb2cec1410, 1, 1;
L_0x55fb2cec10c0 .part RS_0x7fd0c52451d8, 0, 1;
L_0x55fb2cec11f0 .part L_0x55fb2cebfae0, 0, 1;
L_0x55fb2cec1370 .concat8 [ 1 1 1 0], L_0x55fb2cec0e10, L_0x55fb2cebfd80, L_0x55fb2cec0550;
L_0x55fb2cec1410 .concat8 [ 1 1 1 0], L_0x55fb2cec1030, L_0x55fb2cebfff0, L_0x55fb2cec07c0;
L_0x55fb2cec1560 .part L_0x55fb2cec1410, 2, 1;
S_0x55fb2c888260 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c83d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec1030 .functor OR 1, L_0x55fb2cec0d80, L_0x55fb2cec0fa0, C4<0>, C4<0>;
v0x55fb2c95d6f0_0 .net "S", 0 0, L_0x55fb2cec0e10;  1 drivers
v0x55fb2c95ff60_0 .net "a", 0 0, L_0x55fb2cec10c0;  1 drivers
v0x55fb2c95ae50_0 .net "b", 0 0, L_0x55fb2cec11f0;  1 drivers
v0x55fb2c965040_0 .net "c_1", 0 0, L_0x55fb2cec0d80;  1 drivers
v0x55fb2c9678b0_0 .net "c_2", 0 0, L_0x55fb2cec0fa0;  1 drivers
v0x55fb2c96c6e0_0 .net "cin", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c96ca60_0 .net "cout", 0 0, L_0x55fb2cec1030;  1 drivers
v0x55fb2c8b8810_0 .net "h_1_out", 0 0, L_0x55fb2cec0cf0;  1 drivers
S_0x55fb2c96d190 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c888260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec0cf0 .functor XOR 1, L_0x55fb2cec10c0, L_0x55fb2cec11f0, C4<0>, C4<0>;
L_0x55fb2cec0d80 .functor AND 1, L_0x55fb2cec10c0, L_0x55fb2cec11f0, C4<1>, C4<1>;
v0x55fb2c960f10_0 .net "S", 0 0, L_0x55fb2cec0cf0;  alias, 1 drivers
v0x55fb2c961830_0 .net "a", 0 0, L_0x55fb2cec10c0;  alias, 1 drivers
v0x55fb2c963780_0 .net "b", 0 0, L_0x55fb2cec11f0;  alias, 1 drivers
v0x55fb2c9640a0_0 .net "cout", 0 0, L_0x55fb2cec0d80;  alias, 1 drivers
S_0x55fb2c702e10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c888260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec0e10 .functor XOR 1, L_0x55fb2cec0cf0, L_0x7fd0c51360f0, C4<0>, C4<0>;
L_0x55fb2cec0fa0 .functor AND 1, L_0x55fb2cec0cf0, L_0x7fd0c51360f0, C4<1>, C4<1>;
v0x55fb2c965ff0_0 .net "S", 0 0, L_0x55fb2cec0e10;  alias, 1 drivers
v0x55fb2c966910_0 .net "a", 0 0, L_0x55fb2cec0cf0;  alias, 1 drivers
v0x55fb2c968860_0 .net "b", 0 0, L_0x7fd0c51360f0;  alias, 1 drivers
v0x55fb2c969180_0 .net "cout", 0 0, L_0x55fb2cec0fa0;  alias, 1 drivers
S_0x55fb2c6f5c30 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c83d870;
 .timescale 0 0;
P_0x55fb2c95af20 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c6cea90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6f5c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebfff0 .functor OR 1, L_0x55fb2cebfca0, L_0x55fb2cebff10, C4<0>, C4<0>;
v0x55fb2c8bc2b0_0 .net "S", 0 0, L_0x55fb2cebfd80;  1 drivers
v0x55fb2c8bcbd0_0 .net "a", 0 0, L_0x55fb2cec0080;  1 drivers
v0x55fb2c8c09c0_0 .net "b", 0 0, L_0x55fb2cec01d0;  1 drivers
v0x55fb2c8bdc00_0 .net "c_1", 0 0, L_0x55fb2cebfca0;  1 drivers
v0x55fb2c8c8260_0 .net "c_2", 0 0, L_0x55fb2cebff10;  1 drivers
v0x55fb2c8c8b80_0 .net "cin", 0 0, L_0x55fb2cec0300;  1 drivers
v0x55fb2c8c30c0_0 .net "cout", 0 0, L_0x55fb2cebfff0;  1 drivers
v0x55fb2c8c39e0_0 .net "h_1_out", 0 0, L_0x55fb2cebfb50;  1 drivers
S_0x55fb2c6c18b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6cea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebfb50 .functor XOR 1, L_0x55fb2cec0080, L_0x55fb2cec01d0, C4<0>, C4<0>;
L_0x55fb2cebfca0 .functor AND 1, L_0x55fb2cec0080, L_0x55fb2cec01d0, C4<1>, C4<1>;
v0x55fb2c8b9130_0 .net "S", 0 0, L_0x55fb2cebfb50;  alias, 1 drivers
v0x55fb2c8b5ee0_0 .net "a", 0 0, L_0x55fb2cec0080;  alias, 1 drivers
v0x55fb2c8b6800_0 .net "b", 0 0, L_0x55fb2cec01d0;  alias, 1 drivers
v0x55fb2c8b9d90_0 .net "cout", 0 0, L_0x55fb2cebfca0;  alias, 1 drivers
S_0x55fb2c6a6b30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6cea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebfd80 .functor XOR 1, L_0x55fb2cebfb50, L_0x55fb2cec0300, C4<0>, C4<0>;
L_0x55fb2cebff10 .functor AND 1, L_0x55fb2cebfb50, L_0x55fb2cec0300, C4<1>, C4<1>;
v0x55fb2c8ba710_0 .net "S", 0 0, L_0x55fb2cebfd80;  alias, 1 drivers
v0x55fb2c8b7830_0 .net "a", 0 0, L_0x55fb2cebfb50;  alias, 1 drivers
v0x55fb2c8bebe0_0 .net "b", 0 0, L_0x55fb2cec0300;  alias, 1 drivers
v0x55fb2c8bf500_0 .net "cout", 0 0, L_0x55fb2cebff10;  alias, 1 drivers
S_0x55fb2c699950 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c83d870;
 .timescale 0 0;
P_0x55fb2c8c8c50 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c6e27e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c699950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec07c0 .functor OR 1, L_0x55fb2cec04c0, L_0x55fb2cec06e0, C4<0>, C4<0>;
v0x55fb2c8b1710_0 .net "S", 0 0, L_0x55fb2cec0550;  1 drivers
v0x55fb2c8b28b0_0 .net "a", 0 0, L_0x55fb2cec0850;  1 drivers
v0x55fb2c8b31d0_0 .net "b", 0 0, L_0x55fb2cec0a90;  1 drivers
v0x55fb2c8b3a30_0 .net "c_1", 0 0, L_0x55fb2cec04c0;  1 drivers
v0x55fb2c8b1ad0_0 .net "c_2", 0 0, L_0x55fb2cec06e0;  1 drivers
v0x55fb2c8d3570_0 .net "cin", 0 0, L_0x55fb2cec0bc0;  1 drivers
v0x55fb2c8d3e90_0 .net "cout", 0 0, L_0x55fb2cec07c0;  1 drivers
v0x55fb2c8ca890_0 .net "h_1_out", 0 0, L_0x55fb2cec0430;  1 drivers
S_0x55fb2c72d1d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6e27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec0430 .functor XOR 1, L_0x55fb2cec0850, L_0x55fb2cec0a90, C4<0>, C4<0>;
L_0x55fb2cec04c0 .functor AND 1, L_0x55fb2cec0850, L_0x55fb2cec0a90, C4<1>, C4<1>;
v0x55fb2c8c59f0_0 .net "S", 0 0, L_0x55fb2cec0430;  alias, 1 drivers
v0x55fb2c8c6310_0 .net "a", 0 0, L_0x55fb2cec0850;  alias, 1 drivers
v0x55fb2c8c72b0_0 .net "b", 0 0, L_0x55fb2cec0a90;  alias, 1 drivers
v0x55fb2c8c97e0_0 .net "cout", 0 0, L_0x55fb2cec04c0;  alias, 1 drivers
S_0x55fb2c62cc50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6e27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec0550 .functor XOR 1, L_0x55fb2cec0430, L_0x55fb2cec0bc0, C4<0>, C4<0>;
L_0x55fb2cec06e0 .functor AND 1, L_0x55fb2cec0430, L_0x55fb2cec0bc0, C4<1>, C4<1>;
v0x55fb2c8ca1a0_0 .net "S", 0 0, L_0x55fb2cec0550;  alias, 1 drivers
v0x55fb2c8c4a10_0 .net "a", 0 0, L_0x55fb2cec0430;  alias, 1 drivers
v0x55fb2c8b0350_0 .net "b", 0 0, L_0x55fb2cec0bc0;  alias, 1 drivers
v0x55fb2c8b0c70_0 .net "cout", 0 0, L_0x55fb2cec06e0;  alias, 1 drivers
S_0x55fb2c61fa70 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2c9bff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8d2690 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cebc050 .functor XOR 1, L_0x7fd0c51360a8, L_0x55fb2cebb9a0, C4<0>, C4<0>;
v0x55fb2c8d8c60_0 .net "a", 0 0, L_0x55fb2cebb900;  alias, 1 drivers
v0x55fb2c8d9670_0 .net "a_or_s", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c8da810_0 .net "b", 0 0, L_0x55fb2cebb9a0;  alias, 1 drivers
v0x55fb2c8db130_0 .net "cout", 0 0, L_0x55fb2cebc410;  alias, 1 drivers
v0x55fb2c8db990_0 .net "input_b", 0 0, L_0x55fb2cebc050;  1 drivers
v0x55fb2c8d9a30_0 .net "out", 0 0, L_0x55fb2cebc2c0;  alias, 1 drivers
S_0x55fb2c5f88d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c61fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8c63d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cebc410 .functor BUFZ 1, L_0x55fb2cebc3a0, C4<0>, C4<0>, C4<0>;
v0x55fb2c8ee270_0 .net "S", 0 0, L_0x55fb2cebc2c0;  alias, 1 drivers
v0x55fb2c8ef210_0 .net "a", 0 0, L_0x55fb2cebb900;  alias, 1 drivers
v0x55fb2c8f1740_0 .net "b", 0 0, L_0x55fb2cebc050;  alias, 1 drivers
v0x55fb2c8f2100_0 .net "carin", 0 0, L_0x55fb2cebc3a0;  1 drivers
v0x55fb2c8ec970_0 .net "cin", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c8d8340_0 .net "cout", 0 0, L_0x55fb2cebc410;  alias, 1 drivers
S_0x55fb2c5eb6f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c5f88d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebc3a0 .functor OR 1, L_0x55fb2cebc250, L_0x55fb2cebc330, C4<0>, C4<0>;
v0x55fb2c8e4b30_0 .net "S", 0 0, L_0x55fb2cebc2c0;  alias, 1 drivers
v0x55fb2c8e8920_0 .net "a", 0 0, L_0x55fb2cebb900;  alias, 1 drivers
v0x55fb2c8e5b60_0 .net "b", 0 0, L_0x55fb2cebc050;  alias, 1 drivers
v0x55fb2c8f01c0_0 .net "c_1", 0 0, L_0x55fb2cebc250;  1 drivers
v0x55fb2c8f0ae0_0 .net "c_2", 0 0, L_0x55fb2cebc330;  1 drivers
v0x55fb2c8eb020_0 .net "cin", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c8eb940_0 .net "cout", 0 0, L_0x55fb2cebc3a0;  alias, 1 drivers
v0x55fb2c8ed950_0 .net "h_1_out", 0 0, L_0x55fb2cebc1e0;  1 drivers
S_0x55fb2c5d0970 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5eb6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebc1e0 .functor XOR 1, L_0x55fb2cebb900, L_0x55fb2cebc050, C4<0>, C4<0>;
L_0x55fb2cebc250 .functor AND 1, L_0x55fb2cebb900, L_0x55fb2cebc050, C4<1>, C4<1>;
v0x55fb2c8dde40_0 .net "S", 0 0, L_0x55fb2cebc1e0;  alias, 1 drivers
v0x55fb2c8de760_0 .net "a", 0 0, L_0x55fb2cebb900;  alias, 1 drivers
v0x55fb2c8e1cf0_0 .net "b", 0 0, L_0x55fb2cebc050;  alias, 1 drivers
v0x55fb2c8e2670_0 .net "cout", 0 0, L_0x55fb2cebc250;  alias, 1 drivers
S_0x55fb2c5c3790 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5eb6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebc2c0 .functor XOR 1, L_0x55fb2cebc1e0, L_0x7fd0c51360a8, C4<0>, C4<0>;
L_0x55fb2cebc330 .functor AND 1, L_0x55fb2cebc1e0, L_0x7fd0c51360a8, C4<1>, C4<1>;
v0x55fb2c8df790_0 .net "S", 0 0, L_0x55fb2cebc2c0;  alias, 1 drivers
v0x55fb2c8e6b40_0 .net "a", 0 0, L_0x55fb2cebc1e0;  alias, 1 drivers
v0x55fb2c8e7460_0 .net "b", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c8e4210_0 .net "cout", 0 0, L_0x55fb2cebc330;  alias, 1 drivers
S_0x55fb2c60c620 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2c9bff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8ee330 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cebc480 .functor XOR 1, L_0x7fd0c51360a8, L_0x55fb2cebbc00, C4<0>, C4<0>;
v0x55fb2c91aec0_0 .net "a", 0 0, L_0x55fb2cebbb60;  alias, 1 drivers
v0x55fb2c91b7e0_0 .net "a_or_s", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c918590_0 .net "b", 0 0, L_0x55fb2cebbc00;  alias, 1 drivers
v0x55fb2c918eb0_0 .net "cout", 0 0, L_0x55fb2cebca90;  alias, 1 drivers
v0x55fb2c91cca0_0 .net "input_b", 0 0, L_0x55fb2cebc480;  1 drivers
v0x55fb2c919ee0_0 .net "out", 0 0, L_0x55fb2cebc8a0;  alias, 1 drivers
S_0x55fb2c657020 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c60c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8d9730 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cebca90 .functor BUFZ 1, L_0x55fb2cebc9e0, C4<0>, C4<0>, C4<0>;
v0x55fb2c915410_0 .net "S", 0 0, L_0x55fb2cebc8a0;  alias, 1 drivers
v0x55fb2c9121c0_0 .net "a", 0 0, L_0x55fb2cebbb60;  alias, 1 drivers
v0x55fb2c912ae0_0 .net "b", 0 0, L_0x55fb2cebc480;  alias, 1 drivers
v0x55fb2c916070_0 .net "carin", 0 0, L_0x55fb2cebc9e0;  1 drivers
v0x55fb2c9169f0_0 .net "cin", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c913b10_0 .net "cout", 0 0, L_0x55fb2cebca90;  alias, 1 drivers
S_0x55fb2c56c9e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c657020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cebc9e0 .functor OR 1, L_0x55fb2cebc700, L_0x55fb2cebc950, C4<0>, C4<0>;
v0x55fb2c8f9580_0 .net "S", 0 0, L_0x55fb2cebc8a0;  alias, 1 drivers
v0x55fb2c8f7cb0_0 .net "a", 0 0, L_0x55fb2cebbb60;  alias, 1 drivers
v0x55fb2c8fa520_0 .net "b", 0 0, L_0x55fb2cebc480;  alias, 1 drivers
v0x55fb2c8f5410_0 .net "c_1", 0 0, L_0x55fb2cebc700;  1 drivers
v0x55fb2c8d56e0_0 .net "c_2", 0 0, L_0x55fb2cebc950;  1 drivers
v0x55fb2c8dbcb0_0 .net "cin", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c8e2ab0_0 .net "cout", 0 0, L_0x55fb2cebc9e0;  alias, 1 drivers
v0x55fb2c914af0_0 .net "h_1_out", 0 0, L_0x55fb2cebc650;  1 drivers
S_0x55fb2c55f800 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c56c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebc650 .functor XOR 1, L_0x55fb2cebbb60, L_0x55fb2cebc480, C4<0>, C4<0>;
L_0x55fb2cebc700 .functor AND 1, L_0x55fb2cebbb60, L_0x55fb2cebc480, C4<1>, C4<1>;
v0x55fb2c8fb4d0_0 .net "S", 0 0, L_0x55fb2cebc650;  alias, 1 drivers
v0x55fb2c8fbdf0_0 .net "a", 0 0, L_0x55fb2cebbb60;  alias, 1 drivers
v0x55fb2c8f27f0_0 .net "b", 0 0, L_0x55fb2cebc480;  alias, 1 drivers
v0x55fb2c8f3ac0_0 .net "cout", 0 0, L_0x55fb2cebc700;  alias, 1 drivers
S_0x55fb2c538660 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c56c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cebc8a0 .functor XOR 1, L_0x55fb2cebc650, L_0x7fd0c51360a8, C4<0>, C4<0>;
L_0x55fb2cebc950 .functor AND 1, L_0x55fb2cebc650, L_0x7fd0c51360a8, C4<1>, C4<1>;
v0x55fb2c8f43e0_0 .net "S", 0 0, L_0x55fb2cebc8a0;  alias, 1 drivers
v0x55fb2c8f63f0_0 .net "a", 0 0, L_0x55fb2cebc650;  alias, 1 drivers
v0x55fb2c8f6d10_0 .net "b", 0 0, L_0x7fd0c51360a8;  alias, 1 drivers
v0x55fb2c8f8c60_0 .net "cout", 0 0, L_0x55fb2cebc950;  alias, 1 drivers
S_0x55fb2c52b480 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2c9bff40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8fbeb0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ca272a0_0 .net "S", 3 0, L_0x55fb2cec3ab0;  alias, 1 drivers
v0x55fb2ca27bc0_0 .net8 "a", 3 0, RS_0x7fd0c5247098;  alias, 2 drivers
v0x55fb2ca29b10_0 .net8 "b", 3 0, RS_0x7fd0c52470c8;  alias, 2 drivers
v0x55fb2ca2a430_0 .net "carin", 3 0, L_0x55fb2cec3bc0;  1 drivers
v0x55fb2ca23a80_0 .net "cin", 0 0, L_0x55fb2cec1560;  alias, 1 drivers
v0x55fb2ca262f0_0 .net "cout", 0 0, L_0x55fb2cec3d40;  alias, 1 drivers
L_0x55fb2cec1f50 .part RS_0x7fd0c5247098, 1, 1;
L_0x55fb2cec2130 .part RS_0x7fd0c52470c8, 1, 1;
L_0x55fb2cec22f0 .part L_0x55fb2cec3bc0, 0, 1;
L_0x55fb2cec27a0 .part RS_0x7fd0c5247098, 2, 1;
L_0x55fb2cec28d0 .part RS_0x7fd0c52470c8, 2, 1;
L_0x55fb2cec2a00 .part L_0x55fb2cec3bc0, 1, 1;
L_0x55fb2cec2fa0 .part RS_0x7fd0c5247098, 3, 1;
L_0x55fb2cec30d0 .part RS_0x7fd0c52470c8, 3, 1;
L_0x55fb2cec3250 .part L_0x55fb2cec3bc0, 2, 1;
L_0x55fb2cec3880 .part RS_0x7fd0c5247098, 0, 1;
L_0x55fb2cec3980 .part RS_0x7fd0c52470c8, 0, 1;
L_0x55fb2cec3ab0 .concat8 [ 1 1 1 1], L_0x55fb2cec34c0, L_0x55fb2cec1c50, L_0x55fb2cec2540, L_0x55fb2cec2ca0;
L_0x55fb2cec3bc0 .concat8 [ 1 1 1 1], L_0x55fb2cec37f0, L_0x55fb2cec1ec0, L_0x55fb2cec2710, L_0x55fb2cec2f10;
L_0x55fb2cec3d40 .part L_0x55fb2cec3bc0, 3, 1;
S_0x55fb2c510700 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c52b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec37f0 .functor OR 1, L_0x55fb2cec3430, L_0x55fb2cec3650, C4<0>, C4<0>;
v0x55fb2c926480_0 .net "S", 0 0, L_0x55fb2cec34c0;  1 drivers
v0x55fb2c920cf0_0 .net "a", 0 0, L_0x55fb2cec3880;  1 drivers
v0x55fb2c90c6c0_0 .net "b", 0 0, L_0x55fb2cec3980;  1 drivers
v0x55fb2c90cfe0_0 .net "c_1", 0 0, L_0x55fb2cec3430;  1 drivers
v0x55fb2c90d9f0_0 .net "c_2", 0 0, L_0x55fb2cec3650;  1 drivers
v0x55fb2c90eb90_0 .net "cin", 0 0, L_0x55fb2cec1560;  alias, 1 drivers
v0x55fb2c90f4b0_0 .net "cout", 0 0, L_0x55fb2cec37f0;  1 drivers
v0x55fb2c90fd10_0 .net "h_1_out", 0 0, L_0x55fb2cec3380;  1 drivers
S_0x55fb2c503520 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c510700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec3380 .functor XOR 1, L_0x55fb2cec3880, L_0x55fb2cec3980, C4<0>, C4<0>;
L_0x55fb2cec3430 .functor AND 1, L_0x55fb2cec3880, L_0x55fb2cec3980, C4<1>, C4<1>;
v0x55fb2c924540_0 .net "S", 0 0, L_0x55fb2cec3380;  alias, 1 drivers
v0x55fb2c924e60_0 .net "a", 0 0, L_0x55fb2cec3880;  alias, 1 drivers
v0x55fb2c91f3a0_0 .net "b", 0 0, L_0x55fb2cec3980;  alias, 1 drivers
v0x55fb2c91fcc0_0 .net "cout", 0 0, L_0x55fb2cec3430;  alias, 1 drivers
S_0x55fb2c54c3b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c510700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec34c0 .functor XOR 1, L_0x55fb2cec3380, L_0x55fb2cec1560, C4<0>, C4<0>;
L_0x55fb2cec3650 .functor AND 1, L_0x55fb2cec3380, L_0x55fb2cec1560, C4<1>, C4<1>;
v0x55fb2c921cd0_0 .net "S", 0 0, L_0x55fb2cec34c0;  alias, 1 drivers
v0x55fb2c9225f0_0 .net "a", 0 0, L_0x55fb2cec3380;  alias, 1 drivers
v0x55fb2c923590_0 .net "b", 0 0, L_0x55fb2cec1560;  alias, 1 drivers
v0x55fb2c925ac0_0 .net "cout", 0 0, L_0x55fb2cec3650;  alias, 1 drivers
S_0x55fb2c596db0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c52b480;
 .timescale 0 0;
P_0x55fb2c912280 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c67bce0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c596db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec1ec0 .functor OR 1, L_0x55fb2cec1b70, L_0x55fb2cec1de0, C4<0>, C4<0>;
v0x55fb2c92cfe0_0 .net "S", 0 0, L_0x55fb2cec1c50;  1 drivers
v0x55fb2c92d900_0 .net "a", 0 0, L_0x55fb2cec1f50;  1 drivers
v0x55fb2c92c030_0 .net "b", 0 0, L_0x55fb2cec2130;  1 drivers
v0x55fb2c92e8a0_0 .net "c_1", 0 0, L_0x55fb2cec1b70;  1 drivers
v0x55fb2c929790_0 .net "c_2", 0 0, L_0x55fb2cec1de0;  1 drivers
v0x55fb2c9095b0_0 .net "cin", 0 0, L_0x55fb2cec22f0;  1 drivers
v0x55fb2c910030_0 .net "cout", 0 0, L_0x55fb2cec1ec0;  1 drivers
v0x55fb2c916e30_0 .net "h_1_out", 0 0, L_0x55fb2cec1ac0;  1 drivers
S_0x55fb2c43af40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c67bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec1ac0 .functor XOR 1, L_0x55fb2cec1f50, L_0x55fb2cec2130, C4<0>, C4<0>;
L_0x55fb2cec1b70 .functor AND 1, L_0x55fb2cec1f50, L_0x55fb2cec2130, C4<1>, C4<1>;
v0x55fb2c90ddb0_0 .net "S", 0 0, L_0x55fb2cec1ac0;  alias, 1 drivers
v0x55fb2c92f850_0 .net "a", 0 0, L_0x55fb2cec1f50;  alias, 1 drivers
v0x55fb2c930170_0 .net "b", 0 0, L_0x55fb2cec2130;  alias, 1 drivers
v0x55fb2c926b70_0 .net "cout", 0 0, L_0x55fb2cec1b70;  alias, 1 drivers
S_0x55fb2c42dd60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c67bce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec1c50 .functor XOR 1, L_0x55fb2cec1ac0, L_0x55fb2cec22f0, C4<0>, C4<0>;
L_0x55fb2cec1de0 .functor AND 1, L_0x55fb2cec1ac0, L_0x55fb2cec22f0, C4<1>, C4<1>;
v0x55fb2c927e40_0 .net "S", 0 0, L_0x55fb2cec1c50;  alias, 1 drivers
v0x55fb2c928760_0 .net "a", 0 0, L_0x55fb2cec1ac0;  alias, 1 drivers
v0x55fb2c92a770_0 .net "b", 0 0, L_0x55fb2cec22f0;  alias, 1 drivers
v0x55fb2c92b090_0 .net "cout", 0 0, L_0x55fb2cec1de0;  alias, 1 drivers
S_0x55fb2c406bc0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c52b480;
 .timescale 0 0;
P_0x55fb2c92d9d0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c3f99e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c406bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec2710 .functor OR 1, L_0x55fb2cec24b0, L_0x55fb2cec2680, C4<0>, C4<0>;
v0x55fb2ca0bee0_0 .net "S", 0 0, L_0x55fb2cec2540;  1 drivers
v0x55fb2ca0de30_0 .net "a", 0 0, L_0x55fb2cec27a0;  1 drivers
v0x55fb2ca0e750_0 .net "b", 0 0, L_0x55fb2cec28d0;  1 drivers
v0x55fb2ca0ce80_0 .net "c_1", 0 0, L_0x55fb2cec24b0;  1 drivers
v0x55fb2ca0f6f0_0 .net "c_2", 0 0, L_0x55fb2cec2680;  1 drivers
v0x55fb2ca0a5e0_0 .net "cin", 0 0, L_0x55fb2cec2a00;  1 drivers
v0x55fb2ca1b6f0_0 .net "cout", 0 0, L_0x55fb2cec2710;  1 drivers
v0x55fb2ca1c010_0 .net "h_1_out", 0 0, L_0x55fb2cec2420;  1 drivers
S_0x55fb2c3dec60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec2420 .functor XOR 1, L_0x55fb2cec27a0, L_0x55fb2cec28d0, C4<0>, C4<0>;
L_0x55fb2cec24b0 .functor AND 1, L_0x55fb2cec27a0, L_0x55fb2cec28d0, C4<1>, C4<1>;
v0x55fb2c8fd640_0 .net "S", 0 0, L_0x55fb2cec2420;  alias, 1 drivers
v0x55fb2c909410_0 .net "a", 0 0, L_0x55fb2cec27a0;  alias, 1 drivers
v0x55fb2c93c640_0 .net "b", 0 0, L_0x55fb2cec28d0;  alias, 1 drivers
v0x55fb2ca106a0_0 .net "cout", 0 0, L_0x55fb2cec24b0;  alias, 1 drivers
S_0x55fb2c3d1a80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3f99e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec2540 .functor XOR 1, L_0x55fb2cec2420, L_0x55fb2cec2a00, C4<0>, C4<0>;
L_0x55fb2cec2680 .functor AND 1, L_0x55fb2cec2420, L_0x55fb2cec2a00, C4<1>, C4<1>;
v0x55fb2ca10fc0_0 .net "S", 0 0, L_0x55fb2cec2540;  alias, 1 drivers
v0x55fb2ca08dd0_0 .net "a", 0 0, L_0x55fb2cec2420;  alias, 1 drivers
v0x55fb2ca095b0_0 .net "b", 0 0, L_0x55fb2cec2a00;  alias, 1 drivers
v0x55fb2ca0b5c0_0 .net "cout", 0 0, L_0x55fb2cec2680;  alias, 1 drivers
S_0x55fb2c41a910 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c52b480;
 .timescale 0 0;
P_0x55fb2ca0df00 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c465310 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c41a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec2f10 .functor OR 1, L_0x55fb2cec2bc0, L_0x55fb2cec2e30, C4<0>, C4<0>;
v0x55fb2ca2c380_0 .net "S", 0 0, L_0x55fb2cec2ca0;  1 drivers
v0x55fb2ca2cca0_0 .net "a", 0 0, L_0x55fb2cec2fa0;  1 drivers
v0x55fb2ca1f890_0 .net "b", 0 0, L_0x55fb2cec30d0;  1 drivers
v0x55fb2ca201b0_0 .net "c_1", 0 0, L_0x55fb2cec2bc0;  1 drivers
v0x55fb2ca221c0_0 .net "c_2", 0 0, L_0x55fb2cec2e30;  1 drivers
v0x55fb2ca22ae0_0 .net "cin", 0 0, L_0x55fb2cec3250;  1 drivers
v0x55fb2ca24a30_0 .net "cout", 0 0, L_0x55fb2cec2f10;  1 drivers
v0x55fb2ca25350_0 .net "h_1_out", 0 0, L_0x55fb2cec2b30;  1 drivers
S_0x55fb2c364d80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c465310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec2b30 .functor XOR 1, L_0x55fb2cec2fa0, L_0x55fb2cec30d0, C4<0>, C4<0>;
L_0x55fb2cec2bc0 .functor AND 1, L_0x55fb2cec2fa0, L_0x55fb2cec30d0, C4<1>, C4<1>;
v0x55fb2ca13d80_0 .net "S", 0 0, L_0x55fb2cec2b30;  alias, 1 drivers
v0x55fb2ca14600_0 .net "a", 0 0, L_0x55fb2cec2fa0;  alias, 1 drivers
v0x55fb2ca16610_0 .net "b", 0 0, L_0x55fb2cec30d0;  alias, 1 drivers
v0x55fb2ca16f30_0 .net "cout", 0 0, L_0x55fb2cec2bc0;  alias, 1 drivers
S_0x55fb2c357ba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c465310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec2ca0 .functor XOR 1, L_0x55fb2cec2b30, L_0x55fb2cec3250, C4<0>, C4<0>;
L_0x55fb2cec2e30 .functor AND 1, L_0x55fb2cec2b30, L_0x55fb2cec3250, C4<1>, C4<1>;
v0x55fb2ca18e80_0 .net "S", 0 0, L_0x55fb2cec2ca0;  alias, 1 drivers
v0x55fb2ca197a0_0 .net "a", 0 0, L_0x55fb2cec2b30;  alias, 1 drivers
v0x55fb2ca17ed0_0 .net "b", 0 0, L_0x55fb2cec3250;  alias, 1 drivers
v0x55fb2ca1a740_0 .net "cout", 0 0, L_0x55fb2cec2e30;  alias, 1 drivers
S_0x55fb2c330a00 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cec3b50 .functor BUFZ 2, L_0x55fb2cebb340, C4<00>, C4<00>, C4<00>;
L_0x55fb2cec42b0 .functor BUFZ 2, L_0x55fb2cebb630, C4<00>, C4<00>, C4<00>;
L_0x55fb2cec4320 .functor AND 1, L_0x55fb2cec3f50, L_0x55fb2cec4170, C4<1>, C4<1>;
L_0x55fb2cec44d0 .functor AND 1, L_0x55fb2cec3eb0, L_0x55fb2cec40d0, C4<1>, C4<1>;
L_0x55fb2cec5410 .functor AND 1, L_0x55fb2cec4ab0, L_0x55fb2cec5170, C4<1>, C4<1>;
L_0x55fb2cec6920 .functor XOR 1, L_0x55fb2cec4ca0, L_0x55fb2cec5360, C4<0>, C4<0>;
L_0x55fb2cec8170 .functor BUFZ 2, L_0x55fb2cec4390, C4<00>, C4<00>, C4<00>;
L_0x55fb2cec82d0 .functor BUFZ 2, L_0x55fb2cec7c90, C4<00>, C4<00>, C4<00>;
L_0x55fb2ceca030 .functor BUFZ 2, L_0x55fb2cec4540, C4<00>, C4<00>, C4<00>;
L_0x55fb2ceca1d0 .functor BUFZ 3, L_0x55fb2cec9c70, C4<000>, C4<000>, C4<000>;
v0x55fb2c846340_0 .net "X", 1 0, L_0x55fb2cebb340;  alias, 1 drivers
v0x55fb2c8404d0_0 .net "Xe", 0 0, L_0x55fb2cec3f50;  1 drivers
v0x55fb2c88b0a0_0 .net "Xn", 0 0, L_0x55fb2cec3eb0;  1 drivers
v0x55fb2c895260_0 .net "Y", 1 0, L_0x55fb2cebb630;  alias, 1 drivers
v0x55fb2c895300_0 .net "Ye", 0 0, L_0x55fb2cec4170;  1 drivers
v0x55fb2c8929f0_0 .net "Yn", 0 0, L_0x55fb2cec40d0;  1 drivers
v0x55fb2c892a90_0 .net "Z", 3 0, o0x7fd0c529da48;  alias, 0 drivers
v0x55fb2c890180_0 .net *"_ivl_12", 0 0, L_0x55fb2cec4320;  1 drivers
L_0x7fd0c51362e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c890220_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c51362e8;  1 drivers
v0x55fb2c88d910_0 .net *"_ivl_21", 0 0, L_0x55fb2cec44d0;  1 drivers
L_0x7fd0c5136330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c87f4f0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5136330;  1 drivers
v0x55fb2c887100_0 .net *"_ivl_34", 0 0, L_0x55fb2cec5410;  1 drivers
L_0x7fd0c5136408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c8845d0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5136408;  1 drivers
v0x55fb2c881d60_0 .net *"_ivl_4", 1 0, L_0x55fb2cec3b50;  1 drivers
v0x55fb2c8744a0_0 .net *"_ivl_50", 1 0, L_0x55fb2cec8170;  1 drivers
v0x55fb2c87c0b0_0 .net *"_ivl_54", 1 0, L_0x55fb2cec82d0;  1 drivers
v0x55fb2c879580_0 .net *"_ivl_62", 1 0, L_0x55fb2ceca030;  1 drivers
v0x55fb2c879620_0 .net *"_ivl_66", 2 0, L_0x55fb2ceca1d0;  1 drivers
v0x55fb2caaf530_0 .net *"_ivl_9", 1 0, L_0x55fb2cec42b0;  1 drivers
L_0x7fd0c51363c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2caaccc0_0 .net "add", 0 0, L_0x7fd0c51363c0;  1 drivers
L_0x7fd0c5136498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5249738 .resolv tri, L_0x7fd0c5136498, L_0x55fb2cec8080;
v0x55fb2caacd60_0 .net8 "big_z0", 2 0, RS_0x7fd0c5249738;  2 drivers
v0x55fb2caa2b00_0 .net "big_z0_z1", 2 0, L_0x55fb2cec9c70;  1 drivers
L_0x7fd0c51364e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524b9e8 .resolv tri, L_0x7fd0c51364e0, L_0x55fb2cec81e0;
v0x55fb2ca9da20_0 .net8 "big_z1", 2 0, RS_0x7fd0c524b9e8;  2 drivers
L_0x7fd0c5136570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524b628 .resolv tri, L_0x7fd0c5136570, L_0x55fb2ceca130;
v0x55fb2ca93860_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c524b628;  2 drivers
L_0x7fd0c5136528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524b5f8 .resolv tri, L_0x7fd0c5136528, L_0x55fb2cec9f30;
v0x55fb2ca90ff0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c524b5f8;  2 drivers
v0x55fb2cab1da0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cec9e00;  1 drivers
v0x55fb2cab1e40_0 .net "cout_z1", 0 0, L_0x55fb2cec7df0;  1 drivers
v0x55fb2c97aa00_0 .net "cout_z1_1", 0 0, L_0x55fb2cec6830;  1 drivers
v0x55fb2c982610_0 .net "dummy_cout", 0 0, L_0x55fb2cecc5a0;  1 drivers
v0x55fb2c9826b0_0 .net "signX", 0 0, L_0x55fb2cec4ca0;  1 drivers
v0x55fb2c97fae0_0 .net "signY", 0 0, L_0x55fb2cec5360;  1 drivers
v0x55fb2c97d270_0 .net "sign_z3", 0 0, L_0x55fb2cec6920;  1 drivers
L_0x7fd0c5136378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c97d310_0 .net "sub", 0 0, L_0x7fd0c5136378;  1 drivers
v0x55fb2c96fbc0_0 .net "z", 3 0, L_0x55fb2cecc310;  1 drivers
v0x55fb2c96fc60_0 .net "z0", 1 0, L_0x55fb2cec4390;  1 drivers
v0x55fb2c977a10_0 .net "z1", 1 0, L_0x55fb2cec7c90;  1 drivers
v0x55fb2c977ab0_0 .net "z1_1", 1 0, L_0x55fb2cec66d0;  1 drivers
v0x55fb2c974ca0_0 .net "z2", 1 0, L_0x55fb2cec4540;  1 drivers
v0x55fb2ca89400_0 .net "z3", 1 0, L_0x55fb2cec54a0;  1 drivers
v0x55fb2ca894a0_0 .net "z3_1", 0 0, L_0x55fb2cec4ab0;  1 drivers
v0x55fb2ca86b90_0 .net "z3_2", 0 0, L_0x55fb2cec5170;  1 drivers
L_0x55fb2cec3eb0 .part L_0x55fb2cec3b50, 1, 1;
L_0x55fb2cec3f50 .part L_0x55fb2cec3b50, 0, 1;
L_0x55fb2cec40d0 .part L_0x55fb2cec42b0, 1, 1;
L_0x55fb2cec4170 .part L_0x55fb2cec42b0, 0, 1;
L_0x55fb2cec4390 .concat8 [ 1 1 0 0], L_0x55fb2cec4320, L_0x7fd0c51362e8;
L_0x55fb2cec4540 .concat8 [ 1 1 0 0], L_0x55fb2cec44d0, L_0x7fd0c5136330;
L_0x55fb2cec54a0 .concat8 [ 1 1 0 0], L_0x55fb2cec5410, L_0x7fd0c5136408;
L_0x55fb2cec8080 .part/pv L_0x55fb2cec8170, 0, 2, 3;
L_0x55fb2cec81e0 .part/pv L_0x55fb2cec82d0, 1, 2, 3;
L_0x55fb2cec9f30 .part/pv L_0x55fb2ceca030, 2, 2, 4;
L_0x55fb2ceca130 .part/pv L_0x55fb2ceca1d0, 0, 3, 4;
S_0x55fb2c323820 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2c330a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9094d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cec5630 .functor XOR 2, L_0x7fd0c513c630, L_0x55fb2cec4540, C4<00>, C4<00>;
v0x55fb2c982ad0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c630;  1 drivers
v0x55fb2c989f10_0 .net "a", 1 0, L_0x55fb2cec4390;  alias, 1 drivers
v0x55fb2c990d10_0 .net "a_or_s", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c9b6930_0 .net "b", 1 0, L_0x55fb2cec4540;  alias, 1 drivers
v0x55fb2c9b7250_0 .net "cout", 0 0, L_0x55fb2cec6830;  alias, 1 drivers
v0x55fb2c9b4000_0 .net "input_b", 1 0, L_0x55fb2cec5630;  1 drivers
v0x55fb2c9b4920_0 .net "out", 1 0, L_0x55fb2cec66d0;  alias, 1 drivers
S_0x55fb2c308aa0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c323820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca19860 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c9a4f70_0 .net "S", 1 0, L_0x55fb2cec66d0;  alias, 1 drivers
v0x55fb2c9a6ec0_0 .net "a", 1 0, L_0x55fb2cec4390;  alias, 1 drivers
v0x55fb2c9a77e0_0 .net "b", 1 0, L_0x55fb2cec5630;  alias, 1 drivers
v0x55fb2c9a5f10_0 .net "carin", 1 0, L_0x55fb2cec6770;  1 drivers
v0x55fb2c9a8780_0 .net "cin", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c9a3670_0 .net "cout", 0 0, L_0x55fb2cec6830;  alias, 1 drivers
L_0x55fb2cec5c20 .part L_0x55fb2cec4390, 1, 1;
L_0x55fb2cec5e00 .part L_0x55fb2cec5630, 1, 1;
L_0x55fb2cec5f30 .part L_0x55fb2cec6770, 0, 1;
L_0x55fb2cec63e0 .part L_0x55fb2cec4390, 0, 1;
L_0x55fb2cec6510 .part L_0x55fb2cec5630, 0, 1;
L_0x55fb2cec66d0 .concat8 [ 1 1 0 0], L_0x55fb2cec6180, L_0x55fb2cec5920;
L_0x55fb2cec6770 .concat8 [ 1 1 0 0], L_0x55fb2cec6350, L_0x55fb2cec5b90;
L_0x55fb2cec6830 .part L_0x55fb2cec6770, 1, 1;
S_0x55fb2c2fb8c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c308aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec6350 .functor OR 1, L_0x55fb2cec60f0, L_0x55fb2cec62c0, C4<0>, C4<0>;
v0x55fb2c993dc0_0 .net "S", 0 0, L_0x55fb2cec6180;  1 drivers
v0x55fb2c99e420_0 .net "a", 0 0, L_0x55fb2cec63e0;  1 drivers
v0x55fb2c99ed40_0 .net "b", 0 0, L_0x55fb2cec6510;  1 drivers
v0x55fb2c999280_0 .net "c_1", 0 0, L_0x55fb2cec60f0;  1 drivers
v0x55fb2c999ba0_0 .net "c_2", 0 0, L_0x55fb2cec62c0;  1 drivers
v0x55fb2c99bbb0_0 .net "cin", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c99c4d0_0 .net "cout", 0 0, L_0x55fb2cec6350;  1 drivers
v0x55fb2c99d470_0 .net "h_1_out", 0 0, L_0x55fb2cec6060;  1 drivers
S_0x55fb2c344750 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2fb8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec6060 .functor XOR 1, L_0x55fb2cec63e0, L_0x55fb2cec6510, C4<0>, C4<0>;
L_0x55fb2cec60f0 .functor AND 1, L_0x55fb2cec63e0, L_0x55fb2cec6510, C4<1>, C4<1>;
v0x55fb2c98ff50_0 .net "S", 0 0, L_0x55fb2cec6060;  alias, 1 drivers
v0x55fb2c9908d0_0 .net "a", 0 0, L_0x55fb2cec63e0;  alias, 1 drivers
v0x55fb2c98d9f0_0 .net "b", 0 0, L_0x55fb2cec6510;  alias, 1 drivers
v0x55fb2c994da0_0 .net "cout", 0 0, L_0x55fb2cec60f0;  alias, 1 drivers
S_0x55fb2c38f150 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2fb8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec6180 .functor XOR 1, L_0x55fb2cec6060, L_0x7fd0c51363c0, C4<0>, C4<0>;
L_0x55fb2cec62c0 .functor AND 1, L_0x55fb2cec6060, L_0x7fd0c51363c0, C4<1>, C4<1>;
v0x55fb2c9956c0_0 .net "S", 0 0, L_0x55fb2cec6180;  alias, 1 drivers
v0x55fb2c992470_0 .net "a", 0 0, L_0x55fb2cec6060;  alias, 1 drivers
v0x55fb2c992d90_0 .net "b", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c996b80_0 .net "cout", 0 0, L_0x55fb2cec62c0;  alias, 1 drivers
S_0x55fb2c2a4b10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c308aa0;
 .timescale 0 0;
P_0x55fb2c99e4f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c297930 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2a4b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec5b90 .functor OR 1, L_0x55fb2cec5840, L_0x55fb2cec5ab0, C4<0>, C4<0>;
v0x55fb2c989bf0_0 .net "S", 0 0, L_0x55fb2cec5920;  1 drivers
v0x55fb2c987c90_0 .net "a", 0 0, L_0x55fb2cec5c20;  1 drivers
v0x55fb2c9a9730_0 .net "b", 0 0, L_0x55fb2cec5e00;  1 drivers
v0x55fb2c9aa050_0 .net "c_1", 0 0, L_0x55fb2cec5840;  1 drivers
v0x55fb2c9a0a50_0 .net "c_2", 0 0, L_0x55fb2cec5ab0;  1 drivers
v0x55fb2c9a1d20_0 .net "cin", 0 0, L_0x55fb2cec5f30;  1 drivers
v0x55fb2c9a2640_0 .net "cout", 0 0, L_0x55fb2cec5b90;  1 drivers
v0x55fb2c9a4650_0 .net "h_1_out", 0 0, L_0x55fb2cec56f0;  1 drivers
S_0x55fb2c270790 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c297930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec56f0 .functor XOR 1, L_0x55fb2cec5c20, L_0x55fb2cec5e00, C4<0>, C4<0>;
L_0x55fb2cec5840 .functor AND 1, L_0x55fb2cec5c20, L_0x55fb2cec5e00, C4<1>, C4<1>;
v0x55fb2c99f9a0_0 .net "S", 0 0, L_0x55fb2cec56f0;  alias, 1 drivers
v0x55fb2c9a0360_0 .net "a", 0 0, L_0x55fb2cec5c20;  alias, 1 drivers
v0x55fb2c99abd0_0 .net "b", 0 0, L_0x55fb2cec5e00;  alias, 1 drivers
v0x55fb2c986510_0 .net "cout", 0 0, L_0x55fb2cec5840;  alias, 1 drivers
S_0x55fb2c2635b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c297930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec5920 .functor XOR 1, L_0x55fb2cec56f0, L_0x55fb2cec5f30, C4<0>, C4<0>;
L_0x55fb2cec5ab0 .functor AND 1, L_0x55fb2cec56f0, L_0x55fb2cec5f30, C4<1>, C4<1>;
v0x55fb2c986e30_0 .net "S", 0 0, L_0x55fb2cec5920;  alias, 1 drivers
v0x55fb2c9878d0_0 .net "a", 0 0, L_0x55fb2cec56f0;  alias, 1 drivers
v0x55fb2c988a70_0 .net "b", 0 0, L_0x55fb2cec5f30;  alias, 1 drivers
v0x55fb2c989390_0 .net "cout", 0 0, L_0x55fb2cec5ab0;  alias, 1 drivers
S_0x55fb2c2488e0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2c330a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9b49f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cec6b90 .functor XOR 2, L_0x55fb2cec6ad0, L_0x55fb2cec54a0, C4<00>, C4<00>;
v0x55fb2c9ab8a0_0 .net *"_ivl_0", 1 0, L_0x55fb2cec6ad0;  1 drivers
L_0x7fd0c5136450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9b1e70_0 .net *"_ivl_3", 0 0, L_0x7fd0c5136450;  1 drivers
v0x55fb2c9b8c70_0 .net "a", 1 0, L_0x55fb2cec66d0;  alias, 1 drivers
v0x55fb2c9eacb0_0 .net "a_or_s", 0 0, L_0x55fb2cec6920;  alias, 1 drivers
v0x55fb2c9eb5d0_0 .net "b", 1 0, L_0x55fb2cec54a0;  alias, 1 drivers
v0x55fb2c9e8380_0 .net "cout", 0 0, L_0x55fb2cec7df0;  alias, 1 drivers
v0x55fb2c9e8ca0_0 .net "input_b", 1 0, L_0x55fb2cec6b90;  1 drivers
v0x55fb2c9ec230_0 .net "out", 1 0, L_0x55fb2cec7c90;  alias, 1 drivers
L_0x55fb2cec6ad0 .concat [ 1 1 0 0], L_0x55fb2cec6920, L_0x7fd0c5136450;
S_0x55fb2c23b700 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c2488e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c990990 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c9cced0_0 .net "S", 1 0, L_0x55fb2cec7c90;  alias, 1 drivers
v0x55fb2c9cee20_0 .net "a", 1 0, L_0x55fb2cec66d0;  alias, 1 drivers
v0x55fb2c9cf740_0 .net "b", 1 0, L_0x55fb2cec6b90;  alias, 1 drivers
v0x55fb2c9cde70_0 .net "carin", 1 0, L_0x55fb2cec7d30;  1 drivers
v0x55fb2c9d06e0_0 .net "cin", 0 0, L_0x55fb2cec6920;  alias, 1 drivers
v0x55fb2c9cb5d0_0 .net "cout", 0 0, L_0x55fb2cec7df0;  alias, 1 drivers
L_0x55fb2cec71a0 .part L_0x55fb2cec66d0, 1, 1;
L_0x55fb2cec72f0 .part L_0x55fb2cec6b90, 1, 1;
L_0x55fb2cec7420 .part L_0x55fb2cec7d30, 0, 1;
L_0x55fb2cec7a30 .part L_0x55fb2cec66d0, 0, 1;
L_0x55fb2cec7ad0 .part L_0x55fb2cec6b90, 0, 1;
L_0x55fb2cec7c90 .concat8 [ 1 1 0 0], L_0x55fb2cec7670, L_0x55fb2cec6ea0;
L_0x55fb2cec7d30 .concat8 [ 1 1 0 0], L_0x55fb2cec79a0, L_0x55fb2cec7110;
L_0x55fb2cec7df0 .part L_0x55fb2cec7d30, 1, 1;
S_0x55fb2c2844e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c23b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec79a0 .functor OR 1, L_0x55fb2cec75e0, L_0x55fb2cec7800, C4<0>, C4<0>;
v0x55fb2c9bbd20_0 .net "S", 0 0, L_0x55fb2cec7670;  1 drivers
v0x55fb2c9c6380_0 .net "a", 0 0, L_0x55fb2cec7a30;  1 drivers
v0x55fb2c9c6ca0_0 .net "b", 0 0, L_0x55fb2cec7ad0;  1 drivers
v0x55fb2c9c11e0_0 .net "c_1", 0 0, L_0x55fb2cec75e0;  1 drivers
v0x55fb2c9c1b00_0 .net "c_2", 0 0, L_0x55fb2cec7800;  1 drivers
v0x55fb2c9c3b10_0 .net "cin", 0 0, L_0x55fb2cec6920;  alias, 1 drivers
v0x55fb2c9c4430_0 .net "cout", 0 0, L_0x55fb2cec79a0;  1 drivers
v0x55fb2c9c53d0_0 .net "h_1_out", 0 0, L_0x55fb2cec7550;  1 drivers
S_0x55fb2c2ceee0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2844e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec7550 .functor XOR 1, L_0x55fb2cec7a30, L_0x55fb2cec7ad0, C4<0>, C4<0>;
L_0x55fb2cec75e0 .functor AND 1, L_0x55fb2cec7a30, L_0x55fb2cec7ad0, C4<1>, C4<1>;
v0x55fb2c9b7eb0_0 .net "S", 0 0, L_0x55fb2cec7550;  alias, 1 drivers
v0x55fb2c9b8830_0 .net "a", 0 0, L_0x55fb2cec7a30;  alias, 1 drivers
v0x55fb2c9b5950_0 .net "b", 0 0, L_0x55fb2cec7ad0;  alias, 1 drivers
v0x55fb2c9bcd00_0 .net "cout", 0 0, L_0x55fb2cec75e0;  alias, 1 drivers
S_0x55fb2c3b3e10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2844e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec7670 .functor XOR 1, L_0x55fb2cec7550, L_0x55fb2cec6920, C4<0>, C4<0>;
L_0x55fb2cec7800 .functor AND 1, L_0x55fb2cec7550, L_0x55fb2cec6920, C4<1>, C4<1>;
v0x55fb2c9bd620_0 .net "S", 0 0, L_0x55fb2cec7670;  alias, 1 drivers
v0x55fb2c9ba3d0_0 .net "a", 0 0, L_0x55fb2cec7550;  alias, 1 drivers
v0x55fb2c9bacf0_0 .net "b", 0 0, L_0x55fb2cec6920;  alias, 1 drivers
v0x55fb2c9beae0_0 .net "cout", 0 0, L_0x55fb2cec7800;  alias, 1 drivers
S_0x55fb2cb05150 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c23b700;
 .timescale 0 0;
P_0x55fb2c9c6450 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb053f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb05150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec7110 .functor OR 1, L_0x55fb2cec6dc0, L_0x55fb2cec7030, C4<0>, C4<0>;
v0x55fb2c9b1b50_0 .net "S", 0 0, L_0x55fb2cec6ea0;  1 drivers
v0x55fb2c9afbf0_0 .net "a", 0 0, L_0x55fb2cec71a0;  1 drivers
v0x55fb2c9d1690_0 .net "b", 0 0, L_0x55fb2cec72f0;  1 drivers
v0x55fb2c9d1fb0_0 .net "c_1", 0 0, L_0x55fb2cec6dc0;  1 drivers
v0x55fb2c9c89b0_0 .net "c_2", 0 0, L_0x55fb2cec7030;  1 drivers
v0x55fb2c9c9c80_0 .net "cin", 0 0, L_0x55fb2cec7420;  1 drivers
v0x55fb2c9ca5a0_0 .net "cout", 0 0, L_0x55fb2cec7110;  1 drivers
v0x55fb2c9cc5b0_0 .net "h_1_out", 0 0, L_0x55fb2cec6c70;  1 drivers
S_0x55fb2c9d9970 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb053f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec6c70 .functor XOR 1, L_0x55fb2cec71a0, L_0x55fb2cec72f0, C4<0>, C4<0>;
L_0x55fb2cec6dc0 .functor AND 1, L_0x55fb2cec71a0, L_0x55fb2cec72f0, C4<1>, C4<1>;
v0x55fb2c9c7900_0 .net "S", 0 0, L_0x55fb2cec6c70;  alias, 1 drivers
v0x55fb2c9c82c0_0 .net "a", 0 0, L_0x55fb2cec71a0;  alias, 1 drivers
v0x55fb2c9c2b30_0 .net "b", 0 0, L_0x55fb2cec72f0;  alias, 1 drivers
v0x55fb2c9ae500_0 .net "cout", 0 0, L_0x55fb2cec6dc0;  alias, 1 drivers
S_0x55fb2c977ea0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb053f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec6ea0 .functor XOR 1, L_0x55fb2cec6c70, L_0x55fb2cec7420, C4<0>, C4<0>;
L_0x55fb2cec7030 .functor AND 1, L_0x55fb2cec6c70, L_0x55fb2cec7420, C4<1>, C4<1>;
v0x55fb2c9aee20_0 .net "S", 0 0, L_0x55fb2cec6ea0;  alias, 1 drivers
v0x55fb2c9af830_0 .net "a", 0 0, L_0x55fb2cec6c70;  alias, 1 drivers
v0x55fb2c9b09d0_0 .net "b", 0 0, L_0x55fb2cec7420;  alias, 1 drivers
v0x55fb2c9b12f0_0 .net "cout", 0 0, L_0x55fb2cec7030;  alias, 1 drivers
S_0x55fb2c9037b0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2c330a00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9ba490 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513c678 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cec83e0 .functor XOR 3, L_0x7fd0c513c678, RS_0x7fd0c5249738, C4<000>, C4<000>;
v0x55fb2c9f9a10_0 .net *"_ivl_0", 2 0, L_0x7fd0c513c678;  1 drivers
v0x55fb2c9f0390_0 .net8 "a", 2 0, RS_0x7fd0c5249738;  alias, 2 drivers
v0x55fb2c9e9fc0_0 .net "a_or_s", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c9d3560_0 .net8 "b", 2 0, RS_0x7fd0c5249738;  alias, 2 drivers
v0x55fb2c9d3600_0 .net "cout", 0 0, L_0x55fb2cec9e00;  alias, 1 drivers
v0x55fb2c9d09a0_0 .net "input_b", 2 0, L_0x55fb2cec83e0;  1 drivers
v0x55fb2c9d0a40_0 .net "out", 2 0, L_0x55fb2cec9c70;  alias, 1 drivers
S_0x55fb2c843550 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9037b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9aeee0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2ca2e120_0 .net "S", 2 0, L_0x55fb2cec9c70;  alias, 1 drivers
v0x55fb2c9ffc40_0 .net8 "a", 2 0, RS_0x7fd0c5249738;  alias, 2 drivers
v0x55fb2ca078e0_0 .net "b", 2 0, L_0x55fb2cec83e0;  alias, 1 drivers
v0x55fb2ca04d20_0 .net "carin", 2 0, L_0x55fb2cec9d10;  1 drivers
v0x55fb2c9f71a0_0 .net "cin", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c9f7240_0 .net "cout", 0 0, L_0x55fb2cec9e00;  alias, 1 drivers
L_0x55fb2cec8980 .part RS_0x7fd0c5249738, 1, 1;
L_0x55fb2cec8ad0 .part L_0x55fb2cec83e0, 1, 1;
L_0x55fb2cec8c00 .part L_0x55fb2cec9d10, 0, 1;
L_0x55fb2cec9150 .part RS_0x7fd0c5249738, 2, 1;
L_0x55fb2cec9390 .part L_0x55fb2cec83e0, 2, 1;
L_0x55fb2cec94c0 .part L_0x55fb2cec9d10, 1, 1;
L_0x55fb2cec99c0 .part RS_0x7fd0c5249738, 0, 1;
L_0x55fb2cec9af0 .part L_0x55fb2cec83e0, 0, 1;
L_0x55fb2cec9c70 .concat8 [ 1 1 1 0], L_0x55fb2cec9710, L_0x55fb2cec8680, L_0x55fb2cec8e50;
L_0x55fb2cec9d10 .concat8 [ 1 1 1 0], L_0x55fb2cec9930, L_0x55fb2cec88f0, L_0x55fb2cec90c0;
L_0x55fb2cec9e00 .part L_0x55fb2cec9d10, 2, 1;
S_0x55fb2c6e84c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c843550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec9930 .functor OR 1, L_0x55fb2cec9680, L_0x55fb2cec98a0, C4<0>, C4<0>;
v0x55fb2c9fa700_0 .net "S", 0 0, L_0x55fb2cec9710;  1 drivers
v0x55fb2c9fb020_0 .net "a", 0 0, L_0x55fb2cec99c0;  1 drivers
v0x55fb2c9f5560_0 .net "b", 0 0, L_0x55fb2cec9af0;  1 drivers
v0x55fb2c9f5e80_0 .net "c_1", 0 0, L_0x55fb2cec9680;  1 drivers
v0x55fb2c9f7e90_0 .net "c_2", 0 0, L_0x55fb2cec98a0;  1 drivers
v0x55fb2c9f87b0_0 .net "cin", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c9f9750_0 .net "cout", 0 0, L_0x55fb2cec9930;  1 drivers
v0x55fb2c9fbc80_0 .net "h_1_out", 0 0, L_0x55fb2cec95f0;  1 drivers
S_0x55fb2c6869f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6e84c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec95f0 .functor XOR 1, L_0x55fb2cec99c0, L_0x55fb2cec9af0, C4<0>, C4<0>;
L_0x55fb2cec9680 .functor AND 1, L_0x55fb2cec99c0, L_0x55fb2cec9af0, C4<1>, C4<1>;
v0x55fb2c9ecbb0_0 .net "S", 0 0, L_0x55fb2cec95f0;  alias, 1 drivers
v0x55fb2c9e9cd0_0 .net "a", 0 0, L_0x55fb2cec99c0;  alias, 1 drivers
v0x55fb2c9f1080_0 .net "b", 0 0, L_0x55fb2cec9af0;  alias, 1 drivers
v0x55fb2c9f19a0_0 .net "cout", 0 0, L_0x55fb2cec9680;  alias, 1 drivers
S_0x55fb2c612300 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6e84c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec9710 .functor XOR 1, L_0x55fb2cec95f0, L_0x7fd0c51363c0, C4<0>, C4<0>;
L_0x55fb2cec98a0 .functor AND 1, L_0x55fb2cec95f0, L_0x7fd0c51363c0, C4<1>, C4<1>;
v0x55fb2c9ee750_0 .net "S", 0 0, L_0x55fb2cec9710;  alias, 1 drivers
v0x55fb2c9ef070_0 .net "a", 0 0, L_0x55fb2cec95f0;  alias, 1 drivers
v0x55fb2c9f2e60_0 .net "b", 0 0, L_0x7fd0c51363c0;  alias, 1 drivers
v0x55fb2c9f00a0_0 .net "cout", 0 0, L_0x55fb2cec98a0;  alias, 1 drivers
S_0x55fb2c552090 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c843550;
 .timescale 0 0;
P_0x55fb2c9e9d90 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c4205f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c552090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec88f0 .functor OR 1, L_0x55fb2cec85a0, L_0x55fb2cec8810, C4<0>, C4<0>;
v0x55fb2c9e3f70_0 .net "S", 0 0, L_0x55fb2cec8680;  1 drivers
v0x55fb2ca05a10_0 .net "a", 0 0, L_0x55fb2cec8980;  1 drivers
v0x55fb2ca06330_0 .net "b", 0 0, L_0x55fb2cec8ad0;  1 drivers
v0x55fb2c9fcd30_0 .net "c_1", 0 0, L_0x55fb2cec85a0;  1 drivers
v0x55fb2c9fe000_0 .net "c_2", 0 0, L_0x55fb2cec8810;  1 drivers
v0x55fb2c9fe920_0 .net "cin", 0 0, L_0x55fb2cec8c00;  1 drivers
v0x55fb2ca00930_0 .net "cout", 0 0, L_0x55fb2cec88f0;  1 drivers
v0x55fb2ca01250_0 .net "h_1_out", 0 0, L_0x55fb2cec8450;  1 drivers
S_0x55fb2c3beb20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec8450 .functor XOR 1, L_0x55fb2cec8980, L_0x55fb2cec8ad0, C4<0>, C4<0>;
L_0x55fb2cec85a0 .functor AND 1, L_0x55fb2cec8980, L_0x55fb2cec8ad0, C4<1>, C4<1>;
v0x55fb2c9fc640_0 .net "S", 0 0, L_0x55fb2cec8450;  alias, 1 drivers
v0x55fb2c9f6eb0_0 .net "a", 0 0, L_0x55fb2cec8980;  alias, 1 drivers
v0x55fb2c9e2880_0 .net "b", 0 0, L_0x55fb2cec8ad0;  alias, 1 drivers
v0x55fb2c9e31a0_0 .net "cout", 0 0, L_0x55fb2cec85a0;  alias, 1 drivers
S_0x55fb2c34a430 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4205f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec8680 .functor XOR 1, L_0x55fb2cec8450, L_0x55fb2cec8c00, C4<0>, C4<0>;
L_0x55fb2cec8810 .functor AND 1, L_0x55fb2cec8450, L_0x55fb2cec8c00, C4<1>, C4<1>;
v0x55fb2c9e3bb0_0 .net "S", 0 0, L_0x55fb2cec8680;  alias, 1 drivers
v0x55fb2c9e4d50_0 .net "a", 0 0, L_0x55fb2cec8450;  alias, 1 drivers
v0x55fb2c9e5670_0 .net "b", 0 0, L_0x55fb2cec8c00;  alias, 1 drivers
v0x55fb2c9e5ed0_0 .net "cout", 0 0, L_0x55fb2cec8810;  alias, 1 drivers
S_0x55fb2ca024b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c843550;
 .timescale 0 0;
P_0x55fb2ca05ae0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c9cb8c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca024b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec90c0 .functor OR 1, L_0x55fb2cec8dc0, L_0x55fb2cec8fe0, C4<0>, C4<0>;
v0x55fb2c9d3800_0 .net "S", 0 0, L_0x55fb2cec8e50;  1 drivers
v0x55fb2c9df5d0_0 .net "a", 0 0, L_0x55fb2cec9150;  1 drivers
v0x55fb2ca12800_0 .net "b", 0 0, L_0x55fb2cec9390;  1 drivers
v0x55fb2c982930_0 .net "c_1", 0 0, L_0x55fb2cec8dc0;  1 drivers
v0x55fb2ca6c510_0 .net "c_2", 0 0, L_0x55fb2cec8fe0;  1 drivers
v0x55fb2ca2e730_0 .net "cin", 0 0, L_0x55fb2cec94c0;  1 drivers
v0x55fb2c958570_0 .net "cout", 0 0, L_0x55fb2cec90c0;  1 drivers
v0x55fb2c958610_0 .net "h_1_out", 0 0, L_0x55fb2cec8d30;  1 drivers
S_0x55fb2c92c2f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9cb8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec8d30 .functor XOR 1, L_0x55fb2cec9150, L_0x55fb2cec9390, C4<0>, C4<0>;
L_0x55fb2cec8dc0 .functor AND 1, L_0x55fb2cec9150, L_0x55fb2cec9390, C4<1>, C4<1>;
v0x55fb2ca031a0_0 .net "S", 0 0, L_0x55fb2cec8d30;  alias, 1 drivers
v0x55fb2ca03ac0_0 .net "a", 0 0, L_0x55fb2cec9150;  alias, 1 drivers
v0x55fb2ca021f0_0 .net "b", 0 0, L_0x55fb2cec9390;  alias, 1 drivers
v0x55fb2ca04a60_0 .net "cout", 0 0, L_0x55fb2cec8dc0;  alias, 1 drivers
S_0x55fb2c8f5700 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9cb8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec8e50 .functor XOR 1, L_0x55fb2cec8d30, L_0x55fb2cec94c0, C4<0>, C4<0>;
L_0x55fb2cec8fe0 .functor AND 1, L_0x55fb2cec8d30, L_0x55fb2cec94c0, C4<1>, C4<1>;
v0x55fb2c9ff950_0 .net "S", 0 0, L_0x55fb2cec8e50;  alias, 1 drivers
v0x55fb2c9df770_0 .net "a", 0 0, L_0x55fb2cec8d30;  alias, 1 drivers
v0x55fb2c9e61f0_0 .net "b", 0 0, L_0x55fb2cec94c0;  alias, 1 drivers
v0x55fb2c9ecff0_0 .net "cout", 0 0, L_0x55fb2cec8fe0;  alias, 1 drivers
S_0x55fb2c86c080 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2c330a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9d38d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cec46d0 .functor XOR 1, L_0x7fd0c5136378, L_0x55fb2cec3f50, C4<0>, C4<0>;
v0x55fb2c9d68f0_0 .net "a", 0 0, L_0x55fb2cec3eb0;  alias, 1 drivers
v0x55fb2ca214d0_0 .net "a_or_s", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2ca2b690_0 .net "b", 0 0, L_0x55fb2cec3f50;  alias, 1 drivers
v0x55fb2ca2b730_0 .net "cout", 0 0, L_0x55fb2cec4ca0;  alias, 1 drivers
v0x55fb2ca28e20_0 .net "input_b", 0 0, L_0x55fb2cec46d0;  1 drivers
v0x55fb2ca28ec0_0 .net "out", 0 0, L_0x55fb2cec4ab0;  alias, 1 drivers
S_0x55fb2c8354a0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c86c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c86c210 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cec4ca0 .functor BUFZ 1, L_0x55fb2cec4bf0, C4<0>, C4<0>, C4<0>;
v0x55fb2ca3dd30_0 .net "S", 0 0, L_0x55fb2cec4ab0;  alias, 1 drivers
v0x55fb2ca3b4c0_0 .net "a", 0 0, L_0x55fb2cec3eb0;  alias, 1 drivers
v0x55fb2ca38c50_0 .net "b", 0 0, L_0x55fb2cec46d0;  alias, 1 drivers
v0x55fb2ca363e0_0 .net "carin", 0 0, L_0x55fb2cec4bf0;  1 drivers
v0x55fb2ca33b70_0 .net "cin", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2c9dc760_0 .net "cout", 0 0, L_0x55fb2cec4ca0;  alias, 1 drivers
S_0x55fb2c972430 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c8354a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec4bf0 .functor OR 1, L_0x55fb2cec4910, L_0x55fb2cec4b60, C4<0>, C4<0>;
v0x55fb2c9a8a40_0 .net "S", 0 0, L_0x55fb2cec4ab0;  alias, 1 drivers
v0x55fb2c9a61d0_0 .net "a", 0 0, L_0x55fb2cec3eb0;  alias, 1 drivers
v0x55fb2c99aec0_0 .net "b", 0 0, L_0x55fb2cec46d0;  alias, 1 drivers
v0x55fb2c99d730_0 .net "c_1", 0 0, L_0x55fb2cec4910;  1 drivers
v0x55fb2c9940b0_0 .net "c_2", 0 0, L_0x55fb2cec4b60;  1 drivers
v0x55fb2c98dce0_0 .net "cin", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2ca31300_0 .net "cout", 0 0, L_0x55fb2cec4bf0;  alias, 1 drivers
v0x55fb2ca313a0_0 .net "h_1_out", 0 0, L_0x55fb2cec4860;  1 drivers
S_0x55fb2c710ff0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c972430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec4860 .functor XOR 1, L_0x55fb2cec3eb0, L_0x55fb2cec46d0, C4<0>, C4<0>;
L_0x55fb2cec4910 .functor AND 1, L_0x55fb2cec3eb0, L_0x55fb2cec46d0, C4<1>, C4<1>;
v0x55fb2c9ce130_0 .net "S", 0 0, L_0x55fb2cec4860;  alias, 1 drivers
v0x55fb2c9c2e20_0 .net "a", 0 0, L_0x55fb2cec3eb0;  alias, 1 drivers
v0x55fb2c9c5690_0 .net "b", 0 0, L_0x55fb2cec46d0;  alias, 1 drivers
v0x55fb2c9bc010_0 .net "cout", 0 0, L_0x55fb2cec4910;  alias, 1 drivers
S_0x55fb2c6da410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c972430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec4ab0 .functor XOR 1, L_0x55fb2cec4860, L_0x7fd0c5136378, C4<0>, C4<0>;
L_0x55fb2cec4b60 .functor AND 1, L_0x55fb2cec4860, L_0x7fd0c5136378, C4<1>, C4<1>;
v0x55fb2c9b5c40_0 .net "S", 0 0, L_0x55fb2cec4ab0;  alias, 1 drivers
v0x55fb2c9b5ce0_0 .net "a", 0 0, L_0x55fb2cec4860;  alias, 1 drivers
v0x55fb2c9a3960_0 .net "b", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2c9ab600_0 .net "cout", 0 0, L_0x55fb2cec4b60;  alias, 1 drivers
S_0x55fb2c63ae40 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2c330a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9e3c70 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cec4d50 .functor XOR 1, L_0x7fd0c5136378, L_0x55fb2cec4170, C4<0>, C4<0>;
v0x55fb2c8fd3a0_0 .net "a", 0 0, L_0x55fb2cec40d0;  alias, 1 drivers
v0x55fb2c8fa7e0_0 .net "a_or_s", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2c8f7f70_0 .net "b", 0 0, L_0x55fb2cec4170;  alias, 1 drivers
v0x55fb2c8f8010_0 .net "cout", 0 0, L_0x55fb2cec5360;  alias, 1 drivers
v0x55fb2c8ecc60_0 .net "input_b", 0 0, L_0x55fb2cec4d50;  1 drivers
v0x55fb2c8ef4d0_0 .net "out", 0 0, L_0x55fb2cec5170;  alias, 1 drivers
S_0x55fb2c604250 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c63ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9ffa10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cec5360 .functor BUFZ 1, L_0x55fb2cec52b0, C4<0>, C4<0>, C4<0>;
v0x55fb2c92eb60_0 .net "S", 0 0, L_0x55fb2cec5170;  alias, 1 drivers
v0x55fb2c920fe0_0 .net "a", 0 0, L_0x55fb2cec40d0;  alias, 1 drivers
v0x55fb2c923850_0 .net "b", 0 0, L_0x55fb2cec4d50;  alias, 1 drivers
v0x55fb2c91a1d0_0 .net "carin", 0 0, L_0x55fb2cec52b0;  1 drivers
v0x55fb2c913e00_0 .net "cin", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2c913ea0_0 .net "cout", 0 0, L_0x55fb2cec5360;  alias, 1 drivers
S_0x55fb2c57abd0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c604250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cec52b0 .functor OR 1, L_0x55fb2cec4fd0, L_0x55fb2cec5220, C4<0>, C4<0>;
v0x55fb2ca124e0_0 .net "S", 0 0, L_0x55fb2cec5170;  alias, 1 drivers
v0x55fb2ca0f9b0_0 .net "a", 0 0, L_0x55fb2cec40d0;  alias, 1 drivers
v0x55fb2ca0d140_0 .net "b", 0 0, L_0x55fb2cec4d50;  alias, 1 drivers
v0x55fb2c957f60_0 .net "c_1", 0 0, L_0x55fb2cec4fd0;  1 drivers
v0x55fb2c929a80_0 .net "c_2", 0 0, L_0x55fb2cec5220;  1 drivers
v0x55fb2c929b20_0 .net "cin", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2c931720_0 .net "cout", 0 0, L_0x55fb2cec52b0;  alias, 1 drivers
v0x55fb2c9317c0_0 .net "h_1_out", 0 0, L_0x55fb2cec4f20;  1 drivers
S_0x55fb2c543fe0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c57abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec4f20 .functor XOR 1, L_0x55fb2cec40d0, L_0x55fb2cec4d50, C4<0>, C4<0>;
L_0x55fb2cec4fd0 .functor AND 1, L_0x55fb2cec40d0, L_0x55fb2cec4d50, C4<1>, C4<1>;
v0x55fb2ca265b0_0 .net "S", 0 0, L_0x55fb2cec4f20;  alias, 1 drivers
v0x55fb2ca23d40_0 .net "a", 0 0, L_0x55fb2cec40d0;  alias, 1 drivers
v0x55fb2ca15920_0 .net "b", 0 0, L_0x55fb2cec4d50;  alias, 1 drivers
v0x55fb2ca1d530_0 .net "cout", 0 0, L_0x55fb2cec4fd0;  alias, 1 drivers
S_0x55fb2c680f80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c57abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cec5170 .functor XOR 1, L_0x55fb2cec4f20, L_0x7fd0c5136378, C4<0>, C4<0>;
L_0x55fb2cec5220 .functor AND 1, L_0x55fb2cec4f20, L_0x7fd0c5136378, C4<1>, C4<1>;
v0x55fb2ca1aa00_0 .net "S", 0 0, L_0x55fb2cec5170;  alias, 1 drivers
v0x55fb2ca1aaa0_0 .net "a", 0 0, L_0x55fb2cec4f20;  alias, 1 drivers
v0x55fb2ca18190_0 .net "b", 0 0, L_0x7fd0c5136378;  alias, 1 drivers
v0x55fb2ca0a8d0_0 .net "cout", 0 0, L_0x55fb2cec5220;  alias, 1 drivers
S_0x55fb2c449130 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2c330a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4492c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c8a7900_0 .net "S", 3 0, L_0x55fb2cecc310;  alias, 1 drivers
v0x55fb2c8a5090_0 .net8 "a", 3 0, RS_0x7fd0c524b5f8;  alias, 2 drivers
v0x55fb2c8a2820_0 .net8 "b", 3 0, RS_0x7fd0c524b628;  alias, 2 drivers
v0x55fb2c89ffb0_0 .net "carin", 3 0, L_0x55fb2cecc420;  1 drivers
v0x55fb2c89d740_0 .net "cin", 0 0, L_0x55fb2cec9e00;  alias, 1 drivers
v0x55fb2c89d7e0_0 .net "cout", 0 0, L_0x55fb2cecc5a0;  alias, 1 drivers
L_0x55fb2ceca7c0 .part RS_0x7fd0c524b5f8, 1, 1;
L_0x55fb2ceca9a0 .part RS_0x7fd0c524b628, 1, 1;
L_0x55fb2cecab60 .part L_0x55fb2cecc420, 0, 1;
L_0x55fb2cecb010 .part RS_0x7fd0c524b5f8, 2, 1;
L_0x55fb2cecb140 .part RS_0x7fd0c524b628, 2, 1;
L_0x55fb2cecb270 .part L_0x55fb2cecc420, 1, 1;
L_0x55fb2cecb810 .part RS_0x7fd0c524b5f8, 3, 1;
L_0x55fb2cecb940 .part RS_0x7fd0c524b628, 3, 1;
L_0x55fb2cecbac0 .part L_0x55fb2cecc420, 2, 1;
L_0x55fb2cecc140 .part RS_0x7fd0c524b5f8, 0, 1;
L_0x55fb2cecc1e0 .part RS_0x7fd0c524b628, 0, 1;
L_0x55fb2cecc310 .concat8 [ 1 1 1 1], L_0x55fb2cecbd30, L_0x55fb2ceca4c0, L_0x55fb2cecadb0, L_0x55fb2cecb510;
L_0x55fb2cecc420 .concat8 [ 1 1 1 1], L_0x55fb2cecc0b0, L_0x55fb2ceca730, L_0x55fb2cecaf80, L_0x55fb2cecb780;
L_0x55fb2cecc5a0 .part L_0x55fb2cecc420, 3, 1;
S_0x55fb2c412540 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c449130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cecc0b0 .functor OR 1, L_0x55fb2cecbca0, L_0x55fb2cecbec0, C4<0>, C4<0>;
v0x55fb2c8c7570_0 .net "S", 0 0, L_0x55fb2cecbd30;  1 drivers
v0x55fb2c8bdef0_0 .net "a", 0 0, L_0x55fb2cecc140;  1 drivers
v0x55fb2c8b7b20_0 .net "b", 0 0, L_0x55fb2cecc1e0;  1 drivers
v0x55fb2c96a3e0_0 .net "c_1", 0 0, L_0x55fb2cecbca0;  1 drivers
v0x55fb2c967b70_0 .net "c_2", 0 0, L_0x55fb2cecbec0;  1 drivers
v0x55fb2c967c10_0 .net "cin", 0 0, L_0x55fb2cec9e00;  alias, 1 drivers
v0x55fb2c965300_0 .net "cout", 0 0, L_0x55fb2cecc0b0;  1 drivers
v0x55fb2c9653a0_0 .net "h_1_out", 0 0, L_0x55fb2cecbbf0;  1 drivers
S_0x55fb2c372f70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c412540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecbbf0 .functor XOR 1, L_0x55fb2cecc140, L_0x55fb2cecc1e0, C4<0>, C4<0>;
L_0x55fb2cecbca0 .functor AND 1, L_0x55fb2cecc140, L_0x55fb2cecc1e0, C4<1>, C4<1>;
v0x55fb2c8e5e50_0 .net "S", 0 0, L_0x55fb2cecbbf0;  alias, 1 drivers
v0x55fb2c8dfa80_0 .net "a", 0 0, L_0x55fb2cecc140;  alias, 1 drivers
v0x55fb2c8cd7a0_0 .net "b", 0 0, L_0x55fb2cecc1e0;  alias, 1 drivers
v0x55fb2c8d5440_0 .net "cout", 0 0, L_0x55fb2cecbca0;  alias, 1 drivers
S_0x55fb2c33c380 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c412540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecbd30 .functor XOR 1, L_0x55fb2cecbbf0, L_0x55fb2cec9e00, C4<0>, C4<0>;
L_0x55fb2cecbec0 .functor AND 1, L_0x55fb2cecbbf0, L_0x55fb2cec9e00, C4<1>, C4<1>;
v0x55fb2c8d2880_0 .net "S", 0 0, L_0x55fb2cecbd30;  alias, 1 drivers
v0x55fb2c8d2920_0 .net "a", 0 0, L_0x55fb2cecbbf0;  alias, 1 drivers
v0x55fb2c8d0010_0 .net "b", 0 0, L_0x55fb2cec9e00;  alias, 1 drivers
v0x55fb2c8c4d00_0 .net "cout", 0 0, L_0x55fb2cecbec0;  alias, 1 drivers
S_0x55fb2c2b2d00 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c449130;
 .timescale 0 0;
P_0x55fb2c9d69d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c3b90b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2b2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceca730 .functor OR 1, L_0x55fb2ceca3e0, L_0x55fb2ceca650, C4<0>, C4<0>;
v0x55fb2c952c60_0 .net "S", 0 0, L_0x55fb2ceca4c0;  1 drivers
v0x55fb2c9503f0_0 .net "a", 0 0, L_0x55fb2ceca7c0;  1 drivers
v0x55fb2c94db80_0 .net "b", 0 0, L_0x55fb2ceca9a0;  1 drivers
v0x55fb2c93f760_0 .net "c_1", 0 0, L_0x55fb2ceca3e0;  1 drivers
v0x55fb2c947370_0 .net "c_2", 0 0, L_0x55fb2ceca650;  1 drivers
v0x55fb2c944840_0 .net "cin", 0 0, L_0x55fb2cecab60;  1 drivers
v0x55fb2c941fd0_0 .net "cout", 0 0, L_0x55fb2ceca730;  1 drivers
v0x55fb2c942070_0 .net "h_1_out", 0 0, L_0x55fb2ceca330;  1 drivers
S_0x55fb2cb01e50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3b90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceca330 .functor XOR 1, L_0x55fb2ceca7c0, L_0x55fb2ceca9a0, C4<0>, C4<0>;
L_0x55fb2ceca3e0 .functor AND 1, L_0x55fb2ceca7c0, L_0x55fb2ceca9a0, C4<1>, C4<1>;
v0x55fb2c962a90_0 .net "S", 0 0, L_0x55fb2ceca330;  alias, 1 drivers
v0x55fb2c960220_0 .net "a", 0 0, L_0x55fb2ceca7c0;  alias, 1 drivers
v0x55fb2c95d9b0_0 .net "b", 0 0, L_0x55fb2ceca9a0;  alias, 1 drivers
v0x55fb2c9065a0_0 .net "cout", 0 0, L_0x55fb2ceca3e0;  alias, 1 drivers
S_0x55fb2c7c2b20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3b90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceca4c0 .functor XOR 1, L_0x55fb2ceca330, L_0x55fb2cecab60, C4<0>, C4<0>;
L_0x55fb2ceca650 .functor AND 1, L_0x55fb2ceca330, L_0x55fb2cecab60, C4<1>, C4<1>;
v0x55fb2c900730_0 .net "S", 0 0, L_0x55fb2ceca4c0;  alias, 1 drivers
v0x55fb2c9007d0_0 .net "a", 0 0, L_0x55fb2ceca330;  alias, 1 drivers
v0x55fb2c94b310_0 .net "b", 0 0, L_0x55fb2cecab60;  alias, 1 drivers
v0x55fb2c9554d0_0 .net "cout", 0 0, L_0x55fb2ceca650;  alias, 1 drivers
S_0x55fb2c9ebf60 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c449130;
 .timescale 0 0;
P_0x55fb2c8fd480 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c9d2940 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c9ebf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cecaf80 .functor OR 1, L_0x55fb2cecad20, L_0x55fb2cecaef0, C4<0>, C4<0>;
v0x55fb2c86e8f0_0 .net "S", 0 0, L_0x55fb2cecadb0;  1 drivers
v0x55fb2c860d80_0 .net "a", 0 0, L_0x55fb2cecb010;  1 drivers
v0x55fb2c8635e0_0 .net "b", 0 0, L_0x55fb2cecb140;  1 drivers
v0x55fb2c859f70_0 .net "c_1", 0 0, L_0x55fb2cecad20;  1 drivers
v0x55fb2c853ba0_0 .net "c_2", 0 0, L_0x55fb2cecaef0;  1 drivers
v0x55fb2c83d140_0 .net "cin", 0 0, L_0x55fb2cecb270;  1 drivers
v0x55fb2c83a580_0 .net "cout", 0 0, L_0x55fb2cecaf80;  1 drivers
v0x55fb2c83a620_0 .net "h_1_out", 0 0, L_0x55fb2cecac90;  1 drivers
S_0x55fb2c9b7be0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9d2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecac90 .functor XOR 1, L_0x55fb2cecb010, L_0x55fb2cecb140, C4<0>, C4<0>;
L_0x55fb2cecad20 .functor AND 1, L_0x55fb2cecb010, L_0x55fb2cecb140, C4<1>, C4<1>;
v0x55fb2c934710_0 .net "S", 0 0, L_0x55fb2cecac90;  alias, 1 drivers
v0x55fb2c93c320_0 .net "a", 0 0, L_0x55fb2cecb010;  alias, 1 drivers
v0x55fb2c9397f0_0 .net "b", 0 0, L_0x55fb2cecb140;  alias, 1 drivers
v0x55fb2c936f80_0 .net "cout", 0 0, L_0x55fb2cecad20;  alias, 1 drivers
S_0x55fb2c9aa9e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9d2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecadb0 .functor XOR 1, L_0x55fb2cecac90, L_0x55fb2cecb270, C4<0>, C4<0>;
L_0x55fb2cecaef0 .functor AND 1, L_0x55fb2cecac90, L_0x55fb2cecb270, C4<1>, C4<1>;
v0x55fb2c897cf0_0 .net "S", 0 0, L_0x55fb2cecadb0;  alias, 1 drivers
v0x55fb2c897d90_0 .net "a", 0 0, L_0x55fb2cecac90;  alias, 1 drivers
v0x55fb2c869810_0 .net "b", 0 0, L_0x55fb2cecb270;  alias, 1 drivers
v0x55fb2c8714b0_0 .net "cout", 0 0, L_0x55fb2cecaef0;  alias, 1 drivers
S_0x55fb2c98fc80 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c449130;
 .timescale 0 0;
P_0x55fb2c9347f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c9de700 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c98fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cecb780 .functor OR 1, L_0x55fb2cecb430, L_0x55fb2cecb6a0, C4<0>, C4<0>;
v0x55fb2c812620_0 .net "S", 0 0, L_0x55fb2cecb510;  1 drivers
v0x55fb2c80fdb0_0 .net "a", 0 0, L_0x55fb2cecb810;  1 drivers
v0x55fb2c804aa0_0 .net "b", 0 0, L_0x55fb2cecb940;  1 drivers
v0x55fb2c807310_0 .net "c_1", 0 0, L_0x55fb2cecb430;  1 drivers
v0x55fb2c7fdc90_0 .net "c_2", 0 0, L_0x55fb2cecb6a0;  1 drivers
v0x55fb2c7f78c0_0 .net "cin", 0 0, L_0x55fb2cecbac0;  1 drivers
v0x55fb2c8aa170_0 .net "cout", 0 0, L_0x55fb2cecb780;  1 drivers
v0x55fb2c8aa210_0 .net "h_1_out", 0 0, L_0x55fb2cecb3a0;  1 drivers
S_0x55fb2c9d8890 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9de700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecb3a0 .functor XOR 1, L_0x55fb2cecb810, L_0x55fb2cecb940, C4<0>, C4<0>;
L_0x55fb2cecb430 .functor AND 1, L_0x55fb2cecb810, L_0x55fb2cecb940, C4<1>, C4<1>;
v0x55fb2c837d10_0 .net "S", 0 0, L_0x55fb2cecb3a0;  alias, 1 drivers
v0x55fb2c82ca00_0 .net "a", 0 0, L_0x55fb2cecb810;  alias, 1 drivers
v0x55fb2c82f270_0 .net "b", 0 0, L_0x55fb2cecb940;  alias, 1 drivers
v0x55fb2c825bf0_0 .net "cout", 0 0, L_0x55fb2cecb430;  alias, 1 drivers
S_0x55fb2ca2d630 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9de700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecb510 .functor XOR 1, L_0x55fb2cecb3a0, L_0x55fb2cecbac0, C4<0>, C4<0>;
L_0x55fb2cecb6a0 .functor AND 1, L_0x55fb2cecb3a0, L_0x55fb2cecbac0, C4<1>, C4<1>;
v0x55fb2c81f820_0 .net "S", 0 0, L_0x55fb2cecb510;  alias, 1 drivers
v0x55fb2c81f8c0_0 .net "a", 0 0, L_0x55fb2cecb3a0;  alias, 1 drivers
v0x55fb2c80d540_0 .net "b", 0 0, L_0x55fb2cecbac0;  alias, 1 drivers
v0x55fb2c8151e0_0 .net "cout", 0 0, L_0x55fb2cecb6a0;  alias, 1 drivers
S_0x55fb2ca11950 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2c329e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cecef30 .functor BUFZ 2, L_0x55fb2cecd740, C4<00>, C4<00>, C4<00>;
L_0x55fb2cecf1c0 .functor BUFZ 2, L_0x55fb2ceceac0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cecf230 .functor AND 1, L_0x55fb2cecee40, L_0x55fb2cecf080, C4<1>, C4<1>;
L_0x55fb2cecf3e0 .functor AND 1, L_0x55fb2ceceda0, L_0x55fb2cecefe0, C4<1>, C4<1>;
L_0x55fb2ced0320 .functor AND 1, L_0x55fb2cecf9c0, L_0x55fb2ced0080, C4<1>, C4<1>;
L_0x55fb2ced1830 .functor XOR 1, L_0x55fb2cecfbb0, L_0x55fb2ced0270, C4<0>, C4<0>;
L_0x55fb2ced2f70 .functor BUFZ 2, L_0x55fb2cecf2a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2ced30d0 .functor BUFZ 2, L_0x55fb2ced2ba0, C4<00>, C4<00>, C4<00>;
L_0x55fb2ced4e60 .functor BUFZ 2, L_0x55fb2cecf450, C4<00>, C4<00>, C4<00>;
L_0x55fb2ced5000 .functor BUFZ 3, L_0x55fb2ced4b00, C4<000>, C4<000>, C4<000>;
v0x55fb2c35aa80_0 .net "X", 1 0, L_0x55fb2cecd740;  alias, 1 drivers
v0x55fb2c344020_0 .net "Xe", 0 0, L_0x55fb2cecee40;  1 drivers
v0x55fb2c341460_0 .net "Xn", 0 0, L_0x55fb2ceceda0;  1 drivers
v0x55fb2c33ebf0_0 .net "Y", 1 0, L_0x55fb2ceceac0;  alias, 1 drivers
v0x55fb2c33ec90_0 .net "Ye", 0 0, L_0x55fb2cecf080;  1 drivers
v0x55fb2c3338e0_0 .net "Yn", 0 0, L_0x55fb2cecefe0;  1 drivers
v0x55fb2c333980_0 .net "Z", 3 0, o0x7fd0c529ed38;  alias, 0 drivers
v0x55fb2c336150_0 .net *"_ivl_12", 0 0, L_0x55fb2cecf230;  1 drivers
L_0x7fd0c5136648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c3361f0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5136648;  1 drivers
v0x55fb2c32cad0_0 .net *"_ivl_21", 0 0, L_0x55fb2cecf3e0;  1 drivers
L_0x7fd0c5136690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c326700_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5136690;  1 drivers
v0x55fb2c314420_0 .net *"_ivl_34", 0 0, L_0x55fb2ced0320;  1 drivers
L_0x7fd0c5136768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c31c0c0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5136768;  1 drivers
v0x55fb2c319500_0 .net *"_ivl_4", 1 0, L_0x55fb2cecef30;  1 drivers
v0x55fb2c316c90_0 .net *"_ivl_50", 1 0, L_0x55fb2ced2f70;  1 drivers
v0x55fb2c30b980_0 .net *"_ivl_54", 1 0, L_0x55fb2ced30d0;  1 drivers
v0x55fb2c30e1f0_0 .net *"_ivl_62", 1 0, L_0x55fb2ced4e60;  1 drivers
v0x55fb2c30e290_0 .net *"_ivl_66", 2 0, L_0x55fb2ced5000;  1 drivers
v0x55fb2c2fe7a0_0 .net *"_ivl_9", 1 0, L_0x55fb2cecf1c0;  1 drivers
L_0x7fd0c5136720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c3b1060_0 .net "add", 0 0, L_0x7fd0c5136720;  1 drivers
L_0x7fd0c51367f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524dc98 .resolv tri, L_0x7fd0c51367f8, L_0x55fb2ced2e80;
v0x55fb2c3b1100_0 .net8 "big_z0", 2 0, RS_0x7fd0c524dc98;  2 drivers
v0x55fb2c3abf80_0 .net "big_z0_z1", 2 0, L_0x55fb2ced4b00;  1 drivers
L_0x7fd0c5136840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524ff48 .resolv tri, L_0x7fd0c5136840, L_0x55fb2ced2fe0;
v0x55fb2c3a9710_0 .net8 "big_z1", 2 0, RS_0x7fd0c524ff48;  2 drivers
L_0x7fd0c51368d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524fb88 .resolv tri, L_0x7fd0c51368d0, L_0x55fb2ced4f60;
v0x55fb2c3a6ea0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c524fb88;  2 drivers
L_0x7fd0c5136888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c524fb58 .resolv tri, L_0x7fd0c5136888, L_0x55fb2ced4dc0;
v0x55fb2c3a4630_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c524fb58;  2 drivers
v0x55fb2c34d220_0 .net "cout_z0_z1", 0 0, L_0x55fb2ced4c90;  1 drivers
v0x55fb2c34d2c0_0 .net "cout_z1", 0 0, L_0x55fb2ced2d00;  1 drivers
v0x55fb2c3473b0_0 .net "cout_z1_1", 0 0, L_0x55fb2ced1740;  1 drivers
v0x55fb2c391f90_0 .net "dummy_cout", 0 0, L_0x55fb2ced6cf0;  1 drivers
v0x55fb2c392030_0 .net "signX", 0 0, L_0x55fb2cecfbb0;  1 drivers
v0x55fb2c39c150_0 .net "signY", 0 0, L_0x55fb2ced0270;  1 drivers
v0x55fb2c3998e0_0 .net "sign_z3", 0 0, L_0x55fb2ced1830;  1 drivers
L_0x7fd0c51366d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c399980_0 .net "sub", 0 0, L_0x7fd0c51366d8;  1 drivers
v0x55fb2c397070_0 .net "z", 3 0, L_0x55fb2ced6ab0;  1 drivers
v0x55fb2c397110_0 .net "z0", 1 0, L_0x55fb2cecf2a0;  1 drivers
v0x55fb2c394800_0 .net "z1", 1 0, L_0x55fb2ced2ba0;  1 drivers
v0x55fb2c3948a0_0 .net "z1_1", 1 0, L_0x55fb2ced15e0;  1 drivers
v0x55fb2c3863e0_0 .net "z2", 1 0, L_0x55fb2cecf450;  1 drivers
v0x55fb2c38dff0_0 .net "z3", 1 0, L_0x55fb2ced03b0;  1 drivers
v0x55fb2c38e090_0 .net "z3_1", 0 0, L_0x55fb2cecf9c0;  1 drivers
v0x55fb2c38b4c0_0 .net "z3_2", 0 0, L_0x55fb2ced0080;  1 drivers
L_0x55fb2ceceda0 .part L_0x55fb2cecef30, 1, 1;
L_0x55fb2cecee40 .part L_0x55fb2cecef30, 0, 1;
L_0x55fb2cecefe0 .part L_0x55fb2cecf1c0, 1, 1;
L_0x55fb2cecf080 .part L_0x55fb2cecf1c0, 0, 1;
L_0x55fb2cecf2a0 .concat8 [ 1 1 0 0], L_0x55fb2cecf230, L_0x7fd0c5136648;
L_0x55fb2cecf450 .concat8 [ 1 1 0 0], L_0x55fb2cecf3e0, L_0x7fd0c5136690;
L_0x55fb2ced03b0 .concat8 [ 1 1 0 0], L_0x55fb2ced0320, L_0x7fd0c5136768;
L_0x55fb2ced2e80 .part/pv L_0x55fb2ced2f70, 0, 2, 3;
L_0x55fb2ced2fe0 .part/pv L_0x55fb2ced30d0, 1, 2, 3;
L_0x55fb2ced4dc0 .part/pv L_0x55fb2ced4e60, 2, 2, 4;
L_0x55fb2ced4f60 .part/pv L_0x55fb2ced5000, 0, 3, 4;
S_0x55fb2c915da0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2ca11950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8a5170 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c750 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2ced0540 .functor XOR 2, L_0x7fd0c513c750, L_0x55fb2cecf450, C4<00>, C4<00>;
v0x55fb2c6b24b0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c750;  1 drivers
v0x55fb2c6ba150_0 .net "a", 1 0, L_0x55fb2cecf2a0;  alias, 1 drivers
v0x55fb2c6b7590_0 .net "a_or_s", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2c6b4d20_0 .net "b", 1 0, L_0x55fb2cecf450;  alias, 1 drivers
v0x55fb2c6b4dc0_0 .net "cout", 0 0, L_0x55fb2ced1740;  alias, 1 drivers
v0x55fb2c6a9a10_0 .net "input_b", 1 0, L_0x55fb2ced0540;  1 drivers
v0x55fb2c6ac280_0 .net "out", 1 0, L_0x55fb2ced15e0;  alias, 1 drivers
S_0x55fb2c8fc780 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c915da0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c846420 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c6df4f0_0 .net "S", 1 0, L_0x55fb2ced15e0;  alias, 1 drivers
v0x55fb2c6dcc80_0 .net "a", 1 0, L_0x55fb2cecf2a0;  alias, 1 drivers
v0x55fb2c6d1970_0 .net "b", 1 0, L_0x55fb2ced0540;  alias, 1 drivers
v0x55fb2c6d41e0_0 .net "carin", 1 0, L_0x55fb2ced1680;  1 drivers
v0x55fb2c6cab60_0 .net "cin", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2c6c4790_0 .net "cout", 0 0, L_0x55fb2ced1740;  alias, 1 drivers
L_0x55fb2ced0b30 .part L_0x55fb2cecf2a0, 1, 1;
L_0x55fb2ced0d10 .part L_0x55fb2ced0540, 1, 1;
L_0x55fb2ced0e40 .part L_0x55fb2ced1680, 0, 1;
L_0x55fb2ced12f0 .part L_0x55fb2cecf2a0, 0, 1;
L_0x55fb2ced1420 .part L_0x55fb2ced0540, 0, 1;
L_0x55fb2ced15e0 .concat8 [ 1 1 0 0], L_0x55fb2ced1090, L_0x55fb2ced0830;
L_0x55fb2ced1680 .concat8 [ 1 1 0 0], L_0x55fb2ced1260, L_0x55fb2ced0aa0;
L_0x55fb2ced1740 .part L_0x55fb2ced1680, 1, 1;
S_0x55fb2c8e1a20 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c8fc780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced1260 .functor OR 1, L_0x55fb2ced1000, L_0x55fb2ced11d0, C4<0>, C4<0>;
v0x55fb2ca66ff0_0 .net "S", 0 0, L_0x55fb2ced1090;  1 drivers
v0x55fb2ca64780_0 .net "a", 0 0, L_0x55fb2ced12f0;  1 drivers
v0x55fb2ca5f6a0_0 .net "b", 0 0, L_0x55fb2ced1420;  1 drivers
v0x55fb2ca5ce30_0 .net "c_1", 0 0, L_0x55fb2ced1000;  1 drivers
v0x55fb2ca45a00_0 .net "c_2", 0 0, L_0x55fb2ced11d0;  1 drivers
v0x55fb2ca54ca0_0 .net "cin", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2ca52430_0 .net "cout", 0 0, L_0x55fb2ced1260;  1 drivers
v0x55fb2ca524d0_0 .net "h_1_out", 0 0, L_0x55fb2ced0f70;  1 drivers
S_0x55fb2c8d4820 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8e1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced0f70 .functor XOR 1, L_0x55fb2ced12f0, L_0x55fb2ced1420, C4<0>, C4<0>;
L_0x55fb2ced1000 .functor AND 1, L_0x55fb2ced12f0, L_0x55fb2ced1420, C4<1>, C4<1>;
v0x55fb2ca84320_0 .net "S", 0 0, L_0x55fb2ced0f70;  alias, 1 drivers
v0x55fb2ca6ffa0_0 .net "a", 0 0, L_0x55fb2ced12f0;  alias, 1 drivers
v0x55fb2ca7f240_0 .net "b", 0 0, L_0x55fb2ced1420;  alias, 1 drivers
v0x55fb2ca7c9d0_0 .net "cout", 0 0, L_0x55fb2ced1000;  alias, 1 drivers
S_0x55fb2c8b9ac0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8e1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced1090 .functor XOR 1, L_0x55fb2ced0f70, L_0x7fd0c5136720, C4<0>, C4<0>;
L_0x55fb2ced11d0 .functor AND 1, L_0x55fb2ced0f70, L_0x7fd0c5136720, C4<1>, C4<1>;
v0x55fb2ca75080_0 .net "S", 0 0, L_0x55fb2ced1090;  alias, 1 drivers
v0x55fb2ca75120_0 .net "a", 0 0, L_0x55fb2ced0f70;  alias, 1 drivers
v0x55fb2ca72810_0 .net "b", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2ca69860_0 .net "cout", 0 0, L_0x55fb2ced11d0;  alias, 1 drivers
S_0x55fb2c96c410 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c8fc780;
 .timescale 0 0;
P_0x55fb2c8871e0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c908540 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c96c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced0aa0 .functor OR 1, L_0x55fb2ced0750, L_0x55fb2ced09c0, C4<0>, C4<0>;
v0x55fb2c716420_0 .net "S", 0 0, L_0x55fb2ced0830;  1 drivers
v0x55fb2c713860_0 .net "a", 0 0, L_0x55fb2ced0b30;  1 drivers
v0x55fb2c705cf0_0 .net "b", 0 0, L_0x55fb2ced0d10;  1 drivers
v0x55fb2c708550_0 .net "c_1", 0 0, L_0x55fb2ced0750;  1 drivers
v0x55fb2c6feee0_0 .net "c_2", 0 0, L_0x55fb2ced09c0;  1 drivers
v0x55fb2c6f8b10_0 .net "cin", 0 0, L_0x55fb2ced0e40;  1 drivers
v0x55fb2c6e20b0_0 .net "cout", 0 0, L_0x55fb2ced0aa0;  1 drivers
v0x55fb2c6e2150_0 .net "h_1_out", 0 0, L_0x55fb2ced0600;  1 drivers
S_0x55fb2c9026d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c908540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced0600 .functor XOR 1, L_0x55fb2ced0b30, L_0x55fb2ced0d10, C4<0>, C4<0>;
L_0x55fb2ced0750 .functor AND 1, L_0x55fb2ced0b30, L_0x55fb2ced0d10, C4<1>, C4<1>;
v0x55fb2ca4fbc0_0 .net "S", 0 0, L_0x55fb2ced0600;  alias, 1 drivers
v0x55fb2ca4d350_0 .net "a", 0 0, L_0x55fb2ced0b30;  alias, 1 drivers
v0x55fb2ca4aae0_0 .net "b", 0 0, L_0x55fb2ced0d10;  alias, 1 drivers
v0x55fb2ca48270_0 .net "cout", 0 0, L_0x55fb2ced0750;  alias, 1 drivers
S_0x55fb2c957470 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c908540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced0830 .functor XOR 1, L_0x55fb2ced0600, L_0x55fb2ced0e40, C4<0>, C4<0>;
L_0x55fb2ced09c0 .functor AND 1, L_0x55fb2ced0600, L_0x55fb2ced0e40, C4<1>, C4<1>;
v0x55fb2c6670c0_0 .net "S", 0 0, L_0x55fb2ced0830;  alias, 1 drivers
v0x55fb2c667160_0 .net "a", 0 0, L_0x55fb2ced0600;  alias, 1 drivers
v0x55fb2c73cc60_0 .net "b", 0 0, L_0x55fb2ced0e40;  alias, 1 drivers
v0x55fb2c70e780_0 .net "cout", 0 0, L_0x55fb2ced09c0;  alias, 1 drivers
S_0x55fb2c93b790 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2ca11950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c881e40 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2ced1aa0 .functor XOR 2, L_0x55fb2ced19e0, L_0x55fb2ced03b0, C4<00>, C4<00>;
v0x55fb2c5fb7b0_0 .net *"_ivl_0", 1 0, L_0x55fb2ced19e0;  1 drivers
L_0x7fd0c51367b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5fe020_0 .net *"_ivl_3", 0 0, L_0x7fd0c51367b0;  1 drivers
v0x55fb2c5f49a0_0 .net "a", 1 0, L_0x55fb2ced15e0;  alias, 1 drivers
v0x55fb2c5f4a40_0 .net "a_or_s", 0 0, L_0x55fb2ced1830;  alias, 1 drivers
v0x55fb2c5ee5d0_0 .net "b", 1 0, L_0x55fb2ced03b0;  alias, 1 drivers
v0x55fb2c5dc2f0_0 .net "cout", 0 0, L_0x55fb2ced2d00;  alias, 1 drivers
v0x55fb2c5dc390_0 .net "input_b", 1 0, L_0x55fb2ced1aa0;  1 drivers
v0x55fb2c5e3f90_0 .net "out", 1 0, L_0x55fb2ced2ba0;  alias, 1 drivers
L_0x55fb2ced19e0 .concat [ 1 1 0 0], L_0x55fb2ced1830, L_0x7fd0c51367b0;
S_0x55fb2c855b40 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c93b790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c87c190 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c6323a0_0 .net "S", 1 0, L_0x55fb2ced2ba0;  alias, 1 drivers
v0x55fb2c628d20_0 .net "a", 1 0, L_0x55fb2ced15e0;  alias, 1 drivers
v0x55fb2c622950_0 .net "b", 1 0, L_0x55fb2ced1aa0;  alias, 1 drivers
v0x55fb2c60bef0_0 .net "carin", 1 0, L_0x55fb2ced2c40;  1 drivers
v0x55fb2c609330_0 .net "cin", 0 0, L_0x55fb2ced1830;  alias, 1 drivers
v0x55fb2c606ac0_0 .net "cout", 0 0, L_0x55fb2ced2d00;  alias, 1 drivers
L_0x55fb2ced20b0 .part L_0x55fb2ced15e0, 1, 1;
L_0x55fb2ced2200 .part L_0x55fb2ced1aa0, 1, 1;
L_0x55fb2ced2330 .part L_0x55fb2ced2c40, 0, 1;
L_0x55fb2ced2940 .part L_0x55fb2ced15e0, 0, 1;
L_0x55fb2ced29e0 .part L_0x55fb2ced1aa0, 0, 1;
L_0x55fb2ced2ba0 .concat8 [ 1 1 0 0], L_0x55fb2ced2580, L_0x55fb2ced1db0;
L_0x55fb2ced2c40 .concat8 [ 1 1 0 0], L_0x55fb2ced28b0, L_0x55fb2ced2020;
L_0x55fb2ced2d00 .part L_0x55fb2ced2c40, 1, 1;
S_0x55fb2c83c520 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c855b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced28b0 .functor OR 1, L_0x55fb2ced24f0, L_0x55fb2ced2710, C4<0>, C4<0>;
v0x55fb2c7426b0_0 .net "S", 0 0, L_0x55fb2ced2580;  1 drivers
v0x55fb2c6eb2b0_0 .net "a", 0 0, L_0x55fb2ced2940;  1 drivers
v0x55fb2c6e5440_0 .net "b", 0 0, L_0x55fb2ced29e0;  1 drivers
v0x55fb2c730010_0 .net "c_1", 0 0, L_0x55fb2ced24f0;  1 drivers
v0x55fb2c73a1d0_0 .net "c_2", 0 0, L_0x55fb2ced2710;  1 drivers
v0x55fb2c737960_0 .net "cin", 0 0, L_0x55fb2ced1830;  alias, 1 drivers
v0x55fb2c7350f0_0 .net "cout", 0 0, L_0x55fb2ced28b0;  1 drivers
v0x55fb2c735190_0 .net "h_1_out", 0 0, L_0x55fb2ced2460;  1 drivers
S_0x55fb2c8217c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c83c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced2460 .functor XOR 1, L_0x55fb2ced2940, L_0x55fb2ced29e0, C4<0>, C4<0>;
L_0x55fb2ced24f0 .functor AND 1, L_0x55fb2ced2940, L_0x55fb2ced29e0, C4<1>, C4<1>;
v0x55fb2c6a2c00_0 .net "S", 0 0, L_0x55fb2ced2460;  alias, 1 drivers
v0x55fb2c69c830_0 .net "a", 0 0, L_0x55fb2ced2940;  alias, 1 drivers
v0x55fb2c73fe40_0 .net "b", 0 0, L_0x55fb2ced29e0;  alias, 1 drivers
v0x55fb2c74c870_0 .net "cout", 0 0, L_0x55fb2ced24f0;  alias, 1 drivers
S_0x55fb2c8145c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c83c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced2580 .functor XOR 1, L_0x55fb2ced2460, L_0x55fb2ced1830, C4<0>, C4<0>;
L_0x55fb2ced2710 .functor AND 1, L_0x55fb2ced2460, L_0x55fb2ced1830, C4<1>, C4<1>;
v0x55fb2c74a000_0 .net "S", 0 0, L_0x55fb2ced2580;  alias, 1 drivers
v0x55fb2c74a0a0_0 .net "a", 0 0, L_0x55fb2ced2460;  alias, 1 drivers
v0x55fb2c747790_0 .net "b", 0 0, L_0x55fb2ced1830;  alias, 1 drivers
v0x55fb2c744f20_0 .net "cout", 0 0, L_0x55fb2ced2710;  alias, 1 drivers
S_0x55fb2c7f9860 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c855b40;
 .timescale 0 0;
P_0x55fb2ca84400 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c8ac1a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7f9860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced2020 .functor OR 1, L_0x55fb2ced1cd0, L_0x55fb2ced1f40, C4<0>, C4<0>;
v0x55fb2c71e4f0_0 .net "S", 0 0, L_0x55fb2ced1db0;  1 drivers
v0x55fb2c71bc80_0 .net "a", 0 0, L_0x55fb2ced20b0;  1 drivers
v0x55fb2c666ab0_0 .net "b", 0 0, L_0x55fb2ced2200;  1 drivers
v0x55fb2c6385d0_0 .net "c_1", 0 0, L_0x55fb2ced1cd0;  1 drivers
v0x55fb2c640270_0 .net "c_2", 0 0, L_0x55fb2ced1f40;  1 drivers
v0x55fb2c63d6b0_0 .net "cin", 0 0, L_0x55fb2ced2330;  1 drivers
v0x55fb2c62fb30_0 .net "cout", 0 0, L_0x55fb2ced2020;  1 drivers
v0x55fb2c62fbd0_0 .net "h_1_out", 0 0, L_0x55fb2ced1b80;  1 drivers
S_0x55fb2c8482e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8ac1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced1b80 .functor XOR 1, L_0x55fb2ced20b0, L_0x55fb2ced2200, C4<0>, C4<0>;
L_0x55fb2ced1cd0 .functor AND 1, L_0x55fb2ced20b0, L_0x55fb2ced2200, C4<1>, C4<1>;
v0x55fb2c732880_0 .net "S", 0 0, L_0x55fb2ced1b80;  alias, 1 drivers
v0x55fb2c724460_0 .net "a", 0 0, L_0x55fb2ced20b0;  alias, 1 drivers
v0x55fb2c72c070_0 .net "b", 0 0, L_0x55fb2ced2200;  alias, 1 drivers
v0x55fb2c729540_0 .net "cout", 0 0, L_0x55fb2ced1cd0;  alias, 1 drivers
S_0x55fb2c842470 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8ac1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced1db0 .functor XOR 1, L_0x55fb2ced1b80, L_0x55fb2ced2330, C4<0>, C4<0>;
L_0x55fb2ced1f40 .functor AND 1, L_0x55fb2ced1b80, L_0x55fb2ced2330, C4<1>, C4<1>;
v0x55fb2c726cd0_0 .net "S", 0 0, L_0x55fb2ced1db0;  alias, 1 drivers
v0x55fb2c726d70_0 .net "a", 0 0, L_0x55fb2ced1b80;  alias, 1 drivers
v0x55fb2c719410_0 .net "b", 0 0, L_0x55fb2ced2330;  alias, 1 drivers
v0x55fb2c721020_0 .net "cout", 0 0, L_0x55fb2ced1f40;  alias, 1 drivers
S_0x55fb2c897200 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2ca11950;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6dcd60 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513c798 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2ced3270 .functor XOR 3, L_0x7fd0c513c798, RS_0x7fd0c524dc98, C4<000>, C4<000>;
v0x55fb2c515e50_0 .net *"_ivl_0", 2 0, L_0x7fd0c513c798;  1 drivers
v0x55fb2c50c7d0_0 .net8 "a", 2 0, RS_0x7fd0c524dc98;  alias, 2 drivers
v0x55fb2c506400_0 .net "a_or_s", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2c5b8cc0_0 .net8 "b", 2 0, RS_0x7fd0c524dc98;  alias, 2 drivers
v0x55fb2c5b8d60_0 .net "cout", 0 0, L_0x55fb2ced4c90;  alias, 1 drivers
v0x55fb2c5b6450_0 .net "input_b", 2 0, L_0x55fb2ced3270;  1 drivers
v0x55fb2c5b64f0_0 .net "out", 2 0, L_0x55fb2ced4b00;  alias, 1 drivers
S_0x55fb2c87b520 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c897200;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6b2590 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c52e360_0 .net "S", 2 0, L_0x55fb2ced4b00;  alias, 1 drivers
v0x55fb2c51c080_0 .net8 "a", 2 0, RS_0x7fd0c524dc98;  alias, 2 drivers
v0x55fb2c523d20_0 .net "b", 2 0, L_0x55fb2ced3270;  alias, 1 drivers
v0x55fb2c521160_0 .net "carin", 2 0, L_0x55fb2ced4ba0;  1 drivers
v0x55fb2c51e8f0_0 .net "cin", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2c5135e0_0 .net "cout", 0 0, L_0x55fb2ced4c90;  alias, 1 drivers
L_0x55fb2ced3810 .part RS_0x7fd0c524dc98, 1, 1;
L_0x55fb2ced3960 .part L_0x55fb2ced3270, 1, 1;
L_0x55fb2ced3a90 .part L_0x55fb2ced4ba0, 0, 1;
L_0x55fb2ced3fe0 .part RS_0x7fd0c524dc98, 2, 1;
L_0x55fb2ced4220 .part L_0x55fb2ced3270, 2, 1;
L_0x55fb2ced4350 .part L_0x55fb2ced4ba0, 1, 1;
L_0x55fb2ced4850 .part RS_0x7fd0c524dc98, 0, 1;
L_0x55fb2ced4980 .part L_0x55fb2ced3270, 0, 1;
L_0x55fb2ced4b00 .concat8 [ 1 1 1 0], L_0x55fb2ced45a0, L_0x55fb2ced3510, L_0x55fb2ced3ce0;
L_0x55fb2ced4ba0 .concat8 [ 1 1 1 0], L_0x55fb2ced47c0, L_0x55fb2ced3780, L_0x55fb2ced3f50;
L_0x55fb2ced4c90 .part L_0x55fb2ced4ba0, 2, 1;
S_0x55fb2c981a80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c87b520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced47c0 .functor OR 1, L_0x55fb2ced4510, L_0x55fb2ced4730, C4<0>, C4<0>;
v0x55fb2c6766c0_0 .net "S", 0 0, L_0x55fb2ced45a0;  1 drivers
v0x55fb2c673e50_0 .net "a", 0 0, L_0x55fb2ced4850;  1 drivers
v0x55fb2c6715e0_0 .net "b", 0 0, L_0x55fb2ced4980;  1 drivers
v0x55fb2c66ed70_0 .net "c_1", 0 0, L_0x55fb2ced4510;  1 drivers
v0x55fb2c66c500_0 .net "c_2", 0 0, L_0x55fb2ced4730;  1 drivers
v0x55fb2c66c5a0_0 .net "cin", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2c6150f0_0 .net "cout", 0 0, L_0x55fb2ced47c0;  1 drivers
v0x55fb2c615190_0 .net "h_1_out", 0 0, L_0x55fb2ced4480;  1 drivers
S_0x55fb2c976d60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c981a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced4480 .functor XOR 1, L_0x55fb2ced4850, L_0x55fb2ced4980, C4<0>, C4<0>;
L_0x55fb2ced4510 .functor AND 1, L_0x55fb2ced4850, L_0x55fb2ced4980, C4<1>, C4<1>;
v0x55fb2c5e13d0_0 .net "S", 0 0, L_0x55fb2ced4480;  alias, 1 drivers
v0x55fb2c5deb60_0 .net "a", 0 0, L_0x55fb2ced4850;  alias, 1 drivers
v0x55fb2c5d3850_0 .net "b", 0 0, L_0x55fb2ced4980;  alias, 1 drivers
v0x55fb2c5d60c0_0 .net "cout", 0 0, L_0x55fb2ced4510;  alias, 1 drivers
S_0x55fb2ca56d60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c981a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced45a0 .functor XOR 1, L_0x55fb2ced4480, L_0x7fd0c5136720, C4<0>, C4<0>;
L_0x55fb2ced4730 .functor AND 1, L_0x55fb2ced4480, L_0x7fd0c5136720, C4<1>, C4<1>;
v0x55fb2c5cca40_0 .net "S", 0 0, L_0x55fb2ced45a0;  alias, 1 drivers
v0x55fb2c5ccae0_0 .net "a", 0 0, L_0x55fb2ced4480;  alias, 1 drivers
v0x55fb2c5c6670_0 .net "b", 0 0, L_0x7fd0c5136720;  alias, 1 drivers
v0x55fb2c678f30_0 .net "cout", 0 0, L_0x55fb2ced4730;  alias, 1 drivers
S_0x55fb2c6faab0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c87b520;
 .timescale 0 0;
P_0x55fb2c60bfd0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c6e1490 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6faab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced3780 .functor OR 1, L_0x55fb2ced3430, L_0x55fb2ced36a0, C4<0>, C4<0>;
v0x55fb2c655ec0_0 .net "S", 0 0, L_0x55fb2ced3510;  1 drivers
v0x55fb2c653390_0 .net "a", 0 0, L_0x55fb2ced3810;  1 drivers
v0x55fb2c650b20_0 .net "b", 0 0, L_0x55fb2ced3960;  1 drivers
v0x55fb2c643260_0 .net "c_1", 0 0, L_0x55fb2ced3430;  1 drivers
v0x55fb2c64ae70_0 .net "c_2", 0 0, L_0x55fb2ced36a0;  1 drivers
v0x55fb2c648340_0 .net "cin", 0 0, L_0x55fb2ced3a90;  1 drivers
v0x55fb2c645ad0_0 .net "cout", 0 0, L_0x55fb2ced3780;  1 drivers
v0x55fb2c645b70_0 .net "h_1_out", 0 0, L_0x55fb2ced32e0;  1 drivers
S_0x55fb2c6c6730 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6e1490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced32e0 .functor XOR 1, L_0x55fb2ced3810, L_0x55fb2ced3960, C4<0>, C4<0>;
L_0x55fb2ced3430 .functor AND 1, L_0x55fb2ced3810, L_0x55fb2ced3960, C4<1>, C4<1>;
v0x55fb2c60f280_0 .net "S", 0 0, L_0x55fb2ced32e0;  alias, 1 drivers
v0x55fb2c659e60_0 .net "a", 0 0, L_0x55fb2ced3810;  alias, 1 drivers
v0x55fb2c664020_0 .net "b", 0 0, L_0x55fb2ced3960;  alias, 1 drivers
v0x55fb2c6617b0_0 .net "cout", 0 0, L_0x55fb2ced3430;  alias, 1 drivers
S_0x55fb2c6b9530 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6e1490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced3510 .functor XOR 1, L_0x55fb2ced32e0, L_0x55fb2ced3a90, C4<0>, C4<0>;
L_0x55fb2ced36a0 .functor AND 1, L_0x55fb2ced32e0, L_0x55fb2ced3a90, C4<1>, C4<1>;
v0x55fb2c65ef40_0 .net "S", 0 0, L_0x55fb2ced3510;  alias, 1 drivers
v0x55fb2c65efe0_0 .net "a", 0 0, L_0x55fb2ced32e0;  alias, 1 drivers
v0x55fb2c65c6d0_0 .net "b", 0 0, L_0x55fb2ced3a90;  alias, 1 drivers
v0x55fb2c64e2b0_0 .net "cout", 0 0, L_0x55fb2ced36a0;  alias, 1 drivers
S_0x55fb2c69e7d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c87b520;
 .timescale 0 0;
P_0x55fb2c5e14b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c6ed250 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c69e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced3f50 .functor OR 1, L_0x55fb2ced3c50, L_0x55fb2ced3e70, C4<0>, C4<0>;
v0x55fb2c5626e0_0 .net "S", 0 0, L_0x55fb2ced3ce0;  1 drivers
v0x55fb2c54bc80_0 .net "a", 0 0, L_0x55fb2ced3fe0;  1 drivers
v0x55fb2c5490c0_0 .net "b", 0 0, L_0x55fb2ced4220;  1 drivers
v0x55fb2c546850_0 .net "c_1", 0 0, L_0x55fb2ced3c50;  1 drivers
v0x55fb2c53b540_0 .net "c_2", 0 0, L_0x55fb2ced3e70;  1 drivers
v0x55fb2c53ddb0_0 .net "cin", 0 0, L_0x55fb2ced4350;  1 drivers
v0x55fb2c534730_0 .net "cout", 0 0, L_0x55fb2ced3f50;  1 drivers
v0x55fb2c5347d0_0 .net "h_1_out", 0 0, L_0x55fb2ced3bc0;  1 drivers
S_0x55fb2c6e73e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6ed250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced3bc0 .functor XOR 1, L_0x55fb2ced3fe0, L_0x55fb2ced4220, C4<0>, C4<0>;
L_0x55fb2ced3c50 .functor AND 1, L_0x55fb2ced3fe0, L_0x55fb2ced4220, C4<1>, C4<1>;
v0x55fb2c5a6840_0 .net "S", 0 0, L_0x55fb2ced3bc0;  alias, 1 drivers
v0x55fb2c578360_0 .net "a", 0 0, L_0x55fb2ced3fe0;  alias, 1 drivers
v0x55fb2c580000_0 .net "b", 0 0, L_0x55fb2ced4220;  alias, 1 drivers
v0x55fb2c57d440_0 .net "cout", 0 0, L_0x55fb2ced3c50;  alias, 1 drivers
S_0x55fb2c73c170 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6ed250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced3ce0 .functor XOR 1, L_0x55fb2ced3bc0, L_0x55fb2ced4350, C4<0>, C4<0>;
L_0x55fb2ced3e70 .functor AND 1, L_0x55fb2ced3bc0, L_0x55fb2ced4350, C4<1>, C4<1>;
v0x55fb2c56f8c0_0 .net "S", 0 0, L_0x55fb2ced3ce0;  alias, 1 drivers
v0x55fb2c56f960_0 .net "a", 0 0, L_0x55fb2ced3bc0;  alias, 1 drivers
v0x55fb2c572130_0 .net "b", 0 0, L_0x55fb2ced4350;  alias, 1 drivers
v0x55fb2c568ab0_0 .net "cout", 0 0, L_0x55fb2ced3e70;  alias, 1 drivers
S_0x55fb2c720490 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2ca11950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c52e440 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cecf5e0 .functor XOR 1, L_0x7fd0c51366d8, L_0x55fb2cecee40, C4<0>, C4<0>;
v0x55fb2c7b3eb0_0 .net "a", 0 0, L_0x55fb2ceceda0;  alias, 1 drivers
v0x55fb2c7aedd0_0 .net "a_or_s", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c79d2c0_0 .net "b", 0 0, L_0x55fb2cecee40;  alias, 1 drivers
v0x55fb2c79d360_0 .net "cout", 0 0, L_0x55fb2cecfbb0;  alias, 1 drivers
v0x55fb2c7ac560_0 .net "input_b", 0 0, L_0x55fb2cecf5e0;  1 drivers
v0x55fb2c7ac600_0 .net "out", 0 0, L_0x55fb2cecf9c0;  alias, 1 drivers
S_0x55fb2c6248f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c720490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c521240 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cecfbb0 .functor BUFZ 1, L_0x55fb2cecfb00, C4<0>, C4<0>, C4<0>;
v0x55fb2c5908b0_0 .net "S", 0 0, L_0x55fb2cecf9c0;  alias, 1 drivers
v0x55fb2c582ff0_0 .net "a", 0 0, L_0x55fb2ceceda0;  alias, 1 drivers
v0x55fb2c58ac00_0 .net "b", 0 0, L_0x55fb2cecf5e0;  alias, 1 drivers
v0x55fb2c5880d0_0 .net "carin", 0 0, L_0x55fb2cecfb00;  1 drivers
v0x55fb2c585860_0 .net "cin", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c7be070_0 .net "cout", 0 0, L_0x55fb2cecfbb0;  alias, 1 drivers
S_0x55fb2c60b2d0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c6248f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cecfb00 .functor OR 1, L_0x55fb2cecf820, L_0x55fb2cecfa70, C4<0>, C4<0>;
v0x55fb2c5a3db0_0 .net "S", 0 0, L_0x55fb2cecf9c0;  alias, 1 drivers
v0x55fb2c5a1540_0 .net "a", 0 0, L_0x55fb2ceceda0;  alias, 1 drivers
v0x55fb2c59ecd0_0 .net "b", 0 0, L_0x55fb2cecf5e0;  alias, 1 drivers
v0x55fb2c59c460_0 .net "c_1", 0 0, L_0x55fb2cecf820;  1 drivers
v0x55fb2c58e040_0 .net "c_2", 0 0, L_0x55fb2cecfa70;  1 drivers
v0x55fb2c595c50_0 .net "cin", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c593120_0 .net "cout", 0 0, L_0x55fb2cecfb00;  alias, 1 drivers
v0x55fb2c5931c0_0 .net "h_1_out", 0 0, L_0x55fb2cecf770;  1 drivers
S_0x55fb2c5f0570 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c60b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecf770 .functor XOR 1, L_0x55fb2ceceda0, L_0x55fb2cecf5e0, C4<0>, C4<0>;
L_0x55fb2cecf820 .functor AND 1, L_0x55fb2ceceda0, L_0x55fb2cecf5e0, C4<1>, C4<1>;
v0x55fb2c5b3be0_0 .net "S", 0 0, L_0x55fb2cecf770;  alias, 1 drivers
v0x55fb2c5b1370_0 .net "a", 0 0, L_0x55fb2ceceda0;  alias, 1 drivers
v0x55fb2c5aeb00_0 .net "b", 0 0, L_0x55fb2cecf5e0;  alias, 1 drivers
v0x55fb2c5ac290_0 .net "cout", 0 0, L_0x55fb2cecf820;  alias, 1 drivers
S_0x55fb2c5e3370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c60b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecf9c0 .functor XOR 1, L_0x55fb2cecf770, L_0x7fd0c51366d8, C4<0>, C4<0>;
L_0x55fb2cecfa70 .functor AND 1, L_0x55fb2cecf770, L_0x7fd0c51366d8, C4<1>, C4<1>;
v0x55fb2c554e80_0 .net "S", 0 0, L_0x55fb2cecf9c0;  alias, 1 drivers
v0x55fb2c554f20_0 .net "a", 0 0, L_0x55fb2cecf770;  alias, 1 drivers
v0x55fb2c54f010_0 .net "b", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c599bf0_0 .net "cout", 0 0, L_0x55fb2cecfa70;  alias, 1 drivers
S_0x55fb2c5c8610 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2ca11950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c7b3f90 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cecfc60 .functor XOR 1, L_0x7fd0c51366d8, L_0x55fb2cecf080, C4<0>, C4<0>;
v0x55fb2c781350_0 .net "a", 0 0, L_0x55fb2cecefe0;  alias, 1 drivers
v0x55fb2c7783a0_0 .net "a_or_s", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c775b30_0 .net "b", 0 0, L_0x55fb2cecf080;  alias, 1 drivers
v0x55fb2c775bd0_0 .net "cout", 0 0, L_0x55fb2ced0270;  alias, 1 drivers
v0x55fb2c7732c0_0 .net "input_b", 0 0, L_0x55fb2cecfc60;  1 drivers
v0x55fb2c76e1e0_0 .net "out", 0 0, L_0x55fb2ced0080;  alias, 1 drivers
S_0x55fb2c67af60 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c5c8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3a3780 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2ced0270 .functor BUFZ 1, L_0x55fb2ced01c0, C4<0>, C4<0>, C4<0>;
v0x55fb2c792e60_0 .net "S", 0 0, L_0x55fb2ced0080;  alias, 1 drivers
v0x55fb2c77eae0_0 .net "a", 0 0, L_0x55fb2cecefe0;  alias, 1 drivers
v0x55fb2c78dd80_0 .net "b", 0 0, L_0x55fb2cecfc60;  alias, 1 drivers
v0x55fb2c78b510_0 .net "carin", 0 0, L_0x55fb2ced01c0;  1 drivers
v0x55fb2c783bc0_0 .net "cin", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c783c60_0 .net "cout", 0 0, L_0x55fb2ced0270;  alias, 1 drivers
S_0x55fb2c617090 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c67af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced01c0 .functor OR 1, L_0x55fb2cecfee0, L_0x55fb2ced0130, C4<0>, C4<0>;
v0x55fb2c68bdc0_0 .net "S", 0 0, L_0x55fb2ced0080;  alias, 1 drivers
v0x55fb2c67e710_0 .net "a", 0 0, L_0x55fb2cecefe0;  alias, 1 drivers
v0x55fb2c686560_0 .net "b", 0 0, L_0x55fb2cecfc60;  alias, 1 drivers
v0x55fb2c6837f0_0 .net "c_1", 0 0, L_0x55fb2cecfee0;  1 drivers
v0x55fb2c797f40_0 .net "c_2", 0 0, L_0x55fb2ced0130;  1 drivers
v0x55fb2c797fe0_0 .net "cin", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c7956d0_0 .net "cout", 0 0, L_0x55fb2ced01c0;  alias, 1 drivers
v0x55fb2c795770_0 .net "h_1_out", 0 0, L_0x55fb2cecfe30;  1 drivers
S_0x55fb2c611220 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c617090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cecfe30 .functor XOR 1, L_0x55fb2cecefe0, L_0x55fb2cecfc60, C4<0>, C4<0>;
L_0x55fb2cecfee0 .functor AND 1, L_0x55fb2cecefe0, L_0x55fb2cecfc60, C4<1>, C4<1>;
v0x55fb2c7a9cf0_0 .net "S", 0 0, L_0x55fb2cecfe30;  alias, 1 drivers
v0x55fb2c7a7480_0 .net "a", 0 0, L_0x55fb2cecefe0;  alias, 1 drivers
v0x55fb2c7a23a0_0 .net "b", 0 0, L_0x55fb2cecfc60;  alias, 1 drivers
v0x55fb2c79fb30_0 .net "cout", 0 0, L_0x55fb2cecfee0;  alias, 1 drivers
S_0x55fb2c665fc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c617090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced0080 .functor XOR 1, L_0x55fb2cecfe30, L_0x7fd0c51366d8, C4<0>, C4<0>;
L_0x55fb2ced0130 .functor AND 1, L_0x55fb2cecfe30, L_0x7fd0c51366d8, C4<1>, C4<1>;
v0x55fb2c689550_0 .net "S", 0 0, L_0x55fb2ced0080;  alias, 1 drivers
v0x55fb2c6895f0_0 .net "a", 0 0, L_0x55fb2cecfe30;  alias, 1 drivers
v0x55fb2c691160_0 .net "b", 0 0, L_0x7fd0c51366d8;  alias, 1 drivers
v0x55fb2c68e630_0 .net "cout", 0 0, L_0x55fb2ced0130;  alias, 1 drivers
S_0x55fb2c64a2e0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2ca11950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c64a470 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c3783a0_0 .net "S", 3 0, L_0x55fb2ced6ab0;  alias, 1 drivers
v0x55fb2c3757e0_0 .net8 "a", 3 0, RS_0x7fd0c524fb58;  alias, 2 drivers
v0x55fb2c367c60_0 .net8 "b", 3 0, RS_0x7fd0c524fb88;  alias, 2 drivers
v0x55fb2c36a4d0_0 .net "carin", 3 0, L_0x55fb2ced6bc0;  1 drivers
v0x55fb2c360e50_0 .net "cin", 0 0, L_0x55fb2ced4c90;  alias, 1 drivers
v0x55fb2c360ef0_0 .net "cout", 0 0, L_0x55fb2ced6cf0;  alias, 1 drivers
L_0x55fb2ced53c0 .part RS_0x7fd0c524fb58, 1, 1;
L_0x55fb2ced5580 .part RS_0x7fd0c524fb88, 1, 1;
L_0x55fb2ced5740 .part L_0x55fb2ced6bc0, 0, 1;
L_0x55fb2ced5b30 .part RS_0x7fd0c524fb58, 2, 1;
L_0x55fb2ced5c60 .part RS_0x7fd0c524fb88, 2, 1;
L_0x55fb2ced5d90 .part L_0x55fb2ced6bc0, 1, 1;
L_0x55fb2ced6180 .part RS_0x7fd0c524fb58, 3, 1;
L_0x55fb2ced62b0 .part RS_0x7fd0c524fb88, 3, 1;
L_0x55fb2ced63e0 .part L_0x55fb2ced6bc0, 2, 1;
L_0x55fb2ced68e0 .part RS_0x7fd0c524fb58, 0, 1;
L_0x55fb2ced6980 .part RS_0x7fd0c524fb88, 0, 1;
L_0x55fb2ced6ab0 .concat8 [ 1 1 1 1], L_0x55fb2ced65f0, L_0x55fb2ced51e0, L_0x55fb2ced5950, L_0x55fb2ced5fa0;
L_0x55fb2ced6bc0 .concat8 [ 1 1 1 1], L_0x55fb2ced6870, L_0x55fb2ced5350, L_0x55fb2ced5ac0, L_0x55fb2ced6110;
L_0x55fb2ced6cf0 .part L_0x55fb2ced6bc0, 3, 1;
S_0x55fb2c564680 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c64a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced6870 .functor OR 1, L_0x55fb2ced6580, L_0x55fb2ced66f0, C4<0>, C4<0>;
v0x55fb2c756db0_0 .net "S", 0 0, L_0x55fb2ced65f0;  1 drivers
v0x55fb2c39f1f0_0 .net "a", 0 0, L_0x55fb2ced68e0;  1 drivers
v0x55fb2c474da0_0 .net "b", 0 0, L_0x55fb2ced6980;  1 drivers
v0x55fb2c4468c0_0 .net "c_1", 0 0, L_0x55fb2ced6580;  1 drivers
v0x55fb2c44e560_0 .net "c_2", 0 0, L_0x55fb2ced66f0;  1 drivers
v0x55fb2c44e600_0 .net "cin", 0 0, L_0x55fb2ced4c90;  alias, 1 drivers
v0x55fb2c44b9a0_0 .net "cout", 0 0, L_0x55fb2ced6870;  1 drivers
v0x55fb2c44ba40_0 .net "h_1_out", 0 0, L_0x55fb2ced6510;  1 drivers
S_0x55fb2c54b060 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c564680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced6510 .functor XOR 1, L_0x55fb2ced68e0, L_0x55fb2ced6980, C4<0>, C4<0>;
L_0x55fb2ced6580 .functor AND 1, L_0x55fb2ced68e0, L_0x55fb2ced6980, C4<1>, C4<1>;
v0x55fb2c76b970_0 .net "S", 0 0, L_0x55fb2ced6510;  alias, 1 drivers
v0x55fb2c754540_0 .net "a", 0 0, L_0x55fb2ced68e0;  alias, 1 drivers
v0x55fb2c7637e0_0 .net "b", 0 0, L_0x55fb2ced6980;  alias, 1 drivers
v0x55fb2c760f70_0 .net "cout", 0 0, L_0x55fb2ced6580;  alias, 1 drivers
S_0x55fb2c530300 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c564680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced65f0 .functor XOR 1, L_0x55fb2ced6510, L_0x55fb2ced4c90, C4<0>, C4<0>;
L_0x55fb2ced66f0 .functor AND 1, L_0x55fb2ced6510, L_0x55fb2ced4c90, C4<1>, C4<1>;
v0x55fb2c75e700_0 .net "S", 0 0, L_0x55fb2ced65f0;  alias, 1 drivers
v0x55fb2c75e7a0_0 .net "a", 0 0, L_0x55fb2ced6510;  alias, 1 drivers
v0x55fb2c75be90_0 .net "b", 0 0, L_0x55fb2ced4c90;  alias, 1 drivers
v0x55fb2c759620_0 .net "cout", 0 0, L_0x55fb2ced66f0;  alias, 1 drivers
S_0x55fb2c523100 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c64a2e0;
 .timescale 0 0;
P_0x55fb2c34c7b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c5083a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c523100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced5350 .functor OR 1, L_0x55fb2ced5170, L_0x55fb2ced52e0, C4<0>, C4<0>;
v0x55fb2c409aa0_0 .net "S", 0 0, L_0x55fb2ced51e0;  1 drivers
v0x55fb2c40c310_0 .net "a", 0 0, L_0x55fb2ced53c0;  1 drivers
v0x55fb2c402c90_0 .net "b", 0 0, L_0x55fb2ced5580;  1 drivers
v0x55fb2c3fc8c0_0 .net "c_1", 0 0, L_0x55fb2ced5170;  1 drivers
v0x55fb2c3ea5e0_0 .net "c_2", 0 0, L_0x55fb2ced52e0;  1 drivers
v0x55fb2c3f2280_0 .net "cin", 0 0, L_0x55fb2ced5740;  1 drivers
v0x55fb2c3ef6c0_0 .net "cout", 0 0, L_0x55fb2ced5350;  1 drivers
v0x55fb2c3ef760_0 .net "h_1_out", 0 0, L_0x55fb2ced5100;  1 drivers
S_0x55fb2c5bacf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5083a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced5100 .functor XOR 1, L_0x55fb2ced53c0, L_0x55fb2ced5580, C4<0>, C4<0>;
L_0x55fb2ced5170 .functor AND 1, L_0x55fb2ced53c0, L_0x55fb2ced5580, C4<1>, C4<1>;
v0x55fb2c43de20_0 .net "S", 0 0, L_0x55fb2ced5100;  alias, 1 drivers
v0x55fb2c440690_0 .net "a", 0 0, L_0x55fb2ced53c0;  alias, 1 drivers
v0x55fb2c437010_0 .net "b", 0 0, L_0x55fb2ced5580;  alias, 1 drivers
v0x55fb2c430c40_0 .net "cout", 0 0, L_0x55fb2ced5170;  alias, 1 drivers
S_0x55fb2c556e20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5083a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced51e0 .functor XOR 1, L_0x55fb2ced5100, L_0x55fb2ced5740, C4<0>, C4<0>;
L_0x55fb2ced52e0 .functor AND 1, L_0x55fb2ced5100, L_0x55fb2ced5740, C4<1>, C4<1>;
v0x55fb2c41a1e0_0 .net "S", 0 0, L_0x55fb2ced51e0;  alias, 1 drivers
v0x55fb2c41a280_0 .net "a", 0 0, L_0x55fb2ced5100;  alias, 1 drivers
v0x55fb2c417620_0 .net "b", 0 0, L_0x55fb2ced5740;  alias, 1 drivers
v0x55fb2c414db0_0 .net "cout", 0 0, L_0x55fb2ced52e0;  alias, 1 drivers
S_0x55fb2c550fb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c64a2e0;
 .timescale 0 0;
P_0x55fb2c43df00 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c5a5d50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c550fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced5ac0 .functor OR 1, L_0x55fb2ced58e0, L_0x55fb2ced5a50, C4<0>, C4<0>;
v0x55fb2c482140_0 .net "S", 0 0, L_0x55fb2ced5950;  1 drivers
v0x55fb2c47f8d0_0 .net "a", 0 0, L_0x55fb2ced5b30;  1 drivers
v0x55fb2c47d060_0 .net "b", 0 0, L_0x55fb2ced5c60;  1 drivers
v0x55fb2c47a7f0_0 .net "c_1", 0 0, L_0x55fb2ced58e0;  1 drivers
v0x55fb2c4233e0_0 .net "c_2", 0 0, L_0x55fb2ced5a50;  1 drivers
v0x55fb2c41d570_0 .net "cin", 0 0, L_0x55fb2ced5d90;  1 drivers
v0x55fb2c468150_0 .net "cout", 0 0, L_0x55fb2ced5ac0;  1 drivers
v0x55fb2c4681f0_0 .net "h_1_out", 0 0, L_0x55fb2ced5870;  1 drivers
S_0x55fb2c58a070 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5a5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced5870 .functor XOR 1, L_0x55fb2ced5b30, L_0x55fb2ced5c60, C4<0>, C4<0>;
L_0x55fb2ced58e0 .functor AND 1, L_0x55fb2ced5b30, L_0x55fb2ced5c60, C4<1>, C4<1>;
v0x55fb2c3ece50_0 .net "S", 0 0, L_0x55fb2ced5870;  alias, 1 drivers
v0x55fb2c3e1b40_0 .net "a", 0 0, L_0x55fb2ced5b30;  alias, 1 drivers
v0x55fb2c3e43b0_0 .net "b", 0 0, L_0x55fb2ced5c60;  alias, 1 drivers
v0x55fb2c3dad30_0 .net "cout", 0 0, L_0x55fb2ced58e0;  alias, 1 drivers
S_0x55fb2c7c2910 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5a5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced5950 .functor XOR 1, L_0x55fb2ced5870, L_0x55fb2ced5d90, C4<0>, C4<0>;
L_0x55fb2ced5a50 .functor AND 1, L_0x55fb2ced5870, L_0x55fb2ced5d90, C4<1>, C4<1>;
v0x55fb2c3d4960_0 .net "S", 0 0, L_0x55fb2ced5950;  alias, 1 drivers
v0x55fb2c3d4a00_0 .net "a", 0 0, L_0x55fb2ced5870;  alias, 1 drivers
v0x55fb2c477f80_0 .net "b", 0 0, L_0x55fb2ced5d90;  alias, 1 drivers
v0x55fb2c4849b0_0 .net "cout", 0 0, L_0x55fb2ced5a50;  alias, 1 drivers
S_0x55fb2c6905d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c64a2e0;
 .timescale 0 0;
P_0x55fb2c39b2a0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c6858b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c6905d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ced6110 .functor OR 1, L_0x55fb2ced5f30, L_0x55fb2ced60a0, C4<0>, C4<0>;
v0x55fb2c45ee10_0 .net "S", 0 0, L_0x55fb2ced5fa0;  1 drivers
v0x55fb2c451550_0 .net "a", 0 0, L_0x55fb2ced6180;  1 drivers
v0x55fb2c459160_0 .net "b", 0 0, L_0x55fb2ced62b0;  1 drivers
v0x55fb2c456630_0 .net "c_1", 0 0, L_0x55fb2ced5f30;  1 drivers
v0x55fb2c453dc0_0 .net "c_2", 0 0, L_0x55fb2ced60a0;  1 drivers
v0x55fb2c39ebe0_0 .net "cin", 0 0, L_0x55fb2ced63e0;  1 drivers
v0x55fb2c370700_0 .net "cout", 0 0, L_0x55fb2ced6110;  1 drivers
v0x55fb2c3707a0_0 .net "h_1_out", 0 0, L_0x55fb2ced5ec0;  1 drivers
S_0x55fb2c7658a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6858b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced5ec0 .functor XOR 1, L_0x55fb2ced6180, L_0x55fb2ced62b0, C4<0>, C4<0>;
L_0x55fb2ced5f30 .functor AND 1, L_0x55fb2ced6180, L_0x55fb2ced62b0, C4<1>, C4<1>;
v0x55fb2c472310_0 .net "S", 0 0, L_0x55fb2ced5ec0;  alias, 1 drivers
v0x55fb2c46faa0_0 .net "a", 0 0, L_0x55fb2ced6180;  alias, 1 drivers
v0x55fb2c46d230_0 .net "b", 0 0, L_0x55fb2ced62b0;  alias, 1 drivers
v0x55fb2c46a9c0_0 .net "cout", 0 0, L_0x55fb2ced5f30;  alias, 1 drivers
S_0x55fb2c432be0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6858b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ced5fa0 .functor XOR 1, L_0x55fb2ced5ec0, L_0x55fb2ced63e0, C4<0>, C4<0>;
L_0x55fb2ced60a0 .functor AND 1, L_0x55fb2ced5ec0, L_0x55fb2ced63e0, C4<1>, C4<1>;
v0x55fb2c45c5a0_0 .net "S", 0 0, L_0x55fb2ced5fa0;  alias, 1 drivers
v0x55fb2c45c640_0 .net "a", 0 0, L_0x55fb2ced5ec0;  alias, 1 drivers
v0x55fb2c4641b0_0 .net "b", 0 0, L_0x55fb2ced63e0;  alias, 1 drivers
v0x55fb2c461680_0 .net "cout", 0 0, L_0x55fb2ced60a0;  alias, 1 drivers
S_0x55fb2c4195c0 .scope module, "dut2" "karatsuba_4" 2 181, 2 118 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cee2ed0 .functor BUFZ 4, L_0x55fb2cebada0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cee3110 .functor BUFZ 4, L_0x55fb2cebb070, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2ceffc00 .functor XOR 1, L_0x55fb2cef5840, L_0x55fb2cef69c0, C4<0>, C4<0>;
o0x7fd0c52511d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cf01ef0 .functor BUFZ 4, o0x7fd0c52511d8, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf024e0 .functor BUFZ 4, L_0x55fb2cf01e50, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c52513b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cf05930 .functor BUFZ 4, o0x7fd0c52513b8, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf05ae0 .functor BUFZ 6, L_0x55fb2cf05420, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2c914650_0 .net "X", 3 0, L_0x55fb2cebada0;  alias, 1 drivers
v0x55fb2c914110_0 .net "Xe", 1 0, L_0x55fb2cee2e30;  1 drivers
v0x55fb2c9141b0_0 .net "Xn", 1 0, L_0x55fb2cee2d90;  1 drivers
v0x55fb2c8fc430_0 .net "Y", 3 0, L_0x55fb2cebb070;  alias, 1 drivers
v0x55fb2c8fc4d0_0 .net "Ye", 1 0, L_0x55fb2cee3070;  1 drivers
v0x55fb2c8f9ff0_0 .net "Yn", 1 0, L_0x55fb2cee2f40;  1 drivers
v0x55fb2c8fa090_0 .net "Z", 7 0, o0x7fd0c5290c38;  alias, 0 drivers
v0x55fb2c8f90a0_0 .net *"_ivl_23", 3 0, L_0x55fb2cf01ef0;  1 drivers
v0x55fb2c8f9140_0 .net *"_ivl_27", 3 0, L_0x55fb2cf024e0;  1 drivers
v0x55fb2c8f8720_0 .net *"_ivl_35", 3 0, L_0x55fb2cf05930;  1 drivers
v0x55fb2c8f8280_0 .net *"_ivl_39", 5 0, L_0x55fb2cf05ae0;  1 drivers
v0x55fb2c8f7780_0 .net *"_ivl_4", 3 0, L_0x55fb2cee2ed0;  1 drivers
v0x55fb2c8f6830_0 .net *"_ivl_9", 3 0, L_0x55fb2cee3110;  1 drivers
L_0x7fd0c5137068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c8f5eb0_0 .net "add", 0 0, L_0x7fd0c5137068;  1 drivers
L_0x7fd0c51373c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5253f68 .resolv tri, L_0x7fd0c51373c8, L_0x55fb2cf02240;
v0x55fb2c8f5f50_0 .net8 "big_z0", 5 0, RS_0x7fd0c5253f68;  2 drivers
v0x55fb2c8f4e80_0 .net "big_z0_z1", 5 0, L_0x55fb2cf05420;  1 drivers
L_0x7fd0c5137410 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5264a98 .resolv tri, L_0x7fd0c5137410, L_0x55fb2cf023f0;
v0x55fb2c8f4f40_0 .net8 "big_z1", 5 0, RS_0x7fd0c5264a98;  2 drivers
L_0x7fd0c51374a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52577d8 .resolv tri, L_0x7fd0c51374a0, L_0x55fb2cf059f0;
v0x55fb2c8f3f00_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c52577d8;  2 drivers
L_0x7fd0c5137458 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52577a8 .resolv tri, L_0x7fd0c5137458, L_0x55fb2cf054c0;
v0x55fb2c8f3fc0_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c52577a8;  2 drivers
v0x55fb2c8f3580_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf05740;  1 drivers
v0x55fb2c8f3620_0 .net "cout_z1", 0 0, L_0x55fb2cf02090;  1 drivers
v0x55fb2c8fb910_0 .net "cout_z1_1", 0 0, L_0x55fb2ceffda0;  1 drivers
v0x55fb2c8faf90_0 .net "dummy_cout", 0 0, L_0x55fb2cf09e90;  1 drivers
v0x55fb2c8fb030_0 .net "signX", 0 0, L_0x55fb2cef5840;  1 drivers
v0x55fb2c8faaf0_0 .net "signY", 0 0, L_0x55fb2cef69c0;  1 drivers
v0x55fb2c8dac50_0 .net "sign_z3", 0 0, L_0x55fb2ceffc00;  1 drivers
L_0x7fd0c5137020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c8dacf0_0 .net "sub", 0 0, L_0x7fd0c5137020;  1 drivers
v0x55fb2c8d9e30_0 .net "z", 7 0, L_0x55fb2cf098a0;  1 drivers
v0x55fb2c8d9ed0_0 .net "z0", 3 0, o0x7fd0c52511d8;  0 drivers
v0x55fb2c8d7370_0 .net "z1", 3 0, L_0x55fb2cf01e50;  1 drivers
v0x55fb2c8d7410_0 .net "z1_1", 3 0, L_0x55fb2ceffb60;  1 drivers
v0x55fb2c8d8780_0 .net "z2", 3 0, o0x7fd0c52513b8;  0 drivers
o0x7fd0c52526a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2c8d8820_0 .net "z3", 3 0, o0x7fd0c52526a8;  0 drivers
v0x55fb2c8d7e00_0 .net "z3_1", 1 0, L_0x55fb2cef5650;  1 drivers
v0x55fb2c8d7ea0_0 .net "z3_2", 1 0, L_0x55fb2cef67f0;  1 drivers
L_0x55fb2cee2d90 .part L_0x55fb2cee2ed0, 2, 2;
L_0x55fb2cee2e30 .part L_0x55fb2cee2ed0, 0, 2;
L_0x55fb2cee2f40 .part L_0x55fb2cee3110, 2, 2;
L_0x55fb2cee3070 .part L_0x55fb2cee3110, 0, 2;
L_0x55fb2cf02240 .part/pv L_0x55fb2cf01ef0, 0, 4, 6;
L_0x55fb2cf023f0 .part/pv L_0x55fb2cf024e0, 2, 4, 6;
L_0x55fb2cf054c0 .part/pv L_0x55fb2cf05930, 4, 4, 8;
L_0x55fb2cf059f0 .part/pv L_0x55fb2cf05ae0, 0, 6, 8;
S_0x55fb2c3fe860 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c31c1a0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513cab0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cefdb10 .functor XOR 4, L_0x7fd0c513cab0, o0x7fd0c52513b8, C4<0000>, C4<0000>;
v0x55fb2c4990b0_0 .net *"_ivl_0", 3 0, L_0x7fd0c513cab0;  1 drivers
v0x55fb2c496840_0 .net "a", 3 0, o0x7fd0c52511d8;  alias, 0 drivers
v0x55fb2c493fd0_0 .net "a_or_s", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2c491760_0 .net "b", 3 0, o0x7fd0c52513b8;  alias, 0 drivers
v0x55fb2c491800_0 .net "cout", 0 0, L_0x55fb2ceffda0;  alias, 1 drivers
v0x55fb2c48eef0_0 .net "input_b", 3 0, L_0x55fb2cefdb10;  1 drivers
v0x55fb2cb43a70_0 .net "out", 3 0, L_0x55fb2ceffb60;  alias, 1 drivers
S_0x55fb2c3f1660 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c3fe860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c316d70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c4adc70_0 .net "S", 3 0, L_0x55fb2ceffb60;  alias, 1 drivers
v0x55fb2c4ab400_0 .net "a", 3 0, o0x7fd0c52511d8;  alias, 0 drivers
v0x55fb2c4a6320_0 .net "b", 3 0, L_0x55fb2cefdb10;  alias, 1 drivers
v0x55fb2c4a3ab0_0 .net "carin", 3 0, L_0x55fb2ceffc70;  1 drivers
v0x55fb2c48c680_0 .net "cin", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2c49b920_0 .net "cout", 0 0, L_0x55fb2ceffda0;  alias, 1 drivers
L_0x55fb2cefe310 .part o0x7fd0c52511d8, 1, 1;
L_0x55fb2cefe4d0 .part L_0x55fb2cefdb10, 1, 1;
L_0x55fb2cefe600 .part L_0x55fb2ceffc70, 0, 1;
L_0x55fb2cefea40 .part o0x7fd0c52511d8, 2, 1;
L_0x55fb2cefeb70 .part L_0x55fb2cefdb10, 2, 1;
L_0x55fb2cefed30 .part L_0x55fb2ceffc70, 1, 1;
L_0x55fb2ceff1c0 .part o0x7fd0c52511d8, 3, 1;
L_0x55fb2ceff2f0 .part L_0x55fb2cefdb10, 3, 1;
L_0x55fb2ceff470 .part L_0x55fb2ceffc70, 2, 1;
L_0x55fb2ceff900 .part o0x7fd0c52511d8, 0, 1;
L_0x55fb2ceffa30 .part L_0x55fb2cefdb10, 0, 1;
L_0x55fb2ceffb60 .concat8 [ 1 1 1 1], L_0x55fb2ceff680, L_0x55fb2cefe090, L_0x55fb2cefe810, L_0x55fb2cefef40;
L_0x55fb2ceffc70 .concat8 [ 1 1 1 1], L_0x55fb2ceff890, L_0x55fb2cefe2a0, L_0x55fb2cefe9d0, L_0x55fb2ceff150;
L_0x55fb2ceffda0 .part L_0x55fb2ceffc70, 3, 1;
S_0x55fb2c3d6900 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c3f1660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceff890 .functor OR 1, L_0x55fb2ceff610, L_0x55fb2ceff7d0, C4<0>, C4<0>;
v0x55fb2c2e6c30_0 .net "S", 0 0, L_0x55fb2ceff680;  1 drivers
v0x55fb2c2e43c0_0 .net "a", 0 0, L_0x55fb2ceff900;  1 drivers
v0x55fb2c28cfb0_0 .net "b", 0 0, L_0x55fb2ceffa30;  1 drivers
v0x55fb2c287140_0 .net "c_1", 0 0, L_0x55fb2ceff610;  1 drivers
v0x55fb2c2d1d20_0 .net "c_2", 0 0, L_0x55fb2ceff7d0;  1 drivers
v0x55fb2c2d1dc0_0 .net "cin", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2c2dbee0_0 .net "cout", 0 0, L_0x55fb2ceff890;  1 drivers
v0x55fb2c2dbf80_0 .net "h_1_out", 0 0, L_0x55fb2ceff5a0;  1 drivers
S_0x55fb2c425380 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3d6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceff5a0 .functor XOR 1, L_0x55fb2ceff900, L_0x55fb2ceffa30, C4<0>, C4<0>;
L_0x55fb2ceff610 .functor AND 1, L_0x55fb2ceff900, L_0x55fb2ceffa30, C4<1>, C4<1>;
v0x55fb2c24e030_0 .net "S", 0 0, L_0x55fb2ceff5a0;  alias, 1 drivers
v0x55fb2c2449b0_0 .net "a", 0 0, L_0x55fb2ceff900;  alias, 1 drivers
v0x55fb2c23e5e0_0 .net "b", 0 0, L_0x55fb2ceffa30;  alias, 1 drivers
v0x55fb2c23e680_0 .net "cout", 0 0, L_0x55fb2ceff610;  alias, 1 drivers
S_0x55fb2c41f510 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3d6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceff680 .functor XOR 1, L_0x55fb2ceff5a0, L_0x7fd0c5137068, C4<0>, C4<0>;
L_0x55fb2ceff7d0 .functor AND 1, L_0x55fb2ceff5a0, L_0x7fd0c5137068, C4<1>, C4<1>;
v0x55fb2c2f0df0_0 .net "S", 0 0, L_0x55fb2ceff680;  alias, 1 drivers
v0x55fb2c2ee580_0 .net "a", 0 0, L_0x55fb2ceff5a0;  alias, 1 drivers
v0x55fb2c2ebd10_0 .net "b", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2c2e94a0_0 .net "cout", 0 0, L_0x55fb2ceff7d0;  alias, 1 drivers
S_0x55fb2c4742b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c3f1660;
 .timescale 0 0;
P_0x55fb2c37dce0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c4585d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4742b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefe2a0 .functor OR 1, L_0x55fb2cefdfd0, L_0x55fb2cefe1e0, C4<0>, C4<0>;
v0x55fb2c2bb120_0 .net "S", 0 0, L_0x55fb2cefe090;  1 drivers
v0x55fb2c2c2d30_0 .net "a", 0 0, L_0x55fb2cefe310;  1 drivers
v0x55fb2c2c0200_0 .net "b", 0 0, L_0x55fb2cefe4d0;  1 drivers
v0x55fb2c2bd990_0 .net "c_1", 0 0, L_0x55fb2cefdfd0;  1 drivers
v0x55fb2c4f61b0_0 .net "c_2", 0 0, L_0x55fb2cefe1e0;  1 drivers
v0x55fb2c4f3940_0 .net "cin", 0 0, L_0x55fb2cefe600;  1 drivers
v0x55fb2c4f10d0_0 .net "cout", 0 0, L_0x55fb2cefe2a0;  1 drivers
v0x55fb2c4f1170_0 .net "h_1_out", 0 0, L_0x55fb2cefdec0;  1 drivers
S_0x55fb2c35ca20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4585d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefdec0 .functor XOR 1, L_0x55fb2cefe310, L_0x55fb2cefe4d0, C4<0>, C4<0>;
L_0x55fb2cefdfd0 .functor AND 1, L_0x55fb2cefe310, L_0x55fb2cefe4d0, C4<1>, C4<1>;
v0x55fb2c2d9670_0 .net "S", 0 0, L_0x55fb2cefdec0;  alias, 1 drivers
v0x55fb2c2d6e00_0 .net "a", 0 0, L_0x55fb2cefe310;  alias, 1 drivers
v0x55fb2c2d4590_0 .net "b", 0 0, L_0x55fb2cefe4d0;  alias, 1 drivers
v0x55fb2c2c6170_0 .net "cout", 0 0, L_0x55fb2cefdfd0;  alias, 1 drivers
S_0x55fb2c343400 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4585d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefe090 .functor XOR 1, L_0x55fb2cefdec0, L_0x55fb2cefe600, C4<0>, C4<0>;
L_0x55fb2cefe1e0 .functor AND 1, L_0x55fb2cefdec0, L_0x55fb2cefe600, C4<1>, C4<1>;
v0x55fb2c2cdd80_0 .net "S", 0 0, L_0x55fb2cefe090;  alias, 1 drivers
v0x55fb2c2cde20_0 .net "a", 0 0, L_0x55fb2cefdec0;  alias, 1 drivers
v0x55fb2c2cb250_0 .net "b", 0 0, L_0x55fb2cefe600;  alias, 1 drivers
v0x55fb2c2c89e0_0 .net "cout", 0 0, L_0x55fb2cefe1e0;  alias, 1 drivers
S_0x55fb2c3286a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c3f1660;
 .timescale 0 0;
P_0x55fb2c2b0570 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c31b4a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3286a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefe9d0 .functor OR 1, L_0x55fb2cefe7a0, L_0x55fb2cefe910, C4<0>, C4<0>;
v0x55fb2c4df5c0_0 .net "S", 0 0, L_0x55fb2cefe810;  1 drivers
v0x55fb2c4dcd50_0 .net "a", 0 0, L_0x55fb2cefea40;  1 drivers
v0x55fb2c4da4e0_0 .net "b", 0 0, L_0x55fb2cefeb70;  1 drivers
v0x55fb2c4d7c70_0 .net "c_1", 0 0, L_0x55fb2cefe7a0;  1 drivers
v0x55fb2c4f8a20_0 .net "c_2", 0 0, L_0x55fb2cefe910;  1 drivers
v0x55fb2c3c1680_0 .net "cin", 0 0, L_0x55fb2cefed30;  1 drivers
v0x55fb2c3c9290_0 .net "cout", 0 0, L_0x55fb2cefe9d0;  1 drivers
v0x55fb2c3c9330_0 .net "h_1_out", 0 0, L_0x55fb2cefe730;  1 drivers
S_0x55fb2c300740 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c31b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefe730 .functor XOR 1, L_0x55fb2cefea40, L_0x55fb2cefeb70, C4<0>, C4<0>;
L_0x55fb2cefe7a0 .functor AND 1, L_0x55fb2cefea40, L_0x55fb2cefeb70, C4<1>, C4<1>;
v0x55fb2c4ee860_0 .net "S", 0 0, L_0x55fb2cefe730;  alias, 1 drivers
v0x55fb2c4ebff0_0 .net "a", 0 0, L_0x55fb2cefea40;  alias, 1 drivers
v0x55fb2c4e9780_0 .net "b", 0 0, L_0x55fb2cefeb70;  alias, 1 drivers
v0x55fb2c4e6f10_0 .net "cout", 0 0, L_0x55fb2cefe7a0;  alias, 1 drivers
S_0x55fb2c3b3090 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c31b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefe810 .functor XOR 1, L_0x55fb2cefe730, L_0x55fb2cefed30, C4<0>, C4<0>;
L_0x55fb2cefe910 .functor AND 1, L_0x55fb2cefe730, L_0x55fb2cefed30, C4<1>, C4<1>;
v0x55fb2c4d5400_0 .net "S", 0 0, L_0x55fb2cefe810;  alias, 1 drivers
v0x55fb2c4d54a0_0 .net "a", 0 0, L_0x55fb2cefe730;  alias, 1 drivers
v0x55fb2c4e46a0_0 .net "b", 0 0, L_0x55fb2cefed30;  alias, 1 drivers
v0x55fb2c4e1e30_0 .net "cout", 0 0, L_0x55fb2cefe910;  alias, 1 drivers
S_0x55fb2c34f1c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c3f1660;
 .timescale 0 0;
P_0x55fb2c2b5650 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c349350 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c34f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceff150 .functor OR 1, L_0x55fb2cefeed0, L_0x55fb2ceff090, C4<0>, C4<0>;
v0x55fb2c4cafa0_0 .net "S", 0 0, L_0x55fb2cefef40;  1 drivers
v0x55fb2c4b6c20_0 .net "a", 0 0, L_0x55fb2ceff1c0;  1 drivers
v0x55fb2c4c5ec0_0 .net "b", 0 0, L_0x55fb2ceff2f0;  1 drivers
v0x55fb2c4c3650_0 .net "c_1", 0 0, L_0x55fb2cefeed0;  1 drivers
v0x55fb2c4bbd00_0 .net "c_2", 0 0, L_0x55fb2ceff090;  1 drivers
v0x55fb2c4b9490_0 .net "cin", 0 0, L_0x55fb2ceff470;  1 drivers
v0x55fb2c4b04e0_0 .net "cout", 0 0, L_0x55fb2ceff150;  1 drivers
v0x55fb2c4b0580_0 .net "h_1_out", 0 0, L_0x55fb2cefee60;  1 drivers
S_0x55fb2c39e0f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c349350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefee60 .functor XOR 1, L_0x55fb2ceff1c0, L_0x55fb2ceff2f0, C4<0>, C4<0>;
L_0x55fb2cefeed0 .functor AND 1, L_0x55fb2ceff1c0, L_0x55fb2ceff2f0, C4<1>, C4<1>;
v0x55fb2c3c6760_0 .net "S", 0 0, L_0x55fb2cefee60;  alias, 1 drivers
v0x55fb2c3c3ef0_0 .net "a", 0 0, L_0x55fb2ceff1c0;  alias, 1 drivers
v0x55fb2c3b6840_0 .net "b", 0 0, L_0x55fb2ceff2f0;  alias, 1 drivers
v0x55fb2c3be690_0 .net "cout", 0 0, L_0x55fb2cefeed0;  alias, 1 drivers
S_0x55fb2c382410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c349350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefef40 .functor XOR 1, L_0x55fb2cefee60, L_0x55fb2ceff470, C4<0>, C4<0>;
L_0x55fb2ceff090 .functor AND 1, L_0x55fb2cefee60, L_0x55fb2ceff470, C4<1>, C4<1>;
v0x55fb2c3bb920_0 .net "S", 0 0, L_0x55fb2cefef40;  alias, 1 drivers
v0x55fb2c3bb9c0_0 .net "a", 0 0, L_0x55fb2cefee60;  alias, 1 drivers
v0x55fb2c4d0080_0 .net "b", 0 0, L_0x55fb2ceff470;  alias, 1 drivers
v0x55fb2c4cd810_0 .net "cout", 0 0, L_0x55fb2ceff090;  alias, 1 drivers
S_0x55fb2c29c7b0 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c24e110 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2cf00080 .functor XOR 4, L_0x55fb2cefffe0, o0x7fd0c52526a8, C4<0000>, C4<0000>;
v0x55fb2cae89f0_0 .net *"_ivl_0", 3 0, L_0x55fb2cefffe0;  1 drivers
L_0x7fd0c5137380 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2cae6180_0 .net *"_ivl_3", 2 0, L_0x7fd0c5137380;  1 drivers
v0x55fb2cae3910_0 .net "a", 3 0, L_0x55fb2ceffb60;  alias, 1 drivers
v0x55fb2cae39b0_0 .net "a_or_s", 0 0, L_0x55fb2ceffc00;  alias, 1 drivers
v0x55fb2cae10a0_0 .net "b", 3 0, o0x7fd0c52526a8;  alias, 0 drivers
v0x55fb2cac7db0_0 .net "cout", 0 0, L_0x55fb2cf02090;  alias, 1 drivers
v0x55fb2cac7e50_0 .net "input_b", 3 0, L_0x55fb2cf00080;  1 drivers
v0x55fb2cad4aa0_0 .net "out", 3 0, L_0x55fb2cf01e50;  alias, 1 drivers
L_0x55fb2cefffe0 .concat [ 1 3 0 0], L_0x55fb2ceffc00, L_0x7fd0c5137380;
S_0x55fb2c283190 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c29c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4add50 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2caf7c90_0 .net "S", 3 0, L_0x55fb2cf01e50;  alias, 1 drivers
v0x55fb2caf5420_0 .net "a", 3 0, L_0x55fb2ceffb60;  alias, 1 drivers
v0x55fb2caf0340_0 .net "b", 3 0, L_0x55fb2cf00080;  alias, 1 drivers
v0x55fb2cade8d0_0 .net "carin", 3 0, L_0x55fb2cf01f60;  1 drivers
v0x55fb2caedad0_0 .net "cin", 0 0, L_0x55fb2ceffc00;  alias, 1 drivers
v0x55fb2caeb260_0 .net "cout", 0 0, L_0x55fb2cf02090;  alias, 1 drivers
L_0x55fb2cf00590 .part L_0x55fb2ceffb60, 1, 1;
L_0x55fb2cf006c0 .part L_0x55fb2cf00080, 1, 1;
L_0x55fb2cf007f0 .part L_0x55fb2cf01f60, 0, 1;
L_0x55fb2cf00c80 .part L_0x55fb2ceffb60, 2, 1;
L_0x55fb2cf00db0 .part L_0x55fb2cf00080, 2, 1;
L_0x55fb2cf00f70 .part L_0x55fb2cf01f60, 1, 1;
L_0x55fb2cf01400 .part L_0x55fb2ceffb60, 3, 1;
L_0x55fb2cf01640 .part L_0x55fb2cf00080, 3, 1;
L_0x55fb2cf01730 .part L_0x55fb2cf01f60, 2, 1;
L_0x55fb2cf01c80 .part L_0x55fb2ceffb60, 0, 1;
L_0x55fb2cf01d20 .part L_0x55fb2cf00080, 0, 1;
L_0x55fb2cf01e50 .concat8 [ 1 1 1 1], L_0x55fb2cf01940, L_0x55fb2cf00310, L_0x55fb2cf00a00, L_0x55fb2cf01180;
L_0x55fb2cf01f60 .concat8 [ 1 1 1 1], L_0x55fb2cf01c10, L_0x55fb2cf00520, L_0x55fb2cf00c10, L_0x55fb2cf01390;
L_0x55fb2cf02090 .part L_0x55fb2cf01f60, 3, 1;
S_0x55fb2c268430 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c283190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf01c10 .functor OR 1, L_0x55fb2cf018d0, L_0x55fb2cf01a90, C4<0>, C4<0>;
v0x55fb2cb7d4a0_0 .net "S", 0 0, L_0x55fb2cf01940;  1 drivers
v0x55fb2cb7ac20_0 .net "a", 0 0, L_0x55fb2cf01c80;  1 drivers
v0x55fb2cb783b0_0 .net "b", 0 0, L_0x55fb2cf01d20;  1 drivers
v0x55fb2cb75b40_0 .net "c_1", 0 0, L_0x55fb2cf018d0;  1 drivers
v0x55fb2cb732d0_0 .net "c_2", 0 0, L_0x55fb2cf01a90;  1 drivers
v0x55fb2cb70a60_0 .net "cin", 0 0, L_0x55fb2ceffc00;  alias, 1 drivers
v0x55fb2cb6e1f0_0 .net "cout", 0 0, L_0x55fb2cf01c10;  1 drivers
v0x55fb2cb6e290_0 .net "h_1_out", 0 0, L_0x55fb2cf01860;  1 drivers
S_0x55fb2c25b2e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c268430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf01860 .functor XOR 1, L_0x55fb2cf01c80, L_0x55fb2cf01d20, C4<0>, C4<0>;
L_0x55fb2cf018d0 .functor AND 1, L_0x55fb2cf01c80, L_0x55fb2cf01d20, C4<1>, C4<1>;
v0x55fb2cb8efb0_0 .net "S", 0 0, L_0x55fb2cf01860;  alias, 1 drivers
v0x55fb2cb8c740_0 .net "a", 0 0, L_0x55fb2cf01c80;  alias, 1 drivers
v0x55fb2cb89ed0_0 .net "b", 0 0, L_0x55fb2cf01d20;  alias, 1 drivers
v0x55fb2cb87660_0 .net "cout", 0 0, L_0x55fb2cf018d0;  alias, 1 drivers
S_0x55fb2c240580 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c268430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf01940 .functor XOR 1, L_0x55fb2cf01860, L_0x55fb2ceffc00, C4<0>, C4<0>;
L_0x55fb2cf01a90 .functor AND 1, L_0x55fb2cf01860, L_0x55fb2ceffc00, C4<1>, C4<1>;
v0x55fb2cb84df0_0 .net "S", 0 0, L_0x55fb2cf01940;  alias, 1 drivers
v0x55fb2cb84e90_0 .net "a", 0 0, L_0x55fb2cf01860;  alias, 1 drivers
v0x55fb2cb82580_0 .net "b", 0 0, L_0x55fb2ceffc00;  alias, 1 drivers
v0x55fb2cb7fd10_0 .net "cout", 0 0, L_0x55fb2cf01a90;  alias, 1 drivers
S_0x55fb2c2f2e20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c283190;
 .timescale 0 0;
P_0x55fb2c4a3b90 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c28ef50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2f2e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf00520 .functor OR 1, L_0x55fb2cf00250, L_0x55fb2cf00460, C4<0>, C4<0>;
v0x55fb2c7dec50_0 .net "S", 0 0, L_0x55fb2cf00310;  1 drivers
v0x55fb2c7dc3e0_0 .net "a", 0 0, L_0x55fb2cf00590;  1 drivers
v0x55fb2c7cf540_0 .net "b", 0 0, L_0x55fb2cf006c0;  1 drivers
v0x55fb2c7cccd0_0 .net "c_1", 0 0, L_0x55fb2cf00250;  1 drivers
v0x55fb2c7ca460_0 .net "c_2", 0 0, L_0x55fb2cf00460;  1 drivers
v0x55fb2c7c7bf0_0 .net "cin", 0 0, L_0x55fb2cf007f0;  1 drivers
v0x55fb2c7aeb10_0 .net "cout", 0 0, L_0x55fb2cf00520;  1 drivers
v0x55fb2c7aebb0_0 .net "h_1_out", 0 0, L_0x55fb2cf00140;  1 drivers
S_0x55fb2c2890e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c28ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf00140 .functor XOR 1, L_0x55fb2cf00590, L_0x55fb2cf006c0, C4<0>, C4<0>;
L_0x55fb2cf00250 .functor AND 1, L_0x55fb2cf00590, L_0x55fb2cf006c0, C4<1>, C4<1>;
v0x55fb2cb45d40_0 .net "S", 0 0, L_0x55fb2cf00140;  alias, 1 drivers
v0x55fb2cb6b980_0 .net "a", 0 0, L_0x55fb2cf00590;  alias, 1 drivers
v0x55fb2cb69110_0 .net "b", 0 0, L_0x55fb2cf006c0;  alias, 1 drivers
v0x55fb2cb42b20_0 .net "cout", 0 0, L_0x55fb2cf00250;  alias, 1 drivers
S_0x55fb2c2dde80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c28ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf00310 .functor XOR 1, L_0x55fb2cf00140, L_0x55fb2cf007f0, C4<0>, C4<0>;
L_0x55fb2cf00460 .functor AND 1, L_0x55fb2cf00140, L_0x55fb2cf007f0, C4<1>, C4<1>;
v0x55fb2c7e8e10_0 .net "S", 0 0, L_0x55fb2cf00310;  alias, 1 drivers
v0x55fb2c7e8eb0_0 .net "a", 0 0, L_0x55fb2cf00140;  alias, 1 drivers
v0x55fb2c7e65a0_0 .net "b", 0 0, L_0x55fb2cf007f0;  alias, 1 drivers
v0x55fb2c7e3d30_0 .net "cout", 0 0, L_0x55fb2cf00460;  alias, 1 drivers
S_0x55fb2c2c21a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c283190;
 .timescale 0 0;
P_0x55fb2c3854a0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c4faa50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2c21a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf00c10 .functor OR 1, L_0x55fb2cf00990, L_0x55fb2cf00b50, C4<0>, C4<0>;
v0x55fb2cb16ab0_0 .net "S", 0 0, L_0x55fb2cf00a00;  1 drivers
v0x55fb2cb14240_0 .net "a", 0 0, L_0x55fb2cf00c80;  1 drivers
v0x55fb2cb119d0_0 .net "b", 0 0, L_0x55fb2cf00db0;  1 drivers
v0x55fb2cb0c8f0_0 .net "c_1", 0 0, L_0x55fb2cf00990;  1 drivers
v0x55fb2cb3f210_0 .net "c_2", 0 0, L_0x55fb2cf00b50;  1 drivers
v0x55fb2cb3ef60_0 .net "cin", 0 0, L_0x55fb2cf00f70;  1 drivers
v0x55fb2cb3c9a0_0 .net "cout", 0 0, L_0x55fb2cf00c10;  1 drivers
v0x55fb2cb3ca40_0 .net "h_1_out", 0 0, L_0x55fb2cf00920;  1 drivers
S_0x55fb2c3c8700 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf00920 .functor XOR 1, L_0x55fb2cf00c80, L_0x55fb2cf00db0, C4<0>, C4<0>;
L_0x55fb2cf00990 .functor AND 1, L_0x55fb2cf00c80, L_0x55fb2cf00db0, C4<1>, C4<1>;
v0x55fb2cb285c0_0 .net "S", 0 0, L_0x55fb2cf00920;  alias, 1 drivers
v0x55fb2cb25d50_0 .net "a", 0 0, L_0x55fb2cf00c80;  alias, 1 drivers
v0x55fb2cb234e0_0 .net "b", 0 0, L_0x55fb2cf00db0;  alias, 1 drivers
v0x55fb2cb20c70_0 .net "cout", 0 0, L_0x55fb2cf00990;  alias, 1 drivers
S_0x55fb2c3bd9e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4faa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf00a00 .functor XOR 1, L_0x55fb2cf00920, L_0x55fb2cf00f70, C4<0>, C4<0>;
L_0x55fb2cf00b50 .functor AND 1, L_0x55fb2cf00920, L_0x55fb2cf00f70, C4<1>, C4<1>;
v0x55fb2cb1bb90_0 .net "S", 0 0, L_0x55fb2cf00a00;  alias, 1 drivers
v0x55fb2cb1bc30_0 .net "a", 0 0, L_0x55fb2cf00920;  alias, 1 drivers
v0x55fb2cb19320_0 .net "b", 0 0, L_0x55fb2cf00f70;  alias, 1 drivers
v0x55fb2cb07810_0 .net "cout", 0 0, L_0x55fb2cf00b50;  alias, 1 drivers
S_0x55fb2c49d9e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c283190;
 .timescale 0 0;
P_0x55fb2cb286a0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb91350 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c49d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf01390 .functor OR 1, L_0x55fb2cf01110, L_0x55fb2cf012d0, C4<0>, C4<0>;
v0x55fb2cb2fcc0_0 .net "S", 0 0, L_0x55fb2cf01180;  1 drivers
v0x55fb2cb2d700_0 .net "a", 0 0, L_0x55fb2cf01400;  1 drivers
v0x55fb2cb2d450_0 .net "b", 0 0, L_0x55fb2cf01640;  1 drivers
v0x55fb2cb2ae30_0 .net "c_1", 0 0, L_0x55fb2cf01110;  1 drivers
v0x55fb2caff5e0_0 .net "c_2", 0 0, L_0x55fb2cf012d0;  1 drivers
v0x55fb2cafcd70_0 .net "cin", 0 0, L_0x55fb2cf01730;  1 drivers
v0x55fb2cafa500_0 .net "cout", 0 0, L_0x55fb2cf01390;  1 drivers
v0x55fb2cafa5a0_0 .net "h_1_out", 0 0, L_0x55fb2cf010a0;  1 drivers
S_0x55fb2cb44ca0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb91350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf010a0 .functor XOR 1, L_0x55fb2cf01400, L_0x55fb2cf01640, C4<0>, C4<0>;
L_0x55fb2cf01110 .functor AND 1, L_0x55fb2cf01400, L_0x55fb2cf01640, C4<1>, C4<1>;
v0x55fb2cb3c6f0_0 .net "S", 0 0, L_0x55fb2cf010a0;  alias, 1 drivers
v0x55fb2cb39e80_0 .net "a", 0 0, L_0x55fb2cf01400;  alias, 1 drivers
v0x55fb2cb34da0_0 .net "b", 0 0, L_0x55fb2cf01640;  alias, 1 drivers
v0x55fb2cb327e0_0 .net "cout", 0 0, L_0x55fb2cf01110;  alias, 1 drivers
S_0x55fb2c7eaed0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb91350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf01180 .functor XOR 1, L_0x55fb2cf010a0, L_0x55fb2cf01730, C4<0>, C4<0>;
L_0x55fb2cf012d0 .functor AND 1, L_0x55fb2cf010a0, L_0x55fb2cf01730, C4<1>, C4<1>;
v0x55fb2cb32530_0 .net "S", 0 0, L_0x55fb2cf01180;  alias, 1 drivers
v0x55fb2cb325d0_0 .net "a", 0 0, L_0x55fb2cf010a0;  alias, 1 drivers
v0x55fb2cb0a080_0 .net "b", 0 0, L_0x55fb2cf01730;  alias, 1 drivers
v0x55fb2cb2ff70_0 .net "cout", 0 0, L_0x55fb2cf012d0;  alias, 1 drivers
S_0x55fb2c7c43b0 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb3c7d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513caf8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf025a0 .functor XOR 6, L_0x7fd0c513caf8, RS_0x7fd0c5253f68, C4<000000>, C4<000000>;
v0x55fb2c9028e0_0 .net *"_ivl_0", 5 0, L_0x7fd0c513caf8;  1 drivers
v0x55fb2c955080_0 .net8 "a", 5 0, RS_0x7fd0c5253f68;  alias, 2 drivers
v0x55fb2c94ae60_0 .net "a_or_s", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2c952810_0 .net8 "b", 5 0, RS_0x7fd0c5253f68;  alias, 2 drivers
v0x55fb2c94ffa0_0 .net "cout", 0 0, L_0x55fb2cf05740;  alias, 1 drivers
v0x55fb2c94d730_0 .net "input_b", 5 0, L_0x55fb2cf025a0;  1 drivers
v0x55fb2c94d7d0_0 .net "out", 5 0, L_0x55fb2cf05420;  alias, 1 drivers
S_0x55fb2cb06660 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c7c43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cade9b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2c962640_0 .net "S", 5 0, L_0x55fb2cf05420;  alias, 1 drivers
v0x55fb2c95fdd0_0 .net8 "a", 5 0, RS_0x7fd0c5253f68;  alias, 2 drivers
v0x55fb2c95d560_0 .net "b", 5 0, L_0x55fb2cf025a0;  alias, 1 drivers
v0x55fb2c9060f0_0 .net "carin", 5 0, L_0x55fb2cf05560;  1 drivers
v0x55fb2c908750_0 .net "cin", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2c900280_0 .net "cout", 0 0, L_0x55fb2cf05740;  alias, 1 drivers
L_0x55fb2cf02ab0 .part RS_0x7fd0c5253f68, 1, 1;
L_0x55fb2cf02be0 .part L_0x55fb2cf025a0, 1, 1;
L_0x55fb2cf02d10 .part L_0x55fb2cf05560, 0, 1;
L_0x55fb2cf031f0 .part RS_0x7fd0c5253f68, 2, 1;
L_0x55fb2cf03430 .part L_0x55fb2cf025a0, 2, 1;
L_0x55fb2cf03560 .part L_0x55fb2cf05560, 1, 1;
L_0x55fb2cf03a40 .part RS_0x7fd0c5253f68, 3, 1;
L_0x55fb2cf03b70 .part L_0x55fb2cf025a0, 3, 1;
L_0x55fb2cf03cf0 .part L_0x55fb2cf05560, 2, 1;
L_0x55fb2cf041d0 .part RS_0x7fd0c5253f68, 4, 1;
L_0x55fb2cf04300 .part L_0x55fb2cf025a0, 4, 1;
L_0x55fb2cf04430 .part L_0x55fb2cf05560, 3, 1;
L_0x55fb2cf04970 .part RS_0x7fd0c5253f68, 5, 1;
L_0x55fb2cf04aa0 .part L_0x55fb2cf025a0, 5, 1;
L_0x55fb2cf04c50 .part L_0x55fb2cf05560, 4, 1;
L_0x55fb2cf05020 .part RS_0x7fd0c5253f68, 0, 1;
L_0x55fb2cf051e0 .part L_0x55fb2cf025a0, 0, 1;
LS_0x55fb2cf05420_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf04df0, L_0x55fb2cf027e0, L_0x55fb2cf02f20, L_0x55fb2cf03770;
LS_0x55fb2cf05420_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cf03f00, L_0x55fb2cf04740;
L_0x55fb2cf05420 .concat8 [ 4 2 0 0], LS_0x55fb2cf05420_0_0, LS_0x55fb2cf05420_0_4;
LS_0x55fb2cf05560_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf04fb0, L_0x55fb2cf02a40, L_0x55fb2cf03180, L_0x55fb2cf039d0;
LS_0x55fb2cf05560_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cf04160, L_0x55fb2cf04900;
L_0x55fb2cf05560 .concat8 [ 4 2 0 0], LS_0x55fb2cf05560_0_0, LS_0x55fb2cf05560_0_4;
L_0x55fb2cf05740 .part L_0x55fb2cf05560, 5, 1;
S_0x55fb2cb03f10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb06660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf04fb0 .functor OR 1, L_0x55fb2cf04d80, L_0x55fb2cf04f40, C4<0>, C4<0>;
v0x55fb2cac0720_0 .net "S", 0 0, L_0x55fb2cf04df0;  1 drivers
v0x55fb2cabb640_0 .net "a", 0 0, L_0x55fb2cf05020;  1 drivers
v0x55fb2cab8dd0_0 .net "b", 0 0, L_0x55fb2cf051e0;  1 drivers
v0x55fb2caaf270_0 .net "c_1", 0 0, L_0x55fb2cf04d80;  1 drivers
v0x55fb2c9ff790_0 .net "c_2", 0 0, L_0x55fb2cf04f40;  1 drivers
v0x55fb2c9ff830_0 .net "cin", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2ca048d0_0 .net "cout", 0 0, L_0x55fb2cf04fb0;  1 drivers
v0x55fb2ca04970_0 .net "h_1_out", 0 0, L_0x55fb2cf045f0;  1 drivers
S_0x55fb2cadd6e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb03f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf045f0 .functor XOR 1, L_0x55fb2cf05020, L_0x55fb2cf051e0, C4<0>, C4<0>;
L_0x55fb2cf04d80 .functor AND 1, L_0x55fb2cf05020, L_0x55fb2cf051e0, C4<1>, C4<1>;
v0x55fb2cad2230_0 .net "S", 0 0, L_0x55fb2cf045f0;  alias, 1 drivers
v0x55fb2cacf9c0_0 .net "a", 0 0, L_0x55fb2cf05020;  alias, 1 drivers
v0x55fb2cacd150_0 .net "b", 0 0, L_0x55fb2cf051e0;  alias, 1 drivers
v0x55fb2caca8e0_0 .net "cout", 0 0, L_0x55fb2cf04d80;  alias, 1 drivers
S_0x55fb2cadbc40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb03f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf04df0 .functor XOR 1, L_0x55fb2cf045f0, L_0x7fd0c5137068, C4<0>, C4<0>;
L_0x55fb2cf04f40 .functor AND 1, L_0x55fb2cf045f0, L_0x7fd0c5137068, C4<1>, C4<1>;
v0x55fb2cac8070_0 .net "S", 0 0, L_0x55fb2cf04df0;  alias, 1 drivers
v0x55fb2cac8110_0 .net "a", 0 0, L_0x55fb2cf045f0;  alias, 1 drivers
v0x55fb2cac5800_0 .net "b", 0 0, L_0x7fd0c5137068;  alias, 1 drivers
v0x55fb2cac2f90_0 .net "cout", 0 0, L_0x55fb2cf04f40;  alias, 1 drivers
S_0x55fb2ca07cf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb06660;
 .timescale 0 0;
P_0x55fb2cad2310 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c931b30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca07cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf02a40 .functor OR 1, L_0x55fb2cf02720, L_0x55fb2cf02980, C4<0>, C4<0>;
v0x55fb2c9c2970_0 .net "S", 0 0, L_0x55fb2cf027e0;  1 drivers
v0x55fb2c9c5240_0 .net "a", 0 0, L_0x55fb2cf02ab0;  1 drivers
v0x55fb2c9bbb60_0 .net "b", 0 0, L_0x55fb2cf02be0;  1 drivers
v0x55fb2c9a34b0_0 .net "c_1", 0 0, L_0x55fb2cf02720;  1 drivers
v0x55fb2c9aabf0_0 .net "c_2", 0 0, L_0x55fb2cf02980;  1 drivers
v0x55fb2c9aac90_0 .net "cin", 0 0, L_0x55fb2cf02d10;  1 drivers
v0x55fb2c9a85f0_0 .net "cout", 0 0, L_0x55fb2cf02a40;  1 drivers
v0x55fb2c9a8690_0 .net "h_1_out", 0 0, L_0x55fb2cf02610;  1 drivers
S_0x55fb2c8718c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c931b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf02610 .functor XOR 1, L_0x55fb2cf02ab0, L_0x55fb2cf02be0, C4<0>, C4<0>;
L_0x55fb2cf02720 .functor AND 1, L_0x55fb2cf02ab0, L_0x55fb2cf02be0, C4<1>, C4<1>;
v0x55fb2ca02060_0 .net "S", 0 0, L_0x55fb2cf02610;  alias, 1 drivers
v0x55fb2c9f6cf0_0 .net "a", 0 0, L_0x55fb2cf02ab0;  alias, 1 drivers
v0x55fb2c9f95c0_0 .net "b", 0 0, L_0x55fb2cf02be0;  alias, 1 drivers
v0x55fb2c9efee0_0 .net "cout", 0 0, L_0x55fb2cf02720;  alias, 1 drivers
S_0x55fb2c7d1db0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c931b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf027e0 .functor XOR 1, L_0x55fb2cf02610, L_0x55fb2cf02d10, C4<0>, C4<0>;
L_0x55fb2cf02980 .functor AND 1, L_0x55fb2cf02610, L_0x55fb2cf02d10, C4<1>, C4<1>;
v0x55fb2c9cb410_0 .net "S", 0 0, L_0x55fb2cf027e0;  alias, 1 drivers
v0x55fb2c9d2b50_0 .net "a", 0 0, L_0x55fb2cf02610;  alias, 1 drivers
v0x55fb2c9d0550_0 .net "b", 0 0, L_0x55fb2cf02d10;  alias, 1 drivers
v0x55fb2c9cdce0_0 .net "cout", 0 0, L_0x55fb2cf02980;  alias, 1 drivers
S_0x55fb2c716830 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb06660;
 .timescale 0 0;
P_0x55fb2c2af550 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c640680 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c716830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf03180 .functor OR 1, L_0x55fb2cf02eb0, L_0x55fb2cf030c0, C4<0>, C4<0>;
v0x55fb2ca30e50_0 .net "S", 0 0, L_0x55fb2cf02f20;  1 drivers
v0x55fb2ca38800_0 .net "a", 0 0, L_0x55fb2cf031f0;  1 drivers
v0x55fb2ca35f90_0 .net "b", 0 0, L_0x55fb2cf03430;  1 drivers
v0x55fb2ca33720_0 .net "c_1", 0 0, L_0x55fb2cf02eb0;  1 drivers
v0x55fb2c9dc2b0_0 .net "c_2", 0 0, L_0x55fb2cf030c0;  1 drivers
v0x55fb2c9dc350_0 .net "cin", 0 0, L_0x55fb2cf03560;  1 drivers
v0x55fb2c9de910_0 .net "cout", 0 0, L_0x55fb2cf03180;  1 drivers
v0x55fb2c9de9b0_0 .net "h_1_out", 0 0, L_0x55fb2cf02e40;  1 drivers
S_0x55fb2c580410 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c640680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf02e40 .functor XOR 1, L_0x55fb2cf031f0, L_0x55fb2cf03430, C4<0>, C4<0>;
L_0x55fb2cf02eb0 .functor AND 1, L_0x55fb2cf031f0, L_0x55fb2cf03430, C4<1>, C4<1>;
v0x55fb2c9a5d80_0 .net "S", 0 0, L_0x55fb2cf02e40;  alias, 1 drivers
v0x55fb2c99aa10_0 .net "a", 0 0, L_0x55fb2cf031f0;  alias, 1 drivers
v0x55fb2c99d2e0_0 .net "b", 0 0, L_0x55fb2cf03430;  alias, 1 drivers
v0x55fb2c993c00_0 .net "cout", 0 0, L_0x55fb2cf02eb0;  alias, 1 drivers
S_0x55fb2c44e970 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c640680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf02f20 .functor XOR 1, L_0x55fb2cf02e40, L_0x55fb2cf03560, C4<0>, C4<0>;
L_0x55fb2cf030c0 .functor AND 1, L_0x55fb2cf02e40, L_0x55fb2cf03560, C4<1>, C4<1>;
v0x55fb2ca402e0_0 .net "S", 0 0, L_0x55fb2cf02f20;  alias, 1 drivers
v0x55fb2ca40150_0 .net "a", 0 0, L_0x55fb2cf02e40;  alias, 1 drivers
v0x55fb2ca3d8e0_0 .net "b", 0 0, L_0x55fb2cf03560;  alias, 1 drivers
v0x55fb2ca3b070_0 .net "cout", 0 0, L_0x55fb2cf030c0;  alias, 1 drivers
S_0x55fb2c3787b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb06660;
 .timescale 0 0;
P_0x55fb2c299da0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c2b8540 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3787b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf039d0 .functor OR 1, L_0x55fb2cf03700, L_0x55fb2cf03910, C4<0>, C4<0>;
v0x55fb2ca15470_0 .net "S", 0 0, L_0x55fb2cf03770;  1 drivers
v0x55fb2ca1a5b0_0 .net "a", 0 0, L_0x55fb2cf03a40;  1 drivers
v0x55fb2ca17d40_0 .net "b", 0 0, L_0x55fb2cf03b70;  1 drivers
v0x55fb2ca11b60_0 .net "c_1", 0 0, L_0x55fb2cf03700;  1 drivers
v0x55fb2ca0f560_0 .net "c_2", 0 0, L_0x55fb2cf03910;  1 drivers
v0x55fb2ca0f600_0 .net "cin", 0 0, L_0x55fb2cf03cf0;  1 drivers
v0x55fb2ca0ccf0_0 .net "cout", 0 0, L_0x55fb2cf039d0;  1 drivers
v0x55fb2ca0cd90_0 .net "h_1_out", 0 0, L_0x55fb2cf03690;  1 drivers
S_0x55fb2ca6d080 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2b8540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf03690 .functor XOR 1, L_0x55fb2cf03a40, L_0x55fb2cf03b70, C4<0>, C4<0>;
L_0x55fb2cf03700 .functor AND 1, L_0x55fb2cf03a40, L_0x55fb2cf03b70, C4<1>, C4<1>;
v0x55fb2c9d6440_0 .net "S", 0 0, L_0x55fb2cf03690;  alias, 1 drivers
v0x55fb2c9d8aa0_0 .net "a", 0 0, L_0x55fb2cf03a40;  alias, 1 drivers
v0x55fb2ca2b240_0 .net "b", 0 0, L_0x55fb2cf03b70;  alias, 1 drivers
v0x55fb2ca21020_0 .net "cout", 0 0, L_0x55fb2cf03700;  alias, 1 drivers
S_0x55fb2c77bbc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2b8540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf03770 .functor XOR 1, L_0x55fb2cf03690, L_0x55fb2cf03cf0, C4<0>, C4<0>;
L_0x55fb2cf03910 .functor AND 1, L_0x55fb2cf03690, L_0x55fb2cf03cf0, C4<1>, C4<1>;
v0x55fb2ca289d0_0 .net "S", 0 0, L_0x55fb2cf03770;  alias, 1 drivers
v0x55fb2ca28a70_0 .net "a", 0 0, L_0x55fb2cf03690;  alias, 1 drivers
v0x55fb2ca26160_0 .net "b", 0 0, L_0x55fb2cf03cf0;  alias, 1 drivers
v0x55fb2ca238f0_0 .net "cout", 0 0, L_0x55fb2cf03910;  alias, 1 drivers
S_0x55fb2c4b3d00 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cb06660;
 .timescale 0 0;
P_0x55fb2c282bb0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c4fb460 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4b3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf04160 .functor OR 1, L_0x55fb2cf03e90, L_0x55fb2cf040a0, C4<0>, C4<0>;
v0x55fb2c8fc990_0 .net "S", 0 0, L_0x55fb2cf03f00;  1 drivers
v0x55fb2c8fca30_0 .net "a", 0 0, L_0x55fb2cf041d0;  1 drivers
v0x55fb2c8fa390_0 .net "b", 0 0, L_0x55fb2cf04300;  1 drivers
v0x55fb2c8f7b20_0 .net "c_1", 0 0, L_0x55fb2cf03e90;  1 drivers
v0x55fb2c8ec7b0_0 .net "c_2", 0 0, L_0x55fb2cf040a0;  1 drivers
v0x55fb2c8ec850_0 .net "cin", 0 0, L_0x55fb2cf04430;  1 drivers
v0x55fb2c8ef080_0 .net "cout", 0 0, L_0x55fb2cf04160;  1 drivers
v0x55fb2c8ef120_0 .net "h_1_out", 0 0, L_0x55fb2cf03e20;  1 drivers
S_0x55fb2c5bb620 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4fb460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf03e20 .functor XOR 1, L_0x55fb2cf041d0, L_0x55fb2cf04300, C4<0>, C4<0>;
L_0x55fb2cf03e90 .functor AND 1, L_0x55fb2cf041d0, L_0x55fb2cf04300, C4<1>, C4<1>;
v0x55fb2c9295d0_0 .net "S", 0 0, L_0x55fb2cf03e20;  alias, 1 drivers
v0x55fb2c92e710_0 .net "a", 0 0, L_0x55fb2cf041d0;  alias, 1 drivers
v0x55fb2c92bea0_0 .net "b", 0 0, L_0x55fb2cf04300;  alias, 1 drivers
v0x55fb2c92bf40_0 .net "cout", 0 0, L_0x55fb2cf03e90;  alias, 1 drivers
S_0x55fb2c67b890 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4fb460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf03f00 .functor XOR 1, L_0x55fb2cf03e20, L_0x55fb2cf04430, C4<0>, C4<0>;
L_0x55fb2cf040a0 .functor AND 1, L_0x55fb2cf03e20, L_0x55fb2cf04430, C4<1>, C4<1>;
v0x55fb2c920b30_0 .net "S", 0 0, L_0x55fb2cf03f00;  alias, 1 drivers
v0x55fb2c923400_0 .net "a", 0 0, L_0x55fb2cf03e20;  alias, 1 drivers
v0x55fb2c919d20_0 .net "b", 0 0, L_0x55fb2cf04430;  alias, 1 drivers
v0x55fb2c8f5250_0 .net "cout", 0 0, L_0x55fb2cf040a0;  alias, 1 drivers
S_0x55fb2c77ad90 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cb06660;
 .timescale 0 0;
P_0x55fb2c67ba70 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2c8acad0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c77ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf04900 .functor OR 1, L_0x55fb2cf046d0, L_0x55fb2cf04840, C4<0>, C4<0>;
v0x55fb2c96a120_0 .net "S", 0 0, L_0x55fb2cf04740;  1 drivers
v0x55fb2c96a1c0_0 .net "a", 0 0, L_0x55fb2cf04970;  1 drivers
v0x55fb2c969f90_0 .net "b", 0 0, L_0x55fb2cf04aa0;  1 drivers
v0x55fb2c967720_0 .net "c_1", 0 0, L_0x55fb2cf046d0;  1 drivers
v0x55fb2c964eb0_0 .net "c_2", 0 0, L_0x55fb2cf04840;  1 drivers
v0x55fb2c964f50_0 .net "cin", 0 0, L_0x55fb2cf04c50;  1 drivers
v0x55fb2c95ac90_0 .net "cout", 0 0, L_0x55fb2cf04900;  1 drivers
v0x55fb2c95ad30_0 .net "h_1_out", 0 0, L_0x55fb2cf04660;  1 drivers
S_0x55fb2c96cd40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8acad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf04660 .functor XOR 1, L_0x55fb2cf04970, L_0x55fb2cf04aa0, C4<0>, C4<0>;
L_0x55fb2cf046d0 .functor AND 1, L_0x55fb2cf04970, L_0x55fb2cf04aa0, C4<1>, C4<1>;
v0x55fb2c8e59a0_0 .net "S", 0 0, L_0x55fb2cf04660;  alias, 1 drivers
v0x55fb2c8cd2f0_0 .net "a", 0 0, L_0x55fb2cf04970;  alias, 1 drivers
v0x55fb2c8d4a30_0 .net "b", 0 0, L_0x55fb2cf04aa0;  alias, 1 drivers
v0x55fb2c8d2430_0 .net "cout", 0 0, L_0x55fb2cf046d0;  alias, 1 drivers
S_0x55fb2ca6c250 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8acad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf04740 .functor XOR 1, L_0x55fb2cf04660, L_0x55fb2cf04c50, C4<0>, C4<0>;
L_0x55fb2cf04840 .functor AND 1, L_0x55fb2cf04660, L_0x55fb2cf04c50, C4<1>, C4<1>;
v0x55fb2c8cfbc0_0 .net "S", 0 0, L_0x55fb2cf04740;  alias, 1 drivers
v0x55fb2c8c4850_0 .net "a", 0 0, L_0x55fb2cf04660;  alias, 1 drivers
v0x55fb2c8c7120_0 .net "b", 0 0, L_0x55fb2cf04c50;  alias, 1 drivers
v0x55fb2c8bda40_0 .net "cout", 0 0, L_0x55fb2cf04840;  alias, 1 drivers
S_0x55fb2c7c3320 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8accb0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c990 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cef4240 .functor XOR 2, L_0x7fd0c513c990, L_0x55fb2cee2e30, C4<00>, C4<00>;
v0x55fb2c89fb60_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c990;  1 drivers
v0x55fb2c89d2f0_0 .net "a", 1 0, L_0x55fb2cee2d90;  alias, 1 drivers
v0x55fb2c845e90_0 .net "a_or_s", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2c8484f0_0 .net "b", 1 0, L_0x55fb2cee2e30;  alias, 1 drivers
v0x55fb2c848590_0 .net "cout", 0 0, L_0x55fb2cef5840;  alias, 1 drivers
v0x55fb2c840020_0 .net "input_b", 1 0, L_0x55fb2cef4240;  1 drivers
v0x55fb2c842680_0 .net "out", 1 0, L_0x55fb2cef5650;  alias, 1 drivers
S_0x55fb2cadc650 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c7c3320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c955170 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c8a9eb0_0 .net "S", 1 0, L_0x55fb2cef5650;  alias, 1 drivers
v0x55fb2c8a9d20_0 .net "a", 1 0, L_0x55fb2cee2d90;  alias, 1 drivers
v0x55fb2c8a74b0_0 .net "b", 1 0, L_0x55fb2cef4240;  alias, 1 drivers
v0x55fb2c8a4c40_0 .net "carin", 1 0, L_0x55fb2cef5780;  1 drivers
v0x55fb2c89aa20_0 .net "cin", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2c8a23d0_0 .net "cout", 0 0, L_0x55fb2cef5840;  alias, 1 drivers
L_0x55fb2cef4b90 .part L_0x55fb2cee2d90, 1, 1;
L_0x55fb2cef4ce0 .part L_0x55fb2cef4240, 1, 1;
L_0x55fb2cef4e10 .part L_0x55fb2cef5780, 0, 1;
L_0x55fb2cef5360 .part L_0x55fb2cee2d90, 0, 1;
L_0x55fb2cef5490 .part L_0x55fb2cef4240, 0, 1;
L_0x55fb2cef5650 .concat8 [ 1 1 0 0], L_0x55fb2cef5060, L_0x55fb2cef4840;
L_0x55fb2cef5780 .concat8 [ 1 1 0 0], L_0x55fb2cef52d0, L_0x55fb2cef4b00;
L_0x55fb2cef5840 .part L_0x55fb2cef5780, 1, 1;
S_0x55fb2c9fb9b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cadc650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef52d0 .functor OR 1, L_0x55fb2cef4fd0, L_0x55fb2cef51f0, C4<0>, C4<0>;
v0x55fb2c86bc30_0 .net "S", 0 0, L_0x55fb2cef5060;  1 drivers
v0x55fb2c86bcd0_0 .net "a", 0 0, L_0x55fb2cef5360;  1 drivers
v0x55fb2c8608d0_0 .net "b", 0 0, L_0x55fb2cef5490;  1 drivers
v0x55fb2c863190_0 .net "c_1", 0 0, L_0x55fb2cef4fd0;  1 drivers
v0x55fb2c859ac0_0 .net "c_2", 0 0, L_0x55fb2cef51f0;  1 drivers
v0x55fb2c859b60_0 .net "cin", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2c834ff0_0 .net "cout", 0 0, L_0x55fb2cef52d0;  1 drivers
v0x55fb2c835090_0 .net "h_1_out", 0 0, L_0x55fb2cef4f40;  1 drivers
S_0x55fb2c9c7630 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9fb9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef4f40 .functor XOR 1, L_0x55fb2cef5360, L_0x55fb2cef5490, C4<0>, C4<0>;
L_0x55fb2cef4fd0 .functor AND 1, L_0x55fb2cef5360, L_0x55fb2cef5490, C4<1>, C4<1>;
v0x55fb2c93f2b0_0 .net "S", 0 0, L_0x55fb2cef4f40;  alias, 1 drivers
v0x55fb2c9443f0_0 .net "a", 0 0, L_0x55fb2cef5360;  alias, 1 drivers
v0x55fb2c941b80_0 .net "b", 0 0, L_0x55fb2cef5490;  alias, 1 drivers
v0x55fb2c93b9a0_0 .net "cout", 0 0, L_0x55fb2cef4fd0;  alias, 1 drivers
S_0x55fb2c99f6d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9fb9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef5060 .functor XOR 1, L_0x55fb2cef4f40, L_0x7fd0c5137020, C4<0>, C4<0>;
L_0x55fb2cef51f0 .functor AND 1, L_0x55fb2cef4f40, L_0x7fd0c5137020, C4<1>, C4<1>;
v0x55fb2c9393a0_0 .net "S", 0 0, L_0x55fb2cef5060;  alias, 1 drivers
v0x55fb2c936b30_0 .net "a", 0 0, L_0x55fb2cef4f40;  alias, 1 drivers
v0x55fb2c869360_0 .net "b", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2c86e4a0_0 .net "cout", 0 0, L_0x55fb2cef51f0;  alias, 1 drivers
S_0x55fb2ca425d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cadc650;
 .timescale 0 0;
P_0x55fb2c7c3500 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c9257f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca425d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef4b00 .functor OR 1, L_0x55fb2cef4760, L_0x55fb2cef4a20, C4<0>, C4<0>;
v0x55fb2c8121d0_0 .net "S", 0 0, L_0x55fb2cef4840;  1 drivers
v0x55fb2c812270_0 .net "a", 0 0, L_0x55fb2cef4b90;  1 drivers
v0x55fb2c80f960_0 .net "b", 0 0, L_0x55fb2cef4ce0;  1 drivers
v0x55fb2c8045f0_0 .net "c_1", 0 0, L_0x55fb2cef4760;  1 drivers
v0x55fb2c806ec0_0 .net "c_2", 0 0, L_0x55fb2cef4a20;  1 drivers
v0x55fb2c806f60_0 .net "cin", 0 0, L_0x55fb2cef4e10;  1 drivers
v0x55fb2c7fd7e0_0 .net "cout", 0 0, L_0x55fb2cef4b00;  1 drivers
v0x55fb2c7fd880_0 .net "h_1_out", 0 0, L_0x55fb2cef4610;  1 drivers
S_0x55fb2c8f1470 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9257f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef4610 .functor XOR 1, L_0x55fb2cef4b90, L_0x55fb2cef4ce0, C4<0>, C4<0>;
L_0x55fb2cef4760 .functor AND 1, L_0x55fb2cef4b90, L_0x55fb2cef4ce0, C4<1>, C4<1>;
v0x55fb2c83c730_0 .net "S", 0 0, L_0x55fb2cef4610;  alias, 1 drivers
v0x55fb2c83a130_0 .net "a", 0 0, L_0x55fb2cef4b90;  alias, 1 drivers
v0x55fb2c8378c0_0 .net "b", 0 0, L_0x55fb2cef4ce0;  alias, 1 drivers
v0x55fb2c82c550_0 .net "cout", 0 0, L_0x55fb2cef4760;  alias, 1 drivers
S_0x55fb2c8c9510 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9257f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef4840 .functor XOR 1, L_0x55fb2cef4610, L_0x55fb2cef4e10, C4<0>, C4<0>;
L_0x55fb2cef4a20 .functor AND 1, L_0x55fb2cef4610, L_0x55fb2cef4e10, C4<1>, C4<1>;
v0x55fb2c82ee20_0 .net "S", 0 0, L_0x55fb2cef4840;  alias, 1 drivers
v0x55fb2c825740_0 .net "a", 0 0, L_0x55fb2cef4610;  alias, 1 drivers
v0x55fb2c80d090_0 .net "b", 0 0, L_0x55fb2cef4e10;  alias, 1 drivers
v0x55fb2c8147d0_0 .net "cout", 0 0, L_0x55fb2cef4a20;  alias, 1 drivers
S_0x55fb2c865580 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c89d3e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c9d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cef5930 .functor XOR 2, L_0x7fd0c513c9d8, L_0x55fb2cee3070, C4<00>, C4<00>;
v0x55fb2c971fe0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c9d8;  1 drivers
v0x55fb2ca7ef10_0 .net "a", 1 0, L_0x55fb2cee2f40;  alias, 1 drivers
v0x55fb2ca88f40_0 .net "a_or_s", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2ca866d0_0 .net "b", 1 0, L_0x55fb2cee3070;  alias, 1 drivers
v0x55fb2ca86770_0 .net "cout", 0 0, L_0x55fb2cef69c0;  alias, 1 drivers
v0x55fb2ca83e60_0 .net "input_b", 1 0, L_0x55fb2cef5930;  1 drivers
v0x55fb2ca815f0_0 .net "out", 1 0, L_0x55fb2cef67f0;  alias, 1 drivers
S_0x55fb2c831210 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c865580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c26e650 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c97a550_0 .net "S", 1 0, L_0x55fb2cef67f0;  alias, 1 drivers
v0x55fb2c981c90_0 .net "a", 1 0, L_0x55fb2cee2f40;  alias, 1 drivers
v0x55fb2c97f690_0 .net "b", 1 0, L_0x55fb2cef5930;  alias, 1 drivers
v0x55fb2c97ce20_0 .net "carin", 1 0, L_0x55fb2cef6920;  1 drivers
v0x55fb2c96f710_0 .net "cin", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2c974850_0 .net "cout", 0 0, L_0x55fb2cef69c0;  alias, 1 drivers
L_0x55fb2cef5f40 .part L_0x55fb2cee2f40, 1, 1;
L_0x55fb2cef5fe0 .part L_0x55fb2cef5930, 1, 1;
L_0x55fb2cef6110 .part L_0x55fb2cef6920, 0, 1;
L_0x55fb2cef6500 .part L_0x55fb2cee2f40, 0, 1;
L_0x55fb2cef6630 .part L_0x55fb2cef5930, 0, 1;
L_0x55fb2cef67f0 .concat8 [ 1 1 0 0], L_0x55fb2cef6320, L_0x55fb2cef5bf0;
L_0x55fb2cef6920 .concat8 [ 1 1 0 0], L_0x55fb2cef6490, L_0x55fb2cef5eb0;
L_0x55fb2cef69c0 .part L_0x55fb2cef6920, 1, 1;
S_0x55fb2c8092b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c831210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef6490 .functor OR 1, L_0x55fb2cef62b0, L_0x55fb2cef6420, C4<0>, C4<0>;
v0x55fb2c87b730_0 .net "S", 0 0, L_0x55fb2cef6320;  1 drivers
v0x55fb2c879130_0 .net "a", 0 0, L_0x55fb2cef6500;  1 drivers
v0x55fb2c8768c0_0 .net "b", 0 0, L_0x55fb2cef6630;  1 drivers
v0x55fb2caaf0e0_0 .net "c_1", 0 0, L_0x55fb2cef62b0;  1 drivers
v0x55fb2caac870_0 .net "c_2", 0 0, L_0x55fb2cef6420;  1 drivers
v0x55fb2caac910_0 .net "cin", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2caaa000_0 .net "cout", 0 0, L_0x55fb2cef6490;  1 drivers
v0x55fb2caaa0a0_0 .net "h_1_out", 0 0, L_0x55fb2cef6240;  1 drivers
S_0x55fb2ca8b3c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8092b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef6240 .functor XOR 1, L_0x55fb2cef6500, L_0x55fb2cef6630, C4<0>, C4<0>;
L_0x55fb2cef62b0 .functor AND 1, L_0x55fb2cef6500, L_0x55fb2cef6630, C4<1>, C4<1>;
v0x55fb2c894e10_0 .net "S", 0 0, L_0x55fb2cef6240;  alias, 1 drivers
v0x55fb2c88abf0_0 .net "a", 0 0, L_0x55fb2cef6500;  alias, 1 drivers
v0x55fb2c8925a0_0 .net "b", 0 0, L_0x55fb2cef6630;  alias, 1 drivers
v0x55fb2c88fd30_0 .net "cout", 0 0, L_0x55fb2cef62b0;  alias, 1 drivers
S_0x55fb2ca6b920 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8092b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef6320 .functor XOR 1, L_0x55fb2cef6240, L_0x7fd0c5137020, C4<0>, C4<0>;
L_0x55fb2cef6420 .functor AND 1, L_0x55fb2cef6240, L_0x7fd0c5137020, C4<1>, C4<1>;
v0x55fb2c88d4c0_0 .net "S", 0 0, L_0x55fb2cef6320;  alias, 1 drivers
v0x55fb2c87f040_0 .net "a", 0 0, L_0x55fb2cef6240;  alias, 1 drivers
v0x55fb2c884180_0 .net "b", 0 0, L_0x7fd0c5137020;  alias, 1 drivers
v0x55fb2c881910_0 .net "cout", 0 0, L_0x55fb2cef6420;  alias, 1 drivers
S_0x55fb2c70a4f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c831210;
 .timescale 0 0;
P_0x55fb2ca6bb00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c6d6180 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c70a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef5eb0 .functor OR 1, L_0x55fb2cef5b10, L_0x55fb2cef5dd0, C4<0>, C4<0>;
v0x55fb2ca95c80_0 .net "S", 0 0, L_0x55fb2cef5bf0;  1 drivers
v0x55fb2ca95d20_0 .net "a", 0 0, L_0x55fb2cef5f40;  1 drivers
v0x55fb2ca93410_0 .net "b", 0 0, L_0x55fb2cef5fe0;  1 drivers
v0x55fb2ca9d760_0 .net "c_1", 0 0, L_0x55fb2cef5b10;  1 drivers
v0x55fb2cab1950_0 .net "c_2", 0 0, L_0x55fb2cef5dd0;  1 drivers
v0x55fb2cab19f0_0 .net "cin", 0 0, L_0x55fb2cef6110;  1 drivers
v0x55fb2ca90ba0_0 .net "cout", 0 0, L_0x55fb2cef5eb0;  1 drivers
v0x55fb2ca90c40_0 .net "h_1_out", 0 0, L_0x55fb2cef59c0;  1 drivers
S_0x55fb2c6ae220 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6d6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef59c0 .functor XOR 1, L_0x55fb2cef5f40, L_0x55fb2cef5fe0, C4<0>, C4<0>;
L_0x55fb2cef5b10 .functor AND 1, L_0x55fb2cef5f40, L_0x55fb2cef5fe0, C4<1>, C4<1>;
v0x55fb2caa7790_0 .net "S", 0 0, L_0x55fb2cef59c0;  alias, 1 drivers
v0x55fb2caa4f20_0 .net "a", 0 0, L_0x55fb2cef5f40;  alias, 1 drivers
v0x55fb2caa26b0_0 .net "b", 0 0, L_0x55fb2cef5fe0;  alias, 1 drivers
v0x55fb2ca9fe40_0 .net "cout", 0 0, L_0x55fb2cef5b10;  alias, 1 drivers
S_0x55fb2c751110 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6d6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef5bf0 .functor XOR 1, L_0x55fb2cef59c0, L_0x55fb2cef6110, C4<0>, C4<0>;
L_0x55fb2cef5dd0 .functor AND 1, L_0x55fb2cef59c0, L_0x55fb2cef6110, C4<1>, C4<1>;
v0x55fb2ca9d5d0_0 .net "S", 0 0, L_0x55fb2cef5bf0;  alias, 1 drivers
v0x55fb2ca9ad60_0 .net "a", 0 0, L_0x55fb2cef59c0;  alias, 1 drivers
v0x55fb2ca984f0_0 .net "b", 0 0, L_0x55fb2cef6110;  alias, 1 drivers
v0x55fb2ca8e2d0_0 .net "cout", 0 0, L_0x55fb2cef5dd0;  alias, 1 drivers
S_0x55fb2c634340 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca7f000 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c652f40_0 .net "S", 7 0, L_0x55fb2cf098a0;  alias, 1 drivers
v0x55fb2c6506d0_0 .net8 "a", 7 0, RS_0x7fd0c52577a8;  alias, 2 drivers
v0x55fb2c64a4f0_0 .net8 "b", 7 0, RS_0x7fd0c52577d8;  alias, 2 drivers
v0x55fb2c647ef0_0 .net "carin", 7 0, L_0x55fb2cf09a10;  1 drivers
v0x55fb2c645680_0 .net "cin", 0 0, L_0x55fb2cf05740;  alias, 1 drivers
v0x55fb2c577eb0_0 .net "cout", 0 0, L_0x55fb2cf09e90;  alias, 1 drivers
L_0x55fb2cf05fa0 .part RS_0x7fd0c52577a8, 1, 1;
L_0x55fb2cf06160 .part RS_0x7fd0c52577d8, 1, 1;
L_0x55fb2cf06320 .part L_0x55fb2cf09a10, 0, 1;
L_0x55fb2cf06760 .part RS_0x7fd0c52577a8, 2, 1;
L_0x55fb2cf06890 .part RS_0x7fd0c52577d8, 2, 1;
L_0x55fb2cf069c0 .part L_0x55fb2cf09a10, 1, 1;
L_0x55fb2cf06ef0 .part RS_0x7fd0c52577a8, 3, 1;
L_0x55fb2cf07020 .part RS_0x7fd0c52577d8, 3, 1;
L_0x55fb2cf071a0 .part L_0x55fb2cf09a10, 2, 1;
L_0x55fb2cf07680 .part RS_0x7fd0c52577a8, 4, 1;
L_0x55fb2cf077b0 .part RS_0x7fd0c52577d8, 4, 1;
L_0x55fb2cf078e0 .part L_0x55fb2cf09a10, 3, 1;
L_0x55fb2cf07e20 .part RS_0x7fd0c52577a8, 5, 1;
L_0x55fb2cf08060 .part RS_0x7fd0c52577d8, 5, 1;
L_0x55fb2cf08290 .part L_0x55fb2cf09a10, 4, 1;
L_0x55fb2cf08670 .part RS_0x7fd0c52577a8, 6, 1;
L_0x55fb2cf08830 .part RS_0x7fd0c52577d8, 6, 1;
L_0x55fb2cf08960 .part L_0x55fb2cf09a10, 5, 1;
L_0x55fb2cf08e50 .part RS_0x7fd0c52577a8, 7, 1;
L_0x55fb2cf08f80 .part RS_0x7fd0c52577d8, 7, 1;
L_0x55fb2cf08a90 .part L_0x55fb2cf09a10, 6, 1;
L_0x55fb2cf09610 .part RS_0x7fd0c52577a8, 0, 1;
L_0x55fb2cf09770 .part RS_0x7fd0c52577d8, 0, 1;
LS_0x55fb2cf098a0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf092d0, L_0x55fb2cf05cd0, L_0x55fb2cf06530, L_0x55fb2cf06c20;
LS_0x55fb2cf098a0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf073b0, L_0x55fb2cf07bf0, L_0x55fb2cf083a0, L_0x55fb2cf08c10;
L_0x55fb2cf098a0 .concat8 [ 4 4 0 0], LS_0x55fb2cf098a0_0_0, LS_0x55fb2cf098a0_0_4;
LS_0x55fb2cf09a10_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf095a0, L_0x55fb2cf05f30, L_0x55fb2cf066f0, L_0x55fb2cf06e80;
LS_0x55fb2cf09a10_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf07610, L_0x55fb2cf07db0, L_0x55fb2cf08600, L_0x55fb2cf08de0;
L_0x55fb2cf09a10 .concat8 [ 4 4 0 0], LS_0x55fb2cf09a10_0_0, LS_0x55fb2cf09a10_0_4;
L_0x55fb2cf09e90 .part L_0x55fb2cf09a10, 7, 1;
S_0x55fb2c5fffc0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c634340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf095a0 .functor OR 1, L_0x55fb2cf09260, L_0x55fb2cf09420, C4<0>, C4<0>;
v0x55fb2ca69410_0 .net "S", 0 0, L_0x55fb2cf092d0;  1 drivers
v0x55fb2ca66ba0_0 .net "a", 0 0, L_0x55fb2cf09610;  1 drivers
v0x55fb2ca66c40_0 .net "b", 0 0, L_0x55fb2cf09770;  1 drivers
v0x55fb2ca64330_0 .net "c_1", 0 0, L_0x55fb2cf09260;  1 drivers
v0x55fb2ca5a110_0 .net "c_2", 0 0, L_0x55fb2cf09420;  1 drivers
v0x55fb2ca61ac0_0 .net "cin", 0 0, L_0x55fb2cf05740;  alias, 1 drivers
v0x55fb2ca61b60_0 .net "cout", 0 0, L_0x55fb2cf095a0;  1 drivers
v0x55fb2ca5f250_0 .net "h_1_out", 0 0, L_0x55fb2cf091f0;  1 drivers
S_0x55fb2c5d8060 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5fffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf091f0 .functor XOR 1, L_0x55fb2cf09610, L_0x55fb2cf09770, C4<0>, C4<0>;
L_0x55fb2cf09260 .functor AND 1, L_0x55fb2cf09610, L_0x55fb2cf09770, C4<1>, C4<1>;
v0x55fb2ca7ed80_0 .net "S", 0 0, L_0x55fb2cf091f0;  alias, 1 drivers
v0x55fb2ca7c510_0 .net "a", 0 0, L_0x55fb2cf09610;  alias, 1 drivers
v0x55fb2ca79ca0_0 .net "b", 0 0, L_0x55fb2cf09770;  alias, 1 drivers
v0x55fb2ca6fa80_0 .net "cout", 0 0, L_0x55fb2cf09260;  alias, 1 drivers
S_0x55fb2c5740d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5fffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf092d0 .functor XOR 1, L_0x55fb2cf091f0, L_0x55fb2cf05740, C4<0>, C4<0>;
L_0x55fb2cf09420 .functor AND 1, L_0x55fb2cf091f0, L_0x55fb2cf05740, C4<1>, C4<1>;
v0x55fb2ca77430_0 .net "S", 0 0, L_0x55fb2cf092d0;  alias, 1 drivers
v0x55fb2ca74bc0_0 .net "a", 0 0, L_0x55fb2cf091f0;  alias, 1 drivers
v0x55fb2ca72350_0 .net "b", 0 0, L_0x55fb2cf05740;  alias, 1 drivers
v0x55fb2ca695a0_0 .net "cout", 0 0, L_0x55fb2cf09420;  alias, 1 drivers
S_0x55fb2c53fd50 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2ca5f340 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c517df0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c53fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf05f30 .functor OR 1, L_0x55fb2cf05c10, L_0x55fb2cf05e70, C4<0>, C4<0>;
v0x55fb2c70e2d0_0 .net "S", 0 0, L_0x55fb2cf05cd0;  1 drivers
v0x55fb2c70e370_0 .net "a", 0 0, L_0x55fb2cf05fa0;  1 drivers
v0x55fb2c713410_0 .net "b", 0 0, L_0x55fb2cf06160;  1 drivers
v0x55fb2c710ba0_0 .net "c_1", 0 0, L_0x55fb2cf05c10;  1 drivers
v0x55fb2c705840_0 .net "c_2", 0 0, L_0x55fb2cf05e70;  1 drivers
v0x55fb2c7058e0_0 .net "cin", 0 0, L_0x55fb2cf06320;  1 drivers
v0x55fb2c708100_0 .net "cout", 0 0, L_0x55fb2cf05f30;  1 drivers
v0x55fb2c7081a0_0 .net "h_1_out", 0 0, L_0x55fb2cf05b50;  1 drivers
S_0x55fb2c799f00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c517df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf05b50 .functor XOR 1, L_0x55fb2cf05fa0, L_0x55fb2cf06160, C4<0>, C4<0>;
L_0x55fb2cf05c10 .functor AND 1, L_0x55fb2cf05fa0, L_0x55fb2cf06160, C4<1>, C4<1>;
v0x55fb2ca5c9e0_0 .net "S", 0 0, L_0x55fb2cf05b50;  alias, 1 drivers
v0x55fb2ca549e0_0 .net "a", 0 0, L_0x55fb2cf05fa0;  alias, 1 drivers
v0x55fb2ca54850_0 .net "b", 0 0, L_0x55fb2cf06160;  alias, 1 drivers
v0x55fb2ca51fe0_0 .net "cout", 0 0, L_0x55fb2cf05c10;  alias, 1 drivers
S_0x55fb2c77a460 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c517df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf05cd0 .functor XOR 1, L_0x55fb2cf05b50, L_0x55fb2cf06320, C4<0>, C4<0>;
L_0x55fb2cf05e70 .functor AND 1, L_0x55fb2cf05b50, L_0x55fb2cf06320, C4<1>, C4<1>;
v0x55fb2ca4f770_0 .net "S", 0 0, L_0x55fb2cf05cd0;  alias, 1 drivers
v0x55fb2ca4cf00_0 .net "a", 0 0, L_0x55fb2cf05b50;  alias, 1 drivers
v0x55fb2ca4a690_0 .net "b", 0 0, L_0x55fb2cf06320;  alias, 1 drivers
v0x55fb2ca47e20_0 .net "cout", 0 0, L_0x55fb2cf05e70;  alias, 1 drivers
S_0x55fb2c442630 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2ca4cff0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c40e2b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c442630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf066f0 .functor OR 1, L_0x55fb2cf064c0, L_0x55fb2cf06630, C4<0>, C4<0>;
v0x55fb2c6b2000_0 .net "S", 0 0, L_0x55fb2cf06530;  1 drivers
v0x55fb2c6b20a0_0 .net "a", 0 0, L_0x55fb2cf06760;  1 drivers
v0x55fb2c6b9740_0 .net "b", 0 0, L_0x55fb2cf06890;  1 drivers
v0x55fb2c6b7140_0 .net "c_1", 0 0, L_0x55fb2cf064c0;  1 drivers
v0x55fb2c6b48d0_0 .net "c_2", 0 0, L_0x55fb2cf06630;  1 drivers
v0x55fb2c6b4970_0 .net "cin", 0 0, L_0x55fb2cf069c0;  1 drivers
v0x55fb2c6a9560_0 .net "cout", 0 0, L_0x55fb2cf066f0;  1 drivers
v0x55fb2c6a9600_0 .net "h_1_out", 0 0, L_0x55fb2cf06450;  1 drivers
S_0x55fb2c3e6350 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c40e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf06450 .functor XOR 1, L_0x55fb2cf06760, L_0x55fb2cf06890, C4<0>, C4<0>;
L_0x55fb2cf064c0 .functor AND 1, L_0x55fb2cf06760, L_0x55fb2cf06890, C4<1>, C4<1>;
v0x55fb2c6fea30_0 .net "S", 0 0, L_0x55fb2cf06450;  alias, 1 drivers
v0x55fb2c6d9f60_0 .net "a", 0 0, L_0x55fb2cf06760;  alias, 1 drivers
v0x55fb2c6e16a0_0 .net "b", 0 0, L_0x55fb2cf06890;  alias, 1 drivers
v0x55fb2c6df0a0_0 .net "cout", 0 0, L_0x55fb2cf064c0;  alias, 1 drivers
S_0x55fb2c489250 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c40e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf06530 .functor XOR 1, L_0x55fb2cf06450, L_0x55fb2cf069c0, C4<0>, C4<0>;
L_0x55fb2cf06630 .functor AND 1, L_0x55fb2cf06450, L_0x55fb2cf069c0, C4<1>, C4<1>;
v0x55fb2c6dc830_0 .net "S", 0 0, L_0x55fb2cf06530;  alias, 1 drivers
v0x55fb2c6d14c0_0 .net "a", 0 0, L_0x55fb2cf06450;  alias, 1 drivers
v0x55fb2c6d3d90_0 .net "b", 0 0, L_0x55fb2cf069c0;  alias, 1 drivers
v0x55fb2c6ca6b0_0 .net "cout", 0 0, L_0x55fb2cf06630;  alias, 1 drivers
S_0x55fb2c36c470 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2c36c650 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c3380f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c36c470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf06e80 .functor OR 1, L_0x55fb2cf06b60, L_0x55fb2cf06dc0, C4<0>, C4<0>;
v0x55fb2c747340_0 .net "S", 0 0, L_0x55fb2cf06c20;  1 drivers
v0x55fb2c7473e0_0 .net "a", 0 0, L_0x55fb2cf06ef0;  1 drivers
v0x55fb2c744ad0_0 .net "b", 0 0, L_0x55fb2cf07020;  1 drivers
v0x55fb2c742260_0 .net "c_1", 0 0, L_0x55fb2cf06b60;  1 drivers
v0x55fb2c6eae00_0 .net "c_2", 0 0, L_0x55fb2cf06dc0;  1 drivers
v0x55fb2c6eaea0_0 .net "cin", 0 0, L_0x55fb2cf071a0;  1 drivers
v0x55fb2c6ed460_0 .net "cout", 0 0, L_0x55fb2cf06e80;  1 drivers
v0x55fb2c6ed500_0 .net "h_1_out", 0 0, L_0x55fb2cf06af0;  1 drivers
S_0x55fb2c310190 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3380f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf06af0 .functor XOR 1, L_0x55fb2cf06ef0, L_0x55fb2cf07020, C4<0>, C4<0>;
L_0x55fb2cf06b60 .functor AND 1, L_0x55fb2cf06ef0, L_0x55fb2cf07020, C4<1>, C4<1>;
v0x55fb2c6abe30_0 .net "S", 0 0, L_0x55fb2cf06af0;  alias, 1 drivers
v0x55fb2c6a2750_0 .net "a", 0 0, L_0x55fb2cf06ef0;  alias, 1 drivers
v0x55fb2c74ee20_0 .net "b", 0 0, L_0x55fb2cf07020;  alias, 1 drivers
v0x55fb2c74eec0_0 .net "cout", 0 0, L_0x55fb2cf06b60;  alias, 1 drivers
S_0x55fb2c2ac200 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3380f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf06c20 .functor XOR 1, L_0x55fb2cf06af0, L_0x55fb2cf071a0, C4<0>, C4<0>;
L_0x55fb2cf06dc0 .functor AND 1, L_0x55fb2cf06af0, L_0x55fb2cf071a0, C4<1>, C4<1>;
v0x55fb2c74ec90_0 .net "S", 0 0, L_0x55fb2cf06c20;  alias, 1 drivers
v0x55fb2c74c420_0 .net "a", 0 0, L_0x55fb2cf06af0;  alias, 1 drivers
v0x55fb2c749bb0_0 .net "b", 0 0, L_0x55fb2cf071a0;  alias, 1 drivers
v0x55fb2c73f990_0 .net "cout", 0 0, L_0x55fb2cf06dc0;  alias, 1 drivers
S_0x55fb2c277e80 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2c74c510 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2c24ffd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c277e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf07610 .functor OR 1, L_0x55fb2cf07340, L_0x55fb2cf07550, C4<0>, C4<0>;
v0x55fb2c7290f0_0 .net "S", 0 0, L_0x55fb2cf073b0;  1 drivers
v0x55fb2c729190_0 .net "a", 0 0, L_0x55fb2cf07680;  1 drivers
v0x55fb2c726880_0 .net "b", 0 0, L_0x55fb2cf077b0;  1 drivers
v0x55fb2c7206a0_0 .net "c_1", 0 0, L_0x55fb2cf07340;  1 drivers
v0x55fb2c71e0a0_0 .net "c_2", 0 0, L_0x55fb2cf07550;  1 drivers
v0x55fb2c71e140_0 .net "cin", 0 0, L_0x55fb2cf078e0;  1 drivers
v0x55fb2c71b830_0 .net "cout", 0 0, L_0x55fb2cf07610;  1 drivers
v0x55fb2c71b8d0_0 .net "h_1_out", 0 0, L_0x55fb2cf072d0;  1 drivers
S_0x55fb2c4d2040 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c24ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf072d0 .functor XOR 1, L_0x55fb2cf07680, L_0x55fb2cf077b0, C4<0>, C4<0>;
L_0x55fb2cf07340 .functor AND 1, L_0x55fb2cf07680, L_0x55fb2cf077b0, C4<1>, C4<1>;
v0x55fb2c6e4f90_0 .net "S", 0 0, L_0x55fb2cf072d0;  alias, 1 drivers
v0x55fb2c6e75f0_0 .net "a", 0 0, L_0x55fb2cf07680;  alias, 1 drivers
v0x55fb2c739d80_0 .net "b", 0 0, L_0x55fb2cf077b0;  alias, 1 drivers
v0x55fb2c72fb60_0 .net "cout", 0 0, L_0x55fb2cf07340;  alias, 1 drivers
S_0x55fb2c4b25a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c24ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf073b0 .functor XOR 1, L_0x55fb2cf072d0, L_0x55fb2cf078e0, C4<0>, C4<0>;
L_0x55fb2cf07550 .functor AND 1, L_0x55fb2cf072d0, L_0x55fb2cf078e0, C4<1>, C4<1>;
v0x55fb2c737510_0 .net "S", 0 0, L_0x55fb2cf073b0;  alias, 1 drivers
v0x55fb2c734ca0_0 .net "a", 0 0, L_0x55fb2cf072d0;  alias, 1 drivers
v0x55fb2c732430_0 .net "b", 0 0, L_0x55fb2cf078e0;  alias, 1 drivers
v0x55fb2c723fb0_0 .net "cout", 0 0, L_0x55fb2cf07550;  alias, 1 drivers
S_0x55fb2c7d6770 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2c4b2780 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cb41300 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7d6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf07db0 .functor OR 1, L_0x55fb2cf07b80, L_0x55fb2cf07cf0, C4<0>, C4<0>;
v0x55fb2c608ee0_0 .net "S", 0 0, L_0x55fb2cf07bf0;  1 drivers
v0x55fb2c608f80_0 .net "a", 0 0, L_0x55fb2cf07e20;  1 drivers
v0x55fb2c606670_0 .net "b", 0 0, L_0x55fb2cf08060;  1 drivers
v0x55fb2c5fb300_0 .net "c_1", 0 0, L_0x55fb2cf07b80;  1 drivers
v0x55fb2c5fdbd0_0 .net "c_2", 0 0, L_0x55fb2cf07cf0;  1 drivers
v0x55fb2c5fdc70_0 .net "cin", 0 0, L_0x55fb2cf08290;  1 drivers
v0x55fb2c5f44f0_0 .net "cout", 0 0, L_0x55fb2cf07db0;  1 drivers
v0x55fb2c5f4590_0 .net "h_1_out", 0 0, L_0x55fb2cf07b10;  1 drivers
S_0x55fb2ca3b200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb41300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf07b10 .functor XOR 1, L_0x55fb2cf07e20, L_0x55fb2cf08060, C4<0>, C4<0>;
L_0x55fb2cf07b80 .functor AND 1, L_0x55fb2cf07e20, L_0x55fb2cf08060, C4<1>, C4<1>;
v0x55fb2c638120_0 .net "S", 0 0, L_0x55fb2cf07b10;  alias, 1 drivers
v0x55fb2c63d260_0 .net "a", 0 0, L_0x55fb2cf07e20;  alias, 1 drivers
v0x55fb2c63a9f0_0 .net "b", 0 0, L_0x55fb2cf08060;  alias, 1 drivers
v0x55fb2c62f680_0 .net "cout", 0 0, L_0x55fb2cf07b80;  alias, 1 drivers
S_0x55fb2c9627d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb41300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf07bf0 .functor XOR 1, L_0x55fb2cf07b10, L_0x55fb2cf08290, C4<0>, C4<0>;
L_0x55fb2cf07cf0 .functor AND 1, L_0x55fb2cf07b10, L_0x55fb2cf08290, C4<1>, C4<1>;
v0x55fb2c631f50_0 .net "S", 0 0, L_0x55fb2cf07bf0;  alias, 1 drivers
v0x55fb2c628870_0 .net "a", 0 0, L_0x55fb2cf07b10;  alias, 1 drivers
v0x55fb2c603da0_0 .net "b", 0 0, L_0x55fb2cf08290;  alias, 1 drivers
v0x55fb2c60b4e0_0 .net "cout", 0 0, L_0x55fb2cf07cf0;  alias, 1 drivers
S_0x55fb2ca98680 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2cb414e0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2c749d40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ca98680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf08600 .functor OR 1, L_0x55fb2cf08330, L_0x55fb2cf08540, C4<0>, C4<0>;
v0x55fb2c678ae0_0 .net "S", 0 0, L_0x55fb2cf083a0;  1 drivers
v0x55fb2c678b80_0 .net "a", 0 0, L_0x55fb2cf08670;  1 drivers
v0x55fb2c676270_0 .net "b", 0 0, L_0x55fb2cf08830;  1 drivers
v0x55fb2c673a00_0 .net "c_1", 0 0, L_0x55fb2cf08330;  1 drivers
v0x55fb2c6697e0_0 .net "c_2", 0 0, L_0x55fb2cf08540;  1 drivers
v0x55fb2c669880_0 .net "cin", 0 0, L_0x55fb2cf08960;  1 drivers
v0x55fb2c671190_0 .net "cout", 0 0, L_0x55fb2cf08600;  1 drivers
v0x55fb2c671230_0 .net "h_1_out", 0 0, L_0x55fb2cf07aa0;  1 drivers
S_0x55fb2c671320 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c749d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf07aa0 .functor XOR 1, L_0x55fb2cf08670, L_0x55fb2cf08830, C4<0>, C4<0>;
L_0x55fb2cf08330 .functor AND 1, L_0x55fb2cf08670, L_0x55fb2cf08830, C4<1>, C4<1>;
v0x55fb2c5dbe40_0 .net "S", 0 0, L_0x55fb2cf07aa0;  alias, 1 drivers
v0x55fb2c5e3580_0 .net "a", 0 0, L_0x55fb2cf08670;  alias, 1 drivers
v0x55fb2c5e0f80_0 .net "b", 0 0, L_0x55fb2cf08830;  alias, 1 drivers
v0x55fb2c5de710_0 .net "cout", 0 0, L_0x55fb2cf08330;  alias, 1 drivers
S_0x55fb2c7a4950 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c749d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf083a0 .functor XOR 1, L_0x55fb2cf07aa0, L_0x55fb2cf08960, C4<0>, C4<0>;
L_0x55fb2cf08540 .functor AND 1, L_0x55fb2cf07aa0, L_0x55fb2cf08960, C4<1>, C4<1>;
v0x55fb2c5d33a0_0 .net "S", 0 0, L_0x55fb2cf083a0;  alias, 1 drivers
v0x55fb2c5d5c70_0 .net "a", 0 0, L_0x55fb2cf07aa0;  alias, 1 drivers
v0x55fb2c5cc590_0 .net "b", 0 0, L_0x55fb2cf08960;  alias, 1 drivers
v0x55fb2c678c70_0 .net "cout", 0 0, L_0x55fb2cf08540;  alias, 1 drivers
S_0x55fb2c481e80 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2c634340;
 .timescale 0 0;
P_0x55fb2c246370 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2c3a9450 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c481e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf08de0 .functor OR 1, L_0x55fb2cf08ba0, L_0x55fb2cf08d20, C4<0>, C4<0>;
v0x55fb2c6599b0_0 .net "S", 0 0, L_0x55fb2cf08c10;  1 drivers
v0x55fb2c659a50_0 .net "a", 0 0, L_0x55fb2cf08e50;  1 drivers
v0x55fb2c661360_0 .net "b", 0 0, L_0x55fb2cf08f80;  1 drivers
v0x55fb2c65eaf0_0 .net "c_1", 0 0, L_0x55fb2cf08ba0;  1 drivers
v0x55fb2c65c280_0 .net "c_2", 0 0, L_0x55fb2cf08d20;  1 drivers
v0x55fb2c65c320_0 .net "cin", 0 0, L_0x55fb2cf08a90;  1 drivers
v0x55fb2c64de00_0 .net "cout", 0 0, L_0x55fb2cf08de0;  1 drivers
v0x55fb2c64dea0_0 .net "h_1_out", 0 0, L_0x55fb2cf08b30;  1 drivers
S_0x55fb2c7cf280 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf08b30 .functor XOR 1, L_0x55fb2cf08e50, L_0x55fb2cf08f80, C4<0>, C4<0>;
L_0x55fb2cf08ba0 .functor AND 1, L_0x55fb2cf08e50, L_0x55fb2cf08f80, C4<1>, C4<1>;
v0x55fb2c66e920_0 .net "S", 0 0, L_0x55fb2cf08b30;  alias, 1 drivers
v0x55fb2c66c0b0_0 .net "a", 0 0, L_0x55fb2cf08e50;  alias, 1 drivers
v0x55fb2c614c40_0 .net "b", 0 0, L_0x55fb2cf08f80;  alias, 1 drivers
v0x55fb2c6172a0_0 .net "cout", 0 0, L_0x55fb2cf08ba0;  alias, 1 drivers
S_0x55fb2ca2e2e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf08c10 .functor XOR 1, L_0x55fb2cf08b30, L_0x55fb2cf08a90, C4<0>, C4<0>;
L_0x55fb2cf08d20 .functor AND 1, L_0x55fb2cf08b30, L_0x55fb2cf08a90, C4<1>, C4<1>;
v0x55fb2ca2e4a0_0 .net "S", 0 0, L_0x55fb2cf08c10;  alias, 1 drivers
v0x55fb2c60edd0_0 .net "a", 0 0, L_0x55fb2cf08b30;  alias, 1 drivers
v0x55fb2c611430_0 .net "b", 0 0, L_0x55fb2cf08a90;  alias, 1 drivers
v0x55fb2c663bd0_0 .net "cout", 0 0, L_0x55fb2cf08d20;  alias, 1 drivers
S_0x55fb2c958120 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cee3360 .functor BUFZ 2, L_0x55fb2cee2e30, C4<00>, C4<00>, C4<00>;
L_0x55fb2cee35f0 .functor BUFZ 2, L_0x55fb2cee3070, C4<00>, C4<00>, C4<00>;
L_0x55fb2cee36f0 .functor AND 1, L_0x55fb2cee3220, L_0x55fb2cee3500, C4<1>, C4<1>;
L_0x55fb2cee3850 .functor AND 1, L_0x55fb2cee3180, L_0x55fb2cee3460, C4<1>, C4<1>;
L_0x55fb2cee46b0 .functor AND 1, L_0x55fb2cee3dd0, L_0x55fb2cee43c0, C4<1>, C4<1>;
L_0x55fb2cee5c10 .functor XOR 1, L_0x55fb2cee3f70, L_0x55fb2cee4600, C4<0>, C4<0>;
L_0x55fb2cee7440 .functor BUFZ 2, L_0x55fb2cee3760, C4<00>, C4<00>, C4<00>;
L_0x55fb2cee75a0 .functor BUFZ 2, L_0x55fb2cee7070, C4<00>, C4<00>, C4<00>;
L_0x55fb2cee9420 .functor BUFZ 2, L_0x55fb2cee38c0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cee95c0 .functor BUFZ 3, L_0x55fb2cee90c0, C4<000>, C4<000>, C4<000>;
v0x55fb2c2d69b0_0 .net "X", 1 0, L_0x55fb2cee2e30;  alias, 1 drivers
v0x55fb2c2d4140_0 .net "Xe", 0 0, L_0x55fb2cee3220;  1 drivers
v0x55fb2c2c5cc0_0 .net "Xn", 0 0, L_0x55fb2cee3180;  1 drivers
v0x55fb2c2cae00_0 .net "Y", 1 0, L_0x55fb2cee3070;  alias, 1 drivers
v0x55fb2c2c8590_0 .net "Ye", 0 0, L_0x55fb2cee3500;  1 drivers
v0x55fb2c2c8630_0 .net "Yn", 0 0, L_0x55fb2cee3460;  1 drivers
v0x55fb2c2c23b0_0 .net "Z", 3 0, o0x7fd0c52511d8;  alias, 0 drivers
v0x55fb2c2c2450_0 .net *"_ivl_12", 0 0, L_0x55fb2cee36f0;  1 drivers
L_0x7fd0c5136a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c2bfdb0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5136a80;  1 drivers
v0x55fb2c2bd540_0 .net *"_ivl_21", 0 0, L_0x55fb2cee3850;  1 drivers
L_0x7fd0c5136ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4f5d60_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5136ac8;  1 drivers
v0x55fb2c4f34f0_0 .net *"_ivl_34", 0 0, L_0x55fb2cee46b0;  1 drivers
L_0x7fd0c5136ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4f0c80_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5136ba0;  1 drivers
v0x55fb2c4ee410_0 .net *"_ivl_4", 1 0, L_0x55fb2cee3360;  1 drivers
v0x55fb2c4ebba0_0 .net *"_ivl_50", 1 0, L_0x55fb2cee7440;  1 drivers
v0x55fb2c4e9330_0 .net *"_ivl_54", 1 0, L_0x55fb2cee75a0;  1 drivers
v0x55fb2c4e6ac0_0 .net *"_ivl_62", 1 0, L_0x55fb2cee9420;  1 drivers
v0x55fb2c4e4250_0 .net *"_ivl_66", 2 0, L_0x55fb2cee95c0;  1 drivers
v0x55fb2c4e19e0_0 .net *"_ivl_9", 1 0, L_0x55fb2cee35f0;  1 drivers
L_0x7fd0c5136b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4df170_0 .net "add", 0 0, L_0x7fd0c5136b58;  1 drivers
L_0x7fd0c5136c30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5259b48 .resolv tri, L_0x7fd0c5136c30, L_0x55fb2cee7350;
v0x55fb2c4df210_0 .net8 "big_z0", 2 0, RS_0x7fd0c5259b48;  2 drivers
v0x55fb2c4dc900_0 .net "big_z0_z1", 2 0, L_0x55fb2cee90c0;  1 drivers
L_0x7fd0c5136c78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c525bdf8 .resolv tri, L_0x7fd0c5136c78, L_0x55fb2cee74b0;
v0x55fb2c4dc9a0_0 .net8 "big_z1", 2 0, RS_0x7fd0c525bdf8;  2 drivers
L_0x7fd0c5136d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c525ba38 .resolv tri, L_0x7fd0c5136d08, L_0x55fb2cee9520;
v0x55fb2c4da090_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c525ba38;  2 drivers
L_0x7fd0c5136cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c525ba08 .resolv tri, L_0x7fd0c5136cc0, L_0x55fb2cee9380;
v0x55fb2c4e43e0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c525ba08;  2 drivers
v0x55fb2c4f85d0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cee9250;  1 drivers
v0x55fb2c4f8670_0 .net "cout_z1", 0 0, L_0x55fb2cee71d0;  1 drivers
v0x55fb2c4d7820_0 .net "cout_z1_1", 0 0, L_0x55fb2cee5b20;  1 drivers
v0x55fb2c3c11d0_0 .net "dummy_cout", 0 0, L_0x55fb2ceeb9d0;  1 drivers
v0x55fb2c3c1270_0 .net "signX", 0 0, L_0x55fb2cee3f70;  1 drivers
v0x55fb2c3c8910_0 .net "signY", 0 0, L_0x55fb2cee4600;  1 drivers
v0x55fb2c3c6310_0 .net "sign_z3", 0 0, L_0x55fb2cee5c10;  1 drivers
L_0x7fd0c5136b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c3c63b0_0 .net "sub", 0 0, L_0x7fd0c5136b10;  1 drivers
v0x55fb2c3c3aa0_0 .net "z", 3 0, L_0x55fb2ceeb740;  1 drivers
v0x55fb2c3c3b40_0 .net "z0", 1 0, L_0x55fb2cee3760;  1 drivers
v0x55fb2c3b6390_0 .net "z1", 1 0, L_0x55fb2cee7070;  1 drivers
v0x55fb2c3bb4d0_0 .net "z1_1", 1 0, L_0x55fb2cee59c0;  1 drivers
v0x55fb2c3b8c60_0 .net "z2", 1 0, L_0x55fb2cee38c0;  1 drivers
v0x55fb2c4c5b90_0 .net "z3", 1 0, L_0x55fb2cee4740;  1 drivers
v0x55fb2c4c5c30_0 .net "z3_1", 0 0, L_0x55fb2cee3dd0;  1 drivers
v0x55fb2c4cfbc0_0 .net "z3_2", 0 0, L_0x55fb2cee43c0;  1 drivers
L_0x55fb2cee3180 .part L_0x55fb2cee3360, 1, 1;
L_0x55fb2cee3220 .part L_0x55fb2cee3360, 0, 1;
L_0x55fb2cee3460 .part L_0x55fb2cee35f0, 1, 1;
L_0x55fb2cee3500 .part L_0x55fb2cee35f0, 0, 1;
L_0x55fb2cee3760 .concat8 [ 1 1 0 0], L_0x55fb2cee36f0, L_0x7fd0c5136a80;
L_0x55fb2cee38c0 .concat8 [ 1 1 0 0], L_0x55fb2cee3850, L_0x7fd0c5136ac8;
L_0x55fb2cee4740 .concat8 [ 1 1 0 0], L_0x55fb2cee46b0, L_0x7fd0c5136ba0;
L_0x55fb2cee7350 .part/pv L_0x55fb2cee7440, 0, 2, 3;
L_0x55fb2cee74b0 .part/pv L_0x55fb2cee75a0, 1, 2, 3;
L_0x55fb2cee9380 .part/pv L_0x55fb2cee9420, 2, 2, 4;
L_0x55fb2cee9520 .part/pv L_0x55fb2cee95c0, 0, 3, 4;
S_0x55fb2c897eb0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2c958120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8980b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c870 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cee48d0 .functor XOR 2, L_0x7fd0c513c870, L_0x55fb2cee38c0, C4<00>, C4<00>;
v0x55fb2c557030_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c870;  1 drivers
v0x55fb2c54eb60_0 .net "a", 1 0, L_0x55fb2cee3760;  alias, 1 drivers
v0x55fb2c5511c0_0 .net "a_or_s", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c5a3960_0 .net "b", 1 0, L_0x55fb2cee38c0;  alias, 1 drivers
v0x55fb2c5a3a00_0 .net "cout", 0 0, L_0x55fb2cee5b20;  alias, 1 drivers
v0x55fb2c599740_0 .net "input_b", 1 0, L_0x55fb2cee48d0;  1 drivers
v0x55fb2c5a10f0_0 .net "out", 1 0, L_0x55fb2cee59c0;  alias, 1 drivers
S_0x55fb2c73ce20 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c897eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c73d020 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c5b3790_0 .net "S", 1 0, L_0x55fb2cee59c0;  alias, 1 drivers
v0x55fb2c5a9570_0 .net "a", 1 0, L_0x55fb2cee3760;  alias, 1 drivers
v0x55fb2c5b0f20_0 .net "b", 1 0, L_0x55fb2cee48d0;  alias, 1 drivers
v0x55fb2c5ae6b0_0 .net "carin", 1 0, L_0x55fb2cee5a60;  1 drivers
v0x55fb2c5abe40_0 .net "cin", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c5549d0_0 .net "cout", 0 0, L_0x55fb2cee5b20;  alias, 1 drivers
L_0x55fb2cee4ec0 .part L_0x55fb2cee3760, 1, 1;
L_0x55fb2cee50a0 .part L_0x55fb2cee48d0, 1, 1;
L_0x55fb2cee51d0 .part L_0x55fb2cee5a60, 0, 1;
L_0x55fb2cee56d0 .part L_0x55fb2cee3760, 0, 1;
L_0x55fb2cee5800 .part L_0x55fb2cee48d0, 0, 1;
L_0x55fb2cee59c0 .concat8 [ 1 1 0 0], L_0x55fb2cee5420, L_0x55fb2cee4bc0;
L_0x55fb2cee5a60 .concat8 [ 1 1 0 0], L_0x55fb2cee5640, L_0x55fb2cee4e30;
L_0x55fb2cee5b20 .part L_0x55fb2cee5a60, 1, 1;
S_0x55fb2c666c70 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c73ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee5640 .functor OR 1, L_0x55fb2cee5390, L_0x55fb2cee55b0, C4<0>, C4<0>;
v0x55fb2c543b30_0 .net "S", 0 0, L_0x55fb2cee5420;  1 drivers
v0x55fb2c54b270_0 .net "a", 0 0, L_0x55fb2cee56d0;  1 drivers
v0x55fb2c548c70_0 .net "b", 0 0, L_0x55fb2cee5800;  1 drivers
v0x55fb2c546400_0 .net "c_1", 0 0, L_0x55fb2cee5390;  1 drivers
v0x55fb2c53b090_0 .net "c_2", 0 0, L_0x55fb2cee55b0;  1 drivers
v0x55fb2c53b130_0 .net "cin", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c53d960_0 .net "cout", 0 0, L_0x55fb2cee5640;  1 drivers
v0x55fb2c53da00_0 .net "h_1_out", 0 0, L_0x55fb2cee5300;  1 drivers
S_0x55fb2c5a6a00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c666c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee5300 .functor XOR 1, L_0x55fb2cee56d0, L_0x55fb2cee5800, C4<0>, C4<0>;
L_0x55fb2cee5390 .functor AND 1, L_0x55fb2cee56d0, L_0x55fb2cee5800, C4<1>, C4<1>;
v0x55fb2c958300_0 .net "S", 0 0, L_0x55fb2cee5300;  alias, 1 drivers
v0x55fb2c57cff0_0 .net "a", 0 0, L_0x55fb2cee56d0;  alias, 1 drivers
v0x55fb2c57a780_0 .net "b", 0 0, L_0x55fb2cee5800;  alias, 1 drivers
v0x55fb2c56f410_0 .net "cout", 0 0, L_0x55fb2cee5390;  alias, 1 drivers
S_0x55fb2c474f60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c666c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee5420 .functor XOR 1, L_0x55fb2cee5300, L_0x7fd0c5136b58, C4<0>, C4<0>;
L_0x55fb2cee55b0 .functor AND 1, L_0x55fb2cee5300, L_0x7fd0c5136b58, C4<1>, C4<1>;
v0x55fb2c475140_0 .net "S", 0 0, L_0x55fb2cee5420;  alias, 1 drivers
v0x55fb2c571ce0_0 .net "a", 0 0, L_0x55fb2cee5300;  alias, 1 drivers
v0x55fb2c568600_0 .net "b", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c5686a0_0 .net "cout", 0 0, L_0x55fb2cee55b0;  alias, 1 drivers
S_0x55fb2c39eda0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c73ce20;
 .timescale 0 0;
P_0x55fb2c39ef80 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c2deb30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c39eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee4e30 .functor OR 1, L_0x55fb2cee4ae0, L_0x55fb2cee4d50, C4<0>, C4<0>;
v0x55fb2c515a00_0 .net "S", 0 0, L_0x55fb2cee4bc0;  1 drivers
v0x55fb2c515aa0_0 .net "a", 0 0, L_0x55fb2cee4ec0;  1 drivers
v0x55fb2c50c320_0 .net "b", 0 0, L_0x55fb2cee50a0;  1 drivers
v0x55fb2c5b8a00_0 .net "c_1", 0 0, L_0x55fb2cee4ae0;  1 drivers
v0x55fb2c5b8870_0 .net "c_2", 0 0, L_0x55fb2cee4d50;  1 drivers
v0x55fb2c5b8910_0 .net "cin", 0 0, L_0x55fb2cee51d0;  1 drivers
v0x55fb2c5b6000_0 .net "cout", 0 0, L_0x55fb2cee4e30;  1 drivers
v0x55fb2c5b60a0_0 .net "h_1_out", 0 0, L_0x55fb2cee4990;  1 drivers
S_0x55fb2ca1d850 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2deb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee4990 .functor XOR 1, L_0x55fb2cee4ec0, L_0x55fb2cee50a0, C4<0>, C4<0>;
L_0x55fb2cee4ae0 .functor AND 1, L_0x55fb2cee4ec0, L_0x55fb2cee50a0, C4<1>, C4<1>;
v0x55fb2c2ded10_0 .net "S", 0 0, L_0x55fb2cee4990;  alias, 1 drivers
v0x55fb2c534280_0 .net "a", 0 0, L_0x55fb2cee4ec0;  alias, 1 drivers
v0x55fb2c51bbd0_0 .net "b", 0 0, L_0x55fb2cee50a0;  alias, 1 drivers
v0x55fb2c523310_0 .net "cout", 0 0, L_0x55fb2cee4ae0;  alias, 1 drivers
S_0x55fb2c9fc940 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2deb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee4bc0 .functor XOR 1, L_0x55fb2cee4990, L_0x55fb2cee51d0, C4<0>, C4<0>;
L_0x55fb2cee4d50 .functor AND 1, L_0x55fb2cee4990, L_0x55fb2cee51d0, C4<1>, C4<1>;
v0x55fb2c9fcad0_0 .net "S", 0 0, L_0x55fb2cee4bc0;  alias, 1 drivers
v0x55fb2c520d10_0 .net "a", 0 0, L_0x55fb2cee4990;  alias, 1 drivers
v0x55fb2c51e4a0_0 .net "b", 0 0, L_0x55fb2cee51d0;  alias, 1 drivers
v0x55fb2c513130_0 .net "cout", 0 0, L_0x55fb2cee4d50;  alias, 1 drivers
S_0x55fb2c9f3200 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2c958120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9f3400 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cee5e80 .functor XOR 2, L_0x55fb2cee5dc0, L_0x55fb2cee4740, C4<00>, C4<00>;
v0x55fb2c67e260_0 .net *"_ivl_0", 1 0, L_0x55fb2cee5dc0;  1 drivers
L_0x7fd0c5136be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c6833a0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5136be8;  1 drivers
v0x55fb2c680b30_0 .net "a", 1 0, L_0x55fb2cee59c0;  alias, 1 drivers
v0x55fb2c680bd0_0 .net "a_or_s", 0 0, L_0x55fb2cee5c10;  alias, 1 drivers
v0x55fb2c78da50_0 .net "b", 1 0, L_0x55fb2cee4740;  alias, 1 drivers
v0x55fb2c797a80_0 .net "cout", 0 0, L_0x55fb2cee71d0;  alias, 1 drivers
v0x55fb2c797b20_0 .net "input_b", 1 0, L_0x55fb2cee5e80;  1 drivers
v0x55fb2c795210_0 .net "out", 1 0, L_0x55fb2cee7070;  alias, 1 drivers
L_0x55fb2cee5dc0 .concat [ 1 1 0 0], L_0x55fb2cee5c10, L_0x7fd0c5136be8;
S_0x55fb2c9c85c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9f3200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9c87a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c7c0490_0 .net "S", 1 0, L_0x55fb2cee7070;  alias, 1 drivers
v0x55fb2c79f6e0_0 .net "a", 1 0, L_0x55fb2cee59c0;  alias, 1 drivers
v0x55fb2c6890a0_0 .net "b", 1 0, L_0x55fb2cee5e80;  alias, 1 drivers
v0x55fb2c6907e0_0 .net "carin", 1 0, L_0x55fb2cee7110;  1 drivers
v0x55fb2c68e1e0_0 .net "cin", 0 0, L_0x55fb2cee5c10;  alias, 1 drivers
v0x55fb2c68b970_0 .net "cout", 0 0, L_0x55fb2cee71d0;  alias, 1 drivers
L_0x55fb2cee6530 .part L_0x55fb2cee59c0, 1, 1;
L_0x55fb2cee6680 .part L_0x55fb2cee5e80, 1, 1;
L_0x55fb2cee67b0 .part L_0x55fb2cee7110, 0, 1;
L_0x55fb2cee6e10 .part L_0x55fb2cee59c0, 0, 1;
L_0x55fb2cee6eb0 .part L_0x55fb2cee5e80, 0, 1;
L_0x55fb2cee7070 .concat8 [ 1 1 0 0], L_0x55fb2cee6a00, L_0x55fb2cee61e0;
L_0x55fb2cee7110 .concat8 [ 1 1 0 0], L_0x55fb2cee6d80, L_0x55fb2cee64a0;
L_0x55fb2cee71d0 .part L_0x55fb2cee7110, 1, 1;
S_0x55fb2c9bee80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c9c85c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee6d80 .functor OR 1, L_0x55fb2cee6970, L_0x55fb2cee6b90, C4<0>, C4<0>;
v0x55fb2c585410_0 .net "S", 0 0, L_0x55fb2cee6a00;  1 drivers
v0x55fb2c5854b0_0 .net "a", 0 0, L_0x55fb2cee6e10;  1 drivers
v0x55fb2c7bdc20_0 .net "b", 0 0, L_0x55fb2cee6eb0;  1 drivers
v0x55fb2c7bb3b0_0 .net "c_1", 0 0, L_0x55fb2cee6970;  1 drivers
v0x55fb2c7b8b40_0 .net "c_2", 0 0, L_0x55fb2cee6b90;  1 drivers
v0x55fb2c7b8be0_0 .net "cin", 0 0, L_0x55fb2cee5c10;  alias, 1 drivers
v0x55fb2c7b62d0_0 .net "cout", 0 0, L_0x55fb2cee6d80;  1 drivers
v0x55fb2c7b6370_0 .net "h_1_out", 0 0, L_0x55fb2cee68e0;  1 drivers
S_0x55fb2c9a0660 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c9bee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee68e0 .functor XOR 1, L_0x55fb2cee6e10, L_0x55fb2cee6eb0, C4<0>, C4<0>;
L_0x55fb2cee6970 .functor AND 1, L_0x55fb2cee6e10, L_0x55fb2cee6eb0, C4<1>, C4<1>;
v0x55fb2c59e880_0 .net "S", 0 0, L_0x55fb2cee68e0;  alias, 1 drivers
v0x55fb2c59c010_0 .net "a", 0 0, L_0x55fb2cee6e10;  alias, 1 drivers
v0x55fb2c58db90_0 .net "b", 0 0, L_0x55fb2cee6eb0;  alias, 1 drivers
v0x55fb2c592cd0_0 .net "cout", 0 0, L_0x55fb2cee6970;  alias, 1 drivers
S_0x55fb2c996f20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c9bee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee6a00 .functor XOR 1, L_0x55fb2cee68e0, L_0x55fb2cee5c10, C4<0>, C4<0>;
L_0x55fb2cee6b90 .functor AND 1, L_0x55fb2cee68e0, L_0x55fb2cee5c10, C4<1>, C4<1>;
v0x55fb2c997100_0 .net "S", 0 0, L_0x55fb2cee6a00;  alias, 1 drivers
v0x55fb2c590460_0 .net "a", 0 0, L_0x55fb2cee68e0;  alias, 1 drivers
v0x55fb2c58a280_0 .net "b", 0 0, L_0x55fb2cee5c10;  alias, 1 drivers
v0x55fb2c587c80_0 .net "cout", 0 0, L_0x55fb2cee6b90;  alias, 1 drivers
S_0x55fb2c947690 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c9c85c0;
 .timescale 0 0;
P_0x55fb2c947890 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c926780 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c947690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee64a0 .functor OR 1, L_0x55fb2cee6100, L_0x55fb2cee63c0, C4<0>, C4<0>;
v0x55fb2c7a7030_0 .net "S", 0 0, L_0x55fb2cee61e0;  1 drivers
v0x55fb2c7a70d0_0 .net "a", 0 0, L_0x55fb2cee6530;  1 drivers
v0x55fb2c79ce10_0 .net "b", 0 0, L_0x55fb2cee6680;  1 drivers
v0x55fb2c7a47c0_0 .net "c_1", 0 0, L_0x55fb2cee6100;  1 drivers
v0x55fb2c7a1f50_0 .net "c_2", 0 0, L_0x55fb2cee63c0;  1 drivers
v0x55fb2c7a1ff0_0 .net "cin", 0 0, L_0x55fb2cee67b0;  1 drivers
v0x55fb2c7ac2a0_0 .net "cout", 0 0, L_0x55fb2cee64a0;  1 drivers
v0x55fb2c7ac340_0 .net "h_1_out", 0 0, L_0x55fb2cee5fb0;  1 drivers
S_0x55fb2c91d040 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c926780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee5fb0 .functor XOR 1, L_0x55fb2cee6530, L_0x55fb2cee6680, C4<0>, C4<0>;
L_0x55fb2cee6100 .functor AND 1, L_0x55fb2cee6530, L_0x55fb2cee6680, C4<1>, C4<1>;
v0x55fb2c926960_0 .net "S", 0 0, L_0x55fb2cee5fb0;  alias, 1 drivers
v0x55fb2c7b3a60_0 .net "a", 0 0, L_0x55fb2cee6530;  alias, 1 drivers
v0x55fb2c7b3b00_0 .net "b", 0 0, L_0x55fb2cee6680;  alias, 1 drivers
v0x55fb2c7b11f0_0 .net "cout", 0 0, L_0x55fb2cee6100;  alias, 1 drivers
S_0x55fb2c8f2400 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c926780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee61e0 .functor XOR 1, L_0x55fb2cee5fb0, L_0x55fb2cee67b0, C4<0>, C4<0>;
L_0x55fb2cee63c0 .functor AND 1, L_0x55fb2cee5fb0, L_0x55fb2cee67b0, C4<1>, C4<1>;
v0x55fb2c8f25e0_0 .net "S", 0 0, L_0x55fb2cee61e0;  alias, 1 drivers
v0x55fb2c7ae980_0 .net "a", 0 0, L_0x55fb2cee5fb0;  alias, 1 drivers
v0x55fb2c7ac110_0 .net "b", 0 0, L_0x55fb2cee67b0;  alias, 1 drivers
v0x55fb2c7a98a0_0 .net "cout", 0 0, L_0x55fb2cee63c0;  alias, 1 drivers
S_0x55fb2c8e8cc0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2c958120;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8e8ed0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513c8b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cee7740 .functor XOR 3, L_0x7fd0c513c8b8, RS_0x7fd0c5259b48, C4<000>, C4<000>;
v0x55fb2c3e1690_0 .net *"_ivl_0", 2 0, L_0x7fd0c513c8b8;  1 drivers
v0x55fb2c3e3f60_0 .net8 "a", 2 0, RS_0x7fd0c5259b48;  alias, 2 drivers
v0x55fb2c3da880_0 .net "a_or_s", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c486f60_0 .net8 "b", 2 0, RS_0x7fd0c5259b48;  alias, 2 drivers
v0x55fb2c486dd0_0 .net "cout", 0 0, L_0x55fb2cee9250;  alias, 1 drivers
v0x55fb2c484560_0 .net "input_b", 2 0, L_0x55fb2cee7740;  1 drivers
v0x55fb2c484600_0 .net "out", 2 0, L_0x55fb2cee90c0;  alias, 1 drivers
S_0x55fb2c8ca4a0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c8e8cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8ca680 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c40bec0_0 .net "S", 2 0, L_0x55fb2cee90c0;  alias, 1 drivers
v0x55fb2c4027e0_0 .net8 "a", 2 0, RS_0x7fd0c5259b48;  alias, 2 drivers
v0x55fb2c3ea130_0 .net "b", 2 0, L_0x55fb2cee7740;  alias, 1 drivers
v0x55fb2c3f1870_0 .net "carin", 2 0, L_0x55fb2cee9160;  1 drivers
v0x55fb2c3ef270_0 .net "cin", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c3eca00_0 .net "cout", 0 0, L_0x55fb2cee9250;  alias, 1 drivers
L_0x55fb2cee7d30 .part RS_0x7fd0c5259b48, 1, 1;
L_0x55fb2cee7e80 .part L_0x55fb2cee7740, 1, 1;
L_0x55fb2cee7fb0 .part L_0x55fb2cee9160, 0, 1;
L_0x55fb2cee8550 .part RS_0x7fd0c5259b48, 2, 1;
L_0x55fb2cee8790 .part L_0x55fb2cee7740, 2, 1;
L_0x55fb2cee88c0 .part L_0x55fb2cee9160, 1, 1;
L_0x55fb2cee8e10 .part RS_0x7fd0c5259b48, 0, 1;
L_0x55fb2cee8f40 .part L_0x55fb2cee7740, 0, 1;
L_0x55fb2cee90c0 .concat8 [ 1 1 1 0], L_0x55fb2cee8b10, L_0x55fb2cee79e0, L_0x55fb2cee8200;
L_0x55fb2cee9160 .concat8 [ 1 1 1 0], L_0x55fb2cee8d80, L_0x55fb2cee7ca0, L_0x55fb2cee84c0;
L_0x55fb2cee9250 .part L_0x55fb2cee9160, 2, 1;
S_0x55fb2c8c0d60 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c8ca4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee8d80 .functor OR 1, L_0x55fb2cee8a80, L_0x55fb2cee8ca0, C4<0>, C4<0>;
v0x55fb2c783700_0 .net "S", 0 0, L_0x55fb2cee8b10;  1 drivers
v0x55fb2c780e90_0 .net "a", 0 0, L_0x55fb2cee8e10;  1 drivers
v0x55fb2c7780e0_0 .net "b", 0 0, L_0x55fb2cee8f40;  1 drivers
v0x55fb2c777f50_0 .net "c_1", 0 0, L_0x55fb2cee8a80;  1 drivers
v0x55fb2c7756e0_0 .net "c_2", 0 0, L_0x55fb2cee8ca0;  1 drivers
v0x55fb2c775780_0 .net "cin", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c772e70_0 .net "cout", 0 0, L_0x55fb2cee8d80;  1 drivers
v0x55fb2c772f10_0 .net "h_1_out", 0 0, L_0x55fb2cee89f0;  1 drivers
S_0x55fb2c887420 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8c0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee89f0 .functor XOR 1, L_0x55fb2cee8e10, L_0x55fb2cee8f40, C4<0>, C4<0>;
L_0x55fb2cee8a80 .functor AND 1, L_0x55fb2cee8e10, L_0x55fb2cee8f40, C4<1>, C4<1>;
v0x55fb2c7929a0_0 .net "S", 0 0, L_0x55fb2cee89f0;  alias, 1 drivers
v0x55fb2c790130_0 .net "a", 0 0, L_0x55fb2cee8e10;  alias, 1 drivers
v0x55fb2c78d8c0_0 .net "b", 0 0, L_0x55fb2cee8f40;  alias, 1 drivers
v0x55fb2c78b050_0 .net "cout", 0 0, L_0x55fb2cee8a80;  alias, 1 drivers
S_0x55fb2c866510 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8c0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee8b10 .functor XOR 1, L_0x55fb2cee89f0, L_0x7fd0c5136b58, C4<0>, C4<0>;
L_0x55fb2cee8ca0 .functor AND 1, L_0x55fb2cee89f0, L_0x7fd0c5136b58, C4<1>, C4<1>;
v0x55fb2c8666f0_0 .net "S", 0 0, L_0x55fb2cee8b10;  alias, 1 drivers
v0x55fb2c7887e0_0 .net "a", 0 0, L_0x55fb2cee89f0;  alias, 1 drivers
v0x55fb2c77e5c0_0 .net "b", 0 0, L_0x7fd0c5136b58;  alias, 1 drivers
v0x55fb2c785f70_0 .net "cout", 0 0, L_0x55fb2cee8ca0;  alias, 1 drivers
S_0x55fb2c85cde0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c8ca4a0;
 .timescale 0 0;
P_0x55fb2c85d000 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c8321a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c85cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee7ca0 .functor OR 1, L_0x55fb2cee7900, L_0x55fb2cee7bc0, C4<0>, C4<0>;
v0x55fb2c763390_0 .net "S", 0 0, L_0x55fb2cee79e0;  1 drivers
v0x55fb2c763430_0 .net "a", 0 0, L_0x55fb2cee7d30;  1 drivers
v0x55fb2c760b20_0 .net "b", 0 0, L_0x55fb2cee7e80;  1 drivers
v0x55fb2c75e2b0_0 .net "c_1", 0 0, L_0x55fb2cee7900;  1 drivers
v0x55fb2c75ba40_0 .net "c_2", 0 0, L_0x55fb2cee7bc0;  1 drivers
v0x55fb2c75bae0_0 .net "cin", 0 0, L_0x55fb2cee7fb0;  1 drivers
v0x55fb2c7591d0_0 .net "cout", 0 0, L_0x55fb2cee7ca0;  1 drivers
v0x55fb2c759270_0 .net "h_1_out", 0 0, L_0x55fb2cee77b0;  1 drivers
S_0x55fb2c828a60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee77b0 .functor XOR 1, L_0x55fb2cee7d30, L_0x55fb2cee7e80, C4<0>, C4<0>;
L_0x55fb2cee7900 .functor AND 1, L_0x55fb2cee7d30, L_0x55fb2cee7e80, C4<1>, C4<1>;
v0x55fb2c828c60_0 .net "S", 0 0, L_0x55fb2cee77b0;  alias, 1 drivers
v0x55fb2c832380_0 .net "a", 0 0, L_0x55fb2cee7d30;  alias, 1 drivers
v0x55fb2c768c50_0 .net "b", 0 0, L_0x55fb2cee7e80;  alias, 1 drivers
v0x55fb2c770600_0 .net "cout", 0 0, L_0x55fb2cee7900;  alias, 1 drivers
S_0x55fb2c80a240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8321a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee79e0 .functor XOR 1, L_0x55fb2cee77b0, L_0x55fb2cee7fb0, C4<0>, C4<0>;
L_0x55fb2cee7bc0 .functor AND 1, L_0x55fb2cee77b0, L_0x55fb2cee7fb0, C4<1>, C4<1>;
v0x55fb2c80a420_0 .net "S", 0 0, L_0x55fb2cee79e0;  alias, 1 drivers
v0x55fb2c76dd90_0 .net "a", 0 0, L_0x55fb2cee77b0;  alias, 1 drivers
v0x55fb2c76b520_0 .net "b", 0 0, L_0x55fb2cee7fb0;  alias, 1 drivers
v0x55fb2c763520_0 .net "cout", 0 0, L_0x55fb2cee7bc0;  alias, 1 drivers
S_0x55fb2c800b00 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c8ca4a0;
 .timescale 0 0;
P_0x55fb2c800ce0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c72c390 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c800b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee84c0 .functor OR 1, L_0x55fb2cee8170, L_0x55fb2cee83e0, C4<0>, C4<0>;
v0x55fb2c412090_0 .net "S", 0 0, L_0x55fb2cee8200;  1 drivers
v0x55fb2c412130_0 .net "a", 0 0, L_0x55fb2cee8550;  1 drivers
v0x55fb2c4197d0_0 .net "b", 0 0, L_0x55fb2cee8790;  1 drivers
v0x55fb2c4171d0_0 .net "c_1", 0 0, L_0x55fb2cee8170;  1 drivers
v0x55fb2c414960_0 .net "c_2", 0 0, L_0x55fb2cee83e0;  1 drivers
v0x55fb2c414a00_0 .net "cin", 0 0, L_0x55fb2cee88c0;  1 drivers
v0x55fb2c4095f0_0 .net "cout", 0 0, L_0x55fb2cee84c0;  1 drivers
v0x55fb2c409690_0 .net "h_1_out", 0 0, L_0x55fb2cee80e0;  1 drivers
S_0x55fb2c70b480 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c72c390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee80e0 .functor XOR 1, L_0x55fb2cee8550, L_0x55fb2cee8790, C4<0>, C4<0>;
L_0x55fb2cee8170 .functor AND 1, L_0x55fb2cee8550, L_0x55fb2cee8790, C4<1>, C4<1>;
v0x55fb2c756960_0 .net "S", 0 0, L_0x55fb2cee80e0;  alias, 1 drivers
v0x55fb2c446410_0 .net "a", 0 0, L_0x55fb2cee8550;  alias, 1 drivers
v0x55fb2c44b550_0 .net "b", 0 0, L_0x55fb2cee8790;  alias, 1 drivers
v0x55fb2c448ce0_0 .net "cout", 0 0, L_0x55fb2cee8170;  alias, 1 drivers
S_0x55fb2c701d50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c72c390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee8200 .functor XOR 1, L_0x55fb2cee80e0, L_0x55fb2cee88c0, C4<0>, C4<0>;
L_0x55fb2cee83e0 .functor AND 1, L_0x55fb2cee80e0, L_0x55fb2cee88c0, C4<1>, C4<1>;
v0x55fb2c701f30_0 .net "S", 0 0, L_0x55fb2cee8200;  alias, 1 drivers
v0x55fb2c43d970_0 .net "a", 0 0, L_0x55fb2cee80e0;  alias, 1 drivers
v0x55fb2c440240_0 .net "b", 0 0, L_0x55fb2cee88c0;  alias, 1 drivers
v0x55fb2c436b60_0 .net "cout", 0 0, L_0x55fb2cee83e0;  alias, 1 drivers
S_0x55fb2c6d7110 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2c958120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6d72f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cee3a50 .functor XOR 1, L_0x7fd0c5136b10, L_0x55fb2cee3220, C4<0>, C4<0>;
v0x55fb2c4561e0_0 .net "a", 0 0, L_0x55fb2cee3180;  alias, 1 drivers
v0x55fb2c453970_0 .net "a_or_s", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c370250_0 .net "b", 0 0, L_0x55fb2cee3220;  alias, 1 drivers
v0x55fb2c3702f0_0 .net "cout", 0 0, L_0x55fb2cee3f70;  alias, 1 drivers
v0x55fb2c375390_0 .net "input_b", 0 0, L_0x55fb2cee3a50;  1 drivers
v0x55fb2c372b20_0 .net "out", 0 0, L_0x55fb2cee3dd0;  alias, 1 drivers
S_0x55fb2c6cd9d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c6d7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6cdbb0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cee3f70 .functor BUFZ 1, L_0x55fb2cee3eb0, C4<0>, C4<0>, C4<0>;
v0x55fb2c46cde0_0 .net "S", 0 0, L_0x55fb2cee3dd0;  alias, 1 drivers
v0x55fb2c46a570_0 .net "a", 0 0, L_0x55fb2cee3180;  alias, 1 drivers
v0x55fb2c45c0f0_0 .net "b", 0 0, L_0x55fb2cee3a50;  alias, 1 drivers
v0x55fb2c461230_0 .net "carin", 0 0, L_0x55fb2cee3eb0;  1 drivers
v0x55fb2c45e9c0_0 .net "cin", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c4587e0_0 .net "cout", 0 0, L_0x55fb2cee3f70;  alias, 1 drivers
S_0x55fb2c6af1b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c6cd9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee3eb0 .functor OR 1, L_0x55fb2cee3c50, L_0x55fb2cee3e40, C4<0>, C4<0>;
v0x55fb2c41d0c0_0 .net "S", 0 0, L_0x55fb2cee3dd0;  alias, 1 drivers
v0x55fb2c41d160_0 .net "a", 0 0, L_0x55fb2cee3180;  alias, 1 drivers
v0x55fb2c41f720_0 .net "b", 0 0, L_0x55fb2cee3a50;  alias, 1 drivers
v0x55fb2c471ec0_0 .net "c_1", 0 0, L_0x55fb2cee3c50;  1 drivers
v0x55fb2c467ca0_0 .net "c_2", 0 0, L_0x55fb2cee3e40;  1 drivers
v0x55fb2c467d40_0 .net "cin", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c46f650_0 .net "cout", 0 0, L_0x55fb2cee3eb0;  alias, 1 drivers
v0x55fb2c46f6f0_0 .net "h_1_out", 0 0, L_0x55fb2cee3be0;  1 drivers
S_0x55fb2c6a5a70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6af1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee3be0 .functor XOR 1, L_0x55fb2cee3180, L_0x55fb2cee3a50, C4<0>, C4<0>;
L_0x55fb2cee3c50 .functor AND 1, L_0x55fb2cee3180, L_0x55fb2cee3a50, C4<1>, C4<1>;
v0x55fb2c481cf0_0 .net "S", 0 0, L_0x55fb2cee3be0;  alias, 1 drivers
v0x55fb2c477ad0_0 .net "a", 0 0, L_0x55fb2cee3180;  alias, 1 drivers
v0x55fb2c47f480_0 .net "b", 0 0, L_0x55fb2cee3a50;  alias, 1 drivers
v0x55fb2c47cc10_0 .net "cout", 0 0, L_0x55fb2cee3c50;  alias, 1 drivers
S_0x55fb2c6561e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6af1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee3dd0 .functor XOR 1, L_0x55fb2cee3be0, L_0x7fd0c5136b10, C4<0>, C4<0>;
L_0x55fb2cee3e40 .functor AND 1, L_0x55fb2cee3be0, L_0x7fd0c5136b10, C4<1>, C4<1>;
v0x55fb2c6563c0_0 .net "S", 0 0, L_0x55fb2cee3dd0;  alias, 1 drivers
v0x55fb2c47a3a0_0 .net "a", 0 0, L_0x55fb2cee3be0;  alias, 1 drivers
v0x55fb2c422f30_0 .net "b", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c425590_0 .net "cout", 0 0, L_0x55fb2cee3e40;  alias, 1 drivers
S_0x55fb2c6352d0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2c958120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c47a490 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cee3fe0 .functor XOR 1, L_0x7fd0c5136b10, L_0x55fb2cee3500, C4<0>, C4<0>;
v0x55fb2c3ae3a0_0 .net "a", 0 0, L_0x55fb2cee3460;  alias, 1 drivers
v0x55fb2c3abb30_0 .net "a_or_s", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c3a1910_0 .net "b", 0 0, L_0x55fb2cee3500;  alias, 1 drivers
v0x55fb2c3a19b0_0 .net "cout", 0 0, L_0x55fb2cee4600;  alias, 1 drivers
v0x55fb2c3a92c0_0 .net "input_b", 0 0, L_0x55fb2cee3fe0;  1 drivers
v0x55fb2c3a6a50_0 .net "out", 0 0, L_0x55fb2cee43c0;  alias, 1 drivers
S_0x55fb2c62bb90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c6352d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c62bd70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cee4600 .functor BUFZ 1, L_0x55fb2cee4500, C4<0>, C4<0>, C4<0>;
v0x55fb2c316840_0 .net "S", 0 0, L_0x55fb2cee43c0;  alias, 1 drivers
v0x55fb2c30b4d0_0 .net "a", 0 0, L_0x55fb2cee3460;  alias, 1 drivers
v0x55fb2c30dda0_0 .net "b", 0 0, L_0x55fb2cee3fe0;  alias, 1 drivers
v0x55fb2c3046c0_0 .net "carin", 0 0, L_0x55fb2cee4500;  1 drivers
v0x55fb2c3b0da0_0 .net "cin", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c3b0c10_0 .net "cout", 0 0, L_0x55fb2cee4600;  alias, 1 drivers
S_0x55fb2c600f50 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c62bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee4500 .functor OR 1, L_0x55fb2cee4220, L_0x55fb2cee4470, C4<0>, C4<0>;
v0x55fb2c333430_0 .net "S", 0 0, L_0x55fb2cee43c0;  alias, 1 drivers
v0x55fb2c335d00_0 .net "a", 0 0, L_0x55fb2cee3460;  alias, 1 drivers
v0x55fb2c32c620_0 .net "b", 0 0, L_0x55fb2cee3fe0;  alias, 1 drivers
v0x55fb2c313f70_0 .net "c_1", 0 0, L_0x55fb2cee4220;  1 drivers
v0x55fb2c31b6b0_0 .net "c_2", 0 0, L_0x55fb2cee4470;  1 drivers
v0x55fb2c31b750_0 .net "cin", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c3190b0_0 .net "cout", 0 0, L_0x55fb2cee4500;  alias, 1 drivers
v0x55fb2c319150_0 .net "h_1_out", 0 0, L_0x55fb2cee4170;  1 drivers
S_0x55fb2c5f7810 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c600f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee4170 .functor XOR 1, L_0x55fb2cee3460, L_0x55fb2cee3fe0, C4<0>, C4<0>;
L_0x55fb2cee4220 .functor AND 1, L_0x55fb2cee3460, L_0x55fb2cee3fe0, C4<1>, C4<1>;
v0x55fb2c3677b0_0 .net "S", 0 0, L_0x55fb2cee4170;  alias, 1 drivers
v0x55fb2c36a080_0 .net "a", 0 0, L_0x55fb2cee3460;  alias, 1 drivers
v0x55fb2c3609a0_0 .net "b", 0 0, L_0x55fb2cee3fe0;  alias, 1 drivers
v0x55fb2c33bed0_0 .net "cout", 0 0, L_0x55fb2cee4220;  alias, 1 drivers
S_0x55fb2c5d8ff0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c600f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee43c0 .functor XOR 1, L_0x55fb2cee4170, L_0x7fd0c5136b10, C4<0>, C4<0>;
L_0x55fb2cee4470 .functor AND 1, L_0x55fb2cee4170, L_0x7fd0c5136b10, C4<1>, C4<1>;
v0x55fb2c5d91d0_0 .net "S", 0 0, L_0x55fb2cee43c0;  alias, 1 drivers
v0x55fb2c343610_0 .net "a", 0 0, L_0x55fb2cee4170;  alias, 1 drivers
v0x55fb2c341010_0 .net "b", 0 0, L_0x7fd0c5136b10;  alias, 1 drivers
v0x55fb2c33e7a0_0 .net "cout", 0 0, L_0x55fb2cee4470;  alias, 1 drivers
S_0x55fb2c5cf8b0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2c958120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5cfa90 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c28f160_0 .net "S", 3 0, L_0x55fb2ceeb740;  alias, 1 drivers
v0x55fb2c286c90_0 .net8 "a", 3 0, RS_0x7fd0c525ba08;  alias, 2 drivers
v0x55fb2c2892f0_0 .net8 "b", 3 0, RS_0x7fd0c525ba38;  alias, 2 drivers
v0x55fb2c2dba90_0 .net "carin", 3 0, L_0x55fb2ceeb850;  1 drivers
v0x55fb2c2d1870_0 .net "cin", 0 0, L_0x55fb2cee9250;  alias, 1 drivers
v0x55fb2c2d9220_0 .net "cout", 0 0, L_0x55fb2ceeb9d0;  alias, 1 drivers
L_0x55fb2cee9ba0 .part RS_0x7fd0c525ba08, 1, 1;
L_0x55fb2cee9d80 .part RS_0x7fd0c525ba38, 1, 1;
L_0x55fb2cee9f40 .part L_0x55fb2ceeb850, 0, 1;
L_0x55fb2ceea440 .part RS_0x7fd0c525ba08, 2, 1;
L_0x55fb2ceea570 .part RS_0x7fd0c525ba38, 2, 1;
L_0x55fb2ceea6a0 .part L_0x55fb2ceeb850, 1, 1;
L_0x55fb2ceeac90 .part RS_0x7fd0c525ba08, 3, 1;
L_0x55fb2ceeadc0 .part RS_0x7fd0c525ba38, 3, 1;
L_0x55fb2ceeaf40 .part L_0x55fb2ceeb850, 2, 1;
L_0x55fb2ceeb570 .part RS_0x7fd0c525ba08, 0, 1;
L_0x55fb2ceeb610 .part RS_0x7fd0c525ba38, 0, 1;
L_0x55fb2ceeb740 .concat8 [ 1 1 1 1], L_0x55fb2ceeb1b0, L_0x55fb2cee9850, L_0x55fb2ceea190, L_0x55fb2ceea940;
L_0x55fb2ceeb850 .concat8 [ 1 1 1 1], L_0x55fb2ceeb4e0, L_0x55fb2cee9b10, L_0x55fb2ceea3b0, L_0x55fb2ceeac00;
L_0x55fb2ceeb9d0 .part L_0x55fb2ceeb850, 3, 1;
S_0x55fb2c595f70 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c5cf8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceeb4e0 .functor OR 1, L_0x55fb2ceeb120, L_0x55fb2ceeb340, C4<0>, C4<0>;
v0x55fb2c399490_0 .net "S", 0 0, L_0x55fb2ceeb1b0;  1 drivers
v0x55fb2c396c20_0 .net "a", 0 0, L_0x55fb2ceeb570;  1 drivers
v0x55fb2c396cc0_0 .net "b", 0 0, L_0x55fb2ceeb610;  1 drivers
v0x55fb2c3943b0_0 .net "c_1", 0 0, L_0x55fb2ceeb120;  1 drivers
v0x55fb2c385f30_0 .net "c_2", 0 0, L_0x55fb2ceeb340;  1 drivers
v0x55fb2c38b070_0 .net "cin", 0 0, L_0x55fb2cee9250;  alias, 1 drivers
v0x55fb2c38b110_0 .net "cout", 0 0, L_0x55fb2ceeb4e0;  1 drivers
v0x55fb2c388800_0 .net "h_1_out", 0 0, L_0x55fb2ceeb070;  1 drivers
S_0x55fb2c575060 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c595f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceeb070 .functor XOR 1, L_0x55fb2ceeb570, L_0x55fb2ceeb610, C4<0>, C4<0>;
L_0x55fb2ceeb120 .functor AND 1, L_0x55fb2ceeb570, L_0x55fb2ceeb610, C4<1>, C4<1>;
v0x55fb2c3a41e0_0 .net "S", 0 0, L_0x55fb2ceeb070;  alias, 1 drivers
v0x55fb2c34cd70_0 .net "a", 0 0, L_0x55fb2ceeb570;  alias, 1 drivers
v0x55fb2c34f3d0_0 .net "b", 0 0, L_0x55fb2ceeb610;  alias, 1 drivers
v0x55fb2c346f00_0 .net "cout", 0 0, L_0x55fb2ceeb120;  alias, 1 drivers
S_0x55fb2c56b920 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c595f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceeb1b0 .functor XOR 1, L_0x55fb2ceeb070, L_0x55fb2cee9250, C4<0>, C4<0>;
L_0x55fb2ceeb340 .functor AND 1, L_0x55fb2ceeb070, L_0x55fb2cee9250, C4<1>, C4<1>;
v0x55fb2c56bb00_0 .net "S", 0 0, L_0x55fb2ceeb1b0;  alias, 1 drivers
v0x55fb2c349560_0 .net "a", 0 0, L_0x55fb2ceeb070;  alias, 1 drivers
v0x55fb2c39bd00_0 .net "b", 0 0, L_0x55fb2cee9250;  alias, 1 drivers
v0x55fb2c391ae0_0 .net "cout", 0 0, L_0x55fb2ceeb340;  alias, 1 drivers
S_0x55fb2c540ce0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c5cf8b0;
 .timescale 0 0;
P_0x55fb2c540f00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c5375a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c540ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cee9b10 .functor OR 1, L_0x55fb2cee9770, L_0x55fb2cee9a30, C4<0>, C4<0>;
v0x55fb2c2b28b0_0 .net "S", 0 0, L_0x55fb2cee9850;  1 drivers
v0x55fb2c2b2950_0 .net "a", 0 0, L_0x55fb2cee9ba0;  1 drivers
v0x55fb2c2a7540_0 .net "b", 0 0, L_0x55fb2cee9d80;  1 drivers
v0x55fb2c2a9e10_0 .net "c_1", 0 0, L_0x55fb2cee9770;  1 drivers
v0x55fb2c2a0730_0 .net "c_2", 0 0, L_0x55fb2cee9a30;  1 drivers
v0x55fb2c2a07d0_0 .net "cin", 0 0, L_0x55fb2cee9f40;  1 drivers
v0x55fb2c27bc60_0 .net "cout", 0 0, L_0x55fb2cee9b10;  1 drivers
v0x55fb2c27bd00_0 .net "h_1_out", 0 0, L_0x55fb2cee96c0;  1 drivers
S_0x55fb2c518d80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5375a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee96c0 .functor XOR 1, L_0x55fb2cee9ba0, L_0x55fb2cee9d80, C4<0>, C4<0>;
L_0x55fb2cee9770 .functor AND 1, L_0x55fb2cee9ba0, L_0x55fb2cee9d80, C4<1>, C4<1>;
v0x55fb2c518f80_0 .net "S", 0 0, L_0x55fb2cee96c0;  alias, 1 drivers
v0x55fb2c537780_0 .net "a", 0 0, L_0x55fb2cee9ba0;  alias, 1 drivers
v0x55fb2c382620_0 .net "b", 0 0, L_0x55fb2cee9d80;  alias, 1 drivers
v0x55fb2c380020_0 .net "cout", 0 0, L_0x55fb2cee9770;  alias, 1 drivers
S_0x55fb2c50f640 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5375a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cee9850 .functor XOR 1, L_0x55fb2cee96c0, L_0x55fb2cee9f40, C4<0>, C4<0>;
L_0x55fb2cee9a30 .functor AND 1, L_0x55fb2cee96c0, L_0x55fb2cee9f40, C4<1>, C4<1>;
v0x55fb2c50f820_0 .net "S", 0 0, L_0x55fb2cee9850;  alias, 1 drivers
v0x55fb2c37d7b0_0 .net "a", 0 0, L_0x55fb2cee96c0;  alias, 1 drivers
v0x55fb2c2affe0_0 .net "b", 0 0, L_0x55fb2cee9f40;  alias, 1 drivers
v0x55fb2c2b5120_0 .net "cout", 0 0, L_0x55fb2cee9a30;  alias, 1 drivers
S_0x55fb2c4644d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c5cf8b0;
 .timescale 0 0;
P_0x55fb2c4646b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c4435c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c4644d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceea3b0 .functor OR 1, L_0x55fb2ceea100, L_0x55fb2ceea2d0, C4<0>, C4<0>;
v0x55fb2c25b4f0_0 .net "S", 0 0, L_0x55fb2ceea190;  1 drivers
v0x55fb2c25b590_0 .net "a", 0 0, L_0x55fb2ceea440;  1 drivers
v0x55fb2c258ef0_0 .net "b", 0 0, L_0x55fb2ceea570;  1 drivers
v0x55fb2c256680_0 .net "c_1", 0 0, L_0x55fb2ceea100;  1 drivers
v0x55fb2c24b310_0 .net "c_2", 0 0, L_0x55fb2ceea2d0;  1 drivers
v0x55fb2c24b3b0_0 .net "cin", 0 0, L_0x55fb2ceea6a0;  1 drivers
v0x55fb2c24dbe0_0 .net "cout", 0 0, L_0x55fb2ceea3b0;  1 drivers
v0x55fb2c24dc80_0 .net "h_1_out", 0 0, L_0x55fb2ceea070;  1 drivers
S_0x55fb2c439e80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4435c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceea070 .functor XOR 1, L_0x55fb2ceea440, L_0x55fb2ceea570, C4<0>, C4<0>;
L_0x55fb2ceea100 .functor AND 1, L_0x55fb2ceea440, L_0x55fb2ceea570, C4<1>, C4<1>;
v0x55fb2c2833a0_0 .net "S", 0 0, L_0x55fb2ceea070;  alias, 1 drivers
v0x55fb2c280da0_0 .net "a", 0 0, L_0x55fb2ceea440;  alias, 1 drivers
v0x55fb2c27e530_0 .net "b", 0 0, L_0x55fb2ceea570;  alias, 1 drivers
v0x55fb2c2731c0_0 .net "cout", 0 0, L_0x55fb2ceea100;  alias, 1 drivers
S_0x55fb2c40f240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4435c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceea190 .functor XOR 1, L_0x55fb2ceea070, L_0x55fb2ceea6a0, C4<0>, C4<0>;
L_0x55fb2ceea2d0 .functor AND 1, L_0x55fb2ceea070, L_0x55fb2ceea6a0, C4<1>, C4<1>;
v0x55fb2c40f420_0 .net "S", 0 0, L_0x55fb2ceea190;  alias, 1 drivers
v0x55fb2c275a90_0 .net "a", 0 0, L_0x55fb2ceea070;  alias, 1 drivers
v0x55fb2c26c3b0_0 .net "b", 0 0, L_0x55fb2ceea6a0;  alias, 1 drivers
v0x55fb2c253db0_0 .net "cout", 0 0, L_0x55fb2ceea2d0;  alias, 1 drivers
S_0x55fb2c405b00 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c5cf8b0;
 .timescale 0 0;
P_0x55fb2c405ce0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c3e72e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c405b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceeac00 .functor OR 1, L_0x55fb2ceea860, L_0x55fb2ceeab20, C4<0>, C4<0>;
v0x55fb2c2e16a0_0 .net "S", 0 0, L_0x55fb2ceea940;  1 drivers
v0x55fb2c2e1740_0 .net "a", 0 0, L_0x55fb2ceeac90;  1 drivers
v0x55fb2c2e9050_0 .net "b", 0 0, L_0x55fb2ceeadc0;  1 drivers
v0x55fb2c2e67e0_0 .net "c_1", 0 0, L_0x55fb2ceea860;  1 drivers
v0x55fb2c2e3f70_0 .net "c_2", 0 0, L_0x55fb2ceeab20;  1 drivers
v0x55fb2c2e4010_0 .net "cin", 0 0, L_0x55fb2ceeaf40;  1 drivers
v0x55fb2c28cb00_0 .net "cout", 0 0, L_0x55fb2ceeac00;  1 drivers
v0x55fb2c28cba0_0 .net "h_1_out", 0 0, L_0x55fb2ceea7d0;  1 drivers
S_0x55fb2c3ddba0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c3e72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceea7d0 .functor XOR 1, L_0x55fb2ceeac90, L_0x55fb2ceeadc0, C4<0>, C4<0>;
L_0x55fb2ceea860 .functor AND 1, L_0x55fb2ceeac90, L_0x55fb2ceeadc0, C4<1>, C4<1>;
v0x55fb2c3e74c0_0 .net "S", 0 0, L_0x55fb2ceea7d0;  alias, 1 drivers
v0x55fb2c244500_0 .net "a", 0 0, L_0x55fb2ceeac90;  alias, 1 drivers
v0x55fb2c2445a0_0 .net "b", 0 0, L_0x55fb2ceeadc0;  alias, 1 drivers
v0x55fb2c2f0b30_0 .net "cout", 0 0, L_0x55fb2ceea860;  alias, 1 drivers
S_0x55fb2c38e310 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c3e72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceea940 .functor XOR 1, L_0x55fb2ceea7d0, L_0x55fb2ceeaf40, C4<0>, C4<0>;
L_0x55fb2ceeab20 .functor AND 1, L_0x55fb2ceea7d0, L_0x55fb2ceeaf40, C4<1>, C4<1>;
v0x55fb2c38e4f0_0 .net "S", 0 0, L_0x55fb2ceea940;  alias, 1 drivers
v0x55fb2c2f09a0_0 .net "a", 0 0, L_0x55fb2ceea7d0;  alias, 1 drivers
v0x55fb2c2ee130_0 .net "b", 0 0, L_0x55fb2ceeaf40;  alias, 1 drivers
v0x55fb2c2eb8c0_0 .net "cout", 0 0, L_0x55fb2ceeab20;  alias, 1 drivers
S_0x55fb2c363cc0 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2ceeb7e0 .functor BUFZ 2, L_0x55fb2cee2d90, C4<00>, C4<00>, C4<00>;
L_0x55fb2ceebf40 .functor BUFZ 2, L_0x55fb2cee2f40, C4<00>, C4<00>, C4<00>;
L_0x55fb2ceebfb0 .functor AND 1, L_0x55fb2ceebbe0, L_0x55fb2ceebe00, C4<1>, C4<1>;
L_0x55fb2ceec160 .functor AND 1, L_0x55fb2ceebb40, L_0x55fb2ceebd60, C4<1>, C4<1>;
L_0x55fb2ceed0f0 .functor AND 1, L_0x55fb2ceec740, L_0x55fb2ceece50, C4<1>, C4<1>;
L_0x55fb2ceee6f0 .functor XOR 1, L_0x55fb2ceec980, L_0x55fb2ceed040, C4<0>, C4<0>;
L_0x55fb2ceeff20 .functor BUFZ 2, L_0x55fb2ceec020, C4<00>, C4<00>, C4<00>;
L_0x55fb2cef0080 .functor BUFZ 2, L_0x55fb2ceefb50, C4<00>, C4<00>, C4<00>;
L_0x55fb2cef1e60 .functor BUFZ 2, L_0x55fb2ceec1d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cef2020 .functor BUFZ 3, L_0x55fb2cef1b00, C4<000>, C4<000>, C4<000>;
v0x55fb2c9afff0_0 .net "X", 1 0, L_0x55fb2cee2d90;  alias, 1 drivers
v0x55fb2c9ad530_0 .net "Xe", 0 0, L_0x55fb2ceebbe0;  1 drivers
v0x55fb2c9ad5f0_0 .net "Xn", 0 0, L_0x55fb2ceebb40;  1 drivers
v0x55fb2c9ae940_0 .net "Y", 1 0, L_0x55fb2cee2f40;  alias, 1 drivers
v0x55fb2c9ae9e0_0 .net "Ye", 0 0, L_0x55fb2ceebe00;  1 drivers
v0x55fb2c9adfc0_0 .net "Yn", 0 0, L_0x55fb2ceebd60;  1 drivers
v0x55fb2c9ae060_0 .net "Z", 3 0, o0x7fd0c52513b8;  alias, 0 drivers
v0x55fb2c9adb20_0 .net *"_ivl_12", 0 0, L_0x55fb2ceebfb0;  1 drivers
L_0x7fd0c5136d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9adbc0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5136d50;  1 drivers
v0x55fb2c9c72e0_0 .net *"_ivl_21", 0 0, L_0x55fb2ceec160;  1 drivers
L_0x7fd0c5136d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9c7380_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5136d98;  1 drivers
v0x55fb2c9c4ea0_0 .net *"_ivl_34", 0 0, L_0x55fb2ceed0f0;  1 drivers
L_0x7fd0c5136e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9c4f60_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5136e70;  1 drivers
v0x55fb2c9c3f50_0 .net *"_ivl_4", 1 0, L_0x55fb2ceeb7e0;  1 drivers
v0x55fb2c9c35d0_0 .net *"_ivl_50", 1 0, L_0x55fb2ceeff20;  1 drivers
v0x55fb2c9c3130_0 .net *"_ivl_54", 1 0, L_0x55fb2cef0080;  1 drivers
v0x55fb2c9c25a0_0 .net *"_ivl_62", 1 0, L_0x55fb2cef1e60;  1 drivers
v0x55fb2c9c2640_0 .net *"_ivl_66", 2 0, L_0x55fb2cef2020;  1 drivers
v0x55fb2c9c1620_0 .net *"_ivl_9", 1 0, L_0x55fb2ceebf40;  1 drivers
L_0x7fd0c5136e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9c16e0_0 .net "add", 0 0, L_0x7fd0c5136e28;  1 drivers
L_0x7fd0c5136f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c525e0a8 .resolv tri, L_0x7fd0c5136f00, L_0x55fb2ceefe30;
v0x55fb2c9c0800_0 .net8 "big_z0", 2 0, RS_0x7fd0c525e0a8;  2 drivers
v0x55fb2c9c08c0_0 .net "big_z0_z1", 2 0, L_0x55fb2cef1b00;  1 drivers
L_0x7fd0c5136f48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5260358 .resolv tri, L_0x7fd0c5136f48, L_0x55fb2ceeff90;
v0x55fb2c9c67c0_0 .net8 "big_z1", 2 0, RS_0x7fd0c5260358;  2 drivers
L_0x7fd0c5136fd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c525ff98 .resolv tri, L_0x7fd0c5136fd8, L_0x55fb2cef1f80;
v0x55fb2c9c6880_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c525ff98;  2 drivers
L_0x7fd0c5136f90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c525ff68 .resolv tri, L_0x7fd0c5136f90, L_0x55fb2cef1dc0;
v0x55fb2c9c5e40_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c525ff68;  2 drivers
v0x55fb2c9c59a0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cef1c90;  1 drivers
v0x55fb2c9c5a40_0 .net "cout_z1", 0 0, L_0x55fb2ceefcb0;  1 drivers
v0x55fb2c9bdc60_0 .net "cout_z1_1", 0 0, L_0x55fb2ceee600;  1 drivers
v0x55fb2c9bb790_0 .net "dummy_cout", 0 0, L_0x55fb2cef4430;  1 drivers
v0x55fb2c9bb830_0 .net "signX", 0 0, L_0x55fb2ceec980;  1 drivers
v0x55fb2c9bb3e0_0 .net "signY", 0 0, L_0x55fb2ceed040;  1 drivers
v0x55fb2c9ba810_0 .net "sign_z3", 0 0, L_0x55fb2ceee6f0;  1 drivers
L_0x7fd0c5136de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9ba8b0_0 .net "sub", 0 0, L_0x7fd0c5136de0;  1 drivers
v0x55fb2c2a2d90_0 .net "z", 3 0, L_0x55fb2cef41a0;  1 drivers
v0x55fb2c2a2e30_0 .net "z0", 1 0, L_0x55fb2ceec020;  1 drivers
v0x55fb2c9b9e90_0 .net "z1", 1 0, L_0x55fb2ceefb50;  1 drivers
v0x55fb2c9b99f0_0 .net "z1_1", 1 0, L_0x55fb2ceee4a0;  1 drivers
v0x55fb2c9b9a90_0 .net "z2", 1 0, L_0x55fb2ceec1d0;  1 drivers
v0x55fb2c9bd140_0 .net "z3", 1 0, L_0x55fb2ceed180;  1 drivers
v0x55fb2c9bd1e0_0 .net "z3_1", 0 0, L_0x55fb2ceec740;  1 drivers
v0x55fb2c9bc7c0_0 .net "z3_2", 0 0, L_0x55fb2ceece50;  1 drivers
L_0x55fb2ceebb40 .part L_0x55fb2ceeb7e0, 1, 1;
L_0x55fb2ceebbe0 .part L_0x55fb2ceeb7e0, 0, 1;
L_0x55fb2ceebd60 .part L_0x55fb2ceebf40, 1, 1;
L_0x55fb2ceebe00 .part L_0x55fb2ceebf40, 0, 1;
L_0x55fb2ceec020 .concat8 [ 1 1 0 0], L_0x55fb2ceebfb0, L_0x7fd0c5136d50;
L_0x55fb2ceec1d0 .concat8 [ 1 1 0 0], L_0x55fb2ceec160, L_0x7fd0c5136d98;
L_0x55fb2ceed180 .concat8 [ 1 1 0 0], L_0x55fb2ceed0f0, L_0x7fd0c5136e70;
L_0x55fb2ceefe30 .part/pv L_0x55fb2ceeff20, 0, 2, 3;
L_0x55fb2ceeff90 .part/pv L_0x55fb2cef0080, 1, 2, 3;
L_0x55fb2cef1dc0 .part/pv L_0x55fb2cef1e60, 2, 2, 4;
L_0x55fb2cef1f80 .part/pv L_0x55fb2cef2020, 0, 3, 4;
S_0x55fb2c339080 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2c363cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c339230 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513c900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2ceed310 .functor XOR 2, L_0x7fd0c513c900, L_0x55fb2ceec1d0, C4<00>, C4<00>;
v0x55fb2cb615c0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513c900;  1 drivers
v0x55fb2cb5ed50_0 .net "a", 1 0, L_0x55fb2ceec020;  alias, 1 drivers
v0x55fb2cb5c4e0_0 .net "a_or_s", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2cb59c70_0 .net "b", 1 0, L_0x55fb2ceec1d0;  alias, 1 drivers
v0x55fb2cb59d10_0 .net "cout", 0 0, L_0x55fb2ceee600;  alias, 1 drivers
v0x55fb2cb57400_0 .net "input_b", 1 0, L_0x55fb2ceed310;  1 drivers
v0x55fb2cb54b90_0 .net "out", 1 0, L_0x55fb2ceee4a0;  alias, 1 drivers
S_0x55fb2c32f940 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c339080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c32faf0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c498c60_0 .net "S", 1 0, L_0x55fb2ceee4a0;  alias, 1 drivers
v0x55fb2c4963f0_0 .net "a", 1 0, L_0x55fb2ceec020;  alias, 1 drivers
v0x55fb2c493b80_0 .net "b", 1 0, L_0x55fb2ceed310;  alias, 1 drivers
v0x55fb2c491310_0 .net "carin", 1 0, L_0x55fb2ceee540;  1 drivers
v0x55fb2c48eaa0_0 .net "cin", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2cb63e30_0 .net "cout", 0 0, L_0x55fb2ceee600;  alias, 1 drivers
L_0x55fb2ceed950 .part L_0x55fb2ceec020, 1, 1;
L_0x55fb2ceedb30 .part L_0x55fb2ceed310, 1, 1;
L_0x55fb2ceedc60 .part L_0x55fb2ceee540, 0, 1;
L_0x55fb2ceee1b0 .part L_0x55fb2ceec020, 0, 1;
L_0x55fb2ceee2e0 .part L_0x55fb2ceed310, 0, 1;
L_0x55fb2ceee4a0 .concat8 [ 1 1 0 0], L_0x55fb2ceedeb0, L_0x55fb2ceed600;
L_0x55fb2ceee540 .concat8 [ 1 1 0 0], L_0x55fb2ceee120, L_0x55fb2ceed8c0;
L_0x55fb2ceee600 .part L_0x55fb2ceee540, 1, 1;
S_0x55fb2c311120 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c32f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceee120 .functor OR 1, L_0x55fb2ceede20, L_0x55fb2ceee040, C4<0>, C4<0>;
v0x55fb2c4c0920_0 .net "S", 0 0, L_0x55fb2ceedeb0;  1 drivers
v0x55fb2c4c09c0_0 .net "a", 0 0, L_0x55fb2ceee1b0;  1 drivers
v0x55fb2c4b6700_0 .net "b", 0 0, L_0x55fb2ceee2e0;  1 drivers
v0x55fb2c4be0b0_0 .net "c_1", 0 0, L_0x55fb2ceede20;  1 drivers
v0x55fb2c4bb840_0 .net "c_2", 0 0, L_0x55fb2ceee040;  1 drivers
v0x55fb2c4bb8e0_0 .net "cin", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2c4b8fd0_0 .net "cout", 0 0, L_0x55fb2ceee120;  1 drivers
v0x55fb2c4b9070_0 .net "h_1_out", 0 0, L_0x55fb2ceedd90;  1 drivers
S_0x55fb2c3079e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c311120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceedd90 .functor XOR 1, L_0x55fb2ceee1b0, L_0x55fb2ceee2e0, C4<0>, C4<0>;
L_0x55fb2ceede20 .functor AND 1, L_0x55fb2ceee1b0, L_0x55fb2ceee2e0, C4<1>, C4<1>;
v0x55fb2c311300_0 .net "S", 0 0, L_0x55fb2ceedd90;  alias, 1 drivers
v0x55fb2c363e50_0 .net "a", 0 0, L_0x55fb2ceee1b0;  alias, 1 drivers
v0x55fb2c4cd350_0 .net "b", 0 0, L_0x55fb2ceee2e0;  alias, 1 drivers
v0x55fb2c4caae0_0 .net "cout", 0 0, L_0x55fb2ceede20;  alias, 1 drivers
S_0x55fb2c2ce0a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c311120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceedeb0 .functor XOR 1, L_0x55fb2ceedd90, L_0x7fd0c5136e28, C4<0>, C4<0>;
L_0x55fb2ceee040 .functor AND 1, L_0x55fb2ceedd90, L_0x7fd0c5136e28, C4<1>, C4<1>;
v0x55fb2c2ce280_0 .net "S", 0 0, L_0x55fb2ceedeb0;  alias, 1 drivers
v0x55fb2c4c8270_0 .net "a", 0 0, L_0x55fb2ceedd90;  alias, 1 drivers
v0x55fb2c4c5a00_0 .net "b", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2c4c3190_0 .net "cout", 0 0, L_0x55fb2ceee040;  alias, 1 drivers
S_0x55fb2c2ad190 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c32f940;
 .timescale 0 0;
P_0x55fb2c2ad390 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c2a3a50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c2ad190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceed8c0 .functor OR 1, L_0x55fb2ceed520, L_0x55fb2ceed7e0, C4<0>, C4<0>;
v0x55fb2c4a8740_0 .net "S", 0 0, L_0x55fb2ceed600;  1 drivers
v0x55fb2c4a87e0_0 .net "a", 0 0, L_0x55fb2ceed950;  1 drivers
v0x55fb2c4a5ed0_0 .net "b", 0 0, L_0x55fb2ceedb30;  1 drivers
v0x55fb2c4a3660_0 .net "c_1", 0 0, L_0x55fb2ceed520;  1 drivers
v0x55fb2c49b660_0 .net "c_2", 0 0, L_0x55fb2ceed7e0;  1 drivers
v0x55fb2c49b700_0 .net "cin", 0 0, L_0x55fb2ceedc60;  1 drivers
v0x55fb2c49b4d0_0 .net "cout", 0 0, L_0x55fb2ceed8c0;  1 drivers
v0x55fb2c49b570_0 .net "h_1_out", 0 0, L_0x55fb2ceed3d0;  1 drivers
S_0x55fb2c278e10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2a3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceed3d0 .functor XOR 1, L_0x55fb2ceed950, L_0x55fb2ceedb30, C4<0>, C4<0>;
L_0x55fb2ceed520 .functor AND 1, L_0x55fb2ceed950, L_0x55fb2ceedb30, C4<1>, C4<1>;
v0x55fb2c2a3c30_0 .net "S", 0 0, L_0x55fb2ceed3d0;  alias, 1 drivers
v0x55fb2c4b0220_0 .net "a", 0 0, L_0x55fb2ceed950;  alias, 1 drivers
v0x55fb2c4b02c0_0 .net "b", 0 0, L_0x55fb2ceedb30;  alias, 1 drivers
v0x55fb2c4b0090_0 .net "cout", 0 0, L_0x55fb2ceed520;  alias, 1 drivers
S_0x55fb2c26f6d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2a3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceed600 .functor XOR 1, L_0x55fb2ceed3d0, L_0x55fb2ceedc60, C4<0>, C4<0>;
L_0x55fb2ceed7e0 .functor AND 1, L_0x55fb2ceed3d0, L_0x55fb2ceedc60, C4<1>, C4<1>;
v0x55fb2c26f8b0_0 .net "S", 0 0, L_0x55fb2ceed600;  alias, 1 drivers
v0x55fb2c4ad820_0 .net "a", 0 0, L_0x55fb2ceed3d0;  alias, 1 drivers
v0x55fb2c4aafb0_0 .net "b", 0 0, L_0x55fb2ceedc60;  alias, 1 drivers
v0x55fb2c4a0d90_0 .net "cout", 0 0, L_0x55fb2ceed7e0;  alias, 1 drivers
S_0x55fb2c250f60 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2c363cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c251160 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2ceee960 .functor XOR 2, L_0x55fb2ceee8a0, L_0x55fb2ceed180, C4<00>, C4<00>;
v0x55fb2c7c77a0_0 .net *"_ivl_0", 1 0, L_0x55fb2ceee8a0;  1 drivers
L_0x7fd0c5136eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb28170_0 .net *"_ivl_3", 0 0, L_0x7fd0c5136eb8;  1 drivers
v0x55fb2cb25900_0 .net "a", 1 0, L_0x55fb2ceee4a0;  alias, 1 drivers
v0x55fb2cb259a0_0 .net "a_or_s", 0 0, L_0x55fb2ceee6f0;  alias, 1 drivers
v0x55fb2cb23090_0 .net "b", 1 0, L_0x55fb2ceed180;  alias, 1 drivers
v0x55fb2cb20820_0 .net "cout", 0 0, L_0x55fb2ceefcb0;  alias, 1 drivers
v0x55fb2cb208c0_0 .net "input_b", 1 0, L_0x55fb2ceee960;  1 drivers
v0x55fb2cb1dfb0_0 .net "out", 1 0, L_0x55fb2ceefb50;  alias, 1 drivers
L_0x55fb2ceee8a0 .concat [ 1 1 0 0], L_0x55fb2ceee6f0, L_0x7fd0c5136eb8;
S_0x55fb2c247820 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c250f60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c247a00 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c7d41d0_0 .net "S", 1 0, L_0x55fb2ceefb50;  alias, 1 drivers
v0x55fb2c7d1960_0 .net "a", 1 0, L_0x55fb2ceee4a0;  alias, 1 drivers
v0x55fb2c7cf0f0_0 .net "b", 1 0, L_0x55fb2ceee960;  alias, 1 drivers
v0x55fb2c7c50b0_0 .net "carin", 1 0, L_0x55fb2ceefbf0;  1 drivers
v0x55fb2c7cc880_0 .net "cin", 0 0, L_0x55fb2ceee6f0;  alias, 1 drivers
v0x55fb2c7ca010_0 .net "cout", 0 0, L_0x55fb2ceefcb0;  alias, 1 drivers
L_0x55fb2ceef010 .part L_0x55fb2ceee4a0, 1, 1;
L_0x55fb2ceef160 .part L_0x55fb2ceee960, 1, 1;
L_0x55fb2ceef290 .part L_0x55fb2ceefbf0, 0, 1;
L_0x55fb2ceef8f0 .part L_0x55fb2ceee4a0, 0, 1;
L_0x55fb2ceef990 .part L_0x55fb2ceee960, 0, 1;
L_0x55fb2ceefb50 .concat8 [ 1 1 0 0], L_0x55fb2ceef4e0, L_0x55fb2ceeecc0;
L_0x55fb2ceefbf0 .concat8 [ 1 1 0 0], L_0x55fb2ceef860, L_0x55fb2ceeef80;
L_0x55fb2ceefcb0 .part L_0x55fb2ceefbf0, 1, 1;
S_0x55fb2c49e280 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c247820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceef860 .functor OR 1, L_0x55fb2ceef450, L_0x55fb2ceef670, C4<0>, C4<0>;
v0x55fb2cb48160_0 .net "S", 0 0, L_0x55fb2ceef4e0;  1 drivers
v0x55fb2cb48200_0 .net "a", 0 0, L_0x55fb2ceef8f0;  1 drivers
v0x55fb2cb666a0_0 .net "b", 0 0, L_0x55fb2ceef990;  1 drivers
v0x55fb2cb45940_0 .net "c_1", 0 0, L_0x55fb2ceef450;  1 drivers
v0x55fb2c7d72e0_0 .net "c_2", 0 0, L_0x55fb2ceef670;  1 drivers
v0x55fb2c7d7380_0 .net "cin", 0 0, L_0x55fb2ceee6f0;  alias, 1 drivers
v0x55fb2c7e8b50_0 .net "cout", 0 0, L_0x55fb2ceef860;  1 drivers
v0x55fb2c7e8bf0_0 .net "h_1_out", 0 0, L_0x55fb2ceef3c0;  1 drivers
S_0x55fb2c766140 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c49e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceef3c0 .functor XOR 1, L_0x55fb2ceef8f0, L_0x55fb2ceef990, C4<0>, C4<0>;
L_0x55fb2ceef450 .functor AND 1, L_0x55fb2ceef8f0, L_0x55fb2ceef990, C4<1>, C4<1>;
v0x55fb2c49e4b0_0 .net "S", 0 0, L_0x55fb2ceef3c0;  alias, 1 drivers
v0x55fb2cb52320_0 .net "a", 0 0, L_0x55fb2ceef8f0;  alias, 1 drivers
v0x55fb2cb4fab0_0 .net "b", 0 0, L_0x55fb2ceef990;  alias, 1 drivers
v0x55fb2cb4d240_0 .net "cout", 0 0, L_0x55fb2ceef450;  alias, 1 drivers
S_0x55fb2ca57600 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c49e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceef4e0 .functor XOR 1, L_0x55fb2ceef3c0, L_0x55fb2ceee6f0, C4<0>, C4<0>;
L_0x55fb2ceef670 .functor AND 1, L_0x55fb2ceef3c0, L_0x55fb2ceee6f0, C4<1>, C4<1>;
v0x55fb2ca577e0_0 .net "S", 0 0, L_0x55fb2ceef4e0;  alias, 1 drivers
v0x55fb2cb43610_0 .net "a", 0 0, L_0x55fb2ceef3c0;  alias, 1 drivers
v0x55fb2cb4a9d0_0 .net "b", 0 0, L_0x55fb2ceee6f0;  alias, 1 drivers
v0x55fb2cb524b0_0 .net "cout", 0 0, L_0x55fb2ceef670;  alias, 1 drivers
S_0x55fb2c7eb800 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c247820;
 .timescale 0 0;
P_0x55fb2c7eba00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb04920 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c7eb800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceeef80 .functor OR 1, L_0x55fb2ceeebe0, L_0x55fb2ceeeea0, C4<0>, C4<0>;
v0x55fb2c7d96c0_0 .net "S", 0 0, L_0x55fb2ceeecc0;  1 drivers
v0x55fb2c7d9760_0 .net "a", 0 0, L_0x55fb2ceef010;  1 drivers
v0x55fb2c7e1070_0 .net "b", 0 0, L_0x55fb2ceef160;  1 drivers
v0x55fb2c7de800_0 .net "c_1", 0 0, L_0x55fb2ceeebe0;  1 drivers
v0x55fb2c7dbf90_0 .net "c_2", 0 0, L_0x55fb2ceeeea0;  1 drivers
v0x55fb2c7dc030_0 .net "cin", 0 0, L_0x55fb2ceef290;  1 drivers
v0x55fb2c7d4360_0 .net "cout", 0 0, L_0x55fb2ceeef80;  1 drivers
v0x55fb2c7d4400_0 .net "h_1_out", 0 0, L_0x55fb2ceeea90;  1 drivers
S_0x55fb2ca06cc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb04920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceeea90 .functor XOR 1, L_0x55fb2ceef010, L_0x55fb2ceef160, C4<0>, C4<0>;
L_0x55fb2ceeebe0 .functor AND 1, L_0x55fb2ceef010, L_0x55fb2ceef160, C4<1>, C4<1>;
v0x55fb2c7ebac0_0 .net "S", 0 0, L_0x55fb2ceeea90;  alias, 1 drivers
v0x55fb2ca06f30_0 .net "a", 0 0, L_0x55fb2ceef010;  alias, 1 drivers
v0x55fb2c7e89c0_0 .net "b", 0 0, L_0x55fb2ceef160;  alias, 1 drivers
v0x55fb2c7e8a60_0 .net "cout", 0 0, L_0x55fb2ceeebe0;  alias, 1 drivers
S_0x55fb2c9f2330 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb04920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceeecc0 .functor XOR 1, L_0x55fb2ceeea90, L_0x55fb2ceef290, C4<0>, C4<0>;
L_0x55fb2ceeeea0 .functor AND 1, L_0x55fb2ceeea90, L_0x55fb2ceef290, C4<1>, C4<1>;
v0x55fb2c9f2510_0 .net "S", 0 0, L_0x55fb2ceeecc0;  alias, 1 drivers
v0x55fb2c9f25d0_0 .net "a", 0 0, L_0x55fb2ceeea90;  alias, 1 drivers
v0x55fb2c7e6150_0 .net "b", 0 0, L_0x55fb2ceef290;  alias, 1 drivers
v0x55fb2c7e38e0_0 .net "cout", 0 0, L_0x55fb2ceeeea0;  alias, 1 drivers
S_0x55fb2c9bdfb0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2c363cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9be1c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513c948 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cef0220 .functor XOR 3, L_0x7fd0c513c948, RS_0x7fd0c525e0a8, C4<000>, C4<000>;
v0x55fb2cac2b40_0 .net *"_ivl_0", 2 0, L_0x7fd0c513c948;  1 drivers
v0x55fb2cac02d0_0 .net8 "a", 2 0, RS_0x7fd0c525e0a8;  alias, 2 drivers
v0x55fb2cabda60_0 .net "a_or_s", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2cabb1f0_0 .net8 "b", 2 0, RS_0x7fd0c525e0a8;  alias, 2 drivers
v0x55fb2cac5540_0 .net "cout", 0 0, L_0x55fb2cef1c90;  alias, 1 drivers
v0x55fb2cad9730_0 .net "input_b", 2 0, L_0x55fb2cef0220;  1 drivers
v0x55fb2cad97d0_0 .net "out", 2 0, L_0x55fb2cef1b00;  alias, 1 drivers
S_0x55fb2c996050 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c9bdfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9961e0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cad1de0_0 .net "S", 2 0, L_0x55fb2cef1b00;  alias, 1 drivers
v0x55fb2cacf570_0 .net8 "a", 2 0, RS_0x7fd0c525e0a8;  alias, 2 drivers
v0x55fb2caccd00_0 .net "b", 2 0, L_0x55fb2cef0220;  alias, 1 drivers
v0x55fb2caca490_0 .net "carin", 2 0, L_0x55fb2cef1ba0;  1 drivers
v0x55fb2cac7c20_0 .net "cin", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2cac53b0_0 .net "cout", 0 0, L_0x55fb2cef1c90;  alias, 1 drivers
L_0x55fb2cef07c0 .part RS_0x7fd0c525e0a8, 1, 1;
L_0x55fb2cef0910 .part L_0x55fb2cef0220, 1, 1;
L_0x55fb2cef0a40 .part L_0x55fb2cef1ba0, 0, 1;
L_0x55fb2cef0f90 .part RS_0x7fd0c525e0a8, 2, 1;
L_0x55fb2cef11d0 .part L_0x55fb2cef0220, 2, 1;
L_0x55fb2cef1300 .part L_0x55fb2cef1ba0, 1, 1;
L_0x55fb2cef1850 .part RS_0x7fd0c525e0a8, 0, 1;
L_0x55fb2cef1980 .part L_0x55fb2cef0220, 0, 1;
L_0x55fb2cef1b00 .concat8 [ 1 1 1 0], L_0x55fb2cef1550, L_0x55fb2cef04c0, L_0x55fb2cef0c90;
L_0x55fb2cef1ba0 .concat8 [ 1 1 1 0], L_0x55fb2cef17c0, L_0x55fb2cef0730, L_0x55fb2cef0f00;
L_0x55fb2cef1c90 .part L_0x55fb2cef1ba0, 2, 1;
S_0x55fb2ca1c9a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c996050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef17c0 .functor OR 1, L_0x55fb2cef14c0, L_0x55fb2cef16e0, C4<0>, C4<0>;
v0x55fb2cb11580_0 .net "S", 0 0, L_0x55fb2cef1550;  1 drivers
v0x55fb2cb07360_0 .net "a", 0 0, L_0x55fb2cef1850;  1 drivers
v0x55fb2cb0ed10_0 .net "b", 0 0, L_0x55fb2cef1980;  1 drivers
v0x55fb2cb0c4a0_0 .net "c_1", 0 0, L_0x55fb2cef14c0;  1 drivers
v0x55fb2cb167f0_0 .net "c_2", 0 0, L_0x55fb2cef16e0;  1 drivers
v0x55fb2cb16890_0 .net "cin", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2cb2a9e0_0 .net "cout", 0 0, L_0x55fb2cef17c0;  1 drivers
v0x55fb2cb2aa80_0 .net "h_1_out", 0 0, L_0x55fb2cef1430;  1 drivers
S_0x55fb2c930b00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ca1c9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef1430 .functor XOR 1, L_0x55fb2cef1850, L_0x55fb2cef1980, C4<0>, C4<0>;
L_0x55fb2cef14c0 .functor AND 1, L_0x55fb2cef1850, L_0x55fb2cef1980, C4<1>, C4<1>;
v0x55fb2c930d30_0 .net "S", 0 0, L_0x55fb2cef1430;  alias, 1 drivers
v0x55fb2c9962e0_0 .net "a", 0 0, L_0x55fb2cef1850;  alias, 1 drivers
v0x55fb2cb1b740_0 .net "b", 0 0, L_0x55fb2cef1980;  alias, 1 drivers
v0x55fb2cb18ed0_0 .net "cout", 0 0, L_0x55fb2cef14c0;  alias, 1 drivers
S_0x55fb2c91c170 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ca1c9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef1550 .functor XOR 1, L_0x55fb2cef1430, L_0x7fd0c5136e28, C4<0>, C4<0>;
L_0x55fb2cef16e0 .functor AND 1, L_0x55fb2cef1430, L_0x7fd0c5136e28, C4<1>, C4<1>;
v0x55fb2c91c320_0 .net "S", 0 0, L_0x55fb2cef1550;  alias, 1 drivers
v0x55fb2c91c3e0_0 .net "a", 0 0, L_0x55fb2cef1430;  alias, 1 drivers
v0x55fb2cb16660_0 .net "b", 0 0, L_0x7fd0c5136e28;  alias, 1 drivers
v0x55fb2cb13df0_0 .net "cout", 0 0, L_0x55fb2cef16e0;  alias, 1 drivers
S_0x55fb2c8e7df0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c996050;
 .timescale 0 0;
P_0x55fb2c8e8010 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c8bfe90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c8e7df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef0730 .functor OR 1, L_0x55fb2cef03e0, L_0x55fb2cef0650, C4<0>, C4<0>;
v0x55fb2caf4fd0_0 .net "S", 0 0, L_0x55fb2cef04c0;  1 drivers
v0x55fb2caf5070_0 .net "a", 0 0, L_0x55fb2cef07c0;  1 drivers
v0x55fb2caf2760_0 .net "b", 0 0, L_0x55fb2cef0910;  1 drivers
v0x55fb2caefef0_0 .net "c_1", 0 0, L_0x55fb2cef03e0;  1 drivers
v0x55fb2caed680_0 .net "c_2", 0 0, L_0x55fb2cef0650;  1 drivers
v0x55fb2caed720_0 .net "cin", 0 0, L_0x55fb2cef0a40;  1 drivers
v0x55fb2caeae10_0 .net "cout", 0 0, L_0x55fb2cef0730;  1 drivers
v0x55fb2caeaeb0_0 .net "h_1_out", 0 0, L_0x55fb2cef0290;  1 drivers
S_0x55fb2c9467e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c8bfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef0290 .functor XOR 1, L_0x55fb2cef07c0, L_0x55fb2cef0910, C4<0>, C4<0>;
L_0x55fb2cef03e0 .functor AND 1, L_0x55fb2cef07c0, L_0x55fb2cef0910, C4<1>, C4<1>;
v0x55fb2c946a10_0 .net "S", 0 0, L_0x55fb2cef0290;  alias, 1 drivers
v0x55fb2cb09c30_0 .net "a", 0 0, L_0x55fb2cef07c0;  alias, 1 drivers
v0x55fb2caff190_0 .net "b", 0 0, L_0x55fb2cef0910;  alias, 1 drivers
v0x55fb2cafc920_0 .net "cout", 0 0, L_0x55fb2cef03e0;  alias, 1 drivers
S_0x55fb2c870890 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c8bfe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef04c0 .functor XOR 1, L_0x55fb2cef0290, L_0x55fb2cef0a40, C4<0>, C4<0>;
L_0x55fb2cef0650 .functor AND 1, L_0x55fb2cef0290, L_0x55fb2cef0a40, C4<1>, C4<1>;
v0x55fb2c870a20_0 .net "S", 0 0, L_0x55fb2cef04c0;  alias, 1 drivers
v0x55fb2c870ae0_0 .net "a", 0 0, L_0x55fb2cef0290;  alias, 1 drivers
v0x55fb2cafa0b0_0 .net "b", 0 0, L_0x55fb2cef0a40;  alias, 1 drivers
v0x55fb2caf7840_0 .net "cout", 0 0, L_0x55fb2cef0650;  alias, 1 drivers
S_0x55fb2c85bf10 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c996050;
 .timescale 0 0;
P_0x55fb2c85c0f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c827b90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c85bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef0f00 .functor OR 1, L_0x55fb2cef0c00, L_0x55fb2cef0e20, C4<0>, C4<0>;
v0x55fb2caed810_0 .net "S", 0 0, L_0x55fb2cef0c90;  1 drivers
v0x55fb2caed8b0_0 .net "a", 0 0, L_0x55fb2cef0f90;  1 drivers
v0x55fb2cb01a00_0 .net "b", 0 0, L_0x55fb2cef11d0;  1 drivers
v0x55fb2cae0c50_0 .net "c_1", 0 0, L_0x55fb2cef0c00;  1 drivers
v0x55fb2cad6ec0_0 .net "c_2", 0 0, L_0x55fb2cef0e20;  1 drivers
v0x55fb2cad6f60_0 .net "cin", 0 0, L_0x55fb2cef1300;  1 drivers
v0x55fb2cad4650_0 .net "cout", 0 0, L_0x55fb2cef0f00;  1 drivers
v0x55fb2cad46f0_0 .net "h_1_out", 0 0, L_0x55fb2cef0b70;  1 drivers
S_0x55fb2c7ffc30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c827b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef0b70 .functor XOR 1, L_0x55fb2cef0f90, L_0x55fb2cef11d0, C4<0>, C4<0>;
L_0x55fb2cef0c00 .functor AND 1, L_0x55fb2cef0f90, L_0x55fb2cef11d0, C4<1>, C4<1>;
v0x55fb2c7ffe60_0 .net "S", 0 0, L_0x55fb2cef0b70;  alias, 1 drivers
v0x55fb2c85c1b0_0 .net "a", 0 0, L_0x55fb2cef0f90;  alias, 1 drivers
v0x55fb2cae85a0_0 .net "b", 0 0, L_0x55fb2cef11d0;  alias, 1 drivers
v0x55fb2cade3e0_0 .net "cout", 0 0, L_0x55fb2cef0c00;  alias, 1 drivers
S_0x55fb2c886570 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c827b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef0c90 .functor XOR 1, L_0x55fb2cef0b70, L_0x55fb2cef1300, C4<0>, C4<0>;
L_0x55fb2cef0e20 .functor AND 1, L_0x55fb2cef0b70, L_0x55fb2cef1300, C4<1>, C4<1>;
v0x55fb2c886700_0 .net "S", 0 0, L_0x55fb2cef0c90;  alias, 1 drivers
v0x55fb2c8867c0_0 .net "a", 0 0, L_0x55fb2cef0b70;  alias, 1 drivers
v0x55fb2cae5d30_0 .net "b", 0 0, L_0x55fb2cef1300;  alias, 1 drivers
v0x55fb2cae34c0_0 .net "cout", 0 0, L_0x55fb2cef0e20;  alias, 1 drivers
S_0x55fb2c715800 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2c363cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c7159e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2ceec360 .functor XOR 1, L_0x7fd0c5136de0, L_0x55fb2ceebbe0, C4<0>, C4<0>;
v0x55fb2c9fe440_0 .net "a", 0 0, L_0x55fb2ceebb40;  alias, 1 drivers
v0x55fb2c9fe500_0 .net "a_or_s", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c9fdac0_0 .net "b", 0 0, L_0x55fb2ceebbe0;  alias, 1 drivers
v0x55fb2c9fdb60_0 .net "cout", 0 0, L_0x55fb2ceec980;  alias, 1 drivers
v0x55fb2ca05e50_0 .net "input_b", 0 0, L_0x55fb2ceec360;  1 drivers
v0x55fb2ca054d0_0 .net "out", 0 0, L_0x55fb2ceec740;  alias, 1 drivers
S_0x55fb2c700e80 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c715800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c701060 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2ceec980 .functor BUFZ 1, L_0x55fb2ceec880, C4<0>, C4<0>, C4<0>;
v0x55fb2ca00d70_0 .net "S", 0 0, L_0x55fb2ceec740;  alias, 1 drivers
v0x55fb2ca003f0_0 .net "a", 0 0, L_0x55fb2ceebb40;  alias, 1 drivers
v0x55fb2c9fff50_0 .net "b", 0 0, L_0x55fb2ceec360;  alias, 1 drivers
v0x55fb2c9ff3c0_0 .net "carin", 0 0, L_0x55fb2ceec880;  1 drivers
v0x55fb2c9ff480_0 .net "cin", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c9ff010_0 .net "cout", 0 0, L_0x55fb2ceec980;  alias, 1 drivers
S_0x55fb2c6ccb00 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c700e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceec880 .functor OR 1, L_0x55fb2ceec5a0, L_0x55fb2ceec7f0, C4<0>, C4<0>;
v0x55fb2ca06970_0 .net "S", 0 0, L_0x55fb2ceec740;  alias, 1 drivers
v0x55fb2ca06a10_0 .net "a", 0 0, L_0x55fb2ceebb40;  alias, 1 drivers
v0x55fb2ca04530_0 .net "b", 0 0, L_0x55fb2ceec360;  alias, 1 drivers
v0x55fb2ca035e0_0 .net "c_1", 0 0, L_0x55fb2ceec5a0;  1 drivers
v0x55fb2ca02c60_0 .net "c_2", 0 0, L_0x55fb2ceec7f0;  1 drivers
v0x55fb2ca027c0_0 .net "cin", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2ca01cc0_0 .net "cout", 0 0, L_0x55fb2ceec880;  alias, 1 drivers
v0x55fb2ca01d60_0 .net "h_1_out", 0 0, L_0x55fb2ceec4f0;  1 drivers
S_0x55fb2c6a4ba0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c6ccb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceec4f0 .functor XOR 1, L_0x55fb2ceebb40, L_0x55fb2ceec360, C4<0>, C4<0>;
L_0x55fb2ceec5a0 .functor AND 1, L_0x55fb2ceebb40, L_0x55fb2ceec360, C4<1>, C4<1>;
v0x55fb2c6a4dd0_0 .net "S", 0 0, L_0x55fb2ceec4f0;  alias, 1 drivers
v0x55fb2c715ab0_0 .net "a", 0 0, L_0x55fb2ceebb40;  alias, 1 drivers
v0x55fb2c6ccd30_0 .net "b", 0 0, L_0x55fb2ceec360;  alias, 1 drivers
v0x55fb2cab8980_0 .net "cout", 0 0, L_0x55fb2ceec5a0;  alias, 1 drivers
S_0x55fb2c72b4e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c6ccb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceec740 .functor XOR 1, L_0x55fb2ceec4f0, L_0x7fd0c5136de0, C4<0>, C4<0>;
L_0x55fb2ceec7f0 .functor AND 1, L_0x55fb2ceec4f0, L_0x7fd0c5136de0, C4<1>, C4<1>;
v0x55fb2c72b690_0 .net "S", 0 0, L_0x55fb2ceec740;  alias, 1 drivers
v0x55fb2c72b750_0 .net "a", 0 0, L_0x55fb2ceec4f0;  alias, 1 drivers
v0x55fb2ca1cbb0_0 .net "b", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c827da0_0 .net "cout", 0 0, L_0x55fb2ceec7f0;  alias, 1 drivers
S_0x55fb2c63f650 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2c363cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c63f880 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2ceeca30 .functor XOR 1, L_0x7fd0c5136de0, L_0x55fb2ceebe00, C4<0>, C4<0>;
v0x55fb2c9f6570_0 .net "a", 0 0, L_0x55fb2ceebd60;  alias, 1 drivers
v0x55fb2c9f6630_0 .net "a_or_s", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c9f59a0_0 .net "b", 0 0, L_0x55fb2ceebe00;  alias, 1 drivers
v0x55fb2c9f5a40_0 .net "cout", 0 0, L_0x55fb2ceed040;  alias, 1 drivers
v0x55fb2c9f5020_0 .net "input_b", 0 0, L_0x55fb2ceeca30;  1 drivers
v0x55fb2c9f4b80_0 .net "out", 0 0, L_0x55fb2ceece50;  alias, 1 drivers
S_0x55fb2c62acc0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c63f650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c62aec0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2ceed040 .functor BUFZ 1, L_0x55fb2ceecf90, C4<0>, C4<0>, C4<0>;
v0x55fb2c9f9220_0 .net "S", 0 0, L_0x55fb2ceece50;  alias, 1 drivers
v0x55fb2c9f82d0_0 .net "a", 0 0, L_0x55fb2ceebd60;  alias, 1 drivers
v0x55fb2c9f7950_0 .net "b", 0 0, L_0x55fb2ceeca30;  alias, 1 drivers
v0x55fb2c9f79f0_0 .net "carin", 0 0, L_0x55fb2ceecf90;  1 drivers
v0x55fb2c9f74b0_0 .net "cin", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c9f6920_0 .net "cout", 0 0, L_0x55fb2ceed040;  alias, 1 drivers
S_0x55fb2c5f6940 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c62acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ceecf90 .functor OR 1, L_0x55fb2ceeccb0, L_0x55fb2ceecf00, C4<0>, C4<0>;
v0x55fb2c9e18b0_0 .net "S", 0 0, L_0x55fb2ceece50;  alias, 1 drivers
v0x55fb2c9e1970_0 .net "a", 0 0, L_0x55fb2ceebd60;  alias, 1 drivers
v0x55fb2c9e2cc0_0 .net "b", 0 0, L_0x55fb2ceeca30;  alias, 1 drivers
v0x55fb2c9e2340_0 .net "c_1", 0 0, L_0x55fb2ceeccb0;  1 drivers
v0x55fb2c9e1ea0_0 .net "c_2", 0 0, L_0x55fb2ceecf00;  1 drivers
v0x55fb2c9e1f40_0 .net "cin", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c9fb660_0 .net "cout", 0 0, L_0x55fb2ceecf90;  alias, 1 drivers
v0x55fb2c9fb700_0 .net "h_1_out", 0 0, L_0x55fb2ceecc00;  1 drivers
S_0x55fb2c5ce9e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c5f6940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceecc00 .functor XOR 1, L_0x55fb2ceebd60, L_0x55fb2ceeca30, C4<0>, C4<0>;
L_0x55fb2ceeccb0 .functor AND 1, L_0x55fb2ceebd60, L_0x55fb2ceeca30, C4<1>, C4<1>;
v0x55fb2c5cec10_0 .net "S", 0 0, L_0x55fb2ceecc00;  alias, 1 drivers
v0x55fb2c5f6b70_0 .net "a", 0 0, L_0x55fb2ceebd60;  alias, 1 drivers
v0x55fb2ca05030_0 .net "b", 0 0, L_0x55fb2ceeca30;  alias, 1 drivers
v0x55fb2c9e5190_0 .net "cout", 0 0, L_0x55fb2ceeccb0;  alias, 1 drivers
S_0x55fb2c655330 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c5f6940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2ceece50 .functor XOR 1, L_0x55fb2ceecc00, L_0x7fd0c5136de0, C4<0>, C4<0>;
L_0x55fb2ceecf00 .functor AND 1, L_0x55fb2ceecc00, L_0x7fd0c5136de0, C4<1>, C4<1>;
v0x55fb2c6554c0_0 .net "S", 0 0, L_0x55fb2ceece50;  alias, 1 drivers
v0x55fb2c655580_0 .net "a", 0 0, L_0x55fb2ceecc00;  alias, 1 drivers
v0x55fb2c9e4810_0 .net "b", 0 0, L_0x7fd0c5136de0;  alias, 1 drivers
v0x55fb2c9e4370_0 .net "cout", 0 0, L_0x55fb2ceecf00;  alias, 1 drivers
S_0x55fb2c57f3e0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2c363cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c57f5c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c9d1150_0 .net "S", 3 0, L_0x55fb2cef41a0;  alias, 1 drivers
v0x55fb2c9d1210_0 .net8 "a", 3 0, RS_0x7fd0c525ff68;  alias, 2 drivers
v0x55fb2c9d0cb0_0 .net8 "b", 3 0, RS_0x7fd0c525ff98;  alias, 2 drivers
v0x55fb2c9d0d70_0 .net "carin", 3 0, L_0x55fb2cef42b0;  1 drivers
v0x55fb2c9b0e10_0 .net "cin", 0 0, L_0x55fb2cef1c90;  alias, 1 drivers
v0x55fb2c9b0490_0 .net "cout", 0 0, L_0x55fb2cef4430;  alias, 1 drivers
L_0x55fb2cef2600 .part RS_0x7fd0c525ff68, 1, 1;
L_0x55fb2cef27e0 .part RS_0x7fd0c525ff98, 1, 1;
L_0x55fb2cef29a0 .part L_0x55fb2cef42b0, 0, 1;
L_0x55fb2cef2ea0 .part RS_0x7fd0c525ff68, 2, 1;
L_0x55fb2cef2fd0 .part RS_0x7fd0c525ff98, 2, 1;
L_0x55fb2cef3100 .part L_0x55fb2cef42b0, 1, 1;
L_0x55fb2cef36f0 .part RS_0x7fd0c525ff68, 3, 1;
L_0x55fb2cef3820 .part RS_0x7fd0c525ff98, 3, 1;
L_0x55fb2cef39a0 .part L_0x55fb2cef42b0, 2, 1;
L_0x55fb2cef3fd0 .part RS_0x7fd0c525ff68, 0, 1;
L_0x55fb2cef4070 .part RS_0x7fd0c525ff98, 0, 1;
L_0x55fb2cef41a0 .concat8 [ 1 1 1 1], L_0x55fb2cef3c10, L_0x55fb2cef22b0, L_0x55fb2cef2bf0, L_0x55fb2cef33a0;
L_0x55fb2cef42b0 .concat8 [ 1 1 1 1], L_0x55fb2cef3f40, L_0x55fb2cef2570, L_0x55fb2cef2e10, L_0x55fb2cef3660;
L_0x55fb2cef4430 .part L_0x55fb2cef42b0, 3, 1;
S_0x55fb2c56aa50 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c57f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef3f40 .functor OR 1, L_0x55fb2cef3b80, L_0x55fb2cef3da0, C4<0>, C4<0>;
v0x55fb2c9f1fe0_0 .net "S", 0 0, L_0x55fb2cef3c10;  1 drivers
v0x55fb2c9f20a0_0 .net "a", 0 0, L_0x55fb2cef3fd0;  1 drivers
v0x55fb2c9efb10_0 .net "b", 0 0, L_0x55fb2cef4070;  1 drivers
v0x55fb2c9ef760_0 .net "c_1", 0 0, L_0x55fb2cef3b80;  1 drivers
v0x55fb2c9eeb90_0 .net "c_2", 0 0, L_0x55fb2cef3da0;  1 drivers
v0x55fb2c9ee210_0 .net "cin", 0 0, L_0x55fb2cef1c90;  alias, 1 drivers
v0x55fb2c9ee2b0_0 .net "cout", 0 0, L_0x55fb2cef3f40;  1 drivers
v0x55fb2c9edd70_0 .net "h_1_out", 0 0, L_0x55fb2cef3ad0;  1 drivers
S_0x55fb2c5366d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c56aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef3ad0 .functor XOR 1, L_0x55fb2cef3fd0, L_0x55fb2cef4070, C4<0>, C4<0>;
L_0x55fb2cef3b80 .functor AND 1, L_0x55fb2cef3fd0, L_0x55fb2cef4070, C4<1>, C4<1>;
v0x55fb2c536900_0 .net "S", 0 0, L_0x55fb2cef3ad0;  alias, 1 drivers
v0x55fb2c57f690_0 .net "a", 0 0, L_0x55fb2cef3fd0;  alias, 1 drivers
v0x55fb2c56ac80_0 .net "b", 0 0, L_0x55fb2cef4070;  alias, 1 drivers
v0x55fb2c9fab40_0 .net "cout", 0 0, L_0x55fb2cef3b80;  alias, 1 drivers
S_0x55fb2c50e770 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c56aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef3c10 .functor XOR 1, L_0x55fb2cef3ad0, L_0x55fb2cef1c90, C4<0>, C4<0>;
L_0x55fb2cef3da0 .functor AND 1, L_0x55fb2cef3ad0, L_0x55fb2cef1c90, C4<1>, C4<1>;
v0x55fb2c50e920_0 .net "S", 0 0, L_0x55fb2cef3c10;  alias, 1 drivers
v0x55fb2c50e9e0_0 .net "a", 0 0, L_0x55fb2cef3ad0;  alias, 1 drivers
v0x55fb2c9fa1c0_0 .net "b", 0 0, L_0x55fb2cef1c90;  alias, 1 drivers
v0x55fb2c9f9d20_0 .net "cout", 0 0, L_0x55fb2cef3da0;  alias, 1 drivers
S_0x55fb2c5950c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c57f3e0;
 .timescale 0 0;
P_0x55fb2c5952c0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c44d940 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c5950c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef2570 .functor OR 1, L_0x55fb2cef21d0, L_0x55fb2cef2490, C4<0>, C4<0>;
v0x55fb2c9ebc10_0 .net "S", 0 0, L_0x55fb2cef22b0;  1 drivers
v0x55fb2c9ebcd0_0 .net "a", 0 0, L_0x55fb2cef2600;  1 drivers
v0x55fb2c9e9740_0 .net "b", 0 0, L_0x55fb2cef27e0;  1 drivers
v0x55fb2c9e9390_0 .net "c_1", 0 0, L_0x55fb2cef21d0;  1 drivers
v0x55fb2c9e87c0_0 .net "c_2", 0 0, L_0x55fb2cef2490;  1 drivers
v0x55fb2c9e8860_0 .net "cin", 0 0, L_0x55fb2cef29a0;  1 drivers
v0x55fb2c9e7e40_0 .net "cout", 0 0, L_0x55fb2cef2570;  1 drivers
v0x55fb2c9e7ee0_0 .net "h_1_out", 0 0, L_0x55fb2cef2120;  1 drivers
S_0x55fb2c438fb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c44d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef2120 .functor XOR 1, L_0x55fb2cef2600, L_0x55fb2cef27e0, C4<0>, C4<0>;
L_0x55fb2cef21d0 .functor AND 1, L_0x55fb2cef2600, L_0x55fb2cef27e0, C4<1>, C4<1>;
v0x55fb2c595380_0 .net "S", 0 0, L_0x55fb2cef2120;  alias, 1 drivers
v0x55fb2c439220_0 .net "a", 0 0, L_0x55fb2cef2600;  alias, 1 drivers
v0x55fb2c9f14c0_0 .net "b", 0 0, L_0x55fb2cef27e0;  alias, 1 drivers
v0x55fb2c9f1560_0 .net "cout", 0 0, L_0x55fb2cef21d0;  alias, 1 drivers
S_0x55fb2c404c30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c44d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef22b0 .functor XOR 1, L_0x55fb2cef2120, L_0x55fb2cef29a0, C4<0>, C4<0>;
L_0x55fb2cef2490 .functor AND 1, L_0x55fb2cef2120, L_0x55fb2cef29a0, C4<1>, C4<1>;
v0x55fb2c404e30_0 .net "S", 0 0, L_0x55fb2cef22b0;  alias, 1 drivers
v0x55fb2c404ef0_0 .net "a", 0 0, L_0x55fb2cef2120;  alias, 1 drivers
v0x55fb2c9f0b40_0 .net "b", 0 0, L_0x55fb2cef29a0;  alias, 1 drivers
v0x55fb2c9f06a0_0 .net "cout", 0 0, L_0x55fb2cef2490;  alias, 1 drivers
S_0x55fb2c3dccd0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2c57f3e0;
 .timescale 0 0;
P_0x55fb2c3dceb0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2c463620 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c3dccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef2e10 .functor OR 1, L_0x55fb2cef2b60, L_0x55fb2cef2d30, C4<0>, C4<0>;
v0x55fb2c9ea2d0_0 .net "S", 0 0, L_0x55fb2cef2bf0;  1 drivers
v0x55fb2c9ea390_0 .net "a", 0 0, L_0x55fb2cef2ea0;  1 drivers
v0x55fb2c9d25f0_0 .net "b", 0 0, L_0x55fb2cef2fd0;  1 drivers
v0x55fb2c9d01b0_0 .net "c_1", 0 0, L_0x55fb2cef2b60;  1 drivers
v0x55fb2c9cf260_0 .net "c_2", 0 0, L_0x55fb2cef2d30;  1 drivers
v0x55fb2c9cf300_0 .net "cin", 0 0, L_0x55fb2cef3100;  1 drivers
v0x55fb2c9ce8e0_0 .net "cout", 0 0, L_0x55fb2cef2e10;  1 drivers
v0x55fb2c9ce980_0 .net "h_1_out", 0 0, L_0x55fb2cef2ad0;  1 drivers
S_0x55fb2c377780 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c463620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef2ad0 .functor XOR 1, L_0x55fb2cef2ea0, L_0x55fb2cef2fd0, C4<0>, C4<0>;
L_0x55fb2cef2b60 .functor AND 1, L_0x55fb2cef2ea0, L_0x55fb2cef2fd0, C4<1>, C4<1>;
v0x55fb2c377990_0 .net "S", 0 0, L_0x55fb2cef2ad0;  alias, 1 drivers
v0x55fb2c3dcf50_0 .net "a", 0 0, L_0x55fb2cef2ea0;  alias, 1 drivers
v0x55fb2c463830_0 .net "b", 0 0, L_0x55fb2cef2fd0;  alias, 1 drivers
v0x55fb2c9e79a0_0 .net "cout", 0 0, L_0x55fb2cef2b60;  alias, 1 drivers
S_0x55fb2c362df0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c463620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef2bf0 .functor XOR 1, L_0x55fb2cef2ad0, L_0x55fb2cef3100, C4<0>, C4<0>;
L_0x55fb2cef2d30 .functor AND 1, L_0x55fb2cef2ad0, L_0x55fb2cef3100, C4<1>, C4<1>;
v0x55fb2c362ff0_0 .net "S", 0 0, L_0x55fb2cef2bf0;  alias, 1 drivers
v0x55fb2c3630b0_0 .net "a", 0 0, L_0x55fb2cef2ad0;  alias, 1 drivers
v0x55fb2c9eb0f0_0 .net "b", 0 0, L_0x55fb2cef3100;  alias, 1 drivers
v0x55fb2c9ea770_0 .net "cout", 0 0, L_0x55fb2cef2d30;  alias, 1 drivers
S_0x55fb2c32ea70 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2c57f3e0;
 .timescale 0 0;
P_0x55fb2c32ec50 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2c306b10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2c32ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef3660 .functor OR 1, L_0x55fb2cef32c0, L_0x55fb2cef3580, C4<0>, C4<0>;
v0x55fb2c9cbbd0_0 .net "S", 0 0, L_0x55fb2cef33a0;  1 drivers
v0x55fb2c9cbc90_0 .net "a", 0 0, L_0x55fb2cef36f0;  1 drivers
v0x55fb2c9cb040_0 .net "b", 0 0, L_0x55fb2cef3820;  1 drivers
v0x55fb2c9cac90_0 .net "c_1", 0 0, L_0x55fb2cef32c0;  1 drivers
v0x55fb2c9ca0c0_0 .net "c_2", 0 0, L_0x55fb2cef3580;  1 drivers
v0x55fb2c9c9740_0 .net "cin", 0 0, L_0x55fb2cef39a0;  1 drivers
v0x55fb2c9d1ad0_0 .net "cout", 0 0, L_0x55fb2cef3660;  1 drivers
v0x55fb2c9d1b70_0 .net "h_1_out", 0 0, L_0x55fb2cef3230;  1 drivers
S_0x55fb2c38d460 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c306b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef3230 .functor XOR 1, L_0x55fb2cef36f0, L_0x55fb2cef3820, C4<0>, C4<0>;
L_0x55fb2cef32c0 .functor AND 1, L_0x55fb2cef36f0, L_0x55fb2cef3820, C4<1>, C4<1>;
v0x55fb2c38d690_0 .net "S", 0 0, L_0x55fb2cef3230;  alias, 1 drivers
v0x55fb2c32ecf0_0 .net "a", 0 0, L_0x55fb2cef36f0;  alias, 1 drivers
v0x55fb2c9ce440_0 .net "b", 0 0, L_0x55fb2cef3820;  alias, 1 drivers
v0x55fb2c9cd940_0 .net "cout", 0 0, L_0x55fb2cef32c0;  alias, 1 drivers
S_0x55fb2c2b7510 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c306b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef33a0 .functor XOR 1, L_0x55fb2cef3230, L_0x55fb2cef39a0, C4<0>, C4<0>;
L_0x55fb2cef3580 .functor AND 1, L_0x55fb2cef3230, L_0x55fb2cef39a0, C4<1>, C4<1>;
v0x55fb2c2b76c0_0 .net "S", 0 0, L_0x55fb2cef33a0;  alias, 1 drivers
v0x55fb2c2b7780_0 .net "a", 0 0, L_0x55fb2cef3230;  alias, 1 drivers
v0x55fb2c9cc9f0_0 .net "b", 0 0, L_0x55fb2cef39a0;  alias, 1 drivers
v0x55fb2c9cc070_0 .net "cout", 0 0, L_0x55fb2cef3580;  alias, 1 drivers
S_0x55fb2c26e800 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2c4195c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cef6ba0 .functor BUFZ 2, L_0x55fb2cef5650, C4<00>, C4<00>, C4<00>;
L_0x55fb2cef6d50 .functor BUFZ 2, L_0x55fb2cef67f0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cef6dc0 .functor AND 1, L_0x55fb2cef6b00, L_0x55fb2cef6cb0, C4<1>, C4<1>;
L_0x55fb2cef6ed0 .functor AND 1, L_0x55fb2cef6a60, L_0x55fb2cef6c10, C4<1>, C4<1>;
L_0x55fb2cef7a60 .functor AND 1, L_0x55fb2cef7360, L_0x55fb2cef78a0, C4<1>, C4<1>;
L_0x55fb2cef8a50 .functor XOR 1, L_0x55fb2cef74b0, L_0x55fb2cef79f0, C4<0>, C4<0>;
L_0x55fb2cefa020 .functor BUFZ 2, L_0x55fb2cef6e30, C4<00>, C4<00>, C4<00>;
L_0x55fb2cefa130 .functor BUFZ 2, L_0x55fb2cef9d10, C4<00>, C4<00>, C4<00>;
L_0x55fb2cefb9c0 .functor BUFZ 2, L_0x55fb2cef6f40, C4<00>, C4<00>, C4<00>;
L_0x55fb2cefbbb0 .functor BUFZ 3, L_0x55fb2cefb5c0, C4<000>, C4<000>, C4<000>;
v0x55fb2c921790_0 .net "X", 1 0, L_0x55fb2cef5650;  alias, 1 drivers
v0x55fb2c9212f0_0 .net "Xe", 0 0, L_0x55fb2cef6b00;  1 drivers
v0x55fb2c9213b0_0 .net "Xn", 0 0, L_0x55fb2cef6a60;  1 drivers
v0x55fb2c920760_0 .net "Y", 1 0, L_0x55fb2cef67f0;  alias, 1 drivers
v0x55fb2c920800_0 .net "Ye", 0 0, L_0x55fb2cef6cb0;  1 drivers
v0x55fb2c9203b0_0 .net "Yn", 0 0, L_0x55fb2cef6c10;  1 drivers
v0x55fb2c920450_0 .net "Z", 3 0, o0x7fd0c52526a8;  alias, 0 drivers
v0x55fb2c91f7e0_0 .net *"_ivl_12", 0 0, L_0x55fb2cef6dc0;  1 drivers
L_0x7fd0c51370b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c91f880_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c51370b0;  1 drivers
v0x55fb2c91ee60_0 .net *"_ivl_21", 0 0, L_0x55fb2cef6ed0;  1 drivers
L_0x7fd0c51370f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c91ef00_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c51370f8;  1 drivers
v0x55fb2c91e9c0_0 .net *"_ivl_34", 0 0, L_0x55fb2cef7a60;  1 drivers
L_0x7fd0c51371d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c91ea80_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c51371d0;  1 drivers
v0x55fb2c924980_0 .net *"_ivl_4", 1 0, L_0x55fb2cef6ba0;  1 drivers
v0x55fb2c924000_0 .net *"_ivl_50", 1 0, L_0x55fb2cefa020;  1 drivers
v0x55fb2c923b60_0 .net *"_ivl_54", 1 0, L_0x55fb2cefa130;  1 drivers
v0x55fb2c91be20_0 .net *"_ivl_62", 1 0, L_0x55fb2cefb9c0;  1 drivers
v0x55fb2c91bec0_0 .net *"_ivl_66", 2 0, L_0x55fb2cefbbb0;  1 drivers
v0x55fb2c9195a0_0 .net *"_ivl_9", 1 0, L_0x55fb2cef6d50;  1 drivers
L_0x7fd0c5137188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c919660_0 .net "add", 0 0, L_0x7fd0c5137188;  1 drivers
L_0x7fd0c5137260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5262608 .resolv tri, L_0x7fd0c5137260, L_0x55fb2cef9f80;
v0x55fb2c918050_0 .net8 "big_z0", 2 0, RS_0x7fd0c5262608;  2 drivers
v0x55fb2c918110_0 .net "big_z0_z1", 2 0, L_0x55fb2cefb5c0;  1 drivers
L_0x7fd0c51372a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52648b8 .resolv tri, L_0x7fd0c51372a8, L_0x55fb2cefa090;
v0x55fb2c917bb0_0 .net8 "big_z1", 2 0, RS_0x7fd0c52648b8;  2 drivers
L_0x7fd0c5137338 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52644f8 .resolv tri, L_0x7fd0c5137338, L_0x55fb2cefbb10;
v0x55fb2c917c70_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c52644f8;  2 drivers
L_0x7fd0c51372f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52644c8 .resolv tri, L_0x7fd0c51372f0, L_0x55fb2cefb920;
v0x55fb2c91b300_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c52644c8;  2 drivers
v0x55fb2c91a980_0 .net "cout_z0_z1", 0 0, L_0x55fb2cefb7f0;  1 drivers
v0x55fb2c91aa20_0 .net "cout_z1", 0 0, L_0x55fb2cef9e50;  1 drivers
v0x55fb2c91a4e0_0 .net "cout_z1_1", 0 0, L_0x55fb2cef89b0;  1 drivers
v0x55fb2c91a580_0 .net "dummy_cout", 0 0, L_0x55fb2cefdd00;  1 drivers
v0x55fb2c915a50_0 .net "signX", 0 0, L_0x55fb2cef74b0;  1 drivers
v0x55fb2c913580_0 .net "signY", 0 0, L_0x55fb2cef79f0;  1 drivers
v0x55fb2c9131d0_0 .net "sign_z3", 0 0, L_0x55fb2cef8a50;  1 drivers
L_0x7fd0c5137140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c913270_0 .net "sub", 0 0, L_0x7fd0c5137140;  1 drivers
v0x55fb2c912600_0 .net "z", 3 0, L_0x55fb2cefda70;  1 drivers
v0x55fb2c9126a0_0 .net "z0", 1 0, L_0x55fb2cef6e30;  1 drivers
v0x55fb2c911c80_0 .net "z1", 1 0, L_0x55fb2cef9d10;  1 drivers
v0x55fb2c9117e0_0 .net "z1_1", 1 0, L_0x55fb2cef8870;  1 drivers
v0x55fb2c911880_0 .net "z2", 1 0, L_0x55fb2cef6f40;  1 drivers
v0x55fb2c914f30_0 .net "z3", 1 0, L_0x55fb2cef7ad0;  1 drivers
v0x55fb2c914fd0_0 .net "z3_1", 0 0, L_0x55fb2cef7360;  1 drivers
v0x55fb2c9145b0_0 .net "z3_2", 0 0, L_0x55fb2cef78a0;  1 drivers
L_0x55fb2cef6a60 .part L_0x55fb2cef6ba0, 1, 1;
L_0x55fb2cef6b00 .part L_0x55fb2cef6ba0, 0, 1;
L_0x55fb2cef6c10 .part L_0x55fb2cef6d50, 1, 1;
L_0x55fb2cef6cb0 .part L_0x55fb2cef6d50, 0, 1;
L_0x55fb2cef6e30 .concat8 [ 1 1 0 0], L_0x55fb2cef6dc0, L_0x7fd0c51370b0;
L_0x55fb2cef6f40 .concat8 [ 1 1 0 0], L_0x55fb2cef6ed0, L_0x7fd0c51370f8;
L_0x55fb2cef7ad0 .concat8 [ 1 1 0 0], L_0x55fb2cef7a60, L_0x7fd0c51371d0;
L_0x55fb2cef9f80 .part/pv L_0x55fb2cefa020, 0, 2, 3;
L_0x55fb2cefa090 .part/pv L_0x55fb2cefa130, 1, 2, 3;
L_0x55fb2cefb920 .part/pv L_0x55fb2cefb9c0, 2, 2, 4;
L_0x55fb2cefbb10 .part/pv L_0x55fb2cefbbb0, 0, 3, 4;
S_0x55fb2c26e990 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2c26e800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9efc10 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513ca20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cef7b70 .functor XOR 2, L_0x7fd0c513ca20, L_0x55fb2cef6f40, C4<00>, C4<00>;
v0x55fb2c9a17e0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513ca20;  1 drivers
v0x55fb2c9a9b70_0 .net "a", 1 0, L_0x55fb2cef6e30;  alias, 1 drivers
v0x55fb2c9a9c30_0 .net "a_or_s", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c9a91f0_0 .net "b", 1 0, L_0x55fb2cef6f40;  alias, 1 drivers
v0x55fb2c9a9290_0 .net "cout", 0 0, L_0x55fb2cef89b0;  alias, 1 drivers
v0x55fb2c9a8d50_0 .net "input_b", 1 0, L_0x55fb2cef7b70;  1 drivers
v0x55fb2c988eb0_0 .net "out", 1 0, L_0x55fb2cef8870;  alias, 1 drivers
S_0x55fb2c246950 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2c26e990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c246b50 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c9a3c70_0 .net "S", 1 0, L_0x55fb2cef8870;  alias, 1 drivers
v0x55fb2c9a3d10_0 .net "a", 1 0, L_0x55fb2cef6e30;  alias, 1 drivers
v0x55fb2c9a30e0_0 .net "b", 1 0, L_0x55fb2cef7b70;  alias, 1 drivers
v0x55fb2c9a3180_0 .net "carin", 1 0, L_0x55fb2cef8910;  1 drivers
v0x55fb2c9a2d30_0 .net "cin", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c9a2160_0 .net "cout", 0 0, L_0x55fb2cef89b0;  alias, 1 drivers
L_0x55fb2cef7ea0 .part L_0x55fb2cef6e30, 1, 1;
L_0x55fb2cef8060 .part L_0x55fb2cef7b70, 1, 1;
L_0x55fb2cef8190 .part L_0x55fb2cef8910, 0, 1;
L_0x55fb2cef8580 .part L_0x55fb2cef6e30, 0, 1;
L_0x55fb2cef86b0 .part L_0x55fb2cef7b70, 0, 1;
L_0x55fb2cef8870 .concat8 [ 1 1 0 0], L_0x55fb2cef83a0, L_0x55fb2cef7cc0;
L_0x55fb2cef8910 .concat8 [ 1 1 0 0], L_0x55fb2cef8510, L_0x55fb2cef7e30;
L_0x55fb2cef89b0 .part L_0x55fb2cef8910, 1, 1;
S_0x55fb2c2cd1f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2c246950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef8510 .functor OR 1, L_0x55fb2cef8330, L_0x55fb2cef84a0, C4<0>, C4<0>;
v0x55fb2c9b5010_0 .net "S", 0 0, L_0x55fb2cef83a0;  1 drivers
v0x55fb2c9b50d0_0 .net "a", 0 0, L_0x55fb2cef8580;  1 drivers
v0x55fb2c9b4440_0 .net "b", 0 0, L_0x55fb2cef86b0;  1 drivers
v0x55fb2c9b3ac0_0 .net "c_1", 0 0, L_0x55fb2cef8330;  1 drivers
v0x55fb2c9b3620_0 .net "c_2", 0 0, L_0x55fb2cef84a0;  1 drivers
v0x55fb2c9b6d70_0 .net "cin", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c9b63f0_0 .net "cout", 0 0, L_0x55fb2cef8510;  1 drivers
v0x55fb2c9b6490_0 .net "h_1_out", 0 0, L_0x55fb2cef82c0;  1 drivers
S_0x55fb2cadcad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c2cd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef82c0 .functor XOR 1, L_0x55fb2cef8580, L_0x55fb2cef86b0, C4<0>, C4<0>;
L_0x55fb2cef8330 .functor AND 1, L_0x55fb2cef8580, L_0x55fb2cef86b0, C4<1>, C4<1>;
v0x55fb2cadcd00_0 .net "S", 0 0, L_0x55fb2cef82c0;  alias, 1 drivers
v0x55fb2c9bc860_0 .net "a", 0 0, L_0x55fb2cef8580;  alias, 1 drivers
v0x55fb2c2cd420_0 .net "b", 0 0, L_0x55fb2cef86b0;  alias, 1 drivers
v0x55fb2c9bc320_0 .net "cout", 0 0, L_0x55fb2cef8330;  alias, 1 drivers
S_0x55fb2cab3dd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c2cd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef83a0 .functor XOR 1, L_0x55fb2cef82c0, L_0x7fd0c5137188, C4<0>, C4<0>;
L_0x55fb2cef84a0 .functor AND 1, L_0x55fb2cef82c0, L_0x7fd0c5137188, C4<1>, C4<1>;
v0x55fb2cab3fb0_0 .net "S", 0 0, L_0x55fb2cef83a0;  alias, 1 drivers
v0x55fb2cab4070_0 .net "a", 0 0, L_0x55fb2cef82c0;  alias, 1 drivers
v0x55fb2c9b7890_0 .net "b", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c9b53c0_0 .net "cout", 0 0, L_0x55fb2cef84a0;  alias, 1 drivers
S_0x55fb2cb426e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2c246950;
 .timescale 0 0;
P_0x55fb2cb428c0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2c79a880 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb426e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef7e30 .functor OR 1, L_0x55fb2cef7c50, L_0x55fb2cef7dc0, C4<0>, C4<0>;
v0x55fb2c9a6980_0 .net "S", 0 0, L_0x55fb2cef7cc0;  1 drivers
v0x55fb2c9a6a40_0 .net "a", 0 0, L_0x55fb2cef7ea0;  1 drivers
v0x55fb2c9a64e0_0 .net "b", 0 0, L_0x55fb2cef8060;  1 drivers
v0x55fb2c9a59e0_0 .net "c_1", 0 0, L_0x55fb2cef7c50;  1 drivers
v0x55fb2c9a4a90_0 .net "c_2", 0 0, L_0x55fb2cef7dc0;  1 drivers
v0x55fb2c9a4b30_0 .net "cin", 0 0, L_0x55fb2cef8190;  1 drivers
v0x55fb2c9a4110_0 .net "cout", 0 0, L_0x55fb2cef7e30;  1 drivers
v0x55fb2c9a41b0_0 .net "h_1_out", 0 0, L_0x55fb2cef7be0;  1 drivers
S_0x55fb2c79aa60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c79a880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef7be0 .functor XOR 1, L_0x55fb2cef7ea0, L_0x55fb2cef8060, C4<0>, C4<0>;
L_0x55fb2cef7c50 .functor AND 1, L_0x55fb2cef7ea0, L_0x55fb2cef8060, C4<1>, C4<1>;
v0x55fb2c9b5f50_0 .net "S", 0 0, L_0x55fb2cef7be0;  alias, 1 drivers
v0x55fb2c9aa690_0 .net "a", 0 0, L_0x55fb2cef7ea0;  alias, 1 drivers
v0x55fb2c9aa750_0 .net "b", 0 0, L_0x55fb2cef8060;  alias, 1 drivers
v0x55fb2c9a8250_0 .net "cout", 0 0, L_0x55fb2cef7c50;  alias, 1 drivers
S_0x55fb2ca8bd40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c79a880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef7cc0 .functor XOR 1, L_0x55fb2cef7be0, L_0x55fb2cef8190, C4<0>, C4<0>;
L_0x55fb2cef7dc0 .functor AND 1, L_0x55fb2cef7be0, L_0x55fb2cef8190, C4<1>, C4<1>;
v0x55fb2ca8bf20_0 .net "S", 0 0, L_0x55fb2cef7cc0;  alias, 1 drivers
v0x55fb2ca8bfe0_0 .net "a", 0 0, L_0x55fb2cef7be0;  alias, 1 drivers
v0x55fb2ca8c0d0_0 .net "b", 0 0, L_0x55fb2cef8190;  alias, 1 drivers
v0x55fb2c9a7300_0 .net "cout", 0 0, L_0x55fb2cef7dc0;  alias, 1 drivers
S_0x55fb2cb41f10 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2c26e800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb42110 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2c9d7ac0 .functor XOR 2, L_0x55fb2cef8be0, L_0x55fb2cef7ad0, C4<00>, C4<00>;
v0x55fb2c991a90_0 .net *"_ivl_0", 1 0, L_0x55fb2cef8be0;  1 drivers
L_0x7fd0c5137218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c9951e0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5137218;  1 drivers
v0x55fb2c994860_0 .net "a", 1 0, L_0x55fb2cef8870;  alias, 1 drivers
v0x55fb2c994900_0 .net "a_or_s", 0 0, L_0x55fb2cef8a50;  alias, 1 drivers
v0x55fb2c9943c0_0 .net "b", 1 0, L_0x55fb2cef7ad0;  alias, 1 drivers
v0x55fb2c98f930_0 .net "cout", 0 0, L_0x55fb2cef9e50;  alias, 1 drivers
v0x55fb2c98f9d0_0 .net "input_b", 1 0, L_0x55fb2c9d7ac0;  1 drivers
v0x55fb2c98d460_0 .net "out", 1 0, L_0x55fb2cef9d10;  alias, 1 drivers
L_0x55fb2cef8be0 .concat [ 1 1 0 0], L_0x55fb2cef8a50, L_0x7fd0c5137218;
S_0x55fb2cb421e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb41f10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9b4540 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c993830_0 .net "S", 1 0, L_0x55fb2cef9d10;  alias, 1 drivers
v0x55fb2c9938d0_0 .net "a", 1 0, L_0x55fb2cef8870;  alias, 1 drivers
v0x55fb2c993480_0 .net "b", 1 0, L_0x55fb2c9d7ac0;  alias, 1 drivers
v0x55fb2c993520_0 .net "carin", 1 0, L_0x55fb2cef9db0;  1 drivers
v0x55fb2c9928b0_0 .net "cin", 0 0, L_0x55fb2cef8a50;  alias, 1 drivers
v0x55fb2c991f30_0 .net "cout", 0 0, L_0x55fb2cef9e50;  alias, 1 drivers
L_0x55fb2cef9350 .part L_0x55fb2cef8870, 1, 1;
L_0x55fb2cef9480 .part L_0x55fb2c9d7ac0, 1, 1;
L_0x55fb2cef95b0 .part L_0x55fb2cef9db0, 0, 1;
L_0x55fb2cef9ab0 .part L_0x55fb2cef8870, 0, 1;
L_0x55fb2cef9b50 .part L_0x55fb2c9d7ac0, 0, 1;
L_0x55fb2cef9d10 .concat8 [ 1 1 0 0], L_0x55fb2cef97c0, L_0x55fb2cef9170;
L_0x55fb2cef9db0 .concat8 [ 1 1 0 0], L_0x55fb2cef9a40, L_0x55fb2cef92e0;
L_0x55fb2cef9e50 .part L_0x55fb2cef9db0, 1, 1;
S_0x55fb2c4d29c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb421e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef9a40 .functor OR 1, L_0x55fb2cef9750, L_0x55fb2cef98c0, C4<0>, C4<0>;
v0x55fb2c985fd0_0 .net "S", 0 0, L_0x55fb2cef97c0;  1 drivers
v0x55fb2c986090_0 .net "a", 0 0, L_0x55fb2cef9ab0;  1 drivers
v0x55fb2c985b30_0 .net "b", 0 0, L_0x55fb2cef9b50;  1 drivers
v0x55fb2c99f380_0 .net "c_1", 0 0, L_0x55fb2cef9750;  1 drivers
v0x55fb2c99cf40_0 .net "c_2", 0 0, L_0x55fb2cef98c0;  1 drivers
v0x55fb2c99cfe0_0 .net "cin", 0 0, L_0x55fb2cef8a50;  alias, 1 drivers
v0x55fb2c99bff0_0 .net "cout", 0 0, L_0x55fb2cef9a40;  1 drivers
v0x55fb2c99c090_0 .net "h_1_out", 0 0, L_0x55fb2cef96e0;  1 drivers
S_0x55fb2c4d2bd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2c4d29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef96e0 .functor XOR 1, L_0x55fb2cef9ab0, L_0x55fb2cef9b50, C4<0>, C4<0>;
L_0x55fb2cef9750 .functor AND 1, L_0x55fb2cef9ab0, L_0x55fb2cef9b50, C4<1>, C4<1>;
v0x55fb2c988530_0 .net "S", 0 0, L_0x55fb2cef96e0;  alias, 1 drivers
v0x55fb2c988090_0 .net "a", 0 0, L_0x55fb2cef9ab0;  alias, 1 drivers
v0x55fb2c988150_0 .net "b", 0 0, L_0x55fb2cef9b50;  alias, 1 drivers
v0x55fb2c985540_0 .net "cout", 0 0, L_0x55fb2cef9750;  alias, 1 drivers
S_0x55fb2c7c3680 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2c4d29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef97c0 .functor XOR 1, L_0x55fb2cef96e0, L_0x55fb2cef8a50, C4<0>, C4<0>;
L_0x55fb2cef98c0 .functor AND 1, L_0x55fb2cef96e0, L_0x55fb2cef8a50, C4<1>, C4<1>;
v0x55fb2c7c3860_0 .net "S", 0 0, L_0x55fb2cef97c0;  alias, 1 drivers
v0x55fb2c7c3920_0 .net "a", 0 0, L_0x55fb2cef96e0;  alias, 1 drivers
v0x55fb2c7c3a10_0 .net "b", 0 0, L_0x55fb2cef8a50;  alias, 1 drivers
v0x55fb2c986950_0 .net "cout", 0 0, L_0x55fb2cef98c0;  alias, 1 drivers
S_0x55fb2cb92800 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb421e0;
 .timescale 0 0;
P_0x55fb2c3b5900 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb92990 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb92800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef92e0 .functor OR 1, L_0x55fb2cef9100, L_0x55fb2cef9270, C4<0>, C4<0>;
v0x55fb2c9988a0_0 .net "S", 0 0, L_0x55fb2cef9170;  1 drivers
v0x55fb2c998960_0 .net "a", 0 0, L_0x55fb2cef9350;  1 drivers
v0x55fb2c99e860_0 .net "b", 0 0, L_0x55fb2cef9480;  1 drivers
v0x55fb2c99dee0_0 .net "c_1", 0 0, L_0x55fb2cef9100;  1 drivers
v0x55fb2c99da40_0 .net "c_2", 0 0, L_0x55fb2cef9270;  1 drivers
v0x55fb2c99dae0_0 .net "cin", 0 0, L_0x55fb2cef95b0;  1 drivers
v0x55fb2c995d00_0 .net "cout", 0 0, L_0x55fb2cef92e0;  1 drivers
v0x55fb2c995da0_0 .net "h_1_out", 0 0, L_0x55fb2cef9090;  1 drivers
S_0x55fb2cb92b20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb92990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef9090 .functor XOR 1, L_0x55fb2cef9350, L_0x55fb2cef9480, C4<0>, C4<0>;
L_0x55fb2cef9100 .functor AND 1, L_0x55fb2cef9350, L_0x55fb2cef9480, C4<1>, C4<1>;
v0x55fb2c99b670_0 .net "S", 0 0, L_0x55fb2cef9090;  alias, 1 drivers
v0x55fb2c99b710_0 .net "a", 0 0, L_0x55fb2cef9350;  alias, 1 drivers
v0x55fb2c99b1d0_0 .net "b", 0 0, L_0x55fb2cef9480;  alias, 1 drivers
v0x55fb2c99a640_0 .net "cout", 0 0, L_0x55fb2cef9100;  alias, 1 drivers
S_0x55fb2cb92cb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb92990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef9170 .functor XOR 1, L_0x55fb2cef9090, L_0x55fb2cef95b0, C4<0>, C4<0>;
L_0x55fb2cef9270 .functor AND 1, L_0x55fb2cef9090, L_0x55fb2cef95b0, C4<1>, C4<1>;
v0x55fb2c99a290_0 .net "S", 0 0, L_0x55fb2cef9170;  alias, 1 drivers
v0x55fb2c99a350_0 .net "a", 0 0, L_0x55fb2cef9090;  alias, 1 drivers
v0x55fb2c9996c0_0 .net "b", 0 0, L_0x55fb2cef95b0;  alias, 1 drivers
v0x55fb2c998d40_0 .net "cout", 0 0, L_0x55fb2cef9270;  alias, 1 drivers
S_0x55fb2cb92e40 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2c26e800;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c991b90 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513ca68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cefa230 .functor XOR 3, L_0x7fd0c513ca68, RS_0x7fd0c5262608, C4<000>, C4<000>;
v0x55fb2c9dbb30_0 .net *"_ivl_0", 2 0, L_0x7fd0c513ca68;  1 drivers
v0x55fb2c9daf60_0 .net8 "a", 2 0, RS_0x7fd0c5262608;  alias, 2 drivers
v0x55fb2c9da5e0_0 .net "a_or_s", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c9da140_0 .net8 "b", 2 0, RS_0x7fd0c5262608;  alias, 2 drivers
v0x55fb2c9dd890_0 .net "cout", 0 0, L_0x55fb2cefb7f0;  alias, 1 drivers
v0x55fb2c9dcf10_0 .net "input_b", 2 0, L_0x55fb2cefa230;  1 drivers
v0x55fb2c9dcfb0_0 .net "out", 2 0, L_0x55fb2cefb5c0;  alias, 1 drivers
S_0x55fb2cb92fd0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb92e40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4c2730 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2ca416d0_0 .net "S", 2 0, L_0x55fb2cefb5c0;  alias, 1 drivers
v0x55fb2ca41790_0 .net8 "a", 2 0, RS_0x7fd0c5262608;  alias, 2 drivers
v0x55fb2ca40d50_0 .net "b", 2 0, L_0x55fb2cefa230;  alias, 1 drivers
v0x55fb2ca408b0_0 .net "carin", 2 0, L_0x55fb2cefb660;  1 drivers
v0x55fb2c9de3b0_0 .net "cin", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c9dbee0_0 .net "cout", 0 0, L_0x55fb2cefb7f0;  alias, 1 drivers
L_0x55fb2cefa560 .part RS_0x7fd0c5262608, 1, 1;
L_0x55fb2cefa690 .part L_0x55fb2cefa230, 1, 1;
L_0x55fb2cefa7c0 .part L_0x55fb2cefb660, 0, 1;
L_0x55fb2cefabb0 .part RS_0x7fd0c5262608, 2, 1;
L_0x55fb2cefadf0 .part L_0x55fb2cefa230, 2, 1;
L_0x55fb2cefaf20 .part L_0x55fb2cefb660, 1, 1;
L_0x55fb2cefb310 .part RS_0x7fd0c5262608, 0, 1;
L_0x55fb2cefb440 .part L_0x55fb2cefa230, 0, 1;
L_0x55fb2cefb5c0 .concat8 [ 1 1 1 0], L_0x55fb2cefb130, L_0x55fb2cefa380, L_0x55fb2cefa9d0;
L_0x55fb2cefb660 .concat8 [ 1 1 1 0], L_0x55fb2cefb2a0, L_0x55fb2cefa4f0, L_0x55fb2cefab40;
L_0x55fb2cefb7f0 .part L_0x55fb2cefb660, 2, 1;
S_0x55fb2cb93160 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb92fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefb2a0 .functor OR 1, L_0x55fb2cefb0c0, L_0x55fb2cefb230, C4<0>, C4<0>;
v0x55fb2c98dff0_0 .net "S", 0 0, L_0x55fb2cefb130;  1 drivers
v0x55fb2c98e0b0_0 .net "a", 0 0, L_0x55fb2cefb310;  1 drivers
v0x55fb2ca421f0_0 .net "b", 0 0, L_0x55fb2cefb440;  1 drivers
v0x55fb2ca3fdb0_0 .net "c_1", 0 0, L_0x55fb2cefb0c0;  1 drivers
v0x55fb2ca3ee60_0 .net "c_2", 0 0, L_0x55fb2cefb230;  1 drivers
v0x55fb2ca3e4e0_0 .net "cin", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2ca3e580_0 .net "cout", 0 0, L_0x55fb2cefb2a0;  1 drivers
v0x55fb2ca3e040_0 .net "h_1_out", 0 0, L_0x55fb2cefb050;  1 drivers
S_0x55fb2cb932f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb93160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefb050 .functor XOR 1, L_0x55fb2cefb310, L_0x55fb2cefb440, C4<0>, C4<0>;
L_0x55fb2cefb0c0 .functor AND 1, L_0x55fb2cefb310, L_0x55fb2cefb440, C4<1>, C4<1>;
v0x55fb2c98d0b0_0 .net "S", 0 0, L_0x55fb2cefb050;  alias, 1 drivers
v0x55fb2c98d150_0 .net "a", 0 0, L_0x55fb2cefb310;  alias, 1 drivers
v0x55fb2c98c4e0_0 .net "b", 0 0, L_0x55fb2cefb440;  alias, 1 drivers
v0x55fb2c98bb60_0 .net "cout", 0 0, L_0x55fb2cefb0c0;  alias, 1 drivers
S_0x55fb2cb93480 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb93160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefb130 .functor XOR 1, L_0x55fb2cefb050, L_0x7fd0c5137188, C4<0>, C4<0>;
L_0x55fb2cefb230 .functor AND 1, L_0x55fb2cefb050, L_0x7fd0c5137188, C4<1>, C4<1>;
v0x55fb2c98b6c0_0 .net "S", 0 0, L_0x55fb2cefb130;  alias, 1 drivers
v0x55fb2c98b780_0 .net "a", 0 0, L_0x55fb2cefb050;  alias, 1 drivers
v0x55fb2c98ee10_0 .net "b", 0 0, L_0x7fd0c5137188;  alias, 1 drivers
v0x55fb2c98e490_0 .net "cout", 0 0, L_0x55fb2cefb230;  alias, 1 drivers
S_0x55fb2cb93610 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb92fd0;
 .timescale 0 0;
P_0x55fb2c4b5c70 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb937a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb93610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefa4f0 .functor OR 1, L_0x55fb2cefa310, L_0x55fb2cefa480, C4<0>, C4<0>;
v0x55fb2ca39400_0 .net "S", 0 0, L_0x55fb2cefa380;  1 drivers
v0x55fb2ca38f60_0 .net "a", 0 0, L_0x55fb2cefa560;  1 drivers
v0x55fb2ca38460_0 .net "b", 0 0, L_0x55fb2cefa690;  1 drivers
v0x55fb2ca37510_0 .net "c_1", 0 0, L_0x55fb2cefa310;  1 drivers
v0x55fb2ca36b90_0 .net "c_2", 0 0, L_0x55fb2cefa480;  1 drivers
v0x55fb2ca36c30_0 .net "cin", 0 0, L_0x55fb2cefa7c0;  1 drivers
v0x55fb2ca366f0_0 .net "cout", 0 0, L_0x55fb2cefa4f0;  1 drivers
v0x55fb2ca36790_0 .net "h_1_out", 0 0, L_0x55fb2cefa2a0;  1 drivers
S_0x55fb2cb93930 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb937a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefa2a0 .functor XOR 1, L_0x55fb2cefa560, L_0x55fb2cefa690, C4<0>, C4<0>;
L_0x55fb2cefa310 .functor AND 1, L_0x55fb2cefa560, L_0x55fb2cefa690, C4<1>, C4<1>;
v0x55fb2ca3d540_0 .net "S", 0 0, L_0x55fb2cefa2a0;  alias, 1 drivers
v0x55fb2ca3d5e0_0 .net "a", 0 0, L_0x55fb2cefa560;  alias, 1 drivers
v0x55fb2ca3c5f0_0 .net "b", 0 0, L_0x55fb2cefa690;  alias, 1 drivers
v0x55fb2ca3bc70_0 .net "cout", 0 0, L_0x55fb2cefa310;  alias, 1 drivers
S_0x55fb2cb93ac0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb937a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefa380 .functor XOR 1, L_0x55fb2cefa2a0, L_0x55fb2cefa7c0, C4<0>, C4<0>;
L_0x55fb2cefa480 .functor AND 1, L_0x55fb2cefa2a0, L_0x55fb2cefa7c0, C4<1>, C4<1>;
v0x55fb2ca3b7d0_0 .net "S", 0 0, L_0x55fb2cefa380;  alias, 1 drivers
v0x55fb2ca3b890_0 .net "a", 0 0, L_0x55fb2cefa2a0;  alias, 1 drivers
v0x55fb2ca3acd0_0 .net "b", 0 0, L_0x55fb2cefa7c0;  alias, 1 drivers
v0x55fb2ca39d80_0 .net "cout", 0 0, L_0x55fb2cefa480;  alias, 1 drivers
S_0x55fb2cb93c50 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb92fd0;
 .timescale 0 0;
P_0x55fb2c4aa550 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb93de0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb93c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefab40 .functor OR 1, L_0x55fb2cefa960, L_0x55fb2cefaad0, C4<0>, C4<0>;
v0x55fb2ca31ab0_0 .net "S", 0 0, L_0x55fb2cefa9d0;  1 drivers
v0x55fb2ca31b70_0 .net "a", 0 0, L_0x55fb2cefabb0;  1 drivers
v0x55fb2ca31610_0 .net "b", 0 0, L_0x55fb2cefadf0;  1 drivers
v0x55fb2ca30a80_0 .net "c_1", 0 0, L_0x55fb2cefa960;  1 drivers
v0x55fb2ca306d0_0 .net "c_2", 0 0, L_0x55fb2cefaad0;  1 drivers
v0x55fb2ca2fb00_0 .net "cin", 0 0, L_0x55fb2cefaf20;  1 drivers
v0x55fb2ca2f220_0 .net "cout", 0 0, L_0x55fb2cefab40;  1 drivers
v0x55fb2ca2f2c0_0 .net "h_1_out", 0 0, L_0x55fb2cefa8f0;  1 drivers
S_0x55fb2cb93f70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb93de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefa8f0 .functor XOR 1, L_0x55fb2cefabb0, L_0x55fb2cefadf0, C4<0>, C4<0>;
L_0x55fb2cefa960 .functor AND 1, L_0x55fb2cefabb0, L_0x55fb2cefadf0, C4<1>, C4<1>;
v0x55fb2ca35bf0_0 .net "S", 0 0, L_0x55fb2cefa8f0;  alias, 1 drivers
v0x55fb2ca35c90_0 .net "a", 0 0, L_0x55fb2cefabb0;  alias, 1 drivers
v0x55fb2ca34ca0_0 .net "b", 0 0, L_0x55fb2cefadf0;  alias, 1 drivers
v0x55fb2ca34320_0 .net "cout", 0 0, L_0x55fb2cefa960;  alias, 1 drivers
S_0x55fb2cb94100 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb93de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefa9d0 .functor XOR 1, L_0x55fb2cefa8f0, L_0x55fb2cefaf20, C4<0>, C4<0>;
L_0x55fb2cefaad0 .functor AND 1, L_0x55fb2cefa8f0, L_0x55fb2cefaf20, C4<1>, C4<1>;
v0x55fb2ca33e80_0 .net "S", 0 0, L_0x55fb2cefa9d0;  alias, 1 drivers
v0x55fb2ca33f20_0 .net "a", 0 0, L_0x55fb2cefa8f0;  alias, 1 drivers
v0x55fb2ca33380_0 .net "b", 0 0, L_0x55fb2cefaf20;  alias, 1 drivers
v0x55fb2ca32430_0 .net "cout", 0 0, L_0x55fb2cefaad0;  alias, 1 drivers
S_0x55fb2cb94290 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2c26e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c493120 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cef6fe0 .functor XOR 1, L_0x7fd0c5137140, L_0x55fb2cef6b00, C4<0>, C4<0>;
v0x55fb2ca28630_0 .net "a", 0 0, L_0x55fb2cef6a60;  alias, 1 drivers
v0x55fb2ca276e0_0 .net "a_or_s", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca277a0_0 .net "b", 0 0, L_0x55fb2cef6b00;  alias, 1 drivers
v0x55fb2ca26d60_0 .net "cout", 0 0, L_0x55fb2cef74b0;  alias, 1 drivers
v0x55fb2ca268c0_0 .net "input_b", 0 0, L_0x55fb2cef6fe0;  1 drivers
v0x55fb2ca25dc0_0 .net "out", 0 0, L_0x55fb2cef7360;  alias, 1 drivers
S_0x55fb2cb94420 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb94290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c48b740 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cef74b0 .functor BUFZ 1, L_0x55fb2cef7440, C4<0>, C4<0>, C4<0>;
v0x55fb2ca2d2e0_0 .net "S", 0 0, L_0x55fb2cef7360;  alias, 1 drivers
v0x55fb2ca2aea0_0 .net "a", 0 0, L_0x55fb2cef6a60;  alias, 1 drivers
v0x55fb2ca29f50_0 .net "b", 0 0, L_0x55fb2cef6fe0;  alias, 1 drivers
v0x55fb2ca295d0_0 .net "carin", 0 0, L_0x55fb2cef7440;  1 drivers
v0x55fb2ca29690_0 .net "cin", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca29130_0 .net "cout", 0 0, L_0x55fb2cef74b0;  alias, 1 drivers
S_0x55fb2cb945b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb94420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef7440 .functor OR 1, L_0x55fb2cef71e0, L_0x55fb2cef73d0, C4<0>, C4<0>;
v0x55fb2c9d44b0_0 .net "S", 0 0, L_0x55fb2cef7360;  alias, 1 drivers
v0x55fb2c9d4570_0 .net "a", 0 0, L_0x55fb2cef6a60;  alias, 1 drivers
v0x55fb2c9d7a20_0 .net "b", 0 0, L_0x55fb2cef6fe0;  alias, 1 drivers
v0x55fb2c9d70a0_0 .net "c_1", 0 0, L_0x55fb2cef71e0;  1 drivers
v0x55fb2c9d6c00_0 .net "c_2", 0 0, L_0x55fb2cef73d0;  1 drivers
v0x55fb2c9d6ca0_0 .net "cin", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca2dc90_0 .net "cout", 0 0, L_0x55fb2cef7440;  alias, 1 drivers
v0x55fb2ca2dd30_0 .net "h_1_out", 0 0, L_0x55fb2cef7170;  1 drivers
S_0x55fb2cb94740 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb945b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef7170 .functor XOR 1, L_0x55fb2cef6a60, L_0x55fb2cef6fe0, C4<0>, C4<0>;
L_0x55fb2cef71e0 .functor AND 1, L_0x55fb2cef6a60, L_0x55fb2cef6fe0, C4<1>, C4<1>;
v0x55fb2c9dca70_0 .net "S", 0 0, L_0x55fb2cef7170;  alias, 1 drivers
v0x55fb2c9dcb10_0 .net "a", 0 0, L_0x55fb2cef6a60;  alias, 1 drivers
v0x55fb2c9d8540_0 .net "b", 0 0, L_0x55fb2cef6fe0;  alias, 1 drivers
v0x55fb2c9d6070_0 .net "cout", 0 0, L_0x55fb2cef71e0;  alias, 1 drivers
S_0x55fb2cb948d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb945b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef7360 .functor XOR 1, L_0x55fb2cef7170, L_0x7fd0c5137140, C4<0>, C4<0>;
L_0x55fb2cef73d0 .functor AND 1, L_0x55fb2cef7170, L_0x7fd0c5137140, C4<1>, C4<1>;
v0x55fb2c9d5cc0_0 .net "S", 0 0, L_0x55fb2cef7360;  alias, 1 drivers
v0x55fb2c9d5d80_0 .net "a", 0 0, L_0x55fb2cef7170;  alias, 1 drivers
v0x55fb2c9d50f0_0 .net "b", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2c9d48b0_0 .net "cout", 0 0, L_0x55fb2cef73d0;  alias, 1 drivers
S_0x55fb2cb94a60 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2c26e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb5e2f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cef7520 .functor XOR 1, L_0x7fd0c5137140, L_0x55fb2cef6cb0, C4<0>, C4<0>;
v0x55fb2ca192c0_0 .net "a", 0 0, L_0x55fb2cef6c10;  alias, 1 drivers
v0x55fb2ca19380_0 .net "a_or_s", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca18940_0 .net "b", 0 0, L_0x55fb2cef6cb0;  alias, 1 drivers
v0x55fb2ca189e0_0 .net "cout", 0 0, L_0x55fb2cef79f0;  alias, 1 drivers
v0x55fb2ca184a0_0 .net "input_b", 0 0, L_0x55fb2cef7520;  1 drivers
v0x55fb2ca179a0_0 .net "out", 0 0, L_0x55fb2cef78a0;  alias, 1 drivers
S_0x55fb2cb94bf0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb94a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb569a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cef79f0 .functor BUFZ 1, L_0x55fb2cef7980, C4<0>, C4<0>, C4<0>;
v0x55fb2ca2c7c0_0 .net "S", 0 0, L_0x55fb2cef78a0;  alias, 1 drivers
v0x55fb2ca2be40_0 .net "a", 0 0, L_0x55fb2cef6c10;  alias, 1 drivers
v0x55fb2ca2b9a0_0 .net "b", 0 0, L_0x55fb2cef7520;  alias, 1 drivers
v0x55fb2ca2ba40_0 .net "carin", 0 0, L_0x55fb2cef7980;  1 drivers
v0x55fb2ca1c650_0 .net "cin", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca1a210_0 .net "cout", 0 0, L_0x55fb2cef79f0;  alias, 1 drivers
S_0x55fb2cb94d80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb94bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cef7980 .functor OR 1, L_0x55fb2cef7720, L_0x55fb2cef7910, C4<0>, C4<0>;
v0x55fb2ca217e0_0 .net "S", 0 0, L_0x55fb2cef78a0;  alias, 1 drivers
v0x55fb2ca20c50_0 .net "a", 0 0, L_0x55fb2cef6c10;  alias, 1 drivers
v0x55fb2ca208a0_0 .net "b", 0 0, L_0x55fb2cef7520;  alias, 1 drivers
v0x55fb2ca1fcd0_0 .net "c_1", 0 0, L_0x55fb2cef7720;  1 drivers
v0x55fb2ca1f350_0 .net "c_2", 0 0, L_0x55fb2cef7910;  1 drivers
v0x55fb2ca1f3f0_0 .net "cin", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca1eeb0_0 .net "cout", 0 0, L_0x55fb2cef7980;  alias, 1 drivers
v0x55fb2ca1ef50_0 .net "h_1_out", 0 0, L_0x55fb2cef76b0;  1 drivers
S_0x55fb2cb94f10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb94d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef76b0 .functor XOR 1, L_0x55fb2cef6c10, L_0x55fb2cef7520, C4<0>, C4<0>;
L_0x55fb2cef7720 .functor AND 1, L_0x55fb2cef6c10, L_0x55fb2cef7520, C4<1>, C4<1>;
v0x55fb2ca24e70_0 .net "S", 0 0, L_0x55fb2cef76b0;  alias, 1 drivers
v0x55fb2ca24f10_0 .net "a", 0 0, L_0x55fb2cef6c10;  alias, 1 drivers
v0x55fb2ca244f0_0 .net "b", 0 0, L_0x55fb2cef7520;  alias, 1 drivers
v0x55fb2ca24050_0 .net "cout", 0 0, L_0x55fb2cef7720;  alias, 1 drivers
S_0x55fb2cb950a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb94d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cef78a0 .functor XOR 1, L_0x55fb2cef76b0, L_0x7fd0c5137140, C4<0>, C4<0>;
L_0x55fb2cef7910 .functor AND 1, L_0x55fb2cef76b0, L_0x7fd0c5137140, C4<1>, C4<1>;
v0x55fb2ca23550_0 .net "S", 0 0, L_0x55fb2cef78a0;  alias, 1 drivers
v0x55fb2ca235f0_0 .net "a", 0 0, L_0x55fb2cef76b0;  alias, 1 drivers
v0x55fb2ca22600_0 .net "b", 0 0, L_0x7fd0c5137140;  alias, 1 drivers
v0x55fb2ca21c80_0 .net "cout", 0 0, L_0x55fb2cef7910;  alias, 1 drivers
S_0x55fb2cb95230 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2c26e800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb4c7e0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c90c180_0 .net "S", 3 0, L_0x55fb2cefda70;  alias, 1 drivers
v0x55fb2c90c220_0 .net8 "a", 3 0, RS_0x7fd0c52644c8;  alias, 2 drivers
v0x55fb2c90bce0_0 .net8 "b", 3 0, RS_0x7fd0c52644f8;  alias, 2 drivers
v0x55fb2c9254a0_0 .net "carin", 3 0, L_0x55fb2cefdb80;  1 drivers
v0x55fb2c923060_0 .net "cin", 0 0, L_0x55fb2cefb7f0;  alias, 1 drivers
v0x55fb2c922110_0 .net "cout", 0 0, L_0x55fb2cefdd00;  alias, 1 drivers
L_0x55fb2cefc150 .part RS_0x7fd0c52644c8, 1, 1;
L_0x55fb2cefc310 .part RS_0x7fd0c52644f8, 1, 1;
L_0x55fb2cefc4d0 .part L_0x55fb2cefdb80, 0, 1;
L_0x55fb2cefc910 .part RS_0x7fd0c52644c8, 2, 1;
L_0x55fb2cefca40 .part RS_0x7fd0c52644f8, 2, 1;
L_0x55fb2cefcb70 .part L_0x55fb2cefdb80, 1, 1;
L_0x55fb2cefd0a0 .part RS_0x7fd0c52644c8, 3, 1;
L_0x55fb2cefd1d0 .part RS_0x7fd0c52644f8, 3, 1;
L_0x55fb2cefd350 .part L_0x55fb2cefdb80, 2, 1;
L_0x55fb2cefd8a0 .part RS_0x7fd0c52644c8, 0, 1;
L_0x55fb2cefd940 .part RS_0x7fd0c52644f8, 0, 1;
L_0x55fb2cefda70 .concat8 [ 1 1 1 1], L_0x55fb2cefd560, L_0x55fb2cefbe80, L_0x55fb2cefc6e0, L_0x55fb2cefcdd0;
L_0x55fb2cefdb80 .concat8 [ 1 1 1 1], L_0x55fb2cefd830, L_0x55fb2cefc0e0, L_0x55fb2cefc8a0, L_0x55fb2cefd030;
L_0x55fb2cefdd00 .part L_0x55fb2cefdb80, 3, 1;
S_0x55fb2cb953c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb95230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefd830 .functor OR 1, L_0x55fb2cefd4f0, L_0x55fb2cefd6b0, C4<0>, C4<0>;
v0x55fb2ca138e0_0 .net "S", 0 0, L_0x55fb2cefd560;  1 drivers
v0x55fb2ca134e0_0 .net "a", 0 0, L_0x55fb2cefd8a0;  1 drivers
v0x55fb2ca1bb30_0 .net "b", 0 0, L_0x55fb2cefd940;  1 drivers
v0x55fb2ca1b1b0_0 .net "c_1", 0 0, L_0x55fb2cefd4f0;  1 drivers
v0x55fb2ca1ad10_0 .net "c_2", 0 0, L_0x55fb2cefd6b0;  1 drivers
v0x55fb2ca11600_0 .net "cin", 0 0, L_0x55fb2cefb7f0;  alias, 1 drivers
v0x55fb2ca116a0_0 .net "cout", 0 0, L_0x55fb2cefd830;  1 drivers
v0x55fb2ca0f1c0_0 .net "h_1_out", 0 0, L_0x55fb2cefd480;  1 drivers
S_0x55fb2cb95550 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb953c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefd480 .functor XOR 1, L_0x55fb2cefd8a0, L_0x55fb2cefd940, C4<0>, C4<0>;
L_0x55fb2cefd4f0 .functor AND 1, L_0x55fb2cefd8a0, L_0x55fb2cefd940, C4<1>, C4<1>;
v0x55fb2ca16a50_0 .net "S", 0 0, L_0x55fb2cefd480;  alias, 1 drivers
v0x55fb2ca16af0_0 .net "a", 0 0, L_0x55fb2cefd8a0;  alias, 1 drivers
v0x55fb2ca160d0_0 .net "b", 0 0, L_0x55fb2cefd940;  alias, 1 drivers
v0x55fb2ca15c30_0 .net "cout", 0 0, L_0x55fb2cefd4f0;  alias, 1 drivers
S_0x55fb2cb956e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb953c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefd560 .functor XOR 1, L_0x55fb2cefd480, L_0x55fb2cefb7f0, C4<0>, C4<0>;
L_0x55fb2cefd6b0 .functor AND 1, L_0x55fb2cefd480, L_0x55fb2cefb7f0, C4<1>, C4<1>;
v0x55fb2ca150a0_0 .net "S", 0 0, L_0x55fb2cefd560;  alias, 1 drivers
v0x55fb2ca15140_0 .net "a", 0 0, L_0x55fb2cefd480;  alias, 1 drivers
v0x55fb2ca14cf0_0 .net "b", 0 0, L_0x55fb2cefb7f0;  alias, 1 drivers
v0x55fb2ca14120_0 .net "cout", 0 0, L_0x55fb2cefd6b0;  alias, 1 drivers
S_0x55fb2cb95870 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb95230;
 .timescale 0 0;
P_0x55fb2c7ea7d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb95a00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb95870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefc0e0 .functor OR 1, L_0x55fb2cefbdc0, L_0x55fb2cefc020, C4<0>, C4<0>;
v0x55fb2ca0abe0_0 .net "S", 0 0, L_0x55fb2cefbe80;  1 drivers
v0x55fb2ca0a050_0 .net "a", 0 0, L_0x55fb2cefc150;  1 drivers
v0x55fb2ca09ca0_0 .net "b", 0 0, L_0x55fb2cefc310;  1 drivers
v0x55fb2ca09170_0 .net "c_1", 0 0, L_0x55fb2cefbdc0;  1 drivers
v0x55fb2ca08930_0 .net "c_2", 0 0, L_0x55fb2cefc020;  1 drivers
v0x55fb2ca089d0_0 .net "cin", 0 0, L_0x55fb2cefc4d0;  1 drivers
v0x55fb2ca08530_0 .net "cout", 0 0, L_0x55fb2cefc0e0;  1 drivers
v0x55fb2ca085d0_0 .net "h_1_out", 0 0, L_0x55fb2cefbd00;  1 drivers
S_0x55fb2cb95b90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefbd00 .functor XOR 1, L_0x55fb2cefc150, L_0x55fb2cefc310, C4<0>, C4<0>;
L_0x55fb2cefbdc0 .functor AND 1, L_0x55fb2cefc150, L_0x55fb2cefc310, C4<1>, C4<1>;
v0x55fb2ca0e270_0 .net "S", 0 0, L_0x55fb2cefbd00;  alias, 1 drivers
v0x55fb2ca0e310_0 .net "a", 0 0, L_0x55fb2cefc150;  alias, 1 drivers
v0x55fb2ca0d8f0_0 .net "b", 0 0, L_0x55fb2cefc310;  alias, 1 drivers
v0x55fb2ca0d450_0 .net "cout", 0 0, L_0x55fb2cefbdc0;  alias, 1 drivers
S_0x55fb2cb95d20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb95a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefbe80 .functor XOR 1, L_0x55fb2cefbd00, L_0x55fb2cefc4d0, C4<0>, C4<0>;
L_0x55fb2cefc020 .functor AND 1, L_0x55fb2cefbd00, L_0x55fb2cefc4d0, C4<1>, C4<1>;
v0x55fb2ca0c950_0 .net "S", 0 0, L_0x55fb2cefbe80;  alias, 1 drivers
v0x55fb2ca0ca10_0 .net "a", 0 0, L_0x55fb2cefbd00;  alias, 1 drivers
v0x55fb2ca0ba00_0 .net "b", 0 0, L_0x55fb2cefc4d0;  alias, 1 drivers
v0x55fb2ca0b080_0 .net "cout", 0 0, L_0x55fb2cefc020;  alias, 1 drivers
S_0x55fb2cb95eb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb95230;
 .timescale 0 0;
P_0x55fb2c7ce690 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb96040 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb95eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefc8a0 .functor OR 1, L_0x55fb2cefc670, L_0x55fb2cefc7e0, C4<0>, C4<0>;
v0x55fb2c92caa0_0 .net "S", 0 0, L_0x55fb2cefc6e0;  1 drivers
v0x55fb2c92cb60_0 .net "a", 0 0, L_0x55fb2cefc910;  1 drivers
v0x55fb2c92c600_0 .net "b", 0 0, L_0x55fb2cefca40;  1 drivers
v0x55fb2c92bb00_0 .net "c_1", 0 0, L_0x55fb2cefc670;  1 drivers
v0x55fb2c92abb0_0 .net "c_2", 0 0, L_0x55fb2cefc7e0;  1 drivers
v0x55fb2c92a230_0 .net "cin", 0 0, L_0x55fb2cefcb70;  1 drivers
v0x55fb2c929d90_0 .net "cout", 0 0, L_0x55fb2cefc8a0;  1 drivers
v0x55fb2c929e30_0 .net "h_1_out", 0 0, L_0x55fb2cefc600;  1 drivers
S_0x55fb2cb961d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefc600 .functor XOR 1, L_0x55fb2cefc910, L_0x55fb2cefca40, C4<0>, C4<0>;
L_0x55fb2cefc670 .functor AND 1, L_0x55fb2cefc910, L_0x55fb2cefca40, C4<1>, C4<1>;
v0x55fb2ca10ae0_0 .net "S", 0 0, L_0x55fb2cefc600;  alias, 1 drivers
v0x55fb2ca10b80_0 .net "a", 0 0, L_0x55fb2cefc910;  alias, 1 drivers
v0x55fb2ca10160_0 .net "b", 0 0, L_0x55fb2cefca40;  alias, 1 drivers
v0x55fb2ca0fcc0_0 .net "cout", 0 0, L_0x55fb2cefc670;  alias, 1 drivers
S_0x55fb2cb96360 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefc6e0 .functor XOR 1, L_0x55fb2cefc600, L_0x55fb2cefcb70, C4<0>, C4<0>;
L_0x55fb2cefc7e0 .functor AND 1, L_0x55fb2cefc600, L_0x55fb2cefcb70, C4<1>, C4<1>;
v0x55fb2c9307b0_0 .net "S", 0 0, L_0x55fb2cefc6e0;  alias, 1 drivers
v0x55fb2c930850_0 .net "a", 0 0, L_0x55fb2cefc600;  alias, 1 drivers
v0x55fb2c92e370_0 .net "b", 0 0, L_0x55fb2cefcb70;  alias, 1 drivers
v0x55fb2c92d420_0 .net "cout", 0 0, L_0x55fb2cefc7e0;  alias, 1 drivers
S_0x55fb2cb964f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb95230;
 .timescale 0 0;
P_0x55fb2cb06e90 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb96680 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb964f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cefd030 .functor OR 1, L_0x55fb2cefcd10, L_0x55fb2cefcf70, C4<0>, C4<0>;
v0x55fb2c92ee70_0 .net "S", 0 0, L_0x55fb2cefcdd0;  1 drivers
v0x55fb2c90efd0_0 .net "a", 0 0, L_0x55fb2cefd0a0;  1 drivers
v0x55fb2c90e650_0 .net "b", 0 0, L_0x55fb2cefd1d0;  1 drivers
v0x55fb2c90e1b0_0 .net "c_1", 0 0, L_0x55fb2cefcd10;  1 drivers
v0x55fb2c90b6f0_0 .net "c_2", 0 0, L_0x55fb2cefcf70;  1 drivers
v0x55fb2c90b790_0 .net "cin", 0 0, L_0x55fb2cefd350;  1 drivers
v0x55fb2c90cb00_0 .net "cout", 0 0, L_0x55fb2cefd030;  1 drivers
v0x55fb2c90cba0_0 .net "h_1_out", 0 0, L_0x55fb2cefcca0;  1 drivers
S_0x55fb2cb96810 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb96680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefcca0 .functor XOR 1, L_0x55fb2cefd0a0, L_0x55fb2cefd1d0, C4<0>, C4<0>;
L_0x55fb2cefcd10 .functor AND 1, L_0x55fb2cefd0a0, L_0x55fb2cefd1d0, C4<1>, C4<1>;
v0x55fb2c929200_0 .net "S", 0 0, L_0x55fb2cefcca0;  alias, 1 drivers
v0x55fb2c9292a0_0 .net "a", 0 0, L_0x55fb2cefd0a0;  alias, 1 drivers
v0x55fb2c928e50_0 .net "b", 0 0, L_0x55fb2cefd1d0;  alias, 1 drivers
v0x55fb2c928280_0 .net "cout", 0 0, L_0x55fb2cefcd10;  alias, 1 drivers
S_0x55fb2cb969a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb96680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cefcdd0 .functor XOR 1, L_0x55fb2cefcca0, L_0x55fb2cefd350, C4<0>, C4<0>;
L_0x55fb2cefcf70 .functor AND 1, L_0x55fb2cefcca0, L_0x55fb2cefd350, C4<1>, C4<1>;
v0x55fb2c927900_0 .net "S", 0 0, L_0x55fb2cefcdd0;  alias, 1 drivers
v0x55fb2c9279c0_0 .net "a", 0 0, L_0x55fb2cefcca0;  alias, 1 drivers
v0x55fb2c92fc90_0 .net "b", 0 0, L_0x55fb2cefd350;  alias, 1 drivers
v0x55fb2c92f310_0 .net "cout", 0 0, L_0x55fb2cefcf70;  alias, 1 drivers
S_0x55fb2cb96f50 .scope module, "dut3" "karatsuba_4" 2 192, 2 118 0, S_0x55fb2cb51c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cf0dfb0 .functor BUFZ 4, L_0x55fb2cf0bd20, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf0e650 .functor BUFZ 4, L_0x55fb2cf0de80, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf29a30 .functor XOR 1, L_0x55fb2cf1eb50, L_0x55fb2cf1fd00, C4<0>, C4<0>;
o0x7fd0c5265b48 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cf2c220 .functor BUFZ 4, o0x7fd0c5265b48, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf2c810 .functor BUFZ 4, L_0x55fb2cf2c180, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c5265d28 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cf301b0 .functor BUFZ 4, o0x7fd0c5265d28, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf30360 .functor BUFZ 6, L_0x55fb2cf2fca0, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2c5ee980_0 .net "X", 3 0, L_0x55fb2cf0bd20;  alias, 1 drivers
v0x55fb2c5e3020_0 .net "Xe", 1 0, L_0x55fb2cf0e3a0;  1 drivers
v0x55fb2c5e30c0_0 .net "Xn", 1 0, L_0x55fb2cf0e270;  1 drivers
v0x55fb2c5e0be0_0 .net "Y", 3 0, L_0x55fb2cf0de80;  alias, 1 drivers
v0x55fb2c5e0c80_0 .net "Ye", 1 0, L_0x55fb2cf0e5b0;  1 drivers
v0x55fb2c5dfc90_0 .net "Yn", 1 0, L_0x55fb2cf0e480;  1 drivers
v0x55fb2c5dfd30_0 .net "Z", 7 0, o0x7fd0c5292ee8;  alias, 0 drivers
v0x55fb2c5df310_0 .net *"_ivl_23", 3 0, L_0x55fb2cf2c220;  1 drivers
v0x55fb2c5df3b0_0 .net *"_ivl_27", 3 0, L_0x55fb2cf2c810;  1 drivers
v0x55fb2c5dee70_0 .net *"_ivl_35", 3 0, L_0x55fb2cf301b0;  1 drivers
v0x55fb2c5def30_0 .net *"_ivl_39", 5 0, L_0x55fb2cf30360;  1 drivers
v0x55fb2c5de370_0 .net *"_ivl_4", 3 0, L_0x55fb2cf0dfb0;  1 drivers
v0x55fb2c5dd420_0 .net *"_ivl_9", 3 0, L_0x55fb2cf0e650;  1 drivers
L_0x7fd0c5137b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5dcaa0_0 .net "add", 0 0, L_0x7fd0c5137b60;  1 drivers
L_0x7fd0c5137ec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52688d8 .resolv tri, L_0x7fd0c5137ec0, L_0x55fb2cf2c570;
v0x55fb2c5dcb40_0 .net8 "big_z0", 5 0, RS_0x7fd0c52688d8;  2 drivers
v0x55fb2c5dba70_0 .net "big_z0_z1", 5 0, L_0x55fb2cf2fca0;  1 drivers
L_0x7fd0c5137f08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5218408 .resolv tri, L_0x7fd0c5137f08, L_0x55fb2cf2c720;
v0x55fb2c5dbb30_0 .net8 "big_z1", 5 0, RS_0x7fd0c5218408;  2 drivers
L_0x7fd0c5137f98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c526c148 .resolv tri, L_0x7fd0c5137f98, L_0x55fb2cf30270;
v0x55fb2c5daaf0_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c526c148;  2 drivers
L_0x7fd0c5137f50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c526c118 .resolv tri, L_0x7fd0c5137f50, L_0x55fb2cf2fd40;
v0x55fb2c5dabb0_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c526c118;  2 drivers
v0x55fb2c5da170_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf2ffc0;  1 drivers
v0x55fb2c5da210_0 .net "cout_z1", 0 0, L_0x55fb2cf2c3c0;  1 drivers
v0x55fb2c5e2500_0 .net "cout_z1_1", 0 0, L_0x55fb2cf29bd0;  1 drivers
v0x55fb2c5e25a0_0 .net "dummy_cout", 0 0, L_0x55fb2cf34df0;  1 drivers
v0x55fb2c5e1b80_0 .net "signX", 0 0, L_0x55fb2cf1eb50;  1 drivers
v0x55fb2c5e16e0_0 .net "signY", 0 0, L_0x55fb2cf1fd00;  1 drivers
v0x55fb2c5c1840_0 .net "sign_z3", 0 0, L_0x55fb2cf29a30;  1 drivers
L_0x7fd0c5137b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5c18e0_0 .net "sub", 0 0, L_0x7fd0c5137b18;  1 drivers
v0x55fb2c5c0a20_0 .net "z", 7 0, L_0x55fb2cf34800;  1 drivers
v0x55fb2c5c0ac0_0 .net "z0", 3 0, o0x7fd0c5265b48;  0 drivers
v0x55fb2c5bded0_0 .net "z1", 3 0, L_0x55fb2cf2c180;  1 drivers
v0x55fb2c5bdf70_0 .net "z1_1", 3 0, L_0x55fb2cf29990;  1 drivers
v0x55fb2c5bf2e0_0 .net "z2", 3 0, o0x7fd0c5265d28;  0 drivers
o0x7fd0c5267018 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2c5bf380_0 .net "z3", 3 0, o0x7fd0c5267018;  0 drivers
v0x55fb2c5be960_0 .net "z3_1", 1 0, L_0x55fb2cf1e980;  1 drivers
v0x55fb2c5bea00_0 .net "z3_2", 1 0, L_0x55fb2cf1fb30;  1 drivers
L_0x55fb2cf0e270 .part L_0x55fb2cf0dfb0, 2, 2;
L_0x55fb2cf0e3a0 .part L_0x55fb2cf0dfb0, 0, 2;
L_0x55fb2cf0e480 .part L_0x55fb2cf0e650, 2, 2;
L_0x55fb2cf0e5b0 .part L_0x55fb2cf0e650, 0, 2;
L_0x55fb2cf2c570 .part/pv L_0x55fb2cf2c220, 0, 4, 6;
L_0x55fb2cf2c720 .part/pv L_0x55fb2cf2c810, 2, 4, 6;
L_0x55fb2cf2fd40 .part/pv L_0x55fb2cf301b0, 4, 4, 8;
L_0x55fb2cf30270 .part/pv L_0x55fb2cf30360, 0, 6, 8;
S_0x55fb2cb970e0 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb13390 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513ce10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf277d0 .functor XOR 4, L_0x7fd0c513ce10, o0x7fd0c5265d28, C4<0000>, C4<0000>;
v0x55fb2c8af380_0 .net *"_ivl_0", 3 0, L_0x7fd0c513ce10;  1 drivers
v0x55fb2c8b0790_0 .net "a", 3 0, o0x7fd0c5265b48;  alias, 0 drivers
v0x55fb2c8b0850_0 .net "a_or_s", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c8afe10_0 .net "b", 3 0, o0x7fd0c5265d28;  alias, 0 drivers
v0x55fb2c8afeb0_0 .net "cout", 0 0, L_0x55fb2cf29bd0;  alias, 1 drivers
v0x55fb2c8af970_0 .net "input_b", 3 0, L_0x55fb2cf277d0;  1 drivers
v0x55fb2c8c91c0_0 .net "out", 3 0, L_0x55fb2cf29990;  alias, 1 drivers
S_0x55fb2cb97270 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb970e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb0ba40 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c8d3030_0 .net "S", 3 0, L_0x55fb2cf29990;  alias, 1 drivers
v0x55fb2c8d30d0_0 .net "a", 3 0, o0x7fd0c5265b48;  alias, 0 drivers
v0x55fb2c8d2b90_0 .net "b", 3 0, L_0x55fb2cf277d0;  alias, 1 drivers
v0x55fb2c8b2cf0_0 .net "carin", 3 0, L_0x55fb2cf29aa0;  1 drivers
v0x55fb2c8b2370_0 .net "cin", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c8b1ed0_0 .net "cout", 0 0, L_0x55fb2cf29bd0;  alias, 1 drivers
L_0x55fb2cf28020 .part o0x7fd0c5265b48, 1, 1;
L_0x55fb2cf281e0 .part L_0x55fb2cf277d0, 1, 1;
L_0x55fb2cf28310 .part L_0x55fb2cf29aa0, 0, 1;
L_0x55fb2cf287a0 .part o0x7fd0c5265b48, 2, 1;
L_0x55fb2cf288d0 .part L_0x55fb2cf277d0, 2, 1;
L_0x55fb2cf28a90 .part L_0x55fb2cf29aa0, 1, 1;
L_0x55fb2cf28f70 .part o0x7fd0c5265b48, 3, 1;
L_0x55fb2cf290a0 .part L_0x55fb2cf277d0, 3, 1;
L_0x55fb2cf29220 .part L_0x55fb2cf29aa0, 2, 1;
L_0x55fb2cf29730 .part o0x7fd0c5265b48, 0, 1;
L_0x55fb2cf29860 .part L_0x55fb2cf277d0, 0, 1;
L_0x55fb2cf29990 .concat8 [ 1 1 1 1], L_0x55fb2cf29430, L_0x55fb2cf27d50, L_0x55fb2cf28520, L_0x55fb2cf28ca0;
L_0x55fb2cf29aa0 .concat8 [ 1 1 1 1], L_0x55fb2cf296a0, L_0x55fb2cf27fb0, L_0x55fb2cf28730, L_0x55fb2cf28f00;
L_0x55fb2cf29bd0 .part L_0x55fb2cf29aa0, 3, 1;
S_0x55fb2cb97400 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb97270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf296a0 .functor OR 1, L_0x55fb2cf293c0, L_0x55fb2cf295c0, C4<0>, C4<0>;
v0x55fb2c8ec3e0_0 .net "S", 0 0, L_0x55fb2cf29430;  1 drivers
v0x55fb2c8ec4a0_0 .net "a", 0 0, L_0x55fb2cf29730;  1 drivers
v0x55fb2c8ec030_0 .net "b", 0 0, L_0x55fb2cf29860;  1 drivers
v0x55fb2c8eb460_0 .net "c_1", 0 0, L_0x55fb2cf293c0;  1 drivers
v0x55fb2c8eaae0_0 .net "c_2", 0 0, L_0x55fb2cf295c0;  1 drivers
v0x55fb2c8eab80_0 .net "cin", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c8ea640_0 .net "cout", 0 0, L_0x55fb2cf296a0;  1 drivers
v0x55fb2c8ea6e0_0 .net "h_1_out", 0 0, L_0x55fb2cf29350;  1 drivers
S_0x55fb2cb97590 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb97400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf29350 .functor XOR 1, L_0x55fb2cf29730, L_0x55fb2cf29860, C4<0>, C4<0>;
L_0x55fb2cf293c0 .functor AND 1, L_0x55fb2cf29730, L_0x55fb2cf29860, C4<1>, C4<1>;
v0x55fb2c8d7960_0 .net "S", 0 0, L_0x55fb2cf29350;  alias, 1 drivers
v0x55fb2c8d7a00_0 .net "a", 0 0, L_0x55fb2cf29730;  alias, 1 drivers
v0x55fb2c8f1120_0 .net "b", 0 0, L_0x55fb2cf29860;  alias, 1 drivers
v0x55fb2c8eece0_0 .net "cout", 0 0, L_0x55fb2cf293c0;  alias, 1 drivers
S_0x55fb2cb97720 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb97400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf29430 .functor XOR 1, L_0x55fb2cf29350, L_0x7fd0c5137b60, C4<0>, C4<0>;
L_0x55fb2cf295c0 .functor AND 1, L_0x55fb2cf29350, L_0x7fd0c5137b60, C4<1>, C4<1>;
v0x55fb2c8edd90_0 .net "S", 0 0, L_0x55fb2cf29430;  alias, 1 drivers
v0x55fb2c8ede50_0 .net "a", 0 0, L_0x55fb2cf29350;  alias, 1 drivers
v0x55fb2c8ed410_0 .net "b", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c8ecf70_0 .net "cout", 0 0, L_0x55fb2cf295c0;  alias, 1 drivers
S_0x55fb2cb978b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb97270;
 .timescale 0 0;
P_0x55fb2cafe730 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb97a40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb978b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf27fb0 .functor OR 1, L_0x55fb2cf27c90, L_0x55fb2cf27ef0, C4<0>, C4<0>;
v0x55fb2c8e4650_0 .net "S", 0 0, L_0x55fb2cf27d50;  1 drivers
v0x55fb2c8e4710_0 .net "a", 0 0, L_0x55fb2cf28020;  1 drivers
v0x55fb2c8e3cd0_0 .net "b", 0 0, L_0x55fb2cf281e0;  1 drivers
v0x55fb2c8e3830_0 .net "c_1", 0 0, L_0x55fb2cf27c90;  1 drivers
v0x55fb2c8e6f80_0 .net "c_2", 0 0, L_0x55fb2cf27ef0;  1 drivers
v0x55fb2c8e7020_0 .net "cin", 0 0, L_0x55fb2cf28310;  1 drivers
v0x55fb2c8e6600_0 .net "cout", 0 0, L_0x55fb2cf27fb0;  1 drivers
v0x55fb2c8e66a0_0 .net "h_1_out", 0 0, L_0x55fb2cf27b80;  1 drivers
S_0x55fb2cb97bd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb97a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf27b80 .functor XOR 1, L_0x55fb2cf28020, L_0x55fb2cf281e0, C4<0>, C4<0>;
L_0x55fb2cf27c90 .functor AND 1, L_0x55fb2cf28020, L_0x55fb2cf281e0, C4<1>, C4<1>;
v0x55fb2c8f0600_0 .net "S", 0 0, L_0x55fb2cf27b80;  alias, 1 drivers
v0x55fb2c8f06a0_0 .net "a", 0 0, L_0x55fb2cf28020;  alias, 1 drivers
v0x55fb2c8efc80_0 .net "b", 0 0, L_0x55fb2cf281e0;  alias, 1 drivers
v0x55fb2c8ef7e0_0 .net "cout", 0 0, L_0x55fb2cf27c90;  alias, 1 drivers
S_0x55fb2cb97d60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb97a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf27d50 .functor XOR 1, L_0x55fb2cf27b80, L_0x55fb2cf28310, C4<0>, C4<0>;
L_0x55fb2cf27ef0 .functor AND 1, L_0x55fb2cf27b80, L_0x55fb2cf28310, C4<1>, C4<1>;
v0x55fb2c8e7aa0_0 .net "S", 0 0, L_0x55fb2cf27d50;  alias, 1 drivers
v0x55fb2c8e7b60_0 .net "a", 0 0, L_0x55fb2cf27b80;  alias, 1 drivers
v0x55fb2c8e55d0_0 .net "b", 0 0, L_0x55fb2cf28310;  alias, 1 drivers
v0x55fb2c8e5220_0 .net "cout", 0 0, L_0x55fb2cf27ef0;  alias, 1 drivers
S_0x55fb2cb97ef0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb97270;
 .timescale 0 0;
P_0x55fb2cadba00 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb98080 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb97ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf28730 .functor OR 1, L_0x55fb2cf284b0, L_0x55fb2cf28670, C4<0>, C4<0>;
v0x55fb2c8dd460_0 .net "S", 0 0, L_0x55fb2cf28520;  1 drivers
v0x55fb2c8dd520_0 .net "a", 0 0, L_0x55fb2cf287a0;  1 drivers
v0x55fb2c8e0bb0_0 .net "b", 0 0, L_0x55fb2cf288d0;  1 drivers
v0x55fb2c8e0230_0 .net "c_1", 0 0, L_0x55fb2cf284b0;  1 drivers
v0x55fb2c8dfd90_0 .net "c_2", 0 0, L_0x55fb2cf28670;  1 drivers
v0x55fb2c8d44d0_0 .net "cin", 0 0, L_0x55fb2cf28a90;  1 drivers
v0x55fb2c8d2090_0 .net "cout", 0 0, L_0x55fb2cf28730;  1 drivers
v0x55fb2c8d2130_0 .net "h_1_out", 0 0, L_0x55fb2cf28440;  1 drivers
S_0x55fb2cb98210 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb98080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf28440 .functor XOR 1, L_0x55fb2cf287a0, L_0x55fb2cf288d0, C4<0>, C4<0>;
L_0x55fb2cf284b0 .functor AND 1, L_0x55fb2cf287a0, L_0x55fb2cf288d0, C4<1>, C4<1>;
v0x55fb2c8e6160_0 .net "S", 0 0, L_0x55fb2cf28440;  alias, 1 drivers
v0x55fb2c8e6200_0 .net "a", 0 0, L_0x55fb2cf287a0;  alias, 1 drivers
v0x55fb2c8e16d0_0 .net "b", 0 0, L_0x55fb2cf288d0;  alias, 1 drivers
v0x55fb2c8df200_0 .net "cout", 0 0, L_0x55fb2cf284b0;  alias, 1 drivers
S_0x55fb2cb983a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb98080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf28520 .functor XOR 1, L_0x55fb2cf28440, L_0x55fb2cf28a90, C4<0>, C4<0>;
L_0x55fb2cf28670 .functor AND 1, L_0x55fb2cf28440, L_0x55fb2cf28a90, C4<1>, C4<1>;
v0x55fb2c8dee50_0 .net "S", 0 0, L_0x55fb2cf28520;  alias, 1 drivers
v0x55fb2c8deef0_0 .net "a", 0 0, L_0x55fb2cf28440;  alias, 1 drivers
v0x55fb2c8de280_0 .net "b", 0 0, L_0x55fb2cf28a90;  alias, 1 drivers
v0x55fb2c8dd900_0 .net "cout", 0 0, L_0x55fb2cf28670;  alias, 1 drivers
S_0x55fb2cb98530 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb97270;
 .timescale 0 0;
P_0x55fb2cad1380 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb986c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb98530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf28f00 .functor OR 1, L_0x55fb2cf28c30, L_0x55fb2cf28e40, C4<0>, C4<0>;
v0x55fb2c8cdab0_0 .net "S", 0 0, L_0x55fb2cf28ca0;  1 drivers
v0x55fb2c8ccf20_0 .net "a", 0 0, L_0x55fb2cf28f70;  1 drivers
v0x55fb2c8ccb70_0 .net "b", 0 0, L_0x55fb2cf290a0;  1 drivers
v0x55fb2c8cbfa0_0 .net "c_1", 0 0, L_0x55fb2cf28c30;  1 drivers
v0x55fb2c8cb620_0 .net "c_2", 0 0, L_0x55fb2cf28e40;  1 drivers
v0x55fb2c8cb6c0_0 .net "cin", 0 0, L_0x55fb2cf29220;  1 drivers
v0x55fb2c8d39b0_0 .net "cout", 0 0, L_0x55fb2cf28f00;  1 drivers
v0x55fb2c8d3a50_0 .net "h_1_out", 0 0, L_0x55fb2cf28bc0;  1 drivers
S_0x55fb2cb98850 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb986c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf28bc0 .functor XOR 1, L_0x55fb2cf28f70, L_0x55fb2cf290a0, C4<0>, C4<0>;
L_0x55fb2cf28c30 .functor AND 1, L_0x55fb2cf28f70, L_0x55fb2cf290a0, C4<1>, C4<1>;
v0x55fb2c8d1140_0 .net "S", 0 0, L_0x55fb2cf28bc0;  alias, 1 drivers
v0x55fb2c8d11e0_0 .net "a", 0 0, L_0x55fb2cf28f70;  alias, 1 drivers
v0x55fb2c8d07c0_0 .net "b", 0 0, L_0x55fb2cf290a0;  alias, 1 drivers
v0x55fb2c8d0320_0 .net "cout", 0 0, L_0x55fb2cf28c30;  alias, 1 drivers
S_0x55fb2cb989e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb986c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf28ca0 .functor XOR 1, L_0x55fb2cf28bc0, L_0x55fb2cf29220, C4<0>, C4<0>;
L_0x55fb2cf28e40 .functor AND 1, L_0x55fb2cf28bc0, L_0x55fb2cf29220, C4<1>, C4<1>;
v0x55fb2c8cf820_0 .net "S", 0 0, L_0x55fb2cf28ca0;  alias, 1 drivers
v0x55fb2c8cf8e0_0 .net "a", 0 0, L_0x55fb2cf28bc0;  alias, 1 drivers
v0x55fb2c8ce8d0_0 .net "b", 0 0, L_0x55fb2cf29220;  alias, 1 drivers
v0x55fb2c8cdf50_0 .net "cout", 0 0, L_0x55fb2cf28e40;  alias, 1 drivers
S_0x55fb2cb98b70 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cabd000 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2cf29ef0 .functor XOR 4, L_0x55fb2cf29e30, o0x7fd0c5267018, C4<0000>, C4<0000>;
v0x55fb2c95d1c0_0 .net *"_ivl_0", 3 0, L_0x55fb2cf29e30;  1 drivers
L_0x7fd0c5137e78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2c95c270_0 .net *"_ivl_3", 2 0, L_0x7fd0c5137e78;  1 drivers
v0x55fb2c95b8f0_0 .net "a", 3 0, L_0x55fb2cf29990;  alias, 1 drivers
v0x55fb2c95b450_0 .net "a_or_s", 0 0, L_0x55fb2cf29a30;  alias, 1 drivers
v0x55fb2c95b4f0_0 .net "b", 3 0, o0x7fd0c5267018;  alias, 0 drivers
v0x55fb2c95a8c0_0 .net "cout", 0 0, L_0x55fb2cf2c3c0;  alias, 1 drivers
v0x55fb2c95a960_0 .net "input_b", 3 0, L_0x55fb2cf29ef0;  1 drivers
v0x55fb2c95a510_0 .net "out", 3 0, L_0x55fb2cf2c180;  alias, 1 drivers
L_0x55fb2cf29e30 .concat [ 1 3 0 0], L_0x55fb2cf29a30, L_0x7fd0c5137e78;
S_0x55fb2cb98d00 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb98b70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb050c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c95fa30_0 .net "S", 3 0, L_0x55fb2cf2c180;  alias, 1 drivers
v0x55fb2c95fad0_0 .net "a", 3 0, L_0x55fb2cf29990;  alias, 1 drivers
v0x55fb2c95eae0_0 .net "b", 3 0, L_0x55fb2cf29ef0;  alias, 1 drivers
v0x55fb2c95eb80_0 .net "carin", 3 0, L_0x55fb2cf2c290;  1 drivers
v0x55fb2c95e160_0 .net "cin", 0 0, L_0x55fb2cf29a30;  alias, 1 drivers
v0x55fb2c95dcc0_0 .net "cout", 0 0, L_0x55fb2cf2c3c0;  alias, 1 drivers
L_0x55fb2cf2a550 .part L_0x55fb2cf29990, 1, 1;
L_0x55fb2cf2a6a0 .part L_0x55fb2cf29ef0, 1, 1;
L_0x55fb2cf2a7d0 .part L_0x55fb2cf2c290, 0, 1;
L_0x55fb2cf2ad70 .part L_0x55fb2cf29990, 2, 1;
L_0x55fb2cf2aea0 .part L_0x55fb2cf29ef0, 2, 1;
L_0x55fb2cf2b060 .part L_0x55fb2cf2c290, 1, 1;
L_0x55fb2cf2b600 .part L_0x55fb2cf29990, 3, 1;
L_0x55fb2cf2b840 .part L_0x55fb2cf29ef0, 3, 1;
L_0x55fb2cf2b930 .part L_0x55fb2cf2c290, 2, 1;
L_0x55fb2cf2bfb0 .part L_0x55fb2cf29990, 0, 1;
L_0x55fb2cf2c050 .part L_0x55fb2cf29ef0, 0, 1;
L_0x55fb2cf2c180 .concat8 [ 1 1 1 1], L_0x55fb2cf2bba0, L_0x55fb2cf2a200, L_0x55fb2cf2aa20, L_0x55fb2cf2b2b0;
L_0x55fb2cf2c290 .concat8 [ 1 1 1 1], L_0x55fb2cf2bf20, L_0x55fb2cf2a4c0, L_0x55fb2cf2ace0, L_0x55fb2cf2b570;
L_0x55fb2cf2c3c0 .part L_0x55fb2cf2c290, 3, 1;
S_0x55fb2cb98e90 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb98d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2bf20 .functor OR 1, L_0x55fb2cf2bb10, L_0x55fb2cf2bd30, C4<0>, C4<0>;
v0x55fb2c8c3500_0 .net "S", 0 0, L_0x55fb2cf2bba0;  1 drivers
v0x55fb2c8c2b80_0 .net "a", 0 0, L_0x55fb2cf2bfb0;  1 drivers
v0x55fb2c8c26e0_0 .net "b", 0 0, L_0x55fb2cf2c050;  1 drivers
v0x55fb2c8c86a0_0 .net "c_1", 0 0, L_0x55fb2cf2bb10;  1 drivers
v0x55fb2c8c7d20_0 .net "c_2", 0 0, L_0x55fb2cf2bd30;  1 drivers
v0x55fb2c8c7dc0_0 .net "cin", 0 0, L_0x55fb2cf29a30;  alias, 1 drivers
v0x55fb2c8c7880_0 .net "cout", 0 0, L_0x55fb2cf2bf20;  1 drivers
v0x55fb2c8c7920_0 .net "h_1_out", 0 0, L_0x55fb2cf2ba60;  1 drivers
S_0x55fb2cb99020 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb98e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2ba60 .functor XOR 1, L_0x55fb2cf2bfb0, L_0x55fb2cf2c050, C4<0>, C4<0>;
L_0x55fb2cf2bb10 .functor AND 1, L_0x55fb2cf2bfb0, L_0x55fb2cf2c050, C4<1>, C4<1>;
v0x55fb2c8c6d80_0 .net "S", 0 0, L_0x55fb2cf2ba60;  alias, 1 drivers
v0x55fb2c8c6e20_0 .net "a", 0 0, L_0x55fb2cf2bfb0;  alias, 1 drivers
v0x55fb2c8c5e30_0 .net "b", 0 0, L_0x55fb2cf2c050;  alias, 1 drivers
v0x55fb2c8c54b0_0 .net "cout", 0 0, L_0x55fb2cf2bb10;  alias, 1 drivers
S_0x55fb2cb991b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb98e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2bba0 .functor XOR 1, L_0x55fb2cf2ba60, L_0x55fb2cf29a30, C4<0>, C4<0>;
L_0x55fb2cf2bd30 .functor AND 1, L_0x55fb2cf2ba60, L_0x55fb2cf29a30, C4<1>, C4<1>;
v0x55fb2c8c5010_0 .net "S", 0 0, L_0x55fb2cf2bba0;  alias, 1 drivers
v0x55fb2c8c50d0_0 .net "a", 0 0, L_0x55fb2cf2ba60;  alias, 1 drivers
v0x55fb2c8c4480_0 .net "b", 0 0, L_0x55fb2cf29a30;  alias, 1 drivers
v0x55fb2c8c40d0_0 .net "cout", 0 0, L_0x55fb2cf2bd30;  alias, 1 drivers
S_0x55fb2cb99340 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb98d00;
 .timescale 0 0;
P_0x55fb2c9bfd70 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb994d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb99340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2a4c0 .functor OR 1, L_0x55fb2cf2a120, L_0x55fb2cf2a3e0, C4<0>, C4<0>;
v0x55fb2c8bf020_0 .net "S", 0 0, L_0x55fb2cf2a200;  1 drivers
v0x55fb2c8bf0e0_0 .net "a", 0 0, L_0x55fb2cf2a550;  1 drivers
v0x55fb2c8be6a0_0 .net "b", 0 0, L_0x55fb2cf2a6a0;  1 drivers
v0x55fb2c8be200_0 .net "c_1", 0 0, L_0x55fb2cf2a120;  1 drivers
v0x55fb2c8b9770_0 .net "c_2", 0 0, L_0x55fb2cf2a3e0;  1 drivers
v0x55fb2c8b9810_0 .net "cin", 0 0, L_0x55fb2cf2a7d0;  1 drivers
v0x55fb2c8b72a0_0 .net "cout", 0 0, L_0x55fb2cf2a4c0;  1 drivers
v0x55fb2c8b7340_0 .net "h_1_out", 0 0, L_0x55fb2cf29fd0;  1 drivers
S_0x55fb2cb99660 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf29fd0 .functor XOR 1, L_0x55fb2cf2a550, L_0x55fb2cf2a6a0, C4<0>, C4<0>;
L_0x55fb2cf2a120 .functor AND 1, L_0x55fb2cf2a550, L_0x55fb2cf2a6a0, C4<1>, C4<1>;
v0x55fb2c8bfb40_0 .net "S", 0 0, L_0x55fb2cf29fd0;  alias, 1 drivers
v0x55fb2c8bfbe0_0 .net "a", 0 0, L_0x55fb2cf2a550;  alias, 1 drivers
v0x55fb2c8bd670_0 .net "b", 0 0, L_0x55fb2cf2a6a0;  alias, 1 drivers
v0x55fb2c8bd2c0_0 .net "cout", 0 0, L_0x55fb2cf2a120;  alias, 1 drivers
S_0x55fb2cb997f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2a200 .functor XOR 1, L_0x55fb2cf29fd0, L_0x55fb2cf2a7d0, C4<0>, C4<0>;
L_0x55fb2cf2a3e0 .functor AND 1, L_0x55fb2cf29fd0, L_0x55fb2cf2a7d0, C4<1>, C4<1>;
v0x55fb2c8bc6f0_0 .net "S", 0 0, L_0x55fb2cf2a200;  alias, 1 drivers
v0x55fb2c8bc7b0_0 .net "a", 0 0, L_0x55fb2cf29fd0;  alias, 1 drivers
v0x55fb2c8bbd70_0 .net "b", 0 0, L_0x55fb2cf2a7d0;  alias, 1 drivers
v0x55fb2c8bb8d0_0 .net "cout", 0 0, L_0x55fb2cf2a3e0;  alias, 1 drivers
S_0x55fb2cb99980 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb98d00;
 .timescale 0 0;
P_0x55fb2c850b90 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb99b10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb99980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2ace0 .functor OR 1, L_0x55fb2cf2a990, L_0x55fb2cf2ac00, C4<0>, C4<0>;
v0x55fb2c8b7e30_0 .net "S", 0 0, L_0x55fb2cf2aa20;  1 drivers
v0x55fb2c8b7ef0_0 .net "a", 0 0, L_0x55fb2cf2ad70;  1 drivers
v0x55fb2c96c030_0 .net "b", 0 0, L_0x55fb2cf2aea0;  1 drivers
v0x55fb2c969bf0_0 .net "c_1", 0 0, L_0x55fb2cf2a990;  1 drivers
v0x55fb2c968ca0_0 .net "c_2", 0 0, L_0x55fb2cf2ac00;  1 drivers
v0x55fb2c968320_0 .net "cin", 0 0, L_0x55fb2cf2b060;  1 drivers
v0x55fb2c967e80_0 .net "cout", 0 0, L_0x55fb2cf2ace0;  1 drivers
v0x55fb2c967f20_0 .net "h_1_out", 0 0, L_0x55fb2cf2a900;  1 drivers
S_0x55fb2cb99ca0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb99b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2a900 .functor XOR 1, L_0x55fb2cf2ad70, L_0x55fb2cf2aea0, C4<0>, C4<0>;
L_0x55fb2cf2a990 .functor AND 1, L_0x55fb2cf2ad70, L_0x55fb2cf2aea0, C4<1>, C4<1>;
v0x55fb2c8b6ef0_0 .net "S", 0 0, L_0x55fb2cf2a900;  alias, 1 drivers
v0x55fb2c8b6f90_0 .net "a", 0 0, L_0x55fb2cf2ad70;  alias, 1 drivers
v0x55fb2c8b6320_0 .net "b", 0 0, L_0x55fb2cf2aea0;  alias, 1 drivers
v0x55fb2c8b59a0_0 .net "cout", 0 0, L_0x55fb2cf2a990;  alias, 1 drivers
S_0x55fb2cb99e30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb99b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2aa20 .functor XOR 1, L_0x55fb2cf2a900, L_0x55fb2cf2b060, C4<0>, C4<0>;
L_0x55fb2cf2ac00 .functor AND 1, L_0x55fb2cf2a900, L_0x55fb2cf2b060, C4<1>, C4<1>;
v0x55fb2c8b5500_0 .net "S", 0 0, L_0x55fb2cf2aa20;  alias, 1 drivers
v0x55fb2c8b55a0_0 .net "a", 0 0, L_0x55fb2cf2a900;  alias, 1 drivers
v0x55fb2c8b8c50_0 .net "b", 0 0, L_0x55fb2cf2b060;  alias, 1 drivers
v0x55fb2c8b82d0_0 .net "cout", 0 0, L_0x55fb2cf2ac00;  alias, 1 drivers
S_0x55fb2cb99fc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb98d00;
 .timescale 0 0;
P_0x55fb2c7f48b0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb9a150 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb99fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2b570 .functor OR 1, L_0x55fb2cf2b220, L_0x55fb2cf2b490, C4<0>, C4<0>;
v0x55fb2c963240_0 .net "S", 0 0, L_0x55fb2cf2b2b0;  1 drivers
v0x55fb2c962da0_0 .net "a", 0 0, L_0x55fb2cf2b600;  1 drivers
v0x55fb2c9622a0_0 .net "b", 0 0, L_0x55fb2cf2b840;  1 drivers
v0x55fb2c961350_0 .net "c_1", 0 0, L_0x55fb2cf2b220;  1 drivers
v0x55fb2c9609d0_0 .net "c_2", 0 0, L_0x55fb2cf2b490;  1 drivers
v0x55fb2c960a70_0 .net "cin", 0 0, L_0x55fb2cf2b930;  1 drivers
v0x55fb2c960530_0 .net "cout", 0 0, L_0x55fb2cf2b570;  1 drivers
v0x55fb2c9605d0_0 .net "h_1_out", 0 0, L_0x55fb2cf2b190;  1 drivers
S_0x55fb2cb9a2e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2b190 .functor XOR 1, L_0x55fb2cf2b600, L_0x55fb2cf2b840, C4<0>, C4<0>;
L_0x55fb2cf2b220 .functor AND 1, L_0x55fb2cf2b600, L_0x55fb2cf2b840, C4<1>, C4<1>;
v0x55fb2c967380_0 .net "S", 0 0, L_0x55fb2cf2b190;  alias, 1 drivers
v0x55fb2c967420_0 .net "a", 0 0, L_0x55fb2cf2b600;  alias, 1 drivers
v0x55fb2c966430_0 .net "b", 0 0, L_0x55fb2cf2b840;  alias, 1 drivers
v0x55fb2c965ab0_0 .net "cout", 0 0, L_0x55fb2cf2b220;  alias, 1 drivers
S_0x55fb2cb9a470 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2b2b0 .functor XOR 1, L_0x55fb2cf2b190, L_0x55fb2cf2b930, C4<0>, C4<0>;
L_0x55fb2cf2b490 .functor AND 1, L_0x55fb2cf2b190, L_0x55fb2cf2b930, C4<1>, C4<1>;
v0x55fb2c965610_0 .net "S", 0 0, L_0x55fb2cf2b2b0;  alias, 1 drivers
v0x55fb2c9656d0_0 .net "a", 0 0, L_0x55fb2cf2b190;  alias, 1 drivers
v0x55fb2c964b10_0 .net "b", 0 0, L_0x55fb2cf2b930;  alias, 1 drivers
v0x55fb2c963bc0_0 .net "cout", 0 0, L_0x55fb2cf2b490;  alias, 1 drivers
S_0x55fb2cb9a600 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6a6960 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513ce58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf2c8d0 .functor XOR 6, L_0x7fd0c513ce58, RS_0x7fd0c52688d8, C4<000000>, C4<000000>;
v0x55fb2c932fb0_0 .net *"_ivl_0", 5 0, L_0x7fd0c513ce58;  1 drivers
v0x55fb2c932770_0 .net8 "a", 5 0, RS_0x7fd0c52688d8;  alias, 2 drivers
v0x55fb2c932370_0 .net "a_or_s", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c93a920_0 .net8 "b", 5 0, RS_0x7fd0c52688d8;  alias, 2 drivers
v0x55fb2c939fa0_0 .net "cout", 0 0, L_0x55fb2cf2ffc0;  alias, 1 drivers
v0x55fb2c939b00_0 .net "input_b", 5 0, L_0x55fb2cf2c8d0;  1 drivers
v0x55fb2c939ba0_0 .net "out", 5 0, L_0x55fb2cf2fca0;  alias, 1 drivers
S_0x55fb2cb9a790 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb9a600;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c62ca80 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2c935840_0 .net "S", 5 0, L_0x55fb2cf2fca0;  alias, 1 drivers
v0x55fb2c935900_0 .net8 "a", 5 0, RS_0x7fd0c52688d8;  alias, 2 drivers
v0x55fb2c934ec0_0 .net "b", 5 0, L_0x55fb2cf2c8d0;  alias, 1 drivers
v0x55fb2c934a20_0 .net "carin", 5 0, L_0x55fb2cf2fde0;  1 drivers
v0x55fb2c933e90_0 .net "cin", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c933ae0_0 .net "cout", 0 0, L_0x55fb2cf2ffc0;  alias, 1 drivers
L_0x55fb2cf2cea0 .part RS_0x7fd0c52688d8, 1, 1;
L_0x55fb2cf2cff0 .part L_0x55fb2cf2c8d0, 1, 1;
L_0x55fb2cf2d120 .part L_0x55fb2cf2fde0, 0, 1;
L_0x55fb2cf2d6c0 .part RS_0x7fd0c52688d8, 2, 1;
L_0x55fb2cf2d900 .part L_0x55fb2cf2c8d0, 2, 1;
L_0x55fb2cf2da30 .part L_0x55fb2cf2fde0, 1, 1;
L_0x55fb2cf2dfd0 .part RS_0x7fd0c52688d8, 3, 1;
L_0x55fb2cf2e100 .part L_0x55fb2cf2c8d0, 3, 1;
L_0x55fb2cf2e280 .part L_0x55fb2cf2fde0, 2, 1;
L_0x55fb2cf2e840 .part RS_0x7fd0c52688d8, 4, 1;
L_0x55fb2cf2e970 .part L_0x55fb2cf2c8d0, 4, 1;
L_0x55fb2cf2eaa0 .part L_0x55fb2cf2fde0, 3, 1;
L_0x55fb2cf2f0c0 .part RS_0x7fd0c52688d8, 5, 1;
L_0x55fb2cf2f1f0 .part L_0x55fb2cf2c8d0, 5, 1;
L_0x55fb2cf2f3a0 .part L_0x55fb2cf2fde0, 4, 1;
L_0x55fb2cf2f8a0 .part RS_0x7fd0c52688d8, 0, 1;
L_0x55fb2cf2fa60 .part L_0x55fb2cf2c8d0, 0, 1;
LS_0x55fb2cf2fca0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf2f5a0, L_0x55fb2cf2cb50, L_0x55fb2cf2d370, L_0x55fb2cf2dc80;
LS_0x55fb2cf2fca0_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cf2e4f0, L_0x55fb2cf2ee10;
L_0x55fb2cf2fca0 .concat8 [ 4 2 0 0], LS_0x55fb2cf2fca0_0_0, LS_0x55fb2cf2fca0_0_4;
LS_0x55fb2cf2fde0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf2f810, L_0x55fb2cf2ce10, L_0x55fb2cf2d630, L_0x55fb2cf2df40;
LS_0x55fb2cf2fde0_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cf2e7b0, L_0x55fb2cf2f030;
L_0x55fb2cf2fde0 .concat8 [ 4 2 0 0], LS_0x55fb2cf2fde0_0_0, LS_0x55fb2cf2fde0_0_4;
L_0x55fb2cf2ffc0 .part L_0x55fb2cf2fde0, 5, 1;
S_0x55fb2cb9a920 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb9a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2f810 .functor OR 1, L_0x55fb2cf2f510, L_0x55fb2cf2f730, C4<0>, C4<0>;
v0x55fb2c905d20_0 .net "S", 0 0, L_0x55fb2cf2f5a0;  1 drivers
v0x55fb2c905970_0 .net "a", 0 0, L_0x55fb2cf2f8a0;  1 drivers
v0x55fb2c904da0_0 .net "b", 0 0, L_0x55fb2cf2fa60;  1 drivers
v0x55fb2c904420_0 .net "c_1", 0 0, L_0x55fb2cf2f510;  1 drivers
v0x55fb2c903f80_0 .net "c_2", 0 0, L_0x55fb2cf2f730;  1 drivers
v0x55fb2c904020_0 .net "cin", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c9076d0_0 .net "cout", 0 0, L_0x55fb2cf2f810;  1 drivers
v0x55fb2c907770_0 .net "h_1_out", 0 0, L_0x55fb2cf2ec60;  1 drivers
S_0x55fb2cb9aab0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2ec60 .functor XOR 1, L_0x55fb2cf2f8a0, L_0x55fb2cf2fa60, C4<0>, C4<0>;
L_0x55fb2cf2f510 .functor AND 1, L_0x55fb2cf2f8a0, L_0x55fb2cf2fa60, C4<1>, C4<1>;
v0x55fb2c959940_0 .net "S", 0 0, L_0x55fb2cf2ec60;  alias, 1 drivers
v0x55fb2c9599e0_0 .net "a", 0 0, L_0x55fb2cf2f8a0;  alias, 1 drivers
v0x55fb2c959060_0 .net "b", 0 0, L_0x55fb2cf2fa60;  alias, 1 drivers
v0x55fb2c96b510_0 .net "cout", 0 0, L_0x55fb2cf2f510;  alias, 1 drivers
S_0x55fb2cb9ac40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2f5a0 .functor XOR 1, L_0x55fb2cf2ec60, L_0x7fd0c5137b60, C4<0>, C4<0>;
L_0x55fb2cf2f730 .functor AND 1, L_0x55fb2cf2ec60, L_0x7fd0c5137b60, C4<1>, C4<1>;
v0x55fb2c96ab90_0 .net "S", 0 0, L_0x55fb2cf2f5a0;  alias, 1 drivers
v0x55fb2c96ac50_0 .net "a", 0 0, L_0x55fb2cf2ec60;  alias, 1 drivers
v0x55fb2c96a6f0_0 .net "b", 0 0, L_0x7fd0c5137b60;  alias, 1 drivers
v0x55fb2c9081f0_0 .net "cout", 0 0, L_0x55fb2cf2f730;  alias, 1 drivers
S_0x55fb2cb9add0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb9a790;
 .timescale 0 0;
P_0x55fb2c5c3660 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb9af60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2ce10 .functor OR 1, L_0x55fb2cf2ca70, L_0x55fb2cf2cd30, C4<0>, C4<0>;
v0x55fb2c8fe6f0_0 .net "S", 0 0, L_0x55fb2cf2cb50;  1 drivers
v0x55fb2c8fe2f0_0 .net "a", 0 0, L_0x55fb2cf2cea0;  1 drivers
v0x55fb2c901860_0 .net "b", 0 0, L_0x55fb2cf2cff0;  1 drivers
v0x55fb2c900ee0_0 .net "c_1", 0 0, L_0x55fb2cf2ca70;  1 drivers
v0x55fb2c900a40_0 .net "c_2", 0 0, L_0x55fb2cf2cd30;  1 drivers
v0x55fb2c900ae0_0 .net "cin", 0 0, L_0x55fb2cf2d120;  1 drivers
v0x55fb2c957ad0_0 .net "cout", 0 0, L_0x55fb2cf2ce10;  1 drivers
v0x55fb2c957b70_0 .net "h_1_out", 0 0, L_0x55fb2cf2c940;  1 drivers
S_0x55fb2cb9b0f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2c940 .functor XOR 1, L_0x55fb2cf2cea0, L_0x55fb2cf2cff0, C4<0>, C4<0>;
L_0x55fb2cf2ca70 .functor AND 1, L_0x55fb2cf2cea0, L_0x55fb2cf2cff0, C4<1>, C4<1>;
v0x55fb2c906d50_0 .net "S", 0 0, L_0x55fb2cf2c940;  alias, 1 drivers
v0x55fb2c906df0_0 .net "a", 0 0, L_0x55fb2cf2cea0;  alias, 1 drivers
v0x55fb2c9068b0_0 .net "b", 0 0, L_0x55fb2cf2cff0;  alias, 1 drivers
v0x55fb2c902380_0 .net "cout", 0 0, L_0x55fb2cf2ca70;  alias, 1 drivers
S_0x55fb2cb9b280 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2cb50 .functor XOR 1, L_0x55fb2cf2c940, L_0x55fb2cf2d120, C4<0>, C4<0>;
L_0x55fb2cf2cd30 .functor AND 1, L_0x55fb2cf2c940, L_0x55fb2cf2d120, C4<1>, C4<1>;
v0x55fb2c8ffeb0_0 .net "S", 0 0, L_0x55fb2cf2cb50;  alias, 1 drivers
v0x55fb2c8fff70_0 .net "a", 0 0, L_0x55fb2cf2c940;  alias, 1 drivers
v0x55fb2c8ffb00_0 .net "b", 0 0, L_0x55fb2cf2d120;  alias, 1 drivers
v0x55fb2c8fef30_0 .net "cout", 0 0, L_0x55fb2cf2cd30;  alias, 1 drivers
S_0x55fb2cb9b410 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb9a790;
 .timescale 0 0;
P_0x55fb2c4069f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb9b5a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2d630 .functor OR 1, L_0x55fb2cf2d2e0, L_0x55fb2cf2d550, C4<0>, C4<0>;
v0x55fb2c951520_0 .net "S", 0 0, L_0x55fb2cf2d370;  1 drivers
v0x55fb2c9515e0_0 .net "a", 0 0, L_0x55fb2cf2d6c0;  1 drivers
v0x55fb2c950ba0_0 .net "b", 0 0, L_0x55fb2cf2d900;  1 drivers
v0x55fb2c950700_0 .net "c_1", 0 0, L_0x55fb2cf2d2e0;  1 drivers
v0x55fb2c94fc00_0 .net "c_2", 0 0, L_0x55fb2cf2d550;  1 drivers
v0x55fb2c94ecb0_0 .net "cin", 0 0, L_0x55fb2cf2da30;  1 drivers
v0x55fb2c94e330_0 .net "cout", 0 0, L_0x55fb2cf2d630;  1 drivers
v0x55fb2c94e3d0_0 .net "h_1_out", 0 0, L_0x55fb2cf2d250;  1 drivers
S_0x55fb2cb9b730 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2d250 .functor XOR 1, L_0x55fb2cf2d6c0, L_0x55fb2cf2d900, C4<0>, C4<0>;
L_0x55fb2cf2d2e0 .functor AND 1, L_0x55fb2cf2d6c0, L_0x55fb2cf2d900, C4<1>, C4<1>;
v0x55fb2c957120_0 .net "S", 0 0, L_0x55fb2cf2d250;  alias, 1 drivers
v0x55fb2c9571c0_0 .net "a", 0 0, L_0x55fb2cf2d6c0;  alias, 1 drivers
v0x55fb2c954ce0_0 .net "b", 0 0, L_0x55fb2cf2d900;  alias, 1 drivers
v0x55fb2c953d90_0 .net "cout", 0 0, L_0x55fb2cf2d2e0;  alias, 1 drivers
S_0x55fb2cb9b8c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2d370 .functor XOR 1, L_0x55fb2cf2d250, L_0x55fb2cf2da30, C4<0>, C4<0>;
L_0x55fb2cf2d550 .functor AND 1, L_0x55fb2cf2d250, L_0x55fb2cf2da30, C4<1>, C4<1>;
v0x55fb2c953410_0 .net "S", 0 0, L_0x55fb2cf2d370;  alias, 1 drivers
v0x55fb2c9534b0_0 .net "a", 0 0, L_0x55fb2cf2d250;  alias, 1 drivers
v0x55fb2c952f70_0 .net "b", 0 0, L_0x55fb2cf2da30;  alias, 1 drivers
v0x55fb2c952470_0 .net "cout", 0 0, L_0x55fb2cf2d550;  alias, 1 drivers
S_0x55fb2cb9ba50 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb9a790;
 .timescale 0 0;
P_0x55fb2c364bb0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb9bbe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2df40 .functor OR 1, L_0x55fb2cf2dbf0, L_0x55fb2cf2de60, C4<0>, C4<0>;
v0x55fb2c94a6e0_0 .net "S", 0 0, L_0x55fb2cf2dc80;  1 drivers
v0x55fb2c94a7a0_0 .net "a", 0 0, L_0x55fb2cf2dfd0;  1 drivers
v0x55fb2c949b10_0 .net "b", 0 0, L_0x55fb2cf2e100;  1 drivers
v0x55fb2c949190_0 .net "c_1", 0 0, L_0x55fb2cf2dbf0;  1 drivers
v0x55fb2c948cf0_0 .net "c_2", 0 0, L_0x55fb2cf2de60;  1 drivers
v0x55fb2c956600_0 .net "cin", 0 0, L_0x55fb2cf2e280;  1 drivers
v0x55fb2c955c80_0 .net "cout", 0 0, L_0x55fb2cf2df40;  1 drivers
v0x55fb2c955d20_0 .net "h_1_out", 0 0, L_0x55fb2cf2db60;  1 drivers
S_0x55fb2cb9bd70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2db60 .functor XOR 1, L_0x55fb2cf2dfd0, L_0x55fb2cf2e100, C4<0>, C4<0>;
L_0x55fb2cf2dbf0 .functor AND 1, L_0x55fb2cf2dfd0, L_0x55fb2cf2e100, C4<1>, C4<1>;
v0x55fb2c94de90_0 .net "S", 0 0, L_0x55fb2cf2db60;  alias, 1 drivers
v0x55fb2c94df30_0 .net "a", 0 0, L_0x55fb2cf2dfd0;  alias, 1 drivers
v0x55fb2c94d390_0 .net "b", 0 0, L_0x55fb2cf2e100;  alias, 1 drivers
v0x55fb2c94c440_0 .net "cout", 0 0, L_0x55fb2cf2dbf0;  alias, 1 drivers
S_0x55fb2cb9bf00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2dc80 .functor XOR 1, L_0x55fb2cf2db60, L_0x55fb2cf2e280, C4<0>, C4<0>;
L_0x55fb2cf2de60 .functor AND 1, L_0x55fb2cf2db60, L_0x55fb2cf2e280, C4<1>, C4<1>;
v0x55fb2c94bac0_0 .net "S", 0 0, L_0x55fb2cf2dc80;  alias, 1 drivers
v0x55fb2c94bb60_0 .net "a", 0 0, L_0x55fb2cf2db60;  alias, 1 drivers
v0x55fb2c94b620_0 .net "b", 0 0, L_0x55fb2cf2e280;  alias, 1 drivers
v0x55fb2c94aa90_0 .net "cout", 0 0, L_0x55fb2cf2de60;  alias, 1 drivers
S_0x55fb2cb9c090 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cb9a790;
 .timescale 0 0;
P_0x55fb2ca04630 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cb9c220 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9c090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2e7b0 .functor OR 1, L_0x55fb2cf2e460, L_0x55fb2cf2e6d0, C4<0>, C4<0>;
v0x55fb2c9417e0_0 .net "S", 0 0, L_0x55fb2cf2e4f0;  1 drivers
v0x55fb2c940890_0 .net "a", 0 0, L_0x55fb2cf2e840;  1 drivers
v0x55fb2c93ff10_0 .net "b", 0 0, L_0x55fb2cf2e970;  1 drivers
v0x55fb2c93fa70_0 .net "c_1", 0 0, L_0x55fb2cf2e460;  1 drivers
v0x55fb2c93eee0_0 .net "c_2", 0 0, L_0x55fb2cf2e6d0;  1 drivers
v0x55fb2c93ef80_0 .net "cin", 0 0, L_0x55fb2cf2eaa0;  1 drivers
v0x55fb2c93eb30_0 .net "cout", 0 0, L_0x55fb2cf2e7b0;  1 drivers
v0x55fb2c93ebd0_0 .net "h_1_out", 0 0, L_0x55fb2cf2e3b0;  1 drivers
S_0x55fb2cb9c3b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9c220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2e3b0 .functor XOR 1, L_0x55fb2cf2e840, L_0x55fb2cf2e970, C4<0>, C4<0>;
L_0x55fb2cf2e460 .functor AND 1, L_0x55fb2cf2e840, L_0x55fb2cf2e970, C4<1>, C4<1>;
v0x55fb2c9557e0_0 .net "S", 0 0, L_0x55fb2cf2e3b0;  alias, 1 drivers
v0x55fb2c946490_0 .net "a", 0 0, L_0x55fb2cf2e840;  alias, 1 drivers
v0x55fb2c946550_0 .net "b", 0 0, L_0x55fb2cf2e970;  alias, 1 drivers
v0x55fb2c944050_0 .net "cout", 0 0, L_0x55fb2cf2e460;  alias, 1 drivers
S_0x55fb2cb9c540 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9c220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2e4f0 .functor XOR 1, L_0x55fb2cf2e3b0, L_0x55fb2cf2eaa0, C4<0>, C4<0>;
L_0x55fb2cf2e6d0 .functor AND 1, L_0x55fb2cf2e3b0, L_0x55fb2cf2eaa0, C4<1>, C4<1>;
v0x55fb2c943100_0 .net "S", 0 0, L_0x55fb2cf2e4f0;  alias, 1 drivers
v0x55fb2c9431c0_0 .net "a", 0 0, L_0x55fb2cf2e3b0;  alias, 1 drivers
v0x55fb2c942780_0 .net "b", 0 0, L_0x55fb2cf2eaa0;  alias, 1 drivers
v0x55fb2c9422e0_0 .net "cout", 0 0, L_0x55fb2cf2e6d0;  alias, 1 drivers
S_0x55fb2cb9c6d0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cb9a790;
 .timescale 0 0;
P_0x55fb2c8c96f0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cb9c860 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf2f030 .functor OR 1, L_0x55fb2cf2ed80, L_0x55fb2cf2ef50, C4<0>, C4<0>;
v0x55fb2c93b440_0 .net "S", 0 0, L_0x55fb2cf2ee10;  1 drivers
v0x55fb2c93b500_0 .net "a", 0 0, L_0x55fb2cf2f0c0;  1 drivers
v0x55fb2c939000_0 .net "b", 0 0, L_0x55fb2cf2f1f0;  1 drivers
v0x55fb2c9380b0_0 .net "c_1", 0 0, L_0x55fb2cf2ed80;  1 drivers
v0x55fb2c937730_0 .net "c_2", 0 0, L_0x55fb2cf2ef50;  1 drivers
v0x55fb2c937290_0 .net "cin", 0 0, L_0x55fb2cf2f3a0;  1 drivers
v0x55fb2c936790_0 .net "cout", 0 0, L_0x55fb2cf2f030;  1 drivers
v0x55fb2c936830_0 .net "h_1_out", 0 0, L_0x55fb2cf2ecd0;  1 drivers
S_0x55fb2cb9c9f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2ecd0 .functor XOR 1, L_0x55fb2cf2f0c0, L_0x55fb2cf2f1f0, C4<0>, C4<0>;
L_0x55fb2cf2ed80 .functor AND 1, L_0x55fb2cf2f0c0, L_0x55fb2cf2f1f0, C4<1>, C4<1>;
v0x55fb2c93df60_0 .net "S", 0 0, L_0x55fb2cf2ecd0;  alias, 1 drivers
v0x55fb2c93e020_0 .net "a", 0 0, L_0x55fb2cf2f0c0;  alias, 1 drivers
v0x55fb2c93d720_0 .net "b", 0 0, L_0x55fb2cf2f1f0;  alias, 1 drivers
v0x55fb2c93d320_0 .net "cout", 0 0, L_0x55fb2cf2ed80;  alias, 1 drivers
S_0x55fb2cb9cb80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9c860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf2ee10 .functor XOR 1, L_0x55fb2cf2ecd0, L_0x55fb2cf2f3a0, C4<0>, C4<0>;
L_0x55fb2cf2ef50 .functor AND 1, L_0x55fb2cf2ecd0, L_0x55fb2cf2f3a0, C4<1>, C4<1>;
v0x55fb2c945970_0 .net "S", 0 0, L_0x55fb2cf2ee10;  alias, 1 drivers
v0x55fb2c945a10_0 .net "a", 0 0, L_0x55fb2cf2ecd0;  alias, 1 drivers
v0x55fb2c944ff0_0 .net "b", 0 0, L_0x55fb2cf2f3a0;  alias, 1 drivers
v0x55fb2c944b50_0 .net "cout", 0 0, L_0x55fb2cf2ef50;  alias, 1 drivers
S_0x55fb2cb9cd10 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca04e00 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513ccf0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf1d750 .functor XOR 2, L_0x7fd0c513ccf0, L_0x55fb2cf0e3a0, C4<00>, C4<00>;
v0x55fb2c860150_0 .net *"_ivl_0", 1 0, L_0x7fd0c513ccf0;  1 drivers
v0x55fb2c85f580_0 .net "a", 1 0, L_0x55fb2cf0e270;  alias, 1 drivers
v0x55fb2c85f640_0 .net "a_or_s", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c85ec00_0 .net "b", 1 0, L_0x55fb2cf0e3a0;  alias, 1 drivers
v0x55fb2c85eca0_0 .net "cout", 0 0, L_0x55fb2cf1eb50;  alias, 1 drivers
v0x55fb2c85e760_0 .net "input_b", 1 0, L_0x55fb2cf1d750;  1 drivers
v0x55fb2c864710_0 .net "out", 1 0, L_0x55fb2cf1e980;  alias, 1 drivers
S_0x55fb2cb9cea0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb9cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c940010 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c862df0_0 .net "S", 1 0, L_0x55fb2cf1e980;  alias, 1 drivers
v0x55fb2c862e90_0 .net "a", 1 0, L_0x55fb2cf0e270;  alias, 1 drivers
v0x55fb2c861ea0_0 .net "b", 1 0, L_0x55fb2cf1d750;  alias, 1 drivers
v0x55fb2c861520_0 .net "carin", 1 0, L_0x55fb2cf1eab0;  1 drivers
v0x55fb2c861080_0 .net "cin", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c860500_0 .net "cout", 0 0, L_0x55fb2cf1eb50;  alias, 1 drivers
L_0x55fb2cf1dfa0 .part L_0x55fb2cf0e270, 1, 1;
L_0x55fb2cf1e0d0 .part L_0x55fb2cf1d750, 1, 1;
L_0x55fb2cf1e200 .part L_0x55fb2cf1eab0, 0, 1;
L_0x55fb2cf1e690 .part L_0x55fb2cf0e270, 0, 1;
L_0x55fb2cf1e7c0 .part L_0x55fb2cf1d750, 0, 1;
L_0x55fb2cf1e980 .concat8 [ 1 1 0 0], L_0x55fb2cf1e410, L_0x55fb2cf1dcd0;
L_0x55fb2cf1eab0 .concat8 [ 1 1 0 0], L_0x55fb2cf1e620, L_0x55fb2cf1df30;
L_0x55fb2cf1eb50 .part L_0x55fb2cf1eab0, 1, 1;
S_0x55fb2cb9d030 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb9cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1e620 .functor OR 1, L_0x55fb2cf1e3a0, L_0x55fb2cf1e560, C4<0>, C4<0>;
v0x55fb2c86a940_0 .net "S", 0 0, L_0x55fb2cf1e410;  1 drivers
v0x55fb2c86aa00_0 .net "a", 0 0, L_0x55fb2cf1e690;  1 drivers
v0x55fb2c869fc0_0 .net "b", 0 0, L_0x55fb2cf1e7c0;  1 drivers
v0x55fb2c869b20_0 .net "c_1", 0 0, L_0x55fb2cf1e3a0;  1 drivers
v0x55fb2c868f90_0 .net "c_2", 0 0, L_0x55fb2cf1e560;  1 drivers
v0x55fb2c868be0_0 .net "cin", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c868010_0 .net "cout", 0 0, L_0x55fb2cf1e620;  1 drivers
v0x55fb2c8680b0_0 .net "h_1_out", 0 0, L_0x55fb2cf1e330;  1 drivers
S_0x55fb2cb9d1c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1e330 .functor XOR 1, L_0x55fb2cf1e690, L_0x55fb2cf1e7c0, C4<0>, C4<0>;
L_0x55fb2cf1e3a0 .functor AND 1, L_0x55fb2cf1e690, L_0x55fb2cf1e7c0, C4<1>, C4<1>;
v0x55fb2c870540_0 .net "S", 0 0, L_0x55fb2cf1e330;  alias, 1 drivers
v0x55fb2c86e100_0 .net "a", 0 0, L_0x55fb2cf1e690;  alias, 1 drivers
v0x55fb2c86e1c0_0 .net "b", 0 0, L_0x55fb2cf1e7c0;  alias, 1 drivers
v0x55fb2c86d1b0_0 .net "cout", 0 0, L_0x55fb2cf1e3a0;  alias, 1 drivers
S_0x55fb2cb9d350 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1e410 .functor XOR 1, L_0x55fb2cf1e330, L_0x7fd0c5137b18, C4<0>, C4<0>;
L_0x55fb2cf1e560 .functor AND 1, L_0x55fb2cf1e330, L_0x7fd0c5137b18, C4<1>, C4<1>;
v0x55fb2c86c830_0 .net "S", 0 0, L_0x55fb2cf1e410;  alias, 1 drivers
v0x55fb2c86c8d0_0 .net "a", 0 0, L_0x55fb2cf1e330;  alias, 1 drivers
v0x55fb2c86c390_0 .net "b", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c86b890_0 .net "cout", 0 0, L_0x55fb2cf1e560;  alias, 1 drivers
S_0x55fb2cb9d4e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb9cea0;
 .timescale 0 0;
P_0x55fb2ca159f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb9d670 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1df30 .functor OR 1, L_0x55fb2cf1dc10, L_0x55fb2cf1de70, C4<0>, C4<0>;
v0x55fb2c84df50_0 .net "S", 0 0, L_0x55fb2cf1dcd0;  1 drivers
v0x55fb2c84b490_0 .net "a", 0 0, L_0x55fb2cf1dfa0;  1 drivers
v0x55fb2c84c8a0_0 .net "b", 0 0, L_0x55fb2cf1e0d0;  1 drivers
v0x55fb2c84bf20_0 .net "c_1", 0 0, L_0x55fb2cf1dc10;  1 drivers
v0x55fb2c84ba80_0 .net "c_2", 0 0, L_0x55fb2cf1de70;  1 drivers
v0x55fb2c84bb20_0 .net "cin", 0 0, L_0x55fb2cf1e200;  1 drivers
v0x55fb2c865230_0 .net "cout", 0 0, L_0x55fb2cf1df30;  1 drivers
v0x55fb2c8652d0_0 .net "h_1_out", 0 0, L_0x55fb2cf1db00;  1 drivers
S_0x55fb2cb9d800 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1db00 .functor XOR 1, L_0x55fb2cf1dfa0, L_0x55fb2cf1e0d0, C4<0>, C4<0>;
L_0x55fb2cf1dc10 .functor AND 1, L_0x55fb2cf1dfa0, L_0x55fb2cf1e0d0, C4<1>, C4<1>;
v0x55fb2c867690_0 .net "S", 0 0, L_0x55fb2cf1db00;  alias, 1 drivers
v0x55fb2c867730_0 .net "a", 0 0, L_0x55fb2cf1dfa0;  alias, 1 drivers
v0x55fb2c86fa20_0 .net "b", 0 0, L_0x55fb2cf1e0d0;  alias, 1 drivers
v0x55fb2c86f0a0_0 .net "cout", 0 0, L_0x55fb2cf1dc10;  alias, 1 drivers
S_0x55fb2cb9d990 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1dcd0 .functor XOR 1, L_0x55fb2cf1db00, L_0x55fb2cf1e200, C4<0>, C4<0>;
L_0x55fb2cf1de70 .functor AND 1, L_0x55fb2cf1db00, L_0x55fb2cf1e200, C4<1>, C4<1>;
v0x55fb2c86ec00_0 .net "S", 0 0, L_0x55fb2cf1dcd0;  alias, 1 drivers
v0x55fb2c86ecc0_0 .net "a", 0 0, L_0x55fb2cf1db00;  alias, 1 drivers
v0x55fb2c84ed70_0 .net "b", 0 0, L_0x55fb2cf1e200;  alias, 1 drivers
v0x55fb2c84e3f0_0 .net "cout", 0 0, L_0x55fb2cf1de70;  alias, 1 drivers
S_0x55fb2cb9db20 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c94b3e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513cd38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf1ec40 .functor XOR 2, L_0x7fd0c513cd38, L_0x55fb2cf0e5b0, C4<00>, C4<00>;
v0x55fb2c834c20_0 .net *"_ivl_0", 1 0, L_0x7fd0c513cd38;  1 drivers
v0x55fb2c834870_0 .net "a", 1 0, L_0x55fb2cf0e480;  alias, 1 drivers
v0x55fb2c833ca0_0 .net "a_or_s", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c833320_0 .net "b", 1 0, L_0x55fb2cf0e5b0;  alias, 1 drivers
v0x55fb2c8333c0_0 .net "cout", 0 0, L_0x55fb2cf1fd00;  alias, 1 drivers
v0x55fb2c83b6b0_0 .net "input_b", 1 0, L_0x55fb2cf1ec40;  1 drivers
v0x55fb2c83ad30_0 .net "out", 1 0, L_0x55fb2cf1fb30;  alias, 1 drivers
S_0x55fb2cb9dcb0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cb9db20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c944910 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c838020_0 .net "S", 1 0, L_0x55fb2cf1fb30;  alias, 1 drivers
v0x55fb2c8380c0_0 .net "a", 1 0, L_0x55fb2cf0e480;  alias, 1 drivers
v0x55fb2c837520_0 .net "b", 1 0, L_0x55fb2cf1ec40;  alias, 1 drivers
v0x55fb2c8365d0_0 .net "carin", 1 0, L_0x55fb2cf1fc60;  1 drivers
v0x55fb2c835c50_0 .net "cin", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c8357b0_0 .net "cout", 0 0, L_0x55fb2cf1fd00;  alias, 1 drivers
L_0x55fb2cf1f150 .part L_0x55fb2cf0e480, 1, 1;
L_0x55fb2cf1f280 .part L_0x55fb2cf1ec40, 1, 1;
L_0x55fb2cf1f3b0 .part L_0x55fb2cf1fc60, 0, 1;
L_0x55fb2cf1f840 .part L_0x55fb2cf0e480, 0, 1;
L_0x55fb2cf1f970 .part L_0x55fb2cf1ec40, 0, 1;
L_0x55fb2cf1fb30 .concat8 [ 1 1 0 0], L_0x55fb2cf1f5c0, L_0x55fb2cf1ee80;
L_0x55fb2cf1fc60 .concat8 [ 1 1 0 0], L_0x55fb2cf1f7d0, L_0x55fb2cf1f0e0;
L_0x55fb2cf1fd00 .part L_0x55fb2cf1fc60, 1, 1;
S_0x55fb2cb9de40 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb9dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1f7d0 .functor OR 1, L_0x55fb2cf1f550, L_0x55fb2cf1f710, C4<0>, C4<0>;
v0x55fb2c857df0_0 .net "S", 0 0, L_0x55fb2cf1f5c0;  1 drivers
v0x55fb2c857950_0 .net "a", 0 0, L_0x55fb2cf1f840;  1 drivers
v0x55fb2c85b0a0_0 .net "b", 0 0, L_0x55fb2cf1f970;  1 drivers
v0x55fb2c85a720_0 .net "c_1", 0 0, L_0x55fb2cf1f550;  1 drivers
v0x55fb2c85a280_0 .net "c_2", 0 0, L_0x55fb2cf1f710;  1 drivers
v0x55fb2c85a320_0 .net "cin", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c8557f0_0 .net "cout", 0 0, L_0x55fb2cf1f7d0;  1 drivers
v0x55fb2c855890_0 .net "h_1_out", 0 0, L_0x55fb2cf1f4e0;  1 drivers
S_0x55fb2cb9dfd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1f4e0 .functor XOR 1, L_0x55fb2cf1f840, L_0x55fb2cf1f970, C4<0>, C4<0>;
L_0x55fb2cf1f550 .functor AND 1, L_0x55fb2cf1f840, L_0x55fb2cf1f970, C4<1>, C4<1>;
v0x55fb2c863d90_0 .net "S", 0 0, L_0x55fb2cf1f4e0;  alias, 1 drivers
v0x55fb2c863e30_0 .net "a", 0 0, L_0x55fb2cf1f840;  alias, 1 drivers
v0x55fb2c8638f0_0 .net "b", 0 0, L_0x55fb2cf1f970;  alias, 1 drivers
v0x55fb2c85bbc0_0 .net "cout", 0 0, L_0x55fb2cf1f550;  alias, 1 drivers
S_0x55fb2cb9e160 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1f5c0 .functor XOR 1, L_0x55fb2cf1f4e0, L_0x7fd0c5137b18, C4<0>, C4<0>;
L_0x55fb2cf1f710 .functor AND 1, L_0x55fb2cf1f4e0, L_0x7fd0c5137b18, C4<1>, C4<1>;
v0x55fb2c8596f0_0 .net "S", 0 0, L_0x55fb2cf1f5c0;  alias, 1 drivers
v0x55fb2c8597b0_0 .net "a", 0 0, L_0x55fb2cf1f4e0;  alias, 1 drivers
v0x55fb2c859340_0 .net "b", 0 0, L_0x7fd0c5137b18;  alias, 1 drivers
v0x55fb2c858770_0 .net "cout", 0 0, L_0x55fb2cf1f710;  alias, 1 drivers
S_0x55fb2cb9e2f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb9dcb0;
 .timescale 0 0;
P_0x55fb2c82f340 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb9e480 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1f0e0 .functor OR 1, L_0x55fb2cf1edc0, L_0x55fb2cf1f020, C4<0>, C4<0>;
v0x55fb2c854350_0 .net "S", 0 0, L_0x55fb2cf1ee80;  1 drivers
v0x55fb2c853eb0_0 .net "a", 0 0, L_0x55fb2cf1f150;  1 drivers
v0x55fb2c83c1d0_0 .net "b", 0 0, L_0x55fb2cf1f280;  1 drivers
v0x55fb2c839d90_0 .net "c_1", 0 0, L_0x55fb2cf1edc0;  1 drivers
v0x55fb2c838e40_0 .net "c_2", 0 0, L_0x55fb2cf1f020;  1 drivers
v0x55fb2c838ee0_0 .net "cin", 0 0, L_0x55fb2cf1f3b0;  1 drivers
v0x55fb2c8384c0_0 .net "cout", 0 0, L_0x55fb2cf1f0e0;  1 drivers
v0x55fb2c838560_0 .net "h_1_out", 0 0, L_0x55fb2cf1ecb0;  1 drivers
S_0x55fb2cb9e610 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1ecb0 .functor XOR 1, L_0x55fb2cf1f150, L_0x55fb2cf1f280, C4<0>, C4<0>;
L_0x55fb2cf1edc0 .functor AND 1, L_0x55fb2cf1f150, L_0x55fb2cf1f280, C4<1>, C4<1>;
v0x55fb2c853320_0 .net "S", 0 0, L_0x55fb2cf1ecb0;  alias, 1 drivers
v0x55fb2c8533c0_0 .net "a", 0 0, L_0x55fb2cf1f150;  alias, 1 drivers
v0x55fb2c852f70_0 .net "b", 0 0, L_0x55fb2cf1f280;  alias, 1 drivers
v0x55fb2c8523a0_0 .net "cout", 0 0, L_0x55fb2cf1edc0;  alias, 1 drivers
S_0x55fb2cb9e7a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1ee80 .functor XOR 1, L_0x55fb2cf1ecb0, L_0x55fb2cf1f3b0, C4<0>, C4<0>;
L_0x55fb2cf1f020 .functor AND 1, L_0x55fb2cf1ecb0, L_0x55fb2cf1f3b0, C4<1>, C4<1>;
v0x55fb2c851a20_0 .net "S", 0 0, L_0x55fb2cf1ee80;  alias, 1 drivers
v0x55fb2c851ae0_0 .net "a", 0 0, L_0x55fb2cf1ecb0;  alias, 1 drivers
v0x55fb2c851580_0 .net "b", 0 0, L_0x55fb2cf1f3b0;  alias, 1 drivers
v0x55fb2c854cd0_0 .net "cout", 0 0, L_0x55fb2cf1f020;  alias, 1 drivers
S_0x55fb2cb9e930 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c713930 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c7f7bd0_0 .net "S", 7 0, L_0x55fb2cf34800;  alias, 1 drivers
v0x55fb2c7f7c70_0 .net8 "a", 7 0, RS_0x7fd0c526c118;  alias, 2 drivers
v0x55fb2c8abdc0_0 .net8 "b", 7 0, RS_0x7fd0c526c148;  alias, 2 drivers
v0x55fb2c8a9980_0 .net "carin", 7 0, L_0x55fb2cf34970;  1 drivers
v0x55fb2c8a8a30_0 .net "cin", 0 0, L_0x55fb2cf2ffc0;  alias, 1 drivers
v0x55fb2c8a80b0_0 .net "cout", 0 0, L_0x55fb2cf34df0;  alias, 1 drivers
L_0x55fb2cf30900 .part RS_0x7fd0c526c118, 1, 1;
L_0x55fb2cf30ae0 .part RS_0x7fd0c526c148, 1, 1;
L_0x55fb2cf30ca0 .part L_0x55fb2cf34970, 0, 1;
L_0x55fb2cf311a0 .part RS_0x7fd0c526c118, 2, 1;
L_0x55fb2cf312d0 .part RS_0x7fd0c526c148, 2, 1;
L_0x55fb2cf31400 .part L_0x55fb2cf34970, 1, 1;
L_0x55fb2cf319f0 .part RS_0x7fd0c526c118, 3, 1;
L_0x55fb2cf31b20 .part RS_0x7fd0c526c148, 3, 1;
L_0x55fb2cf31ca0 .part L_0x55fb2cf34970, 2, 1;
L_0x55fb2cf32260 .part RS_0x7fd0c526c118, 4, 1;
L_0x55fb2cf32390 .part RS_0x7fd0c526c148, 4, 1;
L_0x55fb2cf324c0 .part L_0x55fb2cf34970, 3, 1;
L_0x55fb2cf32ae0 .part RS_0x7fd0c526c118, 5, 1;
L_0x55fb2cf32d20 .part RS_0x7fd0c526c148, 5, 1;
L_0x55fb2cf32f50 .part L_0x55fb2cf34970, 4, 1;
L_0x55fb2cf33410 .part RS_0x7fd0c526c118, 6, 1;
L_0x55fb2cf335d0 .part RS_0x7fd0c526c148, 6, 1;
L_0x55fb2cf33700 .part L_0x55fb2cf34970, 5, 1;
L_0x55fb2cf33cd0 .part RS_0x7fd0c526c118, 7, 1;
L_0x55fb2cf33e00 .part RS_0x7fd0c526c148, 7, 1;
L_0x55fb2cf33830 .part L_0x55fb2cf34970, 6, 1;
L_0x55fb2cf34570 .part RS_0x7fd0c526c118, 0, 1;
L_0x55fb2cf346d0 .part RS_0x7fd0c526c148, 0, 1;
LS_0x55fb2cf34800_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf341b0, L_0x55fb2cf305b0, L_0x55fb2cf30ef0, L_0x55fb2cf316a0;
LS_0x55fb2cf34800_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf31f10, L_0x55fb2cf32830, L_0x55fb2cf330c0, L_0x55fb2cf33a10;
L_0x55fb2cf34800 .concat8 [ 4 4 0 0], LS_0x55fb2cf34800_0_0, LS_0x55fb2cf34800_0_4;
LS_0x55fb2cf34970_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf344e0, L_0x55fb2cf30870, L_0x55fb2cf31110, L_0x55fb2cf31960;
LS_0x55fb2cf34970_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf321d0, L_0x55fb2cf32a50, L_0x55fb2cf33380, L_0x55fb2cf33c40;
L_0x55fb2cf34970 .concat8 [ 4 4 0 0], LS_0x55fb2cf34970_0_0, LS_0x55fb2cf34970_0_4;
L_0x55fb2cf34df0 .part L_0x55fb2cf34970, 7, 1;
S_0x55fb2cb9eac0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cb9e930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf344e0 .functor OR 1, L_0x55fb2cf34120, L_0x55fb2cf34340, C4<0>, C4<0>;
v0x55fb2c8185e0_0 .net "S", 0 0, L_0x55fb2cf341b0;  1 drivers
v0x55fb2c817ba0_0 .net "a", 0 0, L_0x55fb2cf34570;  1 drivers
v0x55fb2c817700_0 .net "b", 0 0, L_0x55fb2cf346d0;  1 drivers
v0x55fb2c830ec0_0 .net "c_1", 0 0, L_0x55fb2cf34120;  1 drivers
v0x55fb2c82ea80_0 .net "c_2", 0 0, L_0x55fb2cf34340;  1 drivers
v0x55fb2c82db30_0 .net "cin", 0 0, L_0x55fb2cf2ffc0;  alias, 1 drivers
v0x55fb2c82dbd0_0 .net "cout", 0 0, L_0x55fb2cf344e0;  1 drivers
v0x55fb2c82d1b0_0 .net "h_1_out", 0 0, L_0x55fb2cf34070;  1 drivers
S_0x55fb2cb9ec50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf34070 .functor XOR 1, L_0x55fb2cf34570, L_0x55fb2cf346d0, C4<0>, C4<0>;
L_0x55fb2cf34120 .functor AND 1, L_0x55fb2cf34570, L_0x55fb2cf346d0, C4<1>, C4<1>;
v0x55fb2c83a890_0 .net "S", 0 0, L_0x55fb2cf34070;  alias, 1 drivers
v0x55fb2c83a930_0 .net "a", 0 0, L_0x55fb2cf34570;  alias, 1 drivers
v0x55fb2c81a9f0_0 .net "b", 0 0, L_0x55fb2cf346d0;  alias, 1 drivers
v0x55fb2c81a070_0 .net "cout", 0 0, L_0x55fb2cf34120;  alias, 1 drivers
S_0x55fb2cb9ede0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf341b0 .functor XOR 1, L_0x55fb2cf34070, L_0x55fb2cf2ffc0, C4<0>, C4<0>;
L_0x55fb2cf34340 .functor AND 1, L_0x55fb2cf34070, L_0x55fb2cf2ffc0, C4<1>, C4<1>;
v0x55fb2c819bd0_0 .net "S", 0 0, L_0x55fb2cf341b0;  alias, 1 drivers
v0x55fb2c819c90_0 .net "a", 0 0, L_0x55fb2cf34070;  alias, 1 drivers
v0x55fb2c817110_0 .net "b", 0 0, L_0x55fb2cf2ffc0;  alias, 1 drivers
v0x55fb2c818520_0 .net "cout", 0 0, L_0x55fb2cf34340;  alias, 1 drivers
S_0x55fb2cb9ef70 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c73ff10 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cb9f100 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9ef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf30870 .functor OR 1, L_0x55fb2cf304d0, L_0x55fb2cf30790, C4<0>, C4<0>;
v0x55fb2c8303a0_0 .net "S", 0 0, L_0x55fb2cf305b0;  1 drivers
v0x55fb2c830460_0 .net "a", 0 0, L_0x55fb2cf30900;  1 drivers
v0x55fb2c82fa20_0 .net "b", 0 0, L_0x55fb2cf30ae0;  1 drivers
v0x55fb2c82f580_0 .net "c_1", 0 0, L_0x55fb2cf304d0;  1 drivers
v0x55fb2c827840_0 .net "c_2", 0 0, L_0x55fb2cf30790;  1 drivers
v0x55fb2c825370_0 .net "cin", 0 0, L_0x55fb2cf30ca0;  1 drivers
v0x55fb2c824fc0_0 .net "cout", 0 0, L_0x55fb2cf30870;  1 drivers
v0x55fb2c825060_0 .net "h_1_out", 0 0, L_0x55fb2cf303d0;  1 drivers
S_0x55fb2cb9f290 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9f100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf303d0 .functor XOR 1, L_0x55fb2cf30900, L_0x55fb2cf30ae0, C4<0>, C4<0>;
L_0x55fb2cf304d0 .functor AND 1, L_0x55fb2cf30900, L_0x55fb2cf30ae0, C4<1>, C4<1>;
v0x55fb2c82cd10_0 .net "S", 0 0, L_0x55fb2cf303d0;  alias, 1 drivers
v0x55fb2c82cdb0_0 .net "a", 0 0, L_0x55fb2cf30900;  alias, 1 drivers
v0x55fb2c82c180_0 .net "b", 0 0, L_0x55fb2cf30ae0;  alias, 1 drivers
v0x55fb2c82bdd0_0 .net "cout", 0 0, L_0x55fb2cf304d0;  alias, 1 drivers
S_0x55fb2cb9f420 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9f100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf305b0 .functor XOR 1, L_0x55fb2cf303d0, L_0x55fb2cf30ca0, C4<0>, C4<0>;
L_0x55fb2cf30790 .functor AND 1, L_0x55fb2cf303d0, L_0x55fb2cf30ca0, C4<1>, C4<1>;
v0x55fb2c82b200_0 .net "S", 0 0, L_0x55fb2cf305b0;  alias, 1 drivers
v0x55fb2c82b2a0_0 .net "a", 0 0, L_0x55fb2cf303d0;  alias, 1 drivers
v0x55fb2c82a880_0 .net "b", 0 0, L_0x55fb2cf30ca0;  alias, 1 drivers
v0x55fb2c82a3e0_0 .net "cout", 0 0, L_0x55fb2cf30790;  alias, 1 drivers
S_0x55fb2cb9f5b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c7194e0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cb9f740 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf31110 .functor OR 1, L_0x55fb2cf30e60, L_0x55fb2cf31030, C4<0>, C4<0>;
v0x55fb2c821470_0 .net "S", 0 0, L_0x55fb2cf30ef0;  1 drivers
v0x55fb2c821530_0 .net "a", 0 0, L_0x55fb2cf311a0;  1 drivers
v0x55fb2c81efa0_0 .net "b", 0 0, L_0x55fb2cf312d0;  1 drivers
v0x55fb2c81ebf0_0 .net "c_1", 0 0, L_0x55fb2cf30e60;  1 drivers
v0x55fb2c81e020_0 .net "c_2", 0 0, L_0x55fb2cf31030;  1 drivers
v0x55fb2c81e0c0_0 .net "cin", 0 0, L_0x55fb2cf31400;  1 drivers
v0x55fb2c81d6a0_0 .net "cout", 0 0, L_0x55fb2cf31110;  1 drivers
v0x55fb2c81d740_0 .net "h_1_out", 0 0, L_0x55fb2cf30dd0;  1 drivers
S_0x55fb2cb9f8d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf30dd0 .functor XOR 1, L_0x55fb2cf311a0, L_0x55fb2cf312d0, C4<0>, C4<0>;
L_0x55fb2cf30e60 .functor AND 1, L_0x55fb2cf311a0, L_0x55fb2cf312d0, C4<1>, C4<1>;
v0x55fb2c8243f0_0 .net "S", 0 0, L_0x55fb2cf30dd0;  alias, 1 drivers
v0x55fb2c824490_0 .net "a", 0 0, L_0x55fb2cf311a0;  alias, 1 drivers
v0x55fb2c823a70_0 .net "b", 0 0, L_0x55fb2cf312d0;  alias, 1 drivers
v0x55fb2c8235d0_0 .net "cout", 0 0, L_0x55fb2cf30e60;  alias, 1 drivers
S_0x55fb2cb9fa60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf30ef0 .functor XOR 1, L_0x55fb2cf30dd0, L_0x55fb2cf31400, C4<0>, C4<0>;
L_0x55fb2cf31030 .functor AND 1, L_0x55fb2cf30dd0, L_0x55fb2cf31400, C4<1>, C4<1>;
v0x55fb2c826d20_0 .net "S", 0 0, L_0x55fb2cf30ef0;  alias, 1 drivers
v0x55fb2c826de0_0 .net "a", 0 0, L_0x55fb2cf30dd0;  alias, 1 drivers
v0x55fb2c8263a0_0 .net "b", 0 0, L_0x55fb2cf31400;  alias, 1 drivers
v0x55fb2c825f00_0 .net "cout", 0 0, L_0x55fb2cf31030;  alias, 1 drivers
S_0x55fb2cb9fbf0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c673f20 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cb9fd80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cb9fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf31960 .functor OR 1, L_0x55fb2cf315c0, L_0x55fb2cf31880, C4<0>, C4<0>;
v0x55fb2c810ee0_0 .net "S", 0 0, L_0x55fb2cf316a0;  1 drivers
v0x55fb2c810fa0_0 .net "a", 0 0, L_0x55fb2cf319f0;  1 drivers
v0x55fb2c810560_0 .net "b", 0 0, L_0x55fb2cf31b20;  1 drivers
v0x55fb2c8100c0_0 .net "c_1", 0 0, L_0x55fb2cf315c0;  1 drivers
v0x55fb2c80f5c0_0 .net "c_2", 0 0, L_0x55fb2cf31880;  1 drivers
v0x55fb2c80f660_0 .net "cin", 0 0, L_0x55fb2cf31ca0;  1 drivers
v0x55fb2c80e670_0 .net "cout", 0 0, L_0x55fb2cf31960;  1 drivers
v0x55fb2c80e710_0 .net "h_1_out", 0 0, L_0x55fb2cf31530;  1 drivers
S_0x55fb2cb9ff10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cb9fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf31530 .functor XOR 1, L_0x55fb2cf319f0, L_0x55fb2cf31b20, C4<0>, C4<0>;
L_0x55fb2cf315c0 .functor AND 1, L_0x55fb2cf319f0, L_0x55fb2cf31b20, C4<1>, C4<1>;
v0x55fb2c81d200_0 .net "S", 0 0, L_0x55fb2cf31530;  alias, 1 drivers
v0x55fb2c81d2a0_0 .net "a", 0 0, L_0x55fb2cf319f0;  alias, 1 drivers
v0x55fb2c820950_0 .net "b", 0 0, L_0x55fb2cf31b20;  alias, 1 drivers
v0x55fb2c81ffd0_0 .net "cout", 0 0, L_0x55fb2cf315c0;  alias, 1 drivers
S_0x55fb2cba00a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cb9fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf316a0 .functor XOR 1, L_0x55fb2cf31530, L_0x55fb2cf31ca0, C4<0>, C4<0>;
L_0x55fb2cf31880 .functor AND 1, L_0x55fb2cf31530, L_0x55fb2cf31ca0, C4<1>, C4<1>;
v0x55fb2c81fb30_0 .net "S", 0 0, L_0x55fb2cf316a0;  alias, 1 drivers
v0x55fb2c81fbf0_0 .net "a", 0 0, L_0x55fb2cf31530;  alias, 1 drivers
v0x55fb2c814270_0 .net "b", 0 0, L_0x55fb2cf31ca0;  alias, 1 drivers
v0x55fb2c811e30_0 .net "cout", 0 0, L_0x55fb2cf31880;  alias, 1 drivers
S_0x55fb2cba0230 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c5a1610 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cba03c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba0230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf321d0 .functor OR 1, L_0x55fb2cf31e80, L_0x55fb2cf320f0, C4<0>, C4<0>;
v0x55fb2c813750_0 .net "S", 0 0, L_0x55fb2cf31f10;  1 drivers
v0x55fb2c813810_0 .net "a", 0 0, L_0x55fb2cf32260;  1 drivers
v0x55fb2c812dd0_0 .net "b", 0 0, L_0x55fb2cf32390;  1 drivers
v0x55fb2c812930_0 .net "c_1", 0 0, L_0x55fb2cf31e80;  1 drivers
v0x55fb2c7f2a90_0 .net "c_2", 0 0, L_0x55fb2cf320f0;  1 drivers
v0x55fb2c7f2110_0 .net "cin", 0 0, L_0x55fb2cf324c0;  1 drivers
v0x55fb2c7f1c70_0 .net "cout", 0 0, L_0x55fb2cf321d0;  1 drivers
v0x55fb2c7f1d10_0 .net "h_1_out", 0 0, L_0x55fb2cf31dd0;  1 drivers
S_0x55fb2cba0550 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf31dd0 .functor XOR 1, L_0x55fb2cf32260, L_0x55fb2cf32390, C4<0>, C4<0>;
L_0x55fb2cf31e80 .functor AND 1, L_0x55fb2cf32260, L_0x55fb2cf32390, C4<1>, C4<1>;
v0x55fb2c80dcf0_0 .net "S", 0 0, L_0x55fb2cf31dd0;  alias, 1 drivers
v0x55fb2c80dd90_0 .net "a", 0 0, L_0x55fb2cf32260;  alias, 1 drivers
v0x55fb2c80d850_0 .net "b", 0 0, L_0x55fb2cf32390;  alias, 1 drivers
v0x55fb2c80ccc0_0 .net "cout", 0 0, L_0x55fb2cf31e80;  alias, 1 drivers
S_0x55fb2cba06e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf31f10 .functor XOR 1, L_0x55fb2cf31dd0, L_0x55fb2cf324c0, C4<0>, C4<0>;
L_0x55fb2cf320f0 .functor AND 1, L_0x55fb2cf31dd0, L_0x55fb2cf324c0, C4<1>, C4<1>;
v0x55fb2c80c910_0 .net "S", 0 0, L_0x55fb2cf31f10;  alias, 1 drivers
v0x55fb2c80c9b0_0 .net "a", 0 0, L_0x55fb2cf31dd0;  alias, 1 drivers
v0x55fb2c80bd40_0 .net "b", 0 0, L_0x55fb2cf324c0;  alias, 1 drivers
v0x55fb2c80b3c0_0 .net "cout", 0 0, L_0x55fb2cf320f0;  alias, 1 drivers
S_0x55fb2cba0870 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c67e7e0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cba0a00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf32a50 .functor OR 1, L_0x55fb2cf327a0, L_0x55fb2cf32970, C4<0>, C4<0>;
v0x55fb2c805bd0_0 .net "S", 0 0, L_0x55fb2cf32830;  1 drivers
v0x55fb2c805250_0 .net "a", 0 0, L_0x55fb2cf32ae0;  1 drivers
v0x55fb2c804db0_0 .net "b", 0 0, L_0x55fb2cf32d20;  1 drivers
v0x55fb2c804220_0 .net "c_1", 0 0, L_0x55fb2cf327a0;  1 drivers
v0x55fb2c803e70_0 .net "c_2", 0 0, L_0x55fb2cf32970;  1 drivers
v0x55fb2c803f10_0 .net "cin", 0 0, L_0x55fb2cf32f50;  1 drivers
v0x55fb2c8032a0_0 .net "cout", 0 0, L_0x55fb2cf32a50;  1 drivers
v0x55fb2c803340_0 .net "h_1_out", 0 0, L_0x55fb2cf326f0;  1 drivers
S_0x55fb2cba0b90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba0a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf326f0 .functor XOR 1, L_0x55fb2cf32ae0, L_0x55fb2cf32d20, C4<0>, C4<0>;
L_0x55fb2cf327a0 .functor AND 1, L_0x55fb2cf32ae0, L_0x55fb2cf32d20, C4<1>, C4<1>;
v0x55fb2c7ef120_0 .net "S", 0 0, L_0x55fb2cf326f0;  alias, 1 drivers
v0x55fb2c7ef1c0_0 .net "a", 0 0, L_0x55fb2cf32ae0;  alias, 1 drivers
v0x55fb2c7f0530_0 .net "b", 0 0, L_0x55fb2cf32d20;  alias, 1 drivers
v0x55fb2c7efbb0_0 .net "cout", 0 0, L_0x55fb2cf327a0;  alias, 1 drivers
S_0x55fb2cba0d20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba0a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf32830 .functor XOR 1, L_0x55fb2cf326f0, L_0x55fb2cf32f50, C4<0>, C4<0>;
L_0x55fb2cf32970 .functor AND 1, L_0x55fb2cf326f0, L_0x55fb2cf32f50, C4<1>, C4<1>;
v0x55fb2c7ef710_0 .net "S", 0 0, L_0x55fb2cf32830;  alias, 1 drivers
v0x55fb2c7ef7d0_0 .net "a", 0 0, L_0x55fb2cf326f0;  alias, 1 drivers
v0x55fb2c808f60_0 .net "b", 0 0, L_0x55fb2cf32f50;  alias, 1 drivers
v0x55fb2c806b20_0 .net "cout", 0 0, L_0x55fb2cf32970;  alias, 1 drivers
S_0x55fb2cba0eb0 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c4370e0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cba1040 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba0eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf33380 .functor OR 1, L_0x55fb2cf33030, L_0x55fb2cf332a0, C4<0>, C4<0>;
v0x55fb2c7fd410_0 .net "S", 0 0, L_0x55fb2cf330c0;  1 drivers
v0x55fb2c7fd4d0_0 .net "a", 0 0, L_0x55fb2cf33410;  1 drivers
v0x55fb2c7fd060_0 .net "b", 0 0, L_0x55fb2cf335d0;  1 drivers
v0x55fb2c7fc490_0 .net "c_1", 0 0, L_0x55fb2cf33030;  1 drivers
v0x55fb2c7fbb10_0 .net "c_2", 0 0, L_0x55fb2cf332a0;  1 drivers
v0x55fb2c7fbbb0_0 .net "cin", 0 0, L_0x55fb2cf33700;  1 drivers
v0x55fb2c7fb670_0 .net "cout", 0 0, L_0x55fb2cf33380;  1 drivers
v0x55fb2c7fb710_0 .net "h_1_out", 0 0, L_0x55fb2cf32680;  1 drivers
S_0x55fb2cba11d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf32680 .functor XOR 1, L_0x55fb2cf33410, L_0x55fb2cf335d0, C4<0>, C4<0>;
L_0x55fb2cf33030 .functor AND 1, L_0x55fb2cf33410, L_0x55fb2cf335d0, C4<1>, C4<1>;
v0x55fb2c802920_0 .net "S", 0 0, L_0x55fb2cf32680;  alias, 1 drivers
v0x55fb2c8029c0_0 .net "a", 0 0, L_0x55fb2cf33410;  alias, 1 drivers
v0x55fb2c802480_0 .net "b", 0 0, L_0x55fb2cf335d0;  alias, 1 drivers
v0x55fb2c808440_0 .net "cout", 0 0, L_0x55fb2cf33030;  alias, 1 drivers
S_0x55fb2cba1360 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf330c0 .functor XOR 1, L_0x55fb2cf32680, L_0x55fb2cf33700, C4<0>, C4<0>;
L_0x55fb2cf332a0 .functor AND 1, L_0x55fb2cf32680, L_0x55fb2cf33700, C4<1>, C4<1>;
v0x55fb2c807ac0_0 .net "S", 0 0, L_0x55fb2cf330c0;  alias, 1 drivers
v0x55fb2c807b80_0 .net "a", 0 0, L_0x55fb2cf32680;  alias, 1 drivers
v0x55fb2c807620_0 .net "b", 0 0, L_0x55fb2cf33700;  alias, 1 drivers
v0x55fb2c7ff8e0_0 .net "cout", 0 0, L_0x55fb2cf332a0;  alias, 1 drivers
S_0x55fb2cba14f0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cb9e930;
 .timescale 0 0;
P_0x55fb2c478050 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cba1680 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba14f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf33c40 .functor OR 1, L_0x55fb2cf33980, L_0x55fb2cf33b60, C4<0>, C4<0>;
v0x55fb2c7f60c0_0 .net "S", 0 0, L_0x55fb2cf33a10;  1 drivers
v0x55fb2c7f6180_0 .net "a", 0 0, L_0x55fb2cf33cd0;  1 drivers
v0x55fb2c7f5740_0 .net "b", 0 0, L_0x55fb2cf33e00;  1 drivers
v0x55fb2c7f52a0_0 .net "c_1", 0 0, L_0x55fb2cf33980;  1 drivers
v0x55fb2c7f89f0_0 .net "c_2", 0 0, L_0x55fb2cf33b60;  1 drivers
v0x55fb2c7f8a90_0 .net "cin", 0 0, L_0x55fb2cf33830;  1 drivers
v0x55fb2c7f8070_0 .net "cout", 0 0, L_0x55fb2cf33c40;  1 drivers
v0x55fb2c7f8110_0 .net "h_1_out", 0 0, L_0x55fb2cf338d0;  1 drivers
S_0x55fb2cba1810 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf338d0 .functor XOR 1, L_0x55fb2cf33cd0, L_0x55fb2cf33e00, C4<0>, C4<0>;
L_0x55fb2cf33980 .functor AND 1, L_0x55fb2cf33cd0, L_0x55fb2cf33e00, C4<1>, C4<1>;
v0x55fb2c7fedc0_0 .net "S", 0 0, L_0x55fb2cf338d0;  alias, 1 drivers
v0x55fb2c7fee60_0 .net "a", 0 0, L_0x55fb2cf33cd0;  alias, 1 drivers
v0x55fb2c7fe440_0 .net "b", 0 0, L_0x55fb2cf33e00;  alias, 1 drivers
v0x55fb2c7fdfa0_0 .net "cout", 0 0, L_0x55fb2cf33980;  alias, 1 drivers
S_0x55fb2cba19a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf33a10 .functor XOR 1, L_0x55fb2cf338d0, L_0x55fb2cf33830, C4<0>, C4<0>;
L_0x55fb2cf33b60 .functor AND 1, L_0x55fb2cf338d0, L_0x55fb2cf33830, C4<1>, C4<1>;
v0x55fb2c7f9510_0 .net "S", 0 0, L_0x55fb2cf33a10;  alias, 1 drivers
v0x55fb2c7f95d0_0 .net "a", 0 0, L_0x55fb2cf338d0;  alias, 1 drivers
v0x55fb2c7f7040_0 .net "b", 0 0, L_0x55fb2cf33830;  alias, 1 drivers
v0x55fb2c7f6c90_0 .net "cout", 0 0, L_0x55fb2cf33b60;  alias, 1 drivers
S_0x55fb2cba1b30 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf0e850 .functor BUFZ 2, L_0x55fb2cf0e3a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf0eb00 .functor BUFZ 2, L_0x55fb2cf0e5b0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf0ec00 .functor AND 1, L_0x55fb2cf0e760, L_0x55fb2cf0ea10, C4<1>, C4<1>;
L_0x55fb2cf0ed60 .functor AND 1, L_0x55fb2cf0e6c0, L_0x55fb2cf0e970, C4<1>, C4<1>;
L_0x55fb2cf0fcf0 .functor AND 1, L_0x55fb2cf0f340, L_0x55fb2cf0fa50, C4<1>, C4<1>;
L_0x55fb2cf112a0 .functor XOR 1, L_0x55fb2cf0f580, L_0x55fb2cf0fc40, C4<0>, C4<0>;
L_0x55fb2cf12a80 .functor BUFZ 2, L_0x55fb2cf0ec70, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf12be0 .functor BUFZ 2, L_0x55fb2cf126b0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf14a60 .functor BUFZ 2, L_0x55fb2cf0edd0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf14c00 .functor BUFZ 3, L_0x55fb2cf14700, C4<000>, C4<000>, C4<000>;
v0x55fb2ca872d0_0 .net "X", 1 0, L_0x55fb2cf0e3a0;  alias, 1 drivers
v0x55fb2ca86ea0_0 .net "Xe", 0 0, L_0x55fb2cf0e760;  1 drivers
v0x55fb2ca86330_0 .net "Xn", 0 0, L_0x55fb2cf0e6c0;  1 drivers
v0x55fb2ca853e0_0 .net "Y", 1 0, L_0x55fb2cf0e5b0;  alias, 1 drivers
v0x55fb2ca84a60_0 .net "Ye", 0 0, L_0x55fb2cf0ea10;  1 drivers
v0x55fb2ca84b00_0 .net "Yn", 0 0, L_0x55fb2cf0e970;  1 drivers
v0x55fb2ca84630_0 .net "Z", 3 0, o0x7fd0c5265b48;  alias, 0 drivers
v0x55fb2ca846d0_0 .net *"_ivl_12", 0 0, L_0x55fb2cf0ec00;  1 drivers
L_0x7fd0c5137578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca83ac0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5137578;  1 drivers
v0x55fb2ca83b60_0 .net *"_ivl_21", 0 0, L_0x55fb2cf0ed60;  1 drivers
L_0x7fd0c51375c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca82b70_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c51375c0;  1 drivers
v0x55fb2ca821f0_0 .net *"_ivl_34", 0 0, L_0x55fb2cf0fcf0;  1 drivers
L_0x7fd0c5137698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca81dc0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5137698;  1 drivers
v0x55fb2ca81250_0 .net *"_ivl_4", 1 0, L_0x55fb2cf0e850;  1 drivers
v0x55fb2ca80300_0 .net *"_ivl_50", 1 0, L_0x55fb2cf12a80;  1 drivers
v0x55fb2ca7f980_0 .net *"_ivl_54", 1 0, L_0x55fb2cf12be0;  1 drivers
v0x55fb2ca7f550_0 .net *"_ivl_62", 1 0, L_0x55fb2cf14a60;  1 drivers
v0x55fb2ca7e9e0_0 .net *"_ivl_66", 2 0, L_0x55fb2cf14c00;  1 drivers
v0x55fb2ca7da90_0 .net *"_ivl_9", 1 0, L_0x55fb2cf0eb00;  1 drivers
L_0x7fd0c5137650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca7d110_0 .net "add", 0 0, L_0x7fd0c5137650;  1 drivers
L_0x7fd0c5137728 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c526e4b8 .resolv tri, L_0x7fd0c5137728, L_0x55fb2cf12990;
v0x55fb2ca7d1b0_0 .net8 "big_z0", 2 0, RS_0x7fd0c526e4b8;  2 drivers
v0x55fb2ca7c170_0 .net "big_z0_z1", 2 0, L_0x55fb2cf14700;  1 drivers
L_0x7fd0c5137770 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5270768 .resolv tri, L_0x7fd0c5137770, L_0x55fb2cf12af0;
v0x55fb2ca7c230_0 .net8 "big_z1", 2 0, RS_0x7fd0c5270768;  2 drivers
L_0x7fd0c5137800 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52703a8 .resolv tri, L_0x7fd0c5137800, L_0x55fb2cf14b60;
v0x55fb2ca7b220_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c52703a8;  2 drivers
L_0x7fd0c51377b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5270378 .resolv tri, L_0x7fd0c51377b8, L_0x55fb2cf149c0;
v0x55fb2ca7b2e0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c5270378;  2 drivers
v0x55fb2ca7a8a0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf14890;  1 drivers
v0x55fb2ca7a940_0 .net "cout_z1", 0 0, L_0x55fb2cf12810;  1 drivers
v0x55fb2ca7a470_0 .net "cout_z1_1", 0 0, L_0x55fb2cf111b0;  1 drivers
v0x55fb2ca7a510_0 .net "dummy_cout", 0 0, L_0x55fb2c96d9b0;  1 drivers
v0x55fb2ca79900_0 .net "signX", 0 0, L_0x55fb2cf0f580;  1 drivers
v0x55fb2ca799a0_0 .net "signY", 0 0, L_0x55fb2cf0fc40;  1 drivers
v0x55fb2ca789b0_0 .net "sign_z3", 0 0, L_0x55fb2cf112a0;  1 drivers
L_0x7fd0c5137608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca78a50_0 .net "sub", 0 0, L_0x7fd0c5137608;  1 drivers
v0x55fb2ca78030_0 .net "z", 3 0, L_0x55fb2cf16d80;  1 drivers
v0x55fb2ca780d0_0 .net "z0", 1 0, L_0x55fb2cf0ec70;  1 drivers
v0x55fb2ca77c00_0 .net "z1", 1 0, L_0x55fb2cf126b0;  1 drivers
v0x55fb2ca77090_0 .net "z1_1", 1 0, L_0x55fb2cf11050;  1 drivers
v0x55fb2ca77130_0 .net "z2", 1 0, L_0x55fb2cf0edd0;  1 drivers
v0x55fb2ca76140_0 .net "z3", 1 0, L_0x55fb2cf0fd80;  1 drivers
v0x55fb2ca761e0_0 .net "z3_1", 0 0, L_0x55fb2cf0f340;  1 drivers
v0x55fb2ca757c0_0 .net "z3_2", 0 0, L_0x55fb2cf0fa50;  1 drivers
L_0x55fb2cf0e6c0 .part L_0x55fb2cf0e850, 1, 1;
L_0x55fb2cf0e760 .part L_0x55fb2cf0e850, 0, 1;
L_0x55fb2cf0e970 .part L_0x55fb2cf0eb00, 1, 1;
L_0x55fb2cf0ea10 .part L_0x55fb2cf0eb00, 0, 1;
L_0x55fb2cf0ec70 .concat8 [ 1 1 0 0], L_0x55fb2cf0ec00, L_0x7fd0c5137578;
L_0x55fb2cf0edd0 .concat8 [ 1 1 0 0], L_0x55fb2cf0ed60, L_0x7fd0c51375c0;
L_0x55fb2cf0fd80 .concat8 [ 1 1 0 0], L_0x55fb2cf0fcf0, L_0x7fd0c5137698;
L_0x55fb2cf12990 .part/pv L_0x55fb2cf12a80, 0, 2, 3;
L_0x55fb2cf12af0 .part/pv L_0x55fb2cf12be0, 1, 2, 3;
L_0x55fb2cf149c0 .part/pv L_0x55fb2cf14a60, 2, 2, 4;
L_0x55fb2cf14b60 .part/pv L_0x55fb2cf14c00, 0, 3, 4;
S_0x55fb2cba1cc0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2cb320 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513cbd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf0ff10 .functor XOR 2, L_0x7fd0c513cbd0, L_0x55fb2cf0edd0, C4<00>, C4<00>;
v0x55fb2c847f90_0 .net *"_ivl_0", 1 0, L_0x7fd0c513cbd0;  1 drivers
v0x55fb2c845ac0_0 .net "a", 1 0, L_0x55fb2cf0ec70;  alias, 1 drivers
v0x55fb2c845710_0 .net "a_or_s", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2c844b40_0 .net "b", 1 0, L_0x55fb2cf0edd0;  alias, 1 drivers
v0x55fb2c844be0_0 .net "cout", 0 0, L_0x55fb2cf111b0;  alias, 1 drivers
v0x55fb2c8441c0_0 .net "input_b", 1 0, L_0x55fb2cf0ff10;  1 drivers
v0x55fb2c843d20_0 .net "out", 1 0, L_0x55fb2cf11050;  alias, 1 drivers
S_0x55fb2cba1e50 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4f3a10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c8996d0_0 .net "S", 1 0, L_0x55fb2cf11050;  alias, 1 drivers
v0x55fb2c899770_0 .net "a", 1 0, L_0x55fb2cf0ec70;  alias, 1 drivers
v0x55fb2c898df0_0 .net "b", 1 0, L_0x55fb2cf0ff10;  alias, 1 drivers
v0x55fb2c8ab2a0_0 .net "carin", 1 0, L_0x55fb2cf110f0;  1 drivers
v0x55fb2c8aa920_0 .net "cin", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2c8aa480_0 .net "cout", 0 0, L_0x55fb2cf111b0;  alias, 1 drivers
L_0x55fb2cf10550 .part L_0x55fb2cf0ec70, 1, 1;
L_0x55fb2cf10730 .part L_0x55fb2cf0ff10, 1, 1;
L_0x55fb2cf10860 .part L_0x55fb2cf110f0, 0, 1;
L_0x55fb2cf10d60 .part L_0x55fb2cf0ec70, 0, 1;
L_0x55fb2cf10e90 .part L_0x55fb2cf0ff10, 0, 1;
L_0x55fb2cf11050 .concat8 [ 1 1 0 0], L_0x55fb2cf10ab0, L_0x55fb2cf10200;
L_0x55fb2cf110f0 .concat8 [ 1 1 0 0], L_0x55fb2cf10cd0, L_0x55fb2cf104c0;
L_0x55fb2cf111b0 .part L_0x55fb2cf110f0, 1, 1;
S_0x55fb2cba1fe0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf10cd0 .functor OR 1, L_0x55fb2cf10a20, L_0x55fb2cf10bf0, C4<0>, C4<0>;
v0x55fb2c8a3950_0 .net "S", 0 0, L_0x55fb2cf10ab0;  1 drivers
v0x55fb2c8a2fd0_0 .net "a", 0 0, L_0x55fb2cf10d60;  1 drivers
v0x55fb2c8a2b30_0 .net "b", 0 0, L_0x55fb2cf10e90;  1 drivers
v0x55fb2c8a2030_0 .net "c_1", 0 0, L_0x55fb2cf10a20;  1 drivers
v0x55fb2c8a10e0_0 .net "c_2", 0 0, L_0x55fb2cf10bf0;  1 drivers
v0x55fb2c8a1180_0 .net "cin", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2c8a0760_0 .net "cout", 0 0, L_0x55fb2cf10cd0;  1 drivers
v0x55fb2c8a0800_0 .net "h_1_out", 0 0, L_0x55fb2cf10990;  1 drivers
S_0x55fb2cba2170 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf10990 .functor XOR 1, L_0x55fb2cf10d60, L_0x55fb2cf10e90, C4<0>, C4<0>;
L_0x55fb2cf10a20 .functor AND 1, L_0x55fb2cf10d60, L_0x55fb2cf10e90, C4<1>, C4<1>;
v0x55fb2c8a7c10_0 .net "S", 0 0, L_0x55fb2cf10990;  alias, 1 drivers
v0x55fb2c8a7cb0_0 .net "a", 0 0, L_0x55fb2cf10d60;  alias, 1 drivers
v0x55fb2c8a7110_0 .net "b", 0 0, L_0x55fb2cf10e90;  alias, 1 drivers
v0x55fb2c8a61c0_0 .net "cout", 0 0, L_0x55fb2cf10a20;  alias, 1 drivers
S_0x55fb2cba2300 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf10ab0 .functor XOR 1, L_0x55fb2cf10990, L_0x7fd0c5137650, C4<0>, C4<0>;
L_0x55fb2cf10bf0 .functor AND 1, L_0x55fb2cf10990, L_0x7fd0c5137650, C4<1>, C4<1>;
v0x55fb2c8a5840_0 .net "S", 0 0, L_0x55fb2cf10ab0;  alias, 1 drivers
v0x55fb2c8a5900_0 .net "a", 0 0, L_0x55fb2cf10990;  alias, 1 drivers
v0x55fb2c8a53a0_0 .net "b", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2c8a48a0_0 .net "cout", 0 0, L_0x55fb2cf10bf0;  alias, 1 drivers
S_0x55fb2cba2490 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba1e50;
 .timescale 0 0;
P_0x55fb2c3b6910 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba2620 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba2490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf104c0 .functor OR 1, L_0x55fb2cf10120, L_0x55fb2cf103e0, C4<0>, C4<0>;
v0x55fb2c89c000_0 .net "S", 0 0, L_0x55fb2cf10200;  1 drivers
v0x55fb2c89c0c0_0 .net "a", 0 0, L_0x55fb2cf10550;  1 drivers
v0x55fb2c89b680_0 .net "b", 0 0, L_0x55fb2cf10730;  1 drivers
v0x55fb2c89b1e0_0 .net "c_1", 0 0, L_0x55fb2cf10120;  1 drivers
v0x55fb2c89a650_0 .net "c_2", 0 0, L_0x55fb2cf103e0;  1 drivers
v0x55fb2c89a6f0_0 .net "cin", 0 0, L_0x55fb2cf10860;  1 drivers
v0x55fb2c89a2a0_0 .net "cout", 0 0, L_0x55fb2cf104c0;  1 drivers
v0x55fb2c89a340_0 .net "h_1_out", 0 0, L_0x55fb2cf0ffd0;  1 drivers
S_0x55fb2cba27b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0ffd0 .functor XOR 1, L_0x55fb2cf10550, L_0x55fb2cf10730, C4<0>, C4<0>;
L_0x55fb2cf10120 .functor AND 1, L_0x55fb2cf10550, L_0x55fb2cf10730, C4<1>, C4<1>;
v0x55fb2c8a02c0_0 .net "S", 0 0, L_0x55fb2cf0ffd0;  alias, 1 drivers
v0x55fb2c8a0360_0 .net "a", 0 0, L_0x55fb2cf10550;  alias, 1 drivers
v0x55fb2c89f7c0_0 .net "b", 0 0, L_0x55fb2cf10730;  alias, 1 drivers
v0x55fb2c89e870_0 .net "cout", 0 0, L_0x55fb2cf10120;  alias, 1 drivers
S_0x55fb2cba2940 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf10200 .functor XOR 1, L_0x55fb2cf0ffd0, L_0x55fb2cf10860, C4<0>, C4<0>;
L_0x55fb2cf103e0 .functor AND 1, L_0x55fb2cf0ffd0, L_0x55fb2cf10860, C4<1>, C4<1>;
v0x55fb2c89def0_0 .net "S", 0 0, L_0x55fb2cf10200;  alias, 1 drivers
v0x55fb2c89dfb0_0 .net "a", 0 0, L_0x55fb2cf0ffd0;  alias, 1 drivers
v0x55fb2c89da50_0 .net "b", 0 0, L_0x55fb2cf10860;  alias, 1 drivers
v0x55fb2c89cf50_0 .net "cout", 0 0, L_0x55fb2cf103e0;  alias, 1 drivers
S_0x55fb2cba2ad0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb82650 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf11510 .functor XOR 2, L_0x55fb2cf11450, L_0x55fb2cf0fd80, C4<00>, C4<00>;
v0x55fb2c88c1d0_0 .net *"_ivl_0", 1 0, L_0x55fb2cf11450;  1 drivers
L_0x7fd0c51376e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c88b850_0 .net *"_ivl_3", 0 0, L_0x7fd0c51376e0;  1 drivers
v0x55fb2c88b3b0_0 .net "a", 1 0, L_0x55fb2cf11050;  alias, 1 drivers
v0x55fb2c88a820_0 .net "a_or_s", 0 0, L_0x55fb2cf112a0;  alias, 1 drivers
v0x55fb2c88a8c0_0 .net "b", 1 0, L_0x55fb2cf0fd80;  alias, 1 drivers
v0x55fb2c88a470_0 .net "cout", 0 0, L_0x55fb2cf12810;  alias, 1 drivers
v0x55fb2c88a510_0 .net "input_b", 1 0, L_0x55fb2cf11510;  1 drivers
v0x55fb2c8898a0_0 .net "out", 1 0, L_0x55fb2cf126b0;  alias, 1 drivers
L_0x55fb2cf11450 .concat [ 1 1 0 0], L_0x55fb2cf112a0, L_0x7fd0c51376e0;
S_0x55fb2cba2c60 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba2ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb70b30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c88ea40_0 .net "S", 1 0, L_0x55fb2cf126b0;  alias, 1 drivers
v0x55fb2c88eae0_0 .net "a", 1 0, L_0x55fb2cf11050;  alias, 1 drivers
v0x55fb2c88e0c0_0 .net "b", 1 0, L_0x55fb2cf11510;  alias, 1 drivers
v0x55fb2c88e160_0 .net "carin", 1 0, L_0x55fb2cf12750;  1 drivers
v0x55fb2c88dc20_0 .net "cin", 0 0, L_0x55fb2cf112a0;  alias, 1 drivers
v0x55fb2c88d120_0 .net "cout", 0 0, L_0x55fb2cf12810;  alias, 1 drivers
L_0x55fb2cf11b70 .part L_0x55fb2cf11050, 1, 1;
L_0x55fb2cf11cc0 .part L_0x55fb2cf11510, 1, 1;
L_0x55fb2cf11df0 .part L_0x55fb2cf12750, 0, 1;
L_0x55fb2cf12450 .part L_0x55fb2cf11050, 0, 1;
L_0x55fb2cf124f0 .part L_0x55fb2cf11510, 0, 1;
L_0x55fb2cf126b0 .concat8 [ 1 1 0 0], L_0x55fb2cf12040, L_0x55fb2cf11820;
L_0x55fb2cf12750 .concat8 [ 1 1 0 0], L_0x55fb2cf123c0, L_0x55fb2cf11ae0;
L_0x55fb2cf12810 .part L_0x55fb2cf12750, 1, 1;
S_0x55fb2cba2df0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf123c0 .functor OR 1, L_0x55fb2cf11fb0, L_0x55fb2cf121d0, C4<0>, C4<0>;
v0x55fb2c83ecd0_0 .net "S", 0 0, L_0x55fb2cf12040;  1 drivers
v0x55fb2c83e490_0 .net "a", 0 0, L_0x55fb2cf12450;  1 drivers
v0x55fb2c83e090_0 .net "b", 0 0, L_0x55fb2cf124f0;  1 drivers
v0x55fb2c841600_0 .net "c_1", 0 0, L_0x55fb2cf11fb0;  1 drivers
v0x55fb2c840c80_0 .net "c_2", 0 0, L_0x55fb2cf121d0;  1 drivers
v0x55fb2c840d20_0 .net "cin", 0 0, L_0x55fb2cf112a0;  alias, 1 drivers
v0x55fb2c8407e0_0 .net "cout", 0 0, L_0x55fb2cf123c0;  1 drivers
v0x55fb2c840880_0 .net "h_1_out", 0 0, L_0x55fb2cf11f20;  1 drivers
S_0x55fb2cba2f80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf11f20 .functor XOR 1, L_0x55fb2cf12450, L_0x55fb2cf124f0, C4<0>, C4<0>;
L_0x55fb2cf11fb0 .functor AND 1, L_0x55fb2cf12450, L_0x55fb2cf124f0, C4<1>, C4<1>;
v0x55fb2c847470_0 .net "S", 0 0, L_0x55fb2cf11f20;  alias, 1 drivers
v0x55fb2c847510_0 .net "a", 0 0, L_0x55fb2cf12450;  alias, 1 drivers
v0x55fb2c846af0_0 .net "b", 0 0, L_0x55fb2cf124f0;  alias, 1 drivers
v0x55fb2c846650_0 .net "cout", 0 0, L_0x55fb2cf11fb0;  alias, 1 drivers
S_0x55fb2cba3110 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf12040 .functor XOR 1, L_0x55fb2cf11f20, L_0x55fb2cf112a0, C4<0>, C4<0>;
L_0x55fb2cf121d0 .functor AND 1, L_0x55fb2cf11f20, L_0x55fb2cf112a0, C4<1>, C4<1>;
v0x55fb2c842120_0 .net "S", 0 0, L_0x55fb2cf12040;  alias, 1 drivers
v0x55fb2c8421e0_0 .net "a", 0 0, L_0x55fb2cf11f20;  alias, 1 drivers
v0x55fb2c83fc50_0 .net "b", 0 0, L_0x55fb2cf112a0;  alias, 1 drivers
v0x55fb2c83f8a0_0 .net "cout", 0 0, L_0x55fb2cf121d0;  alias, 1 drivers
S_0x55fb2cba32a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba2c60;
 .timescale 0 0;
P_0x55fb2cb235b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba3430 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba32a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf11ae0 .functor OR 1, L_0x55fb2cf11740, L_0x55fb2cf11a00, C4<0>, C4<0>;
v0x55fb2c892200_0 .net "S", 0 0, L_0x55fb2cf11820;  1 drivers
v0x55fb2c8922c0_0 .net "a", 0 0, L_0x55fb2cf11b70;  1 drivers
v0x55fb2c8912b0_0 .net "b", 0 0, L_0x55fb2cf11cc0;  1 drivers
v0x55fb2c890930_0 .net "c_1", 0 0, L_0x55fb2cf11740;  1 drivers
v0x55fb2c890490_0 .net "c_2", 0 0, L_0x55fb2cf11a00;  1 drivers
v0x55fb2c890530_0 .net "cin", 0 0, L_0x55fb2cf11df0;  1 drivers
v0x55fb2c88f990_0 .net "cout", 0 0, L_0x55fb2cf11ae0;  1 drivers
v0x55fb2c88fa30_0 .net "h_1_out", 0 0, L_0x55fb2cf115f0;  1 drivers
S_0x55fb2cba35c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba3430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf115f0 .functor XOR 1, L_0x55fb2cf11b70, L_0x55fb2cf11cc0, C4<0>, C4<0>;
L_0x55fb2cf11740 .functor AND 1, L_0x55fb2cf11b70, L_0x55fb2cf11cc0, C4<1>, C4<1>;
v0x55fb2c897860_0 .net "S", 0 0, L_0x55fb2cf115f0;  alias, 1 drivers
v0x55fb2c897900_0 .net "a", 0 0, L_0x55fb2cf11b70;  alias, 1 drivers
v0x55fb2c896eb0_0 .net "b", 0 0, L_0x55fb2cf11cc0;  alias, 1 drivers
v0x55fb2c894a70_0 .net "cout", 0 0, L_0x55fb2cf11740;  alias, 1 drivers
S_0x55fb2cba3750 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba3430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf11820 .functor XOR 1, L_0x55fb2cf115f0, L_0x55fb2cf11df0, C4<0>, C4<0>;
L_0x55fb2cf11a00 .functor AND 1, L_0x55fb2cf115f0, L_0x55fb2cf11df0, C4<1>, C4<1>;
v0x55fb2c893b20_0 .net "S", 0 0, L_0x55fb2cf11820;  alias, 1 drivers
v0x55fb2c893be0_0 .net "a", 0 0, L_0x55fb2cf115f0;  alias, 1 drivers
v0x55fb2c8931a0_0 .net "b", 0 0, L_0x55fb2cf11df0;  alias, 1 drivers
v0x55fb2c892d00_0 .net "cout", 0 0, L_0x55fb2cf11a00;  alias, 1 drivers
S_0x55fb2cba38e0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c77bd50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513cc18 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf12d80 .functor XOR 3, L_0x7fd0c513cc18, RS_0x7fd0c526e4b8, C4<000>, C4<000>;
v0x55fb2cab0660_0 .net *"_ivl_0", 2 0, L_0x7fd0c513cc18;  1 drivers
v0x55fb2caafce0_0 .net8 "a", 2 0, RS_0x7fd0c526e4b8;  alias, 2 drivers
v0x55fb2caaf840_0 .net "a_or_s", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2caaed40_0 .net8 "b", 2 0, RS_0x7fd0c526e4b8;  alias, 2 drivers
v0x55fb2caaddf0_0 .net "cout", 0 0, L_0x55fb2cf14890;  alias, 1 drivers
v0x55fb2caad470_0 .net "input_b", 2 0, L_0x55fb2cf12d80;  1 drivers
v0x55fb2caad510_0 .net "out", 2 0, L_0x55fb2cf14700;  alias, 1 drivers
S_0x55fb2cba3a70 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba38e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c962720 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c87a6b0_0 .net "S", 2 0, L_0x55fb2cf14700;  alias, 1 drivers
v0x55fb2c87a770_0 .net8 "a", 2 0, RS_0x7fd0c526e4b8;  alias, 2 drivers
v0x55fb2c879d30_0 .net "b", 2 0, L_0x55fb2cf12d80;  alias, 1 drivers
v0x55fb2c879890_0 .net "carin", 2 0, L_0x55fb2cf147a0;  1 drivers
v0x55fb2cab39f0_0 .net "cin", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2cab15b0_0 .net "cout", 0 0, L_0x55fb2cf14890;  alias, 1 drivers
L_0x55fb2cf13370 .part RS_0x7fd0c526e4b8, 1, 1;
L_0x55fb2cf134c0 .part L_0x55fb2cf12d80, 1, 1;
L_0x55fb2cf135f0 .part L_0x55fb2cf147a0, 0, 1;
L_0x55fb2cf13b90 .part RS_0x7fd0c526e4b8, 2, 1;
L_0x55fb2cf13dd0 .part L_0x55fb2cf12d80, 2, 1;
L_0x55fb2cf13f00 .part L_0x55fb2cf147a0, 1, 1;
L_0x55fb2cf14450 .part RS_0x7fd0c526e4b8, 0, 1;
L_0x55fb2cf14580 .part L_0x55fb2cf12d80, 0, 1;
L_0x55fb2cf14700 .concat8 [ 1 1 1 0], L_0x55fb2cf14150, L_0x55fb2cf13020, L_0x55fb2cf13840;
L_0x55fb2cf147a0 .concat8 [ 1 1 1 0], L_0x55fb2cf143c0, L_0x55fb2cf132e0, L_0x55fb2cf13b00;
L_0x55fb2cf14890 .part L_0x55fb2cf147a0, 2, 1;
S_0x55fb2cba3c00 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba3a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf143c0 .functor OR 1, L_0x55fb2cf140c0, L_0x55fb2cf142e0, C4<0>, C4<0>;
v0x55fb2c883de0_0 .net "S", 0 0, L_0x55fb2cf14150;  1 drivers
v0x55fb2c882e90_0 .net "a", 0 0, L_0x55fb2cf14450;  1 drivers
v0x55fb2c882510_0 .net "b", 0 0, L_0x55fb2cf14580;  1 drivers
v0x55fb2c882070_0 .net "c_1", 0 0, L_0x55fb2cf140c0;  1 drivers
v0x55fb2c881570_0 .net "c_2", 0 0, L_0x55fb2cf142e0;  1 drivers
v0x55fb2c881610_0 .net "cin", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2c880620_0 .net "cout", 0 0, L_0x55fb2cf143c0;  1 drivers
v0x55fb2c8806c0_0 .net "h_1_out", 0 0, L_0x55fb2cf14030;  1 drivers
S_0x55fb2cba3d90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf14030 .functor XOR 1, L_0x55fb2cf14450, L_0x55fb2cf14580, C4<0>, C4<0>;
L_0x55fb2cf140c0 .functor AND 1, L_0x55fb2cf14450, L_0x55fb2cf14580, C4<1>, C4<1>;
v0x55fb2c888f20_0 .net "S", 0 0, L_0x55fb2cf14030;  alias, 1 drivers
v0x55fb2c888fc0_0 .net "a", 0 0, L_0x55fb2cf14450;  alias, 1 drivers
v0x55fb2c888a80_0 .net "b", 0 0, L_0x55fb2cf14580;  alias, 1 drivers
v0x55fb2c896390_0 .net "cout", 0 0, L_0x55fb2cf140c0;  alias, 1 drivers
S_0x55fb2cba3f20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf14150 .functor XOR 1, L_0x55fb2cf14030, L_0x7fd0c5137650, C4<0>, C4<0>;
L_0x55fb2cf142e0 .functor AND 1, L_0x55fb2cf14030, L_0x7fd0c5137650, C4<1>, C4<1>;
v0x55fb2c895a10_0 .net "S", 0 0, L_0x55fb2cf14150;  alias, 1 drivers
v0x55fb2c895ad0_0 .net "a", 0 0, L_0x55fb2cf14030;  alias, 1 drivers
v0x55fb2c895570_0 .net "b", 0 0, L_0x7fd0c5137650;  alias, 1 drivers
v0x55fb2c886220_0 .net "cout", 0 0, L_0x55fb2cf142e0;  alias, 1 drivers
S_0x55fb2cba40b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba3a70;
 .timescale 0 0;
P_0x55fb2c8a9f90 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba4240 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf132e0 .functor OR 1, L_0x55fb2cf12f40, L_0x55fb2cf13200, C4<0>, C4<0>;
v0x55fb2c87d0b0_0 .net "S", 0 0, L_0x55fb2cf13020;  1 drivers
v0x55fb2c885700_0 .net "a", 0 0, L_0x55fb2cf13370;  1 drivers
v0x55fb2c884d80_0 .net "b", 0 0, L_0x55fb2cf134c0;  1 drivers
v0x55fb2c8848e0_0 .net "c_1", 0 0, L_0x55fb2cf12f40;  1 drivers
v0x55fb2c87b1d0_0 .net "c_2", 0 0, L_0x55fb2cf13200;  1 drivers
v0x55fb2c87b270_0 .net "cin", 0 0, L_0x55fb2cf135f0;  1 drivers
v0x55fb2c878d90_0 .net "cout", 0 0, L_0x55fb2cf132e0;  1 drivers
v0x55fb2c878e30_0 .net "h_1_out", 0 0, L_0x55fb2cf12df0;  1 drivers
S_0x55fb2cba43d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba4240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf12df0 .functor XOR 1, L_0x55fb2cf13370, L_0x55fb2cf134c0, C4<0>, C4<0>;
L_0x55fb2cf12f40 .functor AND 1, L_0x55fb2cf13370, L_0x55fb2cf134c0, C4<1>, C4<1>;
v0x55fb2c87fca0_0 .net "S", 0 0, L_0x55fb2cf12df0;  alias, 1 drivers
v0x55fb2c87fd40_0 .net "a", 0 0, L_0x55fb2cf13370;  alias, 1 drivers
v0x55fb2c87f800_0 .net "b", 0 0, L_0x55fb2cf134c0;  alias, 1 drivers
v0x55fb2c87ec70_0 .net "cout", 0 0, L_0x55fb2cf12f40;  alias, 1 drivers
S_0x55fb2cba4560 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba4240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf13020 .functor XOR 1, L_0x55fb2cf12df0, L_0x55fb2cf135f0, C4<0>, C4<0>;
L_0x55fb2cf13200 .functor AND 1, L_0x55fb2cf12df0, L_0x55fb2cf135f0, C4<1>, C4<1>;
v0x55fb2c87e8c0_0 .net "S", 0 0, L_0x55fb2cf13020;  alias, 1 drivers
v0x55fb2c87e980_0 .net "a", 0 0, L_0x55fb2cf12df0;  alias, 1 drivers
v0x55fb2c87dcf0_0 .net "b", 0 0, L_0x55fb2cf135f0;  alias, 1 drivers
v0x55fb2c87d4b0_0 .net "cout", 0 0, L_0x55fb2cf13200;  alias, 1 drivers
S_0x55fb2cba46f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cba3a70;
 .timescale 0 0;
P_0x55fb2c97a630 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cba4880 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba46f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf13b00 .functor OR 1, L_0x55fb2cf137b0, L_0x55fb2cf13a20, C4<0>, C4<0>;
v0x55fb2c8747b0_0 .net "S", 0 0, L_0x55fb2cf13840;  1 drivers
v0x55fb2c874870_0 .net "a", 0 0, L_0x55fb2cf13b90;  1 drivers
v0x55fb2c873c20_0 .net "b", 0 0, L_0x55fb2cf13dd0;  1 drivers
v0x55fb2c873870_0 .net "c_1", 0 0, L_0x55fb2cf137b0;  1 drivers
v0x55fb2c872d40_0 .net "c_2", 0 0, L_0x55fb2cf13a20;  1 drivers
v0x55fb2c872500_0 .net "cin", 0 0, L_0x55fb2cf13f00;  1 drivers
v0x55fb2c872100_0 .net "cout", 0 0, L_0x55fb2cf13b00;  1 drivers
v0x55fb2c8721a0_0 .net "h_1_out", 0 0, L_0x55fb2cf13720;  1 drivers
S_0x55fb2cba4a10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba4880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf13720 .functor XOR 1, L_0x55fb2cf13b90, L_0x55fb2cf13dd0, C4<0>, C4<0>;
L_0x55fb2cf137b0 .functor AND 1, L_0x55fb2cf13b90, L_0x55fb2cf13dd0, C4<1>, C4<1>;
v0x55fb2c877e40_0 .net "S", 0 0, L_0x55fb2cf13720;  alias, 1 drivers
v0x55fb2c877ee0_0 .net "a", 0 0, L_0x55fb2cf13b90;  alias, 1 drivers
v0x55fb2c8774c0_0 .net "b", 0 0, L_0x55fb2cf13dd0;  alias, 1 drivers
v0x55fb2c877020_0 .net "cout", 0 0, L_0x55fb2cf137b0;  alias, 1 drivers
S_0x55fb2cba4ba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba4880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf13840 .functor XOR 1, L_0x55fb2cf13720, L_0x55fb2cf13f00, C4<0>, C4<0>;
L_0x55fb2cf13a20 .functor AND 1, L_0x55fb2cf13720, L_0x55fb2cf13f00, C4<1>, C4<1>;
v0x55fb2c876520_0 .net "S", 0 0, L_0x55fb2cf13840;  alias, 1 drivers
v0x55fb2c8765c0_0 .net "a", 0 0, L_0x55fb2cf13720;  alias, 1 drivers
v0x55fb2c8755d0_0 .net "b", 0 0, L_0x55fb2cf13f00;  alias, 1 drivers
v0x55fb2c874c50_0 .net "cout", 0 0, L_0x55fb2cf13a20;  alias, 1 drivers
S_0x55fb2cba4d30 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca7ee60 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf0ef60 .functor XOR 1, L_0x7fd0c5137608, L_0x55fb2cf0e760, C4<0>, C4<0>;
v0x55fb2caa2e10_0 .net "a", 0 0, L_0x55fb2cf0e6c0;  alias, 1 drivers
v0x55fb2caa2310_0 .net "a_or_s", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2caa23d0_0 .net "b", 0 0, L_0x55fb2cf0e760;  alias, 1 drivers
v0x55fb2caa13c0_0 .net "cout", 0 0, L_0x55fb2cf0f580;  alias, 1 drivers
v0x55fb2caa0a40_0 .net "input_b", 0 0, L_0x55fb2cf0ef60;  1 drivers
v0x55fb2caa05a0_0 .net "out", 0 0, L_0x55fb2cf0f340;  alias, 1 drivers
S_0x55fb2cba4ec0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba4d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6feb10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf0f580 .functor BUFZ 1, L_0x55fb2cf0f480, C4<0>, C4<0>, C4<0>;
v0x55fb2caa5b20_0 .net "S", 0 0, L_0x55fb2cf0f340;  alias, 1 drivers
v0x55fb2caa5680_0 .net "a", 0 0, L_0x55fb2cf0e6c0;  alias, 1 drivers
v0x55fb2caa4b80_0 .net "b", 0 0, L_0x55fb2cf0ef60;  alias, 1 drivers
v0x55fb2caa3c30_0 .net "carin", 0 0, L_0x55fb2cf0f480;  1 drivers
v0x55fb2caa3cf0_0 .net "cin", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2caa32b0_0 .net "cout", 0 0, L_0x55fb2cf0f580;  alias, 1 drivers
S_0x55fb2cba5050 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0f480 .functor OR 1, L_0x55fb2cf0f1a0, L_0x55fb2cf0f3f0, C4<0>, C4<0>;
v0x55fb2caa8d10_0 .net "S", 0 0, L_0x55fb2cf0f340;  alias, 1 drivers
v0x55fb2caa8dd0_0 .net "a", 0 0, L_0x55fb2cf0e6c0;  alias, 1 drivers
v0x55fb2caa8390_0 .net "b", 0 0, L_0x55fb2cf0ef60;  alias, 1 drivers
v0x55fb2caa7ef0_0 .net "c_1", 0 0, L_0x55fb2cf0f1a0;  1 drivers
v0x55fb2caa73f0_0 .net "c_2", 0 0, L_0x55fb2cf0f3f0;  1 drivers
v0x55fb2caa7490_0 .net "cin", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2caa64a0_0 .net "cout", 0 0, L_0x55fb2cf0f480;  alias, 1 drivers
v0x55fb2caa6540_0 .net "h_1_out", 0 0, L_0x55fb2cf0f0f0;  1 drivers
S_0x55fb2cba51e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0f0f0 .functor XOR 1, L_0x55fb2cf0e6c0, L_0x55fb2cf0ef60, C4<0>, C4<0>;
L_0x55fb2cf0f1a0 .functor AND 1, L_0x55fb2cf0e6c0, L_0x55fb2cf0ef60, C4<1>, C4<1>;
v0x55fb2caacfd0_0 .net "S", 0 0, L_0x55fb2cf0f0f0;  alias, 1 drivers
v0x55fb2caad070_0 .net "a", 0 0, L_0x55fb2cf0e6c0;  alias, 1 drivers
v0x55fb2caac4d0_0 .net "b", 0 0, L_0x55fb2cf0ef60;  alias, 1 drivers
v0x55fb2caab580_0 .net "cout", 0 0, L_0x55fb2cf0f1a0;  alias, 1 drivers
S_0x55fb2cba5370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0f340 .functor XOR 1, L_0x55fb2cf0f0f0, L_0x7fd0c5137608, C4<0>, C4<0>;
L_0x55fb2cf0f3f0 .functor AND 1, L_0x55fb2cf0f0f0, L_0x7fd0c5137608, C4<1>, C4<1>;
v0x55fb2caaac00_0 .net "S", 0 0, L_0x55fb2cf0f340;  alias, 1 drivers
v0x55fb2caaacc0_0 .net "a", 0 0, L_0x55fb2cf0f0f0;  alias, 1 drivers
v0x55fb2caaa760_0 .net "b", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2caa9c60_0 .net "cout", 0 0, L_0x55fb2cf0f3f0;  alias, 1 drivers
S_0x55fb2cba5500 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5ae790 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf0f630 .functor XOR 1, L_0x7fd0c5137608, L_0x55fb2cf0ea10, C4<0>, C4<0>;
v0x55fb2ca94990_0 .net "a", 0 0, L_0x55fb2cf0e970;  alias, 1 drivers
v0x55fb2ca94a50_0 .net "a_or_s", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2ca94010_0 .net "b", 0 0, L_0x55fb2cf0ea10;  alias, 1 drivers
v0x55fb2ca940b0_0 .net "cout", 0 0, L_0x55fb2cf0fc40;  alias, 1 drivers
v0x55fb2ca93b70_0 .net "input_b", 0 0, L_0x55fb2cf0f630;  1 drivers
v0x55fb2ca93070_0 .net "out", 0 0, L_0x55fb2cf0fa50;  alias, 1 drivers
S_0x55fb2cba5690 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba5500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9bf0b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf0fc40 .functor BUFZ 1, L_0x55fb2cf0fb90, C4<0>, C4<0>, C4<0>;
v0x55fb2ca98150_0 .net "S", 0 0, L_0x55fb2cf0fa50;  alias, 1 drivers
v0x55fb2ca97200_0 .net "a", 0 0, L_0x55fb2cf0e970;  alias, 1 drivers
v0x55fb2ca96880_0 .net "b", 0 0, L_0x55fb2cf0f630;  alias, 1 drivers
v0x55fb2ca96920_0 .net "carin", 0 0, L_0x55fb2cf0fb90;  1 drivers
v0x55fb2ca963e0_0 .net "cin", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2ca958e0_0 .net "cout", 0 0, L_0x55fb2cf0fc40;  alias, 1 drivers
S_0x55fb2cba5820 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba5690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf0fb90 .functor OR 1, L_0x55fb2cf0f8b0, L_0x55fb2cf0fb00, C4<0>, C4<0>;
v0x55fb2ca9b960_0 .net "S", 0 0, L_0x55fb2cf0fa50;  alias, 1 drivers
v0x55fb2ca9b4c0_0 .net "a", 0 0, L_0x55fb2cf0e970;  alias, 1 drivers
v0x55fb2ca9a9c0_0 .net "b", 0 0, L_0x55fb2cf0f630;  alias, 1 drivers
v0x55fb2ca99a70_0 .net "c_1", 0 0, L_0x55fb2cf0f8b0;  1 drivers
v0x55fb2ca990f0_0 .net "c_2", 0 0, L_0x55fb2cf0fb00;  1 drivers
v0x55fb2ca99190_0 .net "cin", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2ca98c50_0 .net "cout", 0 0, L_0x55fb2cf0fb90;  alias, 1 drivers
v0x55fb2ca98cf0_0 .net "h_1_out", 0 0, L_0x55fb2cf0f800;  1 drivers
S_0x55fb2cba59b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0f800 .functor XOR 1, L_0x55fb2cf0e970, L_0x55fb2cf0f630, C4<0>, C4<0>;
L_0x55fb2cf0f8b0 .functor AND 1, L_0x55fb2cf0e970, L_0x55fb2cf0f630, C4<1>, C4<1>;
v0x55fb2ca9faa0_0 .net "S", 0 0, L_0x55fb2cf0f800;  alias, 1 drivers
v0x55fb2ca9fb40_0 .net "a", 0 0, L_0x55fb2cf0e970;  alias, 1 drivers
v0x55fb2ca9eb50_0 .net "b", 0 0, L_0x55fb2cf0f630;  alias, 1 drivers
v0x55fb2ca9e1d0_0 .net "cout", 0 0, L_0x55fb2cf0f8b0;  alias, 1 drivers
S_0x55fb2cba5b40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf0fa50 .functor XOR 1, L_0x55fb2cf0f800, L_0x7fd0c5137608, C4<0>, C4<0>;
L_0x55fb2cf0fb00 .functor AND 1, L_0x55fb2cf0f800, L_0x7fd0c5137608, C4<1>, C4<1>;
v0x55fb2ca9dd30_0 .net "S", 0 0, L_0x55fb2cf0fa50;  alias, 1 drivers
v0x55fb2ca9ddd0_0 .net "a", 0 0, L_0x55fb2cf0f800;  alias, 1 drivers
v0x55fb2ca9d230_0 .net "b", 0 0, L_0x7fd0c5137608;  alias, 1 drivers
v0x55fb2ca9c2e0_0 .net "cout", 0 0, L_0x55fb2cf0fb00;  alias, 1 drivers
S_0x55fb2cba5cd0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cba1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6908c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ca6d360_0 .net "S", 3 0, L_0x55fb2cf16d80;  alias, 1 drivers
v0x55fb2ca6d400_0 .net8 "a", 3 0, RS_0x7fd0c5270378;  alias, 2 drivers
v0x55fb2ca8afe0_0 .net8 "b", 3 0, RS_0x7fd0c52703a8;  alias, 2 drivers
v0x55fb2ca778f0_0 .net "carin", 3 0, L_0x55fb2cf16e90;  1 drivers
v0x55fb2ca88ba0_0 .net "cin", 0 0, L_0x55fb2cf14890;  alias, 1 drivers
v0x55fb2ca87c50_0 .net "cout", 0 0, L_0x55fb2c96d9b0;  alias, 1 drivers
L_0x55fb2cf151e0 .part RS_0x7fd0c5270378, 1, 1;
L_0x55fb2cf153c0 .part RS_0x7fd0c52703a8, 1, 1;
L_0x55fb2cf15580 .part L_0x55fb2cf16e90, 0, 1;
L_0x55fb2cf15a80 .part RS_0x7fd0c5270378, 2, 1;
L_0x55fb2cf15bb0 .part RS_0x7fd0c52703a8, 2, 1;
L_0x55fb2cf15ce0 .part L_0x55fb2cf16e90, 1, 1;
L_0x55fb2cf162d0 .part RS_0x7fd0c5270378, 3, 1;
L_0x55fb2cf16400 .part RS_0x7fd0c52703a8, 3, 1;
L_0x55fb2cf16580 .part L_0x55fb2cf16e90, 2, 1;
L_0x55fb2cf16bb0 .part RS_0x7fd0c5270378, 0, 1;
L_0x55fb2cf16c50 .part RS_0x7fd0c52703a8, 0, 1;
L_0x55fb2cf16d80 .concat8 [ 1 1 1 1], L_0x55fb2cf167f0, L_0x55fb2cf14e90, L_0x55fb2cf157d0, L_0x55fb2cf15f80;
L_0x55fb2cf16e90 .concat8 [ 1 1 1 1], L_0x55fb2cf16b20, L_0x55fb2cf15150, L_0x55fb2cf159f0, L_0x55fb2cf16240;
L_0x55fb2c96d9b0 .part L_0x55fb2cf16e90, 3, 1;
S_0x55fb2cba5e60 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf16b20 .functor OR 1, L_0x55fb2cf16760, L_0x55fb2cf16980, C4<0>, C4<0>;
v0x55fb2ca8ea90_0 .net "S", 0 0, L_0x55fb2cf167f0;  1 drivers
v0x55fb2ca8df00_0 .net "a", 0 0, L_0x55fb2cf16bb0;  1 drivers
v0x55fb2ca8db50_0 .net "b", 0 0, L_0x55fb2cf16c50;  1 drivers
v0x55fb2ca8d160_0 .net "c_1", 0 0, L_0x55fb2cf16760;  1 drivers
v0x55fb2ca8ca60_0 .net "c_2", 0 0, L_0x55fb2cf16980;  1 drivers
v0x55fb2cab2ed0_0 .net "cin", 0 0, L_0x55fb2cf14890;  alias, 1 drivers
v0x55fb2cab2f70_0 .net "cout", 0 0, L_0x55fb2cf16b20;  1 drivers
v0x55fb2cab2550_0 .net "h_1_out", 0 0, L_0x55fb2cf166b0;  1 drivers
S_0x55fb2cba5ff0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf166b0 .functor XOR 1, L_0x55fb2cf16bb0, L_0x55fb2cf16c50, C4<0>, C4<0>;
L_0x55fb2cf16760 .functor AND 1, L_0x55fb2cf16bb0, L_0x55fb2cf16c50, C4<1>, C4<1>;
v0x55fb2ca92120_0 .net "S", 0 0, L_0x55fb2cf166b0;  alias, 1 drivers
v0x55fb2ca921c0_0 .net "a", 0 0, L_0x55fb2cf16bb0;  alias, 1 drivers
v0x55fb2ca917a0_0 .net "b", 0 0, L_0x55fb2cf16c50;  alias, 1 drivers
v0x55fb2ca91300_0 .net "cout", 0 0, L_0x55fb2cf16760;  alias, 1 drivers
S_0x55fb2cba6180 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf167f0 .functor XOR 1, L_0x55fb2cf166b0, L_0x55fb2cf14890, C4<0>, C4<0>;
L_0x55fb2cf16980 .functor AND 1, L_0x55fb2cf166b0, L_0x55fb2cf14890, C4<1>, C4<1>;
v0x55fb2ca90800_0 .net "S", 0 0, L_0x55fb2cf167f0;  alias, 1 drivers
v0x55fb2ca908a0_0 .net "a", 0 0, L_0x55fb2cf166b0;  alias, 1 drivers
v0x55fb2ca8f8b0_0 .net "b", 0 0, L_0x55fb2cf14890;  alias, 1 drivers
v0x55fb2ca8ef30_0 .net "cout", 0 0, L_0x55fb2cf16980;  alias, 1 drivers
S_0x55fb2cba6310 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba5cd0;
 .timescale 0 0;
P_0x55fb2c70b6b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba64a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba6310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf15150 .functor OR 1, L_0x55fb2cf14db0, L_0x55fb2cf15070, C4<0>, C4<0>;
v0x55fb2c97d580_0 .net "S", 0 0, L_0x55fb2cf14e90;  1 drivers
v0x55fb2c97ca80_0 .net "a", 0 0, L_0x55fb2cf151e0;  1 drivers
v0x55fb2c97bb30_0 .net "b", 0 0, L_0x55fb2cf153c0;  1 drivers
v0x55fb2c97b1b0_0 .net "c_1", 0 0, L_0x55fb2cf14db0;  1 drivers
v0x55fb2c97ad10_0 .net "c_2", 0 0, L_0x55fb2cf15070;  1 drivers
v0x55fb2c97adb0_0 .net "cin", 0 0, L_0x55fb2cf15580;  1 drivers
v0x55fb2c97a180_0 .net "cout", 0 0, L_0x55fb2cf15150;  1 drivers
v0x55fb2c97a220_0 .net "h_1_out", 0 0, L_0x55fb2cf14d00;  1 drivers
S_0x55fb2cba6630 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf14d00 .functor XOR 1, L_0x55fb2cf151e0, L_0x55fb2cf153c0, C4<0>, C4<0>;
L_0x55fb2cf14db0 .functor AND 1, L_0x55fb2cf151e0, L_0x55fb2cf153c0, C4<1>, C4<1>;
v0x55fb2cab20b0_0 .net "S", 0 0, L_0x55fb2cf14d00;  alias, 1 drivers
v0x55fb2cab2150_0 .net "a", 0 0, L_0x55fb2cf151e0;  alias, 1 drivers
v0x55fb2c978100_0 .net "b", 0 0, L_0x55fb2cf153c0;  alias, 1 drivers
v0x55fb2c981730_0 .net "cout", 0 0, L_0x55fb2cf14db0;  alias, 1 drivers
S_0x55fb2cba67c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf14e90 .functor XOR 1, L_0x55fb2cf14d00, L_0x55fb2cf15580, C4<0>, C4<0>;
L_0x55fb2cf15070 .functor AND 1, L_0x55fb2cf14d00, L_0x55fb2cf15580, C4<1>, C4<1>;
v0x55fb2c97f2f0_0 .net "S", 0 0, L_0x55fb2cf14e90;  alias, 1 drivers
v0x55fb2c97f3b0_0 .net "a", 0 0, L_0x55fb2cf14d00;  alias, 1 drivers
v0x55fb2c97e3a0_0 .net "b", 0 0, L_0x55fb2cf15580;  alias, 1 drivers
v0x55fb2c97da20_0 .net "cout", 0 0, L_0x55fb2cf15070;  alias, 1 drivers
S_0x55fb2cba6950 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cba5cd0;
 .timescale 0 0;
P_0x55fb2c6d7340 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cba6ae0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba6950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf159f0 .functor OR 1, L_0x55fb2cf15740, L_0x55fb2cf15910, C4<0>, C4<0>;
v0x55fb2c97fdf0_0 .net "S", 0 0, L_0x55fb2cf157d0;  1 drivers
v0x55fb2c97feb0_0 .net "a", 0 0, L_0x55fb2cf15a80;  1 drivers
v0x55fb2c976980_0 .net "b", 0 0, L_0x55fb2cf15bb0;  1 drivers
v0x55fb2c9744b0_0 .net "c_1", 0 0, L_0x55fb2cf15740;  1 drivers
v0x55fb2c973560_0 .net "c_2", 0 0, L_0x55fb2cf15910;  1 drivers
v0x55fb2c972be0_0 .net "cin", 0 0, L_0x55fb2cf15ce0;  1 drivers
v0x55fb2c972740_0 .net "cout", 0 0, L_0x55fb2cf159f0;  1 drivers
v0x55fb2c9727e0_0 .net "h_1_out", 0 0, L_0x55fb2cf156b0;  1 drivers
S_0x55fb2cba6c70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf156b0 .functor XOR 1, L_0x55fb2cf15a80, L_0x55fb2cf15bb0, C4<0>, C4<0>;
L_0x55fb2cf15740 .functor AND 1, L_0x55fb2cf15a80, L_0x55fb2cf15bb0, C4<1>, C4<1>;
v0x55fb2c979dd0_0 .net "S", 0 0, L_0x55fb2cf156b0;  alias, 1 drivers
v0x55fb2c979e70_0 .net "a", 0 0, L_0x55fb2cf15a80;  alias, 1 drivers
v0x55fb2c9792a0_0 .net "b", 0 0, L_0x55fb2cf15bb0;  alias, 1 drivers
v0x55fb2c978a60_0 .net "cout", 0 0, L_0x55fb2cf15740;  alias, 1 drivers
S_0x55fb2cba6e00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf157d0 .functor XOR 1, L_0x55fb2cf156b0, L_0x55fb2cf15ce0, C4<0>, C4<0>;
L_0x55fb2cf15910 .functor AND 1, L_0x55fb2cf156b0, L_0x55fb2cf15ce0, C4<1>, C4<1>;
v0x55fb2c978660_0 .net "S", 0 0, L_0x55fb2cf157d0;  alias, 1 drivers
v0x55fb2c978700_0 .net "a", 0 0, L_0x55fb2cf156b0;  alias, 1 drivers
v0x55fb2c980c10_0 .net "b", 0 0, L_0x55fb2cf15ce0;  alias, 1 drivers
v0x55fb2c980290_0 .net "cout", 0 0, L_0x55fb2cf15910;  alias, 1 drivers
S_0x55fb2cba6f90 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cba5cd0;
 .timescale 0 0;
P_0x55fb2c5cfae0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cba7120 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba6f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf16240 .functor OR 1, L_0x55fb2cf15ea0, L_0x55fb2cf16160, C4<0>, C4<0>;
v0x55fb2c96e3c0_0 .net "S", 0 0, L_0x55fb2cf15f80;  1 drivers
v0x55fb2c96dc70_0 .net "a", 0 0, L_0x55fb2cf162d0;  1 drivers
v0x55fb2c96d910_0 .net "b", 0 0, L_0x55fb2cf16400;  1 drivers
v0x55fb2c975dd0_0 .net "c_1", 0 0, L_0x55fb2cf15ea0;  1 drivers
v0x55fb2c975450_0 .net "c_2", 0 0, L_0x55fb2cf16160;  1 drivers
v0x55fb2c9754f0_0 .net "cin", 0 0, L_0x55fb2cf16580;  1 drivers
v0x55fb2c974fb0_0 .net "cout", 0 0, L_0x55fb2cf16240;  1 drivers
v0x55fb2c975050_0 .net "h_1_out", 0 0, L_0x55fb2cf15e10;  1 drivers
S_0x55fb2cba72b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf15e10 .functor XOR 1, L_0x55fb2cf162d0, L_0x55fb2cf16400, C4<0>, C4<0>;
L_0x55fb2cf15ea0 .functor AND 1, L_0x55fb2cf162d0, L_0x55fb2cf16400, C4<1>, C4<1>;
v0x55fb2c971c40_0 .net "S", 0 0, L_0x55fb2cf15e10;  alias, 1 drivers
v0x55fb2c971ce0_0 .net "a", 0 0, L_0x55fb2cf162d0;  alias, 1 drivers
v0x55fb2c970cf0_0 .net "b", 0 0, L_0x55fb2cf16400;  alias, 1 drivers
v0x55fb2c970370_0 .net "cout", 0 0, L_0x55fb2cf15ea0;  alias, 1 drivers
S_0x55fb2cba7440 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf15f80 .functor XOR 1, L_0x55fb2cf15e10, L_0x55fb2cf16580, C4<0>, C4<0>;
L_0x55fb2cf16160 .functor AND 1, L_0x55fb2cf15e10, L_0x55fb2cf16580, C4<1>, C4<1>;
v0x55fb2c96fed0_0 .net "S", 0 0, L_0x55fb2cf15f80;  alias, 1 drivers
v0x55fb2c96ff90_0 .net "a", 0 0, L_0x55fb2cf15e10;  alias, 1 drivers
v0x55fb2c96f340_0 .net "b", 0 0, L_0x55fb2cf16580;  alias, 1 drivers
v0x55fb2c96ef90_0 .net "cout", 0 0, L_0x55fb2cf16160;  alias, 1 drivers
S_0x55fb2cba77e0 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf16e20 .functor BUFZ 2, L_0x55fb2cf0e270, C4<00>, C4<00>, C4<00>;
L_0x55fb2c2d6a70 .functor BUFZ 2, L_0x55fb2cf0e480, C4<00>, C4<00>, C4<00>;
L_0x55fb2c89b720 .functor AND 1, L_0x55fb2c83e130, L_0x55fb2c8a2bd0, C4<1>, C4<1>;
L_0x55fb2c90e6f0 .functor AND 1, L_0x55fb2c97bbd0, L_0x55fb2c891350, C4<1>, C4<1>;
L_0x55fb2cf178b0 .functor AND 1, L_0x55fb2cf171b0, L_0x55fb2cf176f0, C4<1>, C4<1>;
L_0x55fb2cf188a0 .functor XOR 1, L_0x55fb2cf17300, L_0x55fb2cf17840, C4<0>, C4<0>;
L_0x55fb2cf19ad0 .functor BUFZ 2, L_0x55fb2caa8430, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf19be0 .functor BUFZ 2, L_0x55fb2cf197c0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf1b650 .functor BUFZ 2, L_0x55fb2ca09d40, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf1b840 .functor BUFZ 3, L_0x55fb2cf1b2f0, C4<000>, C4<000>, C4<000>;
v0x55fb2c6b0330_0 .net "X", 1 0, L_0x55fb2cf0e270;  alias, 1 drivers
v0x55fb2c6b86c0_0 .net "Xe", 0 0, L_0x55fb2c83e130;  1 drivers
v0x55fb2c6b8780_0 .net "Xn", 0 0, L_0x55fb2c97bbd0;  1 drivers
v0x55fb2c6b7d40_0 .net "Y", 1 0, L_0x55fb2cf0e480;  alias, 1 drivers
v0x55fb2c6b7de0_0 .net "Ye", 0 0, L_0x55fb2c8a2bd0;  1 drivers
v0x55fb2c6b78a0_0 .net "Yn", 0 0, L_0x55fb2c891350;  1 drivers
v0x55fb2c6b7940_0 .net "Z", 3 0, o0x7fd0c5265d28;  alias, 0 drivers
v0x55fb2c697a00_0 .net *"_ivl_12", 0 0, L_0x55fb2c89b720;  1 drivers
L_0x7fd0c5137848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c697aa0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5137848;  1 drivers
v0x55fb2c697080_0 .net *"_ivl_21", 0 0, L_0x55fb2c90e6f0;  1 drivers
L_0x7fd0c5137890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c697120_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5137890;  1 drivers
v0x55fb2c696be0_0 .net *"_ivl_34", 0 0, L_0x55fb2cf178b0;  1 drivers
L_0x7fd0c5137968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c694090_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5137968;  1 drivers
v0x55fb2c6954a0_0 .net *"_ivl_4", 1 0, L_0x55fb2cf16e20;  1 drivers
v0x55fb2c694b20_0 .net *"_ivl_50", 1 0, L_0x55fb2cf19ad0;  1 drivers
v0x55fb2c694680_0 .net *"_ivl_54", 1 0, L_0x55fb2cf19be0;  1 drivers
v0x55fb2c6aded0_0 .net *"_ivl_62", 1 0, L_0x55fb2cf1b650;  1 drivers
v0x55fb2c6adf70_0 .net *"_ivl_66", 2 0, L_0x55fb2cf1b840;  1 drivers
v0x55fb2c6aab40_0 .net *"_ivl_9", 1 0, L_0x55fb2c2d6a70;  1 drivers
L_0x7fd0c5137920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c6aac00_0 .net "add", 0 0, L_0x7fd0c5137920;  1 drivers
L_0x7fd0c51379f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5272a18 .resolv tri, L_0x7fd0c51379f8, L_0x55fb2cf19a30;
v0x55fb2c6a9d20_0 .net8 "big_z0", 2 0, RS_0x7fd0c5272a18;  2 drivers
v0x55fb2c6a9de0_0 .net "big_z0_z1", 2 0, L_0x55fb2cf1b2f0;  1 drivers
L_0x7fd0c5137a40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5213cc8 .resolv tri, L_0x7fd0c5137a40, L_0x55fb2cf19b40;
v0x55fb2c6a9190_0 .net8 "big_z1", 2 0, RS_0x7fd0c5213cc8;  2 drivers
L_0x7fd0c5137ad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5213908 .resolv tri, L_0x7fd0c5137ad0, L_0x55fb2cf1b7a0;
v0x55fb2c6a9250_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5213908;  2 drivers
L_0x7fd0c5137a88 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52138d8 .resolv tri, L_0x7fd0c5137a88, L_0x55fb2cf1b5b0;
v0x55fb2c6a8de0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c52138d8;  2 drivers
v0x55fb2c6a8210_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf1b480;  1 drivers
v0x55fb2c6a82b0_0 .net "cout_z1", 0 0, L_0x55fb2cf19900;  1 drivers
v0x55fb2c6a7890_0 .net "cout_z1_1", 0 0, L_0x55fb2cf18800;  1 drivers
v0x55fb2c6a7930_0 .net "dummy_cout", 0 0, L_0x55fb2cf1d940;  1 drivers
v0x55fb2c6a73f0_0 .net "signX", 0 0, L_0x55fb2cf17300;  1 drivers
v0x55fb2c6ad3b0_0 .net "signY", 0 0, L_0x55fb2cf17840;  1 drivers
v0x55fb2c6aca30_0 .net "sign_z3", 0 0, L_0x55fb2cf188a0;  1 drivers
L_0x7fd0c51378d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c6acad0_0 .net "sub", 0 0, L_0x7fd0c51378d8;  1 drivers
v0x55fb2c6ac590_0 .net "z", 3 0, L_0x55fb2cf1d6b0;  1 drivers
v0x55fb2c6ac630_0 .net "z0", 1 0, L_0x55fb2caa8430;  1 drivers
v0x55fb2c6a4850_0 .net "z1", 1 0, L_0x55fb2cf197c0;  1 drivers
v0x55fb2c6a2380_0 .net "z1_1", 1 0, L_0x55fb2cf186c0;  1 drivers
v0x55fb2c6a2420_0 .net "z2", 1 0, L_0x55fb2ca09d40;  1 drivers
v0x55fb2c6a1fd0_0 .net "z3", 1 0, L_0x55fb2cf17920;  1 drivers
v0x55fb2c6a2070_0 .net "z3_1", 0 0, L_0x55fb2cf171b0;  1 drivers
v0x55fb2c6a1400_0 .net "z3_2", 0 0, L_0x55fb2cf176f0;  1 drivers
L_0x55fb2c97bbd0 .part L_0x55fb2cf16e20, 1, 1;
L_0x55fb2c83e130 .part L_0x55fb2cf16e20, 0, 1;
L_0x55fb2c891350 .part L_0x55fb2c2d6a70, 1, 1;
L_0x55fb2c8a2bd0 .part L_0x55fb2c2d6a70, 0, 1;
L_0x55fb2caa8430 .concat8 [ 1 1 0 0], L_0x55fb2c89b720, L_0x7fd0c5137848;
L_0x55fb2ca09d40 .concat8 [ 1 1 0 0], L_0x55fb2c90e6f0, L_0x7fd0c5137890;
L_0x55fb2cf17920 .concat8 [ 1 1 0 0], L_0x55fb2cf178b0, L_0x7fd0c5137968;
L_0x55fb2cf19a30 .part/pv L_0x55fb2cf19ad0, 0, 2, 3;
L_0x55fb2cf19b40 .part/pv L_0x55fb2cf19be0, 1, 2, 3;
L_0x55fb2cf1b5b0 .part/pv L_0x55fb2cf1b650, 2, 2, 4;
L_0x55fb2cf1b7a0 .part/pv L_0x55fb2cf1b840, 0, 3, 4;
S_0x55fb2cba7970 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cba77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c405d30 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513cc60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf179c0 .functor XOR 2, L_0x7fd0c513cc60, L_0x55fb2ca09d40, C4<00>, C4<00>;
v0x55fb2ca63f90_0 .net *"_ivl_0", 1 0, L_0x7fd0c513cc60;  1 drivers
v0x55fb2ca63040_0 .net "a", 1 0, L_0x55fb2caa8430;  alias, 1 drivers
v0x55fb2ca626c0_0 .net "a_or_s", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2ca62220_0 .net "b", 1 0, L_0x55fb2ca09d40;  alias, 1 drivers
v0x55fb2ca622c0_0 .net "cout", 0 0, L_0x55fb2cf18800;  alias, 1 drivers
v0x55fb2ca61720_0 .net "input_b", 1 0, L_0x55fb2cf179c0;  1 drivers
v0x55fb2ca607d0_0 .net "out", 1 0, L_0x55fb2cf186c0;  alias, 1 drivers
S_0x55fb2cba7b00 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba7970;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c286d70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ca67300_0 .net "S", 1 0, L_0x55fb2cf186c0;  alias, 1 drivers
v0x55fb2ca673a0_0 .net "a", 1 0, L_0x55fb2caa8430;  alias, 1 drivers
v0x55fb2ca66800_0 .net "b", 1 0, L_0x55fb2cf179c0;  alias, 1 drivers
v0x55fb2ca658b0_0 .net "carin", 1 0, L_0x55fb2cf18760;  1 drivers
v0x55fb2ca64f30_0 .net "cin", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2ca64a90_0 .net "cout", 0 0, L_0x55fb2cf18800;  alias, 1 drivers
L_0x55fb2cf17cf0 .part L_0x55fb2caa8430, 1, 1;
L_0x55fb2cf17eb0 .part L_0x55fb2cf179c0, 1, 1;
L_0x55fb2cf17fe0 .part L_0x55fb2cf18760, 0, 1;
L_0x55fb2cf183d0 .part L_0x55fb2caa8430, 0, 1;
L_0x55fb2cf18500 .part L_0x55fb2cf179c0, 0, 1;
L_0x55fb2cf186c0 .concat8 [ 1 1 0 0], L_0x55fb2cf181f0, L_0x55fb2cf17b10;
L_0x55fb2cf18760 .concat8 [ 1 1 0 0], L_0x55fb2cf18360, L_0x55fb2cf17c80;
L_0x55fb2cf18800 .part L_0x55fb2cf18760, 1, 1;
S_0x55fb2cba7c90 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba7b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf18360 .functor OR 1, L_0x55fb2cf18180, L_0x55fb2cf182f0, C4<0>, C4<0>;
v0x55fb2ca71fb0_0 .net "S", 0 0, L_0x55fb2cf181f0;  1 drivers
v0x55fb2ca71060_0 .net "a", 0 0, L_0x55fb2cf183d0;  1 drivers
v0x55fb2ca706e0_0 .net "b", 0 0, L_0x55fb2cf18500;  1 drivers
v0x55fb2ca702b0_0 .net "c_1", 0 0, L_0x55fb2cf18180;  1 drivers
v0x55fb2ca6f6b0_0 .net "c_2", 0 0, L_0x55fb2cf182f0;  1 drivers
v0x55fb2ca6f750_0 .net "cin", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2ca6f300_0 .net "cout", 0 0, L_0x55fb2cf18360;  1 drivers
v0x55fb2ca6f3a0_0 .net "h_1_out", 0 0, L_0x55fb2cf18110;  1 drivers
S_0x55fb2cba7e20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf18110 .functor XOR 1, L_0x55fb2cf183d0, L_0x55fb2cf18500, C4<0>, C4<0>;
L_0x55fb2cf18180 .functor AND 1, L_0x55fb2cf183d0, L_0x55fb2cf18500, C4<1>, C4<1>;
v0x55fb2ca75860_0 .net "S", 0 0, L_0x55fb2cf18110;  alias, 1 drivers
v0x55fb2ca75390_0 .net "a", 0 0, L_0x55fb2cf183d0;  alias, 1 drivers
v0x55fb2ca75430_0 .net "b", 0 0, L_0x55fb2cf18500;  alias, 1 drivers
v0x55fb2ca74820_0 .net "cout", 0 0, L_0x55fb2cf18180;  alias, 1 drivers
S_0x55fb2cba7fb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf181f0 .functor XOR 1, L_0x55fb2cf18110, L_0x7fd0c5137920, C4<0>, C4<0>;
L_0x55fb2cf182f0 .functor AND 1, L_0x55fb2cf18110, L_0x7fd0c5137920, C4<1>, C4<1>;
v0x55fb2ca738d0_0 .net "S", 0 0, L_0x55fb2cf181f0;  alias, 1 drivers
v0x55fb2ca73990_0 .net "a", 0 0, L_0x55fb2cf18110;  alias, 1 drivers
v0x55fb2ca72f50_0 .net "b", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2ca72b20_0 .net "cout", 0 0, L_0x55fb2cf182f0;  alias, 1 drivers
S_0x55fb2cba8140 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba7b00;
 .timescale 0 0;
P_0x55fb2c4ee4f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba82d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf17c80 .functor OR 1, L_0x55fb2cf17aa0, L_0x55fb2cf17c10, C4<0>, C4<0>;
v0x55fb2ca6b540_0 .net "S", 0 0, L_0x55fb2cf17b10;  1 drivers
v0x55fb2ca6b600_0 .net "a", 0 0, L_0x55fb2cf17cf0;  1 drivers
v0x55fb2ca61f10_0 .net "b", 0 0, L_0x55fb2cf17eb0;  1 drivers
v0x55fb2ca69070_0 .net "c_1", 0 0, L_0x55fb2cf17aa0;  1 drivers
v0x55fb2ca68120_0 .net "c_2", 0 0, L_0x55fb2cf17c10;  1 drivers
v0x55fb2ca681c0_0 .net "cin", 0 0, L_0x55fb2cf17fe0;  1 drivers
v0x55fb2ca677a0_0 .net "cout", 0 0, L_0x55fb2cf17c80;  1 drivers
v0x55fb2ca67840_0 .net "h_1_out", 0 0, L_0x55fb2cf17a30;  1 drivers
S_0x55fb2cba8460 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf17a30 .functor XOR 1, L_0x55fb2cf17cf0, L_0x55fb2cf17eb0, C4<0>, C4<0>;
L_0x55fb2cf17aa0 .functor AND 1, L_0x55fb2cf17cf0, L_0x55fb2cf17eb0, C4<1>, C4<1>;
v0x55fb2ca6e730_0 .net "S", 0 0, L_0x55fb2cf17a30;  alias, 1 drivers
v0x55fb2ca6e7d0_0 .net "a", 0 0, L_0x55fb2cf17cf0;  alias, 1 drivers
v0x55fb2ca6ddb0_0 .net "b", 0 0, L_0x55fb2cf17eb0;  alias, 1 drivers
v0x55fb2ca6d910_0 .net "cout", 0 0, L_0x55fb2cf17aa0;  alias, 1 drivers
S_0x55fb2cba85f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf17b10 .functor XOR 1, L_0x55fb2cf17a30, L_0x55fb2cf17fe0, C4<0>, C4<0>;
L_0x55fb2cf17c10 .functor AND 1, L_0x55fb2cf17a30, L_0x55fb2cf17fe0, C4<1>, C4<1>;
v0x55fb2ca8a4c0_0 .net "S", 0 0, L_0x55fb2cf17b10;  alias, 1 drivers
v0x55fb2ca8a580_0 .net "a", 0 0, L_0x55fb2cf17a30;  alias, 1 drivers
v0x55fb2ca89b40_0 .net "b", 0 0, L_0x55fb2cf17fe0;  alias, 1 drivers
v0x55fb2ca89710_0 .net "cout", 0 0, L_0x55fb2cf17c10;  alias, 1 drivers
S_0x55fb2cba8780 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cba77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c498d40 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf18ad0 .functor XOR 2, L_0x55fb2cf18a30, L_0x55fb2cf17920, C4<00>, C4<00>;
v0x55fb2ca4fed0_0 .net *"_ivl_0", 1 0, L_0x55fb2cf18a30;  1 drivers
L_0x7fd0c51379b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ca4f3d0_0 .net *"_ivl_3", 0 0, L_0x7fd0c51379b0;  1 drivers
v0x55fb2ca4e480_0 .net "a", 1 0, L_0x55fb2cf186c0;  alias, 1 drivers
v0x55fb2ca4db00_0 .net "a_or_s", 0 0, L_0x55fb2cf188a0;  alias, 1 drivers
v0x55fb2ca4dba0_0 .net "b", 1 0, L_0x55fb2cf17920;  alias, 1 drivers
v0x55fb2ca4d660_0 .net "cout", 0 0, L_0x55fb2cf19900;  alias, 1 drivers
v0x55fb2ca4d700_0 .net "input_b", 1 0, L_0x55fb2cf18ad0;  1 drivers
v0x55fb2ca4cb60_0 .net "out", 1 0, L_0x55fb2cf197c0;  alias, 1 drivers
L_0x55fb2cf18a30 .concat [ 1 1 0 0], L_0x55fb2cf188a0, L_0x7fd0c51379b0;
S_0x55fb2cba8910 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba8780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb616a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ca52740_0 .net "S", 1 0, L_0x55fb2cf197c0;  alias, 1 drivers
v0x55fb2ca527e0_0 .net "a", 1 0, L_0x55fb2cf186c0;  alias, 1 drivers
v0x55fb2ca51c40_0 .net "b", 1 0, L_0x55fb2cf18ad0;  alias, 1 drivers
v0x55fb2ca51ce0_0 .net "carin", 1 0, L_0x55fb2cf19860;  1 drivers
v0x55fb2ca50cf0_0 .net "cin", 0 0, L_0x55fb2cf188a0;  alias, 1 drivers
v0x55fb2ca50370_0 .net "cout", 0 0, L_0x55fb2cf19900;  alias, 1 drivers
L_0x55fb2cf18e00 .part L_0x55fb2cf186c0, 1, 1;
L_0x55fb2cf18f30 .part L_0x55fb2cf18ad0, 1, 1;
L_0x55fb2cf19060 .part L_0x55fb2cf19860, 0, 1;
L_0x55fb2cf19560 .part L_0x55fb2cf186c0, 0, 1;
L_0x55fb2cf19600 .part L_0x55fb2cf18ad0, 0, 1;
L_0x55fb2cf197c0 .concat8 [ 1 1 0 0], L_0x55fb2cf19270, L_0x55fb2cf18c20;
L_0x55fb2cf19860 .concat8 [ 1 1 0 0], L_0x55fb2cf194f0, L_0x55fb2cf18d90;
L_0x55fb2cf19900 .part L_0x55fb2cf19860, 1, 1;
S_0x55fb2cba8aa0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba8910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf194f0 .functor OR 1, L_0x55fb2cf19200, L_0x55fb2cf19370, C4<0>, C4<0>;
v0x55fb2ca5c640_0 .net "S", 0 0, L_0x55fb2cf19270;  1 drivers
v0x55fb2ca5b6f0_0 .net "a", 0 0, L_0x55fb2cf19560;  1 drivers
v0x55fb2ca5ad70_0 .net "b", 0 0, L_0x55fb2cf19600;  1 drivers
v0x55fb2ca5a8d0_0 .net "c_1", 0 0, L_0x55fb2cf19200;  1 drivers
v0x55fb2ca59d40_0 .net "c_2", 0 0, L_0x55fb2cf19370;  1 drivers
v0x55fb2ca59de0_0 .net "cin", 0 0, L_0x55fb2cf188a0;  alias, 1 drivers
v0x55fb2ca59990_0 .net "cout", 0 0, L_0x55fb2cf194f0;  1 drivers
v0x55fb2ca59a30_0 .net "h_1_out", 0 0, L_0x55fb2cf19190;  1 drivers
S_0x55fb2cba8c30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba8aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf19190 .functor XOR 1, L_0x55fb2cf19560, L_0x55fb2cf19600, C4<0>, C4<0>;
L_0x55fb2cf19200 .functor AND 1, L_0x55fb2cf19560, L_0x55fb2cf19600, C4<1>, C4<1>;
v0x55fb2ca5fe50_0 .net "S", 0 0, L_0x55fb2cf19190;  alias, 1 drivers
v0x55fb2ca5fef0_0 .net "a", 0 0, L_0x55fb2cf19560;  alias, 1 drivers
v0x55fb2ca5f9b0_0 .net "b", 0 0, L_0x55fb2cf19600;  alias, 1 drivers
v0x55fb2ca5eeb0_0 .net "cout", 0 0, L_0x55fb2cf19200;  alias, 1 drivers
S_0x55fb2cba8dc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba8aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf19270 .functor XOR 1, L_0x55fb2cf19190, L_0x55fb2cf188a0, C4<0>, C4<0>;
L_0x55fb2cf19370 .functor AND 1, L_0x55fb2cf19190, L_0x55fb2cf188a0, C4<1>, C4<1>;
v0x55fb2ca5df60_0 .net "S", 0 0, L_0x55fb2cf19270;  alias, 1 drivers
v0x55fb2ca5e020_0 .net "a", 0 0, L_0x55fb2cf19190;  alias, 1 drivers
v0x55fb2ca5d5e0_0 .net "b", 0 0, L_0x55fb2cf188a0;  alias, 1 drivers
v0x55fb2ca5d140_0 .net "cout", 0 0, L_0x55fb2cf19370;  alias, 1 drivers
S_0x55fb2cba8f50 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba8910;
 .timescale 0 0;
P_0x55fb2ca05f40 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba90e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf18d90 .functor OR 1, L_0x55fb2cf18bb0, L_0x55fb2cf18d20, C4<0>, C4<0>;
v0x55fb2ca405a0_0 .net "S", 0 0, L_0x55fb2cf18c20;  1 drivers
v0x55fb2ca40660_0 .net "a", 0 0, L_0x55fb2cf18e00;  1 drivers
v0x55fb2ca56980_0 .net "b", 0 0, L_0x55fb2cf18f30;  1 drivers
v0x55fb2ca544b0_0 .net "c_1", 0 0, L_0x55fb2cf18bb0;  1 drivers
v0x55fb2ca53560_0 .net "c_2", 0 0, L_0x55fb2cf18d20;  1 drivers
v0x55fb2ca53600_0 .net "cin", 0 0, L_0x55fb2cf19060;  1 drivers
v0x55fb2ca52be0_0 .net "cout", 0 0, L_0x55fb2cf18d90;  1 drivers
v0x55fb2ca52c80_0 .net "h_1_out", 0 0, L_0x55fb2cf18b40;  1 drivers
S_0x55fb2cba9270 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba90e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf18b40 .functor XOR 1, L_0x55fb2cf18e00, L_0x55fb2cf18f30, C4<0>, C4<0>;
L_0x55fb2cf18bb0 .functor AND 1, L_0x55fb2cf18e00, L_0x55fb2cf18f30, C4<1>, C4<1>;
v0x55fb2ca58dc0_0 .net "S", 0 0, L_0x55fb2cf18b40;  alias, 1 drivers
v0x55fb2ca58e60_0 .net "a", 0 0, L_0x55fb2cf18e00;  alias, 1 drivers
v0x55fb2ca585d0_0 .net "b", 0 0, L_0x55fb2cf18f30;  alias, 1 drivers
v0x55fb2ca58270_0 .net "cout", 0 0, L_0x55fb2cf18bb0;  alias, 1 drivers
S_0x55fb2cba9400 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba90e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf18c20 .functor XOR 1, L_0x55fb2cf18b40, L_0x55fb2cf19060, C4<0>, C4<0>;
L_0x55fb2cf18d20 .functor AND 1, L_0x55fb2cf18b40, L_0x55fb2cf19060, C4<1>, C4<1>;
v0x55fb2ca6a990_0 .net "S", 0 0, L_0x55fb2cf18c20;  alias, 1 drivers
v0x55fb2ca6aa50_0 .net "a", 0 0, L_0x55fb2cf18b40;  alias, 1 drivers
v0x55fb2ca6a010_0 .net "b", 0 0, L_0x55fb2cf19060;  alias, 1 drivers
v0x55fb2ca69b70_0 .net "cout", 0 0, L_0x55fb2cf18d20;  alias, 1 drivers
S_0x55fb2cba9590 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cba77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9ca1b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513cca8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf19ce0 .functor XOR 3, L_0x7fd0c513cca8, RS_0x7fd0c5272a18, C4<000>, C4<000>;
v0x55fb2c6f09f0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513cca8;  1 drivers
v0x55fb2c70a1a0_0 .net8 "a", 2 0, RS_0x7fd0c5272a18;  alias, 2 drivers
v0x55fb2c707d60_0 .net "a_or_s", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2c706e10_0 .net8 "b", 2 0, RS_0x7fd0c5272a18;  alias, 2 drivers
v0x55fb2c706490_0 .net "cout", 0 0, L_0x55fb2cf1b480;  alias, 1 drivers
v0x55fb2c705ff0_0 .net "input_b", 2 0, L_0x55fb2cf19ce0;  1 drivers
v0x55fb2c706090_0 .net "out", 2 0, L_0x55fb2cf1b2f0;  alias, 1 drivers
S_0x55fb2cba9720 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cba9590;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9bb4d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c6f3360_0 .net "S", 2 0, L_0x55fb2cf1b2f0;  alias, 1 drivers
v0x55fb2c6f3420_0 .net8 "a", 2 0, RS_0x7fd0c5272a18;  alias, 2 drivers
v0x55fb2c6f2ec0_0 .net "b", 2 0, L_0x55fb2cf19ce0;  alias, 1 drivers
v0x55fb2c6f0400_0 .net "carin", 2 0, L_0x55fb2cf1b390;  1 drivers
v0x55fb2c6f1810_0 .net "cin", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2c6f0e90_0 .net "cout", 0 0, L_0x55fb2cf1b480;  alias, 1 drivers
L_0x55fb2cf1a010 .part RS_0x7fd0c5272a18, 1, 1;
L_0x55fb2cf1a140 .part L_0x55fb2cf19ce0, 1, 1;
L_0x55fb2cf1a270 .part L_0x55fb2cf1b390, 0, 1;
L_0x55fb2cf1a7a0 .part RS_0x7fd0c5272a18, 2, 1;
L_0x55fb2cf1a9e0 .part L_0x55fb2cf19ce0, 2, 1;
L_0x55fb2cf1ab10 .part L_0x55fb2cf1b390, 1, 1;
L_0x55fb2cf1b040 .part RS_0x7fd0c5272a18, 0, 1;
L_0x55fb2cf1b170 .part L_0x55fb2cf19ce0, 0, 1;
L_0x55fb2cf1b2f0 .concat8 [ 1 1 1 0], L_0x55fb2cf1adc0, L_0x55fb2cf19e30, L_0x55fb2cf1a4d0;
L_0x55fb2cf1b390 .concat8 [ 1 1 1 0], L_0x55fb2cf1afd0, L_0x55fb2cf19fa0, L_0x55fb2cf1a730;
L_0x55fb2cf1b480 .part L_0x55fb2cf1b390, 2, 1;
S_0x55fb2cba98b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cba9720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1afd0 .functor OR 1, L_0x55fb2cf1ad00, L_0x55fb2cf1af10, C4<0>, C4<0>;
v0x55fb2ca48580_0 .net "S", 0 0, L_0x55fb2cf1adc0;  1 drivers
v0x55fb2ca47a80_0 .net "a", 0 0, L_0x55fb2cf1b040;  1 drivers
v0x55fb2ca46b30_0 .net "b", 0 0, L_0x55fb2cf1b170;  1 drivers
v0x55fb2ca461b0_0 .net "c_1", 0 0, L_0x55fb2cf1ad00;  1 drivers
v0x55fb2ca45d10_0 .net "c_2", 0 0, L_0x55fb2cf1af10;  1 drivers
v0x55fb2ca45db0_0 .net "cin", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2ca45180_0 .net "cout", 0 0, L_0x55fb2cf1afd0;  1 drivers
v0x55fb2ca45220_0 .net "h_1_out", 0 0, L_0x55fb2cf1ac40;  1 drivers
S_0x55fb2cba9a40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba98b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1ac40 .functor XOR 1, L_0x55fb2cf1b040, L_0x55fb2cf1b170, C4<0>, C4<0>;
L_0x55fb2cf1ad00 .functor AND 1, L_0x55fb2cf1b040, L_0x55fb2cf1b170, C4<1>, C4<1>;
v0x55fb2ca4bc10_0 .net "S", 0 0, L_0x55fb2cf1ac40;  alias, 1 drivers
v0x55fb2ca4bcb0_0 .net "a", 0 0, L_0x55fb2cf1b040;  alias, 1 drivers
v0x55fb2ca4b290_0 .net "b", 0 0, L_0x55fb2cf1b170;  alias, 1 drivers
v0x55fb2ca4adf0_0 .net "cout", 0 0, L_0x55fb2cf1ad00;  alias, 1 drivers
S_0x55fb2cba9bd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba98b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1adc0 .functor XOR 1, L_0x55fb2cf1ac40, L_0x7fd0c5137920, C4<0>, C4<0>;
L_0x55fb2cf1af10 .functor AND 1, L_0x55fb2cf1ac40, L_0x7fd0c5137920, C4<1>, C4<1>;
v0x55fb2ca4a2f0_0 .net "S", 0 0, L_0x55fb2cf1adc0;  alias, 1 drivers
v0x55fb2ca4a3b0_0 .net "a", 0 0, L_0x55fb2cf1ac40;  alias, 1 drivers
v0x55fb2ca493a0_0 .net "b", 0 0, L_0x7fd0c5137920;  alias, 1 drivers
v0x55fb2ca48a20_0 .net "cout", 0 0, L_0x55fb2cf1af10;  alias, 1 drivers
S_0x55fb2cba9d60 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cba9720;
 .timescale 0 0;
P_0x55fb2c98e580 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cba9ef0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cba9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf19fa0 .functor OR 1, L_0x55fb2cf19dc0, L_0x55fb2cf19f30, C4<0>, C4<0>;
v0x55fb2ca54fb0_0 .net "S", 0 0, L_0x55fb2cf19e30;  1 drivers
v0x55fb2c7154b0_0 .net "a", 0 0, L_0x55fb2cf1a010;  1 drivers
v0x55fb2c713070_0 .net "b", 0 0, L_0x55fb2cf1a140;  1 drivers
v0x55fb2c712120_0 .net "c_1", 0 0, L_0x55fb2cf19dc0;  1 drivers
v0x55fb2c7117a0_0 .net "c_2", 0 0, L_0x55fb2cf19f30;  1 drivers
v0x55fb2c711840_0 .net "cin", 0 0, L_0x55fb2cf1a270;  1 drivers
v0x55fb2c711300_0 .net "cout", 0 0, L_0x55fb2cf19fa0;  1 drivers
v0x55fb2c7113a0_0 .net "h_1_out", 0 0, L_0x55fb2cf19d50;  1 drivers
S_0x55fb2cbaa080 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cba9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf19d50 .functor XOR 1, L_0x55fb2cf1a010, L_0x55fb2cf1a140, C4<0>, C4<0>;
L_0x55fb2cf19dc0 .functor AND 1, L_0x55fb2cf1a010, L_0x55fb2cf1a140, C4<1>, C4<1>;
v0x55fb2ca44dd0_0 .net "S", 0 0, L_0x55fb2cf19d50;  alias, 1 drivers
v0x55fb2ca44e70_0 .net "a", 0 0, L_0x55fb2cf1a010;  alias, 1 drivers
v0x55fb2ca442a0_0 .net "b", 0 0, L_0x55fb2cf1a140;  alias, 1 drivers
v0x55fb2ca43b50_0 .net "cout", 0 0, L_0x55fb2cf19dc0;  alias, 1 drivers
S_0x55fb2cbaa210 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cba9ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf19e30 .functor XOR 1, L_0x55fb2cf19d50, L_0x55fb2cf1a270, C4<0>, C4<0>;
L_0x55fb2cf19f30 .functor AND 1, L_0x55fb2cf19d50, L_0x55fb2cf1a270, C4<1>, C4<1>;
v0x55fb2ca437f0_0 .net "S", 0 0, L_0x55fb2cf19e30;  alias, 1 drivers
v0x55fb2ca438b0_0 .net "a", 0 0, L_0x55fb2cf19d50;  alias, 1 drivers
v0x55fb2ca55dd0_0 .net "b", 0 0, L_0x55fb2cf1a270;  alias, 1 drivers
v0x55fb2ca55450_0 .net "cout", 0 0, L_0x55fb2cf19f30;  alias, 1 drivers
S_0x55fb2cbaa3a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cba9720;
 .timescale 0 0;
P_0x55fb2c9db050 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbaa530 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbaa3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1a730 .functor OR 1, L_0x55fb2cf1a410, L_0x55fb2cf1a670, C4<0>, C4<0>;
v0x55fb2c70cf80_0 .net "S", 0 0, L_0x55fb2cf1a4d0;  1 drivers
v0x55fb2c70d040_0 .net "a", 0 0, L_0x55fb2cf1a7a0;  1 drivers
v0x55fb2c70c600_0 .net "b", 0 0, L_0x55fb2cf1a9e0;  1 drivers
v0x55fb2c714990_0 .net "c_1", 0 0, L_0x55fb2cf1a410;  1 drivers
v0x55fb2c714010_0 .net "c_2", 0 0, L_0x55fb2cf1a670;  1 drivers
v0x55fb2c713b70_0 .net "cin", 0 0, L_0x55fb2cf1ab10;  1 drivers
v0x55fb2c6f3ce0_0 .net "cout", 0 0, L_0x55fb2cf1a730;  1 drivers
v0x55fb2c6f3d80_0 .net "h_1_out", 0 0, L_0x55fb2cf1a3a0;  1 drivers
S_0x55fb2cbaa6c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbaa530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1a3a0 .functor XOR 1, L_0x55fb2cf1a7a0, L_0x55fb2cf1a9e0, C4<0>, C4<0>;
L_0x55fb2cf1a410 .functor AND 1, L_0x55fb2cf1a7a0, L_0x55fb2cf1a9e0, C4<1>, C4<1>;
v0x55fb2c710800_0 .net "S", 0 0, L_0x55fb2cf1a3a0;  alias, 1 drivers
v0x55fb2c7108a0_0 .net "a", 0 0, L_0x55fb2cf1a7a0;  alias, 1 drivers
v0x55fb2c70f8b0_0 .net "b", 0 0, L_0x55fb2cf1a9e0;  alias, 1 drivers
v0x55fb2c70ef30_0 .net "cout", 0 0, L_0x55fb2cf1a410;  alias, 1 drivers
S_0x55fb2cbaa850 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbaa530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1a4d0 .functor XOR 1, L_0x55fb2cf1a3a0, L_0x55fb2cf1ab10, C4<0>, C4<0>;
L_0x55fb2cf1a670 .functor AND 1, L_0x55fb2cf1a3a0, L_0x55fb2cf1ab10, C4<1>, C4<1>;
v0x55fb2c70ea90_0 .net "S", 0 0, L_0x55fb2cf1a4d0;  alias, 1 drivers
v0x55fb2c70eb30_0 .net "a", 0 0, L_0x55fb2cf1a3a0;  alias, 1 drivers
v0x55fb2c70df00_0 .net "b", 0 0, L_0x55fb2cf1ab10;  alias, 1 drivers
v0x55fb2c70db50_0 .net "cout", 0 0, L_0x55fb2cf1a670;  alias, 1 drivers
S_0x55fb2cbaa9e0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cba77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca1ae00 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2ca38500 .functor XOR 1, L_0x7fd0c51378d8, L_0x55fb2c83e130, C4<0>, C4<0>;
v0x55fb2c6ff690_0 .net "a", 0 0, L_0x55fb2c97bbd0;  alias, 1 drivers
v0x55fb2c6ff1f0_0 .net "a_or_s", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c6ff2b0_0 .net "b", 0 0, L_0x55fb2c83e130;  alias, 1 drivers
v0x55fb2c6fa760_0 .net "cout", 0 0, L_0x55fb2cf17300;  alias, 1 drivers
v0x55fb2c6f8290_0 .net "input_b", 0 0, L_0x55fb2ca38500;  1 drivers
v0x55fb2c6f7ee0_0 .net "out", 0 0, L_0x55fb2cf171b0;  alias, 1 drivers
S_0x55fb2cbaab70 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbaa9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c92ef60 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf17300 .functor BUFZ 1, L_0x55fb2cf17290, C4<0>, C4<0>, C4<0>;
v0x55fb2c6fd6e0_0 .net "S", 0 0, L_0x55fb2cf171b0;  alias, 1 drivers
v0x55fb2c6fcd60_0 .net "a", 0 0, L_0x55fb2c97bbd0;  alias, 1 drivers
v0x55fb2c6fce20_0 .net "b", 0 0, L_0x55fb2ca38500;  alias, 1 drivers
v0x55fb2c6fc8c0_0 .net "carin", 0 0, L_0x55fb2cf17290;  1 drivers
v0x55fb2c6fc960_0 .net "cin", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c700010_0 .net "cout", 0 0, L_0x55fb2cf17300;  alias, 1 drivers
S_0x55fb2cbaad00 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbaab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf17290 .functor OR 1, L_0x55fb2cf17030, L_0x55fb2cf17220, C4<0>, C4<0>;
v0x55fb2c708d00_0 .net "S", 0 0, L_0x55fb2cf171b0;  alias, 1 drivers
v0x55fb2c708dc0_0 .net "a", 0 0, L_0x55fb2c97bbd0;  alias, 1 drivers
v0x55fb2c708860_0 .net "b", 0 0, L_0x55fb2ca38500;  alias, 1 drivers
v0x55fb2c700b30_0 .net "c_1", 0 0, L_0x55fb2cf17030;  1 drivers
v0x55fb2c6fe660_0 .net "c_2", 0 0, L_0x55fb2cf17220;  1 drivers
v0x55fb2c6fe700_0 .net "cin", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c6fe2b0_0 .net "cout", 0 0, L_0x55fb2cf17290;  alias, 1 drivers
v0x55fb2c6fe350_0 .net "h_1_out", 0 0, L_0x55fb2cf16fc0;  1 drivers
S_0x55fb2cbaae90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbaad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf16fc0 .functor XOR 1, L_0x55fb2c97bbd0, L_0x55fb2ca38500, C4<0>, C4<0>;
L_0x55fb2cf17030 .functor AND 1, L_0x55fb2c97bbd0, L_0x55fb2ca38500, C4<1>, C4<1>;
v0x55fb2c705470_0 .net "S", 0 0, L_0x55fb2cf16fc0;  alias, 1 drivers
v0x55fb2c705510_0 .net "a", 0 0, L_0x55fb2c97bbd0;  alias, 1 drivers
v0x55fb2c7050c0_0 .net "b", 0 0, L_0x55fb2ca38500;  alias, 1 drivers
v0x55fb2c7044f0_0 .net "cout", 0 0, L_0x55fb2cf17030;  alias, 1 drivers
S_0x55fb2cbab020 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbaad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf171b0 .functor XOR 1, L_0x55fb2cf16fc0, L_0x7fd0c51378d8, C4<0>, C4<0>;
L_0x55fb2cf17220 .functor AND 1, L_0x55fb2cf16fc0, L_0x7fd0c51378d8, C4<1>, C4<1>;
v0x55fb2c703b70_0 .net "S", 0 0, L_0x55fb2cf171b0;  alias, 1 drivers
v0x55fb2c703c30_0 .net "a", 0 0, L_0x55fb2cf16fc0;  alias, 1 drivers
v0x55fb2c7036d0_0 .net "b", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c709680_0 .net "cout", 0 0, L_0x55fb2cf17220;  alias, 1 drivers
S_0x55fb2cbab1b0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cba77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8c55a0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf17370 .functor XOR 1, L_0x7fd0c51378d8, L_0x55fb2c8a2bd0, C4<0>, C4<0>;
v0x55fb2c6d8c10_0 .net "a", 0 0, L_0x55fb2c891350;  alias, 1 drivers
v0x55fb2c6d8cd0_0 .net "a_or_s", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c6d8290_0 .net "b", 0 0, L_0x55fb2c8a2bd0;  alias, 1 drivers
v0x55fb2c6d8330_0 .net "cout", 0 0, L_0x55fb2cf17840;  alias, 1 drivers
v0x55fb2c6e0620_0 .net "input_b", 0 0, L_0x55fb2cf17370;  1 drivers
v0x55fb2c6dfca0_0 .net "out", 0 0, L_0x55fb2cf176f0;  alias, 1 drivers
S_0x55fb2cbab340 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbab1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c963330 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf17840 .functor BUFZ 1, L_0x55fb2cf177d0, C4<0>, C4<0>, C4<0>;
v0x55fb2c6db540_0 .net "S", 0 0, L_0x55fb2cf176f0;  alias, 1 drivers
v0x55fb2c6dabc0_0 .net "a", 0 0, L_0x55fb2c891350;  alias, 1 drivers
v0x55fb2c6da720_0 .net "b", 0 0, L_0x55fb2cf17370;  alias, 1 drivers
v0x55fb2c6da7c0_0 .net "carin", 0 0, L_0x55fb2cf177d0;  1 drivers
v0x55fb2c6d9b90_0 .net "cin", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c6d97e0_0 .net "cout", 0 0, L_0x55fb2cf17840;  alias, 1 drivers
S_0x55fb2cbab4d0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbab340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf177d0 .functor OR 1, L_0x55fb2cf17570, L_0x55fb2cf17760, C4<0>, C4<0>;
v0x55fb2c6e1140_0 .net "S", 0 0, L_0x55fb2cf176f0;  alias, 1 drivers
v0x55fb2c6ded00_0 .net "a", 0 0, L_0x55fb2c891350;  alias, 1 drivers
v0x55fb2c6dddb0_0 .net "b", 0 0, L_0x55fb2cf17370;  alias, 1 drivers
v0x55fb2c6dd430_0 .net "c_1", 0 0, L_0x55fb2cf17570;  1 drivers
v0x55fb2c6dcf90_0 .net "c_2", 0 0, L_0x55fb2cf17760;  1 drivers
v0x55fb2c6dd030_0 .net "cin", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c6dc490_0 .net "cout", 0 0, L_0x55fb2cf177d0;  alias, 1 drivers
v0x55fb2c6dc530_0 .net "h_1_out", 0 0, L_0x55fb2cf17500;  1 drivers
S_0x55fb2cbab660 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbab4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf17500 .functor XOR 1, L_0x55fb2c891350, L_0x55fb2cf17370, C4<0>, C4<0>;
L_0x55fb2cf17570 .functor AND 1, L_0x55fb2c891350, L_0x55fb2cf17370, C4<1>, C4<1>;
v0x55fb2c6f7310_0 .net "S", 0 0, L_0x55fb2cf17500;  alias, 1 drivers
v0x55fb2c6f73b0_0 .net "a", 0 0, L_0x55fb2c891350;  alias, 1 drivers
v0x55fb2c6f6990_0 .net "b", 0 0, L_0x55fb2cf17370;  alias, 1 drivers
v0x55fb2c6f64f0_0 .net "cout", 0 0, L_0x55fb2cf17570;  alias, 1 drivers
S_0x55fb2cbab7f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbab4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf176f0 .functor XOR 1, L_0x55fb2cf17500, L_0x7fd0c51378d8, C4<0>, C4<0>;
L_0x55fb2cf17760 .functor AND 1, L_0x55fb2cf17500, L_0x7fd0c51378d8, C4<1>, C4<1>;
v0x55fb2c6f9c40_0 .net "S", 0 0, L_0x55fb2cf176f0;  alias, 1 drivers
v0x55fb2c6f9d00_0 .net "a", 0 0, L_0x55fb2cf17500;  alias, 1 drivers
v0x55fb2c6f92c0_0 .net "b", 0 0, L_0x7fd0c51378d8;  alias, 1 drivers
v0x55fb2c6f8e20_0 .net "cout", 0 0, L_0x55fb2cf17760;  alias, 1 drivers
S_0x55fb2cbab980 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cba77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c948de0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c6b2c60_0 .net "S", 3 0, L_0x55fb2cf1d6b0;  alias, 1 drivers
v0x55fb2c6b2d00_0 .net8 "a", 3 0, RS_0x7fd0c52138d8;  alias, 2 drivers
v0x55fb2c6b27c0_0 .net8 "b", 3 0, RS_0x7fd0c5213908;  alias, 2 drivers
v0x55fb2c6b1c30_0 .net "carin", 3 0, L_0x55fb2cf1d7c0;  1 drivers
v0x55fb2c6b1880_0 .net "cin", 0 0, L_0x55fb2cf1b480;  alias, 1 drivers
v0x55fb2c6b0cb0_0 .net "cout", 0 0, L_0x55fb2cf1d940;  alias, 1 drivers
L_0x55fb2cf1bd90 .part RS_0x7fd0c52138d8, 1, 1;
L_0x55fb2cf1bf50 .part RS_0x7fd0c5213908, 1, 1;
L_0x55fb2cf1c110 .part L_0x55fb2cf1d7c0, 0, 1;
L_0x55fb2cf1c550 .part RS_0x7fd0c52138d8, 2, 1;
L_0x55fb2cf1c680 .part RS_0x7fd0c5213908, 2, 1;
L_0x55fb2cf1c7b0 .part L_0x55fb2cf1d7c0, 1, 1;
L_0x55fb2cf1cce0 .part RS_0x7fd0c52138d8, 3, 1;
L_0x55fb2cf1ce10 .part RS_0x7fd0c5213908, 3, 1;
L_0x55fb2cf1cf90 .part L_0x55fb2cf1d7c0, 2, 1;
L_0x55fb2cf1d4e0 .part RS_0x7fd0c52138d8, 0, 1;
L_0x55fb2cf1d580 .part RS_0x7fd0c5213908, 0, 1;
L_0x55fb2cf1d6b0 .concat8 [ 1 1 1 1], L_0x55fb2cf1d1a0, L_0x55fb2cf1bac0, L_0x55fb2cf1c320, L_0x55fb2cf1ca10;
L_0x55fb2cf1d7c0 .concat8 [ 1 1 1 1], L_0x55fb2cf1d470, L_0x55fb2cf1bd20, L_0x55fb2cf1c4e0, L_0x55fb2cf1cc70;
L_0x55fb2cf1d940 .part L_0x55fb2cf1d7c0, 3, 1;
S_0x55fb2cbabb10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbab980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1d470 .functor OR 1, L_0x55fb2cf1d130, L_0x55fb2cf1d2f0, C4<0>, C4<0>;
v0x55fb2c6bd550_0 .net "S", 0 0, L_0x55fb2cf1d1a0;  1 drivers
v0x55fb2c6bcb10_0 .net "a", 0 0, L_0x55fb2cf1d4e0;  1 drivers
v0x55fb2c6bc670_0 .net "b", 0 0, L_0x55fb2cf1d580;  1 drivers
v0x55fb2c6d5e30_0 .net "c_1", 0 0, L_0x55fb2cf1d130;  1 drivers
v0x55fb2c6d39f0_0 .net "c_2", 0 0, L_0x55fb2cf1d2f0;  1 drivers
v0x55fb2c6d2aa0_0 .net "cin", 0 0, L_0x55fb2cf1b480;  alias, 1 drivers
v0x55fb2c6d2b40_0 .net "cout", 0 0, L_0x55fb2cf1d470;  1 drivers
v0x55fb2c6d2120_0 .net "h_1_out", 0 0, L_0x55fb2cf1d0c0;  1 drivers
S_0x55fb2cbabca0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbabb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1d0c0 .functor XOR 1, L_0x55fb2cf1d4e0, L_0x55fb2cf1d580, C4<0>, C4<0>;
L_0x55fb2cf1d130 .functor AND 1, L_0x55fb2cf1d4e0, L_0x55fb2cf1d580, C4<1>, C4<1>;
v0x55fb2c6df800_0 .net "S", 0 0, L_0x55fb2cf1d0c0;  alias, 1 drivers
v0x55fb2c6df8a0_0 .net "a", 0 0, L_0x55fb2cf1d4e0;  alias, 1 drivers
v0x55fb2c6bf960_0 .net "b", 0 0, L_0x55fb2cf1d580;  alias, 1 drivers
v0x55fb2c6befe0_0 .net "cout", 0 0, L_0x55fb2cf1d130;  alias, 1 drivers
S_0x55fb2cbabe30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbabb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1d1a0 .functor XOR 1, L_0x55fb2cf1d0c0, L_0x55fb2cf1b480, C4<0>, C4<0>;
L_0x55fb2cf1d2f0 .functor AND 1, L_0x55fb2cf1d0c0, L_0x55fb2cf1b480, C4<1>, C4<1>;
v0x55fb2c6beb40_0 .net "S", 0 0, L_0x55fb2cf1d1a0;  alias, 1 drivers
v0x55fb2c6bec00_0 .net "a", 0 0, L_0x55fb2cf1d0c0;  alias, 1 drivers
v0x55fb2c6bc080_0 .net "b", 0 0, L_0x55fb2cf1b480;  alias, 1 drivers
v0x55fb2c6bd490_0 .net "cout", 0 0, L_0x55fb2cf1d2f0;  alias, 1 drivers
S_0x55fb2cbabfc0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbab980;
 .timescale 0 0;
P_0x55fb2c932860 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbac150 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbabfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1bd20 .functor OR 1, L_0x55fb2cf1ba00, L_0x55fb2cf1bc60, C4<0>, C4<0>;
v0x55fb2c6d5310_0 .net "S", 0 0, L_0x55fb2cf1bac0;  1 drivers
v0x55fb2c6d53d0_0 .net "a", 0 0, L_0x55fb2cf1bd90;  1 drivers
v0x55fb2c6d4990_0 .net "b", 0 0, L_0x55fb2cf1bf50;  1 drivers
v0x55fb2c6d44f0_0 .net "c_1", 0 0, L_0x55fb2cf1ba00;  1 drivers
v0x55fb2c6cc7b0_0 .net "c_2", 0 0, L_0x55fb2cf1bc60;  1 drivers
v0x55fb2c6ca2e0_0 .net "cin", 0 0, L_0x55fb2cf1c110;  1 drivers
v0x55fb2c6c9f30_0 .net "cout", 0 0, L_0x55fb2cf1bd20;  1 drivers
v0x55fb2c6c9fd0_0 .net "h_1_out", 0 0, L_0x55fb2cf1b940;  1 drivers
S_0x55fb2cbac2e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbac150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1b940 .functor XOR 1, L_0x55fb2cf1bd90, L_0x55fb2cf1bf50, C4<0>, C4<0>;
L_0x55fb2cf1ba00 .functor AND 1, L_0x55fb2cf1bd90, L_0x55fb2cf1bf50, C4<1>, C4<1>;
v0x55fb2c6d1c80_0 .net "S", 0 0, L_0x55fb2cf1b940;  alias, 1 drivers
v0x55fb2c6d1d20_0 .net "a", 0 0, L_0x55fb2cf1bd90;  alias, 1 drivers
v0x55fb2c6d10f0_0 .net "b", 0 0, L_0x55fb2cf1bf50;  alias, 1 drivers
v0x55fb2c6d0d40_0 .net "cout", 0 0, L_0x55fb2cf1ba00;  alias, 1 drivers
S_0x55fb2cbac470 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbac150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1bac0 .functor XOR 1, L_0x55fb2cf1b940, L_0x55fb2cf1c110, C4<0>, C4<0>;
L_0x55fb2cf1bc60 .functor AND 1, L_0x55fb2cf1b940, L_0x55fb2cf1c110, C4<1>, C4<1>;
v0x55fb2c6d0170_0 .net "S", 0 0, L_0x55fb2cf1bac0;  alias, 1 drivers
v0x55fb2c6d0210_0 .net "a", 0 0, L_0x55fb2cf1b940;  alias, 1 drivers
v0x55fb2c6cf7f0_0 .net "b", 0 0, L_0x55fb2cf1c110;  alias, 1 drivers
v0x55fb2c6cf350_0 .net "cout", 0 0, L_0x55fb2cf1bc60;  alias, 1 drivers
S_0x55fb2cbac600 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbab980;
 .timescale 0 0;
P_0x55fb2c805cc0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbac790 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbac600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1c4e0 .functor OR 1, L_0x55fb2cf1c2b0, L_0x55fb2cf1c420, C4<0>, C4<0>;
v0x55fb2c6c63e0_0 .net "S", 0 0, L_0x55fb2cf1c320;  1 drivers
v0x55fb2c6c64a0_0 .net "a", 0 0, L_0x55fb2cf1c550;  1 drivers
v0x55fb2c6c3f10_0 .net "b", 0 0, L_0x55fb2cf1c680;  1 drivers
v0x55fb2c6c3b60_0 .net "c_1", 0 0, L_0x55fb2cf1c2b0;  1 drivers
v0x55fb2c6c2f90_0 .net "c_2", 0 0, L_0x55fb2cf1c420;  1 drivers
v0x55fb2c6c3030_0 .net "cin", 0 0, L_0x55fb2cf1c7b0;  1 drivers
v0x55fb2c6c2610_0 .net "cout", 0 0, L_0x55fb2cf1c4e0;  1 drivers
v0x55fb2c6c26b0_0 .net "h_1_out", 0 0, L_0x55fb2cf1c240;  1 drivers
S_0x55fb2cbac920 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbac790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1c240 .functor XOR 1, L_0x55fb2cf1c550, L_0x55fb2cf1c680, C4<0>, C4<0>;
L_0x55fb2cf1c2b0 .functor AND 1, L_0x55fb2cf1c550, L_0x55fb2cf1c680, C4<1>, C4<1>;
v0x55fb2c6c9360_0 .net "S", 0 0, L_0x55fb2cf1c240;  alias, 1 drivers
v0x55fb2c6c9400_0 .net "a", 0 0, L_0x55fb2cf1c550;  alias, 1 drivers
v0x55fb2c6c89e0_0 .net "b", 0 0, L_0x55fb2cf1c680;  alias, 1 drivers
v0x55fb2c6c8540_0 .net "cout", 0 0, L_0x55fb2cf1c2b0;  alias, 1 drivers
S_0x55fb2cbacab0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbac790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1c320 .functor XOR 1, L_0x55fb2cf1c240, L_0x55fb2cf1c7b0, C4<0>, C4<0>;
L_0x55fb2cf1c420 .functor AND 1, L_0x55fb2cf1c240, L_0x55fb2cf1c7b0, C4<1>, C4<1>;
v0x55fb2c6cbc90_0 .net "S", 0 0, L_0x55fb2cf1c320;  alias, 1 drivers
v0x55fb2c6cbd50_0 .net "a", 0 0, L_0x55fb2cf1c240;  alias, 1 drivers
v0x55fb2c6cb310_0 .net "b", 0 0, L_0x55fb2cf1c7b0;  alias, 1 drivers
v0x55fb2c6cae70_0 .net "cout", 0 0, L_0x55fb2cf1c420;  alias, 1 drivers
S_0x55fb2cbacc40 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbab980;
 .timescale 0 0;
P_0x55fb2c846740 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbacdd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbacc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf1cc70 .functor OR 1, L_0x55fb2cf1c950, L_0x55fb2cf1cbb0, C4<0>, C4<0>;
v0x55fb2c6b5e50_0 .net "S", 0 0, L_0x55fb2cf1ca10;  1 drivers
v0x55fb2c6b5f10_0 .net "a", 0 0, L_0x55fb2cf1cce0;  1 drivers
v0x55fb2c6b54d0_0 .net "b", 0 0, L_0x55fb2cf1ce10;  1 drivers
v0x55fb2c6b5030_0 .net "c_1", 0 0, L_0x55fb2cf1c950;  1 drivers
v0x55fb2c6b4530_0 .net "c_2", 0 0, L_0x55fb2cf1cbb0;  1 drivers
v0x55fb2c6b45d0_0 .net "cin", 0 0, L_0x55fb2cf1cf90;  1 drivers
v0x55fb2c6b35e0_0 .net "cout", 0 0, L_0x55fb2cf1cc70;  1 drivers
v0x55fb2c6b3680_0 .net "h_1_out", 0 0, L_0x55fb2cf1c8e0;  1 drivers
S_0x55fb2cbacf60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbacdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1c8e0 .functor XOR 1, L_0x55fb2cf1cce0, L_0x55fb2cf1ce10, C4<0>, C4<0>;
L_0x55fb2cf1c950 .functor AND 1, L_0x55fb2cf1cce0, L_0x55fb2cf1ce10, C4<1>, C4<1>;
v0x55fb2c6c2170_0 .net "S", 0 0, L_0x55fb2cf1c8e0;  alias, 1 drivers
v0x55fb2c6c2210_0 .net "a", 0 0, L_0x55fb2cf1cce0;  alias, 1 drivers
v0x55fb2c6c58c0_0 .net "b", 0 0, L_0x55fb2cf1ce10;  alias, 1 drivers
v0x55fb2c6c4f40_0 .net "cout", 0 0, L_0x55fb2cf1c950;  alias, 1 drivers
S_0x55fb2cbad0f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbacdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf1ca10 .functor XOR 1, L_0x55fb2cf1c8e0, L_0x55fb2cf1cf90, C4<0>, C4<0>;
L_0x55fb2cf1cbb0 .functor AND 1, L_0x55fb2cf1c8e0, L_0x55fb2cf1cf90, C4<1>, C4<1>;
v0x55fb2c6c4aa0_0 .net "S", 0 0, L_0x55fb2cf1ca10;  alias, 1 drivers
v0x55fb2c6c4b60_0 .net "a", 0 0, L_0x55fb2cf1c8e0;  alias, 1 drivers
v0x55fb2c6b91e0_0 .net "b", 0 0, L_0x55fb2cf1cf90;  alias, 1 drivers
v0x55fb2c6b6da0_0 .net "cout", 0 0, L_0x55fb2cf1cbb0;  alias, 1 drivers
S_0x55fb2cbad490 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2cb96f50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf1ff80 .functor BUFZ 2, L_0x55fb2cf1e980, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf201d0 .functor BUFZ 2, L_0x55fb2cf1fb30, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf20240 .functor AND 1, L_0x55fb2cf1fe90, L_0x55fb2cf20090, C4<1>, C4<1>;
L_0x55fb2cf203f0 .functor AND 1, L_0x55fb2cf1fdf0, L_0x55fb2cf1fff0, C4<1>, C4<1>;
L_0x55fb2cf210c0 .functor AND 1, L_0x55fb2cf20970, L_0x55fb2cf20f00, C4<1>, C4<1>;
L_0x55fb2cf22470 .functor XOR 1, L_0x55fb2cf20b10, L_0x55fb2cf21050, C4<0>, C4<0>;
L_0x55fb2cf23a10 .functor BUFZ 2, L_0x55fb2cf202b0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf23b70 .functor BUFZ 2, L_0x55fb2cf23660, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf25770 .functor BUFZ 2, L_0x55fb2cf20460, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf25910 .functor BUFZ 3, L_0x55fb2cf25410, C4<000>, C4<000>, C4<000>;
v0x55fb2c5fbf60_0 .net "X", 1 0, L_0x55fb2cf1e980;  alias, 1 drivers
v0x55fb2c5fbac0_0 .net "Xe", 0 0, L_0x55fb2cf1fe90;  1 drivers
v0x55fb2c5fbb80_0 .net "Xn", 0 0, L_0x55fb2cf1fdf0;  1 drivers
v0x55fb2c5faf30_0 .net "Y", 1 0, L_0x55fb2cf1fb30;  alias, 1 drivers
v0x55fb2c5fafd0_0 .net "Ye", 0 0, L_0x55fb2cf20090;  1 drivers
v0x55fb2c5fab80_0 .net "Yn", 0 0, L_0x55fb2cf1fff0;  1 drivers
v0x55fb2c5fac20_0 .net "Z", 3 0, o0x7fd0c5267018;  alias, 0 drivers
v0x55fb2c5f9fb0_0 .net *"_ivl_12", 0 0, L_0x55fb2cf20240;  1 drivers
L_0x7fd0c5137ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5fa050_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5137ba8;  1 drivers
v0x55fb2c5f9630_0 .net *"_ivl_21", 0 0, L_0x55fb2cf203f0;  1 drivers
L_0x7fd0c5137bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5f96d0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5137bf0;  1 drivers
v0x55fb2c5f9190_0 .net *"_ivl_34", 0 0, L_0x55fb2cf210c0;  1 drivers
L_0x7fd0c5137cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5ff150_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5137cc8;  1 drivers
v0x55fb2c5fe7d0_0 .net *"_ivl_4", 1 0, L_0x55fb2cf1ff80;  1 drivers
v0x55fb2c5fe330_0 .net *"_ivl_50", 1 0, L_0x55fb2cf23a10;  1 drivers
v0x55fb2c5f65f0_0 .net *"_ivl_54", 1 0, L_0x55fb2cf23b70;  1 drivers
v0x55fb2c5f4120_0 .net *"_ivl_62", 1 0, L_0x55fb2cf25770;  1 drivers
v0x55fb2c5f41c0_0 .net *"_ivl_66", 2 0, L_0x55fb2cf25910;  1 drivers
v0x55fb2c5f31a0_0 .net *"_ivl_9", 1 0, L_0x55fb2cf201d0;  1 drivers
L_0x7fd0c5137c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5f3260_0 .net "add", 0 0, L_0x7fd0c5137c80;  1 drivers
L_0x7fd0c5137d58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5215f78 .resolv tri, L_0x7fd0c5137d58, L_0x55fb2cf23920;
v0x55fb2c5f2380_0 .net8 "big_z0", 2 0, RS_0x7fd0c5215f78;  2 drivers
v0x55fb2c5f2440_0 .net "big_z0_z1", 2 0, L_0x55fb2cf25410;  1 drivers
L_0x7fd0c5137da0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5218228 .resolv tri, L_0x7fd0c5137da0, L_0x55fb2cf23a80;
v0x55fb2c5f5ad0_0 .net8 "big_z1", 2 0, RS_0x7fd0c5218228;  2 drivers
L_0x7fd0c5137e30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5217e68 .resolv tri, L_0x7fd0c5137e30, L_0x55fb2cf25870;
v0x55fb2c5f5b90_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5217e68;  2 drivers
L_0x7fd0c5137de8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5217e38 .resolv tri, L_0x7fd0c5137de8, L_0x55fb2cf256d0;
v0x55fb2c5f5150_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c5217e38;  2 drivers
v0x55fb2c5f4cb0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf255a0;  1 drivers
v0x55fb2c5f4d50_0 .net "cout_z1", 0 0, L_0x55fb2cf237a0;  1 drivers
v0x55fb2c5f0220_0 .net "cout_z1_1", 0 0, L_0x55fb2cf22380;  1 drivers
v0x55fb2c5f02c0_0 .net "dummy_cout", 0 0, L_0x55fb2cf279c0;  1 drivers
v0x55fb2c5edd50_0 .net "signX", 0 0, L_0x55fb2cf20b10;  1 drivers
v0x55fb2c5ed9a0_0 .net "signY", 0 0, L_0x55fb2cf21050;  1 drivers
v0x55fb2c5ecdd0_0 .net "sign_z3", 0 0, L_0x55fb2cf22470;  1 drivers
L_0x7fd0c5137c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5ece70_0 .net "sub", 0 0, L_0x7fd0c5137c38;  1 drivers
v0x55fb2c5ec450_0 .net "z", 3 0, L_0x55fb2cf27730;  1 drivers
v0x55fb2c5ec4f0_0 .net "z0", 1 0, L_0x55fb2cf202b0;  1 drivers
v0x55fb2c5ebfb0_0 .net "z1", 1 0, L_0x55fb2cf23660;  1 drivers
v0x55fb2c5ef700_0 .net "z1_1", 1 0, L_0x55fb2cf22240;  1 drivers
v0x55fb2c5ef7a0_0 .net "z2", 1 0, L_0x55fb2cf20460;  1 drivers
v0x55fb2c5eed80_0 .net "z3", 1 0, L_0x55fb2cf21130;  1 drivers
v0x55fb2c5eee20_0 .net "z3_1", 0 0, L_0x55fb2cf20970;  1 drivers
v0x55fb2c5ee8e0_0 .net "z3_2", 0 0, L_0x55fb2cf20f00;  1 drivers
L_0x55fb2cf1fdf0 .part L_0x55fb2cf1ff80, 1, 1;
L_0x55fb2cf1fe90 .part L_0x55fb2cf1ff80, 0, 1;
L_0x55fb2cf1fff0 .part L_0x55fb2cf201d0, 1, 1;
L_0x55fb2cf20090 .part L_0x55fb2cf201d0, 0, 1;
L_0x55fb2cf202b0 .concat8 [ 1 1 0 0], L_0x55fb2cf20240, L_0x7fd0c5137ba8;
L_0x55fb2cf20460 .concat8 [ 1 1 0 0], L_0x55fb2cf203f0, L_0x7fd0c5137bf0;
L_0x55fb2cf21130 .concat8 [ 1 1 0 0], L_0x55fb2cf210c0, L_0x7fd0c5137cc8;
L_0x55fb2cf23920 .part/pv L_0x55fb2cf23a10, 0, 2, 3;
L_0x55fb2cf23a80 .part/pv L_0x55fb2cf23b70, 1, 2, 3;
L_0x55fb2cf256d0 .part/pv L_0x55fb2cf25770, 2, 2, 4;
L_0x55fb2cf25870 .part/pv L_0x55fb2cf25910, 0, 3, 4;
S_0x55fb2cbad620 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cbad490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9eec80 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513cd80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf212c0 .functor XOR 2, L_0x7fd0c513cd80, L_0x55fb2cf20460, C4<00>, C4<00>;
v0x55fb2c746050_0 .net *"_ivl_0", 1 0, L_0x7fd0c513cd80;  1 drivers
v0x55fb2c7456d0_0 .net "a", 1 0, L_0x55fb2cf202b0;  alias, 1 drivers
v0x55fb2c745790_0 .net "a_or_s", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c745230_0 .net "b", 1 0, L_0x55fb2cf20460;  alias, 1 drivers
v0x55fb2c7452d0_0 .net "cout", 0 0, L_0x55fb2cf22380;  alias, 1 drivers
v0x55fb2c744730_0 .net "input_b", 1 0, L_0x55fb2cf212c0;  1 drivers
v0x55fb2c7437e0_0 .net "out", 1 0, L_0x55fb2cf22240;  alias, 1 drivers
S_0x55fb2cbad7b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbad620;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cab3ae0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c749810_0 .net "S", 1 0, L_0x55fb2cf22240;  alias, 1 drivers
v0x55fb2c7498b0_0 .net "a", 1 0, L_0x55fb2cf202b0;  alias, 1 drivers
v0x55fb2c7488c0_0 .net "b", 1 0, L_0x55fb2cf212c0;  alias, 1 drivers
v0x55fb2c747f40_0 .net "carin", 1 0, L_0x55fb2cf222e0;  1 drivers
v0x55fb2c747aa0_0 .net "cin", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c746fa0_0 .net "cout", 0 0, L_0x55fb2cf22380;  alias, 1 drivers
L_0x55fb2cf21820 .part L_0x55fb2cf202b0, 1, 1;
L_0x55fb2cf219e0 .part L_0x55fb2cf212c0, 1, 1;
L_0x55fb2cf21b10 .part L_0x55fb2cf222e0, 0, 1;
L_0x55fb2cf21f50 .part L_0x55fb2cf202b0, 0, 1;
L_0x55fb2cf22080 .part L_0x55fb2cf212c0, 0, 1;
L_0x55fb2cf22240 .concat8 [ 1 1 0 0], L_0x55fb2cf21d20, L_0x55fb2cf21550;
L_0x55fb2cf222e0 .concat8 [ 1 1 0 0], L_0x55fb2cf21ee0, L_0x55fb2cf217b0;
L_0x55fb2cf22380 .part L_0x55fb2cf222e0, 1, 1;
S_0x55fb2cbad940 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbad7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf21ee0 .functor OR 1, L_0x55fb2cf21cb0, L_0x55fb2cf21e20, C4<0>, C4<0>;
v0x55fb2c69e480_0 .net "S", 0 0, L_0x55fb2cf21d20;  1 drivers
v0x55fb2c69e540_0 .net "a", 0 0, L_0x55fb2cf21f50;  1 drivers
v0x55fb2c69bfb0_0 .net "b", 0 0, L_0x55fb2cf22080;  1 drivers
v0x55fb2c69bc00_0 .net "c_1", 0 0, L_0x55fb2cf21cb0;  1 drivers
v0x55fb2c69b030_0 .net "c_2", 0 0, L_0x55fb2cf21e20;  1 drivers
v0x55fb2c69a6b0_0 .net "cin", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c69a210_0 .net "cout", 0 0, L_0x55fb2cf21ee0;  1 drivers
v0x55fb2c69a2b0_0 .net "h_1_out", 0 0, L_0x55fb2cf21c40;  1 drivers
S_0x55fb2cbadad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbad940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf21c40 .functor XOR 1, L_0x55fb2cf21f50, L_0x55fb2cf22080, C4<0>, C4<0>;
L_0x55fb2cf21cb0 .functor AND 1, L_0x55fb2cf21f50, L_0x55fb2cf22080, C4<1>, C4<1>;
v0x55fb2c6a14a0_0 .net "S", 0 0, L_0x55fb2cf21c40;  alias, 1 drivers
v0x55fb2c6a0a80_0 .net "a", 0 0, L_0x55fb2cf21f50;  alias, 1 drivers
v0x55fb2c6a0b20_0 .net "b", 0 0, L_0x55fb2cf22080;  alias, 1 drivers
v0x55fb2c6a05e0_0 .net "cout", 0 0, L_0x55fb2cf21cb0;  alias, 1 drivers
S_0x55fb2cbadc60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbad940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf21d20 .functor XOR 1, L_0x55fb2cf21c40, L_0x7fd0c5137c80, C4<0>, C4<0>;
L_0x55fb2cf21e20 .functor AND 1, L_0x55fb2cf21c40, L_0x7fd0c5137c80, C4<1>, C4<1>;
v0x55fb2c6a3d30_0 .net "S", 0 0, L_0x55fb2cf21d20;  alias, 1 drivers
v0x55fb2c6a3dd0_0 .net "a", 0 0, L_0x55fb2cf21c40;  alias, 1 drivers
v0x55fb2c6a33b0_0 .net "b", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c6a2f10_0 .net "cout", 0 0, L_0x55fb2cf21e20;  alias, 1 drivers
S_0x55fb2cbaddf0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbad7b0;
 .timescale 0 0;
P_0x55fb2caa5770 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbadf80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbaddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf217b0 .functor OR 1, L_0x55fb2cf21490, L_0x55fb2cf216f0, C4<0>, C4<0>;
v0x55fb2c74d020_0 .net "S", 0 0, L_0x55fb2cf21550;  1 drivers
v0x55fb2c74cb80_0 .net "a", 0 0, L_0x55fb2cf21820;  1 drivers
v0x55fb2c74c080_0 .net "b", 0 0, L_0x55fb2cf219e0;  1 drivers
v0x55fb2c74b130_0 .net "c_1", 0 0, L_0x55fb2cf21490;  1 drivers
v0x55fb2c74a7b0_0 .net "c_2", 0 0, L_0x55fb2cf216f0;  1 drivers
v0x55fb2c74a850_0 .net "cin", 0 0, L_0x55fb2cf21b10;  1 drivers
v0x55fb2c74a310_0 .net "cout", 0 0, L_0x55fb2cf217b0;  1 drivers
v0x55fb2c74a3b0_0 .net "h_1_out", 0 0, L_0x55fb2cf21380;  1 drivers
S_0x55fb2cbae110 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbadf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf21380 .functor XOR 1, L_0x55fb2cf21820, L_0x55fb2cf219e0, C4<0>, C4<0>;
L_0x55fb2cf21490 .functor AND 1, L_0x55fb2cf21820, L_0x55fb2cf219e0, C4<1>, C4<1>;
v0x55fb2c69d960_0 .net "S", 0 0, L_0x55fb2cf21380;  alias, 1 drivers
v0x55fb2c69da00_0 .net "a", 0 0, L_0x55fb2cf21820;  alias, 1 drivers
v0x55fb2c69cfe0_0 .net "b", 0 0, L_0x55fb2cf219e0;  alias, 1 drivers
v0x55fb2c69cb40_0 .net "cout", 0 0, L_0x55fb2cf21490;  alias, 1 drivers
S_0x55fb2cbae2a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbadf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf21550 .functor XOR 1, L_0x55fb2cf21380, L_0x55fb2cf21b10, C4<0>, C4<0>;
L_0x55fb2cf216f0 .functor AND 1, L_0x55fb2cf21380, L_0x55fb2cf21b10, C4<1>, C4<1>;
v0x55fb2c750d30_0 .net "S", 0 0, L_0x55fb2cf21550;  alias, 1 drivers
v0x55fb2c750df0_0 .net "a", 0 0, L_0x55fb2cf21380;  alias, 1 drivers
v0x55fb2c74e8f0_0 .net "b", 0 0, L_0x55fb2cf21b10;  alias, 1 drivers
v0x55fb2c74d9a0_0 .net "cout", 0 0, L_0x55fb2cf216f0;  alias, 1 drivers
S_0x55fb2cbae430 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cbad490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca63130 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf226a0 .functor XOR 2, L_0x55fb2cf22600, L_0x55fb2cf21130, C4<00>, C4<00>;
v0x55fb2c6e3000_0 .net *"_ivl_0", 1 0, L_0x55fb2cf22600;  1 drivers
L_0x7fd0c5137d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c6e6570_0 .net *"_ivl_3", 0 0, L_0x7fd0c5137d10;  1 drivers
v0x55fb2c6e5bf0_0 .net "a", 1 0, L_0x55fb2cf22240;  alias, 1 drivers
v0x55fb2c6e5750_0 .net "a_or_s", 0 0, L_0x55fb2cf22470;  alias, 1 drivers
v0x55fb2c6e57f0_0 .net "b", 1 0, L_0x55fb2cf21130;  alias, 1 drivers
v0x55fb2c73c7d0_0 .net "cout", 0 0, L_0x55fb2cf237a0;  alias, 1 drivers
v0x55fb2c73c870_0 .net "input_b", 1 0, L_0x55fb2cf226a0;  1 drivers
v0x55fb2c73be20_0 .net "out", 1 0, L_0x55fb2cf23660;  alias, 1 drivers
L_0x55fb2cf22600 .concat [ 1 1 0 0], L_0x55fb2cf22470, L_0x7fd0c5137d10;
S_0x55fb2cbae5c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbae430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca50de0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c6e4bc0_0 .net "S", 1 0, L_0x55fb2cf23660;  alias, 1 drivers
v0x55fb2c6e4c60_0 .net "a", 1 0, L_0x55fb2cf22240;  alias, 1 drivers
v0x55fb2c6e4810_0 .net "b", 1 0, L_0x55fb2cf226a0;  alias, 1 drivers
v0x55fb2c6e48b0_0 .net "carin", 1 0, L_0x55fb2cf23700;  1 drivers
v0x55fb2c6e3c40_0 .net "cin", 0 0, L_0x55fb2cf22470;  alias, 1 drivers
v0x55fb2c6e3400_0 .net "cout", 0 0, L_0x55fb2cf237a0;  alias, 1 drivers
L_0x55fb2cf22c00 .part L_0x55fb2cf22240, 1, 1;
L_0x55fb2cf22d30 .part L_0x55fb2cf226a0, 1, 1;
L_0x55fb2cf22e60 .part L_0x55fb2cf23700, 0, 1;
L_0x55fb2cf23400 .part L_0x55fb2cf22240, 0, 1;
L_0x55fb2cf234a0 .part L_0x55fb2cf226a0, 0, 1;
L_0x55fb2cf23660 .concat8 [ 1 1 0 0], L_0x55fb2cf23070, L_0x55fb2cf22930;
L_0x55fb2cf23700 .concat8 [ 1 1 0 0], L_0x55fb2cf23390, L_0x55fb2cf22b90;
L_0x55fb2cf237a0 .part L_0x55fb2cf23700, 1, 1;
S_0x55fb2cbae750 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbae5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf23390 .functor OR 1, L_0x55fb2cf23000, L_0x55fb2cf231c0, C4<0>, C4<0>;
v0x55fb2c73f5c0_0 .net "S", 0 0, L_0x55fb2cf23070;  1 drivers
v0x55fb2c73f210_0 .net "a", 0 0, L_0x55fb2cf23400;  1 drivers
v0x55fb2c73e640_0 .net "b", 0 0, L_0x55fb2cf234a0;  1 drivers
v0x55fb2c73dd60_0 .net "c_1", 0 0, L_0x55fb2cf23000;  1 drivers
v0x55fb2c750210_0 .net "c_2", 0 0, L_0x55fb2cf231c0;  1 drivers
v0x55fb2c7502b0_0 .net "cin", 0 0, L_0x55fb2cf22470;  alias, 1 drivers
v0x55fb2c74f890_0 .net "cout", 0 0, L_0x55fb2cf23390;  1 drivers
v0x55fb2c74f930_0 .net "h_1_out", 0 0, L_0x55fb2cf22f90;  1 drivers
S_0x55fb2cbae8e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbae750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf22f90 .functor XOR 1, L_0x55fb2cf23400, L_0x55fb2cf234a0, C4<0>, C4<0>;
L_0x55fb2cf23000 .functor AND 1, L_0x55fb2cf23400, L_0x55fb2cf234a0, C4<1>, C4<1>;
v0x55fb2c742e60_0 .net "S", 0 0, L_0x55fb2cf22f90;  alias, 1 drivers
v0x55fb2c742f00_0 .net "a", 0 0, L_0x55fb2cf23400;  alias, 1 drivers
v0x55fb2c7429c0_0 .net "b", 0 0, L_0x55fb2cf234a0;  alias, 1 drivers
v0x55fb2c741ec0_0 .net "cout", 0 0, L_0x55fb2cf23000;  alias, 1 drivers
S_0x55fb2cbaea70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbae750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf23070 .functor XOR 1, L_0x55fb2cf22f90, L_0x55fb2cf22470, C4<0>, C4<0>;
L_0x55fb2cf231c0 .functor AND 1, L_0x55fb2cf22f90, L_0x55fb2cf22470, C4<1>, C4<1>;
v0x55fb2c740f70_0 .net "S", 0 0, L_0x55fb2cf23070;  alias, 1 drivers
v0x55fb2c741030_0 .net "a", 0 0, L_0x55fb2cf22f90;  alias, 1 drivers
v0x55fb2c7405f0_0 .net "b", 0 0, L_0x55fb2cf22470;  alias, 1 drivers
v0x55fb2c740150_0 .net "cout", 0 0, L_0x55fb2cf231c0;  alias, 1 drivers
S_0x55fb2cbaec00 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbae5c0;
 .timescale 0 0;
P_0x55fb2c6f1900 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbaed90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbaec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf22b90 .functor OR 1, L_0x55fb2cf22870, L_0x55fb2cf22ad0, C4<0>, C4<0>;
v0x55fb2c6e8c90_0 .net "S", 0 0, L_0x55fb2cf22930;  1 drivers
v0x55fb2c6e8d50_0 .net "a", 0 0, L_0x55fb2cf22c00;  1 drivers
v0x55fb2c6ec3e0_0 .net "b", 0 0, L_0x55fb2cf22d30;  1 drivers
v0x55fb2c6eba60_0 .net "c_1", 0 0, L_0x55fb2cf22870;  1 drivers
v0x55fb2c6eb5c0_0 .net "c_2", 0 0, L_0x55fb2cf22ad0;  1 drivers
v0x55fb2c6eb660_0 .net "cin", 0 0, L_0x55fb2cf22e60;  1 drivers
v0x55fb2c6e7090_0 .net "cout", 0 0, L_0x55fb2cf22b90;  1 drivers
v0x55fb2c6e7130_0 .net "h_1_out", 0 0, L_0x55fb2cf22760;  1 drivers
S_0x55fb2cbaef20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbaed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf22760 .functor XOR 1, L_0x55fb2cf22c00, L_0x55fb2cf22d30, C4<0>, C4<0>;
L_0x55fb2cf22870 .functor AND 1, L_0x55fb2cf22c00, L_0x55fb2cf22d30, C4<1>, C4<1>;
v0x55fb2c74f3f0_0 .net "S", 0 0, L_0x55fb2cf22760;  alias, 1 drivers
v0x55fb2c74f490_0 .net "a", 0 0, L_0x55fb2cf22c00;  alias, 1 drivers
v0x55fb2c6ecf00_0 .net "b", 0 0, L_0x55fb2cf22d30;  alias, 1 drivers
v0x55fb2c6eaa30_0 .net "cout", 0 0, L_0x55fb2cf22870;  alias, 1 drivers
S_0x55fb2cbaf0b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbaed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf22930 .functor XOR 1, L_0x55fb2cf22760, L_0x55fb2cf22e60, C4<0>, C4<0>;
L_0x55fb2cf22ad0 .functor AND 1, L_0x55fb2cf22760, L_0x55fb2cf22e60, C4<1>, C4<1>;
v0x55fb2c6ea680_0 .net "S", 0 0, L_0x55fb2cf22930;  alias, 1 drivers
v0x55fb2c6ea740_0 .net "a", 0 0, L_0x55fb2cf22760;  alias, 1 drivers
v0x55fb2c6e9ab0_0 .net "b", 0 0, L_0x55fb2cf22e60;  alias, 1 drivers
v0x55fb2c6e9130_0 .net "cout", 0 0, L_0x55fb2cf22ad0;  alias, 1 drivers
S_0x55fb2cbaf240 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cbad490;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6db630 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513cdc8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf23d10 .functor XOR 3, L_0x7fd0c513cdc8, RS_0x7fd0c5215f78, C4<000>, C4<000>;
v0x55fb2c729cf0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513cdc8;  1 drivers
v0x55fb2c729850_0 .net8 "a", 2 0, RS_0x7fd0c5215f78;  alias, 2 drivers
v0x55fb2c720140_0 .net "a_or_s", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c71dd00_0 .net8 "b", 2 0, RS_0x7fd0c5215f78;  alias, 2 drivers
v0x55fb2c71cdb0_0 .net "cout", 0 0, L_0x55fb2cf255a0;  alias, 1 drivers
v0x55fb2c71c430_0 .net "input_b", 2 0, L_0x55fb2cf23d10;  1 drivers
v0x55fb2c71c4d0_0 .net "out", 2 0, L_0x55fb2cf25410;  alias, 1 drivers
S_0x55fb2cbaf3d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbaf240;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6d3ae0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c722c60_0 .net "S", 2 0, L_0x55fb2cf25410;  alias, 1 drivers
v0x55fb2c722d20_0 .net8 "a", 2 0, RS_0x7fd0c5215f78;  alias, 2 drivers
v0x55fb2c722420_0 .net "b", 2 0, L_0x55fb2cf23d10;  alias, 1 drivers
v0x55fb2c7224e0_0 .net "carin", 2 0, L_0x55fb2cf254b0;  1 drivers
v0x55fb2c722020_0 .net "cin", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c72a670_0 .net "cout", 0 0, L_0x55fb2cf255a0;  alias, 1 drivers
L_0x55fb2cf24220 .part RS_0x7fd0c5215f78, 1, 1;
L_0x55fb2cf24350 .part L_0x55fb2cf23d10, 1, 1;
L_0x55fb2cf24480 .part L_0x55fb2cf254b0, 0, 1;
L_0x55fb2cf24960 .part RS_0x7fd0c5215f78, 2, 1;
L_0x55fb2cf24ba0 .part L_0x55fb2cf23d10, 2, 1;
L_0x55fb2cf24cd0 .part L_0x55fb2cf254b0, 1, 1;
L_0x55fb2cf25160 .part RS_0x7fd0c5215f78, 0, 1;
L_0x55fb2cf25290 .part L_0x55fb2cf23d10, 0, 1;
L_0x55fb2cf25410 .concat8 [ 1 1 1 0], L_0x55fb2cf24ee0, L_0x55fb2cf23f50, L_0x55fb2cf24690;
L_0x55fb2cf254b0 .concat8 [ 1 1 1 0], L_0x55fb2cf250f0, L_0x55fb2cf241b0, L_0x55fb2cf248f0;
L_0x55fb2cf255a0 .part L_0x55fb2cf254b0, 2, 1;
S_0x55fb2cbaf560 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbaf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf250f0 .functor OR 1, L_0x55fb2cf24e70, L_0x55fb2cf25030, C4<0>, C4<0>;
v0x55fb2c7358a0_0 .net "S", 0 0, L_0x55fb2cf24ee0;  1 drivers
v0x55fb2c735400_0 .net "a", 0 0, L_0x55fb2cf25160;  1 drivers
v0x55fb2c734900_0 .net "b", 0 0, L_0x55fb2cf25290;  1 drivers
v0x55fb2c7339b0_0 .net "c_1", 0 0, L_0x55fb2cf24e70;  1 drivers
v0x55fb2c733030_0 .net "c_2", 0 0, L_0x55fb2cf25030;  1 drivers
v0x55fb2c7330d0_0 .net "cin", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c732b90_0 .net "cout", 0 0, L_0x55fb2cf250f0;  1 drivers
v0x55fb2c732c30_0 .net "h_1_out", 0 0, L_0x55fb2cf24e00;  1 drivers
S_0x55fb2cbaf6f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbaf560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf24e00 .functor XOR 1, L_0x55fb2cf25160, L_0x55fb2cf25290, C4<0>, C4<0>;
L_0x55fb2cf24e70 .functor AND 1, L_0x55fb2cf25160, L_0x55fb2cf25290, C4<1>, C4<1>;
v0x55fb2c7399e0_0 .net "S", 0 0, L_0x55fb2cf24e00;  alias, 1 drivers
v0x55fb2c739a80_0 .net "a", 0 0, L_0x55fb2cf25160;  alias, 1 drivers
v0x55fb2c738a90_0 .net "b", 0 0, L_0x55fb2cf25290;  alias, 1 drivers
v0x55fb2c738110_0 .net "cout", 0 0, L_0x55fb2cf24e70;  alias, 1 drivers
S_0x55fb2cbaf880 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbaf560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf24ee0 .functor XOR 1, L_0x55fb2cf24e00, L_0x7fd0c5137c80, C4<0>, C4<0>;
L_0x55fb2cf25030 .functor AND 1, L_0x55fb2cf24e00, L_0x7fd0c5137c80, C4<1>, C4<1>;
v0x55fb2c737c70_0 .net "S", 0 0, L_0x55fb2cf24ee0;  alias, 1 drivers
v0x55fb2c737d30_0 .net "a", 0 0, L_0x55fb2cf24e00;  alias, 1 drivers
v0x55fb2c737170_0 .net "b", 0 0, L_0x7fd0c5137c80;  alias, 1 drivers
v0x55fb2c736220_0 .net "cout", 0 0, L_0x55fb2cf25030;  alias, 1 drivers
S_0x55fb2cbafa10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbaf3d0;
 .timescale 0 0;
P_0x55fb2c69b120 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbafba0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbafa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf241b0 .functor OR 1, L_0x55fb2cf23e90, L_0x55fb2cf240f0, C4<0>, C4<0>;
v0x55fb2c72e810_0 .net "S", 0 0, L_0x55fb2cf23f50;  1 drivers
v0x55fb2c72de90_0 .net "a", 0 0, L_0x55fb2cf24220;  1 drivers
v0x55fb2c72d9f0_0 .net "b", 0 0, L_0x55fb2cf24350;  1 drivers
v0x55fb2c73b300_0 .net "c_1", 0 0, L_0x55fb2cf23e90;  1 drivers
v0x55fb2c73a980_0 .net "c_2", 0 0, L_0x55fb2cf240f0;  1 drivers
v0x55fb2c73aa20_0 .net "cin", 0 0, L_0x55fb2cf24480;  1 drivers
v0x55fb2c73a4e0_0 .net "cout", 0 0, L_0x55fb2cf241b0;  1 drivers
v0x55fb2c73a580_0 .net "h_1_out", 0 0, L_0x55fb2cf23d80;  1 drivers
S_0x55fb2cbafd30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbafba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf23d80 .functor XOR 1, L_0x55fb2cf24220, L_0x55fb2cf24350, C4<0>, C4<0>;
L_0x55fb2cf23e90 .functor AND 1, L_0x55fb2cf24220, L_0x55fb2cf24350, C4<1>, C4<1>;
v0x55fb2c732090_0 .net "S", 0 0, L_0x55fb2cf23d80;  alias, 1 drivers
v0x55fb2c732130_0 .net "a", 0 0, L_0x55fb2cf24220;  alias, 1 drivers
v0x55fb2c731140_0 .net "b", 0 0, L_0x55fb2cf24350;  alias, 1 drivers
v0x55fb2c7307c0_0 .net "cout", 0 0, L_0x55fb2cf23e90;  alias, 1 drivers
S_0x55fb2cbafec0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbafba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf23f50 .functor XOR 1, L_0x55fb2cf23d80, L_0x55fb2cf24480, C4<0>, C4<0>;
L_0x55fb2cf240f0 .functor AND 1, L_0x55fb2cf23d80, L_0x55fb2cf24480, C4<1>, C4<1>;
v0x55fb2c730320_0 .net "S", 0 0, L_0x55fb2cf23f50;  alias, 1 drivers
v0x55fb2c7303e0_0 .net "a", 0 0, L_0x55fb2cf23d80;  alias, 1 drivers
v0x55fb2c72f790_0 .net "b", 0 0, L_0x55fb2cf24480;  alias, 1 drivers
v0x55fb2c72f3e0_0 .net "cout", 0 0, L_0x55fb2cf240f0;  alias, 1 drivers
S_0x55fb2cbb0050 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbaf3d0;
 .timescale 0 0;
P_0x55fb2c2612c0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbb01e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb0050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf248f0 .functor OR 1, L_0x55fb2cf24620, L_0x55fb2cf24830, C4<0>, C4<0>;
v0x55fb2c7264e0_0 .net "S", 0 0, L_0x55fb2cf24690;  1 drivers
v0x55fb2c7265a0_0 .net "a", 0 0, L_0x55fb2cf24960;  1 drivers
v0x55fb2c725590_0 .net "b", 0 0, L_0x55fb2cf24ba0;  1 drivers
v0x55fb2c724c10_0 .net "c_1", 0 0, L_0x55fb2cf24620;  1 drivers
v0x55fb2c724770_0 .net "c_2", 0 0, L_0x55fb2cf24830;  1 drivers
v0x55fb2c723be0_0 .net "cin", 0 0, L_0x55fb2cf24cd0;  1 drivers
v0x55fb2c723830_0 .net "cout", 0 0, L_0x55fb2cf248f0;  1 drivers
v0x55fb2c7238d0_0 .net "h_1_out", 0 0, L_0x55fb2cf245b0;  1 drivers
S_0x55fb2cbb0370 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb01e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf245b0 .functor XOR 1, L_0x55fb2cf24960, L_0x55fb2cf24ba0, C4<0>, C4<0>;
L_0x55fb2cf24620 .functor AND 1, L_0x55fb2cf24960, L_0x55fb2cf24ba0, C4<1>, C4<1>;
v0x55fb2c72b190_0 .net "S", 0 0, L_0x55fb2cf245b0;  alias, 1 drivers
v0x55fb2c72b250_0 .net "a", 0 0, L_0x55fb2cf24960;  alias, 1 drivers
v0x55fb2c728d50_0 .net "b", 0 0, L_0x55fb2cf24ba0;  alias, 1 drivers
v0x55fb2c728e10_0 .net "cout", 0 0, L_0x55fb2cf24620;  alias, 1 drivers
S_0x55fb2cbb0500 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb01e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf24690 .functor XOR 1, L_0x55fb2cf245b0, L_0x55fb2cf24cd0, C4<0>, C4<0>;
L_0x55fb2cf24830 .functor AND 1, L_0x55fb2cf245b0, L_0x55fb2cf24cd0, C4<1>, C4<1>;
v0x55fb2c727e00_0 .net "S", 0 0, L_0x55fb2cf24690;  alias, 1 drivers
v0x55fb2c727ec0_0 .net "a", 0 0, L_0x55fb2cf245b0;  alias, 1 drivers
v0x55fb2c727480_0 .net "b", 0 0, L_0x55fb2cf24cd0;  alias, 1 drivers
v0x55fb2c726fe0_0 .net "cout", 0 0, L_0x55fb2cf24830;  alias, 1 drivers
S_0x55fb2cbb0690 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cbad490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c724860 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf205f0 .functor XOR 1, L_0x7fd0c5137c38, L_0x55fb2cf1fe90, C4<0>, C4<0>;
v0x55fb2c63b150_0 .net "a", 0 0, L_0x55fb2cf1fdf0;  alias, 1 drivers
v0x55fb2c63a650_0 .net "a_or_s", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c63a710_0 .net "b", 0 0, L_0x55fb2cf1fe90;  alias, 1 drivers
v0x55fb2c639700_0 .net "cout", 0 0, L_0x55fb2cf20b10;  alias, 1 drivers
v0x55fb2c6397a0_0 .net "input_b", 0 0, L_0x55fb2cf205f0;  1 drivers
v0x55fb2c638d80_0 .net "out", 0 0, L_0x55fb2cf20970;  alias, 1 drivers
S_0x55fb2cbb0820 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbb0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c71ddf0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf20b10 .functor BUFZ 1, L_0x55fb2cf20a50, C4<0>, C4<0>, C4<0>;
v0x55fb2c71e800_0 .net "S", 0 0, L_0x55fb2cf20970;  alias, 1 drivers
v0x55fb2c63f300_0 .net "a", 0 0, L_0x55fb2cf1fdf0;  alias, 1 drivers
v0x55fb2c63cec0_0 .net "b", 0 0, L_0x55fb2cf205f0;  alias, 1 drivers
v0x55fb2c63cf60_0 .net "carin", 0 0, L_0x55fb2cf20a50;  1 drivers
v0x55fb2c63bf70_0 .net "cin", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c63b5f0_0 .net "cout", 0 0, L_0x55fb2cf20b10;  alias, 1 drivers
S_0x55fb2cbb09b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbb0820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf20a50 .functor OR 1, L_0x55fb2cf207f0, L_0x55fb2cf209e0, C4<0>, C4<0>;
v0x55fb2c7187e0_0 .net "S", 0 0, L_0x55fb2cf20970;  alias, 1 drivers
v0x55fb2c7188a0_0 .net "a", 0 0, L_0x55fb2cf1fdf0;  alias, 1 drivers
v0x55fb2c717cb0_0 .net "b", 0 0, L_0x55fb2cf205f0;  alias, 1 drivers
v0x55fb2c717470_0 .net "c_1", 0 0, L_0x55fb2cf207f0;  1 drivers
v0x55fb2c717070_0 .net "c_2", 0 0, L_0x55fb2cf209e0;  1 drivers
v0x55fb2c71f620_0 .net "cin", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c71eca0_0 .net "cout", 0 0, L_0x55fb2cf20a50;  alias, 1 drivers
v0x55fb2c71ed40_0 .net "h_1_out", 0 0, L_0x55fb2cf20780;  1 drivers
S_0x55fb2cbb0b40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf20780 .functor XOR 1, L_0x55fb2cf1fdf0, L_0x55fb2cf205f0, C4<0>, C4<0>;
L_0x55fb2cf207f0 .functor AND 1, L_0x55fb2cf1fdf0, L_0x55fb2cf205f0, C4<1>, C4<1>;
v0x55fb2c71bf90_0 .net "S", 0 0, L_0x55fb2cf20780;  alias, 1 drivers
v0x55fb2c71c030_0 .net "a", 0 0, L_0x55fb2cf1fdf0;  alias, 1 drivers
v0x55fb2c71b490_0 .net "b", 0 0, L_0x55fb2cf205f0;  alias, 1 drivers
v0x55fb2c71a540_0 .net "cout", 0 0, L_0x55fb2cf207f0;  alias, 1 drivers
S_0x55fb2cbb0cd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf20970 .functor XOR 1, L_0x55fb2cf20780, L_0x7fd0c5137c38, C4<0>, C4<0>;
L_0x55fb2cf209e0 .functor AND 1, L_0x55fb2cf20780, L_0x7fd0c5137c38, C4<1>, C4<1>;
v0x55fb2c719bc0_0 .net "S", 0 0, L_0x55fb2cf20970;  alias, 1 drivers
v0x55fb2c719c80_0 .net "a", 0 0, L_0x55fb2cf20780;  alias, 1 drivers
v0x55fb2c719720_0 .net "b", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c718b90_0 .net "cout", 0 0, L_0x55fb2cf209e0;  alias, 1 drivers
S_0x55fb2cbb0e60 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cbad490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c29d4a0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf20b80 .functor XOR 1, L_0x7fd0c5137c38, L_0x55fb2cf20090, C4<0>, C4<0>;
v0x55fb2c631bb0_0 .net "a", 0 0, L_0x55fb2cf1fff0;  alias, 1 drivers
v0x55fb2c631c70_0 .net "a_or_s", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c630c60_0 .net "b", 0 0, L_0x55fb2cf20090;  alias, 1 drivers
v0x55fb2c630d00_0 .net "cout", 0 0, L_0x55fb2cf21050;  alias, 1 drivers
v0x55fb2c6302e0_0 .net "input_b", 0 0, L_0x55fb2cf20b80;  1 drivers
v0x55fb2c62fe40_0 .net "out", 0 0, L_0x55fb2cf20f00;  alias, 1 drivers
S_0x55fb2cbb0ff0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbb0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2aaff0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf21050 .functor BUFZ 1, L_0x55fb2cf20fe0, C4<0>, C4<0>, C4<0>;
v0x55fb2c61a240_0 .net "S", 0 0, L_0x55fb2cf20f00;  alias, 1 drivers
v0x55fb2c61b650_0 .net "a", 0 0, L_0x55fb2cf1fff0;  alias, 1 drivers
v0x55fb2c61acd0_0 .net "b", 0 0, L_0x55fb2cf20b80;  alias, 1 drivers
v0x55fb2c61ad70_0 .net "carin", 0 0, L_0x55fb2cf20fe0;  1 drivers
v0x55fb2c61a830_0 .net "cin", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c633ff0_0 .net "cout", 0 0, L_0x55fb2cf21050;  alias, 1 drivers
S_0x55fb2cbb1180 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbb0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf20fe0 .functor OR 1, L_0x55fb2cf20d80, L_0x55fb2cf20f70, C4<0>, C4<0>;
v0x55fb2c63de60_0 .net "S", 0 0, L_0x55fb2cf20f00;  alias, 1 drivers
v0x55fb2c63df20_0 .net "a", 0 0, L_0x55fb2cf1fff0;  alias, 1 drivers
v0x55fb2c63d9c0_0 .net "b", 0 0, L_0x55fb2cf20b80;  alias, 1 drivers
v0x55fb2c61db20_0 .net "c_1", 0 0, L_0x55fb2cf20d80;  1 drivers
v0x55fb2c61d1a0_0 .net "c_2", 0 0, L_0x55fb2cf20f70;  1 drivers
v0x55fb2c61d240_0 .net "cin", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c61cd00_0 .net "cout", 0 0, L_0x55fb2cf20fe0;  alias, 1 drivers
v0x55fb2c61cda0_0 .net "h_1_out", 0 0, L_0x55fb2cf20d10;  1 drivers
S_0x55fb2cbb1310 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf20d10 .functor XOR 1, L_0x55fb2cf1fff0, L_0x55fb2cf20b80, C4<0>, C4<0>;
L_0x55fb2cf20d80 .functor AND 1, L_0x55fb2cf1fff0, L_0x55fb2cf20b80, C4<1>, C4<1>;
v0x55fb2c6388e0_0 .net "S", 0 0, L_0x55fb2cf20d10;  alias, 1 drivers
v0x55fb2c637d50_0 .net "a", 0 0, L_0x55fb2cf1fff0;  alias, 1 drivers
v0x55fb2c637e10_0 .net "b", 0 0, L_0x55fb2cf20b80;  alias, 1 drivers
v0x55fb2c6379a0_0 .net "cout", 0 0, L_0x55fb2cf20d80;  alias, 1 drivers
S_0x55fb2cbb14a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf20f00 .functor XOR 1, L_0x55fb2cf20d10, L_0x7fd0c5137c38, C4<0>, C4<0>;
L_0x55fb2cf20f70 .functor AND 1, L_0x55fb2cf20d10, L_0x7fd0c5137c38, C4<1>, C4<1>;
v0x55fb2c636dd0_0 .net "S", 0 0, L_0x55fb2cf20f00;  alias, 1 drivers
v0x55fb2c636450_0 .net "a", 0 0, L_0x55fb2cf20d10;  alias, 1 drivers
v0x55fb2c636510_0 .net "b", 0 0, L_0x7fd0c5137c38;  alias, 1 drivers
v0x55fb2c63e7e0_0 .net "cout", 0 0, L_0x55fb2cf20f70;  alias, 1 drivers
S_0x55fb2cbb1630 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cbad490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c61a330 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c5e64b0_0 .net "S", 3 0, L_0x55fb2cf27730;  alias, 1 drivers
v0x55fb2c5e6570_0 .net8 "a", 3 0, RS_0x7fd0c5217e38;  alias, 2 drivers
v0x55fb2c5ffc70_0 .net8 "b", 3 0, RS_0x7fd0c5217e68;  alias, 2 drivers
v0x55fb2c5ffd30_0 .net "carin", 3 0, L_0x55fb2cf27840;  1 drivers
v0x55fb2c5fd830_0 .net "cin", 0 0, L_0x55fb2cf255a0;  alias, 1 drivers
v0x55fb2c5fc8e0_0 .net "cout", 0 0, L_0x55fb2cf279c0;  alias, 1 drivers
L_0x55fb2cf25e10 .part RS_0x7fd0c5217e38, 1, 1;
L_0x55fb2cf25fd0 .part RS_0x7fd0c5217e68, 1, 1;
L_0x55fb2cf26190 .part L_0x55fb2cf27840, 0, 1;
L_0x55fb2cf265d0 .part RS_0x7fd0c5217e38, 2, 1;
L_0x55fb2cf26700 .part RS_0x7fd0c5217e68, 2, 1;
L_0x55fb2cf26830 .part L_0x55fb2cf27840, 1, 1;
L_0x55fb2cf26d60 .part RS_0x7fd0c5217e38, 3, 1;
L_0x55fb2cf26e90 .part RS_0x7fd0c5217e68, 3, 1;
L_0x55fb2cf27010 .part L_0x55fb2cf27840, 2, 1;
L_0x55fb2cf27560 .part RS_0x7fd0c5217e38, 0, 1;
L_0x55fb2cf27600 .part RS_0x7fd0c5217e68, 0, 1;
L_0x55fb2cf27730 .concat8 [ 1 1 1 1], L_0x55fb2cf27220, L_0x55fb2cf25b40, L_0x55fb2cf263a0, L_0x55fb2cf26a90;
L_0x55fb2cf27840 .concat8 [ 1 1 1 1], L_0x55fb2cf274f0, L_0x55fb2cf25da0, L_0x55fb2cf26560, L_0x55fb2cf26cf0;
L_0x55fb2cf279c0 .part L_0x55fb2cf27840, 3, 1;
S_0x55fb2cbb17c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbb1630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf274f0 .functor OR 1, L_0x55fb2cf271b0, L_0x55fb2cf27370, C4<0>, C4<0>;
v0x55fb2c633590_0 .net "S", 0 0, L_0x55fb2cf27220;  1 drivers
v0x55fb2c632b50_0 .net "a", 0 0, L_0x55fb2cf27560;  1 drivers
v0x55fb2c6326b0_0 .net "b", 0 0, L_0x55fb2cf27600;  1 drivers
v0x55fb2c62a970_0 .net "c_1", 0 0, L_0x55fb2cf271b0;  1 drivers
v0x55fb2c6284a0_0 .net "c_2", 0 0, L_0x55fb2cf27370;  1 drivers
v0x55fb2c6280f0_0 .net "cin", 0 0, L_0x55fb2cf255a0;  alias, 1 drivers
v0x55fb2c628190_0 .net "cout", 0 0, L_0x55fb2cf274f0;  1 drivers
v0x55fb2c627520_0 .net "h_1_out", 0 0, L_0x55fb2cf27140;  1 drivers
S_0x55fb2cbb1950 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb17c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf27140 .functor XOR 1, L_0x55fb2cf27560, L_0x55fb2cf27600, C4<0>, C4<0>;
L_0x55fb2cf271b0 .functor AND 1, L_0x55fb2cf27560, L_0x55fb2cf27600, C4<1>, C4<1>;
v0x55fb2c62f2b0_0 .net "S", 0 0, L_0x55fb2cf27140;  alias, 1 drivers
v0x55fb2c62f370_0 .net "a", 0 0, L_0x55fb2cf27560;  alias, 1 drivers
v0x55fb2c62ef00_0 .net "b", 0 0, L_0x55fb2cf27600;  alias, 1 drivers
v0x55fb2c62e330_0 .net "cout", 0 0, L_0x55fb2cf271b0;  alias, 1 drivers
S_0x55fb2cbb1ae0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb17c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf27220 .functor XOR 1, L_0x55fb2cf27140, L_0x55fb2cf255a0, C4<0>, C4<0>;
L_0x55fb2cf27370 .functor AND 1, L_0x55fb2cf27140, L_0x55fb2cf255a0, C4<1>, C4<1>;
v0x55fb2c62d9b0_0 .net "S", 0 0, L_0x55fb2cf27220;  alias, 1 drivers
v0x55fb2c62da70_0 .net "a", 0 0, L_0x55fb2cf27140;  alias, 1 drivers
v0x55fb2c62d510_0 .net "b", 0 0, L_0x55fb2cf255a0;  alias, 1 drivers
v0x55fb2c6334d0_0 .net "cout", 0 0, L_0x55fb2cf27370;  alias, 1 drivers
S_0x55fb2cbb1c70 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbb1630;
 .timescale 0 0;
P_0x55fb2c628590 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbb1e00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb1c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf25da0 .functor OR 1, L_0x55fb2cf25a80, L_0x55fb2cf25ce0, C4<0>, C4<0>;
v0x55fb2c6220d0_0 .net "S", 0 0, L_0x55fb2cf25b40;  1 drivers
v0x55fb2c622190_0 .net "a", 0 0, L_0x55fb2cf25e10;  1 drivers
v0x55fb2c621d20_0 .net "b", 0 0, L_0x55fb2cf25fd0;  1 drivers
v0x55fb2c621150_0 .net "c_1", 0 0, L_0x55fb2cf25a80;  1 drivers
v0x55fb2c6207d0_0 .net "c_2", 0 0, L_0x55fb2cf25ce0;  1 drivers
v0x55fb2c620330_0 .net "cin", 0 0, L_0x55fb2cf26190;  1 drivers
v0x55fb2c623a80_0 .net "cout", 0 0, L_0x55fb2cf25da0;  1 drivers
v0x55fb2c623b20_0 .net "h_1_out", 0 0, L_0x55fb2cf25a10;  1 drivers
S_0x55fb2cbb1f90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb1e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf25a10 .functor XOR 1, L_0x55fb2cf25e10, L_0x55fb2cf25fd0, C4<0>, C4<0>;
L_0x55fb2cf25a80 .functor AND 1, L_0x55fb2cf25e10, L_0x55fb2cf25fd0, C4<1>, C4<1>;
v0x55fb2c626ba0_0 .net "S", 0 0, L_0x55fb2cf25a10;  alias, 1 drivers
v0x55fb2c626700_0 .net "a", 0 0, L_0x55fb2cf25e10;  alias, 1 drivers
v0x55fb2c6267c0_0 .net "b", 0 0, L_0x55fb2cf25fd0;  alias, 1 drivers
v0x55fb2c629e50_0 .net "cout", 0 0, L_0x55fb2cf25a80;  alias, 1 drivers
S_0x55fb2cbb2120 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb1e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf25b40 .functor XOR 1, L_0x55fb2cf25a10, L_0x55fb2cf26190, C4<0>, C4<0>;
L_0x55fb2cf25ce0 .functor AND 1, L_0x55fb2cf25a10, L_0x55fb2cf26190, C4<1>, C4<1>;
v0x55fb2c6294d0_0 .net "S", 0 0, L_0x55fb2cf25b40;  alias, 1 drivers
v0x55fb2c629030_0 .net "a", 0 0, L_0x55fb2cf25a10;  alias, 1 drivers
v0x55fb2c6290f0_0 .net "b", 0 0, L_0x55fb2cf26190;  alias, 1 drivers
v0x55fb2c6245a0_0 .net "cout", 0 0, L_0x55fb2cf25ce0;  alias, 1 drivers
S_0x55fb2cbb22b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbb1630;
 .timescale 0 0;
P_0x55fb2c39cee0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbb2440 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb22b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf26560 .functor OR 1, L_0x55fb2cf26330, L_0x55fb2cf264a0, C4<0>, C4<0>;
v0x55fb2c606dd0_0 .net "S", 0 0, L_0x55fb2cf263a0;  1 drivers
v0x55fb2c606e90_0 .net "a", 0 0, L_0x55fb2cf265d0;  1 drivers
v0x55fb2c6062d0_0 .net "b", 0 0, L_0x55fb2cf26700;  1 drivers
v0x55fb2c605380_0 .net "c_1", 0 0, L_0x55fb2cf26330;  1 drivers
v0x55fb2c604a00_0 .net "c_2", 0 0, L_0x55fb2cf264a0;  1 drivers
v0x55fb2c604560_0 .net "cin", 0 0, L_0x55fb2cf26830;  1 drivers
v0x55fb2c6039d0_0 .net "cout", 0 0, L_0x55fb2cf26560;  1 drivers
v0x55fb2c603a70_0 .net "h_1_out", 0 0, L_0x55fb2cf262c0;  1 drivers
S_0x55fb2cbb25d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf262c0 .functor XOR 1, L_0x55fb2cf265d0, L_0x55fb2cf26700, C4<0>, C4<0>;
L_0x55fb2cf26330 .functor AND 1, L_0x55fb2cf265d0, L_0x55fb2cf26700, C4<1>, C4<1>;
v0x55fb2c623100_0 .net "S", 0 0, L_0x55fb2cf262c0;  alias, 1 drivers
v0x55fb2c622c60_0 .net "a", 0 0, L_0x55fb2cf265d0;  alias, 1 drivers
v0x55fb2c622d20_0 .net "b", 0 0, L_0x55fb2cf26700;  alias, 1 drivers
v0x55fb2c60af80_0 .net "cout", 0 0, L_0x55fb2cf26330;  alias, 1 drivers
S_0x55fb2cbb2760 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf263a0 .functor XOR 1, L_0x55fb2cf262c0, L_0x55fb2cf26830, C4<0>, C4<0>;
L_0x55fb2cf264a0 .functor AND 1, L_0x55fb2cf262c0, L_0x55fb2cf26830, C4<1>, C4<1>;
v0x55fb2c608b40_0 .net "S", 0 0, L_0x55fb2cf263a0;  alias, 1 drivers
v0x55fb2c608c00_0 .net "a", 0 0, L_0x55fb2cf262c0;  alias, 1 drivers
v0x55fb2c607bf0_0 .net "b", 0 0, L_0x55fb2cf26830;  alias, 1 drivers
v0x55fb2c607270_0 .net "cout", 0 0, L_0x55fb2cf264a0;  alias, 1 drivers
S_0x55fb2cbb28f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbb1630;
 .timescale 0 0;
P_0x55fb2c39bf30 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbb2a80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb28f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf26cf0 .functor OR 1, L_0x55fb2cf269d0, L_0x55fb2cf26c30, C4<0>, C4<0>;
v0x55fb2c5e97a0_0 .net "S", 0 0, L_0x55fb2cf26a90;  1 drivers
v0x55fb2c5e9860_0 .net "a", 0 0, L_0x55fb2cf26d60;  1 drivers
v0x55fb2c5e8e20_0 .net "b", 0 0, L_0x55fb2cf26e90;  1 drivers
v0x55fb2c5e8980_0 .net "c_1", 0 0, L_0x55fb2cf269d0;  1 drivers
v0x55fb2c5e5ec0_0 .net "c_2", 0 0, L_0x55fb2cf26c30;  1 drivers
v0x55fb2c5e72d0_0 .net "cin", 0 0, L_0x55fb2cf27010;  1 drivers
v0x55fb2c5e6950_0 .net "cout", 0 0, L_0x55fb2cf26cf0;  1 drivers
v0x55fb2c5e69f0_0 .net "h_1_out", 0 0, L_0x55fb2cf26960;  1 drivers
S_0x55fb2cbb2c10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb2a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf26960 .functor XOR 1, L_0x55fb2cf26d60, L_0x55fb2cf26e90, C4<0>, C4<0>;
L_0x55fb2cf269d0 .functor AND 1, L_0x55fb2cf26d60, L_0x55fb2cf26e90, C4<1>, C4<1>;
v0x55fb2c603620_0 .net "S", 0 0, L_0x55fb2cf26960;  alias, 1 drivers
v0x55fb2c602a50_0 .net "a", 0 0, L_0x55fb2cf26d60;  alias, 1 drivers
v0x55fb2c602b10_0 .net "b", 0 0, L_0x55fb2cf26e90;  alias, 1 drivers
v0x55fb2c6020d0_0 .net "cout", 0 0, L_0x55fb2cf269d0;  alias, 1 drivers
S_0x55fb2cbb2da0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb2a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf26a90 .functor XOR 1, L_0x55fb2cf26960, L_0x55fb2cf27010, C4<0>, C4<0>;
L_0x55fb2cf26c30 .functor AND 1, L_0x55fb2cf26960, L_0x55fb2cf27010, C4<1>, C4<1>;
v0x55fb2c60a460_0 .net "S", 0 0, L_0x55fb2cf26a90;  alias, 1 drivers
v0x55fb2c609ae0_0 .net "a", 0 0, L_0x55fb2cf26960;  alias, 1 drivers
v0x55fb2c609ba0_0 .net "b", 0 0, L_0x55fb2cf27010;  alias, 1 drivers
v0x55fb2c609640_0 .net "cout", 0 0, L_0x55fb2cf26c30;  alias, 1 drivers
S_0x55fb2cbb3560 .scope module, "dut2" "karatsuba_8" 2 233, 2 170 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x55fb2cf5b5f0 .functor BUFZ 8, L_0x55fb2ceba9b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2cf5b830 .functor BUFZ 8, L_0x55fb2cebab60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2cfd4c40 .functor XOR 1, L_0x55fb2cfa8f90, L_0x55fb2cfab080, C4<0>, C4<0>;
o0x7fd0c521a658 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x55fb2cfd9de0 .functor BUFZ 8, o0x7fd0c521a658, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7fd0c521a838 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x55fb2cfdf260 .functor BUFZ 8, o0x7fd0c521a838, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2cfdf400 .functor BUFZ 12, L_0x55fb2cfdeda0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x55fb2cc96380_0 .net "X", 7 0, L_0x55fb2ceba9b0;  alias, 1 drivers
v0x55fb2cc96490_0 .net "Xe", 3 0, L_0x55fb2cf5b550;  1 drivers
v0x55fb2cc965a0_0 .net "Xn", 3 0, L_0x55fb2cf5b420;  1 drivers
v0x55fb2cc96640_0 .net "Y", 7 0, L_0x55fb2cebab60;  alias, 1 drivers
v0x55fb2cc96750_0 .net "Ye", 3 0, L_0x55fb2cf5b790;  1 drivers
v0x55fb2cc968b0_0 .net "Yn", 3 0, L_0x55fb2cf5b660;  1 drivers
v0x55fb2cc96970_0 .net "Z", 15 0, o0x7fd0c5278128;  alias, 0 drivers
v0x55fb2cc96a30_0 .net *"_ivl_23", 7 0, L_0x55fb2cfd9de0;  1 drivers
v0x55fb2cc96af0_0 .net *"_ivl_27", 3 0, L_0x55fb2cfd9f40;  1 drivers
v0x55fb2cc96bd0_0 .net *"_ivl_35", 7 0, L_0x55fb2cfdf260;  1 drivers
v0x55fb2cc96cb0_0 .net *"_ivl_39", 11 0, L_0x55fb2cfdf400;  1 drivers
v0x55fb2cc96d90_0 .net *"_ivl_4", 7 0, L_0x55fb2cf5b5f0;  1 drivers
v0x55fb2cc96e70_0 .net *"_ivl_9", 7 0, L_0x55fb2cf5b830;  1 drivers
L_0x7fd0c5139660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc96f50_0 .net "add", 0 0, L_0x7fd0c5139660;  1 drivers
L_0x7fd0c513a158 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c521fb48 .resolv tri, L_0x7fd0c513a158, L_0x55fb2cfd9800;
v0x55fb2cc96ff0_0 .net8 "big_z0", 11 0, RS_0x7fd0c521fb48;  2 drivers
v0x55fb2cc970b0_0 .net "big_z0_z1", 11 0, L_0x55fb2cfdeda0;  1 drivers
L_0x7fd0c513a1a0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52031e8 .resolv tri, L_0x7fd0c513a1a0, L_0x55fb2cfd9e50;
v0x55fb2cc97170_0 .net8 "big_z1", 11 0, RS_0x7fd0c52031e8;  2 drivers
L_0x7fd0c513a230 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52262f8 .resolv tri, L_0x7fd0c513a230, L_0x55fb2cfdf360;
v0x55fb2cc97360_0 .net8 "bigger_z0_z1", 15 0, RS_0x7fd0c52262f8;  2 drivers
L_0x7fd0c513a1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52262c8 .resolv tri, L_0x7fd0c513a1e8, L_0x55fb2cfdf1c0;
v0x55fb2cc97420_0 .net8 "bigger_z2", 15 0, RS_0x7fd0c52262c8;  2 drivers
v0x55fb2cc974c0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cfdefe0;  1 drivers
v0x55fb2cc97560_0 .net "cout_z1", 0 0, L_0x55fb2cfd9c60;  1 drivers
v0x55fb2cc97650_0 .net "cout_z1_1", 0 0, L_0x55fb2cfd50a0;  1 drivers
v0x55fb2cc97740_0 .net "dummy_cout", 0 0, L_0x55fb2cfe8320;  1 drivers
v0x55fb2cc977e0_0 .net "signX", 0 0, L_0x55fb2cfa8f90;  1 drivers
v0x55fb2cc978d0_0 .net "signY", 0 0, L_0x55fb2cfab080;  1 drivers
v0x55fb2cc979c0_0 .net "sign_z3", 0 0, L_0x55fb2cfd4c40;  1 drivers
L_0x7fd0c5139618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc97a60_0 .net "sub", 0 0, L_0x7fd0c5139618;  1 drivers
v0x55fb2cc97c10_0 .net "z", 15 0, L_0x55fb2cfe7870;  1 drivers
v0x55fb2cc97cb0_0 .net "z0", 7 0, o0x7fd0c521a658;  0 drivers
v0x55fb2cc97d50_0 .net "z1", 7 0, L_0x55fb2cfd9760;  1 drivers
v0x55fb2cc97df0_0 .net "z1_1", 7 0, L_0x55fb2cfd4ba0;  1 drivers
v0x55fb2cc97eb0_0 .net "z2", 7 0, o0x7fd0c521a838;  0 drivers
o0x7fd0c521cae8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fb2cc97f70_0 .net "z3", 7 0, o0x7fd0c521cae8;  0 drivers
v0x55fb2cc98290_0 .net "z3_1", 3 0, L_0x55fb2cfa8cc0;  1 drivers
v0x55fb2cc98350_0 .net "z3_2", 3 0, L_0x55fb2cfaadb0;  1 drivers
L_0x55fb2cf5b420 .part L_0x55fb2cf5b5f0, 4, 4;
L_0x55fb2cf5b550 .part L_0x55fb2cf5b5f0, 0, 4;
L_0x55fb2cf5b660 .part L_0x55fb2cf5b830, 4, 4;
L_0x55fb2cf5b790 .part L_0x55fb2cf5b830, 0, 4;
L_0x55fb2cfd9800 .part/pv L_0x55fb2cfd9de0, 0, 8, 12;
L_0x55fb2cfd9e50 .part/pv L_0x55fb2cfd9f40, 8, 4, 12;
L_0x55fb2cfd9f40 .part L_0x55fb2cfd9760, 0, 4;
L_0x55fb2cfdf1c0 .part/pv L_0x55fb2cfdf260, 8, 8, 16;
L_0x55fb2cfdf360 .part/pv L_0x55fb2cfdf400, 0, 12, 16;
S_0x55fb2cbb36f0 .scope module, "A_1" "adder_subtractor_Nbit" 2 193, 2 48 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3a5ce0 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x7fd0c513d830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfd0280 .functor XOR 8, L_0x7fd0c513d830, o0x7fd0c521a838, C4<00000000>, C4<00000000>;
v0x55fb2c64be70_0 .net *"_ivl_0", 7 0, L_0x7fd0c513d830;  1 drivers
v0x55fb2c6544c0_0 .net "a", 7 0, o0x7fd0c521a658;  alias, 0 drivers
v0x55fb2c654580_0 .net "a_or_s", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c653b40_0 .net "b", 7 0, o0x7fd0c521a838;  alias, 0 drivers
v0x55fb2c653be0_0 .net "cout", 0 0, L_0x55fb2cfd50a0;  alias, 1 drivers
v0x55fb2c6536a0_0 .net "input_b", 7 0, L_0x55fb2cfd0280;  1 drivers
v0x55fb2c649f90_0 .net "out", 7 0, L_0x55fb2cfd4ba0;  alias, 1 drivers
S_0x55fb2cbb3880 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbb36f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3acd10 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c64da30_0 .net "S", 7 0, L_0x55fb2cfd4ba0;  alias, 1 drivers
v0x55fb2c64daf0_0 .net "a", 7 0, o0x7fd0c521a658;  alias, 0 drivers
v0x55fb2c64d680_0 .net "b", 7 0, L_0x55fb2cfd0280;  alias, 1 drivers
v0x55fb2c64d740_0 .net "carin", 7 0, L_0x55fb2cfd4a50;  1 drivers
v0x55fb2c64cab0_0 .net "cin", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c64c270_0 .net "cout", 0 0, L_0x55fb2cfd50a0;  alias, 1 drivers
L_0x55fb2cfd0df0 .part o0x7fd0c521a658, 1, 1;
L_0x55fb2cfd0fd0 .part L_0x55fb2cfd0280, 1, 1;
L_0x55fb2cfd1100 .part L_0x55fb2cfd4a50, 0, 1;
L_0x55fb2cfd1650 .part o0x7fd0c521a658, 2, 1;
L_0x55fb2cfd1780 .part L_0x55fb2cfd0280, 2, 1;
L_0x55fb2cfd1940 .part L_0x55fb2cfd4a50, 1, 1;
L_0x55fb2cfd1f30 .part o0x7fd0c521a658, 3, 1;
L_0x55fb2cfd2060 .part L_0x55fb2cfd0280, 3, 1;
L_0x55fb2cfd21e0 .part L_0x55fb2cfd4a50, 2, 1;
L_0x55fb2cfd27a0 .part o0x7fd0c521a658, 4, 1;
L_0x55fb2cfd28d0 .part L_0x55fb2cfd0280, 4, 1;
L_0x55fb2cfd2a00 .part L_0x55fb2cfd4a50, 3, 1;
L_0x55fb2cfd3020 .part o0x7fd0c521a658, 5, 1;
L_0x55fb2cfd3260 .part L_0x55fb2cfd0280, 5, 1;
L_0x55fb2cfd3300 .part L_0x55fb2cfd4a50, 4, 1;
L_0x55fb2cfd3850 .part o0x7fd0c521a658, 6, 1;
L_0x55fb2cfd3a10 .part L_0x55fb2cfd0280, 6, 1;
L_0x55fb2cfd3c50 .part L_0x55fb2cfd4a50, 5, 1;
L_0x55fb2cfd4190 .part o0x7fd0c521a658, 7, 1;
L_0x55fb2cfd42c0 .part L_0x55fb2cfd0280, 7, 1;
L_0x55fb2cfd3cf0 .part L_0x55fb2cfd4a50, 6, 1;
L_0x55fb2cfd4920 .part o0x7fd0c521a658, 0, 1;
L_0x55fb2cfd43f0 .part L_0x55fb2cfd0280, 0, 1;
LS_0x55fb2cfd4ba0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfd4670, L_0x55fb2cfd0b30, L_0x55fb2cfd1350, L_0x55fb2cfd1be0;
LS_0x55fb2cfd4ba0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfd2450, L_0x55fb2cfd2d70, L_0x55fb2cfd3500, L_0x55fb2cfd3ed0;
L_0x55fb2cfd4ba0 .concat8 [ 4 4 0 0], LS_0x55fb2cfd4ba0_0_0, LS_0x55fb2cfd4ba0_0_4;
LS_0x55fb2cfd4a50_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfd4890, L_0x55fb2cfd0d60, L_0x55fb2cfd15c0, L_0x55fb2cfd1ea0;
LS_0x55fb2cfd4a50_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfd2710, L_0x55fb2cfd2f90, L_0x55fb2cfd37c0, L_0x55fb2cfd4100;
L_0x55fb2cfd4a50 .concat8 [ 4 4 0 0], LS_0x55fb2cfd4a50_0_0, LS_0x55fb2cfd4a50_0_4;
L_0x55fb2cfd50a0 .part L_0x55fb2cfd4a50, 7, 1;
S_0x55fb2cbb3a10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbb3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd4890 .functor OR 1, L_0x55fb2cfd45e0, L_0x55fb2cfd4800, C4<0>, C4<0>;
v0x55fb2c5c4050_0 .net "S", 0 0, L_0x55fb2cfd4670;  1 drivers
v0x55fb2c5c4110_0 .net "a", 0 0, L_0x55fb2cfd4920;  1 drivers
v0x55fb2c5c77a0_0 .net "b", 0 0, L_0x55fb2cfd43f0;  1 drivers
v0x55fb2c5c7840_0 .net "c_1", 0 0, L_0x55fb2cfd45e0;  1 drivers
v0x55fb2c5c6e20_0 .net "c_2", 0 0, L_0x55fb2cfd4800;  1 drivers
v0x55fb2c5c6980_0 .net "cin", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c67ab80_0 .net "cout", 0 0, L_0x55fb2cfd4890;  1 drivers
v0x55fb2c67ac20_0 .net "h_1_out", 0 0, L_0x55fb2cfd4530;  1 drivers
S_0x55fb2cbb3ba0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd4530 .functor XOR 1, L_0x55fb2cfd4920, L_0x55fb2cfd43f0, C4<0>, C4<0>;
L_0x55fb2cfd45e0 .functor AND 1, L_0x55fb2cfd4920, L_0x55fb2cfd43f0, C4<1>, C4<1>;
v0x55fb2c5ccdf0_0 .net "S", 0 0, L_0x55fb2cfd4530;  alias, 1 drivers
v0x55fb2c5c82c0_0 .net "a", 0 0, L_0x55fb2cfd4920;  alias, 1 drivers
v0x55fb2c5c8380_0 .net "b", 0 0, L_0x55fb2cfd43f0;  alias, 1 drivers
v0x55fb2c5c5df0_0 .net "cout", 0 0, L_0x55fb2cfd45e0;  alias, 1 drivers
S_0x55fb2cbb3d30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd4670 .functor XOR 1, L_0x55fb2cfd4530, L_0x7fd0c5139660, C4<0>, C4<0>;
L_0x55fb2cfd4800 .functor AND 1, L_0x55fb2cfd4530, L_0x7fd0c5139660, C4<1>, C4<1>;
v0x55fb2c5c5a40_0 .net "S", 0 0, L_0x55fb2cfd4670;  alias, 1 drivers
v0x55fb2c5c4e70_0 .net "a", 0 0, L_0x55fb2cfd4530;  alias, 1 drivers
v0x55fb2c5c4f30_0 .net "b", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c5c44f0_0 .net "cout", 0 0, L_0x55fb2cfd4800;  alias, 1 drivers
S_0x55fb2cbb3ec0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c305900 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbb4050 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb3ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd0d60 .functor OR 1, L_0x55fb2cfd0a50, L_0x55fb2cfd0c80, C4<0>, C4<0>;
v0x55fb2c674600_0 .net "S", 0 0, L_0x55fb2cfd0b30;  1 drivers
v0x55fb2c6746c0_0 .net "a", 0 0, L_0x55fb2cfd0df0;  1 drivers
v0x55fb2c674160_0 .net "b", 0 0, L_0x55fb2cfd0fd0;  1 drivers
v0x55fb2c673660_0 .net "c_1", 0 0, L_0x55fb2cfd0a50;  1 drivers
v0x55fb2c672710_0 .net "c_2", 0 0, L_0x55fb2cfd0c80;  1 drivers
v0x55fb2c671d90_0 .net "cin", 0 0, L_0x55fb2cfd1100;  1 drivers
v0x55fb2c6718f0_0 .net "cout", 0 0, L_0x55fb2cfd0d60;  1 drivers
v0x55fb2c671990_0 .net "h_1_out", 0 0, L_0x55fb2cfd0900;  1 drivers
S_0x55fb2cbb41e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb4050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd0900 .functor XOR 1, L_0x55fb2cfd0df0, L_0x55fb2cfd0fd0, C4<0>, C4<0>;
L_0x55fb2cfd0a50 .functor AND 1, L_0x55fb2cfd0df0, L_0x55fb2cfd0fd0, C4<1>, C4<1>;
v0x55fb2c678740_0 .net "S", 0 0, L_0x55fb2cfd0900;  alias, 1 drivers
v0x55fb2c6777f0_0 .net "a", 0 0, L_0x55fb2cfd0df0;  alias, 1 drivers
v0x55fb2c6778b0_0 .net "b", 0 0, L_0x55fb2cfd0fd0;  alias, 1 drivers
v0x55fb2c676e70_0 .net "cout", 0 0, L_0x55fb2cfd0a50;  alias, 1 drivers
S_0x55fb2cbb4370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb4050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd0b30 .functor XOR 1, L_0x55fb2cfd0900, L_0x55fb2cfd1100, C4<0>, C4<0>;
L_0x55fb2cfd0c80 .functor AND 1, L_0x55fb2cfd0900, L_0x55fb2cfd1100, C4<1>, C4<1>;
v0x55fb2c6769d0_0 .net "S", 0 0, L_0x55fb2cfd0b30;  alias, 1 drivers
v0x55fb2c675ed0_0 .net "a", 0 0, L_0x55fb2cfd0900;  alias, 1 drivers
v0x55fb2c675f90_0 .net "b", 0 0, L_0x55fb2cfd1100;  alias, 1 drivers
v0x55fb2c674f80_0 .net "cout", 0 0, L_0x55fb2cfd0c80;  alias, 1 drivers
S_0x55fb2cbb4500 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c672800 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbb4690 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb4500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd15c0 .functor OR 1, L_0x55fb2cfd12c0, L_0x55fb2cfd14e0, C4<0>, C4<0>;
v0x55fb2c66ccb0_0 .net "S", 0 0, L_0x55fb2cfd1350;  1 drivers
v0x55fb2c66cd70_0 .net "a", 0 0, L_0x55fb2cfd1650;  1 drivers
v0x55fb2c66c810_0 .net "b", 0 0, L_0x55fb2cfd1780;  1 drivers
v0x55fb2c66bd10_0 .net "c_1", 0 0, L_0x55fb2cfd12c0;  1 drivers
v0x55fb2c66adc0_0 .net "c_2", 0 0, L_0x55fb2cfd14e0;  1 drivers
v0x55fb2c66a440_0 .net "cin", 0 0, L_0x55fb2cfd1940;  1 drivers
v0x55fb2c669fa0_0 .net "cout", 0 0, L_0x55fb2cfd15c0;  1 drivers
v0x55fb2c66a040_0 .net "h_1_out", 0 0, L_0x55fb2cfd1230;  1 drivers
S_0x55fb2cbb4820 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb4690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd1230 .functor XOR 1, L_0x55fb2cfd1650, L_0x55fb2cfd1780, C4<0>, C4<0>;
L_0x55fb2cfd12c0 .functor AND 1, L_0x55fb2cfd1650, L_0x55fb2cfd1780, C4<1>, C4<1>;
v0x55fb2c670df0_0 .net "S", 0 0, L_0x55fb2cfd1230;  alias, 1 drivers
v0x55fb2c66fea0_0 .net "a", 0 0, L_0x55fb2cfd1650;  alias, 1 drivers
v0x55fb2c66ff60_0 .net "b", 0 0, L_0x55fb2cfd1780;  alias, 1 drivers
v0x55fb2c66f520_0 .net "cout", 0 0, L_0x55fb2cfd12c0;  alias, 1 drivers
S_0x55fb2cbb49b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb4690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd1350 .functor XOR 1, L_0x55fb2cfd1230, L_0x55fb2cfd1940, C4<0>, C4<0>;
L_0x55fb2cfd14e0 .functor AND 1, L_0x55fb2cfd1230, L_0x55fb2cfd1940, C4<1>, C4<1>;
v0x55fb2c66f080_0 .net "S", 0 0, L_0x55fb2cfd1350;  alias, 1 drivers
v0x55fb2c66f140_0 .net "a", 0 0, L_0x55fb2cfd1230;  alias, 1 drivers
v0x55fb2c66e580_0 .net "b", 0 0, L_0x55fb2cfd1940;  alias, 1 drivers
v0x55fb2c66d630_0 .net "cout", 0 0, L_0x55fb2cfd14e0;  alias, 1 drivers
S_0x55fb2cbb4b40 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c32f640 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbb4cd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb4b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd1ea0 .functor OR 1, L_0x55fb2cfd1b00, L_0x55fb2cfd1dc0, C4<0>, C4<0>;
v0x55fb2c679240_0 .net "S", 0 0, L_0x55fb2cfd1be0;  1 drivers
v0x55fb2c679300_0 .net "a", 0 0, L_0x55fb2cfd1f30;  1 drivers
v0x55fb2c616d40_0 .net "b", 0 0, L_0x55fb2cfd2060;  1 drivers
v0x55fb2c614870_0 .net "c_1", 0 0, L_0x55fb2cfd1b00;  1 drivers
v0x55fb2c6144c0_0 .net "c_2", 0 0, L_0x55fb2cfd1dc0;  1 drivers
v0x55fb2c6138f0_0 .net "cin", 0 0, L_0x55fb2cfd21e0;  1 drivers
v0x55fb2c612f70_0 .net "cout", 0 0, L_0x55fb2cfd1ea0;  1 drivers
v0x55fb2c613010_0 .net "h_1_out", 0 0, L_0x55fb2cfd1a70;  1 drivers
S_0x55fb2cbb4e60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd1a70 .functor XOR 1, L_0x55fb2cfd1f30, L_0x55fb2cfd2060, C4<0>, C4<0>;
L_0x55fb2cfd1b00 .functor AND 1, L_0x55fb2cfd1f30, L_0x55fb2cfd2060, C4<1>, C4<1>;
v0x55fb2c669410_0 .net "S", 0 0, L_0x55fb2cfd1a70;  alias, 1 drivers
v0x55fb2c669060_0 .net "a", 0 0, L_0x55fb2cfd1f30;  alias, 1 drivers
v0x55fb2c669120_0 .net "b", 0 0, L_0x55fb2cfd2060;  alias, 1 drivers
v0x55fb2c668490_0 .net "cout", 0 0, L_0x55fb2cfd1b00;  alias, 1 drivers
S_0x55fb2cbb4ff0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd1be0 .functor XOR 1, L_0x55fb2cfd1a70, L_0x55fb2cfd21e0, C4<0>, C4<0>;
L_0x55fb2cfd1dc0 .functor AND 1, L_0x55fb2cfd1a70, L_0x55fb2cfd21e0, C4<1>, C4<1>;
v0x55fb2c667bb0_0 .net "S", 0 0, L_0x55fb2cfd1be0;  alias, 1 drivers
v0x55fb2c67a060_0 .net "a", 0 0, L_0x55fb2cfd1a70;  alias, 1 drivers
v0x55fb2c67a120_0 .net "b", 0 0, L_0x55fb2cfd21e0;  alias, 1 drivers
v0x55fb2c6796e0_0 .net "cout", 0 0, L_0x55fb2cfd1dc0;  alias, 1 drivers
S_0x55fb2cbb5180 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c3226b0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbb5310 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd2710 .functor OR 1, L_0x55fb2cfd23c0, L_0x55fb2cfd2630, C4<0>, C4<0>;
v0x55fb2c60e650_0 .net "S", 0 0, L_0x55fb2cfd2450;  1 drivers
v0x55fb2c60e710_0 .net "a", 0 0, L_0x55fb2cfd27a0;  1 drivers
v0x55fb2c60da80_0 .net "b", 0 0, L_0x55fb2cfd28d0;  1 drivers
v0x55fb2c60d240_0 .net "c_1", 0 0, L_0x55fb2cfd23c0;  1 drivers
v0x55fb2c60ce40_0 .net "c_2", 0 0, L_0x55fb2cfd2630;  1 drivers
v0x55fb2c6103b0_0 .net "cin", 0 0, L_0x55fb2cfd2a00;  1 drivers
v0x55fb2c60fa30_0 .net "cout", 0 0, L_0x55fb2cfd2710;  1 drivers
v0x55fb2c60fad0_0 .net "h_1_out", 0 0, L_0x55fb2cfd2310;  1 drivers
S_0x55fb2cbb54a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb5310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd2310 .functor XOR 1, L_0x55fb2cfd27a0, L_0x55fb2cfd28d0, C4<0>, C4<0>;
L_0x55fb2cfd23c0 .functor AND 1, L_0x55fb2cfd27a0, L_0x55fb2cfd28d0, C4<1>, C4<1>;
v0x55fb2c612ad0_0 .net "S", 0 0, L_0x55fb2cfd2310;  alias, 1 drivers
v0x55fb2c616220_0 .net "a", 0 0, L_0x55fb2cfd27a0;  alias, 1 drivers
v0x55fb2c6162e0_0 .net "b", 0 0, L_0x55fb2cfd28d0;  alias, 1 drivers
v0x55fb2c6158a0_0 .net "cout", 0 0, L_0x55fb2cfd23c0;  alias, 1 drivers
S_0x55fb2cbb5630 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb5310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd2450 .functor XOR 1, L_0x55fb2cfd2310, L_0x55fb2cfd2a00, C4<0>, C4<0>;
L_0x55fb2cfd2630 .functor AND 1, L_0x55fb2cfd2310, L_0x55fb2cfd2a00, C4<1>, C4<1>;
v0x55fb2c615400_0 .net "S", 0 0, L_0x55fb2cfd2450;  alias, 1 drivers
v0x55fb2c610ed0_0 .net "a", 0 0, L_0x55fb2cfd2310;  alias, 1 drivers
v0x55fb2c610f90_0 .net "b", 0 0, L_0x55fb2cfd2a00;  alias, 1 drivers
v0x55fb2c60ea00_0 .net "cout", 0 0, L_0x55fb2cfd2630;  alias, 1 drivers
S_0x55fb2cbb57c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c60cf30 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbb5950 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd2f90 .functor OR 1, L_0x55fb2cfd2ce0, L_0x55fb2cfd2eb0, C4<0>, C4<0>;
v0x55fb2c661ac0_0 .net "S", 0 0, L_0x55fb2cfd2d70;  1 drivers
v0x55fb2c661b80_0 .net "a", 0 0, L_0x55fb2cfd3020;  1 drivers
v0x55fb2c660fc0_0 .net "b", 0 0, L_0x55fb2cfd3260;  1 drivers
v0x55fb2c660070_0 .net "c_1", 0 0, L_0x55fb2cfd2ce0;  1 drivers
v0x55fb2c65f6f0_0 .net "c_2", 0 0, L_0x55fb2cfd2eb0;  1 drivers
v0x55fb2c65f250_0 .net "cin", 0 0, L_0x55fb2cfd3300;  1 drivers
v0x55fb2c65e750_0 .net "cout", 0 0, L_0x55fb2cfd2f90;  1 drivers
v0x55fb2c65e7f0_0 .net "h_1_out", 0 0, L_0x55fb2cfd2c30;  1 drivers
S_0x55fb2cbb5ae0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd2c30 .functor XOR 1, L_0x55fb2cfd3020, L_0x55fb2cfd3260, C4<0>, C4<0>;
L_0x55fb2cfd2ce0 .functor AND 1, L_0x55fb2cfd3020, L_0x55fb2cfd3260, C4<1>, C4<1>;
v0x55fb2c60f590_0 .net "S", 0 0, L_0x55fb2cfd2c30;  alias, 1 drivers
v0x55fb2c666620_0 .net "a", 0 0, L_0x55fb2cfd3020;  alias, 1 drivers
v0x55fb2c6666e0_0 .net "b", 0 0, L_0x55fb2cfd3260;  alias, 1 drivers
v0x55fb2c665c70_0 .net "cout", 0 0, L_0x55fb2cfd2ce0;  alias, 1 drivers
S_0x55fb2cbb5c70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd2d70 .functor XOR 1, L_0x55fb2cfd2c30, L_0x55fb2cfd3300, C4<0>, C4<0>;
L_0x55fb2cfd2eb0 .functor AND 1, L_0x55fb2cfd2c30, L_0x55fb2cfd3300, C4<1>, C4<1>;
v0x55fb2c663830_0 .net "S", 0 0, L_0x55fb2cfd2d70;  alias, 1 drivers
v0x55fb2c6628e0_0 .net "a", 0 0, L_0x55fb2cfd2c30;  alias, 1 drivers
v0x55fb2c6629a0_0 .net "b", 0 0, L_0x55fb2cfd3300;  alias, 1 drivers
v0x55fb2c661f60_0 .net "cout", 0 0, L_0x55fb2cfd2eb0;  alias, 1 drivers
S_0x55fb2cbb5e00 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c369310 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cbb5f90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb5e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd37c0 .functor OR 1, L_0x55fb2cfd3470, L_0x55fb2cfd36e0, C4<0>, C4<0>;
v0x55fb2c65a170_0 .net "S", 0 0, L_0x55fb2cfd3500;  1 drivers
v0x55fb2c65a230_0 .net "a", 0 0, L_0x55fb2cfd3850;  1 drivers
v0x55fb2c6595e0_0 .net "b", 0 0, L_0x55fb2cfd3a10;  1 drivers
v0x55fb2c659230_0 .net "c_1", 0 0, L_0x55fb2cfd3470;  1 drivers
v0x55fb2c658660_0 .net "c_2", 0 0, L_0x55fb2cfd36e0;  1 drivers
v0x55fb2c657ce0_0 .net "cin", 0 0, L_0x55fb2cfd3c50;  1 drivers
v0x55fb2c657840_0 .net "cout", 0 0, L_0x55fb2cfd37c0;  1 drivers
v0x55fb2c6578e0_0 .net "h_1_out", 0 0, L_0x55fb2cfd2bc0;  1 drivers
S_0x55fb2cbb6120 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb5f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd2bc0 .functor XOR 1, L_0x55fb2cfd3850, L_0x55fb2cfd3a10, C4<0>, C4<0>;
L_0x55fb2cfd3470 .functor AND 1, L_0x55fb2cfd3850, L_0x55fb2cfd3a10, C4<1>, C4<1>;
v0x55fb2c65d800_0 .net "S", 0 0, L_0x55fb2cfd2bc0;  alias, 1 drivers
v0x55fb2c65ce80_0 .net "a", 0 0, L_0x55fb2cfd3850;  alias, 1 drivers
v0x55fb2c65cf40_0 .net "b", 0 0, L_0x55fb2cfd3a10;  alias, 1 drivers
v0x55fb2c65c9e0_0 .net "cout", 0 0, L_0x55fb2cfd3470;  alias, 1 drivers
S_0x55fb2cbb62b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb5f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd3500 .functor XOR 1, L_0x55fb2cfd2bc0, L_0x55fb2cfd3c50, C4<0>, C4<0>;
L_0x55fb2cfd36e0 .functor AND 1, L_0x55fb2cfd2bc0, L_0x55fb2cfd3c50, C4<1>, C4<1>;
v0x55fb2c65bee0_0 .net "S", 0 0, L_0x55fb2cfd3500;  alias, 1 drivers
v0x55fb2c65af90_0 .net "a", 0 0, L_0x55fb2cfd2bc0;  alias, 1 drivers
v0x55fb2c65b050_0 .net "b", 0 0, L_0x55fb2cfd3c50;  alias, 1 drivers
v0x55fb2c65a610_0 .net "cout", 0 0, L_0x55fb2cfd36e0;  alias, 1 drivers
S_0x55fb2cbb6440 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cbb3880;
 .timescale 0 0;
P_0x55fb2c36f480 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cbb65d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb6440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd4100 .functor OR 1, L_0x55fb2cfd3e40, L_0x55fb2cfd4020, C4<0>, C4<0>;
v0x55fb2c6512d0_0 .net "S", 0 0, L_0x55fb2cfd3ed0;  1 drivers
v0x55fb2c651390_0 .net "a", 0 0, L_0x55fb2cfd4190;  1 drivers
v0x55fb2c650e30_0 .net "b", 0 0, L_0x55fb2cfd42c0;  1 drivers
v0x55fb2c650330_0 .net "c_1", 0 0, L_0x55fb2cfd3e40;  1 drivers
v0x55fb2c64f3e0_0 .net "c_2", 0 0, L_0x55fb2cfd4020;  1 drivers
v0x55fb2c64ea60_0 .net "cin", 0 0, L_0x55fb2cfd3cf0;  1 drivers
v0x55fb2c64e5c0_0 .net "cout", 0 0, L_0x55fb2cfd4100;  1 drivers
v0x55fb2c64e660_0 .net "h_1_out", 0 0, L_0x55fb2cfd3d90;  1 drivers
S_0x55fb2cbb6760 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb65d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd3d90 .functor XOR 1, L_0x55fb2cfd4190, L_0x55fb2cfd42c0, C4<0>, C4<0>;
L_0x55fb2cfd3e40 .functor AND 1, L_0x55fb2cfd4190, L_0x55fb2cfd42c0, C4<1>, C4<1>;
v0x55fb2c665150_0 .net "S", 0 0, L_0x55fb2cfd3d90;  alias, 1 drivers
v0x55fb2c6647d0_0 .net "a", 0 0, L_0x55fb2cfd4190;  alias, 1 drivers
v0x55fb2c664890_0 .net "b", 0 0, L_0x55fb2cfd42c0;  alias, 1 drivers
v0x55fb2c664330_0 .net "cout", 0 0, L_0x55fb2cfd3e40;  alias, 1 drivers
S_0x55fb2cbb68f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb65d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd3ed0 .functor XOR 1, L_0x55fb2cfd3d90, L_0x55fb2cfd3cf0, C4<0>, C4<0>;
L_0x55fb2cfd4020 .functor AND 1, L_0x55fb2cfd3d90, L_0x55fb2cfd3cf0, C4<1>, C4<1>;
v0x55fb2c654fe0_0 .net "S", 0 0, L_0x55fb2cfd3ed0;  alias, 1 drivers
v0x55fb2c652ba0_0 .net "a", 0 0, L_0x55fb2cfd3d90;  alias, 1 drivers
v0x55fb2c652c60_0 .net "b", 0 0, L_0x55fb2cfd3cf0;  alias, 1 drivers
v0x55fb2c651c50_0 .net "cout", 0 0, L_0x55fb2cfd4020;  alias, 1 drivers
S_0x55fb2cbb6a80 .scope module, "A_2" "adder_subtractor_Nbit" 2 198, 2 48 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4522e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x55fb2cfd5350 .functor XOR 8, L_0x55fb2cfd52b0, o0x7fd0c521cae8, C4<00000000>, C4<00000000>;
v0x55fb2c539d40_0 .net *"_ivl_0", 7 0, L_0x55fb2cfd52b0;  1 drivers
L_0x7fd0c513a110 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fb2c5393c0_0 .net *"_ivl_3", 6 0, L_0x7fd0c513a110;  1 drivers
v0x55fb2c538f20_0 .net "a", 7 0, L_0x55fb2cfd4ba0;  alias, 1 drivers
v0x55fb2c538fc0_0 .net "a_or_s", 0 0, L_0x55fb2cfd4c40;  alias, 1 drivers
v0x55fb2c53eee0_0 .net "b", 7 0, o0x7fd0c521cae8;  alias, 0 drivers
v0x55fb2c53e560_0 .net "cout", 0 0, L_0x55fb2cfd9c60;  alias, 1 drivers
v0x55fb2c53e600_0 .net "input_b", 7 0, L_0x55fb2cfd5350;  1 drivers
v0x55fb2c53e0c0_0 .net "out", 7 0, L_0x55fb2cfd9760;  alias, 1 drivers
L_0x55fb2cfd52b0 .concat [ 1 7 0 0], L_0x55fb2cfd4c40, L_0x7fd0c513a110;
S_0x55fb2cbb6c10 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbb6a80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c45aaa0 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c53bcf0_0 .net "S", 7 0, L_0x55fb2cfd9760;  alias, 1 drivers
v0x55fb2c53bdb0_0 .net "a", 7 0, L_0x55fb2cfd4ba0;  alias, 1 drivers
v0x55fb2c53b850_0 .net "b", 7 0, L_0x55fb2cfd5350;  alias, 1 drivers
v0x55fb2c53b8f0_0 .net "carin", 7 0, L_0x55fb2cfd9610;  1 drivers
v0x55fb2c53acc0_0 .net "cin", 0 0, L_0x55fb2cfd4c40;  alias, 1 drivers
v0x55fb2c53a910_0 .net "cout", 0 0, L_0x55fb2cfd9c60;  alias, 1 drivers
L_0x55fb2cfd5970 .part L_0x55fb2cfd4ba0, 1, 1;
L_0x55fb2cfd5ac0 .part L_0x55fb2cfd5350, 1, 1;
L_0x55fb2cfd5bf0 .part L_0x55fb2cfd9610, 0, 1;
L_0x55fb2cfd6190 .part L_0x55fb2cfd4ba0, 2, 1;
L_0x55fb2cfd62c0 .part L_0x55fb2cfd5350, 2, 1;
L_0x55fb2cfd6480 .part L_0x55fb2cfd9610, 1, 1;
L_0x55fb2cfd6a20 .part L_0x55fb2cfd4ba0, 3, 1;
L_0x55fb2cfd6c60 .part L_0x55fb2cfd5350, 3, 1;
L_0x55fb2cfd6d50 .part L_0x55fb2cfd9610, 2, 1;
L_0x55fb2cfd7310 .part L_0x55fb2cfd4ba0, 4, 1;
L_0x55fb2cfd7440 .part L_0x55fb2cfd5350, 4, 1;
L_0x55fb2cfd7570 .part L_0x55fb2cfd9610, 3, 1;
L_0x55fb2cfd7b90 .part L_0x55fb2cfd4ba0, 5, 1;
L_0x55fb2cfd7cc0 .part L_0x55fb2cfd5350, 5, 1;
L_0x55fb2cfd7df0 .part L_0x55fb2cfd9610, 4, 1;
L_0x55fb2cfd8340 .part L_0x55fb2cfd4ba0, 6, 1;
L_0x55fb2cfd8500 .part L_0x55fb2cfd5350, 6, 1;
L_0x55fb2cfd8740 .part L_0x55fb2cfd9610, 5, 1;
L_0x55fb2cfd8c80 .part L_0x55fb2cfd4ba0, 7, 1;
L_0x55fb2cfd8db0 .part L_0x55fb2cfd5350, 7, 1;
L_0x55fb2cfd87e0 .part L_0x55fb2cfd9610, 6, 1;
L_0x55fb2cfd9570 .part L_0x55fb2cfd4ba0, 0, 1;
L_0x55fb2cfd8ee0 .part L_0x55fb2cfd5350, 0, 1;
LS_0x55fb2cfd9760_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfd9160, L_0x55fb2cfd5620, L_0x55fb2cfd5e40, L_0x55fb2cfd66d0;
LS_0x55fb2cfd9760_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfd6fc0, L_0x55fb2cfd78e0, L_0x55fb2cfd7ff0, L_0x55fb2cfd89c0;
L_0x55fb2cfd9760 .concat8 [ 4 4 0 0], LS_0x55fb2cfd9760_0_0, LS_0x55fb2cfd9760_0_4;
LS_0x55fb2cfd9610_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfd94e0, L_0x55fb2cfd58e0, L_0x55fb2cfd6100, L_0x55fb2cfd6990;
LS_0x55fb2cfd9610_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfd7280, L_0x55fb2cfd7b00, L_0x55fb2cfd82b0, L_0x55fb2cfd8bf0;
L_0x55fb2cfd9610 .concat8 [ 4 4 0 0], LS_0x55fb2cfd9610_0_0, LS_0x55fb2cfd9610_0_4;
L_0x55fb2cfd9c60 .part L_0x55fb2cfd9610, 7, 1;
S_0x55fb2cbb6da0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd94e0 .functor OR 1, L_0x55fb2cfd90d0, L_0x55fb2cfd92f0, C4<0>, C4<0>;
v0x55fb2c643a10_0 .net "S", 0 0, L_0x55fb2cfd9160;  1 drivers
v0x55fb2c643ad0_0 .net "a", 0 0, L_0x55fb2cfd9570;  1 drivers
v0x55fb2c643570_0 .net "b", 0 0, L_0x55fb2cfd8ee0;  1 drivers
v0x55fb2c6429e0_0 .net "c_1", 0 0, L_0x55fb2cfd90d0;  1 drivers
v0x55fb2c642630_0 .net "c_2", 0 0, L_0x55fb2cfd92f0;  1 drivers
v0x55fb2c641b00_0 .net "cin", 0 0, L_0x55fb2cfd4c40;  alias, 1 drivers
v0x55fb2c6412c0_0 .net "cout", 0 0, L_0x55fb2cfd94e0;  1 drivers
v0x55fb2c641360_0 .net "h_1_out", 0 0, L_0x55fb2cfd9020;  1 drivers
S_0x55fb2cbb6f30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd9020 .functor XOR 1, L_0x55fb2cfd9570, L_0x55fb2cfd8ee0, C4<0>, C4<0>;
L_0x55fb2cfd90d0 .functor AND 1, L_0x55fb2cfd9570, L_0x55fb2cfd8ee0, C4<1>, C4<1>;
v0x55fb2c647b50_0 .net "S", 0 0, L_0x55fb2cfd9020;  alias, 1 drivers
v0x55fb2c646c00_0 .net "a", 0 0, L_0x55fb2cfd9570;  alias, 1 drivers
v0x55fb2c646cc0_0 .net "b", 0 0, L_0x55fb2cfd8ee0;  alias, 1 drivers
v0x55fb2c646280_0 .net "cout", 0 0, L_0x55fb2cfd90d0;  alias, 1 drivers
S_0x55fb2cbb70c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd9160 .functor XOR 1, L_0x55fb2cfd9020, L_0x55fb2cfd4c40, C4<0>, C4<0>;
L_0x55fb2cfd92f0 .functor AND 1, L_0x55fb2cfd9020, L_0x55fb2cfd4c40, C4<1>, C4<1>;
v0x55fb2c645de0_0 .net "S", 0 0, L_0x55fb2cfd9160;  alias, 1 drivers
v0x55fb2c6452e0_0 .net "a", 0 0, L_0x55fb2cfd9020;  alias, 1 drivers
v0x55fb2c6453a0_0 .net "b", 0 0, L_0x55fb2cfd4c40;  alias, 1 drivers
v0x55fb2c644390_0 .net "cout", 0 0, L_0x55fb2cfd92f0;  alias, 1 drivers
S_0x55fb2cbb7250 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c425f50 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbb73e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd58e0 .functor OR 1, L_0x55fb2cfd5540, L_0x55fb2cfd5800, C4<0>, C4<0>;
v0x55fb2c57bd00_0 .net "S", 0 0, L_0x55fb2cfd5620;  1 drivers
v0x55fb2c57bdc0_0 .net "a", 0 0, L_0x55fb2cfd5970;  1 drivers
v0x55fb2c57b380_0 .net "b", 0 0, L_0x55fb2cfd5ac0;  1 drivers
v0x55fb2c57aee0_0 .net "c_1", 0 0, L_0x55fb2cfd5540;  1 drivers
v0x55fb2c57a3e0_0 .net "c_2", 0 0, L_0x55fb2cfd5800;  1 drivers
v0x55fb2c579490_0 .net "cin", 0 0, L_0x55fb2cfd5bf0;  1 drivers
v0x55fb2c578b10_0 .net "cout", 0 0, L_0x55fb2cfd58e0;  1 drivers
v0x55fb2c578bb0_0 .net "h_1_out", 0 0, L_0x55fb2cfd5410;  1 drivers
S_0x55fb2cbb7570 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb73e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd5410 .functor XOR 1, L_0x55fb2cfd5970, L_0x55fb2cfd5ac0, C4<0>, C4<0>;
L_0x55fb2cfd5540 .functor AND 1, L_0x55fb2cfd5970, L_0x55fb2cfd5ac0, C4<1>, C4<1>;
v0x55fb2c640ec0_0 .net "S", 0 0, L_0x55fb2cfd5410;  alias, 1 drivers
v0x55fb2c649470_0 .net "a", 0 0, L_0x55fb2cfd5970;  alias, 1 drivers
v0x55fb2c649530_0 .net "b", 0 0, L_0x55fb2cfd5ac0;  alias, 1 drivers
v0x55fb2c648af0_0 .net "cout", 0 0, L_0x55fb2cfd5540;  alias, 1 drivers
S_0x55fb2cbb7700 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb73e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd5620 .functor XOR 1, L_0x55fb2cfd5410, L_0x55fb2cfd5bf0, C4<0>, C4<0>;
L_0x55fb2cfd5800 .functor AND 1, L_0x55fb2cfd5410, L_0x55fb2cfd5bf0, C4<1>, C4<1>;
v0x55fb2c648650_0 .net "S", 0 0, L_0x55fb2cfd5620;  alias, 1 drivers
v0x55fb2c57f090_0 .net "a", 0 0, L_0x55fb2cfd5410;  alias, 1 drivers
v0x55fb2c57f150_0 .net "b", 0 0, L_0x55fb2cfd5bf0;  alias, 1 drivers
v0x55fb2c57cc50_0 .net "cout", 0 0, L_0x55fb2cfd5800;  alias, 1 drivers
S_0x55fb2cbb7890 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c4837f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbb7a20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb7890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd6100 .functor OR 1, L_0x55fb2cfd5db0, L_0x55fb2cfd6020, C4<0>, C4<0>;
v0x55fb2c57dbf0_0 .net "S", 0 0, L_0x55fb2cfd5e40;  1 drivers
v0x55fb2c57dcb0_0 .net "a", 0 0, L_0x55fb2cfd6190;  1 drivers
v0x55fb2c57d750_0 .net "b", 0 0, L_0x55fb2cfd62c0;  1 drivers
v0x55fb2c55d8b0_0 .net "c_1", 0 0, L_0x55fb2cfd5db0;  1 drivers
v0x55fb2c55cf30_0 .net "c_2", 0 0, L_0x55fb2cfd6020;  1 drivers
v0x55fb2c55ca90_0 .net "cin", 0 0, L_0x55fb2cfd6480;  1 drivers
v0x55fb2c559fd0_0 .net "cout", 0 0, L_0x55fb2cfd6100;  1 drivers
v0x55fb2c55a070_0 .net "h_1_out", 0 0, L_0x55fb2cfd5d20;  1 drivers
S_0x55fb2cbb7bb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd5d20 .functor XOR 1, L_0x55fb2cfd6190, L_0x55fb2cfd62c0, C4<0>, C4<0>;
L_0x55fb2cfd5db0 .functor AND 1, L_0x55fb2cfd6190, L_0x55fb2cfd62c0, C4<1>, C4<1>;
v0x55fb2c578670_0 .net "S", 0 0, L_0x55fb2cfd5d20;  alias, 1 drivers
v0x55fb2c577ae0_0 .net "a", 0 0, L_0x55fb2cfd6190;  alias, 1 drivers
v0x55fb2c577ba0_0 .net "b", 0 0, L_0x55fb2cfd62c0;  alias, 1 drivers
v0x55fb2c577730_0 .net "cout", 0 0, L_0x55fb2cfd5db0;  alias, 1 drivers
S_0x55fb2cbb7d40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd5e40 .functor XOR 1, L_0x55fb2cfd5d20, L_0x55fb2cfd6480, C4<0>, C4<0>;
L_0x55fb2cfd6020 .functor AND 1, L_0x55fb2cfd5d20, L_0x55fb2cfd6480, C4<1>, C4<1>;
v0x55fb2c576b60_0 .net "S", 0 0, L_0x55fb2cfd5e40;  alias, 1 drivers
v0x55fb2c576c20_0 .net "a", 0 0, L_0x55fb2cfd5d20;  alias, 1 drivers
v0x55fb2c5761e0_0 .net "b", 0 0, L_0x55fb2cfd6480;  alias, 1 drivers
v0x55fb2c57e570_0 .net "cout", 0 0, L_0x55fb2cfd6020;  alias, 1 drivers
S_0x55fb2cbb7ed0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c3dbac0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbb8060 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd6990 .functor OR 1, L_0x55fb2cfd6640, L_0x55fb2cfd68b0, C4<0>, C4<0>;
v0x55fb2c570070_0 .net "S", 0 0, L_0x55fb2cfd66d0;  1 drivers
v0x55fb2c570130_0 .net "a", 0 0, L_0x55fb2cfd6a20;  1 drivers
v0x55fb2c56fbd0_0 .net "b", 0 0, L_0x55fb2cfd6c60;  1 drivers
v0x55fb2c56f040_0 .net "c_1", 0 0, L_0x55fb2cfd6640;  1 drivers
v0x55fb2c56ec90_0 .net "c_2", 0 0, L_0x55fb2cfd68b0;  1 drivers
v0x55fb2c56e0c0_0 .net "cin", 0 0, L_0x55fb2cfd6d50;  1 drivers
v0x55fb2c56d740_0 .net "cout", 0 0, L_0x55fb2cfd6990;  1 drivers
v0x55fb2c56d7e0_0 .net "h_1_out", 0 0, L_0x55fb2cfd65b0;  1 drivers
S_0x55fb2cbb81f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb8060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd65b0 .functor XOR 1, L_0x55fb2cfd6a20, L_0x55fb2cfd6c60, C4<0>, C4<0>;
L_0x55fb2cfd6640 .functor AND 1, L_0x55fb2cfd6a20, L_0x55fb2cfd6c60, C4<1>, C4<1>;
v0x55fb2c55b3e0_0 .net "S", 0 0, L_0x55fb2cfd65b0;  alias, 1 drivers
v0x55fb2c55aa60_0 .net "a", 0 0, L_0x55fb2cfd6a20;  alias, 1 drivers
v0x55fb2c55ab20_0 .net "b", 0 0, L_0x55fb2cfd6c60;  alias, 1 drivers
v0x55fb2c55a5c0_0 .net "cout", 0 0, L_0x55fb2cfd6640;  alias, 1 drivers
S_0x55fb2cbb8380 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb8060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd66d0 .functor XOR 1, L_0x55fb2cfd65b0, L_0x55fb2cfd6d50, C4<0>, C4<0>;
L_0x55fb2cfd68b0 .functor AND 1, L_0x55fb2cfd65b0, L_0x55fb2cfd6d50, C4<1>, C4<1>;
v0x55fb2c573d80_0 .net "S", 0 0, L_0x55fb2cfd66d0;  alias, 1 drivers
v0x55fb2c571940_0 .net "a", 0 0, L_0x55fb2cfd65b0;  alias, 1 drivers
v0x55fb2c571a00_0 .net "b", 0 0, L_0x55fb2cfd6d50;  alias, 1 drivers
v0x55fb2c5709f0_0 .net "cout", 0 0, L_0x55fb2cfd68b0;  alias, 1 drivers
S_0x55fb2cbb8510 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c3cd230 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbb86a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb8510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd7280 .functor OR 1, L_0x55fb2cfd6f30, L_0x55fb2cfd71a0, C4<0>, C4<0>;
v0x55fb2c567e80_0 .net "S", 0 0, L_0x55fb2cfd6fc0;  1 drivers
v0x55fb2c567f40_0 .net "a", 0 0, L_0x55fb2cfd7310;  1 drivers
v0x55fb2c5672b0_0 .net "b", 0 0, L_0x55fb2cfd7440;  1 drivers
v0x55fb2c566930_0 .net "c_1", 0 0, L_0x55fb2cfd6f30;  1 drivers
v0x55fb2c566490_0 .net "c_2", 0 0, L_0x55fb2cfd71a0;  1 drivers
v0x55fb2c569be0_0 .net "cin", 0 0, L_0x55fb2cfd7570;  1 drivers
v0x55fb2c569260_0 .net "cout", 0 0, L_0x55fb2cfd7280;  1 drivers
v0x55fb2c569300_0 .net "h_1_out", 0 0, L_0x55fb2cfd6e80;  1 drivers
S_0x55fb2cbb8830 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd6e80 .functor XOR 1, L_0x55fb2cfd7310, L_0x55fb2cfd7440, C4<0>, C4<0>;
L_0x55fb2cfd6f30 .functor AND 1, L_0x55fb2cfd7310, L_0x55fb2cfd7440, C4<1>, C4<1>;
v0x55fb2c56d2a0_0 .net "S", 0 0, L_0x55fb2cfd6e80;  alias, 1 drivers
v0x55fb2c573260_0 .net "a", 0 0, L_0x55fb2cfd7310;  alias, 1 drivers
v0x55fb2c573320_0 .net "b", 0 0, L_0x55fb2cfd7440;  alias, 1 drivers
v0x55fb2c5728e0_0 .net "cout", 0 0, L_0x55fb2cfd6f30;  alias, 1 drivers
S_0x55fb2cbb89c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd6fc0 .functor XOR 1, L_0x55fb2cfd6e80, L_0x55fb2cfd7570, C4<0>, C4<0>;
L_0x55fb2cfd71a0 .functor AND 1, L_0x55fb2cfd6e80, L_0x55fb2cfd7570, C4<1>, C4<1>;
v0x55fb2c572440_0 .net "S", 0 0, L_0x55fb2cfd6fc0;  alias, 1 drivers
v0x55fb2c56a700_0 .net "a", 0 0, L_0x55fb2cfd6e80;  alias, 1 drivers
v0x55fb2c56a7c0_0 .net "b", 0 0, L_0x55fb2cfd7570;  alias, 1 drivers
v0x55fb2c568230_0 .net "cout", 0 0, L_0x55fb2cfd71a0;  alias, 1 drivers
S_0x55fb2cbb8b50 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c566580 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbb8ce0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb8b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd7b00 .functor OR 1, L_0x55fb2cfd7850, L_0x55fb2cfd7a20, C4<0>, C4<0>;
v0x55fb2c5600c0_0 .net "S", 0 0, L_0x55fb2cfd78e0;  1 drivers
v0x55fb2c560180_0 .net "a", 0 0, L_0x55fb2cfd7b90;  1 drivers
v0x55fb2c563810_0 .net "b", 0 0, L_0x55fb2cfd7cc0;  1 drivers
v0x55fb2c562e90_0 .net "c_1", 0 0, L_0x55fb2cfd7850;  1 drivers
v0x55fb2c5629f0_0 .net "c_2", 0 0, L_0x55fb2cfd7a20;  1 drivers
v0x55fb2c54ad10_0 .net "cin", 0 0, L_0x55fb2cfd7df0;  1 drivers
v0x55fb2c5488d0_0 .net "cout", 0 0, L_0x55fb2cfd7b00;  1 drivers
v0x55fb2c548970_0 .net "h_1_out", 0 0, L_0x55fb2cfd77a0;  1 drivers
S_0x55fb2cbb8e70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb8ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd77a0 .functor XOR 1, L_0x55fb2cfd7b90, L_0x55fb2cfd7cc0, C4<0>, C4<0>;
L_0x55fb2cfd7850 .functor AND 1, L_0x55fb2cfd7b90, L_0x55fb2cfd7cc0, C4<1>, C4<1>;
v0x55fb2c568dc0_0 .net "S", 0 0, L_0x55fb2cfd77a0;  alias, 1 drivers
v0x55fb2c564330_0 .net "a", 0 0, L_0x55fb2cfd7b90;  alias, 1 drivers
v0x55fb2c5643f0_0 .net "b", 0 0, L_0x55fb2cfd7cc0;  alias, 1 drivers
v0x55fb2c561e60_0 .net "cout", 0 0, L_0x55fb2cfd7850;  alias, 1 drivers
S_0x55fb2cbb9000 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb8ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd78e0 .functor XOR 1, L_0x55fb2cfd77a0, L_0x55fb2cfd7df0, C4<0>, C4<0>;
L_0x55fb2cfd7a20 .functor AND 1, L_0x55fb2cfd77a0, L_0x55fb2cfd7df0, C4<1>, C4<1>;
v0x55fb2c561ab0_0 .net "S", 0 0, L_0x55fb2cfd78e0;  alias, 1 drivers
v0x55fb2c560ee0_0 .net "a", 0 0, L_0x55fb2cfd77a0;  alias, 1 drivers
v0x55fb2c560fa0_0 .net "b", 0 0, L_0x55fb2cfd7df0;  alias, 1 drivers
v0x55fb2c560560_0 .net "cout", 0 0, L_0x55fb2cfd7a20;  alias, 1 drivers
S_0x55fb2cbb9190 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c4010f0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cbb9320 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd82b0 .functor OR 1, L_0x55fb2cfd7f60, L_0x55fb2cfd81d0, C4<0>, C4<0>;
v0x55fb2c5442f0_0 .net "S", 0 0, L_0x55fb2cfd7ff0;  1 drivers
v0x55fb2c5443b0_0 .net "a", 0 0, L_0x55fb2cfd8340;  1 drivers
v0x55fb2c543760_0 .net "b", 0 0, L_0x55fb2cfd8500;  1 drivers
v0x55fb2c5433b0_0 .net "c_1", 0 0, L_0x55fb2cfd7f60;  1 drivers
v0x55fb2c5427e0_0 .net "c_2", 0 0, L_0x55fb2cfd81d0;  1 drivers
v0x55fb2c541e60_0 .net "cin", 0 0, L_0x55fb2cfd8740;  1 drivers
v0x55fb2c54a1f0_0 .net "cout", 0 0, L_0x55fb2cfd82b0;  1 drivers
v0x55fb2c54a290_0 .net "h_1_out", 0 0, L_0x55fb2cfd7730;  1 drivers
S_0x55fb2cbb94b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd7730 .functor XOR 1, L_0x55fb2cfd8340, L_0x55fb2cfd8500, C4<0>, C4<0>;
L_0x55fb2cfd7f60 .functor AND 1, L_0x55fb2cfd8340, L_0x55fb2cfd8500, C4<1>, C4<1>;
v0x55fb2c547980_0 .net "S", 0 0, L_0x55fb2cfd7730;  alias, 1 drivers
v0x55fb2c547000_0 .net "a", 0 0, L_0x55fb2cfd8340;  alias, 1 drivers
v0x55fb2c5470c0_0 .net "b", 0 0, L_0x55fb2cfd8500;  alias, 1 drivers
v0x55fb2c546b60_0 .net "cout", 0 0, L_0x55fb2cfd7f60;  alias, 1 drivers
S_0x55fb2cbb9640 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd7ff0 .functor XOR 1, L_0x55fb2cfd7730, L_0x55fb2cfd8740, C4<0>, C4<0>;
L_0x55fb2cfd81d0 .functor AND 1, L_0x55fb2cfd7730, L_0x55fb2cfd8740, C4<1>, C4<1>;
v0x55fb2c546060_0 .net "S", 0 0, L_0x55fb2cfd7ff0;  alias, 1 drivers
v0x55fb2c545110_0 .net "a", 0 0, L_0x55fb2cfd7730;  alias, 1 drivers
v0x55fb2c5451d0_0 .net "b", 0 0, L_0x55fb2cfd8740;  alias, 1 drivers
v0x55fb2c544790_0 .net "cout", 0 0, L_0x55fb2cfd81d0;  alias, 1 drivers
S_0x55fb2cbb97d0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cbb6c10;
 .timescale 0 0;
P_0x55fb2c3f6550 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cbb9960 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbb97d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfd8bf0 .functor OR 1, L_0x55fb2cfd8930, L_0x55fb2cfd8b10, C4<0>, C4<0>;
v0x55fb2c527060_0 .net "S", 0 0, L_0x55fb2cfd89c0;  1 drivers
v0x55fb2c527120_0 .net "a", 0 0, L_0x55fb2cfd8c80;  1 drivers
v0x55fb2c5266e0_0 .net "b", 0 0, L_0x55fb2cfd8db0;  1 drivers
v0x55fb2c526240_0 .net "c_1", 0 0, L_0x55fb2cfd8930;  1 drivers
v0x55fb2c53fa00_0 .net "c_2", 0 0, L_0x55fb2cfd8b10;  1 drivers
v0x55fb2c53d5c0_0 .net "cin", 0 0, L_0x55fb2cfd87e0;  1 drivers
v0x55fb2c53c670_0 .net "cout", 0 0, L_0x55fb2cfd8bf0;  1 drivers
v0x55fb2c53c710_0 .net "h_1_out", 0 0, L_0x55fb2cfd8880;  1 drivers
S_0x55fb2cbb9af0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbb9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd8880 .functor XOR 1, L_0x55fb2cfd8c80, L_0x55fb2cfd8db0, C4<0>, C4<0>;
L_0x55fb2cfd8930 .functor AND 1, L_0x55fb2cfd8c80, L_0x55fb2cfd8db0, C4<1>, C4<1>;
v0x55fb2c549870_0 .net "S", 0 0, L_0x55fb2cfd8880;  alias, 1 drivers
v0x55fb2c5493d0_0 .net "a", 0 0, L_0x55fb2cfd8c80;  alias, 1 drivers
v0x55fb2c549490_0 .net "b", 0 0, L_0x55fb2cfd8db0;  alias, 1 drivers
v0x55fb2c529530_0 .net "cout", 0 0, L_0x55fb2cfd8930;  alias, 1 drivers
S_0x55fb2cbb9c80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbb9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfd89c0 .functor XOR 1, L_0x55fb2cfd8880, L_0x55fb2cfd87e0, C4<0>, C4<0>;
L_0x55fb2cfd8b10 .functor AND 1, L_0x55fb2cfd8880, L_0x55fb2cfd87e0, C4<1>, C4<1>;
v0x55fb2c528bb0_0 .net "S", 0 0, L_0x55fb2cfd89c0;  alias, 1 drivers
v0x55fb2c528710_0 .net "a", 0 0, L_0x55fb2cfd8880;  alias, 1 drivers
v0x55fb2c5287d0_0 .net "b", 0 0, L_0x55fb2cfd87e0;  alias, 1 drivers
v0x55fb2c525c50_0 .net "cout", 0 0, L_0x55fb2cfd8b10;  alias, 1 drivers
S_0x55fb2cbb9e10 .scope module, "A_3" "adder_subtractor_Nbit" 2 209, 2 48 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 12 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c441420 .param/l "N" 0 2 48, +C4<00000000000000000000000000001100>;
L_0x7fd0c513d878 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfda0c0 .functor XOR 12, L_0x7fd0c513d878, RS_0x7fd0c521fb48, C4<000000000000>, C4<000000000000>;
v0x55fb2c5a40c0_0 .net *"_ivl_0", 11 0, L_0x7fd0c513d878;  1 drivers
v0x55fb2c594d70_0 .net8 "a", 11 0, RS_0x7fd0c521fb48;  alias, 2 drivers
v0x55fb2c594e30_0 .net "a_or_s", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c592930_0 .net8 "b", 11 0, RS_0x7fd0c521fb48;  alias, 2 drivers
v0x55fb2c5919e0_0 .net "cout", 0 0, L_0x55fb2cfdefe0;  alias, 1 drivers
v0x55fb2c591060_0 .net "input_b", 11 0, L_0x55fb2cfda0c0;  1 drivers
v0x55fb2c590bc0_0 .net "out", 11 0, L_0x55fb2cfdeda0;  alias, 1 drivers
S_0x55fb2cbb9fa0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbb9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 12 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c429ec0 .param/l "N" 0 2 26, +C4<00000000000000000000000000001100>;
v0x55fb2c597a70_0 .net "S", 11 0, L_0x55fb2cfdeda0;  alias, 1 drivers
v0x55fb2c597b30_0 .net8 "a", 11 0, RS_0x7fd0c521fb48;  alias, 2 drivers
v0x55fb2c5975d0_0 .net "b", 11 0, L_0x55fb2cfda0c0;  alias, 1 drivers
v0x55fb2c597690_0 .net "carin", 11 0, L_0x55fb2cfdeb50;  1 drivers
v0x55fb2c5a4ee0_0 .net "cin", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c5a4560_0 .net "cout", 0 0, L_0x55fb2cfdefe0;  alias, 1 drivers
L_0x55fb2cfda650 .part RS_0x7fd0c521fb48, 1, 1;
L_0x55fb2cfda7a0 .part L_0x55fb2cfda0c0, 1, 1;
L_0x55fb2cfda8d0 .part L_0x55fb2cfdeb50, 0, 1;
L_0x55fb2cfdae70 .part RS_0x7fd0c521fb48, 2, 1;
L_0x55fb2cfdb0b0 .part L_0x55fb2cfda0c0, 2, 1;
L_0x55fb2cfdb1e0 .part L_0x55fb2cfdeb50, 1, 1;
L_0x55fb2cfdb780 .part RS_0x7fd0c521fb48, 3, 1;
L_0x55fb2cfdb8b0 .part L_0x55fb2cfda0c0, 3, 1;
L_0x55fb2cfdba30 .part L_0x55fb2cfdeb50, 2, 1;
L_0x55fb2cfdbff0 .part RS_0x7fd0c521fb48, 4, 1;
L_0x55fb2cfdc120 .part L_0x55fb2cfda0c0, 4, 1;
L_0x55fb2cfdc250 .part L_0x55fb2cfdeb50, 3, 1;
L_0x55fb2cfdc870 .part RS_0x7fd0c521fb48, 5, 1;
L_0x55fb2cfdc9a0 .part L_0x55fb2cfda0c0, 5, 1;
L_0x55fb2cfdcad0 .part L_0x55fb2cfdeb50, 4, 1;
L_0x55fb2c504320 .part RS_0x7fd0c521fb48, 6, 1;
L_0x55fb2c562f30 .part L_0x55fb2cfda0c0, 6, 1;
L_0x55fb2c6592d0 .part L_0x55fb2cfdeb50, 5, 1;
L_0x55fb2c504ca0 .part RS_0x7fd0c521fb48, 7, 1;
L_0x55fb2c515700 .part L_0x55fb2cfda0c0, 7, 1;
L_0x55fb2c5b4db0 .part L_0x55fb2cfdeb50, 6, 1;
L_0x55fb2c5638b0 .part RS_0x7fd0c521fb48, 8, 1;
L_0x55fb2c56fc70 .part L_0x55fb2cfda0c0, 8, 1;
L_0x55fb2c57d7f0 .part L_0x55fb2cfdeb50, 7, 1;
L_0x55fb2c522e50 .part RS_0x7fd0c521fb48, 9, 1;
L_0x55fb2cfdd310 .part L_0x55fb2cfda0c0, 9, 1;
L_0x55fb2cfdd1b0 .part L_0x55fb2cfdeb50, 8, 1;
L_0x55fb2cfdd870 .part RS_0x7fd0c521fb48, 10, 1;
L_0x55fb2cfddca0 .part L_0x55fb2cfda0c0, 10, 1;
L_0x55fb2cfdddd0 .part L_0x55fb2cfdeb50, 9, 1;
L_0x55fb2cfde2c0 .part RS_0x7fd0c521fb48, 11, 1;
L_0x55fb2cfde3f0 .part L_0x55fb2cfda0c0, 11, 1;
L_0x55fb2cfde630 .part L_0x55fb2cfdeb50, 10, 1;
L_0x55fb2cfdea20 .part RS_0x7fd0c521fb48, 0, 1;
L_0x55fb2cfdec70 .part L_0x55fb2cfda0c0, 0, 1;
LS_0x55fb2cfdeda0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfde840, L_0x55fb2cfda300, L_0x55fb2cfdab20, L_0x55fb2cfdb430;
LS_0x55fb2cfdeda0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfdbca0, L_0x55fb2cfdc5c0, L_0x55fb2cfdccd0, L_0x55fb2c43c6f0;
LS_0x55fb2cfdeda0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2c643610, L_0x55fb2c661060, L_0x55fb2cfdd690, L_0x55fb2cfde0e0;
L_0x55fb2cfdeda0 .concat8 [ 4 4 4 0], LS_0x55fb2cfdeda0_0_0, LS_0x55fb2cfdeda0_0_4, LS_0x55fb2cfdeda0_0_8;
LS_0x55fb2cfdeb50_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfde9b0, L_0x55fb2cfda5c0, L_0x55fb2cfdade0, L_0x55fb2cfdb6f0;
LS_0x55fb2cfdeb50_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfdbf60, L_0x55fb2cfdc7e0, L_0x55fb2c3b60b0, L_0x55fb2c2ba5c0;
LS_0x55fb2cfdeb50_0_8 .concat8 [ 1 1 1 1], L_0x55fb2c543800, L_0x55fb2c66c8b0, L_0x55fb2cfdd800, L_0x55fb2cfde250;
L_0x55fb2cfdeb50 .concat8 [ 4 4 4 0], LS_0x55fb2cfdeb50_0_0, LS_0x55fb2cfdeb50_0_4, LS_0x55fb2cfdeb50_0_8;
L_0x55fb2cfdefe0 .part L_0x55fb2cfdeb50, 11, 1;
S_0x55fb2cbba130 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfde9b0 .functor OR 1, L_0x55fb2cfde7d0, L_0x55fb2cfde940, C4<0>, C4<0>;
v0x55fb2c535860_0 .net "S", 0 0, L_0x55fb2cfde840;  1 drivers
v0x55fb2c535920_0 .net "a", 0 0, L_0x55fb2cfdea20;  1 drivers
v0x55fb2c534ee0_0 .net "b", 0 0, L_0x55fb2cfdec70;  1 drivers
v0x55fb2c534a40_0 .net "c_1", 0 0, L_0x55fb2cfde7d0;  1 drivers
v0x55fb2c52ffb0_0 .net "c_2", 0 0, L_0x55fb2cfde940;  1 drivers
v0x55fb2c530050_0 .net "cin", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c52dae0_0 .net "cout", 0 0, L_0x55fb2cfde9b0;  1 drivers
v0x55fb2c52db80_0 .net "h_1_out", 0 0, L_0x55fb2cfde760;  1 drivers
S_0x55fb2cbba2c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbba130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfde760 .functor XOR 1, L_0x55fb2cfdea20, L_0x55fb2cfdec70, C4<0>, C4<0>;
L_0x55fb2cfde7d0 .functor AND 1, L_0x55fb2cfdea20, L_0x55fb2cfdec70, C4<1>, C4<1>;
v0x55fb2c536380_0 .net "S", 0 0, L_0x55fb2cfde760;  alias, 1 drivers
v0x55fb2c533eb0_0 .net "a", 0 0, L_0x55fb2cfdea20;  alias, 1 drivers
v0x55fb2c533f70_0 .net "b", 0 0, L_0x55fb2cfdec70;  alias, 1 drivers
v0x55fb2c533b00_0 .net "cout", 0 0, L_0x55fb2cfde7d0;  alias, 1 drivers
S_0x55fb2cbba450 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbba130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfde840 .functor XOR 1, L_0x55fb2cfde760, L_0x7fd0c5139660, C4<0>, C4<0>;
L_0x55fb2cfde940 .functor AND 1, L_0x55fb2cfde760, L_0x7fd0c5139660, C4<1>, C4<1>;
v0x55fb2c532f30_0 .net "S", 0 0, L_0x55fb2cfde840;  alias, 1 drivers
v0x55fb2c5325b0_0 .net "a", 0 0, L_0x55fb2cfde760;  alias, 1 drivers
v0x55fb2c532670_0 .net "b", 0 0, L_0x7fd0c5139660;  alias, 1 drivers
v0x55fb2c532110_0 .net "cout", 0 0, L_0x55fb2cfde940;  alias, 1 drivers
S_0x55fb2cbba5e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c44b780 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbba770 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbba5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfda5c0 .functor OR 1, L_0x55fb2cfda240, L_0x55fb2cfda4e0, C4<0>, C4<0>;
v0x55fb2c52e670_0 .net "S", 0 0, L_0x55fb2cfda300;  1 drivers
v0x55fb2c52e730_0 .net "a", 0 0, L_0x55fb2cfda650;  1 drivers
v0x55fb2c522db0_0 .net "b", 0 0, L_0x55fb2cfda7a0;  1 drivers
v0x55fb2c520970_0 .net "c_1", 0 0, L_0x55fb2cfda240;  1 drivers
v0x55fb2c51fa20_0 .net "c_2", 0 0, L_0x55fb2cfda4e0;  1 drivers
v0x55fb2c51f0a0_0 .net "cin", 0 0, L_0x55fb2cfda8d0;  1 drivers
v0x55fb2c51ec00_0 .net "cout", 0 0, L_0x55fb2cfda5c0;  1 drivers
v0x55fb2c51eca0_0 .net "h_1_out", 0 0, L_0x55fb2cfda130;  1 drivers
S_0x55fb2cbba900 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbba770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfda130 .functor XOR 1, L_0x55fb2cfda650, L_0x55fb2cfda7a0, C4<0>, C4<0>;
L_0x55fb2cfda240 .functor AND 1, L_0x55fb2cfda650, L_0x55fb2cfda7a0, C4<1>, C4<1>;
v0x55fb2c52d730_0 .net "S", 0 0, L_0x55fb2cfda130;  alias, 1 drivers
v0x55fb2c52cb60_0 .net "a", 0 0, L_0x55fb2cfda650;  alias, 1 drivers
v0x55fb2c52cc20_0 .net "b", 0 0, L_0x55fb2cfda7a0;  alias, 1 drivers
v0x55fb2c52c1e0_0 .net "cout", 0 0, L_0x55fb2cfda240;  alias, 1 drivers
S_0x55fb2cbbaa90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbba770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfda300 .functor XOR 1, L_0x55fb2cfda130, L_0x55fb2cfda8d0, C4<0>, C4<0>;
L_0x55fb2cfda4e0 .functor AND 1, L_0x55fb2cfda130, L_0x55fb2cfda8d0, C4<1>, C4<1>;
v0x55fb2c52bd40_0 .net "S", 0 0, L_0x55fb2cfda300;  alias, 1 drivers
v0x55fb2c52f490_0 .net "a", 0 0, L_0x55fb2cfda130;  alias, 1 drivers
v0x55fb2c52f550_0 .net "b", 0 0, L_0x55fb2cfda8d0;  alias, 1 drivers
v0x55fb2c52eb10_0 .net "cout", 0 0, L_0x55fb2cfda4e0;  alias, 1 drivers
S_0x55fb2cbbac20 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c75a3b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbbadb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdade0 .functor OR 1, L_0x55fb2cfdaa90, L_0x55fb2cfdad00, C4<0>, C4<0>;
v0x55fb2c51a880_0 .net "S", 0 0, L_0x55fb2cfdab20;  1 drivers
v0x55fb2c51a940_0 .net "a", 0 0, L_0x55fb2cfdae70;  1 drivers
v0x55fb2c519f00_0 .net "b", 0 0, L_0x55fb2cfdb0b0;  1 drivers
v0x55fb2c522290_0 .net "c_1", 0 0, L_0x55fb2cfdaa90;  1 drivers
v0x55fb2c521910_0 .net "c_2", 0 0, L_0x55fb2cfdad00;  1 drivers
v0x55fb2c521470_0 .net "cin", 0 0, L_0x55fb2cfdb1e0;  1 drivers
v0x55fb2c5015d0_0 .net "cout", 0 0, L_0x55fb2cfdade0;  1 drivers
v0x55fb2c501670_0 .net "h_1_out", 0 0, L_0x55fb2cfdaa00;  1 drivers
S_0x55fb2cbbaf40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbadb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdaa00 .functor XOR 1, L_0x55fb2cfdae70, L_0x55fb2cfdb0b0, C4<0>, C4<0>;
L_0x55fb2cfdaa90 .functor AND 1, L_0x55fb2cfdae70, L_0x55fb2cfdb0b0, C4<1>, C4<1>;
v0x55fb2c51e100_0 .net "S", 0 0, L_0x55fb2cfdaa00;  alias, 1 drivers
v0x55fb2c51d1b0_0 .net "a", 0 0, L_0x55fb2cfdae70;  alias, 1 drivers
v0x55fb2c51d270_0 .net "b", 0 0, L_0x55fb2cfdb0b0;  alias, 1 drivers
v0x55fb2c51c830_0 .net "cout", 0 0, L_0x55fb2cfdaa90;  alias, 1 drivers
S_0x55fb2cbbb0d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbadb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdab20 .functor XOR 1, L_0x55fb2cfdaa00, L_0x55fb2cfdb1e0, C4<0>, C4<0>;
L_0x55fb2cfdad00 .functor AND 1, L_0x55fb2cfdaa00, L_0x55fb2cfdb1e0, C4<1>, C4<1>;
v0x55fb2c51c390_0 .net "S", 0 0, L_0x55fb2cfdab20;  alias, 1 drivers
v0x55fb2c51c450_0 .net "a", 0 0, L_0x55fb2cfdaa00;  alias, 1 drivers
v0x55fb2c51b800_0 .net "b", 0 0, L_0x55fb2cfdb1e0;  alias, 1 drivers
v0x55fb2c51b450_0 .net "cout", 0 0, L_0x55fb2cfdad00;  alias, 1 drivers
S_0x55fb2cbbb260 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c765c10 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbbb3f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbb260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdb6f0 .functor OR 1, L_0x55fb2cfdb3a0, L_0x55fb2cfdb610, C4<0>, C4<0>;
v0x55fb2c517aa0_0 .net "S", 0 0, L_0x55fb2cfdb430;  1 drivers
v0x55fb2c517b60_0 .net "a", 0 0, L_0x55fb2cfdb780;  1 drivers
v0x55fb2c515660_0 .net "b", 0 0, L_0x55fb2cfdb8b0;  1 drivers
v0x55fb2c514710_0 .net "c_1", 0 0, L_0x55fb2cfdb3a0;  1 drivers
v0x55fb2c513d90_0 .net "c_2", 0 0, L_0x55fb2cfdb610;  1 drivers
v0x55fb2c5138f0_0 .net "cin", 0 0, L_0x55fb2cfdba30;  1 drivers
v0x55fb2c512d60_0 .net "cout", 0 0, L_0x55fb2cfdb6f0;  1 drivers
v0x55fb2c512e00_0 .net "h_1_out", 0 0, L_0x55fb2cfdb310;  1 drivers
S_0x55fb2cbbb580 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbb3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdb310 .functor XOR 1, L_0x55fb2cfdb780, L_0x55fb2cfdb8b0, C4<0>, C4<0>;
L_0x55fb2cfdb3a0 .functor AND 1, L_0x55fb2cfdb780, L_0x55fb2cfdb8b0, C4<1>, C4<1>;
v0x55fb2c500c50_0 .net "S", 0 0, L_0x55fb2cfdb310;  alias, 1 drivers
v0x55fb2c5007b0_0 .net "a", 0 0, L_0x55fb2cfdb780;  alias, 1 drivers
v0x55fb2c500870_0 .net "b", 0 0, L_0x55fb2cfdb8b0;  alias, 1 drivers
v0x55fb2c4fdc60_0 .net "cout", 0 0, L_0x55fb2cfdb3a0;  alias, 1 drivers
S_0x55fb2cbbb710 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbb3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdb430 .functor XOR 1, L_0x55fb2cfdb310, L_0x55fb2cfdba30, C4<0>, C4<0>;
L_0x55fb2cfdb610 .functor AND 1, L_0x55fb2cfdb310, L_0x55fb2cfdba30, C4<1>, C4<1>;
v0x55fb2c4ff070_0 .net "S", 0 0, L_0x55fb2cfdb430;  alias, 1 drivers
v0x55fb2c4fe6f0_0 .net "a", 0 0, L_0x55fb2cfdb310;  alias, 1 drivers
v0x55fb2c4fe7b0_0 .net "b", 0 0, L_0x55fb2cfdba30;  alias, 1 drivers
v0x55fb2c4fe250_0 .net "cout", 0 0, L_0x55fb2cfdb610;  alias, 1 drivers
S_0x55fb2cbbb8a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c7771e0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbbba30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdbf60 .functor OR 1, L_0x55fb2cfdbc10, L_0x55fb2cfdbe80, C4<0>, C4<0>;
v0x55fb2c516160_0 .net "S", 0 0, L_0x55fb2cfdbca0;  1 drivers
v0x55fb2c516220_0 .net "a", 0 0, L_0x55fb2cfdbff0;  1 drivers
v0x55fb2c50e420_0 .net "b", 0 0, L_0x55fb2cfdc120;  1 drivers
v0x55fb2c50bf50_0 .net "c_1", 0 0, L_0x55fb2cfdbc10;  1 drivers
v0x55fb2c50bba0_0 .net "c_2", 0 0, L_0x55fb2cfdbe80;  1 drivers
v0x55fb2c50afd0_0 .net "cin", 0 0, L_0x55fb2cfdc250;  1 drivers
v0x55fb2c50a650_0 .net "cout", 0 0, L_0x55fb2cfdbf60;  1 drivers
v0x55fb2c50a6f0_0 .net "h_1_out", 0 0, L_0x55fb2cfdbb60;  1 drivers
S_0x55fb2cbbbbc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdbb60 .functor XOR 1, L_0x55fb2cfdbff0, L_0x55fb2cfdc120, C4<0>, C4<0>;
L_0x55fb2cfdbc10 .functor AND 1, L_0x55fb2cfdbff0, L_0x55fb2cfdc120, C4<1>, C4<1>;
v0x55fb2c5129b0_0 .net "S", 0 0, L_0x55fb2cfdbb60;  alias, 1 drivers
v0x55fb2c511de0_0 .net "a", 0 0, L_0x55fb2cfdbff0;  alias, 1 drivers
v0x55fb2c511ea0_0 .net "b", 0 0, L_0x55fb2cfdc120;  alias, 1 drivers
v0x55fb2c511460_0 .net "cout", 0 0, L_0x55fb2cfdbc10;  alias, 1 drivers
S_0x55fb2cbbbd50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdbca0 .functor XOR 1, L_0x55fb2cfdbb60, L_0x55fb2cfdc250, C4<0>, C4<0>;
L_0x55fb2cfdbe80 .functor AND 1, L_0x55fb2cfdbb60, L_0x55fb2cfdc250, C4<1>, C4<1>;
v0x55fb2c510fc0_0 .net "S", 0 0, L_0x55fb2cfdbca0;  alias, 1 drivers
v0x55fb2c516f80_0 .net "a", 0 0, L_0x55fb2cfdbb60;  alias, 1 drivers
v0x55fb2c517040_0 .net "b", 0 0, L_0x55fb2cfdc250;  alias, 1 drivers
v0x55fb2c516600_0 .net "cout", 0 0, L_0x55fb2cfdbe80;  alias, 1 drivers
S_0x55fb2cbbbee0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c50bc90 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbbc070 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbbee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdc7e0 .functor OR 1, L_0x55fb2cfdc530, L_0x55fb2cfdc700, C4<0>, C4<0>;
v0x55fb2c5057d0_0 .net "S", 0 0, L_0x55fb2cfdc5c0;  1 drivers
v0x55fb2c505890_0 .net "a", 0 0, L_0x55fb2cfdc870;  1 drivers
v0x55fb2c504c00_0 .net "b", 0 0, L_0x55fb2cfdc9a0;  1 drivers
v0x55fb2c504280_0 .net "c_1", 0 0, L_0x55fb2cfdc530;  1 drivers
v0x55fb2c503de0_0 .net "c_2", 0 0, L_0x55fb2cfdc700;  1 drivers
v0x55fb2c507530_0 .net "cin", 0 0, L_0x55fb2cfdcad0;  1 drivers
v0x55fb2c506bb0_0 .net "cout", 0 0, L_0x55fb2cfdc7e0;  1 drivers
v0x55fb2c506c50_0 .net "h_1_out", 0 0, L_0x55fb2cfdc480;  1 drivers
S_0x55fb2cbbc200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbc070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdc480 .functor XOR 1, L_0x55fb2cfdc870, L_0x55fb2cfdc9a0, C4<0>, C4<0>;
L_0x55fb2cfdc530 .functor AND 1, L_0x55fb2cfdc870, L_0x55fb2cfdc9a0, C4<1>, C4<1>;
v0x55fb2c50a1b0_0 .net "S", 0 0, L_0x55fb2cfdc480;  alias, 1 drivers
v0x55fb2c50d900_0 .net "a", 0 0, L_0x55fb2cfdc870;  alias, 1 drivers
v0x55fb2c50d9c0_0 .net "b", 0 0, L_0x55fb2cfdc9a0;  alias, 1 drivers
v0x55fb2c50cf80_0 .net "cout", 0 0, L_0x55fb2cfdc530;  alias, 1 drivers
S_0x55fb2cbbc390 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbc070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdc5c0 .functor XOR 1, L_0x55fb2cfdc480, L_0x55fb2cfdcad0, C4<0>, C4<0>;
L_0x55fb2cfdc700 .functor AND 1, L_0x55fb2cfdc480, L_0x55fb2cfdcad0, C4<1>, C4<1>;
v0x55fb2c50cae0_0 .net "S", 0 0, L_0x55fb2cfdc5c0;  alias, 1 drivers
v0x55fb2c508050_0 .net "a", 0 0, L_0x55fb2cfdc480;  alias, 1 drivers
v0x55fb2c508110_0 .net "b", 0 0, L_0x55fb2cfdcad0;  alias, 1 drivers
v0x55fb2c505b80_0 .net "cout", 0 0, L_0x55fb2cfdc700;  alias, 1 drivers
S_0x55fb2cbbc520 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c67f4a0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cbbc6b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbc520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c3b60b0 .functor OR 1, L_0x55fb2cfdcc40, L_0x55fb2cfdceb0, C4<0>, C4<0>;
v0x55fb2c5b5c60_0 .net "S", 0 0, L_0x55fb2cfdccd0;  1 drivers
v0x55fb2c5b5d20_0 .net "a", 0 0, L_0x55fb2c504320;  1 drivers
v0x55fb2c5b4d10_0 .net "b", 0 0, L_0x55fb2c562f30;  1 drivers
v0x55fb2c5b4390_0 .net "c_1", 0 0, L_0x55fb2cfdcc40;  1 drivers
v0x55fb2c5b3ef0_0 .net "c_2", 0 0, L_0x55fb2cfdceb0;  1 drivers
v0x55fb2c5b33f0_0 .net "cin", 0 0, L_0x55fb2c6592d0;  1 drivers
v0x55fb2c5b24a0_0 .net "cout", 0 0, L_0x55fb2c3b60b0;  1 drivers
v0x55fb2c5b2540_0 .net "h_1_out", 0 0, L_0x55fb2cfdc410;  1 drivers
S_0x55fb2cbbc840 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdc410 .functor XOR 1, L_0x55fb2c504320, L_0x55fb2c562f30, C4<0>, C4<0>;
L_0x55fb2cfdcc40 .functor AND 1, L_0x55fb2c504320, L_0x55fb2c562f30, C4<1>, C4<1>;
v0x55fb2c506710_0 .net "S", 0 0, L_0x55fb2cfdc410;  alias, 1 drivers
v0x55fb2c5ba910_0 .net "a", 0 0, L_0x55fb2c504320;  alias, 1 drivers
v0x55fb2c5ba9d0_0 .net "b", 0 0, L_0x55fb2c562f30;  alias, 1 drivers
v0x55fb2c5b84d0_0 .net "cout", 0 0, L_0x55fb2cfdcc40;  alias, 1 drivers
S_0x55fb2cbbc9d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdccd0 .functor XOR 1, L_0x55fb2cfdc410, L_0x55fb2c6592d0, C4<0>, C4<0>;
L_0x55fb2cfdceb0 .functor AND 1, L_0x55fb2cfdc410, L_0x55fb2c6592d0, C4<1>, C4<1>;
v0x55fb2c5b7580_0 .net "S", 0 0, L_0x55fb2cfdccd0;  alias, 1 drivers
v0x55fb2c5b6c00_0 .net "a", 0 0, L_0x55fb2cfdc410;  alias, 1 drivers
v0x55fb2c5b6cc0_0 .net "b", 0 0, L_0x55fb2c6592d0;  alias, 1 drivers
v0x55fb2c5b6760_0 .net "cout", 0 0, L_0x55fb2cfdceb0;  alias, 1 drivers
S_0x55fb2cbbcb60 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c68bba0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cbbccf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c2ba5c0 .functor OR 1, L_0x55fb2cfcb600, L_0x55fb2c777c80, C4<0>, C4<0>;
v0x55fb2c5ae310_0 .net "S", 0 0, L_0x55fb2c43c6f0;  1 drivers
v0x55fb2c5ae3d0_0 .net "a", 0 0, L_0x55fb2c504ca0;  1 drivers
v0x55fb2c5ad3c0_0 .net "b", 0 0, L_0x55fb2c515700;  1 drivers
v0x55fb2c5aca40_0 .net "c_1", 0 0, L_0x55fb2cfcb600;  1 drivers
v0x55fb2c5ac5a0_0 .net "c_2", 0 0, L_0x55fb2c777c80;  1 drivers
v0x55fb2c5abaa0_0 .net "cin", 0 0, L_0x55fb2c5b4db0;  1 drivers
v0x55fb2c5aab50_0 .net "cout", 0 0, L_0x55fb2c2ba5c0;  1 drivers
v0x55fb2c5aabf0_0 .net "h_1_out", 0 0, L_0x55fb2c77e2e0;  1 drivers
S_0x55fb2cbbce80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c77e2e0 .functor XOR 1, L_0x55fb2c504ca0, L_0x55fb2c515700, C4<0>, C4<0>;
L_0x55fb2cfcb600 .functor AND 1, L_0x55fb2c504ca0, L_0x55fb2c515700, C4<1>, C4<1>;
v0x55fb2c5b1b20_0 .net "S", 0 0, L_0x55fb2c77e2e0;  alias, 1 drivers
v0x55fb2c5b1680_0 .net "a", 0 0, L_0x55fb2c504ca0;  alias, 1 drivers
v0x55fb2c5b1740_0 .net "b", 0 0, L_0x55fb2c515700;  alias, 1 drivers
v0x55fb2c5b0b80_0 .net "cout", 0 0, L_0x55fb2cfcb600;  alias, 1 drivers
S_0x55fb2cbbd010 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c43c6f0 .functor XOR 1, L_0x55fb2c77e2e0, L_0x55fb2c5b4db0, C4<0>, C4<0>;
L_0x55fb2c777c80 .functor AND 1, L_0x55fb2c77e2e0, L_0x55fb2c5b4db0, C4<1>, C4<1>;
v0x55fb2c5afc30_0 .net "S", 0 0, L_0x55fb2c43c6f0;  alias, 1 drivers
v0x55fb2c5af2b0_0 .net "a", 0 0, L_0x55fb2c77e2e0;  alias, 1 drivers
v0x55fb2c5af370_0 .net "b", 0 0, L_0x55fb2c5b4db0;  alias, 1 drivers
v0x55fb2c5aee10_0 .net "cout", 0 0, L_0x55fb2c777c80;  alias, 1 drivers
S_0x55fb2cbbd1a0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c774970 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2cbbd330 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c543800 .functor OR 1, L_0x55fb2c389e50, L_0x55fb2c526780, C4<0>, C4<0>;
v0x55fb2c5b9df0_0 .net "S", 0 0, L_0x55fb2c643610;  1 drivers
v0x55fb2c5b9eb0_0 .net "a", 0 0, L_0x55fb2c5638b0;  1 drivers
v0x55fb2c5b9470_0 .net "b", 0 0, L_0x55fb2c56fc70;  1 drivers
v0x55fb2c5b8fd0_0 .net "c_1", 0 0, L_0x55fb2c389e50;  1 drivers
v0x55fb2c556ad0_0 .net "c_2", 0 0, L_0x55fb2c526780;  1 drivers
v0x55fb2c554600_0 .net "cin", 0 0, L_0x55fb2c57d7f0;  1 drivers
v0x55fb2c554250_0 .net "cout", 0 0, L_0x55fb2c543800;  1 drivers
v0x55fb2c5542f0_0 .net "h_1_out", 0 0, L_0x55fb2c4d1d30;  1 drivers
S_0x55fb2cbbd4c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c4d1d30 .functor XOR 1, L_0x55fb2c5638b0, L_0x55fb2c56fc70, C4<0>, C4<0>;
L_0x55fb2c389e50 .functor AND 1, L_0x55fb2c5638b0, L_0x55fb2c56fc70, C4<1>, C4<1>;
v0x55fb2c5aa1d0_0 .net "S", 0 0, L_0x55fb2c4d1d30;  alias, 1 drivers
v0x55fb2c5a9d30_0 .net "a", 0 0, L_0x55fb2c5638b0;  alias, 1 drivers
v0x55fb2c5a9df0_0 .net "b", 0 0, L_0x55fb2c56fc70;  alias, 1 drivers
v0x55fb2c5a91a0_0 .net "cout", 0 0, L_0x55fb2c389e50;  alias, 1 drivers
S_0x55fb2cbbd650 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c643610 .functor XOR 1, L_0x55fb2c4d1d30, L_0x55fb2c57d7f0, C4<0>, C4<0>;
L_0x55fb2c526780 .functor AND 1, L_0x55fb2c4d1d30, L_0x55fb2c57d7f0, C4<1>, C4<1>;
v0x55fb2c5a8df0_0 .net "S", 0 0, L_0x55fb2c643610;  alias, 1 drivers
v0x55fb2c5a8220_0 .net "a", 0 0, L_0x55fb2c4d1d30;  alias, 1 drivers
v0x55fb2c5a82e0_0 .net "b", 0 0, L_0x55fb2c57d7f0;  alias, 1 drivers
v0x55fb2c5a7940_0 .net "cout", 0 0, L_0x55fb2c526780;  alias, 1 drivers
S_0x55fb2cbbd7e0 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c7b7dd0 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2cbbd970 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c66c8b0 .functor OR 1, L_0x55fb2c659680, L_0x55fb2c616de0, C4<0>, C4<0>;
v0x55fb2c550c60_0 .net "S", 0 0, L_0x55fb2c661060;  1 drivers
v0x55fb2c550d20_0 .net "a", 0 0, L_0x55fb2c522e50;  1 drivers
v0x55fb2c54e790_0 .net "b", 0 0, L_0x55fb2cfdd310;  1 drivers
v0x55fb2c54e3e0_0 .net "c_1", 0 0, L_0x55fb2c659680;  1 drivers
v0x55fb2c54d810_0 .net "c_2", 0 0, L_0x55fb2c616de0;  1 drivers
v0x55fb2c54cfd0_0 .net "cin", 0 0, L_0x55fb2cfdd1b0;  1 drivers
v0x55fb2c54cbd0_0 .net "cout", 0 0, L_0x55fb2c66c8b0;  1 drivers
v0x55fb2c54cc70_0 .net "h_1_out", 0 0, L_0x55fb2c650ed0;  1 drivers
S_0x55fb2cbbdb00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbd970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c650ed0 .functor XOR 1, L_0x55fb2c522e50, L_0x55fb2cfdd310, C4<0>, C4<0>;
L_0x55fb2c659680 .functor AND 1, L_0x55fb2c522e50, L_0x55fb2cfdd310, C4<1>, C4<1>;
v0x55fb2c553680_0 .net "S", 0 0, L_0x55fb2c650ed0;  alias, 1 drivers
v0x55fb2c552d00_0 .net "a", 0 0, L_0x55fb2c522e50;  alias, 1 drivers
v0x55fb2c552dc0_0 .net "b", 0 0, L_0x55fb2cfdd310;  alias, 1 drivers
v0x55fb2c552860_0 .net "cout", 0 0, L_0x55fb2c659680;  alias, 1 drivers
S_0x55fb2cbbdc90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbd970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c661060 .functor XOR 1, L_0x55fb2c650ed0, L_0x55fb2cfdd1b0, C4<0>, C4<0>;
L_0x55fb2c616de0 .functor AND 1, L_0x55fb2c650ed0, L_0x55fb2cfdd1b0, C4<1>, C4<1>;
v0x55fb2c555fb0_0 .net "S", 0 0, L_0x55fb2c661060;  alias, 1 drivers
v0x55fb2c555630_0 .net "a", 0 0, L_0x55fb2c650ed0;  alias, 1 drivers
v0x55fb2c5556f0_0 .net "b", 0 0, L_0x55fb2cfdd1b0;  alias, 1 drivers
v0x55fb2c555190_0 .net "cout", 0 0, L_0x55fb2c616de0;  alias, 1 drivers
S_0x55fb2cbbde20 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c7b8d70 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2cbbdfb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbde20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdd800 .functor OR 1, L_0x55fb2cfdd620, L_0x55fb2cfdd790, C4<0>, C4<0>;
v0x55fb2c5a2670_0 .net "S", 0 0, L_0x55fb2cfdd690;  1 drivers
v0x55fb2c5a2730_0 .net "a", 0 0, L_0x55fb2cfdd870;  1 drivers
v0x55fb2c5a1cf0_0 .net "b", 0 0, L_0x55fb2cfddca0;  1 drivers
v0x55fb2c5a1850_0 .net "c_1", 0 0, L_0x55fb2cfdd620;  1 drivers
v0x55fb2c5a0d50_0 .net "c_2", 0 0, L_0x55fb2cfdd790;  1 drivers
v0x55fb2c59fe00_0 .net "cin", 0 0, L_0x55fb2cfdddd0;  1 drivers
v0x55fb2c59f480_0 .net "cout", 0 0, L_0x55fb2cfdd800;  1 drivers
v0x55fb2c59f520_0 .net "h_1_out", 0 0, L_0x55fb2cfdd5b0;  1 drivers
S_0x55fb2cbbe140 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbdfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdd5b0 .functor XOR 1, L_0x55fb2cfdd870, L_0x55fb2cfddca0, C4<0>, C4<0>;
L_0x55fb2cfdd620 .functor AND 1, L_0x55fb2cfdd870, L_0x55fb2cfddca0, C4<1>, C4<1>;
v0x55fb2c550140_0 .net "S", 0 0, L_0x55fb2cfdd5b0;  alias, 1 drivers
v0x55fb2c54f7c0_0 .net "a", 0 0, L_0x55fb2cfdd870;  alias, 1 drivers
v0x55fb2c54f880_0 .net "b", 0 0, L_0x55fb2cfddca0;  alias, 1 drivers
v0x55fb2c54f320_0 .net "cout", 0 0, L_0x55fb2cfdd620;  alias, 1 drivers
S_0x55fb2cbbe2d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbdfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdd690 .functor XOR 1, L_0x55fb2cfdd5b0, L_0x55fb2cfdddd0, C4<0>, C4<0>;
L_0x55fb2cfdd790 .functor AND 1, L_0x55fb2cfdd5b0, L_0x55fb2cfdddd0, C4<1>, C4<1>;
v0x55fb2c5a63b0_0 .net "S", 0 0, L_0x55fb2cfdd690;  alias, 1 drivers
v0x55fb2c5a5a00_0 .net "a", 0 0, L_0x55fb2cfdd5b0;  alias, 1 drivers
v0x55fb2c5a5ac0_0 .net "b", 0 0, L_0x55fb2cfdddd0;  alias, 1 drivers
v0x55fb2c5a35c0_0 .net "cout", 0 0, L_0x55fb2cfdd790;  alias, 1 drivers
S_0x55fb2cbbe460 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2cbb9fa0;
 .timescale 0 0;
P_0x55fb2c58c540 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2cbbe5f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbe460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfde250 .functor OR 1, L_0x55fb2cfde070, L_0x55fb2cfde1e0, C4<0>, C4<0>;
v0x55fb2c59ad20_0 .net "S", 0 0, L_0x55fb2cfde0e0;  1 drivers
v0x55fb2c59ade0_0 .net "a", 0 0, L_0x55fb2cfde2c0;  1 drivers
v0x55fb2c59a3a0_0 .net "b", 0 0, L_0x55fb2cfde3f0;  1 drivers
v0x55fb2c599f00_0 .net "c_1", 0 0, L_0x55fb2cfde070;  1 drivers
v0x55fb2c599370_0 .net "c_2", 0 0, L_0x55fb2cfde1e0;  1 drivers
v0x55fb2c598fc0_0 .net "cin", 0 0, L_0x55fb2cfde630;  1 drivers
v0x55fb2c5983f0_0 .net "cout", 0 0, L_0x55fb2cfde250;  1 drivers
v0x55fb2c598490_0 .net "h_1_out", 0 0, L_0x55fb2cfde000;  1 drivers
S_0x55fb2cbbe780 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbe5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfde000 .functor XOR 1, L_0x55fb2cfde2c0, L_0x55fb2cfde3f0, C4<0>, C4<0>;
L_0x55fb2cfde070 .functor AND 1, L_0x55fb2cfde2c0, L_0x55fb2cfde3f0, C4<1>, C4<1>;
v0x55fb2c59efe0_0 .net "S", 0 0, L_0x55fb2cfde000;  alias, 1 drivers
v0x55fb2c59e4e0_0 .net "a", 0 0, L_0x55fb2cfde2c0;  alias, 1 drivers
v0x55fb2c59e5a0_0 .net "b", 0 0, L_0x55fb2cfde3f0;  alias, 1 drivers
v0x55fb2c59d590_0 .net "cout", 0 0, L_0x55fb2cfde070;  alias, 1 drivers
S_0x55fb2cbbe910 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbe5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfde0e0 .functor XOR 1, L_0x55fb2cfde000, L_0x55fb2cfde630, C4<0>, C4<0>;
L_0x55fb2cfde1e0 .functor AND 1, L_0x55fb2cfde000, L_0x55fb2cfde630, C4<1>, C4<1>;
v0x55fb2c59cc10_0 .net "S", 0 0, L_0x55fb2cfde0e0;  alias, 1 drivers
v0x55fb2c59c770_0 .net "a", 0 0, L_0x55fb2cfde000;  alias, 1 drivers
v0x55fb2c59c830_0 .net "b", 0 0, L_0x55fb2cfde630;  alias, 1 drivers
v0x55fb2c59bc70_0 .net "cout", 0 0, L_0x55fb2cfde1e0;  alias, 1 drivers
S_0x55fb2cbbeaa0 .scope module, "S_1" "adder_subtractor_Nbit" 2 186, 2 48 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c599460 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513d4d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfa68b0 .functor XOR 4, L_0x7fd0c513d4d0, L_0x55fb2cf5b550, C4<0000>, C4<0000>;
v0x55fb2c7b2770_0 .net *"_ivl_0", 3 0, L_0x7fd0c513d4d0;  1 drivers
v0x55fb2c7b1df0_0 .net "a", 3 0, L_0x55fb2cf5b420;  alias, 1 drivers
v0x55fb2c7b1950_0 .net "a_or_s", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c7b0e50_0 .net "b", 3 0, L_0x55fb2cf5b550;  alias, 1 drivers
v0x55fb2c7b0ef0_0 .net "cout", 0 0, L_0x55fb2cfa8f90;  alias, 1 drivers
v0x55fb2c7aff00_0 .net "input_b", 3 0, L_0x55fb2cfa68b0;  1 drivers
v0x55fb2c7af580_0 .net "out", 3 0, L_0x55fb2cfa8cc0;  alias, 1 drivers
S_0x55fb2cbbec30 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbbeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c591ad0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c7b4fe0_0 .net "S", 3 0, L_0x55fb2cfa8cc0;  alias, 1 drivers
v0x55fb2c7b50a0_0 .net "a", 3 0, L_0x55fb2cf5b420;  alias, 1 drivers
v0x55fb2c7b4660_0 .net "b", 3 0, L_0x55fb2cfa68b0;  alias, 1 drivers
v0x55fb2c7b4720_0 .net "carin", 3 0, L_0x55fb2cfa8e60;  1 drivers
v0x55fb2c7b41c0_0 .net "cin", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c7b36c0_0 .net "cout", 0 0, L_0x55fb2cfa8f90;  alias, 1 drivers
L_0x55fb2cfa7340 .part L_0x55fb2cf5b420, 1, 1;
L_0x55fb2cfa7470 .part L_0x55fb2cfa68b0, 1, 1;
L_0x55fb2cfa75a0 .part L_0x55fb2cfa8e60, 0, 1;
L_0x55fb2cfa7a80 .part L_0x55fb2cf5b420, 2, 1;
L_0x55fb2cfa7bb0 .part L_0x55fb2cfa68b0, 2, 1;
L_0x55fb2cfa7d70 .part L_0x55fb2cfa8e60, 1, 1;
L_0x55fb2cfa82a0 .part L_0x55fb2cf5b420, 3, 1;
L_0x55fb2cfa84e0 .part L_0x55fb2cfa68b0, 3, 1;
L_0x55fb2cfa85d0 .part L_0x55fb2cfa8e60, 2, 1;
L_0x55fb2cfa8a60 .part L_0x55fb2cf5b420, 0, 1;
L_0x55fb2cfa8b90 .part L_0x55fb2cfa68b0, 0, 1;
L_0x55fb2cfa8cc0 .concat8 [ 1 1 1 1], L_0x55fb2cfa87e0, L_0x55fb2cfa7100, L_0x55fb2cfa77b0, L_0x55fb2cfa7fd0;
L_0x55fb2cfa8e60 .concat8 [ 1 1 1 1], L_0x55fb2cfa89f0, L_0x55fb2cfa72d0, L_0x55fb2cfa7a10, L_0x55fb2cfa8230;
L_0x55fb2cfa8f90 .part L_0x55fb2cfa8e60, 3, 1;
S_0x55fb2cbbedc0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbbec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa89f0 .functor OR 1, L_0x55fb2cfa8770, L_0x55fb2cfa8930, C4<0>, C4<0>;
v0x55fb2c58c840_0 .net "S", 0 0, L_0x55fb2cfa87e0;  1 drivers
v0x55fb2c58c900_0 .net "a", 0 0, L_0x55fb2cfa8a60;  1 drivers
v0x55fb2c58c000_0 .net "b", 0 0, L_0x55fb2cfa8b90;  1 drivers
v0x55fb2c58bc00_0 .net "c_1", 0 0, L_0x55fb2cfa8770;  1 drivers
v0x55fb2c594250_0 .net "c_2", 0 0, L_0x55fb2cfa8930;  1 drivers
v0x55fb2c5942f0_0 .net "cin", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c5938d0_0 .net "cout", 0 0, L_0x55fb2cfa89f0;  1 drivers
v0x55fb2c593970_0 .net "h_1_out", 0 0, L_0x55fb2cfa8700;  1 drivers
S_0x55fb2cbbef50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa8700 .functor XOR 1, L_0x55fb2cfa8a60, L_0x55fb2cfa8b90, C4<0>, C4<0>;
L_0x55fb2cfa8770 .functor AND 1, L_0x55fb2cfa8a60, L_0x55fb2cfa8b90, C4<1>, C4<1>;
v0x55fb2c5900c0_0 .net "S", 0 0, L_0x55fb2cfa8700;  alias, 1 drivers
v0x55fb2c590180_0 .net "a", 0 0, L_0x55fb2cfa8a60;  alias, 1 drivers
v0x55fb2c58f170_0 .net "b", 0 0, L_0x55fb2cfa8b90;  alias, 1 drivers
v0x55fb2c58e7f0_0 .net "cout", 0 0, L_0x55fb2cfa8770;  alias, 1 drivers
S_0x55fb2cbbf0e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa87e0 .functor XOR 1, L_0x55fb2cfa8700, L_0x7fd0c5139618, C4<0>, C4<0>;
L_0x55fb2cfa8930 .functor AND 1, L_0x55fb2cfa8700, L_0x7fd0c5139618, C4<1>, C4<1>;
v0x55fb2c58e350_0 .net "S", 0 0, L_0x55fb2cfa87e0;  alias, 1 drivers
v0x55fb2c58e410_0 .net "a", 0 0, L_0x55fb2cfa8700;  alias, 1 drivers
v0x55fb2c58d7c0_0 .net "b", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c58d410_0 .net "cout", 0 0, L_0x55fb2cfa8930;  alias, 1 drivers
S_0x55fb2cbbf270 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbbec30;
 .timescale 0 0;
P_0x55fb2c5b39c0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbbf400 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbf270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa72d0 .functor OR 1, L_0x55fb2cfa7040, L_0x55fb2cfa7210, C4<0>, C4<0>;
v0x55fb2c585070_0 .net "S", 0 0, L_0x55fb2cfa7100;  1 drivers
v0x55fb2c585130_0 .net "a", 0 0, L_0x55fb2cfa7340;  1 drivers
v0x55fb2c584120_0 .net "b", 0 0, L_0x55fb2cfa7470;  1 drivers
v0x55fb2c5837a0_0 .net "c_1", 0 0, L_0x55fb2cfa7040;  1 drivers
v0x55fb2c583300_0 .net "c_2", 0 0, L_0x55fb2cfa7210;  1 drivers
v0x55fb2c582770_0 .net "cin", 0 0, L_0x55fb2cfa75a0;  1 drivers
v0x55fb2c5823c0_0 .net "cout", 0 0, L_0x55fb2cfa72d0;  1 drivers
v0x55fb2c582460_0 .net "h_1_out", 0 0, L_0x55fb2cfa6f30;  1 drivers
S_0x55fb2cbbf590 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbf400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa6f30 .functor XOR 1, L_0x55fb2cfa7340, L_0x55fb2cfa7470, C4<0>, C4<0>;
L_0x55fb2cfa7040 .functor AND 1, L_0x55fb2cfa7340, L_0x55fb2cfa7470, C4<1>, C4<1>;
v0x55fb2c593430_0 .net "S", 0 0, L_0x55fb2cfa6f30;  alias, 1 drivers
v0x55fb2c589d20_0 .net "a", 0 0, L_0x55fb2cfa7340;  alias, 1 drivers
v0x55fb2c589de0_0 .net "b", 0 0, L_0x55fb2cfa7470;  alias, 1 drivers
v0x55fb2c5878e0_0 .net "cout", 0 0, L_0x55fb2cfa7040;  alias, 1 drivers
S_0x55fb2cbbf720 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbf400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa7100 .functor XOR 1, L_0x55fb2cfa6f30, L_0x55fb2cfa75a0, C4<0>, C4<0>;
L_0x55fb2cfa7210 .functor AND 1, L_0x55fb2cfa6f30, L_0x55fb2cfa75a0, C4<1>, C4<1>;
v0x55fb2c586990_0 .net "S", 0 0, L_0x55fb2cfa7100;  alias, 1 drivers
v0x55fb2c586010_0 .net "a", 0 0, L_0x55fb2cfa6f30;  alias, 1 drivers
v0x55fb2c5860d0_0 .net "b", 0 0, L_0x55fb2cfa75a0;  alias, 1 drivers
v0x55fb2c585b70_0 .net "cout", 0 0, L_0x55fb2cfa7210;  alias, 1 drivers
S_0x55fb2cbbf8b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbbec30;
 .timescale 0 0;
P_0x55fb2c5833f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbbfa40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbf8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa7a10 .functor OR 1, L_0x55fb2cfa7740, L_0x55fb2cfa7950, C4<0>, C4<0>;
v0x55fb2c7c2530_0 .net "S", 0 0, L_0x55fb2cfa77b0;  1 drivers
v0x55fb2c7c25f0_0 .net "a", 0 0, L_0x55fb2cfa7a80;  1 drivers
v0x55fb2c7c00f0_0 .net "b", 0 0, L_0x55fb2cfa7bb0;  1 drivers
v0x55fb2c7bf1a0_0 .net "c_1", 0 0, L_0x55fb2cfa7740;  1 drivers
v0x55fb2c7be820_0 .net "c_2", 0 0, L_0x55fb2cfa7950;  1 drivers
v0x55fb2c7be380_0 .net "cin", 0 0, L_0x55fb2cfa7d70;  1 drivers
v0x55fb2c7bd880_0 .net "cout", 0 0, L_0x55fb2cfa7a10;  1 drivers
v0x55fb2c7bd920_0 .net "h_1_out", 0 0, L_0x55fb2cfa76d0;  1 drivers
S_0x55fb2cbbfbd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbbfa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa76d0 .functor XOR 1, L_0x55fb2cfa7a80, L_0x55fb2cfa7bb0, C4<0>, C4<0>;
L_0x55fb2cfa7740 .functor AND 1, L_0x55fb2cfa7a80, L_0x55fb2cfa7bb0, C4<1>, C4<1>;
v0x55fb2c581890_0 .net "S", 0 0, L_0x55fb2cfa76d0;  alias, 1 drivers
v0x55fb2c581050_0 .net "a", 0 0, L_0x55fb2cfa7a80;  alias, 1 drivers
v0x55fb2c581110_0 .net "b", 0 0, L_0x55fb2cfa7bb0;  alias, 1 drivers
v0x55fb2c580c50_0 .net "cout", 0 0, L_0x55fb2cfa7740;  alias, 1 drivers
S_0x55fb2cbbfd60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbbfa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa77b0 .functor XOR 1, L_0x55fb2cfa76d0, L_0x55fb2cfa7d70, C4<0>, C4<0>;
L_0x55fb2cfa7950 .functor AND 1, L_0x55fb2cfa76d0, L_0x55fb2cfa7d70, C4<1>, C4<1>;
v0x55fb2c589200_0 .net "S", 0 0, L_0x55fb2cfa77b0;  alias, 1 drivers
v0x55fb2c5892c0_0 .net "a", 0 0, L_0x55fb2cfa76d0;  alias, 1 drivers
v0x55fb2c588880_0 .net "b", 0 0, L_0x55fb2cfa7d70;  alias, 1 drivers
v0x55fb2c5883e0_0 .net "cout", 0 0, L_0x55fb2cfa7950;  alias, 1 drivers
S_0x55fb2cbbfef0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbbec30;
 .timescale 0 0;
P_0x55fb2c4ff5f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbc0080 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbbfef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa8230 .functor OR 1, L_0x55fb2cfa7f10, L_0x55fb2cfa8170, C4<0>, C4<0>;
v0x55fb2c7b92a0_0 .net "S", 0 0, L_0x55fb2cfa7fd0;  1 drivers
v0x55fb2c7b9360_0 .net "a", 0 0, L_0x55fb2cfa82a0;  1 drivers
v0x55fb2c7b87a0_0 .net "b", 0 0, L_0x55fb2cfa84e0;  1 drivers
v0x55fb2c7b7850_0 .net "c_1", 0 0, L_0x55fb2cfa7f10;  1 drivers
v0x55fb2c7b6ed0_0 .net "c_2", 0 0, L_0x55fb2cfa8170;  1 drivers
v0x55fb2c7b6a30_0 .net "cin", 0 0, L_0x55fb2cfa85d0;  1 drivers
v0x55fb2c7b5f30_0 .net "cout", 0 0, L_0x55fb2cfa8230;  1 drivers
v0x55fb2c7b5fd0_0 .net "h_1_out", 0 0, L_0x55fb2cfa7ea0;  1 drivers
S_0x55fb2cbc0210 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc0080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa7ea0 .functor XOR 1, L_0x55fb2cfa82a0, L_0x55fb2cfa84e0, C4<0>, C4<0>;
L_0x55fb2cfa7f10 .functor AND 1, L_0x55fb2cfa82a0, L_0x55fb2cfa84e0, C4<1>, C4<1>;
v0x55fb2c7bc930_0 .net "S", 0 0, L_0x55fb2cfa7ea0;  alias, 1 drivers
v0x55fb2c7bbfb0_0 .net "a", 0 0, L_0x55fb2cfa82a0;  alias, 1 drivers
v0x55fb2c7bc070_0 .net "b", 0 0, L_0x55fb2cfa84e0;  alias, 1 drivers
v0x55fb2c7bbb10_0 .net "cout", 0 0, L_0x55fb2cfa7f10;  alias, 1 drivers
S_0x55fb2cbc03a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc0080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa7fd0 .functor XOR 1, L_0x55fb2cfa7ea0, L_0x55fb2cfa85d0, C4<0>, C4<0>;
L_0x55fb2cfa8170 .functor AND 1, L_0x55fb2cfa7ea0, L_0x55fb2cfa85d0, C4<1>, C4<1>;
v0x55fb2c7bb010_0 .net "S", 0 0, L_0x55fb2cfa7fd0;  alias, 1 drivers
v0x55fb2c7ba0c0_0 .net "a", 0 0, L_0x55fb2cfa7ea0;  alias, 1 drivers
v0x55fb2c7ba180_0 .net "b", 0 0, L_0x55fb2cfa85d0;  alias, 1 drivers
v0x55fb2c7b9740_0 .net "cout", 0 0, L_0x55fb2cfa8170;  alias, 1 drivers
S_0x55fb2cbc0530 .scope module, "S_2" "adder_subtractor_Nbit" 2 187, 2 48 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c52f0f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513d518 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfa8df0 .functor XOR 4, L_0x7fd0c513d518, L_0x55fb2cf5b790, C4<0000>, C4<0000>;
v0x55fb2c68f760_0 .net *"_ivl_0", 3 0, L_0x7fd0c513d518;  1 drivers
v0x55fb2c68ede0_0 .net "a", 3 0, L_0x55fb2cf5b660;  alias, 1 drivers
v0x55fb2c68eea0_0 .net "a_or_s", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c68e940_0 .net "b", 3 0, L_0x55fb2cf5b790;  alias, 1 drivers
v0x55fb2c68e9e0_0 .net "cout", 0 0, L_0x55fb2cfab080;  alias, 1 drivers
v0x55fb2c6854d0_0 .net "input_b", 3 0, L_0x55fb2cfa8df0;  1 drivers
v0x55fb2c683000_0 .net "out", 3 0, L_0x55fb2cfaadb0;  alias, 1 drivers
S_0x55fb2cbc06c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbc0530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c530ff0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c688920_0 .net "S", 3 0, L_0x55fb2cfaadb0;  alias, 1 drivers
v0x55fb2c6889e0_0 .net "a", 3 0, L_0x55fb2cf5b660;  alias, 1 drivers
v0x55fb2c687df0_0 .net "b", 3 0, L_0x55fb2cfa8df0;  alias, 1 drivers
v0x55fb2c687eb0_0 .net "carin", 3 0, L_0x55fb2cfaaf50;  1 drivers
v0x55fb2c6875b0_0 .net "cin", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c6871b0_0 .net "cout", 0 0, L_0x55fb2cfab080;  alias, 1 drivers
L_0x55fb2cfa94d0 .part L_0x55fb2cf5b660, 1, 1;
L_0x55fb2cfa9600 .part L_0x55fb2cfa8df0, 1, 1;
L_0x55fb2cfa9730 .part L_0x55fb2cfaaf50, 0, 1;
L_0x55fb2cfa9c10 .part L_0x55fb2cf5b660, 2, 1;
L_0x55fb2cfa9d40 .part L_0x55fb2cfa8df0, 2, 1;
L_0x55fb2cfa9f00 .part L_0x55fb2cfaaf50, 1, 1;
L_0x55fb2cfaa3e0 .part L_0x55fb2cf5b660, 3, 1;
L_0x55fb2cfaa620 .part L_0x55fb2cfa8df0, 3, 1;
L_0x55fb2cfaa710 .part L_0x55fb2cfaaf50, 2, 1;
L_0x55fb2cfaab50 .part L_0x55fb2cf5b660, 0, 1;
L_0x55fb2cfaac80 .part L_0x55fb2cfa8df0, 0, 1;
L_0x55fb2cfaadb0 .concat8 [ 1 1 1 1], L_0x55fb2cfaa920, L_0x55fb2cfa9200, L_0x55fb2cfa9940, L_0x55fb2cfaa110;
L_0x55fb2cfaaf50 .concat8 [ 1 1 1 1], L_0x55fb2cfaaae0, L_0x55fb2cfa9460, L_0x55fb2cfa9ba0, L_0x55fb2cfaa370;
L_0x55fb2cfab080 .part L_0x55fb2cfaaf50, 3, 1;
S_0x55fb2cbc0850 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbc06c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfaaae0 .functor OR 1, L_0x55fb2cfaa8b0, L_0x55fb2cfaaa70, C4<0>, C4<0>;
v0x55fb2c7aae20_0 .net "S", 0 0, L_0x55fb2cfaa920;  1 drivers
v0x55fb2c7aaee0_0 .net "a", 0 0, L_0x55fb2cfaab50;  1 drivers
v0x55fb2c7aa4a0_0 .net "b", 0 0, L_0x55fb2cfaac80;  1 drivers
v0x55fb2c7aa000_0 .net "c_1", 0 0, L_0x55fb2cfaa8b0;  1 drivers
v0x55fb2c7a9500_0 .net "c_2", 0 0, L_0x55fb2cfaaa70;  1 drivers
v0x55fb2c7a95a0_0 .net "cin", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c7a85b0_0 .net "cout", 0 0, L_0x55fb2cfaaae0;  1 drivers
v0x55fb2c7a8650_0 .net "h_1_out", 0 0, L_0x55fb2cfaa840;  1 drivers
S_0x55fb2cbc09e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaa840 .functor XOR 1, L_0x55fb2cfaab50, L_0x55fb2cfaac80, C4<0>, C4<0>;
L_0x55fb2cfaa8b0 .functor AND 1, L_0x55fb2cfaab50, L_0x55fb2cfaac80, C4<1>, C4<1>;
v0x55fb2c7af0e0_0 .net "S", 0 0, L_0x55fb2cfaa840;  alias, 1 drivers
v0x55fb2c7ae5e0_0 .net "a", 0 0, L_0x55fb2cfaab50;  alias, 1 drivers
v0x55fb2c7ae6a0_0 .net "b", 0 0, L_0x55fb2cfaac80;  alias, 1 drivers
v0x55fb2c7ad690_0 .net "cout", 0 0, L_0x55fb2cfaa8b0;  alias, 1 drivers
S_0x55fb2cbc0b70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaa920 .functor XOR 1, L_0x55fb2cfaa840, L_0x7fd0c5139618, C4<0>, C4<0>;
L_0x55fb2cfaaa70 .functor AND 1, L_0x55fb2cfaa840, L_0x7fd0c5139618, C4<1>, C4<1>;
v0x55fb2c7acd10_0 .net "S", 0 0, L_0x55fb2cfaa920;  alias, 1 drivers
v0x55fb2c7ac870_0 .net "a", 0 0, L_0x55fb2cfaa840;  alias, 1 drivers
v0x55fb2c7ac930_0 .net "b", 0 0, L_0x7fd0c5139618;  alias, 1 drivers
v0x55fb2c7abd70_0 .net "cout", 0 0, L_0x55fb2cfaaa70;  alias, 1 drivers
S_0x55fb2cbc0d00 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbc06c0;
 .timescale 0 0;
P_0x55fb2c527ff0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbc0e90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa9460 .functor OR 1, L_0x55fb2cfa9140, L_0x55fb2cfa93a0, C4<0>, C4<0>;
v0x55fb2c7a4420_0 .net "S", 0 0, L_0x55fb2cfa9200;  1 drivers
v0x55fb2c7a44e0_0 .net "a", 0 0, L_0x55fb2cfa94d0;  1 drivers
v0x55fb2c7a34d0_0 .net "b", 0 0, L_0x55fb2cfa9600;  1 drivers
v0x55fb2c7a2b50_0 .net "c_1", 0 0, L_0x55fb2cfa9140;  1 drivers
v0x55fb2c7a26b0_0 .net "c_2", 0 0, L_0x55fb2cfa93a0;  1 drivers
v0x55fb2c7a1bb0_0 .net "cin", 0 0, L_0x55fb2cfa9730;  1 drivers
v0x55fb2c7a0c60_0 .net "cout", 0 0, L_0x55fb2cfa9460;  1 drivers
v0x55fb2c7a0d00_0 .net "h_1_out", 0 0, L_0x55fb2cfa9030;  1 drivers
S_0x55fb2cbc1020 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa9030 .functor XOR 1, L_0x55fb2cfa94d0, L_0x55fb2cfa9600, C4<0>, C4<0>;
L_0x55fb2cfa9140 .functor AND 1, L_0x55fb2cfa94d0, L_0x55fb2cfa9600, C4<1>, C4<1>;
v0x55fb2c7a7c30_0 .net "S", 0 0, L_0x55fb2cfa9030;  alias, 1 drivers
v0x55fb2c7a7790_0 .net "a", 0 0, L_0x55fb2cfa94d0;  alias, 1 drivers
v0x55fb2c7a7850_0 .net "b", 0 0, L_0x55fb2cfa9600;  alias, 1 drivers
v0x55fb2c7a6c90_0 .net "cout", 0 0, L_0x55fb2cfa9140;  alias, 1 drivers
S_0x55fb2cbc11b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa9200 .functor XOR 1, L_0x55fb2cfa9030, L_0x55fb2cfa9730, C4<0>, C4<0>;
L_0x55fb2cfa93a0 .functor AND 1, L_0x55fb2cfa9030, L_0x55fb2cfa9730, C4<1>, C4<1>;
v0x55fb2c7a5d40_0 .net "S", 0 0, L_0x55fb2cfa9200;  alias, 1 drivers
v0x55fb2c7a53c0_0 .net "a", 0 0, L_0x55fb2cfa9030;  alias, 1 drivers
v0x55fb2c7a5480_0 .net "b", 0 0, L_0x55fb2cfa9730;  alias, 1 drivers
v0x55fb2c7a4f20_0 .net "cout", 0 0, L_0x55fb2cfa93a0;  alias, 1 drivers
S_0x55fb2cbc1340 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbc06c0;
 .timescale 0 0;
P_0x55fb2c56e640 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbc14d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa9ba0 .functor OR 1, L_0x55fb2cfa98d0, L_0x55fb2cfa9ae0, C4<0>, C4<0>;
v0x55fb2c79ca40_0 .net "S", 0 0, L_0x55fb2cfa9940;  1 drivers
v0x55fb2c79cb00_0 .net "a", 0 0, L_0x55fb2cfa9c10;  1 drivers
v0x55fb2c79c690_0 .net "b", 0 0, L_0x55fb2cfa9d40;  1 drivers
v0x55fb2c79bca0_0 .net "c_1", 0 0, L_0x55fb2cfa98d0;  1 drivers
v0x55fb2c79b5a0_0 .net "c_2", 0 0, L_0x55fb2cfa9ae0;  1 drivers
v0x55fb2c7c1a10_0 .net "cin", 0 0, L_0x55fb2cfa9f00;  1 drivers
v0x55fb2c7c1090_0 .net "cout", 0 0, L_0x55fb2cfa9ba0;  1 drivers
v0x55fb2c7c1130_0 .net "h_1_out", 0 0, L_0x55fb2cfa9860;  1 drivers
S_0x55fb2cbc1660 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc14d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa9860 .functor XOR 1, L_0x55fb2cfa9c10, L_0x55fb2cfa9d40, C4<0>, C4<0>;
L_0x55fb2cfa98d0 .functor AND 1, L_0x55fb2cfa9c10, L_0x55fb2cfa9d40, C4<1>, C4<1>;
v0x55fb2c7a02e0_0 .net "S", 0 0, L_0x55fb2cfa9860;  alias, 1 drivers
v0x55fb2c79fe40_0 .net "a", 0 0, L_0x55fb2cfa9c10;  alias, 1 drivers
v0x55fb2c79ff00_0 .net "b", 0 0, L_0x55fb2cfa9d40;  alias, 1 drivers
v0x55fb2c79f340_0 .net "cout", 0 0, L_0x55fb2cfa98d0;  alias, 1 drivers
S_0x55fb2cbc17f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc14d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa9940 .functor XOR 1, L_0x55fb2cfa9860, L_0x55fb2cfa9f00, C4<0>, C4<0>;
L_0x55fb2cfa9ae0 .functor AND 1, L_0x55fb2cfa9860, L_0x55fb2cfa9f00, C4<1>, C4<1>;
v0x55fb2c79e3f0_0 .net "S", 0 0, L_0x55fb2cfa9940;  alias, 1 drivers
v0x55fb2c79e4b0_0 .net "a", 0 0, L_0x55fb2cfa9860;  alias, 1 drivers
v0x55fb2c79da70_0 .net "b", 0 0, L_0x55fb2cfa9f00;  alias, 1 drivers
v0x55fb2c79d5d0_0 .net "cout", 0 0, L_0x55fb2cfa9ae0;  alias, 1 drivers
S_0x55fb2cbc1980 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbc06c0;
 .timescale 0 0;
P_0x55fb2c5754f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbc1b10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc1980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfaa370 .functor OR 1, L_0x55fb2cfaa0a0, L_0x55fb2cfaa2b0, C4<0>, C4<0>;
v0x55fb2c68c0d0_0 .net "S", 0 0, L_0x55fb2cfaa110;  1 drivers
v0x55fb2c68c190_0 .net "a", 0 0, L_0x55fb2cfaa3e0;  1 drivers
v0x55fb2c68b5d0_0 .net "b", 0 0, L_0x55fb2cfaa620;  1 drivers
v0x55fb2c68a680_0 .net "c_1", 0 0, L_0x55fb2cfaa0a0;  1 drivers
v0x55fb2c689d00_0 .net "c_2", 0 0, L_0x55fb2cfaa2b0;  1 drivers
v0x55fb2c689860_0 .net "cin", 0 0, L_0x55fb2cfaa710;  1 drivers
v0x55fb2c688cd0_0 .net "cout", 0 0, L_0x55fb2cfaa370;  1 drivers
v0x55fb2c688d70_0 .net "h_1_out", 0 0, L_0x55fb2cfaa030;  1 drivers
S_0x55fb2cbc1ca0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc1b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaa030 .functor XOR 1, L_0x55fb2cfaa3e0, L_0x55fb2cfaa620, C4<0>, C4<0>;
L_0x55fb2cfaa0a0 .functor AND 1, L_0x55fb2cfaa3e0, L_0x55fb2cfaa620, C4<1>, C4<1>;
v0x55fb2c7c0bf0_0 .net "S", 0 0, L_0x55fb2cfaa030;  alias, 1 drivers
v0x55fb2c686c50_0 .net "a", 0 0, L_0x55fb2cfaa3e0;  alias, 1 drivers
v0x55fb2c686d10_0 .net "b", 0 0, L_0x55fb2cfaa620;  alias, 1 drivers
v0x55fb2c690280_0 .net "cout", 0 0, L_0x55fb2cfaa0a0;  alias, 1 drivers
S_0x55fb2cbc1e30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc1b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaa110 .functor XOR 1, L_0x55fb2cfaa030, L_0x55fb2cfaa710, C4<0>, C4<0>;
L_0x55fb2cfaa2b0 .functor AND 1, L_0x55fb2cfaa030, L_0x55fb2cfaa710, C4<1>, C4<1>;
v0x55fb2c68de40_0 .net "S", 0 0, L_0x55fb2cfaa110;  alias, 1 drivers
v0x55fb2c68cef0_0 .net "a", 0 0, L_0x55fb2cfaa030;  alias, 1 drivers
v0x55fb2c68cfb0_0 .net "b", 0 0, L_0x55fb2cfaa710;  alias, 1 drivers
v0x55fb2c68c570_0 .net "cout", 0 0, L_0x55fb2cfaa2b0;  alias, 1 drivers
S_0x55fb2cbc1fc0 .scope module, "dut" "rca_Nbit" 2 218, 2 26 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6876a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000010000>;
v0x55fb2c4150c0_0 .net "S", 15 0, L_0x55fb2cfe7870;  alias, 1 drivers
v0x55fb2c415180_0 .net8 "a", 15 0, RS_0x7fd0c52262c8;  alias, 2 drivers
v0x55fb2c4145c0_0 .net8 "b", 15 0, RS_0x7fd0c52262f8;  alias, 2 drivers
v0x55fb2c414680_0 .net "carin", 15 0, L_0x55fb2cfe7b30;  1 drivers
v0x55fb2c413670_0 .net "cin", 0 0, L_0x55fb2cfdefe0;  alias, 1 drivers
v0x55fb2c412cf0_0 .net "cout", 0 0, L_0x55fb2cfe8320;  alias, 1 drivers
L_0x55fb2cfdf7c0 .part RS_0x7fd0c52262c8, 1, 1;
L_0x55fb2cfdf980 .part RS_0x7fd0c52262f8, 1, 1;
L_0x55fb2cfdfb40 .part L_0x55fb2cfe7b30, 0, 1;
L_0x55fb2cfe0020 .part RS_0x7fd0c52262c8, 2, 1;
L_0x55fb2cfe0150 .part RS_0x7fd0c52262f8, 2, 1;
L_0x55fb2cfe0280 .part L_0x55fb2cfe7b30, 1, 1;
L_0x55fb2cfe0800 .part RS_0x7fd0c52262c8, 3, 1;
L_0x55fb2cfe0930 .part RS_0x7fd0c52262f8, 3, 1;
L_0x55fb2cfe0ab0 .part L_0x55fb2cfe7b30, 2, 1;
L_0x55fb2cfe0f90 .part RS_0x7fd0c52262c8, 4, 1;
L_0x55fb2cfe10c0 .part RS_0x7fd0c52262f8, 4, 1;
L_0x55fb2cfe11f0 .part L_0x55fb2cfe7b30, 3, 1;
L_0x55fb2cfe1730 .part RS_0x7fd0c52262c8, 5, 1;
L_0x55fb2cfe1860 .part RS_0x7fd0c52262f8, 5, 1;
L_0x55fb2cfe1980 .part L_0x55fb2cfe7b30, 4, 1;
L_0x55fb2cfe1d60 .part RS_0x7fd0c52262c8, 6, 1;
L_0x55fb2cfe1f20 .part RS_0x7fd0c52262f8, 6, 1;
L_0x55fb2cfe2050 .part L_0x55fb2cfe7b30, 5, 1;
L_0x55fb2cfe2540 .part RS_0x7fd0c52262c8, 7, 1;
L_0x55fb2cfe2670 .part RS_0x7fd0c52262f8, 7, 1;
L_0x55fb2cfe2180 .part L_0x55fb2cfe7b30, 6, 1;
L_0x55fb2cfe2c90 .part RS_0x7fd0c52262c8, 8, 1;
L_0x55fb2cfe27a0 .part RS_0x7fd0c52262f8, 8, 1;
L_0x55fb2cfe2f10 .part L_0x55fb2cfe7b30, 7, 1;
L_0x55fb2cfe34d0 .part RS_0x7fd0c52262c8, 9, 1;
L_0x55fb2cfe3600 .part RS_0x7fd0c52262f8, 9, 1;
L_0x55fb2cfe3150 .part L_0x55fb2cfe7b30, 8, 1;
L_0x55fb2cfe3c50 .part RS_0x7fd0c52262c8, 10, 1;
L_0x55fb2cfe3e70 .part RS_0x7fd0c52262f8, 10, 1;
L_0x55fb2cfe3fa0 .part L_0x55fb2cfe7b30, 9, 1;
L_0x55fb2cfe4580 .part RS_0x7fd0c52262c8, 11, 1;
L_0x55fb2cfe46b0 .part RS_0x7fd0c52262f8, 11, 1;
L_0x55fb2cfe48f0 .part L_0x55fb2cfe7b30, 10, 1;
L_0x55fb2cfe4dd0 .part RS_0x7fd0c52262c8, 12, 1;
L_0x55fb2cfe5020 .part RS_0x7fd0c52262f8, 12, 1;
L_0x55fb2cfe5150 .part L_0x55fb2cfe7b30, 11, 1;
L_0x55fb2cfe5680 .part RS_0x7fd0c52262c8, 13, 1;
L_0x55fb2cfe59c0 .part RS_0x7fd0c52262f8, 13, 1;
L_0x55fb2cfe5e40 .part L_0x55fb2cfe7b30, 12, 1;
L_0x55fb2cfe6320 .part RS_0x7fd0c52262c8, 14, 1;
L_0x55fb2cfe65a0 .part RS_0x7fd0c52262f8, 14, 1;
L_0x55fb2cfe66d0 .part L_0x55fb2cfe7b30, 13, 1;
L_0x55fb2cfe6d10 .part RS_0x7fd0c52262c8, 15, 1;
L_0x55fb2cfe6e40 .part RS_0x7fd0c52262f8, 15, 1;
L_0x55fb2cfe70e0 .part L_0x55fb2cfe7b30, 14, 1;
L_0x55fb2cfe7520 .part RS_0x7fd0c52262c8, 0, 1;
L_0x55fb2cfe7740 .part RS_0x7fd0c52262f8, 0, 1;
LS_0x55fb2cfe7870_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfe72f0, L_0x55fb2cfdf5e0, L_0x55fb2cfdfd50, L_0x55fb2cfe0530;
LS_0x55fb2cfe7870_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfe0cc0, L_0x55fb2cfe1500, L_0x55fb2cfe1a90, L_0x55fb2cfe2300;
LS_0x55fb2cfe7870_0_8 .concat8 [ 1 1 1 1], L_0x55fb2cfe29c0, L_0x55fb2cfe3290, L_0x55fb2cfe3980, L_0x55fb2cfe42b0;
LS_0x55fb2cfe7870_0_12 .concat8 [ 1 1 1 1], L_0x55fb2cfe4b00, L_0x55fb2cfe53b0, L_0x55fb2cfe6050, L_0x55fb2cfe6a40;
L_0x55fb2cfe7870 .concat8 [ 4 4 4 4], LS_0x55fb2cfe7870_0_0, LS_0x55fb2cfe7870_0_4, LS_0x55fb2cfe7870_0_8, LS_0x55fb2cfe7870_0_12;
LS_0x55fb2cfe7b30_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfe74b0, L_0x55fb2cfdf750, L_0x55fb2cfdffb0, L_0x55fb2cfe0790;
LS_0x55fb2cfe7b30_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfe0f20, L_0x55fb2cfe16c0, L_0x55fb2cfe1cf0, L_0x55fb2cfe24d0;
LS_0x55fb2cfe7b30_0_8 .concat8 [ 1 1 1 1], L_0x55fb2cfe2c20, L_0x55fb2cfe3460, L_0x55fb2cfe3be0, L_0x55fb2cfe4510;
LS_0x55fb2cfe7b30_0_12 .concat8 [ 1 1 1 1], L_0x55fb2cfe4d60, L_0x55fb2cfe5610, L_0x55fb2cfe62b0, L_0x55fb2cfe6ca0;
L_0x55fb2cfe7b30 .concat8 [ 4 4 4 4], LS_0x55fb2cfe7b30_0_0, LS_0x55fb2cfe7b30_0_4, LS_0x55fb2cfe7b30_0_8, LS_0x55fb2cfe7b30_0_12;
L_0x55fb2cfe8320 .part L_0x55fb2cfe7b30, 15, 1;
S_0x55fb2cbc2150 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe74b0 .functor OR 1, L_0x55fb2cfe7280, L_0x55fb2cfe7440, C4<0>, C4<0>;
v0x55fb2c67ea20_0 .net "S", 0 0, L_0x55fb2cfe72f0;  1 drivers
v0x55fb2c67eae0_0 .net "a", 0 0, L_0x55fb2cfe7520;  1 drivers
v0x55fb2c67de90_0 .net "b", 0 0, L_0x55fb2cfe7740;  1 drivers
v0x55fb2c67dae0_0 .net "c_1", 0 0, L_0x55fb2cfe7280;  1 drivers
v0x55fb2c67cf10_0 .net "c_2", 0 0, L_0x55fb2cfe7440;  1 drivers
v0x55fb2c67c7c0_0 .net "cin", 0 0, L_0x55fb2cfdefe0;  alias, 1 drivers
v0x55fb2c67c860_0 .net "cout", 0 0, L_0x55fb2cfe74b0;  1 drivers
v0x55fb2c67c460_0 .net "h_1_out", 0 0, L_0x55fb2cfe7210;  1 drivers
S_0x55fb2cbc22e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe7210 .functor XOR 1, L_0x55fb2cfe7520, L_0x55fb2cfe7740, C4<0>, C4<0>;
L_0x55fb2cfe7280 .functor AND 1, L_0x55fb2cfe7520, L_0x55fb2cfe7740, C4<1>, C4<1>;
v0x55fb2c6820b0_0 .net "S", 0 0, L_0x55fb2cfe7210;  alias, 1 drivers
v0x55fb2c681730_0 .net "a", 0 0, L_0x55fb2cfe7520;  alias, 1 drivers
v0x55fb2c6817f0_0 .net "b", 0 0, L_0x55fb2cfe7740;  alias, 1 drivers
v0x55fb2c681290_0 .net "cout", 0 0, L_0x55fb2cfe7280;  alias, 1 drivers
S_0x55fb2cbc2470 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe72f0 .functor XOR 1, L_0x55fb2cfe7210, L_0x55fb2cfdefe0, C4<0>, C4<0>;
L_0x55fb2cfe7440 .functor AND 1, L_0x55fb2cfe7210, L_0x55fb2cfdefe0, C4<1>, C4<1>;
v0x55fb2c680790_0 .net "S", 0 0, L_0x55fb2cfe72f0;  alias, 1 drivers
v0x55fb2c680850_0 .net "a", 0 0, L_0x55fb2cfe7210;  alias, 1 drivers
v0x55fb2c67f840_0 .net "b", 0 0, L_0x55fb2cfdefe0;  alias, 1 drivers
v0x55fb2c67eec0_0 .net "cout", 0 0, L_0x55fb2cfe7440;  alias, 1 drivers
S_0x55fb2cbc2600 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c67df90 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbc2790 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc2600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdf750 .functor OR 1, L_0x55fb2cfdf570, L_0x55fb2cfdf6e0, C4<0>, C4<0>;
v0x55fb2c7976e0_0 .net "S", 0 0, L_0x55fb2cfdf5e0;  1 drivers
v0x55fb2c7977a0_0 .net "a", 0 0, L_0x55fb2cfdf7c0;  1 drivers
v0x55fb2c796790_0 .net "b", 0 0, L_0x55fb2cfdf980;  1 drivers
v0x55fb2c795e10_0 .net "c_1", 0 0, L_0x55fb2cfdf570;  1 drivers
v0x55fb2c7959e0_0 .net "c_2", 0 0, L_0x55fb2cfdf6e0;  1 drivers
v0x55fb2c794e70_0 .net "cin", 0 0, L_0x55fb2cfdfb40;  1 drivers
v0x55fb2c793f20_0 .net "cout", 0 0, L_0x55fb2cfdf750;  1 drivers
v0x55fb2c793fc0_0 .net "h_1_out", 0 0, L_0x55fb2cfdf500;  1 drivers
S_0x55fb2cbc2920 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc2790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdf500 .functor XOR 1, L_0x55fb2cfdf7c0, L_0x55fb2cfdf980, C4<0>, C4<0>;
L_0x55fb2cfdf570 .functor AND 1, L_0x55fb2cfdf7c0, L_0x55fb2cfdf980, C4<1>, C4<1>;
v0x55fb2c684920_0 .net "S", 0 0, L_0x55fb2cfdf500;  alias, 1 drivers
v0x55fb2c683fa0_0 .net "a", 0 0, L_0x55fb2cfdf7c0;  alias, 1 drivers
v0x55fb2c684060_0 .net "b", 0 0, L_0x55fb2cfdf980;  alias, 1 drivers
v0x55fb2c683b00_0 .net "cout", 0 0, L_0x55fb2cfdf570;  alias, 1 drivers
S_0x55fb2cbc2ab0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc2790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdf5e0 .functor XOR 1, L_0x55fb2cfdf500, L_0x55fb2cfdfb40, C4<0>, C4<0>;
L_0x55fb2cfdf6e0 .functor AND 1, L_0x55fb2cfdf500, L_0x55fb2cfdfb40, C4<1>, C4<1>;
v0x55fb2c77bea0_0 .net "S", 0 0, L_0x55fb2cfdf5e0;  alias, 1 drivers
v0x55fb2c77bf60_0 .net "a", 0 0, L_0x55fb2cfdf500;  alias, 1 drivers
v0x55fb2c799b20_0 .net "b", 0 0, L_0x55fb2cfdfb40;  alias, 1 drivers
v0x55fb2c786430_0 .net "cout", 0 0, L_0x55fb2cfdf6e0;  alias, 1 drivers
S_0x55fb2cbc2c40 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c65c4b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbc2dd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfdffb0 .functor OR 1, L_0x55fb2cfdfce0, L_0x55fb2cfdfef0, C4<0>, C4<0>;
v0x55fb2c78fd90_0 .net "S", 0 0, L_0x55fb2cfdfd50;  1 drivers
v0x55fb2c78fe50_0 .net "a", 0 0, L_0x55fb2cfe0020;  1 drivers
v0x55fb2c78ee40_0 .net "b", 0 0, L_0x55fb2cfe0150;  1 drivers
v0x55fb2c78e4c0_0 .net "c_1", 0 0, L_0x55fb2cfdfce0;  1 drivers
v0x55fb2c78e090_0 .net "c_2", 0 0, L_0x55fb2cfdfef0;  1 drivers
v0x55fb2c78d520_0 .net "cin", 0 0, L_0x55fb2cfe0280;  1 drivers
v0x55fb2c78c5d0_0 .net "cout", 0 0, L_0x55fb2cfdffb0;  1 drivers
v0x55fb2c78c670_0 .net "h_1_out", 0 0, L_0x55fb2cfdfc70;  1 drivers
S_0x55fb2cbc2f60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc2dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdfc70 .functor XOR 1, L_0x55fb2cfe0020, L_0x55fb2cfe0150, C4<0>, C4<0>;
L_0x55fb2cfdfce0 .functor AND 1, L_0x55fb2cfe0020, L_0x55fb2cfe0150, C4<1>, C4<1>;
v0x55fb2c7935a0_0 .net "S", 0 0, L_0x55fb2cfdfc70;  alias, 1 drivers
v0x55fb2c793170_0 .net "a", 0 0, L_0x55fb2cfe0020;  alias, 1 drivers
v0x55fb2c793230_0 .net "b", 0 0, L_0x55fb2cfe0150;  alias, 1 drivers
v0x55fb2c792600_0 .net "cout", 0 0, L_0x55fb2cfdfce0;  alias, 1 drivers
S_0x55fb2cbc30f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc2dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfdfd50 .functor XOR 1, L_0x55fb2cfdfc70, L_0x55fb2cfe0280, C4<0>, C4<0>;
L_0x55fb2cfdfef0 .functor AND 1, L_0x55fb2cfdfc70, L_0x55fb2cfe0280, C4<1>, C4<1>;
v0x55fb2c7916b0_0 .net "S", 0 0, L_0x55fb2cfdfd50;  alias, 1 drivers
v0x55fb2c791770_0 .net "a", 0 0, L_0x55fb2cfdfc70;  alias, 1 drivers
v0x55fb2c790d30_0 .net "b", 0 0, L_0x55fb2cfe0280;  alias, 1 drivers
v0x55fb2c790900_0 .net "cout", 0 0, L_0x55fb2cfdfef0;  alias, 1 drivers
S_0x55fb2cbc3280 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c614ea0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbc3410 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc3280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe0790 .functor OR 1, L_0x55fb2cfe0470, L_0x55fb2cfe06d0, C4<0>, C4<0>;
v0x55fb2c788440_0 .net "S", 0 0, L_0x55fb2cfe0530;  1 drivers
v0x55fb2c788500_0 .net "a", 0 0, L_0x55fb2cfe0800;  1 drivers
v0x55fb2c7874f0_0 .net "b", 0 0, L_0x55fb2cfe0930;  1 drivers
v0x55fb2c786b70_0 .net "c_1", 0 0, L_0x55fb2cfe0470;  1 drivers
v0x55fb2c786740_0 .net "c_2", 0 0, L_0x55fb2cfe06d0;  1 drivers
v0x55fb2c785bd0_0 .net "cin", 0 0, L_0x55fb2cfe0ab0;  1 drivers
v0x55fb2c784c80_0 .net "cout", 0 0, L_0x55fb2cfe0790;  1 drivers
v0x55fb2c784d20_0 .net "h_1_out", 0 0, L_0x55fb2cfe03b0;  1 drivers
S_0x55fb2cbc35a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe03b0 .functor XOR 1, L_0x55fb2cfe0800, L_0x55fb2cfe0930, C4<0>, C4<0>;
L_0x55fb2cfe0470 .functor AND 1, L_0x55fb2cfe0800, L_0x55fb2cfe0930, C4<1>, C4<1>;
v0x55fb2c78bc50_0 .net "S", 0 0, L_0x55fb2cfe03b0;  alias, 1 drivers
v0x55fb2c78b820_0 .net "a", 0 0, L_0x55fb2cfe0800;  alias, 1 drivers
v0x55fb2c78b8e0_0 .net "b", 0 0, L_0x55fb2cfe0930;  alias, 1 drivers
v0x55fb2c78acb0_0 .net "cout", 0 0, L_0x55fb2cfe0470;  alias, 1 drivers
S_0x55fb2cbc3730 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe0530 .functor XOR 1, L_0x55fb2cfe03b0, L_0x55fb2cfe0ab0, C4<0>, C4<0>;
L_0x55fb2cfe06d0 .functor AND 1, L_0x55fb2cfe03b0, L_0x55fb2cfe0ab0, C4<1>, C4<1>;
v0x55fb2c789d60_0 .net "S", 0 0, L_0x55fb2cfe0530;  alias, 1 drivers
v0x55fb2c7893e0_0 .net "a", 0 0, L_0x55fb2cfe03b0;  alias, 1 drivers
v0x55fb2c7894a0_0 .net "b", 0 0, L_0x55fb2cfe0ab0;  alias, 1 drivers
v0x55fb2c788fb0_0 .net "cout", 0 0, L_0x55fb2cfe06d0;  alias, 1 drivers
S_0x55fb2cbc38c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c66c2e0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbc3a50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe0f20 .functor OR 1, L_0x55fb2cfe0c50, L_0x55fb2cfe0e60, C4<0>, C4<0>;
v0x55fb2c780af0_0 .net "S", 0 0, L_0x55fb2cfe0cc0;  1 drivers
v0x55fb2c780bb0_0 .net "a", 0 0, L_0x55fb2cfe0f90;  1 drivers
v0x55fb2c77fba0_0 .net "b", 0 0, L_0x55fb2cfe10c0;  1 drivers
v0x55fb2c77f220_0 .net "c_1", 0 0, L_0x55fb2cfe0c50;  1 drivers
v0x55fb2c77edf0_0 .net "c_2", 0 0, L_0x55fb2cfe0e60;  1 drivers
v0x55fb2c77e1f0_0 .net "cin", 0 0, L_0x55fb2cfe11f0;  1 drivers
v0x55fb2c77de40_0 .net "cout", 0 0, L_0x55fb2cfe0f20;  1 drivers
v0x55fb2c77dee0_0 .net "h_1_out", 0 0, L_0x55fb2cfe0be0;  1 drivers
S_0x55fb2cbc3be0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe0be0 .functor XOR 1, L_0x55fb2cfe0f90, L_0x55fb2cfe10c0, C4<0>, C4<0>;
L_0x55fb2cfe0c50 .functor AND 1, L_0x55fb2cfe0f90, L_0x55fb2cfe10c0, C4<1>, C4<1>;
v0x55fb2c784300_0 .net "S", 0 0, L_0x55fb2cfe0be0;  alias, 1 drivers
v0x55fb2c783ed0_0 .net "a", 0 0, L_0x55fb2cfe0f90;  alias, 1 drivers
v0x55fb2c783f90_0 .net "b", 0 0, L_0x55fb2cfe10c0;  alias, 1 drivers
v0x55fb2c783360_0 .net "cout", 0 0, L_0x55fb2cfe0c50;  alias, 1 drivers
S_0x55fb2cbc3d70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe0cc0 .functor XOR 1, L_0x55fb2cfe0be0, L_0x55fb2cfe11f0, C4<0>, C4<0>;
L_0x55fb2cfe0e60 .functor AND 1, L_0x55fb2cfe0be0, L_0x55fb2cfe11f0, C4<1>, C4<1>;
v0x55fb2c782410_0 .net "S", 0 0, L_0x55fb2cfe0cc0;  alias, 1 drivers
v0x55fb2c781a90_0 .net "a", 0 0, L_0x55fb2cfe0be0;  alias, 1 drivers
v0x55fb2c781b50_0 .net "b", 0 0, L_0x55fb2cfe11f0;  alias, 1 drivers
v0x55fb2c781660_0 .net "cout", 0 0, L_0x55fb2cfe0e60;  alias, 1 drivers
S_0x55fb2cbc3f00 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c77eee0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbc4090 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe16c0 .functor OR 1, L_0x55fb2cfe1490, L_0x55fb2cfe1600, C4<0>, C4<0>;
v0x55fb2c77a080_0 .net "S", 0 0, L_0x55fb2cfe1500;  1 drivers
v0x55fb2c77a140_0 .net "a", 0 0, L_0x55fb2cfe1730;  1 drivers
v0x55fb2c770a50_0 .net "b", 0 0, L_0x55fb2cfe1860;  1 drivers
v0x55fb2c777bb0_0 .net "c_1", 0 0, L_0x55fb2cfe1490;  1 drivers
v0x55fb2c776c60_0 .net "c_2", 0 0, L_0x55fb2cfe1600;  1 drivers
v0x55fb2c7762e0_0 .net "cin", 0 0, L_0x55fb2cfe1980;  1 drivers
v0x55fb2c775e40_0 .net "cout", 0 0, L_0x55fb2cfe16c0;  1 drivers
v0x55fb2c775ee0_0 .net "h_1_out", 0 0, L_0x55fb2cfe1420;  1 drivers
S_0x55fb2cbc4220 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe1420 .functor XOR 1, L_0x55fb2cfe1730, L_0x55fb2cfe1860, C4<0>, C4<0>;
L_0x55fb2cfe1490 .functor AND 1, L_0x55fb2cfe1730, L_0x55fb2cfe1860, C4<1>, C4<1>;
v0x55fb2c77d270_0 .net "S", 0 0, L_0x55fb2cfe1420;  alias, 1 drivers
v0x55fb2c77c8f0_0 .net "a", 0 0, L_0x55fb2cfe1730;  alias, 1 drivers
v0x55fb2c77c9b0_0 .net "b", 0 0, L_0x55fb2cfe1860;  alias, 1 drivers
v0x55fb2c77c450_0 .net "cout", 0 0, L_0x55fb2cfe1490;  alias, 1 drivers
S_0x55fb2cbc43b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe1500 .functor XOR 1, L_0x55fb2cfe1420, L_0x55fb2cfe1980, C4<0>, C4<0>;
L_0x55fb2cfe1600 .functor AND 1, L_0x55fb2cfe1420, L_0x55fb2cfe1980, C4<1>, C4<1>;
v0x55fb2c799000_0 .net "S", 0 0, L_0x55fb2cfe1500;  alias, 1 drivers
v0x55fb2c798680_0 .net "a", 0 0, L_0x55fb2cfe1420;  alias, 1 drivers
v0x55fb2c798740_0 .net "b", 0 0, L_0x55fb2cfe1980;  alias, 1 drivers
v0x55fb2c798250_0 .net "cout", 0 0, L_0x55fb2cfe1600;  alias, 1 drivers
S_0x55fb2cbc4540 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c5dc0a0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cbc46d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc4540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe1cf0 .functor OR 1, L_0x55fb2cfe1a20, L_0x55fb2cfe1c30, C4<0>, C4<0>;
v0x55fb2c771200_0 .net "S", 0 0, L_0x55fb2cfe1a90;  1 drivers
v0x55fb2c7712c0_0 .net "a", 0 0, L_0x55fb2cfe1d60;  1 drivers
v0x55fb2c770d60_0 .net "b", 0 0, L_0x55fb2cfe1f20;  1 drivers
v0x55fb2c770260_0 .net "c_1", 0 0, L_0x55fb2cfe1a20;  1 drivers
v0x55fb2c76f310_0 .net "c_2", 0 0, L_0x55fb2cfe1c30;  1 drivers
v0x55fb2c76e990_0 .net "cin", 0 0, L_0x55fb2cfe2050;  1 drivers
v0x55fb2c76e4f0_0 .net "cout", 0 0, L_0x55fb2cfe1cf0;  1 drivers
v0x55fb2c76e590_0 .net "h_1_out", 0 0, L_0x55fb2cfe13b0;  1 drivers
S_0x55fb2cbc4860 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe13b0 .functor XOR 1, L_0x55fb2cfe1d60, L_0x55fb2cfe1f20, C4<0>, C4<0>;
L_0x55fb2cfe1a20 .functor AND 1, L_0x55fb2cfe1d60, L_0x55fb2cfe1f20, C4<1>, C4<1>;
v0x55fb2c775340_0 .net "S", 0 0, L_0x55fb2cfe13b0;  alias, 1 drivers
v0x55fb2c7743f0_0 .net "a", 0 0, L_0x55fb2cfe1d60;  alias, 1 drivers
v0x55fb2c7744b0_0 .net "b", 0 0, L_0x55fb2cfe1f20;  alias, 1 drivers
v0x55fb2c773a70_0 .net "cout", 0 0, L_0x55fb2cfe1a20;  alias, 1 drivers
S_0x55fb2cbc49f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe1a90 .functor XOR 1, L_0x55fb2cfe13b0, L_0x55fb2cfe2050, C4<0>, C4<0>;
L_0x55fb2cfe1c30 .functor AND 1, L_0x55fb2cfe13b0, L_0x55fb2cfe2050, C4<1>, C4<1>;
v0x55fb2c7735d0_0 .net "S", 0 0, L_0x55fb2cfe1a90;  alias, 1 drivers
v0x55fb2c772ad0_0 .net "a", 0 0, L_0x55fb2cfe13b0;  alias, 1 drivers
v0x55fb2c772b90_0 .net "b", 0 0, L_0x55fb2cfe2050;  alias, 1 drivers
v0x55fb2c771b80_0 .net "cout", 0 0, L_0x55fb2cfe1c30;  alias, 1 drivers
S_0x55fb2cbc4b80 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c5fedb0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cbc4d10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc4b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe24d0 .functor OR 1, L_0x55fb2cfe2290, L_0x55fb2cfe2410, C4<0>, C4<0>;
v0x55fb2c7698b0_0 .net "S", 0 0, L_0x55fb2cfe2300;  1 drivers
v0x55fb2c769970_0 .net "a", 0 0, L_0x55fb2cfe2540;  1 drivers
v0x55fb2c769410_0 .net "b", 0 0, L_0x55fb2cfe2670;  1 drivers
v0x55fb2c768880_0 .net "c_1", 0 0, L_0x55fb2cfe2290;  1 drivers
v0x55fb2c7684d0_0 .net "c_2", 0 0, L_0x55fb2cfe2410;  1 drivers
v0x55fb2c767900_0 .net "cin", 0 0, L_0x55fb2cfe2180;  1 drivers
v0x55fb2c767110_0 .net "cout", 0 0, L_0x55fb2cfe24d0;  1 drivers
v0x55fb2c7671b0_0 .net "h_1_out", 0 0, L_0x55fb2cfe2220;  1 drivers
S_0x55fb2cbc4ea0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe2220 .functor XOR 1, L_0x55fb2cfe2540, L_0x55fb2cfe2670, C4<0>, C4<0>;
L_0x55fb2cfe2290 .functor AND 1, L_0x55fb2cfe2540, L_0x55fb2cfe2670, C4<1>, C4<1>;
v0x55fb2c76d9f0_0 .net "S", 0 0, L_0x55fb2cfe2220;  alias, 1 drivers
v0x55fb2c76caa0_0 .net "a", 0 0, L_0x55fb2cfe2540;  alias, 1 drivers
v0x55fb2c76cb60_0 .net "b", 0 0, L_0x55fb2cfe2670;  alias, 1 drivers
v0x55fb2c76c120_0 .net "cout", 0 0, L_0x55fb2cfe2290;  alias, 1 drivers
S_0x55fb2cbc5030 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe2300 .functor XOR 1, L_0x55fb2cfe2220, L_0x55fb2cfe2180, C4<0>, C4<0>;
L_0x55fb2cfe2410 .functor AND 1, L_0x55fb2cfe2220, L_0x55fb2cfe2180, C4<1>, C4<1>;
v0x55fb2c76bc80_0 .net "S", 0 0, L_0x55fb2cfe2300;  alias, 1 drivers
v0x55fb2c76b180_0 .net "a", 0 0, L_0x55fb2cfe2220;  alias, 1 drivers
v0x55fb2c76b240_0 .net "b", 0 0, L_0x55fb2cfe2180;  alias, 1 drivers
v0x55fb2c76a230_0 .net "cout", 0 0, L_0x55fb2cfe2410;  alias, 1 drivers
S_0x55fb2cbc51c0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c677d70 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2cbc5350 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe2c20 .functor OR 1, L_0x55fb2cfe2950, L_0x55fb2cfe2b60, C4<0>, C4<0>;
v0x55fb2c762ff0_0 .net "S", 0 0, L_0x55fb2cfe29c0;  1 drivers
v0x55fb2c7630b0_0 .net "a", 0 0, L_0x55fb2cfe2c90;  1 drivers
v0x55fb2c7620a0_0 .net "b", 0 0, L_0x55fb2cfe27a0;  1 drivers
v0x55fb2c761720_0 .net "c_1", 0 0, L_0x55fb2cfe2950;  1 drivers
v0x55fb2c761280_0 .net "c_2", 0 0, L_0x55fb2cfe2b60;  1 drivers
v0x55fb2c760780_0 .net "cin", 0 0, L_0x55fb2cfe2f10;  1 drivers
v0x55fb2c75f830_0 .net "cout", 0 0, L_0x55fb2cfe2c20;  1 drivers
v0x55fb2c75f8d0_0 .net "h_1_out", 0 0, L_0x55fb2cfe28e0;  1 drivers
S_0x55fb2cbc54e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe28e0 .functor XOR 1, L_0x55fb2cfe2c90, L_0x55fb2cfe27a0, C4<0>, C4<0>;
L_0x55fb2cfe2950 .functor AND 1, L_0x55fb2cfe2c90, L_0x55fb2cfe27a0, C4<1>, C4<1>;
v0x55fb2c766db0_0 .net "S", 0 0, L_0x55fb2cfe28e0;  alias, 1 drivers
v0x55fb2c7794d0_0 .net "a", 0 0, L_0x55fb2cfe2c90;  alias, 1 drivers
v0x55fb2c779590_0 .net "b", 0 0, L_0x55fb2cfe27a0;  alias, 1 drivers
v0x55fb2c778b50_0 .net "cout", 0 0, L_0x55fb2cfe2950;  alias, 1 drivers
S_0x55fb2cbc5670 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe29c0 .functor XOR 1, L_0x55fb2cfe28e0, L_0x55fb2cfe2f10, C4<0>, C4<0>;
L_0x55fb2cfe2b60 .functor AND 1, L_0x55fb2cfe28e0, L_0x55fb2cfe2f10, C4<1>, C4<1>;
v0x55fb2c7786b0_0 .net "S", 0 0, L_0x55fb2cfe29c0;  alias, 1 drivers
v0x55fb2c74f0e0_0 .net "a", 0 0, L_0x55fb2cfe28e0;  alias, 1 drivers
v0x55fb2c74f1a0_0 .net "b", 0 0, L_0x55fb2cfe2f10;  alias, 1 drivers
v0x55fb2c7654c0_0 .net "cout", 0 0, L_0x55fb2cfe2b60;  alias, 1 drivers
S_0x55fb2cbc5800 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c5f16a0 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2cbc5990 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe3460 .functor OR 1, L_0x55fb2cfe3220, L_0x55fb2cfe33a0, C4<0>, C4<0>;
v0x55fb2c75b6a0_0 .net "S", 0 0, L_0x55fb2cfe3290;  1 drivers
v0x55fb2c75b760_0 .net "a", 0 0, L_0x55fb2cfe34d0;  1 drivers
v0x55fb2c75a750_0 .net "b", 0 0, L_0x55fb2cfe3600;  1 drivers
v0x55fb2c759dd0_0 .net "c_1", 0 0, L_0x55fb2cfe3220;  1 drivers
v0x55fb2c759930_0 .net "c_2", 0 0, L_0x55fb2cfe33a0;  1 drivers
v0x55fb2c758e30_0 .net "cin", 0 0, L_0x55fb2cfe3150;  1 drivers
v0x55fb2c757ee0_0 .net "cout", 0 0, L_0x55fb2cfe3460;  1 drivers
v0x55fb2c757f80_0 .net "h_1_out", 0 0, L_0x55fb2cfe2dc0;  1 drivers
S_0x55fb2cbc5b20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc5990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe2dc0 .functor XOR 1, L_0x55fb2cfe34d0, L_0x55fb2cfe3600, C4<0>, C4<0>;
L_0x55fb2cfe3220 .functor AND 1, L_0x55fb2cfe34d0, L_0x55fb2cfe3600, C4<1>, C4<1>;
v0x55fb2c75eeb0_0 .net "S", 0 0, L_0x55fb2cfe2dc0;  alias, 1 drivers
v0x55fb2c75ea10_0 .net "a", 0 0, L_0x55fb2cfe34d0;  alias, 1 drivers
v0x55fb2c75ead0_0 .net "b", 0 0, L_0x55fb2cfe3600;  alias, 1 drivers
v0x55fb2c75df10_0 .net "cout", 0 0, L_0x55fb2cfe3220;  alias, 1 drivers
S_0x55fb2cbc5cb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc5990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe3290 .functor XOR 1, L_0x55fb2cfe2dc0, L_0x55fb2cfe3150, C4<0>, C4<0>;
L_0x55fb2cfe33a0 .functor AND 1, L_0x55fb2cfe2dc0, L_0x55fb2cfe3150, C4<1>, C4<1>;
v0x55fb2c75cfc0_0 .net "S", 0 0, L_0x55fb2cfe3290;  alias, 1 drivers
v0x55fb2c75c640_0 .net "a", 0 0, L_0x55fb2cfe2dc0;  alias, 1 drivers
v0x55fb2c75c700_0 .net "b", 0 0, L_0x55fb2cfe3150;  alias, 1 drivers
v0x55fb2c75c1a0_0 .net "cout", 0 0, L_0x55fb2cfe33a0;  alias, 1 drivers
S_0x55fb2cbc5e40 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c62df90 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2cbc5fd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc5e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe3be0 .functor OR 1, L_0x55fb2cfe3910, L_0x55fb2cfe3b20, C4<0>, C4<0>;
v0x55fb2c753cc0_0 .net "S", 0 0, L_0x55fb2cfe3980;  1 drivers
v0x55fb2c753d80_0 .net "a", 0 0, L_0x55fb2cfe3c50;  1 drivers
v0x55fb2c753910_0 .net "b", 0 0, L_0x55fb2cfe3e70;  1 drivers
v0x55fb2c752de0_0 .net "c_1", 0 0, L_0x55fb2cfe3910;  1 drivers
v0x55fb2c752690_0 .net "c_2", 0 0, L_0x55fb2cfe3b20;  1 drivers
v0x55fb2c752330_0 .net "cin", 0 0, L_0x55fb2cfe3fa0;  1 drivers
v0x55fb2c764910_0 .net "cout", 0 0, L_0x55fb2cfe3be0;  1 drivers
v0x55fb2c7649b0_0 .net "h_1_out", 0 0, L_0x55fb2cfe38a0;  1 drivers
S_0x55fb2cbc6160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc5fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe38a0 .functor XOR 1, L_0x55fb2cfe3c50, L_0x55fb2cfe3e70, C4<0>, C4<0>;
L_0x55fb2cfe3910 .functor AND 1, L_0x55fb2cfe3c50, L_0x55fb2cfe3e70, C4<1>, C4<1>;
v0x55fb2c757560_0 .net "S", 0 0, L_0x55fb2cfe38a0;  alias, 1 drivers
v0x55fb2c7570c0_0 .net "a", 0 0, L_0x55fb2cfe3c50;  alias, 1 drivers
v0x55fb2c757180_0 .net "b", 0 0, L_0x55fb2cfe3e70;  alias, 1 drivers
v0x55fb2c7565c0_0 .net "cout", 0 0, L_0x55fb2cfe3910;  alias, 1 drivers
S_0x55fb2cbc62f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc5fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe3980 .functor XOR 1, L_0x55fb2cfe38a0, L_0x55fb2cfe3fa0, C4<0>, C4<0>;
L_0x55fb2cfe3b20 .functor AND 1, L_0x55fb2cfe38a0, L_0x55fb2cfe3fa0, C4<1>, C4<1>;
v0x55fb2c755670_0 .net "S", 0 0, L_0x55fb2cfe3980;  alias, 1 drivers
v0x55fb2c754cf0_0 .net "a", 0 0, L_0x55fb2cfe38a0;  alias, 1 drivers
v0x55fb2c754db0_0 .net "b", 0 0, L_0x55fb2cfe3fa0;  alias, 1 drivers
v0x55fb2c754850_0 .net "cout", 0 0, L_0x55fb2cfe3b20;  alias, 1 drivers
S_0x55fb2cbc6480 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c63ed60 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2cbc6610 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc6480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe4510 .functor OR 1, L_0x55fb2cfe4240, L_0x55fb2cfe4450, C4<0>, C4<0>;
v0x55fb2c449440_0 .net "S", 0 0, L_0x55fb2cfe42b0;  1 drivers
v0x55fb2c449500_0 .net "a", 0 0, L_0x55fb2cfe4580;  1 drivers
v0x55fb2c448940_0 .net "b", 0 0, L_0x55fb2cfe46b0;  1 drivers
v0x55fb2c4479f0_0 .net "c_1", 0 0, L_0x55fb2cfe4240;  1 drivers
v0x55fb2c447070_0 .net "c_2", 0 0, L_0x55fb2cfe4450;  1 drivers
v0x55fb2c446bd0_0 .net "cin", 0 0, L_0x55fb2cfe48f0;  1 drivers
v0x55fb2c446040_0 .net "cout", 0 0, L_0x55fb2cfe4510;  1 drivers
v0x55fb2c4460e0_0 .net "h_1_out", 0 0, L_0x55fb2cfe41d0;  1 drivers
S_0x55fb2cbc67a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc6610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe41d0 .functor XOR 1, L_0x55fb2cfe4580, L_0x55fb2cfe46b0, C4<0>, C4<0>;
L_0x55fb2cfe4240 .functor AND 1, L_0x55fb2cfe4580, L_0x55fb2cfe46b0, C4<1>, C4<1>;
v0x55fb2c763f90_0 .net "S", 0 0, L_0x55fb2cfe41d0;  alias, 1 drivers
v0x55fb2c763af0_0 .net "a", 0 0, L_0x55fb2cfe4580;  alias, 1 drivers
v0x55fb2c763bb0_0 .net "b", 0 0, L_0x55fb2cfe46b0;  alias, 1 drivers
v0x55fb2c44d5f0_0 .net "cout", 0 0, L_0x55fb2cfe4240;  alias, 1 drivers
S_0x55fb2cbc6930 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc6610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe42b0 .functor XOR 1, L_0x55fb2cfe41d0, L_0x55fb2cfe48f0, C4<0>, C4<0>;
L_0x55fb2cfe4450 .functor AND 1, L_0x55fb2cfe41d0, L_0x55fb2cfe48f0, C4<1>, C4<1>;
v0x55fb2c44b1b0_0 .net "S", 0 0, L_0x55fb2cfe42b0;  alias, 1 drivers
v0x55fb2c44a260_0 .net "a", 0 0, L_0x55fb2cfe41d0;  alias, 1 drivers
v0x55fb2c44a320_0 .net "b", 0 0, L_0x55fb2cfe48f0;  alias, 1 drivers
v0x55fb2c4498e0_0 .net "cout", 0 0, L_0x55fb2cfe4450;  alias, 1 drivers
S_0x55fb2cbc6ac0 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c64b230 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2cbc6c50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc6ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe4d60 .functor OR 1, L_0x55fb2cfe4a90, L_0x55fb2cfe4ca0, C4<0>, C4<0>;
v0x55fb2c42be10_0 .net "S", 0 0, L_0x55fb2cfe4b00;  1 drivers
v0x55fb2c42bed0_0 .net "a", 0 0, L_0x55fb2cfe4dd0;  1 drivers
v0x55fb2c42b490_0 .net "b", 0 0, L_0x55fb2cfe5020;  1 drivers
v0x55fb2c42aff0_0 .net "c_1", 0 0, L_0x55fb2cfe4a90;  1 drivers
v0x55fb2c428530_0 .net "c_2", 0 0, L_0x55fb2cfe4ca0;  1 drivers
v0x55fb2c429940_0 .net "cin", 0 0, L_0x55fb2cfe5150;  1 drivers
v0x55fb2c428fc0_0 .net "cout", 0 0, L_0x55fb2cfe4d60;  1 drivers
v0x55fb2c429060_0 .net "h_1_out", 0 0, L_0x55fb2cfe4a20;  1 drivers
S_0x55fb2cbc6de0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe4a20 .functor XOR 1, L_0x55fb2cfe4dd0, L_0x55fb2cfe5020, C4<0>, C4<0>;
L_0x55fb2cfe4a90 .functor AND 1, L_0x55fb2cfe4dd0, L_0x55fb2cfe5020, C4<1>, C4<1>;
v0x55fb2c445c90_0 .net "S", 0 0, L_0x55fb2cfe4a20;  alias, 1 drivers
v0x55fb2c4450c0_0 .net "a", 0 0, L_0x55fb2cfe4dd0;  alias, 1 drivers
v0x55fb2c445180_0 .net "b", 0 0, L_0x55fb2cfe5020;  alias, 1 drivers
v0x55fb2c444740_0 .net "cout", 0 0, L_0x55fb2cfe4a90;  alias, 1 drivers
S_0x55fb2cbc6f70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe4b00 .functor XOR 1, L_0x55fb2cfe4a20, L_0x55fb2cfe5150, C4<0>, C4<0>;
L_0x55fb2cfe4ca0 .functor AND 1, L_0x55fb2cfe4a20, L_0x55fb2cfe5150, C4<1>, C4<1>;
v0x55fb2c44cad0_0 .net "S", 0 0, L_0x55fb2cfe4b00;  alias, 1 drivers
v0x55fb2c44c150_0 .net "a", 0 0, L_0x55fb2cfe4a20;  alias, 1 drivers
v0x55fb2c44c210_0 .net "b", 0 0, L_0x55fb2cfe5150;  alias, 1 drivers
v0x55fb2c44bcb0_0 .net "cout", 0 0, L_0x55fb2cfe4ca0;  alias, 1 drivers
S_0x55fb2cbc7100 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c739010 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2cbc7290 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc7100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe5610 .functor OR 1, L_0x55fb2cfe4fb0, L_0x55fb2cfe5550, C4<0>, C4<0>;
v0x55fb2c43d5a0_0 .net "S", 0 0, L_0x55fb2cfe53b0;  1 drivers
v0x55fb2c43d660_0 .net "a", 0 0, L_0x55fb2cfe5680;  1 drivers
v0x55fb2c43d1f0_0 .net "b", 0 0, L_0x55fb2cfe59c0;  1 drivers
v0x55fb2c43c620_0 .net "c_1", 0 0, L_0x55fb2cfe4fb0;  1 drivers
v0x55fb2c43bca0_0 .net "c_2", 0 0, L_0x55fb2cfe5550;  1 drivers
v0x55fb2c43b800_0 .net "cin", 0 0, L_0x55fb2cfe5e40;  1 drivers
v0x55fb2c4417c0_0 .net "cout", 0 0, L_0x55fb2cfe5610;  1 drivers
v0x55fb2c441860_0 .net "h_1_out", 0 0, L_0x55fb2cfe4f00;  1 drivers
S_0x55fb2cbc7420 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe4f00 .functor XOR 1, L_0x55fb2cfe5680, L_0x55fb2cfe59c0, C4<0>, C4<0>;
L_0x55fb2cfe4fb0 .functor AND 1, L_0x55fb2cfe5680, L_0x55fb2cfe59c0, C4<1>, C4<1>;
v0x55fb2c428b20_0 .net "S", 0 0, L_0x55fb2cfe4f00;  alias, 1 drivers
v0x55fb2c4422e0_0 .net "a", 0 0, L_0x55fb2cfe5680;  alias, 1 drivers
v0x55fb2c4423a0_0 .net "b", 0 0, L_0x55fb2cfe59c0;  alias, 1 drivers
v0x55fb2c43fea0_0 .net "cout", 0 0, L_0x55fb2cfe4fb0;  alias, 1 drivers
S_0x55fb2cbc75b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe53b0 .functor XOR 1, L_0x55fb2cfe4f00, L_0x55fb2cfe5e40, C4<0>, C4<0>;
L_0x55fb2cfe5550 .functor AND 1, L_0x55fb2cfe4f00, L_0x55fb2cfe5e40, C4<1>, C4<1>;
v0x55fb2c43ef50_0 .net "S", 0 0, L_0x55fb2cfe53b0;  alias, 1 drivers
v0x55fb2c43e5d0_0 .net "a", 0 0, L_0x55fb2cfe4f00;  alias, 1 drivers
v0x55fb2c43e690_0 .net "b", 0 0, L_0x55fb2cfe5e40;  alias, 1 drivers
v0x55fb2c43e130_0 .net "cout", 0 0, L_0x55fb2cfe5550;  alias, 1 drivers
S_0x55fb2cbc7740 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c6ede20 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2cbc78d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc7740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe62b0 .functor OR 1, L_0x55fb2cfe5fe0, L_0x55fb2cfe61f0, C4<0>, C4<0>;
v0x55fb2c434e90_0 .net "S", 0 0, L_0x55fb2cfe6050;  1 drivers
v0x55fb2c434f50_0 .net "a", 0 0, L_0x55fb2cfe6320;  1 drivers
v0x55fb2c4349f0_0 .net "b", 0 0, L_0x55fb2cfe65a0;  1 drivers
v0x55fb2c438140_0 .net "c_1", 0 0, L_0x55fb2cfe5fe0;  1 drivers
v0x55fb2c4377c0_0 .net "c_2", 0 0, L_0x55fb2cfe61f0;  1 drivers
v0x55fb2c437320_0 .net "cin", 0 0, L_0x55fb2cfe66d0;  1 drivers
v0x55fb2c432890_0 .net "cout", 0 0, L_0x55fb2cfe62b0;  1 drivers
v0x55fb2c432930_0 .net "h_1_out", 0 0, L_0x55fb2cfe5f70;  1 drivers
S_0x55fb2cbc7a60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc78d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe5f70 .functor XOR 1, L_0x55fb2cfe6320, L_0x55fb2cfe65a0, C4<0>, C4<0>;
L_0x55fb2cfe5fe0 .functor AND 1, L_0x55fb2cfe6320, L_0x55fb2cfe65a0, C4<1>, C4<1>;
v0x55fb2c440e40_0 .net "S", 0 0, L_0x55fb2cfe5f70;  alias, 1 drivers
v0x55fb2c4409a0_0 .net "a", 0 0, L_0x55fb2cfe6320;  alias, 1 drivers
v0x55fb2c440a60_0 .net "b", 0 0, L_0x55fb2cfe65a0;  alias, 1 drivers
v0x55fb2c438c60_0 .net "cout", 0 0, L_0x55fb2cfe5fe0;  alias, 1 drivers
S_0x55fb2cbc7bf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc78d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe6050 .functor XOR 1, L_0x55fb2cfe5f70, L_0x55fb2cfe66d0, C4<0>, C4<0>;
L_0x55fb2cfe61f0 .functor AND 1, L_0x55fb2cfe5f70, L_0x55fb2cfe66d0, C4<1>, C4<1>;
v0x55fb2c436790_0 .net "S", 0 0, L_0x55fb2cfe6050;  alias, 1 drivers
v0x55fb2c4363e0_0 .net "a", 0 0, L_0x55fb2cfe5f70;  alias, 1 drivers
v0x55fb2c4364a0_0 .net "b", 0 0, L_0x55fb2cfe66d0;  alias, 1 drivers
v0x55fb2c435810_0 .net "cout", 0 0, L_0x55fb2cfe61f0;  alias, 1 drivers
S_0x55fb2cbc7d80 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2cbc1fc0;
 .timescale 0 0;
P_0x55fb2c747570 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2cbc7f10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc7d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfe6ca0 .functor OR 1, L_0x55fb2cfe69d0, L_0x55fb2cfe6be0, C4<0>, C4<0>;
v0x55fb2c4313f0_0 .net "S", 0 0, L_0x55fb2cfe6a40;  1 drivers
v0x55fb2c4314b0_0 .net "a", 0 0, L_0x55fb2cfe6d10;  1 drivers
v0x55fb2c430f50_0 .net "b", 0 0, L_0x55fb2cfe6e40;  1 drivers
v0x55fb2c419270_0 .net "c_1", 0 0, L_0x55fb2cfe69d0;  1 drivers
v0x55fb2c416e30_0 .net "c_2", 0 0, L_0x55fb2cfe6be0;  1 drivers
v0x55fb2c415ee0_0 .net "cin", 0 0, L_0x55fb2cfe70e0;  1 drivers
v0x55fb2c415560_0 .net "cout", 0 0, L_0x55fb2cfe6ca0;  1 drivers
v0x55fb2c415600_0 .net "h_1_out", 0 0, L_0x55fb2cfe6960;  1 drivers
S_0x55fb2cbc80a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc7f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe6960 .functor XOR 1, L_0x55fb2cfe6d10, L_0x55fb2cfe6e40, C4<0>, C4<0>;
L_0x55fb2cfe69d0 .functor AND 1, L_0x55fb2cfe6d10, L_0x55fb2cfe6e40, C4<1>, C4<1>;
v0x55fb2c4303c0_0 .net "S", 0 0, L_0x55fb2cfe6960;  alias, 1 drivers
v0x55fb2c430010_0 .net "a", 0 0, L_0x55fb2cfe6d10;  alias, 1 drivers
v0x55fb2c4300d0_0 .net "b", 0 0, L_0x55fb2cfe6e40;  alias, 1 drivers
v0x55fb2c42f440_0 .net "cout", 0 0, L_0x55fb2cfe69d0;  alias, 1 drivers
S_0x55fb2cbc8230 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc7f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfe6a40 .functor XOR 1, L_0x55fb2cfe6960, L_0x55fb2cfe70e0, C4<0>, C4<0>;
L_0x55fb2cfe6be0 .functor AND 1, L_0x55fb2cfe6960, L_0x55fb2cfe70e0, C4<1>, C4<1>;
v0x55fb2c42eac0_0 .net "S", 0 0, L_0x55fb2cfe6a40;  alias, 1 drivers
v0x55fb2c42e620_0 .net "a", 0 0, L_0x55fb2cfe6960;  alias, 1 drivers
v0x55fb2c42e6e0_0 .net "b", 0 0, L_0x55fb2cfe70e0;  alias, 1 drivers
v0x55fb2c431d70_0 .net "cout", 0 0, L_0x55fb2cfe6be0;  alias, 1 drivers
S_0x55fb2cbc83c0 .scope module, "dut1" "karatsuba_4" 2 180, 2 118 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cf5ba70 .functor BUFZ 4, L_0x55fb2cf5b550, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf5bd40 .functor BUFZ 4, L_0x55fb2cf5b790, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf77990 .functor XOR 1, L_0x55fb2cf6c870, L_0x55fb2cf6d9d0, C4<0>, C4<0>;
o0x7fd0c5227468 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2c3b7a10 .functor BUFZ 4, o0x7fd0c5227468, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2c3602c0 .functor BUFZ 4, L_0x55fb2c4179d0, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c5227648 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cf7cb80 .functor BUFZ 4, o0x7fd0c5227648, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf7cd30 .functor BUFZ 6, L_0x55fb2cf7c670, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2cb5a910_0 .net "X", 3 0, L_0x55fb2cf5b550;  alias, 1 drivers
v0x55fb2cb5a3d0_0 .net "Xe", 1 0, L_0x55fb2cf5b9d0;  1 drivers
v0x55fb2cb5a470_0 .net "Xn", 1 0, L_0x55fb2cf5b8a0;  1 drivers
v0x55fb2cb598d0_0 .net "Y", 3 0, L_0x55fb2cf5b790;  alias, 1 drivers
v0x55fb2cb58980_0 .net "Ye", 1 0, L_0x55fb2cf5bca0;  1 drivers
v0x55fb2cb58a20_0 .net "Yn", 1 0, L_0x55fb2cf5bb70;  1 drivers
v0x55fb2cb58000_0 .net "Z", 7 0, o0x7fd0c521a658;  alias, 0 drivers
v0x55fb2cb57b60_0 .net *"_ivl_23", 3 0, L_0x55fb2c3b7a10;  1 drivers
v0x55fb2cb57c20_0 .net *"_ivl_27", 3 0, L_0x55fb2c3602c0;  1 drivers
v0x55fb2cb57060_0 .net *"_ivl_35", 3 0, L_0x55fb2cf7cb80;  1 drivers
v0x55fb2cb56110_0 .net *"_ivl_39", 5 0, L_0x55fb2cf7cd30;  1 drivers
v0x55fb2cb55790_0 .net *"_ivl_4", 3 0, L_0x55fb2cf5ba70;  1 drivers
v0x55fb2cb552f0_0 .net *"_ivl_9", 3 0, L_0x55fb2cf5bd40;  1 drivers
L_0x7fd0c5138730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb547f0_0 .net "add", 0 0, L_0x7fd0c5138730;  1 drivers
L_0x7fd0c5138a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c522a1f8 .resolv tri, L_0x7fd0c5138a90, L_0x55fb2c3bffc0;
v0x55fb2cb54890_0 .net8 "big_z0", 5 0, RS_0x7fd0c522a1f8;  2 drivers
v0x55fb2cb52f20_0 .net "big_z0_z1", 5 0, L_0x55fb2cf7c670;  1 drivers
L_0x7fd0c5138ad8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c523ad28 .resolv tri, L_0x7fd0c5138ad8, L_0x55fb2c499900;
v0x55fb2cb52fe0_0 .net8 "big_z1", 5 0, RS_0x7fd0c523ad28;  2 drivers
L_0x7fd0c5138b68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c522da68 .resolv tri, L_0x7fd0c5138b68, L_0x55fb2cf7cc40;
v0x55fb2cb51f80_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c522da68;  2 drivers
L_0x7fd0c5138b20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c522da38 .resolv tri, L_0x7fd0c5138b20, L_0x55fb2cf7c710;
v0x55fb2cb52040_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c522da38;  2 drivers
v0x55fb2cb51030_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf7c990;  1 drivers
v0x55fb2cb510d0_0 .net "cout_z1", 0 0, L_0x55fb2cb807b0;  1 drivers
v0x55fb2cb506b0_0 .net "cout_z1_1", 0 0, L_0x55fb2cf77b30;  1 drivers
v0x55fb2cb50210_0 .net "dummy_cout", 0 0, L_0x55fb2cf80fc0;  1 drivers
v0x55fb2cb502b0_0 .net "signX", 0 0, L_0x55fb2cf6c870;  1 drivers
v0x55fb2cb4f710_0 .net "signY", 0 0, L_0x55fb2cf6d9d0;  1 drivers
v0x55fb2cb4e7c0_0 .net "sign_z3", 0 0, L_0x55fb2cf77990;  1 drivers
L_0x7fd0c51386e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb4e860_0 .net "sub", 0 0, L_0x7fd0c51386e8;  1 drivers
v0x55fb2cb4d9a0_0 .net "z", 7 0, L_0x55fb2cf80a70;  1 drivers
v0x55fb2cb4da40_0 .net "z0", 3 0, o0x7fd0c5227468;  0 drivers
v0x55fb2cb4cea0_0 .net "z1", 3 0, L_0x55fb2c4179d0;  1 drivers
v0x55fb2cb4cf40_0 .net "z1_1", 3 0, L_0x55fb2cf778f0;  1 drivers
v0x55fb2cb4bf50_0 .net "z2", 3 0, o0x7fd0c5227648;  0 drivers
o0x7fd0c5228938 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2cb4bff0_0 .net "z3", 3 0, o0x7fd0c5228938;  0 drivers
v0x55fb2cb4b5d0_0 .net "z3_1", 1 0, L_0x55fb2cf6c6a0;  1 drivers
v0x55fb2cb4b670_0 .net "z3_2", 1 0, L_0x55fb2cf6d800;  1 drivers
L_0x55fb2cf5b8a0 .part L_0x55fb2cf5ba70, 2, 2;
L_0x55fb2cf5b9d0 .part L_0x55fb2cf5ba70, 0, 2;
L_0x55fb2cf5bb70 .part L_0x55fb2cf5bd40, 2, 2;
L_0x55fb2cf5bca0 .part L_0x55fb2cf5bd40, 0, 2;
L_0x55fb2c3bffc0 .part/pv L_0x55fb2c3b7a10, 0, 4, 6;
L_0x55fb2c499900 .part/pv L_0x55fb2c3602c0, 2, 4, 6;
L_0x55fb2cf7c710 .part/pv L_0x55fb2cf7cb80, 4, 4, 8;
L_0x55fb2cf7cc40 .part/pv L_0x55fb2cf7cd30, 0, 6, 8;
S_0x55fb2cbc8550 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6a1980 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513d170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf75450 .functor XOR 4, L_0x7fd0c513d170, o0x7fd0c5227648, C4<0000>, C4<0000>;
v0x55fb2c3eb710_0 .net *"_ivl_0", 3 0, L_0x7fd0c513d170;  1 drivers
v0x55fb2c3ead90_0 .net "a", 3 0, o0x7fd0c5227468;  alias, 0 drivers
v0x55fb2c3eae50_0 .net "a_or_s", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c3ea8f0_0 .net "b", 3 0, o0x7fd0c5227648;  alias, 0 drivers
v0x55fb2c3ea990_0 .net "cout", 0 0, L_0x55fb2cf77b30;  alias, 1 drivers
v0x55fb2c3e9d60_0 .net "input_b", 3 0, L_0x55fb2cf75450;  1 drivers
v0x55fb2c3e99b0_0 .net "out", 3 0, L_0x55fb2cf778f0;  alias, 1 drivers
S_0x55fb2cbc86e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbc8550;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6ad930 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c3edf80_0 .net "S", 3 0, L_0x55fb2cf778f0;  alias, 1 drivers
v0x55fb2c3ee040_0 .net "a", 3 0, o0x7fd0c5227468;  alias, 0 drivers
v0x55fb2c3ed600_0 .net "b", 3 0, L_0x55fb2cf75450;  alias, 1 drivers
v0x55fb2c3ed6c0_0 .net "carin", 3 0, L_0x55fb2cf77a00;  1 drivers
v0x55fb2c3ed160_0 .net "cin", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c3ec660_0 .net "cout", 0 0, L_0x55fb2cf77b30;  alias, 1 drivers
L_0x55fb2cf75d80 .part o0x7fd0c5227468, 1, 1;
L_0x55fb2cf75f60 .part L_0x55fb2cf75450, 1, 1;
L_0x55fb2cf76090 .part L_0x55fb2cf77a00, 0, 1;
L_0x55fb2cf765e0 .part o0x7fd0c5227468, 2, 1;
L_0x55fb2cf76710 .part L_0x55fb2cf75450, 2, 1;
L_0x55fb2cf768d0 .part L_0x55fb2cf77a00, 1, 1;
L_0x55fb2cf76e70 .part o0x7fd0c5227468, 3, 1;
L_0x55fb2cf76fa0 .part L_0x55fb2cf75450, 3, 1;
L_0x55fb2cf77120 .part L_0x55fb2cf77a00, 2, 1;
L_0x55fb2cf77690 .part o0x7fd0c5227468, 0, 1;
L_0x55fb2cf777c0 .part L_0x55fb2cf75450, 0, 1;
L_0x55fb2cf778f0 .concat8 [ 1 1 1 1], L_0x55fb2cf77390, L_0x55fb2cf75a30, L_0x55fb2cf762e0, L_0x55fb2cf76b20;
L_0x55fb2cf77a00 .concat8 [ 1 1 1 1], L_0x55fb2cf77600, L_0x55fb2cf75cf0, L_0x55fb2cf76550, L_0x55fb2cf76de0;
L_0x55fb2cf77b30 .part L_0x55fb2cf77a00, 3, 1;
S_0x55fb2cbc8870 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbc86e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf77600 .functor OR 1, L_0x55fb2cf77300, L_0x55fb2cf77520, C4<0>, C4<0>;
v0x55fb2c417dd0_0 .net "S", 0 0, L_0x55fb2cf77390;  1 drivers
v0x55fb2c417e90_0 .net "a", 0 0, L_0x55fb2cf77690;  1 drivers
v0x55fb2c417930_0 .net "b", 0 0, L_0x55fb2cf777c0;  1 drivers
v0x55fb2c3f7a90_0 .net "c_1", 0 0, L_0x55fb2cf77300;  1 drivers
v0x55fb2c3f7110_0 .net "c_2", 0 0, L_0x55fb2cf77520;  1 drivers
v0x55fb2c3f6c70_0 .net "cin", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c3f41b0_0 .net "cout", 0 0, L_0x55fb2cf77600;  1 drivers
v0x55fb2c3f4250_0 .net "h_1_out", 0 0, L_0x55fb2cf77250;  1 drivers
S_0x55fb2cbc8a00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc8870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf77250 .functor XOR 1, L_0x55fb2cf77690, L_0x55fb2cf777c0, C4<0>, C4<0>;
L_0x55fb2cf77300 .functor AND 1, L_0x55fb2cf77690, L_0x55fb2cf777c0, C4<1>, C4<1>;
v0x55fb2c412850_0 .net "S", 0 0, L_0x55fb2cf77250;  alias, 1 drivers
v0x55fb2c411cc0_0 .net "a", 0 0, L_0x55fb2cf77690;  alias, 1 drivers
v0x55fb2c411d80_0 .net "b", 0 0, L_0x55fb2cf777c0;  alias, 1 drivers
v0x55fb2c411910_0 .net "cout", 0 0, L_0x55fb2cf77300;  alias, 1 drivers
S_0x55fb2cbc8b90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc8870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf77390 .functor XOR 1, L_0x55fb2cf77250, L_0x7fd0c5138730, C4<0>, C4<0>;
L_0x55fb2cf77520 .functor AND 1, L_0x55fb2cf77250, L_0x7fd0c5138730, C4<1>, C4<1>;
v0x55fb2c410d40_0 .net "S", 0 0, L_0x55fb2cf77390;  alias, 1 drivers
v0x55fb2c4103c0_0 .net "a", 0 0, L_0x55fb2cf77250;  alias, 1 drivers
v0x55fb2c410480_0 .net "b", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c418750_0 .net "cout", 0 0, L_0x55fb2cf77520;  alias, 1 drivers
S_0x55fb2cbc8d20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbc86e0;
 .timescale 0 0;
P_0x55fb2c6b8320 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbc8eb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc8d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf75cf0 .functor OR 1, L_0x55fb2cf75950, L_0x55fb2cf75c10, C4<0>, C4<0>;
v0x55fb2c40a250_0 .net "S", 0 0, L_0x55fb2cf75a30;  1 drivers
v0x55fb2c40a310_0 .net "a", 0 0, L_0x55fb2cf75d80;  1 drivers
v0x55fb2c409db0_0 .net "b", 0 0, L_0x55fb2cf75f60;  1 drivers
v0x55fb2c409220_0 .net "c_1", 0 0, L_0x55fb2cf75950;  1 drivers
v0x55fb2c408e70_0 .net "c_2", 0 0, L_0x55fb2cf75c10;  1 drivers
v0x55fb2c4082a0_0 .net "cin", 0 0, L_0x55fb2cf76090;  1 drivers
v0x55fb2c407920_0 .net "cout", 0 0, L_0x55fb2cf75cf0;  1 drivers
v0x55fb2c4079c0_0 .net "h_1_out", 0 0, L_0x55fb2cf75800;  1 drivers
S_0x55fb2cbc9040 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf75800 .functor XOR 1, L_0x55fb2cf75d80, L_0x55fb2cf75f60, C4<0>, C4<0>;
L_0x55fb2cf75950 .functor AND 1, L_0x55fb2cf75d80, L_0x55fb2cf75f60, C4<1>, C4<1>;
v0x55fb2c3f55c0_0 .net "S", 0 0, L_0x55fb2cf75800;  alias, 1 drivers
v0x55fb2c3f4c40_0 .net "a", 0 0, L_0x55fb2cf75d80;  alias, 1 drivers
v0x55fb2c3f4d00_0 .net "b", 0 0, L_0x55fb2cf75f60;  alias, 1 drivers
v0x55fb2c3f47a0_0 .net "cout", 0 0, L_0x55fb2cf75950;  alias, 1 drivers
S_0x55fb2cbc91d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf75a30 .functor XOR 1, L_0x55fb2cf75800, L_0x55fb2cf76090, C4<0>, C4<0>;
L_0x55fb2cf75c10 .functor AND 1, L_0x55fb2cf75800, L_0x55fb2cf76090, C4<1>, C4<1>;
v0x55fb2c40df60_0 .net "S", 0 0, L_0x55fb2cf75a30;  alias, 1 drivers
v0x55fb2c40bb20_0 .net "a", 0 0, L_0x55fb2cf75800;  alias, 1 drivers
v0x55fb2c40bbe0_0 .net "b", 0 0, L_0x55fb2cf76090;  alias, 1 drivers
v0x55fb2c40abd0_0 .net "cout", 0 0, L_0x55fb2cf75c10;  alias, 1 drivers
S_0x55fb2cbc9360 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbc86e0;
 .timescale 0 0;
P_0x55fb2c6c5e40 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbc94f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc9360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf76550 .functor OR 1, L_0x55fb2cf76250, L_0x55fb2cf76470, C4<0>, C4<0>;
v0x55fb2c402060_0 .net "S", 0 0, L_0x55fb2cf762e0;  1 drivers
v0x55fb2c402120_0 .net "a", 0 0, L_0x55fb2cf765e0;  1 drivers
v0x55fb2c401490_0 .net "b", 0 0, L_0x55fb2cf76710;  1 drivers
v0x55fb2c400b10_0 .net "c_1", 0 0, L_0x55fb2cf76250;  1 drivers
v0x55fb2c400670_0 .net "c_2", 0 0, L_0x55fb2cf76470;  1 drivers
v0x55fb2c403dc0_0 .net "cin", 0 0, L_0x55fb2cf768d0;  1 drivers
v0x55fb2c403440_0 .net "cout", 0 0, L_0x55fb2cf76550;  1 drivers
v0x55fb2c4034e0_0 .net "h_1_out", 0 0, L_0x55fb2cf761c0;  1 drivers
S_0x55fb2cbc9680 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf761c0 .functor XOR 1, L_0x55fb2cf765e0, L_0x55fb2cf76710, C4<0>, C4<0>;
L_0x55fb2cf76250 .functor AND 1, L_0x55fb2cf765e0, L_0x55fb2cf76710, C4<1>, C4<1>;
v0x55fb2c407480_0 .net "S", 0 0, L_0x55fb2cf761c0;  alias, 1 drivers
v0x55fb2c40d440_0 .net "a", 0 0, L_0x55fb2cf765e0;  alias, 1 drivers
v0x55fb2c40d500_0 .net "b", 0 0, L_0x55fb2cf76710;  alias, 1 drivers
v0x55fb2c40cac0_0 .net "cout", 0 0, L_0x55fb2cf76250;  alias, 1 drivers
S_0x55fb2cbc9810 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf762e0 .functor XOR 1, L_0x55fb2cf761c0, L_0x55fb2cf768d0, C4<0>, C4<0>;
L_0x55fb2cf76470 .functor AND 1, L_0x55fb2cf761c0, L_0x55fb2cf768d0, C4<1>, C4<1>;
v0x55fb2c40c620_0 .net "S", 0 0, L_0x55fb2cf762e0;  alias, 1 drivers
v0x55fb2c40c6e0_0 .net "a", 0 0, L_0x55fb2cf761c0;  alias, 1 drivers
v0x55fb2c4048e0_0 .net "b", 0 0, L_0x55fb2cf768d0;  alias, 1 drivers
v0x55fb2c402410_0 .net "cout", 0 0, L_0x55fb2cf76470;  alias, 1 drivers
S_0x55fb2cbc99a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbc86e0;
 .timescale 0 0;
P_0x55fb2c6ba490 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbc9b30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbc99a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf76de0 .functor OR 1, L_0x55fb2cf76a90, L_0x55fb2cf76d00, C4<0>, C4<0>;
v0x55fb2c3fa2a0_0 .net "S", 0 0, L_0x55fb2cf76b20;  1 drivers
v0x55fb2c3fa360_0 .net "a", 0 0, L_0x55fb2cf76e70;  1 drivers
v0x55fb2c3fd9f0_0 .net "b", 0 0, L_0x55fb2cf76fa0;  1 drivers
v0x55fb2c3fd070_0 .net "c_1", 0 0, L_0x55fb2cf76a90;  1 drivers
v0x55fb2c3fcbd0_0 .net "c_2", 0 0, L_0x55fb2cf76d00;  1 drivers
v0x55fb2c3f1310_0 .net "cin", 0 0, L_0x55fb2cf77120;  1 drivers
v0x55fb2c3eeed0_0 .net "cout", 0 0, L_0x55fb2cf76de0;  1 drivers
v0x55fb2c3eef70_0 .net "h_1_out", 0 0, L_0x55fb2cf76a00;  1 drivers
S_0x55fb2cbc9cc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbc9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf76a00 .functor XOR 1, L_0x55fb2cf76e70, L_0x55fb2cf76fa0, C4<0>, C4<0>;
L_0x55fb2cf76a90 .functor AND 1, L_0x55fb2cf76e70, L_0x55fb2cf76fa0, C4<1>, C4<1>;
v0x55fb2c402fa0_0 .net "S", 0 0, L_0x55fb2cf76a00;  alias, 1 drivers
v0x55fb2c3fe510_0 .net "a", 0 0, L_0x55fb2cf76e70;  alias, 1 drivers
v0x55fb2c3fe5d0_0 .net "b", 0 0, L_0x55fb2cf76fa0;  alias, 1 drivers
v0x55fb2c3fc040_0 .net "cout", 0 0, L_0x55fb2cf76a90;  alias, 1 drivers
S_0x55fb2cbc9e50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbc9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf76b20 .functor XOR 1, L_0x55fb2cf76a00, L_0x55fb2cf77120, C4<0>, C4<0>;
L_0x55fb2cf76d00 .functor AND 1, L_0x55fb2cf76a00, L_0x55fb2cf77120, C4<1>, C4<1>;
v0x55fb2c3fbc90_0 .net "S", 0 0, L_0x55fb2cf76b20;  alias, 1 drivers
v0x55fb2c3fb0c0_0 .net "a", 0 0, L_0x55fb2cf76a00;  alias, 1 drivers
v0x55fb2c3fb180_0 .net "b", 0 0, L_0x55fb2cf77120;  alias, 1 drivers
v0x55fb2c3fa740_0 .net "cout", 0 0, L_0x55fb2cf76d00;  alias, 1 drivers
S_0x55fb2cbc9fe0 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c709c00 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2cf77e50 .functor XOR 4, L_0x55fb2cf77d90, o0x7fd0c5228938, C4<0000>, C4<0000>;
v0x55fb2c481950_0 .net *"_ivl_0", 3 0, L_0x55fb2cf77d90;  1 drivers
L_0x7fd0c5138a48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2c480a00_0 .net *"_ivl_3", 2 0, L_0x7fd0c5138a48;  1 drivers
v0x55fb2c480080_0 .net "a", 3 0, L_0x55fb2cf778f0;  alias, 1 drivers
v0x55fb2c480120_0 .net "a_or_s", 0 0, L_0x55fb2cf77990;  alias, 1 drivers
v0x55fb2c47fbe0_0 .net "b", 3 0, o0x7fd0c5228938;  alias, 0 drivers
v0x55fb2c47f0e0_0 .net "cout", 0 0, L_0x55fb2cb807b0;  alias, 1 drivers
v0x55fb2c47f180_0 .net "input_b", 3 0, L_0x55fb2cf77e50;  1 drivers
v0x55fb2c47e190_0 .net "out", 3 0, L_0x55fb2c4179d0;  alias, 1 drivers
L_0x55fb2cf77d90 .concat [ 1 3 0 0], L_0x55fb2cf77990, L_0x7fd0c5138a48;
S_0x55fb2cbca170 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbc9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c708330 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c4841c0_0 .net "S", 3 0, L_0x55fb2c4179d0;  alias, 1 drivers
v0x55fb2c484280_0 .net "a", 3 0, L_0x55fb2cf778f0;  alias, 1 drivers
v0x55fb2c483270_0 .net "b", 3 0, L_0x55fb2cf77e50;  alias, 1 drivers
v0x55fb2c483310_0 .net "carin", 3 0, L_0x55fb2c409e50;  1 drivers
v0x55fb2c4828f0_0 .net "cin", 0 0, L_0x55fb2cf77990;  alias, 1 drivers
v0x55fb2c482450_0 .net "cout", 0 0, L_0x55fb2cb807b0;  alias, 1 drivers
L_0x55fb2cf784b0 .part L_0x55fb2cf778f0, 1, 1;
L_0x55fb2cf78600 .part L_0x55fb2cf77e50, 1, 1;
L_0x55fb2cf78730 .part L_0x55fb2c409e50, 0, 1;
L_0x55fb2cf78cd0 .part L_0x55fb2cf778f0, 2, 1;
L_0x55fb2cf78e00 .part L_0x55fb2cf77e50, 2, 1;
L_0x55fb2cf78fc0 .part L_0x55fb2c409e50, 1, 1;
L_0x55fb2cf79560 .part L_0x55fb2cf778f0, 3, 1;
L_0x55fb2cf797a0 .part L_0x55fb2cf77e50, 3, 1;
L_0x55fb2cf79890 .part L_0x55fb2c409e50, 2, 1;
L_0x55fb2cf79f10 .part L_0x55fb2cf778f0, 0, 1;
L_0x55fb2c488f10 .part L_0x55fb2cf77e50, 0, 1;
L_0x55fb2c4179d0 .concat8 [ 1 1 1 1], L_0x55fb2cf79b00, L_0x55fb2cf78160, L_0x55fb2cf78980, L_0x55fb2cf79210;
L_0x55fb2c409e50 .concat8 [ 1 1 1 1], L_0x55fb2cf79e80, L_0x55fb2cf78420, L_0x55fb2cf78c40, L_0x55fb2cf794d0;
L_0x55fb2cb807b0 .part L_0x55fb2c409e50, 3, 1;
S_0x55fb2cbca300 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbca170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf79e80 .functor OR 1, L_0x55fb2cf79a70, L_0x55fb2cf79c90, C4<0>, C4<0>;
v0x55fb2c3cf1b0_0 .net "S", 0 0, L_0x55fb2cf79b00;  1 drivers
v0x55fb2c3cf270_0 .net "a", 0 0, L_0x55fb2cf79f10;  1 drivers
v0x55fb2c3ced10_0 .net "b", 0 0, L_0x55fb2c488f10;  1 drivers
v0x55fb2c3cc1c0_0 .net "c_1", 0 0, L_0x55fb2cf79a70;  1 drivers
v0x55fb2c3cd5d0_0 .net "c_2", 0 0, L_0x55fb2cf79c90;  1 drivers
v0x55fb2c3ccc50_0 .net "cin", 0 0, L_0x55fb2cf77990;  alias, 1 drivers
v0x55fb2c3cc7b0_0 .net "cout", 0 0, L_0x55fb2cf79e80;  1 drivers
v0x55fb2c3cc850_0 .net "h_1_out", 0 0, L_0x55fb2cf799c0;  1 drivers
S_0x55fb2cbca490 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbca300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf799c0 .functor XOR 1, L_0x55fb2cf79f10, L_0x55fb2c488f10, C4<0>, C4<0>;
L_0x55fb2cf79a70 .functor AND 1, L_0x55fb2cf79f10, L_0x55fb2c488f10, C4<1>, C4<1>;
v0x55fb2c3e8de0_0 .net "S", 0 0, L_0x55fb2cf799c0;  alias, 1 drivers
v0x55fb2c3e8460_0 .net "a", 0 0, L_0x55fb2cf79f10;  alias, 1 drivers
v0x55fb2c3e8520_0 .net "b", 0 0, L_0x55fb2c488f10;  alias, 1 drivers
v0x55fb2c3f07f0_0 .net "cout", 0 0, L_0x55fb2cf79a70;  alias, 1 drivers
S_0x55fb2cbca620 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbca300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf79b00 .functor XOR 1, L_0x55fb2cf799c0, L_0x55fb2cf77990, C4<0>, C4<0>;
L_0x55fb2cf79c90 .functor AND 1, L_0x55fb2cf799c0, L_0x55fb2cf77990, C4<1>, C4<1>;
v0x55fb2c3efe70_0 .net "S", 0 0, L_0x55fb2cf79b00;  alias, 1 drivers
v0x55fb2c3ef9d0_0 .net "a", 0 0, L_0x55fb2cf799c0;  alias, 1 drivers
v0x55fb2c3efa90_0 .net "b", 0 0, L_0x55fb2cf77990;  alias, 1 drivers
v0x55fb2c3cfb30_0 .net "cout", 0 0, L_0x55fb2cf79c90;  alias, 1 drivers
S_0x55fb2cbca7b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbca170;
 .timescale 0 0;
P_0x55fb2c7145f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbca940 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbca7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf78420 .functor OR 1, L_0x55fb2cf78080, L_0x55fb2cf78340, C4<0>, C4<0>;
v0x55fb2c3e0f10_0 .net "S", 0 0, L_0x55fb2cf78160;  1 drivers
v0x55fb2c3e0fd0_0 .net "a", 0 0, L_0x55fb2cf784b0;  1 drivers
v0x55fb2c3e0340_0 .net "b", 0 0, L_0x55fb2cf78600;  1 drivers
v0x55fb2c3df9c0_0 .net "c_1", 0 0, L_0x55fb2cf78080;  1 drivers
v0x55fb2c3df520_0 .net "c_2", 0 0, L_0x55fb2cf78340;  1 drivers
v0x55fb2c3e54e0_0 .net "cin", 0 0, L_0x55fb2cf78730;  1 drivers
v0x55fb2c3e4b60_0 .net "cout", 0 0, L_0x55fb2cf78420;  1 drivers
v0x55fb2c3e4c00_0 .net "h_1_out", 0 0, L_0x55fb2cf77f30;  1 drivers
S_0x55fb2cbcaad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbca940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf77f30 .functor XOR 1, L_0x55fb2cf784b0, L_0x55fb2cf78600, C4<0>, C4<0>;
L_0x55fb2cf78080 .functor AND 1, L_0x55fb2cf784b0, L_0x55fb2cf78600, C4<1>, C4<1>;
v0x55fb2c3e6000_0 .net "S", 0 0, L_0x55fb2cf77f30;  alias, 1 drivers
v0x55fb2c3e3bc0_0 .net "a", 0 0, L_0x55fb2cf784b0;  alias, 1 drivers
v0x55fb2c3e3c80_0 .net "b", 0 0, L_0x55fb2cf78600;  alias, 1 drivers
v0x55fb2c3e2c70_0 .net "cout", 0 0, L_0x55fb2cf78080;  alias, 1 drivers
S_0x55fb2cbcac60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbca940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf78160 .functor XOR 1, L_0x55fb2cf77f30, L_0x55fb2cf78730, C4<0>, C4<0>;
L_0x55fb2cf78340 .functor AND 1, L_0x55fb2cf77f30, L_0x55fb2cf78730, C4<1>, C4<1>;
v0x55fb2c3e22f0_0 .net "S", 0 0, L_0x55fb2cf78160;  alias, 1 drivers
v0x55fb2c3e1e50_0 .net "a", 0 0, L_0x55fb2cf77f30;  alias, 1 drivers
v0x55fb2c3e1f10_0 .net "b", 0 0, L_0x55fb2cf78730;  alias, 1 drivers
v0x55fb2c3e12c0_0 .net "cout", 0 0, L_0x55fb2cf78340;  alias, 1 drivers
S_0x55fb2cbcadf0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbca170;
 .timescale 0 0;
P_0x55fb2c77b0f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbcaf80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcadf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf78c40 .functor OR 1, L_0x55fb2cf788f0, L_0x55fb2cf78b60, C4<0>, C4<0>;
v0x55fb2c3d8710_0 .net "S", 0 0, L_0x55fb2cf78980;  1 drivers
v0x55fb2c3d87d0_0 .net "a", 0 0, L_0x55fb2cf78cd0;  1 drivers
v0x55fb2c3dbe60_0 .net "b", 0 0, L_0x55fb2cf78e00;  1 drivers
v0x55fb2c3db4e0_0 .net "c_1", 0 0, L_0x55fb2cf788f0;  1 drivers
v0x55fb2c3db040_0 .net "c_2", 0 0, L_0x55fb2cf78b60;  1 drivers
v0x55fb2c3d65b0_0 .net "cin", 0 0, L_0x55fb2cf78fc0;  1 drivers
v0x55fb2c3d40e0_0 .net "cout", 0 0, L_0x55fb2cf78c40;  1 drivers
v0x55fb2c3d4180_0 .net "h_1_out", 0 0, L_0x55fb2cf78860;  1 drivers
S_0x55fb2cbcb110 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcaf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf78860 .functor XOR 1, L_0x55fb2cf78cd0, L_0x55fb2cf78e00, C4<0>, C4<0>;
L_0x55fb2cf788f0 .functor AND 1, L_0x55fb2cf78cd0, L_0x55fb2cf78e00, C4<1>, C4<1>;
v0x55fb2c3e46c0_0 .net "S", 0 0, L_0x55fb2cf78860;  alias, 1 drivers
v0x55fb2c3dc980_0 .net "a", 0 0, L_0x55fb2cf78cd0;  alias, 1 drivers
v0x55fb2c3dca40_0 .net "b", 0 0, L_0x55fb2cf78e00;  alias, 1 drivers
v0x55fb2c3da4b0_0 .net "cout", 0 0, L_0x55fb2cf788f0;  alias, 1 drivers
S_0x55fb2cbcb2a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcaf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf78980 .functor XOR 1, L_0x55fb2cf78860, L_0x55fb2cf78fc0, C4<0>, C4<0>;
L_0x55fb2cf78b60 .functor AND 1, L_0x55fb2cf78860, L_0x55fb2cf78fc0, C4<1>, C4<1>;
v0x55fb2c3da100_0 .net "S", 0 0, L_0x55fb2cf78980;  alias, 1 drivers
v0x55fb2c3da1c0_0 .net "a", 0 0, L_0x55fb2cf78860;  alias, 1 drivers
v0x55fb2c3d9530_0 .net "b", 0 0, L_0x55fb2cf78fc0;  alias, 1 drivers
v0x55fb2c3d8bb0_0 .net "cout", 0 0, L_0x55fb2cf78b60;  alias, 1 drivers
S_0x55fb2cbcb430 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbca170;
 .timescale 0 0;
P_0x55fb2ca50950 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbcb5c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcb430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf794d0 .functor OR 1, L_0x55fb2cf79180, L_0x55fb2cf793f0, C4<0>, C4<0>;
v0x55fb2c3d4c70_0 .net "S", 0 0, L_0x55fb2cf79210;  1 drivers
v0x55fb2c3d4d30_0 .net "a", 0 0, L_0x55fb2cf79560;  1 drivers
v0x55fb2c488e70_0 .net "b", 0 0, L_0x55fb2cf797a0;  1 drivers
v0x55fb2c486a30_0 .net "c_1", 0 0, L_0x55fb2cf79180;  1 drivers
v0x55fb2c485ae0_0 .net "c_2", 0 0, L_0x55fb2cf793f0;  1 drivers
v0x55fb2c485160_0 .net "cin", 0 0, L_0x55fb2cf79890;  1 drivers
v0x55fb2c484cc0_0 .net "cout", 0 0, L_0x55fb2cf794d0;  1 drivers
v0x55fb2c484d60_0 .net "h_1_out", 0 0, L_0x55fb2cf790f0;  1 drivers
S_0x55fb2cbcb750 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcb5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf790f0 .functor XOR 1, L_0x55fb2cf79560, L_0x55fb2cf797a0, C4<0>, C4<0>;
L_0x55fb2cf79180 .functor AND 1, L_0x55fb2cf79560, L_0x55fb2cf797a0, C4<1>, C4<1>;
v0x55fb2c3d3d30_0 .net "S", 0 0, L_0x55fb2cf790f0;  alias, 1 drivers
v0x55fb2c3d3160_0 .net "a", 0 0, L_0x55fb2cf79560;  alias, 1 drivers
v0x55fb2c3d3220_0 .net "b", 0 0, L_0x55fb2cf797a0;  alias, 1 drivers
v0x55fb2c3d27e0_0 .net "cout", 0 0, L_0x55fb2cf79180;  alias, 1 drivers
S_0x55fb2cbcb8e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcb5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf79210 .functor XOR 1, L_0x55fb2cf790f0, L_0x55fb2cf79890, C4<0>, C4<0>;
L_0x55fb2cf793f0 .functor AND 1, L_0x55fb2cf790f0, L_0x55fb2cf79890, C4<1>, C4<1>;
v0x55fb2c3d2340_0 .net "S", 0 0, L_0x55fb2cf79210;  alias, 1 drivers
v0x55fb2c3d5a90_0 .net "a", 0 0, L_0x55fb2cf790f0;  alias, 1 drivers
v0x55fb2c3d5b50_0 .net "b", 0 0, L_0x55fb2cf79890;  alias, 1 drivers
v0x55fb2c3d5110_0 .net "cout", 0 0, L_0x55fb2cf793f0;  alias, 1 drivers
S_0x55fb2cbcba70 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca431e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513d1b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2c4509c0 .functor XOR 6, L_0x7fd0c513d1b8, RS_0x7fd0c522a1f8, C4<000000>, C4<000000>;
v0x55fb2c4627b0_0 .net *"_ivl_0", 5 0, L_0x7fd0c513d1b8;  1 drivers
v0x55fb2c461e30_0 .net8 "a", 5 0, RS_0x7fd0c522a1f8;  alias, 2 drivers
v0x55fb2c461ef0_0 .net "a_or_s", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c461990_0 .net8 "b", 5 0, RS_0x7fd0c522a1f8;  alias, 2 drivers
v0x55fb2c458280_0 .net "cout", 0 0, L_0x55fb2cf7c990;  alias, 1 drivers
v0x55fb2c455e40_0 .net "input_b", 5 0, L_0x55fb2c4509c0;  1 drivers
v0x55fb2c454ef0_0 .net "out", 5 0, L_0x55fb2cf7c670;  alias, 1 drivers
S_0x55fb2cbcbc00 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbcba70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca5cc10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2c45b970_0 .net "S", 5 0, L_0x55fb2cf7c670;  alias, 1 drivers
v0x55fb2c45ba30_0 .net8 "a", 5 0, RS_0x7fd0c522a1f8;  alias, 2 drivers
v0x55fb2c45ada0_0 .net "b", 5 0, L_0x55fb2c4509c0;  alias, 1 drivers
v0x55fb2c45ae60_0 .net "carin", 5 0, L_0x55fb2cf7c7b0;  1 drivers
v0x55fb2c45a560_0 .net "cin", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c45a160_0 .net "cout", 0 0, L_0x55fb2cf7c990;  alias, 1 drivers
L_0x55fb2cf7a0c0 .part RS_0x7fd0c522a1f8, 1, 1;
L_0x55fb2cf7a1f0 .part L_0x55fb2c4509c0, 1, 1;
L_0x55fb2cf7a320 .part L_0x55fb2cf7c7b0, 0, 1;
L_0x55fb2cf7a710 .part RS_0x7fd0c522a1f8, 2, 1;
L_0x55fb2cf7a950 .part L_0x55fb2c4509c0, 2, 1;
L_0x55fb2cf7aa80 .part L_0x55fb2cf7c7b0, 1, 1;
L_0x55fb2cf7ae70 .part RS_0x7fd0c522a1f8, 3, 1;
L_0x55fb2cf7afa0 .part L_0x55fb2c4509c0, 3, 1;
L_0x55fb2cf7b0d0 .part L_0x55fb2cf7c7b0, 2, 1;
L_0x55fb2cf7b4c0 .part RS_0x7fd0c522a1f8, 4, 1;
L_0x55fb2cf7b5f0 .part L_0x55fb2c4509c0, 4, 1;
L_0x55fb2cf7b720 .part L_0x55fb2cf7c7b0, 3, 1;
L_0x55fb2cf7bc10 .part RS_0x7fd0c522a1f8, 5, 1;
L_0x55fb2cf7bd40 .part L_0x55fb2c4509c0, 5, 1;
L_0x55fb2cf7bef0 .part L_0x55fb2cf7c7b0, 4, 1;
L_0x55fb2cf7c270 .part RS_0x7fd0c522a1f8, 0, 1;
L_0x55fb2cf7c430 .part L_0x55fb2c4509c0, 0, 1;
LS_0x55fb2cf7c670_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf7c090, L_0x55fb2c252b00, L_0x55fb2cf7a530, L_0x55fb2cf7ac90;
LS_0x55fb2cf7c670_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cf7b2e0, L_0x55fb2cf7ba30;
L_0x55fb2cf7c670 .concat8 [ 4 2 0 0], LS_0x55fb2cf7c670_0_0, LS_0x55fb2cf7c670_0_4;
LS_0x55fb2cf7c7b0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf7c200, L_0x55fb2c3cedb0, L_0x55fb2cf7a6a0, L_0x55fb2cf7ae00;
LS_0x55fb2cf7c7b0_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cf7b450, L_0x55fb2cf7bba0;
L_0x55fb2cf7c7b0 .concat8 [ 4 2 0 0], LS_0x55fb2cf7c7b0_0_0, LS_0x55fb2cf7c7b0_0_4;
L_0x55fb2cf7c990 .part L_0x55fb2cf7c7b0, 5, 1;
S_0x55fb2cbcbd90 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbcbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7c200 .functor OR 1, L_0x55fb2cf7c020, L_0x55fb2cf7c190, C4<0>, C4<0>;
v0x55fb2c47a000_0 .net "S", 0 0, L_0x55fb2cf7c090;  1 drivers
v0x55fb2c47a0c0_0 .net "a", 0 0, L_0x55fb2cf7c270;  1 drivers
v0x55fb2c4790b0_0 .net "b", 0 0, L_0x55fb2cf7c430;  1 drivers
v0x55fb2c478730_0 .net "c_1", 0 0, L_0x55fb2cf7c020;  1 drivers
v0x55fb2c478290_0 .net "c_2", 0 0, L_0x55fb2cf7c190;  1 drivers
v0x55fb2c478330_0 .net "cin", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c477700_0 .net "cout", 0 0, L_0x55fb2cf7c200;  1 drivers
v0x55fb2c4777a0_0 .net "h_1_out", 0 0, L_0x55fb2cf7b8e0;  1 drivers
S_0x55fb2cbcbf20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7b8e0 .functor XOR 1, L_0x55fb2cf7c270, L_0x55fb2cf7c430, C4<0>, C4<0>;
L_0x55fb2cf7c020 .functor AND 1, L_0x55fb2cf7c270, L_0x55fb2cf7c430, C4<1>, C4<1>;
v0x55fb2c47d810_0 .net "S", 0 0, L_0x55fb2cf7b8e0;  alias, 1 drivers
v0x55fb2c47d370_0 .net "a", 0 0, L_0x55fb2cf7c270;  alias, 1 drivers
v0x55fb2c47d430_0 .net "b", 0 0, L_0x55fb2cf7c430;  alias, 1 drivers
v0x55fb2c47c870_0 .net "cout", 0 0, L_0x55fb2cf7c020;  alias, 1 drivers
S_0x55fb2cbcc0b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7c090 .functor XOR 1, L_0x55fb2cf7b8e0, L_0x7fd0c5138730, C4<0>, C4<0>;
L_0x55fb2cf7c190 .functor AND 1, L_0x55fb2cf7b8e0, L_0x7fd0c5138730, C4<1>, C4<1>;
v0x55fb2c47b920_0 .net "S", 0 0, L_0x55fb2cf7c090;  alias, 1 drivers
v0x55fb2c47afa0_0 .net "a", 0 0, L_0x55fb2cf7b8e0;  alias, 1 drivers
v0x55fb2c47b060_0 .net "b", 0 0, L_0x7fd0c5138730;  alias, 1 drivers
v0x55fb2c47ab00_0 .net "cout", 0 0, L_0x55fb2cf7c190;  alias, 1 drivers
S_0x55fb2cbcc240 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbcbc00;
 .timescale 0 0;
P_0x55fb2ca6ecb0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbcc3d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcc240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c3cedb0 .functor OR 1, L_0x55fb2c2ef750, L_0x55fb2c2d1540, C4<0>, C4<0>;
v0x55fb2c425030_0 .net "S", 0 0, L_0x55fb2c252b00;  1 drivers
v0x55fb2c4250f0_0 .net "a", 0 0, L_0x55fb2cf7a0c0;  1 drivers
v0x55fb2c422b60_0 .net "b", 0 0, L_0x55fb2cf7a1f0;  1 drivers
v0x55fb2c4227b0_0 .net "c_1", 0 0, L_0x55fb2c2ef750;  1 drivers
v0x55fb2c421be0_0 .net "c_2", 0 0, L_0x55fb2c2d1540;  1 drivers
v0x55fb2c421260_0 .net "cin", 0 0, L_0x55fb2cf7a320;  1 drivers
v0x55fb2c420dc0_0 .net "cout", 0 0, L_0x55fb2c3cedb0;  1 drivers
v0x55fb2c420e60_0 .net "h_1_out", 0 0, L_0x55fb2c4f1920;  1 drivers
S_0x55fb2cbcc560 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c4f1920 .functor XOR 1, L_0x55fb2cf7a0c0, L_0x55fb2cf7a1f0, C4<0>, C4<0>;
L_0x55fb2c2ef750 .functor AND 1, L_0x55fb2cf7a0c0, L_0x55fb2cf7a1f0, C4<1>, C4<1>;
v0x55fb2c477350_0 .net "S", 0 0, L_0x55fb2c4f1920;  alias, 1 drivers
v0x55fb2c476780_0 .net "a", 0 0, L_0x55fb2cf7a0c0;  alias, 1 drivers
v0x55fb2c476840_0 .net "b", 0 0, L_0x55fb2cf7a1f0;  alias, 1 drivers
v0x55fb2c475ea0_0 .net "cout", 0 0, L_0x55fb2c2ef750;  alias, 1 drivers
S_0x55fb2cbcc6f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c252b00 .functor XOR 1, L_0x55fb2c4f1920, L_0x55fb2cf7a320, C4<0>, C4<0>;
L_0x55fb2c2d1540 .functor AND 1, L_0x55fb2c4f1920, L_0x55fb2cf7a320, C4<1>, C4<1>;
v0x55fb2c488350_0 .net "S", 0 0, L_0x55fb2c252b00;  alias, 1 drivers
v0x55fb2c4879d0_0 .net "a", 0 0, L_0x55fb2c4f1920;  alias, 1 drivers
v0x55fb2c487a90_0 .net "b", 0 0, L_0x55fb2cf7a320;  alias, 1 drivers
v0x55fb2c487530_0 .net "cout", 0 0, L_0x55fb2c2d1540;  alias, 1 drivers
S_0x55fb2cbcc880 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbcbc00;
 .timescale 0 0;
P_0x55fb2ca7e010 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbcca10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcc880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7a6a0 .functor OR 1, L_0x55fb2cf7a4c0, L_0x55fb2cf7a630, C4<0>, C4<0>;
v0x55fb2c41bd70_0 .net "S", 0 0, L_0x55fb2cf7a530;  1 drivers
v0x55fb2c41be30_0 .net "a", 0 0, L_0x55fb2cf7a710;  1 drivers
v0x55fb2c41b530_0 .net "b", 0 0, L_0x55fb2cf7a950;  1 drivers
v0x55fb2c41b130_0 .net "c_1", 0 0, L_0x55fb2cf7a4c0;  1 drivers
v0x55fb2c41e6a0_0 .net "c_2", 0 0, L_0x55fb2cf7a630;  1 drivers
v0x55fb2c41dd20_0 .net "cin", 0 0, L_0x55fb2cf7aa80;  1 drivers
v0x55fb2c41d880_0 .net "cout", 0 0, L_0x55fb2cf7a6a0;  1 drivers
v0x55fb2c41d920_0 .net "h_1_out", 0 0, L_0x55fb2cf7a450;  1 drivers
S_0x55fb2cbccba0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7a450 .functor XOR 1, L_0x55fb2cf7a710, L_0x55fb2cf7a950, C4<0>, C4<0>;
L_0x55fb2cf7a4c0 .functor AND 1, L_0x55fb2cf7a710, L_0x55fb2cf7a950, C4<1>, C4<1>;
v0x55fb2c424510_0 .net "S", 0 0, L_0x55fb2cf7a450;  alias, 1 drivers
v0x55fb2c423b90_0 .net "a", 0 0, L_0x55fb2cf7a710;  alias, 1 drivers
v0x55fb2c423c50_0 .net "b", 0 0, L_0x55fb2cf7a950;  alias, 1 drivers
v0x55fb2c4236f0_0 .net "cout", 0 0, L_0x55fb2cf7a4c0;  alias, 1 drivers
S_0x55fb2cbccd30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7a530 .functor XOR 1, L_0x55fb2cf7a450, L_0x55fb2cf7aa80, C4<0>, C4<0>;
L_0x55fb2cf7a630 .functor AND 1, L_0x55fb2cf7a450, L_0x55fb2cf7aa80, C4<1>, C4<1>;
v0x55fb2c41f1c0_0 .net "S", 0 0, L_0x55fb2cf7a530;  alias, 1 drivers
v0x55fb2c41f280_0 .net "a", 0 0, L_0x55fb2cf7a450;  alias, 1 drivers
v0x55fb2c41ccf0_0 .net "b", 0 0, L_0x55fb2cf7aa80;  alias, 1 drivers
v0x55fb2c41c940_0 .net "cout", 0 0, L_0x55fb2cf7a630;  alias, 1 drivers
S_0x55fb2cbccec0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbcbc00;
 .timescale 0 0;
P_0x55fb2ca77660 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbcd050 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbccec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7ae00 .functor OR 1, L_0x55fb2cf7ac20, L_0x55fb2cf7ad90, C4<0>, C4<0>;
v0x55fb2c46f2b0_0 .net "S", 0 0, L_0x55fb2cf7ac90;  1 drivers
v0x55fb2c46f370_0 .net "a", 0 0, L_0x55fb2cf7ae70;  1 drivers
v0x55fb2c46e360_0 .net "b", 0 0, L_0x55fb2cf7afa0;  1 drivers
v0x55fb2c46d9e0_0 .net "c_1", 0 0, L_0x55fb2cf7ac20;  1 drivers
v0x55fb2c46d540_0 .net "c_2", 0 0, L_0x55fb2cf7ad90;  1 drivers
v0x55fb2c46ca40_0 .net "cin", 0 0, L_0x55fb2cf7b0d0;  1 drivers
v0x55fb2c46baf0_0 .net "cout", 0 0, L_0x55fb2cf7ae00;  1 drivers
v0x55fb2c46bb90_0 .net "h_1_out", 0 0, L_0x55fb2cf7abb0;  1 drivers
S_0x55fb2cbcd1e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcd050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7abb0 .functor XOR 1, L_0x55fb2cf7ae70, L_0x55fb2cf7afa0, C4<0>, C4<0>;
L_0x55fb2cf7ac20 .functor AND 1, L_0x55fb2cf7ae70, L_0x55fb2cf7afa0, C4<1>, C4<1>;
v0x55fb2c474910_0 .net "S", 0 0, L_0x55fb2cf7abb0;  alias, 1 drivers
v0x55fb2c473f60_0 .net "a", 0 0, L_0x55fb2cf7ae70;  alias, 1 drivers
v0x55fb2c474020_0 .net "b", 0 0, L_0x55fb2cf7afa0;  alias, 1 drivers
v0x55fb2c471b20_0 .net "cout", 0 0, L_0x55fb2cf7ac20;  alias, 1 drivers
S_0x55fb2cbcd370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcd050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7ac90 .functor XOR 1, L_0x55fb2cf7abb0, L_0x55fb2cf7b0d0, C4<0>, C4<0>;
L_0x55fb2cf7ad90 .functor AND 1, L_0x55fb2cf7abb0, L_0x55fb2cf7b0d0, C4<1>, C4<1>;
v0x55fb2c470bd0_0 .net "S", 0 0, L_0x55fb2cf7ac90;  alias, 1 drivers
v0x55fb2c470250_0 .net "a", 0 0, L_0x55fb2cf7abb0;  alias, 1 drivers
v0x55fb2c470310_0 .net "b", 0 0, L_0x55fb2cf7b0d0;  alias, 1 drivers
v0x55fb2c46fdb0_0 .net "cout", 0 0, L_0x55fb2cf7ad90;  alias, 1 drivers
S_0x55fb2cbcd500 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbcbc00;
 .timescale 0 0;
P_0x55fb2c970950 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbcd690 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7b450 .functor OR 1, L_0x55fb2cf7b270, L_0x55fb2cf7b3e0, C4<0>, C4<0>;
v0x55fb2c4678d0_0 .net "S", 0 0, L_0x55fb2cf7b2e0;  1 drivers
v0x55fb2c467990_0 .net "a", 0 0, L_0x55fb2cf7b4c0;  1 drivers
v0x55fb2c467520_0 .net "b", 0 0, L_0x55fb2cf7b5f0;  1 drivers
v0x55fb2c466950_0 .net "c_1", 0 0, L_0x55fb2cf7b270;  1 drivers
v0x55fb2c465fd0_0 .net "c_2", 0 0, L_0x55fb2cf7b3e0;  1 drivers
v0x55fb2c465b30_0 .net "cin", 0 0, L_0x55fb2cf7b720;  1 drivers
v0x55fb2c473440_0 .net "cout", 0 0, L_0x55fb2cf7b450;  1 drivers
v0x55fb2c4734e0_0 .net "h_1_out", 0 0, L_0x55fb2cf7b200;  1 drivers
S_0x55fb2cbcd820 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcd690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7b200 .functor XOR 1, L_0x55fb2cf7b4c0, L_0x55fb2cf7b5f0, C4<0>, C4<0>;
L_0x55fb2cf7b270 .functor AND 1, L_0x55fb2cf7b4c0, L_0x55fb2cf7b5f0, C4<1>, C4<1>;
v0x55fb2c46b170_0 .net "S", 0 0, L_0x55fb2cf7b200;  alias, 1 drivers
v0x55fb2c46acd0_0 .net "a", 0 0, L_0x55fb2cf7b4c0;  alias, 1 drivers
v0x55fb2c46ad90_0 .net "b", 0 0, L_0x55fb2cf7b5f0;  alias, 1 drivers
v0x55fb2c46a1d0_0 .net "cout", 0 0, L_0x55fb2cf7b270;  alias, 1 drivers
S_0x55fb2cbcd9b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcd690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7b2e0 .functor XOR 1, L_0x55fb2cf7b200, L_0x55fb2cf7b720, C4<0>, C4<0>;
L_0x55fb2cf7b3e0 .functor AND 1, L_0x55fb2cf7b200, L_0x55fb2cf7b720, C4<1>, C4<1>;
v0x55fb2c469280_0 .net "S", 0 0, L_0x55fb2cf7b2e0;  alias, 1 drivers
v0x55fb2c468900_0 .net "a", 0 0, L_0x55fb2cf7b200;  alias, 1 drivers
v0x55fb2c4689c0_0 .net "b", 0 0, L_0x55fb2cf7b720;  alias, 1 drivers
v0x55fb2c468460_0 .net "cout", 0 0, L_0x55fb2cf7b3e0;  alias, 1 drivers
S_0x55fb2cbcdb40 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbcbc00;
 .timescale 0 0;
P_0x55fb2c4660c0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbcdcd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcdb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7bba0 .functor OR 1, L_0x55fb2cf7b9c0, L_0x55fb2cf7bb30, C4<0>, C4<0>;
v0x55fb2c45f120_0 .net "S", 0 0, L_0x55fb2cf7ba30;  1 drivers
v0x55fb2c45f1e0_0 .net "a", 0 0, L_0x55fb2cf7bc10;  1 drivers
v0x55fb2c45e620_0 .net "b", 0 0, L_0x55fb2cf7bd40;  1 drivers
v0x55fb2c45d6d0_0 .net "c_1", 0 0, L_0x55fb2cf7b9c0;  1 drivers
v0x55fb2c45cd50_0 .net "c_2", 0 0, L_0x55fb2cf7bb30;  1 drivers
v0x55fb2c45c8b0_0 .net "cin", 0 0, L_0x55fb2cf7bef0;  1 drivers
v0x55fb2c45bd20_0 .net "cout", 0 0, L_0x55fb2cf7bba0;  1 drivers
v0x55fb2c45bdc0_0 .net "h_1_out", 0 0, L_0x55fb2cf7b950;  1 drivers
S_0x55fb2cbcde60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcdcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7b950 .functor XOR 1, L_0x55fb2cf7bc10, L_0x55fb2cf7bd40, C4<0>, C4<0>;
L_0x55fb2cf7b9c0 .functor AND 1, L_0x55fb2cf7bc10, L_0x55fb2cf7bd40, C4<1>, C4<1>;
v0x55fb2c472ac0_0 .net "S", 0 0, L_0x55fb2cf7b950;  alias, 1 drivers
v0x55fb2c472620_0 .net "a", 0 0, L_0x55fb2cf7bc10;  alias, 1 drivers
v0x55fb2c4726e0_0 .net "b", 0 0, L_0x55fb2cf7bd40;  alias, 1 drivers
v0x55fb2c4632d0_0 .net "cout", 0 0, L_0x55fb2cf7b9c0;  alias, 1 drivers
S_0x55fb2cbcdff0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcdcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7ba30 .functor XOR 1, L_0x55fb2cf7b950, L_0x55fb2cf7bef0, C4<0>, C4<0>;
L_0x55fb2cf7bb30 .functor AND 1, L_0x55fb2cf7b950, L_0x55fb2cf7bef0, C4<1>, C4<1>;
v0x55fb2c460e90_0 .net "S", 0 0, L_0x55fb2cf7ba30;  alias, 1 drivers
v0x55fb2c45ff40_0 .net "a", 0 0, L_0x55fb2cf7b950;  alias, 1 drivers
v0x55fb2c460000_0 .net "b", 0 0, L_0x55fb2cf7bef0;  alias, 1 drivers
v0x55fb2c45f5c0_0 .net "cout", 0 0, L_0x55fb2cf7bb30;  alias, 1 drivers
S_0x55fb2cbce180 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c45ce40 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d050 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf6b470 .functor XOR 2, L_0x7fd0c513d050, L_0x55fb2cf5b9d0, C4<00>, C4<00>;
v0x55fb2c376910_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d050;  1 drivers
v0x55fb2c375f90_0 .net "a", 1 0, L_0x55fb2cf5b8a0;  alias, 1 drivers
v0x55fb2c375af0_0 .net "a_or_s", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c355c50_0 .net "b", 1 0, L_0x55fb2cf5b9d0;  alias, 1 drivers
v0x55fb2c355cf0_0 .net "cout", 0 0, L_0x55fb2cf6c870;  alias, 1 drivers
v0x55fb2c3552d0_0 .net "input_b", 1 0, L_0x55fb2cf6b470;  1 drivers
v0x55fb2c354e30_0 .net "out", 1 0, L_0x55fb2cf6c6a0;  alias, 1 drivers
S_0x55fb2cbce310 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbce180;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c458370 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c36fe80_0 .net "S", 1 0, L_0x55fb2cf6c6a0;  alias, 1 drivers
v0x55fb2c36ff40_0 .net "a", 1 0, L_0x55fb2cf5b8a0;  alias, 1 drivers
v0x55fb2c36fad0_0 .net "b", 1 0, L_0x55fb2cf6b470;  alias, 1 drivers
v0x55fb2c36fb90_0 .net "carin", 1 0, L_0x55fb2cf6c7d0;  1 drivers
v0x55fb2c36ef00_0 .net "cin", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c36e580_0 .net "cout", 0 0, L_0x55fb2cf6c870;  alias, 1 drivers
L_0x55fb2cf6bcc0 .part L_0x55fb2cf5b8a0, 1, 1;
L_0x55fb2cf6bdf0 .part L_0x55fb2cf6b470, 1, 1;
L_0x55fb2cf6bf20 .part L_0x55fb2cf6c7d0, 0, 1;
L_0x55fb2cf6c3b0 .part L_0x55fb2cf5b8a0, 0, 1;
L_0x55fb2cf6c4e0 .part L_0x55fb2cf6b470, 0, 1;
L_0x55fb2cf6c6a0 .concat8 [ 1 1 0 0], L_0x55fb2cf6c130, L_0x55fb2cf6b9f0;
L_0x55fb2cf6c7d0 .concat8 [ 1 1 0 0], L_0x55fb2cf6c340, L_0x55fb2cf6bc50;
L_0x55fb2cf6c870 .part L_0x55fb2cf6c7d0, 1, 1;
S_0x55fb2cbce4a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbce310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6c340 .functor OR 1, L_0x55fb2cf6c0c0, L_0x55fb2cf6c280, C4<0>, C4<0>;
v0x55fb2c450cd0_0 .net "S", 0 0, L_0x55fb2cf6c130;  1 drivers
v0x55fb2c450d90_0 .net "a", 0 0, L_0x55fb2cf6c3b0;  1 drivers
v0x55fb2c450920_0 .net "b", 0 0, L_0x55fb2cf6c4e0;  1 drivers
v0x55fb2c44fdf0_0 .net "c_1", 0 0, L_0x55fb2cf6c0c0;  1 drivers
v0x55fb2c44f5b0_0 .net "c_2", 0 0, L_0x55fb2cf6c280;  1 drivers
v0x55fb2c44f650_0 .net "cin", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c44f1b0_0 .net "cout", 0 0, L_0x55fb2cf6c340;  1 drivers
v0x55fb2c44f250_0 .net "h_1_out", 0 0, L_0x55fb2cf6c050;  1 drivers
S_0x55fb2cbce630 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6c050 .functor XOR 1, L_0x55fb2cf6c3b0, L_0x55fb2cf6c4e0, C4<0>, C4<0>;
L_0x55fb2cf6c0c0 .functor AND 1, L_0x55fb2cf6c3b0, L_0x55fb2cf6c4e0, C4<1>, C4<1>;
v0x55fb2c454570_0 .net "S", 0 0, L_0x55fb2cf6c050;  alias, 1 drivers
v0x55fb2c454630_0 .net "a", 0 0, L_0x55fb2cf6c3b0;  alias, 1 drivers
v0x55fb2c4540d0_0 .net "b", 0 0, L_0x55fb2cf6c4e0;  alias, 1 drivers
v0x55fb2c4535d0_0 .net "cout", 0 0, L_0x55fb2cf6c0c0;  alias, 1 drivers
S_0x55fb2cbce7c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6c130 .functor XOR 1, L_0x55fb2cf6c050, L_0x7fd0c51386e8, C4<0>, C4<0>;
L_0x55fb2cf6c280 .functor AND 1, L_0x55fb2cf6c050, L_0x7fd0c51386e8, C4<1>, C4<1>;
v0x55fb2c452680_0 .net "S", 0 0, L_0x55fb2cf6c130;  alias, 1 drivers
v0x55fb2c452740_0 .net "a", 0 0, L_0x55fb2cf6c050;  alias, 1 drivers
v0x55fb2c451d00_0 .net "b", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c451860_0 .net "cout", 0 0, L_0x55fb2cf6c280;  alias, 1 drivers
S_0x55fb2cbce950 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbce310;
 .timescale 0 0;
P_0x55fb2caa5150 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbceae0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbce950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6bc50 .functor OR 1, L_0x55fb2cf6b930, L_0x55fb2cf6bb90, C4<0>, C4<0>;
v0x55fb2c373720_0 .net "S", 0 0, L_0x55fb2cf6b9f0;  1 drivers
v0x55fb2c3737e0_0 .net "a", 0 0, L_0x55fb2cf6bcc0;  1 drivers
v0x55fb2c373280_0 .net "b", 0 0, L_0x55fb2cf6bdf0;  1 drivers
v0x55fb2c372780_0 .net "c_1", 0 0, L_0x55fb2cf6b930;  1 drivers
v0x55fb2c371830_0 .net "c_2", 0 0, L_0x55fb2cf6bb90;  1 drivers
v0x55fb2c370eb0_0 .net "cin", 0 0, L_0x55fb2cf6bf20;  1 drivers
v0x55fb2c370a10_0 .net "cout", 0 0, L_0x55fb2cf6bc50;  1 drivers
v0x55fb2c370ab0_0 .net "h_1_out", 0 0, L_0x55fb2cf6b820;  1 drivers
S_0x55fb2cbcec70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbceae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6b820 .functor XOR 1, L_0x55fb2cf6bcc0, L_0x55fb2cf6bdf0, C4<0>, C4<0>;
L_0x55fb2cf6b930 .functor AND 1, L_0x55fb2cf6bcc0, L_0x55fb2cf6bdf0, C4<1>, C4<1>;
v0x55fb2c457760_0 .net "S", 0 0, L_0x55fb2cf6b820;  alias, 1 drivers
v0x55fb2c456de0_0 .net "a", 0 0, L_0x55fb2cf6bcc0;  alias, 1 drivers
v0x55fb2c456ea0_0 .net "b", 0 0, L_0x55fb2cf6bdf0;  alias, 1 drivers
v0x55fb2c456940_0 .net "cout", 0 0, L_0x55fb2cf6b930;  alias, 1 drivers
S_0x55fb2cbcee00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbceae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6b9f0 .functor XOR 1, L_0x55fb2cf6b820, L_0x55fb2cf6bf20, C4<0>, C4<0>;
L_0x55fb2cf6bb90 .functor AND 1, L_0x55fb2cf6b820, L_0x55fb2cf6bf20, C4<1>, C4<1>;
v0x55fb2c377430_0 .net "S", 0 0, L_0x55fb2cf6b9f0;  alias, 1 drivers
v0x55fb2c374ff0_0 .net "a", 0 0, L_0x55fb2cf6b820;  alias, 1 drivers
v0x55fb2c3750b0_0 .net "b", 0 0, L_0x55fb2cf6bf20;  alias, 1 drivers
v0x55fb2c3740a0_0 .net "cout", 0 0, L_0x55fb2cf6bb90;  alias, 1 drivers
S_0x55fb2cbcef90 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c376080 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf6c960 .functor XOR 2, L_0x7fd0c513d098, L_0x55fb2cf5bca0, C4<00>, C4<00>;
v0x55fb2c359e50_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d098;  1 drivers
v0x55fb2c359280_0 .net "a", 1 0, L_0x55fb2cf5bb70;  alias, 1 drivers
v0x55fb2c359340_0 .net "a_or_s", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c358900_0 .net "b", 1 0, L_0x55fb2cf5bca0;  alias, 1 drivers
v0x55fb2c3589a0_0 .net "cout", 0 0, L_0x55fb2cf6d9d0;  alias, 1 drivers
v0x55fb2c358460_0 .net "input_b", 1 0, L_0x55fb2cf6c960;  1 drivers
v0x55fb2c35bbb0_0 .net "out", 1 0, L_0x55fb2cf6d800;  alias, 1 drivers
S_0x55fb2cbcf120 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbcef90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c87d9f0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c361600_0 .net "S", 1 0, L_0x55fb2cf6d800;  alias, 1 drivers
v0x55fb2c3616c0_0 .net "a", 1 0, L_0x55fb2cf5bb70;  alias, 1 drivers
v0x55fb2c361160_0 .net "b", 1 0, L_0x55fb2cf6c960;  alias, 1 drivers
v0x55fb2c361220_0 .net "carin", 1 0, L_0x55fb2cf6d930;  1 drivers
v0x55fb2c35c6d0_0 .net "cin", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c35a200_0 .net "cout", 0 0, L_0x55fb2cf6d9d0;  alias, 1 drivers
L_0x55fb2cf6ce70 .part L_0x55fb2cf5bb70, 1, 1;
L_0x55fb2cf6cfa0 .part L_0x55fb2cf6c960, 1, 1;
L_0x55fb2cf6d0d0 .part L_0x55fb2cf6d930, 0, 1;
L_0x55fb2cf6d510 .part L_0x55fb2cf5bb70, 0, 1;
L_0x55fb2cf6d640 .part L_0x55fb2cf6c960, 0, 1;
L_0x55fb2cf6d800 .concat8 [ 1 1 0 0], L_0x55fb2cf6d2e0, L_0x55fb2cf6cba0;
L_0x55fb2cf6d930 .concat8 [ 1 1 0 0], L_0x55fb2cf6d4a0, L_0x55fb2cf6ce00;
L_0x55fb2cf6d9d0 .part L_0x55fb2cf6d930, 1, 1;
S_0x55fb2cbcf2b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbcf120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6d4a0 .functor OR 1, L_0x55fb2cf6d270, L_0x55fb2cf6d430, C4<0>, C4<0>;
v0x55fb2c368d90_0 .net "S", 0 0, L_0x55fb2cf6d2e0;  1 drivers
v0x55fb2c368e50_0 .net "a", 0 0, L_0x55fb2cf6d510;  1 drivers
v0x55fb2c368410_0 .net "b", 0 0, L_0x55fb2cf6d640;  1 drivers
v0x55fb2c367f70_0 .net "c_1", 0 0, L_0x55fb2cf6d270;  1 drivers
v0x55fb2c3673e0_0 .net "c_2", 0 0, L_0x55fb2cf6d430;  1 drivers
v0x55fb2c367030_0 .net "cin", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c3670d0_0 .net "cout", 0 0, L_0x55fb2cf6d4a0;  1 drivers
v0x55fb2c366460_0 .net "h_1_out", 0 0, L_0x55fb2cf6d200;  1 drivers
S_0x55fb2cbcf440 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcf2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6d200 .functor XOR 1, L_0x55fb2cf6d510, L_0x55fb2cf6d640, C4<0>, C4<0>;
L_0x55fb2cf6d270 .functor AND 1, L_0x55fb2cf6d510, L_0x55fb2cf6d640, C4<1>, C4<1>;
v0x55fb2c352370_0 .net "S", 0 0, L_0x55fb2cf6d200;  alias, 1 drivers
v0x55fb2c353780_0 .net "a", 0 0, L_0x55fb2cf6d510;  alias, 1 drivers
v0x55fb2c353840_0 .net "b", 0 0, L_0x55fb2cf6d640;  alias, 1 drivers
v0x55fb2c352e00_0 .net "cout", 0 0, L_0x55fb2cf6d270;  alias, 1 drivers
S_0x55fb2cbcf5d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcf2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6d2e0 .functor XOR 1, L_0x55fb2cf6d200, L_0x7fd0c51386e8, C4<0>, C4<0>;
L_0x55fb2cf6d430 .functor AND 1, L_0x55fb2cf6d200, L_0x7fd0c51386e8, C4<1>, C4<1>;
v0x55fb2c352960_0 .net "S", 0 0, L_0x55fb2cf6d2e0;  alias, 1 drivers
v0x55fb2c352a20_0 .net "a", 0 0, L_0x55fb2cf6d200;  alias, 1 drivers
v0x55fb2c36c120_0 .net "b", 0 0, L_0x7fd0c51386e8;  alias, 1 drivers
v0x55fb2c369ce0_0 .net "cout", 0 0, L_0x55fb2cf6d430;  alias, 1 drivers
S_0x55fb2cbcf760 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbcf120;
 .timescale 0 0;
P_0x55fb2c368510 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbcf8f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbcf760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6ce00 .functor OR 1, L_0x55fb2cf6cae0, L_0x55fb2cf6cd40, C4<0>, C4<0>;
v0x55fb2c3605d0_0 .net "S", 0 0, L_0x55fb2cf6cba0;  1 drivers
v0x55fb2c360690_0 .net "a", 0 0, L_0x55fb2cf6ce70;  1 drivers
v0x55fb2c360220_0 .net "b", 0 0, L_0x55fb2cf6cfa0;  1 drivers
v0x55fb2c35f650_0 .net "c_1", 0 0, L_0x55fb2cf6cae0;  1 drivers
v0x55fb2c35ecd0_0 .net "c_2", 0 0, L_0x55fb2cf6cd40;  1 drivers
v0x55fb2c35e830_0 .net "cin", 0 0, L_0x55fb2cf6d0d0;  1 drivers
v0x55fb2c361f80_0 .net "cout", 0 0, L_0x55fb2cf6ce00;  1 drivers
v0x55fb2c362020_0 .net "h_1_out", 0 0, L_0x55fb2cf6c9d0;  1 drivers
S_0x55fb2cbcfa80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcf8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6c9d0 .functor XOR 1, L_0x55fb2cf6ce70, L_0x55fb2cf6cfa0, C4<0>, C4<0>;
L_0x55fb2cf6cae0 .functor AND 1, L_0x55fb2cf6ce70, L_0x55fb2cf6cfa0, C4<1>, C4<1>;
v0x55fb2c365ae0_0 .net "S", 0 0, L_0x55fb2cf6c9d0;  alias, 1 drivers
v0x55fb2c365640_0 .net "a", 0 0, L_0x55fb2cf6ce70;  alias, 1 drivers
v0x55fb2c365700_0 .net "b", 0 0, L_0x55fb2cf6cfa0;  alias, 1 drivers
v0x55fb2c36b600_0 .net "cout", 0 0, L_0x55fb2cf6cae0;  alias, 1 drivers
S_0x55fb2cbcfc10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcf8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6cba0 .functor XOR 1, L_0x55fb2cf6c9d0, L_0x55fb2cf6d0d0, C4<0>, C4<0>;
L_0x55fb2cf6cd40 .functor AND 1, L_0x55fb2cf6c9d0, L_0x55fb2cf6d0d0, C4<1>, C4<1>;
v0x55fb2c36ac80_0 .net "S", 0 0, L_0x55fb2cf6cba0;  alias, 1 drivers
v0x55fb2c36ad40_0 .net "a", 0 0, L_0x55fb2cf6c9d0;  alias, 1 drivers
v0x55fb2c36a7e0_0 .net "b", 0 0, L_0x55fb2cf6d0d0;  alias, 1 drivers
v0x55fb2c362aa0_0 .net "cout", 0 0, L_0x55fb2cf6cd40;  alias, 1 drivers
S_0x55fb2cbcfda0 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c35c7c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c3029f0_0 .net "S", 7 0, L_0x55fb2cf80a70;  alias, 1 drivers
v0x55fb2c302ab0_0 .net8 "a", 7 0, RS_0x7fd0c522da38;  alias, 2 drivers
v0x55fb2c302550_0 .net8 "b", 7 0, RS_0x7fd0c522da68;  alias, 2 drivers
v0x55fb2c302610_0 .net "carin", 7 0, L_0x55fb2cf80880;  1 drivers
v0x55fb2c305ca0_0 .net "cin", 0 0, L_0x55fb2cf7c990;  alias, 1 drivers
v0x55fb2c305320_0 .net "cout", 0 0, L_0x55fb2cf80fc0;  alias, 1 drivers
L_0x55fb2cf7d1f0 .part RS_0x7fd0c522da38, 1, 1;
L_0x55fb2cf7d3b0 .part RS_0x7fd0c522da68, 1, 1;
L_0x55fb2cf7d570 .part L_0x55fb2cf80880, 0, 1;
L_0x55fb2cf7d9b0 .part RS_0x7fd0c522da38, 2, 1;
L_0x55fb2cf7dae0 .part RS_0x7fd0c522da68, 2, 1;
L_0x55fb2cf7dc10 .part L_0x55fb2cf80880, 1, 1;
L_0x55fb2cf7e140 .part RS_0x7fd0c522da38, 3, 1;
L_0x55fb2cf7e270 .part RS_0x7fd0c522da68, 3, 1;
L_0x55fb2cf7e3f0 .part L_0x55fb2cf80880, 2, 1;
L_0x55fb2cf7e8d0 .part RS_0x7fd0c522da38, 4, 1;
L_0x55fb2cf7ea00 .part RS_0x7fd0c522da68, 4, 1;
L_0x55fb2cf7eb30 .part L_0x55fb2cf80880, 3, 1;
L_0x55fb2cf7f070 .part RS_0x7fd0c522da38, 5, 1;
L_0x55fb2cf7f2b0 .part RS_0x7fd0c522da68, 5, 1;
L_0x55fb2cf7f460 .part L_0x55fb2cf80880, 4, 1;
L_0x55fb2cf7f840 .part RS_0x7fd0c522da38, 6, 1;
L_0x55fb2cf7fa00 .part RS_0x7fd0c522da68, 6, 1;
L_0x55fb2cf7fb30 .part L_0x55fb2cf80880, 5, 1;
L_0x55fb2cf80020 .part RS_0x7fd0c522da38, 7, 1;
L_0x55fb2cf80150 .part RS_0x7fd0c522da68, 7, 1;
L_0x55fb2cf7fc60 .part L_0x55fb2cf80880, 6, 1;
L_0x55fb2cf807e0 .part RS_0x7fd0c522da38, 0, 1;
L_0x55fb2cf80940 .part RS_0x7fd0c522da68, 0, 1;
LS_0x55fb2cf80a70_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf804a0, L_0x55fb2cf7cf20, L_0x55fb2cf7d780, L_0x55fb2cf7de70;
LS_0x55fb2cf80a70_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf7e600, L_0x55fb2cf7ee40, L_0x55fb2cf7f570, L_0x55fb2cf7fde0;
L_0x55fb2cf80a70 .concat8 [ 4 4 0 0], LS_0x55fb2cf80a70_0_0, LS_0x55fb2cf80a70_0_4;
LS_0x55fb2cf80880_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cf80770, L_0x55fb2cf7d180, L_0x55fb2cf7d940, L_0x55fb2cf7e0d0;
LS_0x55fb2cf80880_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cf7e860, L_0x55fb2cf7f000, L_0x55fb2cf7f7d0, L_0x55fb2cf7ffb0;
L_0x55fb2cf80880 .concat8 [ 4 4 0 0], LS_0x55fb2cf80880_0_0, LS_0x55fb2cf80880_0_4;
L_0x55fb2cf80fc0 .part L_0x55fb2cf80880, 7, 1;
S_0x55fb2cbcff30 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf80770 .functor OR 1, L_0x55fb2cf80430, L_0x55fb2cf805f0, C4<0>, C4<0>;
v0x55fb2c33ef00_0 .net "S", 0 0, L_0x55fb2cf804a0;  1 drivers
v0x55fb2c33efc0_0 .net "a", 0 0, L_0x55fb2cf807e0;  1 drivers
v0x55fb2c33e400_0 .net "b", 0 0, L_0x55fb2cf80940;  1 drivers
v0x55fb2c33d4b0_0 .net "c_1", 0 0, L_0x55fb2cf80430;  1 drivers
v0x55fb2c33cb30_0 .net "c_2", 0 0, L_0x55fb2cf805f0;  1 drivers
v0x55fb2c33c690_0 .net "cin", 0 0, L_0x55fb2cf7c990;  alias, 1 drivers
v0x55fb2c33c730_0 .net "cout", 0 0, L_0x55fb2cf80770;  1 drivers
v0x55fb2c33bb00_0 .net "h_1_out", 0 0, L_0x55fb2cf803c0;  1 drivers
S_0x55fb2cbd00c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbcff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf803c0 .functor XOR 1, L_0x55fb2cf807e0, L_0x55fb2cf80940, C4<0>, C4<0>;
L_0x55fb2cf80430 .functor AND 1, L_0x55fb2cf807e0, L_0x55fb2cf80940, C4<1>, C4<1>;
v0x55fb2c35b230_0 .net "S", 0 0, L_0x55fb2cf803c0;  alias, 1 drivers
v0x55fb2c35ad90_0 .net "a", 0 0, L_0x55fb2cf807e0;  alias, 1 drivers
v0x55fb2c35ae50_0 .net "b", 0 0, L_0x55fb2cf80940;  alias, 1 drivers
v0x55fb2c3430b0_0 .net "cout", 0 0, L_0x55fb2cf80430;  alias, 1 drivers
S_0x55fb2cbd0250 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbcff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf804a0 .functor XOR 1, L_0x55fb2cf803c0, L_0x55fb2cf7c990, C4<0>, C4<0>;
L_0x55fb2cf805f0 .functor AND 1, L_0x55fb2cf803c0, L_0x55fb2cf7c990, C4<1>, C4<1>;
v0x55fb2c340c70_0 .net "S", 0 0, L_0x55fb2cf804a0;  alias, 1 drivers
v0x55fb2c340d30_0 .net "a", 0 0, L_0x55fb2cf803c0;  alias, 1 drivers
v0x55fb2c33fd20_0 .net "b", 0 0, L_0x55fb2cf7c990;  alias, 1 drivers
v0x55fb2c33f3a0_0 .net "cout", 0 0, L_0x55fb2cf805f0;  alias, 1 drivers
S_0x55fb2cbd03e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c33e500 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbd0570 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd03e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7d180 .functor OR 1, L_0x55fb2cf7ce60, L_0x55fb2cf7d0c0, C4<0>, C4<0>;
v0x55fb2c3218d0_0 .net "S", 0 0, L_0x55fb2cf7cf20;  1 drivers
v0x55fb2c321990_0 .net "a", 0 0, L_0x55fb2cf7d1f0;  1 drivers
v0x55fb2c320f50_0 .net "b", 0 0, L_0x55fb2cf7d3b0;  1 drivers
v0x55fb2c320ab0_0 .net "c_1", 0 0, L_0x55fb2cf7ce60;  1 drivers
v0x55fb2c31dff0_0 .net "c_2", 0 0, L_0x55fb2cf7d0c0;  1 drivers
v0x55fb2c31f400_0 .net "cin", 0 0, L_0x55fb2cf7d570;  1 drivers
v0x55fb2c31ea80_0 .net "cout", 0 0, L_0x55fb2cf7d180;  1 drivers
v0x55fb2c31eb20_0 .net "h_1_out", 0 0, L_0x55fb2cf7cda0;  1 drivers
S_0x55fb2cbd0700 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7cda0 .functor XOR 1, L_0x55fb2cf7d1f0, L_0x55fb2cf7d3b0, C4<0>, C4<0>;
L_0x55fb2cf7ce60 .functor AND 1, L_0x55fb2cf7d1f0, L_0x55fb2cf7d3b0, C4<1>, C4<1>;
v0x55fb2c33b750_0 .net "S", 0 0, L_0x55fb2cf7cda0;  alias, 1 drivers
v0x55fb2c33ab80_0 .net "a", 0 0, L_0x55fb2cf7d1f0;  alias, 1 drivers
v0x55fb2c33ac40_0 .net "b", 0 0, L_0x55fb2cf7d3b0;  alias, 1 drivers
v0x55fb2c33a200_0 .net "cout", 0 0, L_0x55fb2cf7ce60;  alias, 1 drivers
S_0x55fb2cbd0890 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7cf20 .functor XOR 1, L_0x55fb2cf7cda0, L_0x55fb2cf7d570, C4<0>, C4<0>;
L_0x55fb2cf7d0c0 .functor AND 1, L_0x55fb2cf7cda0, L_0x55fb2cf7d570, C4<1>, C4<1>;
v0x55fb2c342590_0 .net "S", 0 0, L_0x55fb2cf7cf20;  alias, 1 drivers
v0x55fb2c342650_0 .net "a", 0 0, L_0x55fb2cf7cda0;  alias, 1 drivers
v0x55fb2c341c10_0 .net "b", 0 0, L_0x55fb2cf7d570;  alias, 1 drivers
v0x55fb2c341770_0 .net "cout", 0 0, L_0x55fb2cf7d0c0;  alias, 1 drivers
S_0x55fb2cbd0a20 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c7f8650 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbd0bb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd0a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7d940 .functor OR 1, L_0x55fb2cf7d710, L_0x55fb2cf7d880, C4<0>, C4<0>;
v0x55fb2c333060_0 .net "S", 0 0, L_0x55fb2cf7d780;  1 drivers
v0x55fb2c333120_0 .net "a", 0 0, L_0x55fb2cf7d9b0;  1 drivers
v0x55fb2c332cb0_0 .net "b", 0 0, L_0x55fb2cf7dae0;  1 drivers
v0x55fb2c3320e0_0 .net "c_1", 0 0, L_0x55fb2cf7d710;  1 drivers
v0x55fb2c331760_0 .net "c_2", 0 0, L_0x55fb2cf7d880;  1 drivers
v0x55fb2c3312c0_0 .net "cin", 0 0, L_0x55fb2cf7dc10;  1 drivers
v0x55fb2c337280_0 .net "cout", 0 0, L_0x55fb2cf7d940;  1 drivers
v0x55fb2c337320_0 .net "h_1_out", 0 0, L_0x55fb2cf7d6a0;  1 drivers
S_0x55fb2cbd0d40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7d6a0 .functor XOR 1, L_0x55fb2cf7d9b0, L_0x55fb2cf7dae0, C4<0>, C4<0>;
L_0x55fb2cf7d710 .functor AND 1, L_0x55fb2cf7d9b0, L_0x55fb2cf7dae0, C4<1>, C4<1>;
v0x55fb2c31e5e0_0 .net "S", 0 0, L_0x55fb2cf7d6a0;  alias, 1 drivers
v0x55fb2c337da0_0 .net "a", 0 0, L_0x55fb2cf7d9b0;  alias, 1 drivers
v0x55fb2c337e60_0 .net "b", 0 0, L_0x55fb2cf7dae0;  alias, 1 drivers
v0x55fb2c335960_0 .net "cout", 0 0, L_0x55fb2cf7d710;  alias, 1 drivers
S_0x55fb2cbd0ed0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7d780 .functor XOR 1, L_0x55fb2cf7d6a0, L_0x55fb2cf7dc10, C4<0>, C4<0>;
L_0x55fb2cf7d880 .functor AND 1, L_0x55fb2cf7d6a0, L_0x55fb2cf7dc10, C4<1>, C4<1>;
v0x55fb2c334a10_0 .net "S", 0 0, L_0x55fb2cf7d780;  alias, 1 drivers
v0x55fb2c334ad0_0 .net "a", 0 0, L_0x55fb2cf7d6a0;  alias, 1 drivers
v0x55fb2c334090_0 .net "b", 0 0, L_0x55fb2cf7dc10;  alias, 1 drivers
v0x55fb2c333bf0_0 .net "cout", 0 0, L_0x55fb2cf7d880;  alias, 1 drivers
S_0x55fb2cbd1060 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c802f00 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbd11f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd1060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7e0d0 .functor OR 1, L_0x55fb2cf7ddb0, L_0x55fb2cf7e010, C4<0>, C4<0>;
v0x55fb2c32a950_0 .net "S", 0 0, L_0x55fb2cf7de70;  1 drivers
v0x55fb2c32aa10_0 .net "a", 0 0, L_0x55fb2cf7e140;  1 drivers
v0x55fb2c32a4b0_0 .net "b", 0 0, L_0x55fb2cf7e270;  1 drivers
v0x55fb2c32dc00_0 .net "c_1", 0 0, L_0x55fb2cf7ddb0;  1 drivers
v0x55fb2c32d280_0 .net "c_2", 0 0, L_0x55fb2cf7e010;  1 drivers
v0x55fb2c32cde0_0 .net "cin", 0 0, L_0x55fb2cf7e3f0;  1 drivers
v0x55fb2c328350_0 .net "cout", 0 0, L_0x55fb2cf7e0d0;  1 drivers
v0x55fb2c3283f0_0 .net "h_1_out", 0 0, L_0x55fb2cf7dd40;  1 drivers
S_0x55fb2cbd1380 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd11f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7dd40 .functor XOR 1, L_0x55fb2cf7e140, L_0x55fb2cf7e270, C4<0>, C4<0>;
L_0x55fb2cf7ddb0 .functor AND 1, L_0x55fb2cf7e140, L_0x55fb2cf7e270, C4<1>, C4<1>;
v0x55fb2c336900_0 .net "S", 0 0, L_0x55fb2cf7dd40;  alias, 1 drivers
v0x55fb2c336460_0 .net "a", 0 0, L_0x55fb2cf7e140;  alias, 1 drivers
v0x55fb2c336520_0 .net "b", 0 0, L_0x55fb2cf7e270;  alias, 1 drivers
v0x55fb2c32e720_0 .net "cout", 0 0, L_0x55fb2cf7ddb0;  alias, 1 drivers
S_0x55fb2cbd1510 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd11f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7de70 .functor XOR 1, L_0x55fb2cf7dd40, L_0x55fb2cf7e3f0, C4<0>, C4<0>;
L_0x55fb2cf7e010 .functor AND 1, L_0x55fb2cf7dd40, L_0x55fb2cf7e3f0, C4<1>, C4<1>;
v0x55fb2c32c250_0 .net "S", 0 0, L_0x55fb2cf7de70;  alias, 1 drivers
v0x55fb2c32bea0_0 .net "a", 0 0, L_0x55fb2cf7dd40;  alias, 1 drivers
v0x55fb2c32bf60_0 .net "b", 0 0, L_0x55fb2cf7e3f0;  alias, 1 drivers
v0x55fb2c32b2d0_0 .net "cout", 0 0, L_0x55fb2cf7e010;  alias, 1 drivers
S_0x55fb2cbd16a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c80a6d0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbd1830 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd16a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7e860 .functor OR 1, L_0x55fb2cf7e590, L_0x55fb2cf7e7a0, C4<0>, C4<0>;
v0x55fb2c326eb0_0 .net "S", 0 0, L_0x55fb2cf7e600;  1 drivers
v0x55fb2c326f70_0 .net "a", 0 0, L_0x55fb2cf7e8d0;  1 drivers
v0x55fb2c326a10_0 .net "b", 0 0, L_0x55fb2cf7ea00;  1 drivers
v0x55fb2c31b150_0 .net "c_1", 0 0, L_0x55fb2cf7e590;  1 drivers
v0x55fb2c318d10_0 .net "c_2", 0 0, L_0x55fb2cf7e7a0;  1 drivers
v0x55fb2c317dc0_0 .net "cin", 0 0, L_0x55fb2cf7eb30;  1 drivers
v0x55fb2c317440_0 .net "cout", 0 0, L_0x55fb2cf7e860;  1 drivers
v0x55fb2c3174e0_0 .net "h_1_out", 0 0, L_0x55fb2cf7e520;  1 drivers
S_0x55fb2cbd19c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd1830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7e520 .functor XOR 1, L_0x55fb2cf7e8d0, L_0x55fb2cf7ea00, C4<0>, C4<0>;
L_0x55fb2cf7e590 .functor AND 1, L_0x55fb2cf7e8d0, L_0x55fb2cf7ea00, C4<1>, C4<1>;
v0x55fb2c325e80_0 .net "S", 0 0, L_0x55fb2cf7e520;  alias, 1 drivers
v0x55fb2c325ad0_0 .net "a", 0 0, L_0x55fb2cf7e8d0;  alias, 1 drivers
v0x55fb2c325b90_0 .net "b", 0 0, L_0x55fb2cf7ea00;  alias, 1 drivers
v0x55fb2c324f00_0 .net "cout", 0 0, L_0x55fb2cf7e590;  alias, 1 drivers
S_0x55fb2cbd1b50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd1830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7e600 .functor XOR 1, L_0x55fb2cf7e520, L_0x55fb2cf7eb30, C4<0>, C4<0>;
L_0x55fb2cf7e7a0 .functor AND 1, L_0x55fb2cf7e520, L_0x55fb2cf7eb30, C4<1>, C4<1>;
v0x55fb2c324580_0 .net "S", 0 0, L_0x55fb2cf7e600;  alias, 1 drivers
v0x55fb2c3240e0_0 .net "a", 0 0, L_0x55fb2cf7e520;  alias, 1 drivers
v0x55fb2c3241a0_0 .net "b", 0 0, L_0x55fb2cf7eb30;  alias, 1 drivers
v0x55fb2c327830_0 .net "cout", 0 0, L_0x55fb2cf7e7a0;  alias, 1 drivers
S_0x55fb2cbd1ce0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c318e00 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbd1e70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7f000 .functor OR 1, L_0x55fb2cf7edd0, L_0x55fb2cf7ef40, C4<0>, C4<0>;
v0x55fb2c3137f0_0 .net "S", 0 0, L_0x55fb2cf7ee40;  1 drivers
v0x55fb2c3138b0_0 .net "a", 0 0, L_0x55fb2cf7f070;  1 drivers
v0x55fb2c312c20_0 .net "b", 0 0, L_0x55fb2cf7f2b0;  1 drivers
v0x55fb2c3122a0_0 .net "c_1", 0 0, L_0x55fb2cf7edd0;  1 drivers
v0x55fb2c31a630_0 .net "c_2", 0 0, L_0x55fb2cf7ef40;  1 drivers
v0x55fb2c319cb0_0 .net "cin", 0 0, L_0x55fb2cf7f460;  1 drivers
v0x55fb2c319810_0 .net "cout", 0 0, L_0x55fb2cf7f000;  1 drivers
v0x55fb2c3198b0_0 .net "h_1_out", 0 0, L_0x55fb2cf7ed60;  1 drivers
S_0x55fb2cbd2000 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7ed60 .functor XOR 1, L_0x55fb2cf7f070, L_0x55fb2cf7f2b0, C4<0>, C4<0>;
L_0x55fb2cf7edd0 .functor AND 1, L_0x55fb2cf7f070, L_0x55fb2cf7f2b0, C4<1>, C4<1>;
v0x55fb2c316fa0_0 .net "S", 0 0, L_0x55fb2cf7ed60;  alias, 1 drivers
v0x55fb2c3164a0_0 .net "a", 0 0, L_0x55fb2cf7f070;  alias, 1 drivers
v0x55fb2c316560_0 .net "b", 0 0, L_0x55fb2cf7f2b0;  alias, 1 drivers
v0x55fb2c315550_0 .net "cout", 0 0, L_0x55fb2cf7edd0;  alias, 1 drivers
S_0x55fb2cbd2190 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7ee40 .functor XOR 1, L_0x55fb2cf7ed60, L_0x55fb2cf7f460, C4<0>, C4<0>;
L_0x55fb2cf7ef40 .functor AND 1, L_0x55fb2cf7ed60, L_0x55fb2cf7f460, C4<1>, C4<1>;
v0x55fb2c314bd0_0 .net "S", 0 0, L_0x55fb2cf7ee40;  alias, 1 drivers
v0x55fb2c314730_0 .net "a", 0 0, L_0x55fb2cf7ed60;  alias, 1 drivers
v0x55fb2c3147f0_0 .net "b", 0 0, L_0x55fb2cf7f460;  alias, 1 drivers
v0x55fb2c313ba0_0 .net "cout", 0 0, L_0x55fb2cf7ef40;  alias, 1 drivers
S_0x55fb2cbd2320 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c82f050 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cbd24b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7f7d0 .functor OR 1, L_0x55fb2cf7f500, L_0x55fb2cf7f710, C4<0>, C4<0>;
v0x55fb2c2f65f0_0 .net "S", 0 0, L_0x55fb2cf7f570;  1 drivers
v0x55fb2c2f66b0_0 .net "a", 0 0, L_0x55fb2cf7f840;  1 drivers
v0x55fb2c30fe40_0 .net "b", 0 0, L_0x55fb2cf7fa00;  1 drivers
v0x55fb2c30da00_0 .net "c_1", 0 0, L_0x55fb2cf7f500;  1 drivers
v0x55fb2c30cab0_0 .net "c_2", 0 0, L_0x55fb2cf7f710;  1 drivers
v0x55fb2c30c130_0 .net "cin", 0 0, L_0x55fb2cf7fb30;  1 drivers
v0x55fb2c30bc90_0 .net "cout", 0 0, L_0x55fb2cf7f7d0;  1 drivers
v0x55fb2c30bd30_0 .net "h_1_out", 0 0, L_0x55fb2cf7ecf0;  1 drivers
S_0x55fb2cbd2640 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7ecf0 .functor XOR 1, L_0x55fb2cf7f840, L_0x55fb2cf7fa00, C4<0>, C4<0>;
L_0x55fb2cf7f500 .functor AND 1, L_0x55fb2cf7f840, L_0x55fb2cf7fa00, C4<1>, C4<1>;
v0x55fb2c2f9970_0 .net "S", 0 0, L_0x55fb2cf7ecf0;  alias, 1 drivers
v0x55fb2c2f8ff0_0 .net "a", 0 0, L_0x55fb2cf7f840;  alias, 1 drivers
v0x55fb2c2f90b0_0 .net "b", 0 0, L_0x55fb2cf7fa00;  alias, 1 drivers
v0x55fb2c2f8b50_0 .net "cout", 0 0, L_0x55fb2cf7f500;  alias, 1 drivers
S_0x55fb2cbd27d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7f570 .functor XOR 1, L_0x55fb2cf7ecf0, L_0x55fb2cf7fb30, C4<0>, C4<0>;
L_0x55fb2cf7f710 .functor AND 1, L_0x55fb2cf7ecf0, L_0x55fb2cf7fb30, C4<1>, C4<1>;
v0x55fb2c2f6000_0 .net "S", 0 0, L_0x55fb2cf7f570;  alias, 1 drivers
v0x55fb2c2f7410_0 .net "a", 0 0, L_0x55fb2cf7ecf0;  alias, 1 drivers
v0x55fb2c2f74d0_0 .net "b", 0 0, L_0x55fb2cf7fb30;  alias, 1 drivers
v0x55fb2c2f6a90_0 .net "cout", 0 0, L_0x55fb2cf7f710;  alias, 1 drivers
S_0x55fb2cbd2960 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cbcfda0;
 .timescale 0 0;
P_0x55fb2c836230 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cbd2af0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd2960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf7ffb0 .functor OR 1, L_0x55fb2cf7fd70, L_0x55fb2cf7fef0, C4<0>, C4<0>;
v0x55fb2c30e9a0_0 .net "S", 0 0, L_0x55fb2cf7fde0;  1 drivers
v0x55fb2c30ea60_0 .net "a", 0 0, L_0x55fb2cf80020;  1 drivers
v0x55fb2c30e500_0 .net "b", 0 0, L_0x55fb2cf80150;  1 drivers
v0x55fb2c3067c0_0 .net "c_1", 0 0, L_0x55fb2cf7fd70;  1 drivers
v0x55fb2c3042f0_0 .net "c_2", 0 0, L_0x55fb2cf7fef0;  1 drivers
v0x55fb2c303f40_0 .net "cin", 0 0, L_0x55fb2cf7fc60;  1 drivers
v0x55fb2c303370_0 .net "cout", 0 0, L_0x55fb2cf7ffb0;  1 drivers
v0x55fb2c303410_0 .net "h_1_out", 0 0, L_0x55fb2cf7fd00;  1 drivers
S_0x55fb2cbd2c80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7fd00 .functor XOR 1, L_0x55fb2cf80020, L_0x55fb2cf80150, C4<0>, C4<0>;
L_0x55fb2cf7fd70 .functor AND 1, L_0x55fb2cf80020, L_0x55fb2cf80150, C4<1>, C4<1>;
v0x55fb2c30b100_0 .net "S", 0 0, L_0x55fb2cf7fd00;  alias, 1 drivers
v0x55fb2c30ad50_0 .net "a", 0 0, L_0x55fb2cf80020;  alias, 1 drivers
v0x55fb2c30ae10_0 .net "b", 0 0, L_0x55fb2cf80150;  alias, 1 drivers
v0x55fb2c30a180_0 .net "cout", 0 0, L_0x55fb2cf7fd70;  alias, 1 drivers
S_0x55fb2cbd2e10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd2af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf7fde0 .functor XOR 1, L_0x55fb2cf7fd00, L_0x55fb2cf7fc60, C4<0>, C4<0>;
L_0x55fb2cf7fef0 .functor AND 1, L_0x55fb2cf7fd00, L_0x55fb2cf7fc60, C4<1>, C4<1>;
v0x55fb2c309800_0 .net "S", 0 0, L_0x55fb2cf7fde0;  alias, 1 drivers
v0x55fb2c309360_0 .net "a", 0 0, L_0x55fb2cf7fd00;  alias, 1 drivers
v0x55fb2c309420_0 .net "b", 0 0, L_0x55fb2cf7fc60;  alias, 1 drivers
v0x55fb2c30f320_0 .net "cout", 0 0, L_0x55fb2cf7fef0;  alias, 1 drivers
S_0x55fb2cbd2fa0 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf5bf80 .functor BUFZ 2, L_0x55fb2cf5b9d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf5c210 .functor BUFZ 2, L_0x55fb2cf5bca0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf5c310 .functor AND 1, L_0x55fb2cf5bee0, L_0x55fb2cf5c120, C4<1>, C4<1>;
L_0x55fb2cf5c470 .functor AND 1, L_0x55fb2cf5be40, L_0x55fb2cf5c080, C4<1>, C4<1>;
L_0x55fb2cf5cf20 .functor AND 1, L_0x55fb2cf5c8e0, L_0x55fb2cf5cd60, C4<1>, C4<1>;
L_0x55fb2cf5e2d0 .functor XOR 1, L_0x55fb2cf5ca80, L_0x55fb2cf5ceb0, C4<0>, C4<0>;
L_0x55fb2cf5f760 .functor BUFZ 2, L_0x55fb2cf5c380, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf5f8c0 .functor BUFZ 2, L_0x55fb2cf5f3b0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf61470 .functor BUFZ 2, L_0x55fb2cf5c4e0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf61610 .functor BUFZ 3, L_0x55fb2cf61110, C4<000>, C4<000>, C4<000>;
v0x55fb2c2714f0_0 .net "X", 1 0, L_0x55fb2cf5b9d0;  alias, 1 drivers
v0x55fb2c271050_0 .net "Xe", 0 0, L_0x55fb2cf5bee0;  1 drivers
v0x55fb2c277010_0 .net "Xn", 0 0, L_0x55fb2cf5be40;  1 drivers
v0x55fb2c276690_0 .net "Y", 1 0, L_0x55fb2cf5bca0;  alias, 1 drivers
v0x55fb2c2761f0_0 .net "Ye", 0 0, L_0x55fb2cf5c120;  1 drivers
v0x55fb2c276290_0 .net "Yn", 0 0, L_0x55fb2cf5c080;  1 drivers
v0x55fb2c26e4b0_0 .net "Z", 3 0, o0x7fd0c5227468;  alias, 0 drivers
v0x55fb2c26e550_0 .net *"_ivl_12", 0 0, L_0x55fb2cf5c310;  1 drivers
L_0x7fd0c5138148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c26bfe0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5138148;  1 drivers
v0x55fb2c26c080_0 .net *"_ivl_21", 0 0, L_0x55fb2cf5c470;  1 drivers
L_0x7fd0c5138190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c26bc30_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5138190;  1 drivers
v0x55fb2c26b060_0 .net *"_ivl_34", 0 0, L_0x55fb2cf5cf20;  1 drivers
L_0x7fd0c5138268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c26a6e0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5138268;  1 drivers
v0x55fb2c26a240_0 .net *"_ivl_4", 1 0, L_0x55fb2cf5bf80;  1 drivers
v0x55fb2c26d990_0 .net *"_ivl_50", 1 0, L_0x55fb2cf5f760;  1 drivers
v0x55fb2c26d010_0 .net *"_ivl_54", 1 0, L_0x55fb2cf5f8c0;  1 drivers
v0x55fb2c26cb70_0 .net *"_ivl_62", 1 0, L_0x55fb2cf61470;  1 drivers
v0x55fb2c26cc10_0 .net *"_ivl_66", 2 0, L_0x55fb2cf61610;  1 drivers
v0x55fb2c2680e0_0 .net *"_ivl_9", 1 0, L_0x55fb2cf5c210;  1 drivers
L_0x7fd0c5138220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c2681a0_0 .net "add", 0 0, L_0x7fd0c5138220;  1 drivers
L_0x7fd0c51382f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c522fdd8 .resolv tri, L_0x7fd0c51382f8, L_0x55fb2cf5f670;
v0x55fb2c265860_0 .net8 "big_z0", 2 0, RS_0x7fd0c522fdd8;  2 drivers
v0x55fb2c265920_0 .net "big_z0_z1", 2 0, L_0x55fb2cf61110;  1 drivers
L_0x7fd0c5138340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5232088 .resolv tri, L_0x7fd0c5138340, L_0x55fb2cf5f7d0;
v0x55fb2c264c90_0 .net8 "big_z1", 2 0, RS_0x7fd0c5232088;  2 drivers
L_0x7fd0c51383d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5231cc8 .resolv tri, L_0x7fd0c51383d0, L_0x55fb2cf61570;
v0x55fb2c264d50_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5231cc8;  2 drivers
L_0x7fd0c5138388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5231c98 .resolv tri, L_0x7fd0c5138388, L_0x55fb2cf613d0;
v0x55fb2c264310_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c5231c98;  2 drivers
v0x55fb2c2643b0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf612a0;  1 drivers
v0x55fb2c263e70_0 .net "cout_z1", 0 0, L_0x55fb2cf5f4f0;  1 drivers
v0x55fb2c263f10_0 .net "cout_z1_1", 0 0, L_0x55fb2cf5e1e0;  1 drivers
v0x55fb2c2675c0_0 .net "dummy_cout", 0 0, L_0x55fb2cf636c0;  1 drivers
v0x55fb2c267660_0 .net "signX", 0 0, L_0x55fb2cf5ca80;  1 drivers
v0x55fb2c266c40_0 .net "signY", 0 0, L_0x55fb2cf5ceb0;  1 drivers
v0x55fb2c2667a0_0 .net "sign_z3", 0 0, L_0x55fb2cf5e2d0;  1 drivers
L_0x7fd0c51381d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c266840_0 .net "sub", 0 0, L_0x7fd0c51381d8;  1 drivers
v0x55fb2c25af90_0 .net "z", 3 0, L_0x55fb2cf63430;  1 drivers
v0x55fb2c25b030_0 .net "z0", 1 0, L_0x55fb2cf5c380;  1 drivers
v0x55fb2c258b50_0 .net "z1", 1 0, L_0x55fb2cf5f3b0;  1 drivers
v0x55fb2c257c00_0 .net "z1_1", 1 0, L_0x55fb2cf5e0a0;  1 drivers
v0x55fb2c257ca0_0 .net "z2", 1 0, L_0x55fb2cf5c4e0;  1 drivers
v0x55fb2c257280_0 .net "z3", 1 0, L_0x55fb2cf5cf90;  1 drivers
v0x55fb2c257320_0 .net "z3_1", 0 0, L_0x55fb2cf5c8e0;  1 drivers
v0x55fb2c256de0_0 .net "z3_2", 0 0, L_0x55fb2cf5cd60;  1 drivers
L_0x55fb2cf5be40 .part L_0x55fb2cf5bf80, 1, 1;
L_0x55fb2cf5bee0 .part L_0x55fb2cf5bf80, 0, 1;
L_0x55fb2cf5c080 .part L_0x55fb2cf5c210, 1, 1;
L_0x55fb2cf5c120 .part L_0x55fb2cf5c210, 0, 1;
L_0x55fb2cf5c380 .concat8 [ 1 1 0 0], L_0x55fb2cf5c310, L_0x7fd0c5138148;
L_0x55fb2cf5c4e0 .concat8 [ 1 1 0 0], L_0x55fb2cf5c470, L_0x7fd0c5138190;
L_0x55fb2cf5cf90 .concat8 [ 1 1 0 0], L_0x55fb2cf5cf20, L_0x7fd0c5138268;
L_0x55fb2cf5f670 .part/pv L_0x55fb2cf5f760, 0, 2, 3;
L_0x55fb2cf5f7d0 .part/pv L_0x55fb2cf5f8c0, 1, 2, 3;
L_0x55fb2cf613d0 .part/pv L_0x55fb2cf61470, 2, 2, 4;
L_0x55fb2cf61570 .part/pv L_0x55fb2cf61610, 0, 3, 4;
S_0x55fb2cbd3130 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cbd2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c86f680 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513cf30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf5d120 .functor XOR 2, L_0x7fd0c513cf30, L_0x55fb2cf5c4e0, C4<00>, C4<00>;
v0x55fb2c3a5760_0 .net *"_ivl_0", 1 0, L_0x7fd0c513cf30;  1 drivers
v0x55fb2c3a4de0_0 .net "a", 1 0, L_0x55fb2cf5c380;  alias, 1 drivers
v0x55fb2c3a4ea0_0 .net "a_or_s", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c3a4940_0 .net "b", 1 0, L_0x55fb2cf5c4e0;  alias, 1 drivers
v0x55fb2c3a49e0_0 .net "cout", 0 0, L_0x55fb2cf5e1e0;  alias, 1 drivers
v0x55fb2c3a3e40_0 .net "input_b", 1 0, L_0x55fb2cf5d120;  1 drivers
v0x55fb2c3a2ef0_0 .net "out", 1 0, L_0x55fb2cf5e0a0;  alias, 1 drivers
S_0x55fb2cbd32c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd3130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c84fe70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c3a7fd0_0 .net "S", 1 0, L_0x55fb2cf5e0a0;  alias, 1 drivers
v0x55fb2c3a8090_0 .net "a", 1 0, L_0x55fb2cf5c380;  alias, 1 drivers
v0x55fb2c3a7650_0 .net "b", 1 0, L_0x55fb2cf5d120;  alias, 1 drivers
v0x55fb2c3a7710_0 .net "carin", 1 0, L_0x55fb2cf5e140;  1 drivers
v0x55fb2c3a71b0_0 .net "cin", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c3a66b0_0 .net "cout", 0 0, L_0x55fb2cf5e1e0;  alias, 1 drivers
L_0x55fb2cf5d680 .part L_0x55fb2cf5c380, 1, 1;
L_0x55fb2cf5d840 .part L_0x55fb2cf5d120, 1, 1;
L_0x55fb2cf5d970 .part L_0x55fb2cf5e140, 0, 1;
L_0x55fb2cf5ddb0 .part L_0x55fb2cf5c380, 0, 1;
L_0x55fb2cf5dee0 .part L_0x55fb2cf5d120, 0, 1;
L_0x55fb2cf5e0a0 .concat8 [ 1 1 0 0], L_0x55fb2cf5db80, L_0x55fb2cf5d3b0;
L_0x55fb2cf5e140 .concat8 [ 1 1 0 0], L_0x55fb2cf5dd40, L_0x55fb2cf5d610;
L_0x55fb2cf5e1e0 .part L_0x55fb2cf5e140, 1, 1;
S_0x55fb2cbd3450 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5dd40 .functor OR 1, L_0x55fb2cf5db10, L_0x55fb2cf5dc80, C4<0>, C4<0>;
v0x55fb2c2fc180_0 .net "S", 0 0, L_0x55fb2cf5db80;  1 drivers
v0x55fb2c2fc240_0 .net "a", 0 0, L_0x55fb2cf5ddb0;  1 drivers
v0x55fb2c2ff8d0_0 .net "b", 0 0, L_0x55fb2cf5dee0;  1 drivers
v0x55fb2c2fef50_0 .net "c_1", 0 0, L_0x55fb2cf5db10;  1 drivers
v0x55fb2c2feab0_0 .net "c_2", 0 0, L_0x55fb2cf5dc80;  1 drivers
v0x55fb2c3b2cb0_0 .net "cin", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c3b0870_0 .net "cout", 0 0, L_0x55fb2cf5dd40;  1 drivers
v0x55fb2c3b0910_0 .net "h_1_out", 0 0, L_0x55fb2cf5daa0;  1 drivers
S_0x55fb2cbd35e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd3450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5daa0 .functor XOR 1, L_0x55fb2cf5ddb0, L_0x55fb2cf5dee0, C4<0>, C4<0>;
L_0x55fb2cf5db10 .functor AND 1, L_0x55fb2cf5ddb0, L_0x55fb2cf5dee0, C4<1>, C4<1>;
v0x55fb2c304e80_0 .net "S", 0 0, L_0x55fb2cf5daa0;  alias, 1 drivers
v0x55fb2c3003f0_0 .net "a", 0 0, L_0x55fb2cf5ddb0;  alias, 1 drivers
v0x55fb2c3004b0_0 .net "b", 0 0, L_0x55fb2cf5dee0;  alias, 1 drivers
v0x55fb2c2fdf20_0 .net "cout", 0 0, L_0x55fb2cf5db10;  alias, 1 drivers
S_0x55fb2cbd3770 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd3450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5db80 .functor XOR 1, L_0x55fb2cf5daa0, L_0x7fd0c5138220, C4<0>, C4<0>;
L_0x55fb2cf5dc80 .functor AND 1, L_0x55fb2cf5daa0, L_0x7fd0c5138220, C4<1>, C4<1>;
v0x55fb2c2fdb70_0 .net "S", 0 0, L_0x55fb2cf5db80;  alias, 1 drivers
v0x55fb2c2fcfa0_0 .net "a", 0 0, L_0x55fb2cf5daa0;  alias, 1 drivers
v0x55fb2c2fd060_0 .net "b", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c2fc620_0 .net "cout", 0 0, L_0x55fb2cf5dc80;  alias, 1 drivers
S_0x55fb2cbd3900 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbd32c0;
 .timescale 0 0;
P_0x55fb2c9395d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbd3a90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd3900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5d610 .functor OR 1, L_0x55fb2cf5d2f0, L_0x55fb2cf5d550, C4<0>, C4<0>;
v0x55fb2c3ac290_0 .net "S", 0 0, L_0x55fb2cf5d3b0;  1 drivers
v0x55fb2c3ac350_0 .net "a", 0 0, L_0x55fb2cf5d680;  1 drivers
v0x55fb2c3ab790_0 .net "b", 0 0, L_0x55fb2cf5d840;  1 drivers
v0x55fb2c3aa840_0 .net "c_1", 0 0, L_0x55fb2cf5d2f0;  1 drivers
v0x55fb2c3a9ec0_0 .net "c_2", 0 0, L_0x55fb2cf5d550;  1 drivers
v0x55fb2c3a9a20_0 .net "cin", 0 0, L_0x55fb2cf5d970;  1 drivers
v0x55fb2c3a8f20_0 .net "cout", 0 0, L_0x55fb2cf5d610;  1 drivers
v0x55fb2c3a8fc0_0 .net "h_1_out", 0 0, L_0x55fb2cf5d1e0;  1 drivers
S_0x55fb2cbd3c20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd3a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5d1e0 .functor XOR 1, L_0x55fb2cf5d680, L_0x55fb2cf5d840, C4<0>, C4<0>;
L_0x55fb2cf5d2f0 .functor AND 1, L_0x55fb2cf5d680, L_0x55fb2cf5d840, C4<1>, C4<1>;
v0x55fb2c3af920_0 .net "S", 0 0, L_0x55fb2cf5d1e0;  alias, 1 drivers
v0x55fb2c3aefa0_0 .net "a", 0 0, L_0x55fb2cf5d680;  alias, 1 drivers
v0x55fb2c3af060_0 .net "b", 0 0, L_0x55fb2cf5d840;  alias, 1 drivers
v0x55fb2c3aeb00_0 .net "cout", 0 0, L_0x55fb2cf5d2f0;  alias, 1 drivers
S_0x55fb2cbd3db0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd3a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5d3b0 .functor XOR 1, L_0x55fb2cf5d1e0, L_0x55fb2cf5d970, C4<0>, C4<0>;
L_0x55fb2cf5d550 .functor AND 1, L_0x55fb2cf5d1e0, L_0x55fb2cf5d970, C4<1>, C4<1>;
v0x55fb2c3ae000_0 .net "S", 0 0, L_0x55fb2cf5d3b0;  alias, 1 drivers
v0x55fb2c3ad0b0_0 .net "a", 0 0, L_0x55fb2cf5d1e0;  alias, 1 drivers
v0x55fb2c3ad170_0 .net "b", 0 0, L_0x55fb2cf5d970;  alias, 1 drivers
v0x55fb2c3ac730_0 .net "cout", 0 0, L_0x55fb2cf5d550;  alias, 1 drivers
S_0x55fb2cbd3f40 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cbd2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8ff4b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf5e500 .functor XOR 2, L_0x55fb2cf5e460, L_0x55fb2cf5cf90, C4<00>, C4<00>;
v0x55fb2c39dda0_0 .net *"_ivl_0", 1 0, L_0x55fb2cf5e460;  1 drivers
L_0x7fd0c51382b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c39b960_0 .net *"_ivl_3", 0 0, L_0x7fd0c51382b0;  1 drivers
v0x55fb2c39aa10_0 .net "a", 1 0, L_0x55fb2cf5e0a0;  alias, 1 drivers
v0x55fb2c39aab0_0 .net "a_or_s", 0 0, L_0x55fb2cf5e2d0;  alias, 1 drivers
v0x55fb2c39a090_0 .net "b", 1 0, L_0x55fb2cf5cf90;  alias, 1 drivers
v0x55fb2c399bf0_0 .net "cout", 0 0, L_0x55fb2cf5f4f0;  alias, 1 drivers
v0x55fb2c399c90_0 .net "input_b", 1 0, L_0x55fb2cf5e500;  1 drivers
v0x55fb2c3990f0_0 .net "out", 1 0, L_0x55fb2cf5f3b0;  alias, 1 drivers
L_0x55fb2cf5e460 .concat [ 1 1 0 0], L_0x55fb2cf5e2d0, L_0x7fd0c51382b0;
S_0x55fb2cbd40d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c959ec0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c3484e0_0 .net "S", 1 0, L_0x55fb2cf5f3b0;  alias, 1 drivers
v0x55fb2c3485a0_0 .net "a", 1 0, L_0x55fb2cf5e0a0;  alias, 1 drivers
v0x55fb2c347b60_0 .net "b", 1 0, L_0x55fb2cf5e500;  alias, 1 drivers
v0x55fb2c347c00_0 .net "carin", 1 0, L_0x55fb2cf5f450;  1 drivers
v0x55fb2c3476c0_0 .net "cin", 0 0, L_0x55fb2cf5e2d0;  alias, 1 drivers
v0x55fb2c39e750_0 .net "cout", 0 0, L_0x55fb2cf5f4f0;  alias, 1 drivers
L_0x55fb2cf5ea60 .part L_0x55fb2cf5e0a0, 1, 1;
L_0x55fb2cf5eb90 .part L_0x55fb2cf5e500, 1, 1;
L_0x55fb2cf5ecc0 .part L_0x55fb2cf5f450, 0, 1;
L_0x55fb2cf5f150 .part L_0x55fb2cf5e0a0, 0, 1;
L_0x55fb2cf5f1f0 .part L_0x55fb2cf5e500, 0, 1;
L_0x55fb2cf5f3b0 .concat8 [ 1 1 0 0], L_0x55fb2cf5eed0, L_0x55fb2cf5e790;
L_0x55fb2cf5f450 .concat8 [ 1 1 0 0], L_0x55fb2cf5f0e0, L_0x55fb2cf5e9f0;
L_0x55fb2cf5f4f0 .part L_0x55fb2cf5f450, 1, 1;
S_0x55fb2cbd4260 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5f0e0 .functor OR 1, L_0x55fb2cf5ee60, L_0x55fb2cf5f020, C4<0>, C4<0>;
v0x55fb2c3b2190_0 .net "S", 0 0, L_0x55fb2cf5eed0;  1 drivers
v0x55fb2c3b2250_0 .net "a", 0 0, L_0x55fb2cf5f150;  1 drivers
v0x55fb2c3b1810_0 .net "b", 0 0, L_0x55fb2cf5f1f0;  1 drivers
v0x55fb2c3b1370_0 .net "c_1", 0 0, L_0x55fb2cf5ee60;  1 drivers
v0x55fb2c34ee70_0 .net "c_2", 0 0, L_0x55fb2cf5f020;  1 drivers
v0x55fb2c34c9a0_0 .net "cin", 0 0, L_0x55fb2cf5e2d0;  alias, 1 drivers
v0x55fb2c34c5f0_0 .net "cout", 0 0, L_0x55fb2cf5f0e0;  1 drivers
v0x55fb2c34c690_0 .net "h_1_out", 0 0, L_0x55fb2cf5edf0;  1 drivers
S_0x55fb2cbd43f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5edf0 .functor XOR 1, L_0x55fb2cf5f150, L_0x55fb2cf5f1f0, C4<0>, C4<0>;
L_0x55fb2cf5ee60 .functor AND 1, L_0x55fb2cf5f150, L_0x55fb2cf5f1f0, C4<1>, C4<1>;
v0x55fb2c3a2570_0 .net "S", 0 0, L_0x55fb2cf5edf0;  alias, 1 drivers
v0x55fb2c3a20d0_0 .net "a", 0 0, L_0x55fb2cf5f150;  alias, 1 drivers
v0x55fb2c3a2190_0 .net "b", 0 0, L_0x55fb2cf5f1f0;  alias, 1 drivers
v0x55fb2c3a1540_0 .net "cout", 0 0, L_0x55fb2cf5ee60;  alias, 1 drivers
S_0x55fb2cbd4580 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5eed0 .functor XOR 1, L_0x55fb2cf5edf0, L_0x55fb2cf5e2d0, C4<0>, C4<0>;
L_0x55fb2cf5f020 .functor AND 1, L_0x55fb2cf5edf0, L_0x55fb2cf5e2d0, C4<1>, C4<1>;
v0x55fb2c3a1190_0 .net "S", 0 0, L_0x55fb2cf5eed0;  alias, 1 drivers
v0x55fb2c3a05c0_0 .net "a", 0 0, L_0x55fb2cf5edf0;  alias, 1 drivers
v0x55fb2c3a0680_0 .net "b", 0 0, L_0x55fb2cf5e2d0;  alias, 1 drivers
v0x55fb2c39fce0_0 .net "cout", 0 0, L_0x55fb2cf5f020;  alias, 1 drivers
S_0x55fb2cbd4710 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbd40d0;
 .timescale 0 0;
P_0x55fb2c8bec80 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbd48a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5e9f0 .functor OR 1, L_0x55fb2cf5e6d0, L_0x55fb2cf5e930, C4<0>, C4<0>;
v0x55fb2c349000_0 .net "S", 0 0, L_0x55fb2cf5e790;  1 drivers
v0x55fb2c3490c0_0 .net "a", 0 0, L_0x55fb2cf5ea60;  1 drivers
v0x55fb2c346b30_0 .net "b", 0 0, L_0x55fb2cf5eb90;  1 drivers
v0x55fb2c346780_0 .net "c_1", 0 0, L_0x55fb2cf5e6d0;  1 drivers
v0x55fb2c345bb0_0 .net "c_2", 0 0, L_0x55fb2cf5e930;  1 drivers
v0x55fb2c345370_0 .net "cin", 0 0, L_0x55fb2cf5ecc0;  1 drivers
v0x55fb2c344f70_0 .net "cout", 0 0, L_0x55fb2cf5e9f0;  1 drivers
v0x55fb2c345010_0 .net "h_1_out", 0 0, L_0x55fb2cf5e5c0;  1 drivers
S_0x55fb2cbd4a30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd48a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5e5c0 .functor XOR 1, L_0x55fb2cf5ea60, L_0x55fb2cf5eb90, C4<0>, C4<0>;
L_0x55fb2cf5e6d0 .functor AND 1, L_0x55fb2cf5ea60, L_0x55fb2cf5eb90, C4<1>, C4<1>;
v0x55fb2c34ba20_0 .net "S", 0 0, L_0x55fb2cf5e5c0;  alias, 1 drivers
v0x55fb2c34b0a0_0 .net "a", 0 0, L_0x55fb2cf5ea60;  alias, 1 drivers
v0x55fb2c34b160_0 .net "b", 0 0, L_0x55fb2cf5eb90;  alias, 1 drivers
v0x55fb2c34ac00_0 .net "cout", 0 0, L_0x55fb2cf5e6d0;  alias, 1 drivers
S_0x55fb2cbd4bc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd48a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5e790 .functor XOR 1, L_0x55fb2cf5e5c0, L_0x55fb2cf5ecc0, C4<0>, C4<0>;
L_0x55fb2cf5e930 .functor AND 1, L_0x55fb2cf5e5c0, L_0x55fb2cf5ecc0, C4<1>, C4<1>;
v0x55fb2c34e350_0 .net "S", 0 0, L_0x55fb2cf5e790;  alias, 1 drivers
v0x55fb2c34d9d0_0 .net "a", 0 0, L_0x55fb2cf5e5c0;  alias, 1 drivers
v0x55fb2c34da90_0 .net "b", 0 0, L_0x55fb2cf5ecc0;  alias, 1 drivers
v0x55fb2c34d530_0 .net "cout", 0 0, L_0x55fb2cf5e930;  alias, 1 drivers
S_0x55fb2cbd4d50 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cbd2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8eb9e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513cf78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf5fa60 .functor XOR 3, L_0x7fd0c513cf78, RS_0x7fd0c522fdd8, C4<000>, C4<000>;
v0x55fb2c37e3b0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513cf78;  1 drivers
v0x55fb2c37df10_0 .net8 "a", 2 0, RS_0x7fd0c522fdd8;  alias, 2 drivers
v0x55fb2c37dfd0_0 .net "a_or_s", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c37d410_0 .net8 "b", 2 0, RS_0x7fd0c522fdd8;  alias, 2 drivers
v0x55fb2c37c4c0_0 .net "cout", 0 0, L_0x55fb2cf612a0;  alias, 1 drivers
v0x55fb2c37bb40_0 .net "input_b", 2 0, L_0x55fb2cf5fa60;  1 drivers
v0x55fb2c37b6a0_0 .net "out", 2 0, L_0x55fb2cf61110;  alias, 1 drivers
S_0x55fb2cbd4ee0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd4d50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8da8b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c38b7d0_0 .net "S", 2 0, L_0x55fb2cf61110;  alias, 1 drivers
v0x55fb2c38b890_0 .net8 "a", 2 0, RS_0x7fd0c522fdd8;  alias, 2 drivers
v0x55fb2c3820c0_0 .net "b", 2 0, L_0x55fb2cf5fa60;  alias, 1 drivers
v0x55fb2c382180_0 .net "carin", 2 0, L_0x55fb2cf611b0;  1 drivers
v0x55fb2c37fc80_0 .net "cin", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c37ed30_0 .net "cout", 0 0, L_0x55fb2cf612a0;  alias, 1 drivers
L_0x55fb2cf5ff70 .part RS_0x7fd0c522fdd8, 1, 1;
L_0x55fb2cf600a0 .part L_0x55fb2cf5fa60, 1, 1;
L_0x55fb2cf601d0 .part L_0x55fb2cf611b0, 0, 1;
L_0x55fb2cf606b0 .part RS_0x7fd0c522fdd8, 2, 1;
L_0x55fb2cf608f0 .part L_0x55fb2cf5fa60, 2, 1;
L_0x55fb2cf60a20 .part L_0x55fb2cf611b0, 1, 1;
L_0x55fb2cf60e60 .part RS_0x7fd0c522fdd8, 0, 1;
L_0x55fb2cf60f90 .part L_0x55fb2cf5fa60, 0, 1;
L_0x55fb2cf61110 .concat8 [ 1 1 1 0], L_0x55fb2cf60c30, L_0x55fb2cf5fca0, L_0x55fb2cf603e0;
L_0x55fb2cf611b0 .concat8 [ 1 1 1 0], L_0x55fb2cf60df0, L_0x55fb2cf5ff00, L_0x55fb2cf60640;
L_0x55fb2cf612a0 .part L_0x55fb2cf611b0, 2, 1;
S_0x55fb2cbd5070 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd4ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf60df0 .functor OR 1, L_0x55fb2cf60bc0, L_0x55fb2cf60d80, C4<0>, C4<0>;
v0x55fb2c394b10_0 .net "S", 0 0, L_0x55fb2cf60c30;  1 drivers
v0x55fb2c394bd0_0 .net "a", 0 0, L_0x55fb2cf60e60;  1 drivers
v0x55fb2c394010_0 .net "b", 0 0, L_0x55fb2cf60f90;  1 drivers
v0x55fb2c3930c0_0 .net "c_1", 0 0, L_0x55fb2cf60bc0;  1 drivers
v0x55fb2c392740_0 .net "c_2", 0 0, L_0x55fb2cf60d80;  1 drivers
v0x55fb2c3927e0_0 .net "cin", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c3922a0_0 .net "cout", 0 0, L_0x55fb2cf60df0;  1 drivers
v0x55fb2c392340_0 .net "h_1_out", 0 0, L_0x55fb2cf60b50;  1 drivers
S_0x55fb2cbd5200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf60b50 .functor XOR 1, L_0x55fb2cf60e60, L_0x55fb2cf60f90, C4<0>, C4<0>;
L_0x55fb2cf60bc0 .functor AND 1, L_0x55fb2cf60e60, L_0x55fb2cf60f90, C4<1>, C4<1>;
v0x55fb2c3981a0_0 .net "S", 0 0, L_0x55fb2cf60b50;  alias, 1 drivers
v0x55fb2c397820_0 .net "a", 0 0, L_0x55fb2cf60e60;  alias, 1 drivers
v0x55fb2c3978e0_0 .net "b", 0 0, L_0x55fb2cf60f90;  alias, 1 drivers
v0x55fb2c397380_0 .net "cout", 0 0, L_0x55fb2cf60bc0;  alias, 1 drivers
S_0x55fb2cbd5390 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf60c30 .functor XOR 1, L_0x55fb2cf60b50, L_0x7fd0c5138220, C4<0>, C4<0>;
L_0x55fb2cf60d80 .functor AND 1, L_0x55fb2cf60b50, L_0x7fd0c5138220, C4<1>, C4<1>;
v0x55fb2c396880_0 .net "S", 0 0, L_0x55fb2cf60c30;  alias, 1 drivers
v0x55fb2c395930_0 .net "a", 0 0, L_0x55fb2cf60b50;  alias, 1 drivers
v0x55fb2c3959f0_0 .net "b", 0 0, L_0x7fd0c5138220;  alias, 1 drivers
v0x55fb2c394fb0_0 .net "cout", 0 0, L_0x55fb2cf60d80;  alias, 1 drivers
S_0x55fb2cbd5520 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbd4ee0;
 .timescale 0 0;
P_0x55fb2c91cd40 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbd56b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd5520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5ff00 .functor OR 1, L_0x55fb2cf5fbe0, L_0x55fb2cf5fe40, C4<0>, C4<0>;
v0x55fb2c39c900_0 .net "S", 0 0, L_0x55fb2cf5fca0;  1 drivers
v0x55fb2c39c9c0_0 .net "a", 0 0, L_0x55fb2cf5ff70;  1 drivers
v0x55fb2c39c460_0 .net "b", 0 0, L_0x55fb2cf600a0;  1 drivers
v0x55fb2c38d110_0 .net "c_1", 0 0, L_0x55fb2cf5fbe0;  1 drivers
v0x55fb2c38acd0_0 .net "c_2", 0 0, L_0x55fb2cf5fe40;  1 drivers
v0x55fb2c389d80_0 .net "cin", 0 0, L_0x55fb2cf601d0;  1 drivers
v0x55fb2c389400_0 .net "cout", 0 0, L_0x55fb2cf5ff00;  1 drivers
v0x55fb2c3894a0_0 .net "h_1_out", 0 0, L_0x55fb2cf5fad0;  1 drivers
S_0x55fb2cbd5840 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5fad0 .functor XOR 1, L_0x55fb2cf5ff70, L_0x55fb2cf600a0, C4<0>, C4<0>;
L_0x55fb2cf5fbe0 .functor AND 1, L_0x55fb2cf5ff70, L_0x55fb2cf600a0, C4<1>, C4<1>;
v0x55fb2c391710_0 .net "S", 0 0, L_0x55fb2cf5fad0;  alias, 1 drivers
v0x55fb2c391360_0 .net "a", 0 0, L_0x55fb2cf5ff70;  alias, 1 drivers
v0x55fb2c391420_0 .net "b", 0 0, L_0x55fb2cf600a0;  alias, 1 drivers
v0x55fb2c390790_0 .net "cout", 0 0, L_0x55fb2cf5fbe0;  alias, 1 drivers
S_0x55fb2cbd59d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5fca0 .functor XOR 1, L_0x55fb2cf5fad0, L_0x55fb2cf601d0, C4<0>, C4<0>;
L_0x55fb2cf5fe40 .functor AND 1, L_0x55fb2cf5fad0, L_0x55fb2cf601d0, C4<1>, C4<1>;
v0x55fb2c38fe10_0 .net "S", 0 0, L_0x55fb2cf5fca0;  alias, 1 drivers
v0x55fb2c38f970_0 .net "a", 0 0, L_0x55fb2cf5fad0;  alias, 1 drivers
v0x55fb2c38fa30_0 .net "b", 0 0, L_0x55fb2cf601d0;  alias, 1 drivers
v0x55fb2c39d280_0 .net "cout", 0 0, L_0x55fb2cf5fe40;  alias, 1 drivers
S_0x55fb2cbd5b60 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbd4ee0;
 .timescale 0 0;
P_0x55fb2c929830 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbd5cf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf60640 .functor OR 1, L_0x55fb2cf60370, L_0x55fb2cf60580, C4<0>, C4<0>;
v0x55fb2c3857b0_0 .net "S", 0 0, L_0x55fb2cf603e0;  1 drivers
v0x55fb2c385870_0 .net "a", 0 0, L_0x55fb2cf606b0;  1 drivers
v0x55fb2c384be0_0 .net "b", 0 0, L_0x55fb2cf608f0;  1 drivers
v0x55fb2c3843a0_0 .net "c_1", 0 0, L_0x55fb2cf60370;  1 drivers
v0x55fb2c383fa0_0 .net "c_2", 0 0, L_0x55fb2cf60580;  1 drivers
v0x55fb2c38c5f0_0 .net "cin", 0 0, L_0x55fb2cf60a20;  1 drivers
v0x55fb2c38bc70_0 .net "cout", 0 0, L_0x55fb2cf60640;  1 drivers
v0x55fb2c38bd10_0 .net "h_1_out", 0 0, L_0x55fb2cf60300;  1 drivers
S_0x55fb2cbd5e80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf60300 .functor XOR 1, L_0x55fb2cf606b0, L_0x55fb2cf608f0, C4<0>, C4<0>;
L_0x55fb2cf60370 .functor AND 1, L_0x55fb2cf606b0, L_0x55fb2cf608f0, C4<1>, C4<1>;
v0x55fb2c388f60_0 .net "S", 0 0, L_0x55fb2cf60300;  alias, 1 drivers
v0x55fb2c388460_0 .net "a", 0 0, L_0x55fb2cf606b0;  alias, 1 drivers
v0x55fb2c388520_0 .net "b", 0 0, L_0x55fb2cf608f0;  alias, 1 drivers
v0x55fb2c387510_0 .net "cout", 0 0, L_0x55fb2cf60370;  alias, 1 drivers
S_0x55fb2cbd6010 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf603e0 .functor XOR 1, L_0x55fb2cf60300, L_0x55fb2cf60a20, C4<0>, C4<0>;
L_0x55fb2cf60580 .functor AND 1, L_0x55fb2cf60300, L_0x55fb2cf60a20, C4<1>, C4<1>;
v0x55fb2c386b90_0 .net "S", 0 0, L_0x55fb2cf603e0;  alias, 1 drivers
v0x55fb2c386c50_0 .net "a", 0 0, L_0x55fb2cf60300;  alias, 1 drivers
v0x55fb2c3866f0_0 .net "b", 0 0, L_0x55fb2cf60a20;  alias, 1 drivers
v0x55fb2c385b60_0 .net "cout", 0 0, L_0x55fb2cf60580;  alias, 1 drivers
S_0x55fb2cbd61a0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cbd2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c384090 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf5c670 .functor XOR 1, L_0x7fd0c51381d8, L_0x55fb2cf5bee0, C4<0>, C4<0>;
v0x55fb2c2b07a0_0 .net "a", 0 0, L_0x55fb2cf5be40;  alias, 1 drivers
v0x55fb2c2afc10_0 .net "a_or_s", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c2afcd0_0 .net "b", 0 0, L_0x55fb2cf5bee0;  alias, 1 drivers
v0x55fb2c2af860_0 .net "cout", 0 0, L_0x55fb2cf5ca80;  alias, 1 drivers
v0x55fb2c2aec90_0 .net "input_b", 0 0, L_0x55fb2cf5c670;  1 drivers
v0x55fb2c2ae310_0 .net "out", 0 0, L_0x55fb2cf5c8e0;  alias, 1 drivers
S_0x55fb2cbd6330 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c37c5b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf5ca80 .functor BUFZ 1, L_0x55fb2cf5c9c0, C4<0>, C4<0>, C4<0>;
v0x55fb2c2b34b0_0 .net "S", 0 0, L_0x55fb2cf5c8e0;  alias, 1 drivers
v0x55fb2c2b3010_0 .net "a", 0 0, L_0x55fb2cf5be40;  alias, 1 drivers
v0x55fb2c2b2510_0 .net "b", 0 0, L_0x55fb2cf5c670;  alias, 1 drivers
v0x55fb2c2b15c0_0 .net "carin", 0 0, L_0x55fb2cf5c9c0;  1 drivers
v0x55fb2c2b1680_0 .net "cin", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c2b0c40_0 .net "cout", 0 0, L_0x55fb2cf5ca80;  alias, 1 drivers
S_0x55fb2cbd64c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd6330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5c9c0 .functor OR 1, L_0x55fb2cf5c870, L_0x55fb2cf5c950, C4<0>, C4<0>;
v0x55fb2c380c20_0 .net "S", 0 0, L_0x55fb2cf5c8e0;  alias, 1 drivers
v0x55fb2c380ce0_0 .net "a", 0 0, L_0x55fb2cf5be40;  alias, 1 drivers
v0x55fb2c380780_0 .net "b", 0 0, L_0x55fb2cf5c670;  alias, 1 drivers
v0x55fb2c2b71c0_0 .net "c_1", 0 0, L_0x55fb2cf5c870;  1 drivers
v0x55fb2c2b4d80_0 .net "c_2", 0 0, L_0x55fb2cf5c950;  1 drivers
v0x55fb2c2b4e20_0 .net "cin", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c2b3e30_0 .net "cout", 0 0, L_0x55fb2cf5c9c0;  alias, 1 drivers
v0x55fb2c2b3ed0_0 .net "h_1_out", 0 0, L_0x55fb2cf5c800;  1 drivers
S_0x55fb2cbd6650 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5c800 .functor XOR 1, L_0x55fb2cf5be40, L_0x55fb2cf5c670, C4<0>, C4<0>;
L_0x55fb2cf5c870 .functor AND 1, L_0x55fb2cf5be40, L_0x55fb2cf5c670, C4<1>, C4<1>;
v0x55fb2c37ab10_0 .net "S", 0 0, L_0x55fb2cf5c800;  alias, 1 drivers
v0x55fb2c37abd0_0 .net "a", 0 0, L_0x55fb2cf5be40;  alias, 1 drivers
v0x55fb2c37a760_0 .net "b", 0 0, L_0x55fb2cf5c670;  alias, 1 drivers
v0x55fb2c379c30_0 .net "cout", 0 0, L_0x55fb2cf5c870;  alias, 1 drivers
S_0x55fb2cbd67e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd64c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5c8e0 .functor XOR 1, L_0x55fb2cf5c800, L_0x7fd0c51381d8, C4<0>, C4<0>;
L_0x55fb2cf5c950 .functor AND 1, L_0x55fb2cf5c800, L_0x7fd0c51381d8, C4<1>, C4<1>;
v0x55fb2c3793f0_0 .net "S", 0 0, L_0x55fb2cf5c8e0;  alias, 1 drivers
v0x55fb2c3794b0_0 .net "a", 0 0, L_0x55fb2cf5c800;  alias, 1 drivers
v0x55fb2c378ff0_0 .net "b", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c3815a0_0 .net "cout", 0 0, L_0x55fb2cf5c950;  alias, 1 drivers
S_0x55fb2cbd6970 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cbd2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2aed80 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf5caf0 .functor XOR 1, L_0x7fd0c51381d8, L_0x55fb2cf5c120, C4<0>, C4<0>;
v0x55fb2c2a6dc0_0 .net "a", 0 0, L_0x55fb2cf5c080;  alias, 1 drivers
v0x55fb2c2a6e80_0 .net "a_or_s", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c2a61f0_0 .net "b", 0 0, L_0x55fb2cf5c120;  alias, 1 drivers
v0x55fb2c2a6290_0 .net "cout", 0 0, L_0x55fb2cf5ceb0;  alias, 1 drivers
v0x55fb2c2a5870_0 .net "input_b", 0 0, L_0x55fb2cf5caf0;  1 drivers
v0x55fb2c2a53d0_0 .net "out", 0 0, L_0x55fb2cf5cd60;  alias, 1 drivers
S_0x55fb2cbd6b00 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca3cb70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf5ceb0 .functor BUFZ 1, L_0x55fb2cf5ce40, C4<0>, C4<0>, C4<0>;
v0x55fb2c2a9a70_0 .net "S", 0 0, L_0x55fb2cf5cd60;  alias, 1 drivers
v0x55fb2c2a8b20_0 .net "a", 0 0, L_0x55fb2cf5c080;  alias, 1 drivers
v0x55fb2c2a81a0_0 .net "b", 0 0, L_0x55fb2cf5caf0;  alias, 1 drivers
v0x55fb2c2a8240_0 .net "carin", 0 0, L_0x55fb2cf5ce40;  1 drivers
v0x55fb2c2a7d00_0 .net "cin", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c2a7170_0 .net "cout", 0 0, L_0x55fb2cf5ceb0;  alias, 1 drivers
S_0x55fb2cbd6c90 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd6b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf5ce40 .functor OR 1, L_0x55fb2cf5ccf0, L_0x55fb2cf5cdd0, C4<0>, C4<0>;
v0x55fb2c292100_0 .net "S", 0 0, L_0x55fb2cf5cd60;  alias, 1 drivers
v0x55fb2c2921c0_0 .net "a", 0 0, L_0x55fb2cf5c080;  alias, 1 drivers
v0x55fb2c293510_0 .net "b", 0 0, L_0x55fb2cf5caf0;  alias, 1 drivers
v0x55fb2c292b90_0 .net "c_1", 0 0, L_0x55fb2cf5ccf0;  1 drivers
v0x55fb2c2926f0_0 .net "c_2", 0 0, L_0x55fb2cf5cdd0;  1 drivers
v0x55fb2c292790_0 .net "cin", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c2abeb0_0 .net "cout", 0 0, L_0x55fb2cf5ce40;  alias, 1 drivers
v0x55fb2c2abf50_0 .net "h_1_out", 0 0, L_0x55fb2cf5cc80;  1 drivers
S_0x55fb2cbd6e20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd6c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5cc80 .functor XOR 1, L_0x55fb2cf5c080, L_0x55fb2cf5caf0, C4<0>, C4<0>;
L_0x55fb2cf5ccf0 .functor AND 1, L_0x55fb2cf5c080, L_0x55fb2cf5caf0, C4<1>, C4<1>;
v0x55fb2c2b66a0_0 .net "S", 0 0, L_0x55fb2cf5cc80;  alias, 1 drivers
v0x55fb2c2b5d20_0 .net "a", 0 0, L_0x55fb2cf5c080;  alias, 1 drivers
v0x55fb2c2b5de0_0 .net "b", 0 0, L_0x55fb2cf5caf0;  alias, 1 drivers
v0x55fb2c2b5880_0 .net "cout", 0 0, L_0x55fb2cf5ccf0;  alias, 1 drivers
S_0x55fb2cbd6fb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd6c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf5cd60 .functor XOR 1, L_0x55fb2cf5cc80, L_0x7fd0c51381d8, C4<0>, C4<0>;
L_0x55fb2cf5cdd0 .functor AND 1, L_0x55fb2cf5cc80, L_0x7fd0c51381d8, C4<1>, C4<1>;
v0x55fb2c2959e0_0 .net "S", 0 0, L_0x55fb2cf5cd60;  alias, 1 drivers
v0x55fb2c295060_0 .net "a", 0 0, L_0x55fb2cf5cc80;  alias, 1 drivers
v0x55fb2c295120_0 .net "b", 0 0, L_0x7fd0c51381d8;  alias, 1 drivers
v0x55fb2c294bc0_0 .net "cout", 0 0, L_0x55fb2cf5cdd0;  alias, 1 drivers
S_0x55fb2cbd7140 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cbd2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2a9b60 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c273980_0 .net "S", 3 0, L_0x55fb2cf63430;  alias, 1 drivers
v0x55fb2c273a40_0 .net8 "a", 3 0, RS_0x7fd0c5231c98;  alias, 2 drivers
v0x55fb2c272df0_0 .net8 "b", 3 0, RS_0x7fd0c5231cc8;  alias, 2 drivers
v0x55fb2c272eb0_0 .net "carin", 3 0, L_0x55fb2cf63540;  1 drivers
v0x55fb2c272a40_0 .net "cin", 0 0, L_0x55fb2cf612a0;  alias, 1 drivers
v0x55fb2c271e70_0 .net "cout", 0 0, L_0x55fb2cf636c0;  alias, 1 drivers
L_0x55fb2cf61b10 .part RS_0x7fd0c5231c98, 1, 1;
L_0x55fb2cf61cd0 .part RS_0x7fd0c5231cc8, 1, 1;
L_0x55fb2cf61e90 .part L_0x55fb2cf63540, 0, 1;
L_0x55fb2cf622d0 .part RS_0x7fd0c5231c98, 2, 1;
L_0x55fb2cf62400 .part RS_0x7fd0c5231cc8, 2, 1;
L_0x55fb2cf62530 .part L_0x55fb2cf63540, 1, 1;
L_0x55fb2cf62a60 .part RS_0x7fd0c5231c98, 3, 1;
L_0x55fb2cf62b90 .part RS_0x7fd0c5231cc8, 3, 1;
L_0x55fb2cf62d10 .part L_0x55fb2cf63540, 2, 1;
L_0x55fb2cf63260 .part RS_0x7fd0c5231c98, 0, 1;
L_0x55fb2cf63300 .part RS_0x7fd0c5231cc8, 0, 1;
L_0x55fb2cf63430 .concat8 [ 1 1 1 1], L_0x55fb2cf62f20, L_0x55fb2cf61840, L_0x55fb2cf620a0, L_0x55fb2cf62790;
L_0x55fb2cf63540 .concat8 [ 1 1 1 1], L_0x55fb2cf631f0, L_0x55fb2cf61aa0, L_0x55fb2cf62260, L_0x55fb2cf629f0;
L_0x55fb2cf636c0 .part L_0x55fb2cf63540, 3, 1;
S_0x55fb2cbd72d0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd7140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf631f0 .functor OR 1, L_0x55fb2cf62eb0, L_0x55fb2cf63070, C4<0>, C4<0>;
v0x55fb2c2a0070_0 .net "S", 0 0, L_0x55fb2cf62f20;  1 drivers
v0x55fb2c29f3e0_0 .net "a", 0 0, L_0x55fb2cf63260;  1 drivers
v0x55fb2c29ea60_0 .net "b", 0 0, L_0x55fb2cf63300;  1 drivers
v0x55fb2c29e5c0_0 .net "c_1", 0 0, L_0x55fb2cf62eb0;  1 drivers
v0x55fb2c2a1d10_0 .net "c_2", 0 0, L_0x55fb2cf63070;  1 drivers
v0x55fb2c2a1390_0 .net "cin", 0 0, L_0x55fb2cf612a0;  alias, 1 drivers
v0x55fb2c2a1430_0 .net "cout", 0 0, L_0x55fb2cf631f0;  1 drivers
v0x55fb2c2a0ef0_0 .net "h_1_out", 0 0, L_0x55fb2cf62e40;  1 drivers
S_0x55fb2cbd7460 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf62e40 .functor XOR 1, L_0x55fb2cf63260, L_0x55fb2cf63300, C4<0>, C4<0>;
L_0x55fb2cf62eb0 .functor AND 1, L_0x55fb2cf63260, L_0x55fb2cf63300, C4<1>, C4<1>;
v0x55fb2c2ab390_0 .net "S", 0 0, L_0x55fb2cf62e40;  alias, 1 drivers
v0x55fb2c2ab450_0 .net "a", 0 0, L_0x55fb2cf63260;  alias, 1 drivers
v0x55fb2c2aaa10_0 .net "b", 0 0, L_0x55fb2cf63300;  alias, 1 drivers
v0x55fb2c2aa570_0 .net "cout", 0 0, L_0x55fb2cf62eb0;  alias, 1 drivers
S_0x55fb2cbd75f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf62f20 .functor XOR 1, L_0x55fb2cf62e40, L_0x55fb2cf612a0, C4<0>, C4<0>;
L_0x55fb2cf63070 .functor AND 1, L_0x55fb2cf62e40, L_0x55fb2cf612a0, C4<1>, C4<1>;
v0x55fb2c2a2830_0 .net "S", 0 0, L_0x55fb2cf62f20;  alias, 1 drivers
v0x55fb2c2a28f0_0 .net "a", 0 0, L_0x55fb2cf62e40;  alias, 1 drivers
v0x55fb2c2a0360_0 .net "b", 0 0, L_0x55fb2cf612a0;  alias, 1 drivers
v0x55fb2c29ffb0_0 .net "cout", 0 0, L_0x55fb2cf63070;  alias, 1 drivers
S_0x55fb2cbd7780 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbd7140;
 .timescale 0 0;
P_0x55fb2c2a1e00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbd7910 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd7780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf61aa0 .functor OR 1, L_0x55fb2cf61780, L_0x55fb2cf619e0, C4<0>, C4<0>;
v0x55fb2c29b940_0 .net "S", 0 0, L_0x55fb2cf61840;  1 drivers
v0x55fb2c29ba00_0 .net "a", 0 0, L_0x55fb2cf61b10;  1 drivers
v0x55fb2c29afc0_0 .net "b", 0 0, L_0x55fb2cf61cd0;  1 drivers
v0x55fb2c29ab20_0 .net "c_1", 0 0, L_0x55fb2cf61780;  1 drivers
v0x55fb2c282e40_0 .net "c_2", 0 0, L_0x55fb2cf619e0;  1 drivers
v0x55fb2c280a00_0 .net "cin", 0 0, L_0x55fb2cf61e90;  1 drivers
v0x55fb2c27fab0_0 .net "cout", 0 0, L_0x55fb2cf61aa0;  1 drivers
v0x55fb2c27fb50_0 .net "h_1_out", 0 0, L_0x55fb2cf61710;  1 drivers
S_0x55fb2cbd7aa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf61710 .functor XOR 1, L_0x55fb2cf61b10, L_0x55fb2cf61cd0, C4<0>, C4<0>;
L_0x55fb2cf61780 .functor AND 1, L_0x55fb2cf61b10, L_0x55fb2cf61cd0, C4<1>, C4<1>;
v0x55fb2c29c460_0 .net "S", 0 0, L_0x55fb2cf61710;  alias, 1 drivers
v0x55fb2c299f90_0 .net "a", 0 0, L_0x55fb2cf61b10;  alias, 1 drivers
v0x55fb2c29a050_0 .net "b", 0 0, L_0x55fb2cf61cd0;  alias, 1 drivers
v0x55fb2c299be0_0 .net "cout", 0 0, L_0x55fb2cf61780;  alias, 1 drivers
S_0x55fb2cbd7c30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf61840 .functor XOR 1, L_0x55fb2cf61710, L_0x55fb2cf61e90, C4<0>, C4<0>;
L_0x55fb2cf619e0 .functor AND 1, L_0x55fb2cf61710, L_0x55fb2cf61e90, C4<1>, C4<1>;
v0x55fb2c299010_0 .net "S", 0 0, L_0x55fb2cf61840;  alias, 1 drivers
v0x55fb2c298690_0 .net "a", 0 0, L_0x55fb2cf61710;  alias, 1 drivers
v0x55fb2c298750_0 .net "b", 0 0, L_0x55fb2cf61e90;  alias, 1 drivers
v0x55fb2c2981f0_0 .net "cout", 0 0, L_0x55fb2cf619e0;  alias, 1 drivers
S_0x55fb2cbd7dc0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbd7140;
 .timescale 0 0;
P_0x55fb2c9a0af0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbd7f50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd7dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf62260 .functor OR 1, L_0x55fb2cf62030, L_0x55fb2cf621a0, C4<0>, C4<0>;
v0x55fb2c27b890_0 .net "S", 0 0, L_0x55fb2cf620a0;  1 drivers
v0x55fb2c27b950_0 .net "a", 0 0, L_0x55fb2cf622d0;  1 drivers
v0x55fb2c27b4e0_0 .net "b", 0 0, L_0x55fb2cf62400;  1 drivers
v0x55fb2c27a910_0 .net "c_1", 0 0, L_0x55fb2cf62030;  1 drivers
v0x55fb2c279f90_0 .net "c_2", 0 0, L_0x55fb2cf621a0;  1 drivers
v0x55fb2c282320_0 .net "cin", 0 0, L_0x55fb2cf62530;  1 drivers
v0x55fb2c2819a0_0 .net "cout", 0 0, L_0x55fb2cf62260;  1 drivers
v0x55fb2c281a40_0 .net "h_1_out", 0 0, L_0x55fb2cf61fc0;  1 drivers
S_0x55fb2cbd80e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf61fc0 .functor XOR 1, L_0x55fb2cf622d0, L_0x55fb2cf62400, C4<0>, C4<0>;
L_0x55fb2cf62030 .functor AND 1, L_0x55fb2cf622d0, L_0x55fb2cf62400, C4<1>, C4<1>;
v0x55fb2c27f130_0 .net "S", 0 0, L_0x55fb2cf61fc0;  alias, 1 drivers
v0x55fb2c27ec90_0 .net "a", 0 0, L_0x55fb2cf622d0;  alias, 1 drivers
v0x55fb2c27ed50_0 .net "b", 0 0, L_0x55fb2cf62400;  alias, 1 drivers
v0x55fb2c27e190_0 .net "cout", 0 0, L_0x55fb2cf62030;  alias, 1 drivers
S_0x55fb2cbd8270 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd7f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf620a0 .functor XOR 1, L_0x55fb2cf61fc0, L_0x55fb2cf62530, C4<0>, C4<0>;
L_0x55fb2cf621a0 .functor AND 1, L_0x55fb2cf61fc0, L_0x55fb2cf62530, C4<1>, C4<1>;
v0x55fb2c27d240_0 .net "S", 0 0, L_0x55fb2cf620a0;  alias, 1 drivers
v0x55fb2c27d300_0 .net "a", 0 0, L_0x55fb2cf61fc0;  alias, 1 drivers
v0x55fb2c27c8c0_0 .net "b", 0 0, L_0x55fb2cf62530;  alias, 1 drivers
v0x55fb2c27c420_0 .net "cout", 0 0, L_0x55fb2cf621a0;  alias, 1 drivers
S_0x55fb2cbd8400 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbd7140;
 .timescale 0 0;
P_0x55fb2c9bbdc0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbd8590 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf629f0 .functor OR 1, L_0x55fb2cf626d0, L_0x55fb2cf62930, C4<0>, C4<0>;
v0x55fb2c25e810_0 .net "S", 0 0, L_0x55fb2cf62790;  1 drivers
v0x55fb2c25e8d0_0 .net "a", 0 0, L_0x55fb2cf62a60;  1 drivers
v0x55fb2c25e370_0 .net "b", 0 0, L_0x55fb2cf62b90;  1 drivers
v0x55fb2c277b30_0 .net "c_1", 0 0, L_0x55fb2cf626d0;  1 drivers
v0x55fb2c2756f0_0 .net "c_2", 0 0, L_0x55fb2cf62930;  1 drivers
v0x55fb2c2747a0_0 .net "cin", 0 0, L_0x55fb2cf62d10;  1 drivers
v0x55fb2c273e20_0 .net "cout", 0 0, L_0x55fb2cf629f0;  1 drivers
v0x55fb2c273ec0_0 .net "h_1_out", 0 0, L_0x55fb2cf62660;  1 drivers
S_0x55fb2cbd8720 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd8590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf62660 .functor XOR 1, L_0x55fb2cf62a60, L_0x55fb2cf62b90, C4<0>, C4<0>;
L_0x55fb2cf626d0 .functor AND 1, L_0x55fb2cf62a60, L_0x55fb2cf62b90, C4<1>, C4<1>;
v0x55fb2c281500_0 .net "S", 0 0, L_0x55fb2cf62660;  alias, 1 drivers
v0x55fb2c261660_0 .net "a", 0 0, L_0x55fb2cf62a60;  alias, 1 drivers
v0x55fb2c261720_0 .net "b", 0 0, L_0x55fb2cf62b90;  alias, 1 drivers
v0x55fb2c260ce0_0 .net "cout", 0 0, L_0x55fb2cf626d0;  alias, 1 drivers
S_0x55fb2cbd88b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd8590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf62790 .functor XOR 1, L_0x55fb2cf62660, L_0x55fb2cf62d10, C4<0>, C4<0>;
L_0x55fb2cf62930 .functor AND 1, L_0x55fb2cf62660, L_0x55fb2cf62d10, C4<1>, C4<1>;
v0x55fb2c260840_0 .net "S", 0 0, L_0x55fb2cf62790;  alias, 1 drivers
v0x55fb2c25dd80_0 .net "a", 0 0, L_0x55fb2cf62660;  alias, 1 drivers
v0x55fb2c25de40_0 .net "b", 0 0, L_0x55fb2cf62d10;  alias, 1 drivers
v0x55fb2c25f190_0 .net "cout", 0 0, L_0x55fb2cf62930;  alias, 1 drivers
S_0x55fb2cbd8c50 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf634d0 .functor BUFZ 2, L_0x55fb2cf5b8a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf63bf0 .functor BUFZ 2, L_0x55fb2cf5bb70, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf63c60 .functor AND 1, L_0x55fb2cf638d0, L_0x55fb2cf63ab0, C4<1>, C4<1>;
L_0x55fb2c25e410 .functor AND 1, L_0x55fb2cf63830, L_0x55fb2cf63a10, C4<1>, C4<1>;
L_0x55fb2cf64ea0 .functor AND 1, L_0x55fb2cf647a0, L_0x55fb2cf64ce0, C4<1>, C4<1>;
L_0x55fb2cf66160 .functor XOR 1, L_0x55fb2cf648f0, L_0x55fb2cf64e30, C4<0>, C4<0>;
L_0x55fb2cf67700 .functor BUFZ 2, L_0x55fb2cf63cd0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf67860 .functor BUFZ 2, L_0x55fb2cf67350, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf69410 .functor BUFZ 2, L_0x55fb2c29b060, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf695b0 .functor BUFZ 3, L_0x55fb2cf690b0, C4<000>, C4<000>, C4<000>;
v0x55fb2c4dd500_0 .net "X", 1 0, L_0x55fb2cf5b8a0;  alias, 1 drivers
v0x55fb2c4dd060_0 .net "Xe", 0 0, L_0x55fb2cf638d0;  1 drivers
v0x55fb2c4dd120_0 .net "Xn", 0 0, L_0x55fb2cf63830;  1 drivers
v0x55fb2c4dc560_0 .net "Y", 1 0, L_0x55fb2cf5bb70;  alias, 1 drivers
v0x55fb2c4dc600_0 .net "Ye", 0 0, L_0x55fb2cf63ab0;  1 drivers
v0x55fb2c4db610_0 .net "Yn", 0 0, L_0x55fb2cf63a10;  1 drivers
v0x55fb2c4db6b0_0 .net "Z", 3 0, o0x7fd0c5227648;  alias, 0 drivers
v0x55fb2c4dac90_0 .net *"_ivl_12", 0 0, L_0x55fb2cf63c60;  1 drivers
L_0x7fd0c5138418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4dad30_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5138418;  1 drivers
v0x55fb2c4da7f0_0 .net *"_ivl_21", 0 0, L_0x55fb2c25e410;  1 drivers
L_0x7fd0c5138460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4da890_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5138460;  1 drivers
v0x55fb2c4d9cf0_0 .net *"_ivl_34", 0 0, L_0x55fb2cf64ea0;  1 drivers
L_0x7fd0c5138538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4d9db0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5138538;  1 drivers
v0x55fb2c4d8da0_0 .net *"_ivl_4", 1 0, L_0x55fb2cf634d0;  1 drivers
v0x55fb2c4d8420_0 .net *"_ivl_50", 1 0, L_0x55fb2cf67700;  1 drivers
v0x55fb2c4d7f80_0 .net *"_ivl_54", 1 0, L_0x55fb2cf67860;  1 drivers
v0x55fb2c4d7480_0 .net *"_ivl_62", 1 0, L_0x55fb2cf69410;  1 drivers
v0x55fb2c4d7520_0 .net *"_ivl_66", 2 0, L_0x55fb2cf695b0;  1 drivers
v0x55fb2c4d5bb0_0 .net *"_ivl_9", 1 0, L_0x55fb2cf63bf0;  1 drivers
L_0x7fd0c51384f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4d5c70_0 .net "add", 0 0, L_0x7fd0c51384f0;  1 drivers
L_0x7fd0c51385c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5234338 .resolv tri, L_0x7fd0c51385c8, L_0x55fb2cf67610;
v0x55fb2c4d4b80_0 .net8 "big_z0", 2 0, RS_0x7fd0c5234338;  2 drivers
v0x55fb2c4d4c40_0 .net "big_z0_z1", 2 0, L_0x55fb2cf690b0;  1 drivers
L_0x7fd0c5138610 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52365e8 .resolv tri, L_0x7fd0c5138610, L_0x55fb2cf67770;
v0x55fb2c4d47d0_0 .net8 "big_z1", 2 0, RS_0x7fd0c52365e8;  2 drivers
L_0x7fd0c51386a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5236228 .resolv tri, L_0x7fd0c51386a0, L_0x55fb2cf69510;
v0x55fb2c4d4890_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5236228;  2 drivers
L_0x7fd0c5138658 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c52361f8 .resolv tri, L_0x7fd0c5138658, L_0x55fb2cf69370;
v0x55fb2c4d3de0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c52361f8;  2 drivers
v0x55fb2c4d36e0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf69240;  1 drivers
v0x55fb2c4d3780_0 .net "cout_z1", 0 0, L_0x55fb2cf67490;  1 drivers
v0x55fb2c4f9b50_0 .net "cout_z1_1", 0 0, L_0x55fb2cf66070;  1 drivers
v0x55fb2c4f91d0_0 .net "dummy_cout", 0 0, L_0x55fb2cf6b660;  1 drivers
v0x55fb2c4f9270_0 .net "signX", 0 0, L_0x55fb2cf648f0;  1 drivers
v0x55fb2c4f8d30_0 .net "signY", 0 0, L_0x55fb2cf64e30;  1 drivers
v0x55fb2c3bed80_0 .net "sign_z3", 0 0, L_0x55fb2cf66160;  1 drivers
L_0x7fd0c51384a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2c3bee20_0 .net "sub", 0 0, L_0x7fd0c51384a8;  1 drivers
v0x55fb2c3c83b0_0 .net "z", 3 0, L_0x55fb2cf6b3d0;  1 drivers
v0x55fb2c3c8450_0 .net "z0", 1 0, L_0x55fb2cf63cd0;  1 drivers
v0x55fb2c3c5f70_0 .net "z1", 1 0, L_0x55fb2cf67350;  1 drivers
v0x55fb2c3c5020_0 .net "z1_1", 1 0, L_0x55fb2cf65ee0;  1 drivers
v0x55fb2c3c50c0_0 .net "z2", 1 0, L_0x55fb2c29b060;  1 drivers
v0x55fb2c3c46a0_0 .net "z3", 1 0, L_0x55fb2cf64f10;  1 drivers
v0x55fb2c3c4740_0 .net "z3_1", 0 0, L_0x55fb2cf647a0;  1 drivers
v0x55fb2c3c4200_0 .net "z3_2", 0 0, L_0x55fb2cf64ce0;  1 drivers
L_0x55fb2cf63830 .part L_0x55fb2cf634d0, 1, 1;
L_0x55fb2cf638d0 .part L_0x55fb2cf634d0, 0, 1;
L_0x55fb2cf63a10 .part L_0x55fb2cf63bf0, 1, 1;
L_0x55fb2cf63ab0 .part L_0x55fb2cf63bf0, 0, 1;
L_0x55fb2cf63cd0 .concat8 [ 1 1 0 0], L_0x55fb2cf63c60, L_0x7fd0c5138418;
L_0x55fb2c29b060 .concat8 [ 1 1 0 0], L_0x55fb2c25e410, L_0x7fd0c5138460;
L_0x55fb2cf64f10 .concat8 [ 1 1 0 0], L_0x55fb2cf64ea0, L_0x7fd0c5138538;
L_0x55fb2cf67610 .part/pv L_0x55fb2cf67700, 0, 2, 3;
L_0x55fb2cf67770 .part/pv L_0x55fb2cf67860, 1, 2, 3;
L_0x55fb2cf69370 .part/pv L_0x55fb2cf69410, 2, 2, 4;
L_0x55fb2cf69510 .part/pv L_0x55fb2cf695b0, 0, 3, 4;
S_0x55fb2cbd8de0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cbd8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2757e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513cfc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf64fb0 .functor XOR 2, L_0x7fd0c513cfc0, L_0x55fb2c29b060, C4<00>, C4<00>;
v0x55fb2c2491a0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513cfc0;  1 drivers
v0x55fb2c24f160_0 .net "a", 1 0, L_0x55fb2cf63cd0;  alias, 1 drivers
v0x55fb2c24f220_0 .net "a_or_s", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c24e7e0_0 .net "b", 1 0, L_0x55fb2c29b060;  alias, 1 drivers
v0x55fb2c24e880_0 .net "cout", 0 0, L_0x55fb2cf66070;  alias, 1 drivers
v0x55fb2c24e340_0 .net "input_b", 1 0, L_0x55fb2cf64fb0;  1 drivers
v0x55fb2c246600_0 .net "out", 1 0, L_0x55fb2cf65ee0;  alias, 1 drivers
S_0x55fb2cbd8f70 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd8de0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c258c40 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c24af40_0 .net "S", 1 0, L_0x55fb2cf65ee0;  alias, 1 drivers
v0x55fb2c24b000_0 .net "a", 1 0, L_0x55fb2cf63cd0;  alias, 1 drivers
v0x55fb2c24ab90_0 .net "b", 1 0, L_0x55fb2cf64fb0;  alias, 1 drivers
v0x55fb2c24ac50_0 .net "carin", 1 0, L_0x55fb2cf65f80;  1 drivers
v0x55fb2c249fc0_0 .net "cin", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c249640_0 .net "cout", 0 0, L_0x55fb2cf66070;  alias, 1 drivers
L_0x55fb2cf654c0 .part L_0x55fb2cf63cd0, 1, 1;
L_0x55fb2cf65680 .part L_0x55fb2cf64fb0, 1, 1;
L_0x55fb2cf657b0 .part L_0x55fb2cf65f80, 0, 1;
L_0x55fb2cf65bf0 .part L_0x55fb2cf63cd0, 0, 1;
L_0x55fb2cf65d20 .part L_0x55fb2cf64fb0, 0, 1;
L_0x55fb2cf65ee0 .concat8 [ 1 1 0 0], L_0x55fb2cf659c0, L_0x55fb2cf651f0;
L_0x55fb2cf65f80 .concat8 [ 1 1 0 0], L_0x55fb2cf65b80, L_0x55fb2cf65450;
L_0x55fb2cf66070 .part L_0x55fb2cf65f80, 1, 1;
S_0x55fb2cbd9100 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd8f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf65b80 .functor OR 1, L_0x55fb2cf65950, L_0x55fb2cf65ac0, C4<0>, C4<0>;
v0x55fb2c253630_0 .net "S", 0 0, L_0x55fb2cf659c0;  1 drivers
v0x55fb2c2536f0_0 .net "a", 0 0, L_0x55fb2cf65bf0;  1 drivers
v0x55fb2c252a60_0 .net "b", 0 0, L_0x55fb2cf65d20;  1 drivers
v0x55fb2c2520e0_0 .net "c_1", 0 0, L_0x55fb2cf65950;  1 drivers
v0x55fb2c25a470_0 .net "c_2", 0 0, L_0x55fb2cf65ac0;  1 drivers
v0x55fb2c259af0_0 .net "cin", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c259650_0 .net "cout", 0 0, L_0x55fb2cf65b80;  1 drivers
v0x55fb2c2596f0_0 .net "h_1_out", 0 0, L_0x55fb2cf658e0;  1 drivers
S_0x55fb2cbd9290 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf658e0 .functor XOR 1, L_0x55fb2cf65bf0, L_0x55fb2cf65d20, C4<0>, C4<0>;
L_0x55fb2cf65950 .functor AND 1, L_0x55fb2cf65bf0, L_0x55fb2cf65d20, C4<1>, C4<1>;
v0x55fb2c256e80_0 .net "S", 0 0, L_0x55fb2cf658e0;  alias, 1 drivers
v0x55fb2c2562e0_0 .net "a", 0 0, L_0x55fb2cf65bf0;  alias, 1 drivers
v0x55fb2c256380_0 .net "b", 0 0, L_0x55fb2cf65d20;  alias, 1 drivers
v0x55fb2c255390_0 .net "cout", 0 0, L_0x55fb2cf65950;  alias, 1 drivers
S_0x55fb2cbd9420 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd9100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf659c0 .functor XOR 1, L_0x55fb2cf658e0, L_0x7fd0c51384f0, C4<0>, C4<0>;
L_0x55fb2cf65ac0 .functor AND 1, L_0x55fb2cf658e0, L_0x7fd0c51384f0, C4<1>, C4<1>;
v0x55fb2c254a10_0 .net "S", 0 0, L_0x55fb2cf659c0;  alias, 1 drivers
v0x55fb2c254ad0_0 .net "a", 0 0, L_0x55fb2cf658e0;  alias, 1 drivers
v0x55fb2c254570_0 .net "b", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c2539e0_0 .net "cout", 0 0, L_0x55fb2cf65ac0;  alias, 1 drivers
S_0x55fb2cbd95b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbd8f70;
 .timescale 0 0;
P_0x55fb2c9fe0a0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbd9740 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbd95b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf65450 .functor OR 1, L_0x55fb2cf65130, L_0x55fb2cf65390, C4<0>, C4<0>;
v0x55fb2c236430_0 .net "S", 0 0, L_0x55fb2cf651f0;  1 drivers
v0x55fb2c2364f0_0 .net "a", 0 0, L_0x55fb2cf654c0;  1 drivers
v0x55fb2c24fc80_0 .net "b", 0 0, L_0x55fb2cf65680;  1 drivers
v0x55fb2c24d840_0 .net "c_1", 0 0, L_0x55fb2cf65130;  1 drivers
v0x55fb2c24c8f0_0 .net "c_2", 0 0, L_0x55fb2cf65390;  1 drivers
v0x55fb2c24bf70_0 .net "cin", 0 0, L_0x55fb2cf657b0;  1 drivers
v0x55fb2c24bad0_0 .net "cout", 0 0, L_0x55fb2cf65450;  1 drivers
v0x55fb2c24bb70_0 .net "h_1_out", 0 0, L_0x55fb2cf65020;  1 drivers
S_0x55fb2cbd98d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd9740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf65020 .functor XOR 1, L_0x55fb2cf654c0, L_0x55fb2cf65680, C4<0>, C4<0>;
L_0x55fb2cf65130 .functor AND 1, L_0x55fb2cf654c0, L_0x55fb2cf65680, C4<1>, C4<1>;
v0x55fb2c2397b0_0 .net "S", 0 0, L_0x55fb2cf65020;  alias, 1 drivers
v0x55fb2c238e30_0 .net "a", 0 0, L_0x55fb2cf654c0;  alias, 1 drivers
v0x55fb2c238ef0_0 .net "b", 0 0, L_0x55fb2cf65680;  alias, 1 drivers
v0x55fb2c238990_0 .net "cout", 0 0, L_0x55fb2cf65130;  alias, 1 drivers
S_0x55fb2cbd9a60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd9740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf651f0 .functor XOR 1, L_0x55fb2cf65020, L_0x55fb2cf657b0, C4<0>, C4<0>;
L_0x55fb2cf65390 .functor AND 1, L_0x55fb2cf65020, L_0x55fb2cf657b0, C4<1>, C4<1>;
v0x55fb2c235e40_0 .net "S", 0 0, L_0x55fb2cf651f0;  alias, 1 drivers
v0x55fb2c237250_0 .net "a", 0 0, L_0x55fb2cf65020;  alias, 1 drivers
v0x55fb2c237310_0 .net "b", 0 0, L_0x55fb2cf657b0;  alias, 1 drivers
v0x55fb2c2368d0_0 .net "cout", 0 0, L_0x55fb2cf65390;  alias, 1 drivers
S_0x55fb2cbd9bf0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cbd8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca21590 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf66390 .functor XOR 2, L_0x55fb2cf662f0, L_0x55fb2cf64f10, C4<00>, C4<00>;
v0x55fb2c2e9c50_0 .net *"_ivl_0", 1 0, L_0x55fb2cf662f0;  1 drivers
L_0x7fd0c5138580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c2e97b0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5138580;  1 drivers
v0x55fb2c2e8cb0_0 .net "a", 1 0, L_0x55fb2cf65ee0;  alias, 1 drivers
v0x55fb2c2e8d50_0 .net "a_or_s", 0 0, L_0x55fb2cf66160;  alias, 1 drivers
v0x55fb2c2e7d60_0 .net "b", 1 0, L_0x55fb2cf64f10;  alias, 1 drivers
v0x55fb2c2e73e0_0 .net "cout", 0 0, L_0x55fb2cf67490;  alias, 1 drivers
v0x55fb2c2e7480_0 .net "input_b", 1 0, L_0x55fb2cf66390;  1 drivers
v0x55fb2c2e6f40_0 .net "out", 1 0, L_0x55fb2cf67350;  alias, 1 drivers
L_0x55fb2cf662f0 .concat [ 1 1 0 0], L_0x55fb2cf66160, L_0x7fd0c5138580;
S_0x55fb2cbd9d80 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbd9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c91a290 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c2ec4c0_0 .net "S", 1 0, L_0x55fb2cf67350;  alias, 1 drivers
v0x55fb2c2ec580_0 .net "a", 1 0, L_0x55fb2cf65ee0;  alias, 1 drivers
v0x55fb2c2ec020_0 .net "b", 1 0, L_0x55fb2cf66390;  alias, 1 drivers
v0x55fb2c2ec0c0_0 .net "carin", 1 0, L_0x55fb2cf673f0;  1 drivers
v0x55fb2c2eb520_0 .net "cin", 0 0, L_0x55fb2cf66160;  alias, 1 drivers
v0x55fb2c2ea5d0_0 .net "cout", 0 0, L_0x55fb2cf67490;  alias, 1 drivers
L_0x55fb2cf668f0 .part L_0x55fb2cf65ee0, 1, 1;
L_0x55fb2cf66a20 .part L_0x55fb2cf66390, 1, 1;
L_0x55fb2cf66b50 .part L_0x55fb2cf673f0, 0, 1;
L_0x55fb2cf670f0 .part L_0x55fb2cf65ee0, 0, 1;
L_0x55fb2cf67190 .part L_0x55fb2cf66390, 0, 1;
L_0x55fb2cf67350 .concat8 [ 1 1 0 0], L_0x55fb2cf66d60, L_0x55fb2cf66620;
L_0x55fb2cf673f0 .concat8 [ 1 1 0 0], L_0x55fb2cf67080, L_0x55fb2cf66880;
L_0x55fb2cf67490 .part L_0x55fb2cf673f0, 1, 1;
S_0x55fb2cbd9f10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbd9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf67080 .functor OR 1, L_0x55fb2cf66cf0, L_0x55fb2cf66eb0, C4<0>, C4<0>;
v0x55fb2c245160_0 .net "S", 0 0, L_0x55fb2cf66d60;  1 drivers
v0x55fb2c245220_0 .net "a", 0 0, L_0x55fb2cf670f0;  1 drivers
v0x55fb2c244cc0_0 .net "b", 0 0, L_0x55fb2cf67190;  1 drivers
v0x55fb2c240230_0 .net "c_1", 0 0, L_0x55fb2cf66cf0;  1 drivers
v0x55fb2c23dd60_0 .net "c_2", 0 0, L_0x55fb2cf66eb0;  1 drivers
v0x55fb2c23d9b0_0 .net "cin", 0 0, L_0x55fb2cf66160;  alias, 1 drivers
v0x55fb2c23cde0_0 .net "cout", 0 0, L_0x55fb2cf67080;  1 drivers
v0x55fb2c23ce80_0 .net "h_1_out", 0 0, L_0x55fb2cf66c80;  1 drivers
S_0x55fb2cbda0a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbd9f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf66c80 .functor XOR 1, L_0x55fb2cf670f0, L_0x55fb2cf67190, C4<0>, C4<0>;
L_0x55fb2cf66cf0 .functor AND 1, L_0x55fb2cf670f0, L_0x55fb2cf67190, C4<1>, C4<1>;
v0x55fb2c244130_0 .net "S", 0 0, L_0x55fb2cf66c80;  alias, 1 drivers
v0x55fb2c243d80_0 .net "a", 0 0, L_0x55fb2cf670f0;  alias, 1 drivers
v0x55fb2c243e40_0 .net "b", 0 0, L_0x55fb2cf67190;  alias, 1 drivers
v0x55fb2c2431b0_0 .net "cout", 0 0, L_0x55fb2cf66cf0;  alias, 1 drivers
S_0x55fb2cbda230 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbd9f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf66d60 .functor XOR 1, L_0x55fb2cf66c80, L_0x55fb2cf66160, C4<0>, C4<0>;
L_0x55fb2cf66eb0 .functor AND 1, L_0x55fb2cf66c80, L_0x55fb2cf66160, C4<1>, C4<1>;
v0x55fb2c242830_0 .net "S", 0 0, L_0x55fb2cf66d60;  alias, 1 drivers
v0x55fb2c242390_0 .net "a", 0 0, L_0x55fb2cf66c80;  alias, 1 drivers
v0x55fb2c242450_0 .net "b", 0 0, L_0x55fb2cf66160;  alias, 1 drivers
v0x55fb2c245ae0_0 .net "cout", 0 0, L_0x55fb2cf66eb0;  alias, 1 drivers
S_0x55fb2cbda3c0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbd9d80;
 .timescale 0 0;
P_0x55fb2c93c3e0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbda550 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbda3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf66880 .functor OR 1, L_0x55fb2cf66560, L_0x55fb2cf667c0, C4<0>, C4<0>;
v0x55fb2c2f0600_0 .net "S", 0 0, L_0x55fb2cf66620;  1 drivers
v0x55fb2c2f06c0_0 .net "a", 0 0, L_0x55fb2cf668f0;  1 drivers
v0x55fb2c2ef6b0_0 .net "b", 0 0, L_0x55fb2cf66a20;  1 drivers
v0x55fb2c2eed30_0 .net "c_1", 0 0, L_0x55fb2cf66560;  1 drivers
v0x55fb2c2ee890_0 .net "c_2", 0 0, L_0x55fb2cf667c0;  1 drivers
v0x55fb2c2edd90_0 .net "cin", 0 0, L_0x55fb2cf66b50;  1 drivers
v0x55fb2c2ece40_0 .net "cout", 0 0, L_0x55fb2cf66880;  1 drivers
v0x55fb2c2ecee0_0 .net "h_1_out", 0 0, L_0x55fb2cf66450;  1 drivers
S_0x55fb2cbda6e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbda550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf66450 .functor XOR 1, L_0x55fb2cf668f0, L_0x55fb2cf66a20, C4<0>, C4<0>;
L_0x55fb2cf66560 .functor AND 1, L_0x55fb2cf668f0, L_0x55fb2cf66a20, C4<1>, C4<1>;
v0x55fb2c23c460_0 .net "S", 0 0, L_0x55fb2cf66450;  alias, 1 drivers
v0x55fb2c23bfc0_0 .net "a", 0 0, L_0x55fb2cf668f0;  alias, 1 drivers
v0x55fb2c23c080_0 .net "b", 0 0, L_0x55fb2cf66a20;  alias, 1 drivers
v0x55fb2c23f710_0 .net "cout", 0 0, L_0x55fb2cf66560;  alias, 1 drivers
S_0x55fb2cbda870 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbda550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf66620 .functor XOR 1, L_0x55fb2cf66450, L_0x55fb2cf66b50, C4<0>, C4<0>;
L_0x55fb2cf667c0 .functor AND 1, L_0x55fb2cf66450, L_0x55fb2cf66b50, C4<1>, C4<1>;
v0x55fb2c23ed90_0 .net "S", 0 0, L_0x55fb2cf66620;  alias, 1 drivers
v0x55fb2c23e8f0_0 .net "a", 0 0, L_0x55fb2cf66450;  alias, 1 drivers
v0x55fb2c23e9b0_0 .net "b", 0 0, L_0x55fb2cf66b50;  alias, 1 drivers
v0x55fb2c2f2a40_0 .net "cout", 0 0, L_0x55fb2cf667c0;  alias, 1 drivers
S_0x55fb2cbdaa00 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cbd8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6a2cc0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf67a00 .functor XOR 3, L_0x7fd0c513d008, RS_0x7fd0c5234338, C4<000>, C4<000>;
v0x55fb2c2d9980_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d008;  1 drivers
v0x55fb2c2d8e80_0 .net8 "a", 2 0, RS_0x7fd0c5234338;  alias, 2 drivers
v0x55fb2c2d8f40_0 .net "a_or_s", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c2d7f30_0 .net8 "b", 2 0, RS_0x7fd0c5234338;  alias, 2 drivers
v0x55fb2c2d75b0_0 .net "cout", 0 0, L_0x55fb2cf69240;  alias, 1 drivers
v0x55fb2c2d7110_0 .net "input_b", 2 0, L_0x55fb2cf67a00;  1 drivers
v0x55fb2c2d6610_0 .net "out", 2 0, L_0x55fb2cf690b0;  alias, 1 drivers
S_0x55fb2cbdab90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbdaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c732940 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c2ddb30_0 .net "S", 2 0, L_0x55fb2cf690b0;  alias, 1 drivers
v0x55fb2c2ddbf0_0 .net8 "a", 2 0, RS_0x7fd0c5234338;  alias, 2 drivers
v0x55fb2c2db6f0_0 .net "b", 2 0, L_0x55fb2cf67a00;  alias, 1 drivers
v0x55fb2c2db7b0_0 .net "carin", 2 0, L_0x55fb2cf69150;  1 drivers
v0x55fb2c2da7a0_0 .net "cin", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c2d9e20_0 .net "cout", 0 0, L_0x55fb2cf69240;  alias, 1 drivers
L_0x55fb2cf67f10 .part RS_0x7fd0c5234338, 1, 1;
L_0x55fb2cf68040 .part L_0x55fb2cf67a00, 1, 1;
L_0x55fb2cf68170 .part L_0x55fb2cf69150, 0, 1;
L_0x55fb2cf68650 .part RS_0x7fd0c5234338, 2, 1;
L_0x55fb2cf68890 .part L_0x55fb2cf67a00, 2, 1;
L_0x55fb2cf689c0 .part L_0x55fb2cf69150, 1, 1;
L_0x55fb2cf68e00 .part RS_0x7fd0c5234338, 0, 1;
L_0x55fb2cf68f30 .part L_0x55fb2cf67a00, 0, 1;
L_0x55fb2cf690b0 .concat8 [ 1 1 1 0], L_0x55fb2cf68bd0, L_0x55fb2cf67c40, L_0x55fb2cf68380;
L_0x55fb2cf69150 .concat8 [ 1 1 1 0], L_0x55fb2cf68d90, L_0x55fb2cf67ea0, L_0x55fb2cf685e0;
L_0x55fb2cf69240 .part L_0x55fb2cf69150, 2, 1;
S_0x55fb2cbdad20 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbdab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf68d90 .functor OR 1, L_0x55fb2cf68b60, L_0x55fb2cf68d20, C4<0>, C4<0>;
v0x55fb2c2e2300_0 .net "S", 0 0, L_0x55fb2cf68bd0;  1 drivers
v0x55fb2c2e23c0_0 .net "a", 0 0, L_0x55fb2cf68e00;  1 drivers
v0x55fb2c2e1e60_0 .net "b", 0 0, L_0x55fb2cf68f30;  1 drivers
v0x55fb2c2e12d0_0 .net "c_1", 0 0, L_0x55fb2cf68b60;  1 drivers
v0x55fb2c2e0f20_0 .net "c_2", 0 0, L_0x55fb2cf68d20;  1 drivers
v0x55fb2c2e0fc0_0 .net "cin", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c2e0350_0 .net "cout", 0 0, L_0x55fb2cf68d90;  1 drivers
v0x55fb2c2e03f0_0 .net "h_1_out", 0 0, L_0x55fb2cf68af0;  1 drivers
S_0x55fb2cbdaeb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf68af0 .functor XOR 1, L_0x55fb2cf68e00, L_0x55fb2cf68f30, C4<0>, C4<0>;
L_0x55fb2cf68b60 .functor AND 1, L_0x55fb2cf68e00, L_0x55fb2cf68f30, C4<1>, C4<1>;
v0x55fb2c2e6440_0 .net "S", 0 0, L_0x55fb2cf68af0;  alias, 1 drivers
v0x55fb2c2e54f0_0 .net "a", 0 0, L_0x55fb2cf68e00;  alias, 1 drivers
v0x55fb2c2e55b0_0 .net "b", 0 0, L_0x55fb2cf68f30;  alias, 1 drivers
v0x55fb2c2e4b70_0 .net "cout", 0 0, L_0x55fb2cf68b60;  alias, 1 drivers
S_0x55fb2cbdb040 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf68bd0 .functor XOR 1, L_0x55fb2cf68af0, L_0x7fd0c51384f0, C4<0>, C4<0>;
L_0x55fb2cf68d20 .functor AND 1, L_0x55fb2cf68af0, L_0x7fd0c51384f0, C4<1>, C4<1>;
v0x55fb2c2e46d0_0 .net "S", 0 0, L_0x55fb2cf68bd0;  alias, 1 drivers
v0x55fb2c2e3bd0_0 .net "a", 0 0, L_0x55fb2cf68af0;  alias, 1 drivers
v0x55fb2c2e3c90_0 .net "b", 0 0, L_0x7fd0c51384f0;  alias, 1 drivers
v0x55fb2c2e2c80_0 .net "cout", 0 0, L_0x55fb2cf68d20;  alias, 1 drivers
S_0x55fb2cbdb1d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbdab90;
 .timescale 0 0;
P_0x55fb2c5a6900 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbdb360 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbdb1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf67ea0 .functor OR 1, L_0x55fb2cf67b80, L_0x55fb2cf67de0, C4<0>, C4<0>;
v0x55fb2c28c730_0 .net "S", 0 0, L_0x55fb2cf67c40;  1 drivers
v0x55fb2c28c7f0_0 .net "a", 0 0, L_0x55fb2cf67f10;  1 drivers
v0x55fb2c28c380_0 .net "b", 0 0, L_0x55fb2cf68040;  1 drivers
v0x55fb2c28b7b0_0 .net "c_1", 0 0, L_0x55fb2cf67b80;  1 drivers
v0x55fb2c28ae30_0 .net "c_2", 0 0, L_0x55fb2cf67de0;  1 drivers
v0x55fb2c28a990_0 .net "cin", 0 0, L_0x55fb2cf68170;  1 drivers
v0x55fb2c28e0e0_0 .net "cout", 0 0, L_0x55fb2cf67ea0;  1 drivers
v0x55fb2c28e180_0 .net "h_1_out", 0 0, L_0x55fb2cf67a70;  1 drivers
S_0x55fb2cbdb4f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf67a70 .functor XOR 1, L_0x55fb2cf67f10, L_0x55fb2cf68040, C4<0>, C4<0>;
L_0x55fb2cf67b80 .functor AND 1, L_0x55fb2cf67f10, L_0x55fb2cf68040, C4<1>, C4<1>;
v0x55fb2c2dfa70_0 .net "S", 0 0, L_0x55fb2cf67a70;  alias, 1 drivers
v0x55fb2c2f1f20_0 .net "a", 0 0, L_0x55fb2cf67f10;  alias, 1 drivers
v0x55fb2c2f1fe0_0 .net "b", 0 0, L_0x55fb2cf68040;  alias, 1 drivers
v0x55fb2c2f15a0_0 .net "cout", 0 0, L_0x55fb2cf67b80;  alias, 1 drivers
S_0x55fb2cbdb680 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdb360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf67c40 .functor XOR 1, L_0x55fb2cf67a70, L_0x55fb2cf68170, C4<0>, C4<0>;
L_0x55fb2cf67de0 .functor AND 1, L_0x55fb2cf67a70, L_0x55fb2cf68170, C4<1>, C4<1>;
v0x55fb2c2f1100_0 .net "S", 0 0, L_0x55fb2cf67c40;  alias, 1 drivers
v0x55fb2c28a230_0 .net "a", 0 0, L_0x55fb2cf67a70;  alias, 1 drivers
v0x55fb2c28a2f0_0 .net "b", 0 0, L_0x55fb2cf68170;  alias, 1 drivers
v0x55fb2c28ec00_0 .net "cout", 0 0, L_0x55fb2cf67de0;  alias, 1 drivers
S_0x55fb2cbdb810 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbdab90;
 .timescale 0 0;
P_0x55fb2c7aee90 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbdb9a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbdb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf685e0 .functor OR 1, L_0x55fb2cf68310, L_0x55fb2cf68520, C4<0>, C4<0>;
v0x55fb2c285100_0 .net "S", 0 0, L_0x55fb2cf68380;  1 drivers
v0x55fb2c2851c0_0 .net "a", 0 0, L_0x55fb2cf68650;  1 drivers
v0x55fb2c284d00_0 .net "b", 0 0, L_0x55fb2cf68890;  1 drivers
v0x55fb2c288270_0 .net "c_1", 0 0, L_0x55fb2cf68310;  1 drivers
v0x55fb2c2878f0_0 .net "c_2", 0 0, L_0x55fb2cf68520;  1 drivers
v0x55fb2c287450_0 .net "cin", 0 0, L_0x55fb2cf689c0;  1 drivers
v0x55fb2c2de4e0_0 .net "cout", 0 0, L_0x55fb2cf685e0;  1 drivers
v0x55fb2c2de580_0 .net "h_1_out", 0 0, L_0x55fb2cf682a0;  1 drivers
S_0x55fb2cbdbb30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf682a0 .functor XOR 1, L_0x55fb2cf68650, L_0x55fb2cf68890, C4<0>, C4<0>;
L_0x55fb2cf68310 .functor AND 1, L_0x55fb2cf68650, L_0x55fb2cf68890, C4<1>, C4<1>;
v0x55fb2c28d760_0 .net "S", 0 0, L_0x55fb2cf682a0;  alias, 1 drivers
v0x55fb2c28d2c0_0 .net "a", 0 0, L_0x55fb2cf68650;  alias, 1 drivers
v0x55fb2c28d380_0 .net "b", 0 0, L_0x55fb2cf68890;  alias, 1 drivers
v0x55fb2c288d90_0 .net "cout", 0 0, L_0x55fb2cf68310;  alias, 1 drivers
S_0x55fb2cbdbcc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf68380 .functor XOR 1, L_0x55fb2cf682a0, L_0x55fb2cf689c0, C4<0>, C4<0>;
L_0x55fb2cf68520 .functor AND 1, L_0x55fb2cf682a0, L_0x55fb2cf689c0, C4<1>, C4<1>;
v0x55fb2c2868c0_0 .net "S", 0 0, L_0x55fb2cf68380;  alias, 1 drivers
v0x55fb2c286980_0 .net "a", 0 0, L_0x55fb2cf682a0;  alias, 1 drivers
v0x55fb2c286510_0 .net "b", 0 0, L_0x55fb2cf689c0;  alias, 1 drivers
v0x55fb2c285940_0 .net "cout", 0 0, L_0x55fb2cf68520;  alias, 1 drivers
S_0x55fb2cbdbe50 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cbd8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2879e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2c346bd0 .functor XOR 1, L_0x7fd0c51384a8, L_0x55fb2cf638d0, C4<0>, C4<0>;
v0x55fb2c2caa60_0 .net "a", 0 0, L_0x55fb2cf63830;  alias, 1 drivers
v0x55fb2c2c9b10_0 .net "a_or_s", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2c9bd0_0 .net "b", 0 0, L_0x55fb2cf638d0;  alias, 1 drivers
v0x55fb2c2c9190_0 .net "cout", 0 0, L_0x55fb2cf648f0;  alias, 1 drivers
v0x55fb2c2c8cf0_0 .net "input_b", 0 0, L_0x55fb2c346bd0;  1 drivers
v0x55fb2c2c81f0_0 .net "out", 0 0, L_0x55fb2cf647a0;  alias, 1 drivers
S_0x55fb2cbdbfe0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbdbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2d76a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf648f0 .functor BUFZ 1, L_0x55fb2cf64880, C4<0>, C4<0>, C4<0>;
v0x55fb2c2cf700_0 .net "S", 0 0, L_0x55fb2cf647a0;  alias, 1 drivers
v0x55fb2c2dd010_0 .net "a", 0 0, L_0x55fb2cf63830;  alias, 1 drivers
v0x55fb2c2dc690_0 .net "b", 0 0, L_0x55fb2c346bd0;  alias, 1 drivers
v0x55fb2c2dc1f0_0 .net "carin", 0 0, L_0x55fb2cf64880;  1 drivers
v0x55fb2c2dc2b0_0 .net "cin", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2ccea0_0 .net "cout", 0 0, L_0x55fb2cf648f0;  alias, 1 drivers
S_0x55fb2cbdc170 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbdbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf64880 .functor OR 1, L_0x55fb2cf64620, L_0x55fb2cf64810, C4<0>, C4<0>;
v0x55fb2c2d2030_0 .net "S", 0 0, L_0x55fb2cf647a0;  alias, 1 drivers
v0x55fb2c2d20f0_0 .net "a", 0 0, L_0x55fb2cf63830;  alias, 1 drivers
v0x55fb2c2d14a0_0 .net "b", 0 0, L_0x55fb2c346bd0;  alias, 1 drivers
v0x55fb2c2d10f0_0 .net "c_1", 0 0, L_0x55fb2cf64620;  1 drivers
v0x55fb2c2d0520_0 .net "c_2", 0 0, L_0x55fb2cf64810;  1 drivers
v0x55fb2c2d05c0_0 .net "cin", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2cfba0_0 .net "cout", 0 0, L_0x55fb2cf64880;  alias, 1 drivers
v0x55fb2c2cfc40_0 .net "h_1_out", 0 0, L_0x55fb2c380820;  1 drivers
S_0x55fb2cbdc300 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c380820 .functor XOR 1, L_0x55fb2cf63830, L_0x55fb2c346bd0, C4<0>, C4<0>;
L_0x55fb2cf64620 .functor AND 1, L_0x55fb2cf63830, L_0x55fb2c346bd0, C4<1>, C4<1>;
v0x55fb2c2d56c0_0 .net "S", 0 0, L_0x55fb2c380820;  alias, 1 drivers
v0x55fb2c2d5780_0 .net "a", 0 0, L_0x55fb2cf63830;  alias, 1 drivers
v0x55fb2c2d4d40_0 .net "b", 0 0, L_0x55fb2c346bd0;  alias, 1 drivers
v0x55fb2c2d48a0_0 .net "cout", 0 0, L_0x55fb2cf64620;  alias, 1 drivers
S_0x55fb2cbdc490 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf647a0 .functor XOR 1, L_0x55fb2c380820, L_0x7fd0c51384a8, C4<0>, C4<0>;
L_0x55fb2cf64810 .functor AND 1, L_0x55fb2c380820, L_0x7fd0c51384a8, C4<1>, C4<1>;
v0x55fb2c2d3da0_0 .net "S", 0 0, L_0x55fb2cf647a0;  alias, 1 drivers
v0x55fb2c2d3e60_0 .net "a", 0 0, L_0x55fb2c380820;  alias, 1 drivers
v0x55fb2c2d2e50_0 .net "b", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2d24d0_0 .net "cout", 0 0, L_0x55fb2cf64810;  alias, 1 drivers
S_0x55fb2cbdc620 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cbd8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2c8de0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf64960 .functor XOR 1, L_0x7fd0c51384a8, L_0x55fb2cf63ab0, C4<0>, C4<0>;
v0x55fb2c2bd1a0_0 .net "a", 0 0, L_0x55fb2cf63a10;  alias, 1 drivers
v0x55fb2c2bd260_0 .net "a_or_s", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2bc250_0 .net "b", 0 0, L_0x55fb2cf63ab0;  alias, 1 drivers
v0x55fb2c2bc2f0_0 .net "cout", 0 0, L_0x55fb2cf64e30;  alias, 1 drivers
v0x55fb2c2bb8d0_0 .net "input_b", 0 0, L_0x55fb2cf64960;  1 drivers
v0x55fb2c2bb430_0 .net "out", 0 0, L_0x55fb2cf64ce0;  alias, 1 drivers
S_0x55fb2cbdc7b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbdc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2e6cf0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf64e30 .functor BUFZ 1, L_0x55fb2cf64dc0, C4<0>, C4<0>, C4<0>;
v0x55fb2c2c1e50_0 .net "S", 0 0, L_0x55fb2cf64ce0;  alias, 1 drivers
v0x55fb2c2bfa10_0 .net "a", 0 0, L_0x55fb2cf63a10;  alias, 1 drivers
v0x55fb2c2beac0_0 .net "b", 0 0, L_0x55fb2cf64960;  alias, 1 drivers
v0x55fb2c2beb60_0 .net "carin", 0 0, L_0x55fb2cf64dc0;  1 drivers
v0x55fb2c2be140_0 .net "cin", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2bdca0_0 .net "cout", 0 0, L_0x55fb2cf64e30;  alias, 1 drivers
S_0x55fb2cbdc940 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbdc7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf64dc0 .functor OR 1, L_0x55fb2cf64b60, L_0x55fb2cf64d50, C4<0>, C4<0>;
v0x55fb2c2c4130_0 .net "S", 0 0, L_0x55fb2cf64ce0;  alias, 1 drivers
v0x55fb2c2c41f0_0 .net "a", 0 0, L_0x55fb2cf63a10;  alias, 1 drivers
v0x55fb2c2c3d30_0 .net "b", 0 0, L_0x55fb2cf64960;  alias, 1 drivers
v0x55fb2c2cc380_0 .net "c_1", 0 0, L_0x55fb2cf64b60;  1 drivers
v0x55fb2c2cba00_0 .net "c_2", 0 0, L_0x55fb2cf64d50;  1 drivers
v0x55fb2c2cbaa0_0 .net "cin", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2cb560_0 .net "cout", 0 0, L_0x55fb2cf64dc0;  alias, 1 drivers
v0x55fb2c2cb600_0 .net "h_1_out", 0 0, L_0x55fb2cf64af0;  1 drivers
S_0x55fb2cbdcad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdc940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf64af0 .functor XOR 1, L_0x55fb2cf63a10, L_0x55fb2cf64960, C4<0>, C4<0>;
L_0x55fb2cf64b60 .functor AND 1, L_0x55fb2cf63a10, L_0x55fb2cf64960, C4<1>, C4<1>;
v0x55fb2c2c72a0_0 .net "S", 0 0, L_0x55fb2cf64af0;  alias, 1 drivers
v0x55fb2c2c6920_0 .net "a", 0 0, L_0x55fb2cf63a10;  alias, 1 drivers
v0x55fb2c2c69e0_0 .net "b", 0 0, L_0x55fb2cf64960;  alias, 1 drivers
v0x55fb2c2c6480_0 .net "cout", 0 0, L_0x55fb2cf64b60;  alias, 1 drivers
S_0x55fb2cbdcc60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdc940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf64ce0 .functor XOR 1, L_0x55fb2cf64af0, L_0x7fd0c51384a8, C4<0>, C4<0>;
L_0x55fb2cf64d50 .functor AND 1, L_0x55fb2cf64af0, L_0x7fd0c51384a8, C4<1>, C4<1>;
v0x55fb2c2c58f0_0 .net "S", 0 0, L_0x55fb2cf64ce0;  alias, 1 drivers
v0x55fb2c2c5540_0 .net "a", 0 0, L_0x55fb2cf64af0;  alias, 1 drivers
v0x55fb2c2c5600_0 .net "b", 0 0, L_0x7fd0c51384a8;  alias, 1 drivers
v0x55fb2c2c4970_0 .net "cout", 0 0, L_0x55fb2cf64d50;  alias, 1 drivers
S_0x55fb2cbdcdf0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cbd8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2c1f40 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c4dfd70_0 .net "S", 3 0, L_0x55fb2cf6b3d0;  alias, 1 drivers
v0x55fb2c4dfe30_0 .net8 "a", 3 0, RS_0x7fd0c52361f8;  alias, 2 drivers
v0x55fb2c4df8d0_0 .net8 "b", 3 0, RS_0x7fd0c5236228;  alias, 2 drivers
v0x55fb2c4df990_0 .net "carin", 3 0, L_0x55fb2cf6b4e0;  1 drivers
v0x55fb2c4dedd0_0 .net "cin", 0 0, L_0x55fb2cf69240;  alias, 1 drivers
v0x55fb2c4dde80_0 .net "cout", 0 0, L_0x55fb2cf6b660;  alias, 1 drivers
L_0x55fb2cf69ab0 .part RS_0x7fd0c52361f8, 1, 1;
L_0x55fb2cf69c70 .part RS_0x7fd0c5236228, 1, 1;
L_0x55fb2cf69e30 .part L_0x55fb2cf6b4e0, 0, 1;
L_0x55fb2cf6a270 .part RS_0x7fd0c52361f8, 2, 1;
L_0x55fb2cf6a3a0 .part RS_0x7fd0c5236228, 2, 1;
L_0x55fb2cf6a4d0 .part L_0x55fb2cf6b4e0, 1, 1;
L_0x55fb2cf6aa00 .part RS_0x7fd0c52361f8, 3, 1;
L_0x55fb2cf6ab30 .part RS_0x7fd0c5236228, 3, 1;
L_0x55fb2cf6acb0 .part L_0x55fb2cf6b4e0, 2, 1;
L_0x55fb2cf6b200 .part RS_0x7fd0c52361f8, 0, 1;
L_0x55fb2cf6b2a0 .part RS_0x7fd0c5236228, 0, 1;
L_0x55fb2cf6b3d0 .concat8 [ 1 1 1 1], L_0x55fb2cf6aec0, L_0x55fb2cf697e0, L_0x55fb2cf6a040, L_0x55fb2cf6a730;
L_0x55fb2cf6b4e0 .concat8 [ 1 1 1 1], L_0x55fb2cf6b190, L_0x55fb2cf69a40, L_0x55fb2cf6a200, L_0x55fb2cf6a990;
L_0x55fb2cf6b660 .part L_0x55fb2cf6b4e0, 3, 1;
S_0x55fb2cbdcf80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbdcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6b190 .functor OR 1, L_0x55fb2cf6ae50, L_0x55fb2cf6b010, C4<0>, C4<0>;
v0x55fb2c2c13f0_0 .net "S", 0 0, L_0x55fb2cf6aec0;  1 drivers
v0x55fb2c2c09b0_0 .net "a", 0 0, L_0x55fb2cf6b200;  1 drivers
v0x55fb2c2c0510_0 .net "b", 0 0, L_0x55fb2cf6b2a0;  1 drivers
v0x55fb2c4fa670_0 .net "c_1", 0 0, L_0x55fb2cf6ae50;  1 drivers
v0x55fb2c4f8230_0 .net "c_2", 0 0, L_0x55fb2cf6b010;  1 drivers
v0x55fb2c4f72e0_0 .net "cin", 0 0, L_0x55fb2cf69240;  alias, 1 drivers
v0x55fb2c4f7380_0 .net "cout", 0 0, L_0x55fb2cf6b190;  1 drivers
v0x55fb2c4f6960_0 .net "h_1_out", 0 0, L_0x55fb2cf6ade0;  1 drivers
S_0x55fb2cbdd110 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdcf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6ade0 .functor XOR 1, L_0x55fb2cf6b200, L_0x55fb2cf6b2a0, C4<0>, C4<0>;
L_0x55fb2cf6ae50 .functor AND 1, L_0x55fb2cf6b200, L_0x55fb2cf6b2a0, C4<1>, C4<1>;
v0x55fb2c2ba8a0_0 .net "S", 0 0, L_0x55fb2cf6ade0;  alias, 1 drivers
v0x55fb2c2ba960_0 .net "a", 0 0, L_0x55fb2cf6b200;  alias, 1 drivers
v0x55fb2c2ba4f0_0 .net "b", 0 0, L_0x55fb2cf6b2a0;  alias, 1 drivers
v0x55fb2c2b99c0_0 .net "cout", 0 0, L_0x55fb2cf6ae50;  alias, 1 drivers
S_0x55fb2cbdd2a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdcf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6aec0 .functor XOR 1, L_0x55fb2cf6ade0, L_0x55fb2cf69240, C4<0>, C4<0>;
L_0x55fb2cf6b010 .functor AND 1, L_0x55fb2cf6ade0, L_0x55fb2cf69240, C4<1>, C4<1>;
v0x55fb2c2b9180_0 .net "S", 0 0, L_0x55fb2cf6aec0;  alias, 1 drivers
v0x55fb2c2b9240_0 .net "a", 0 0, L_0x55fb2cf6ade0;  alias, 1 drivers
v0x55fb2c2b8d80_0 .net "b", 0 0, L_0x55fb2cf69240;  alias, 1 drivers
v0x55fb2c2c1330_0 .net "cout", 0 0, L_0x55fb2cf6b010;  alias, 1 drivers
S_0x55fb2cbdd430 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbdcdf0;
 .timescale 0 0;
P_0x55fb2c4f8320 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbdd5c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbdd430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf69a40 .functor OR 1, L_0x55fb2cf69720, L_0x55fb2cf69980, C4<0>, C4<0>;
v0x55fb2c4f2200_0 .net "S", 0 0, L_0x55fb2cf697e0;  1 drivers
v0x55fb2c4f22c0_0 .net "a", 0 0, L_0x55fb2cf69ab0;  1 drivers
v0x55fb2c4f1880_0 .net "b", 0 0, L_0x55fb2cf69c70;  1 drivers
v0x55fb2c4f13e0_0 .net "c_1", 0 0, L_0x55fb2cf69720;  1 drivers
v0x55fb2c4f08e0_0 .net "c_2", 0 0, L_0x55fb2cf69980;  1 drivers
v0x55fb2c4ef990_0 .net "cin", 0 0, L_0x55fb2cf69e30;  1 drivers
v0x55fb2c4ef010_0 .net "cout", 0 0, L_0x55fb2cf69a40;  1 drivers
v0x55fb2c4ef0b0_0 .net "h_1_out", 0 0, L_0x55fb2cf696b0;  1 drivers
S_0x55fb2cbdd750 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf696b0 .functor XOR 1, L_0x55fb2cf69ab0, L_0x55fb2cf69c70, C4<0>, C4<0>;
L_0x55fb2cf69720 .functor AND 1, L_0x55fb2cf69ab0, L_0x55fb2cf69c70, C4<1>, C4<1>;
v0x55fb2c4f64c0_0 .net "S", 0 0, L_0x55fb2cf696b0;  alias, 1 drivers
v0x55fb2c4f59c0_0 .net "a", 0 0, L_0x55fb2cf69ab0;  alias, 1 drivers
v0x55fb2c4f5a80_0 .net "b", 0 0, L_0x55fb2cf69c70;  alias, 1 drivers
v0x55fb2c4f4a70_0 .net "cout", 0 0, L_0x55fb2cf69720;  alias, 1 drivers
S_0x55fb2cbdd8e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdd5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf697e0 .functor XOR 1, L_0x55fb2cf696b0, L_0x55fb2cf69e30, C4<0>, C4<0>;
L_0x55fb2cf69980 .functor AND 1, L_0x55fb2cf696b0, L_0x55fb2cf69e30, C4<1>, C4<1>;
v0x55fb2c4f40f0_0 .net "S", 0 0, L_0x55fb2cf697e0;  alias, 1 drivers
v0x55fb2c4f3c50_0 .net "a", 0 0, L_0x55fb2cf696b0;  alias, 1 drivers
v0x55fb2c4f3d10_0 .net "b", 0 0, L_0x55fb2cf69e30;  alias, 1 drivers
v0x55fb2c4f3150_0 .net "cout", 0 0, L_0x55fb2cf69980;  alias, 1 drivers
S_0x55fb2cbdda70 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbdcdf0;
 .timescale 0 0;
P_0x55fb2cb16b70 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbddc00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbdda70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6a200 .functor OR 1, L_0x55fb2cf69fd0, L_0x55fb2cf6a140, C4<0>, C4<0>;
v0x55fb2c4ea8b0_0 .net "S", 0 0, L_0x55fb2cf6a040;  1 drivers
v0x55fb2c4ea970_0 .net "a", 0 0, L_0x55fb2cf6a270;  1 drivers
v0x55fb2c4e9f30_0 .net "b", 0 0, L_0x55fb2cf6a3a0;  1 drivers
v0x55fb2c4e9a90_0 .net "c_1", 0 0, L_0x55fb2cf69fd0;  1 drivers
v0x55fb2c4e8f90_0 .net "c_2", 0 0, L_0x55fb2cf6a140;  1 drivers
v0x55fb2c4e9030_0 .net "cin", 0 0, L_0x55fb2cf6a4d0;  1 drivers
v0x55fb2c4e8040_0 .net "cout", 0 0, L_0x55fb2cf6a200;  1 drivers
v0x55fb2c4e80e0_0 .net "h_1_out", 0 0, L_0x55fb2cf69f60;  1 drivers
S_0x55fb2cbddd90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf69f60 .functor XOR 1, L_0x55fb2cf6a270, L_0x55fb2cf6a3a0, C4<0>, C4<0>;
L_0x55fb2cf69fd0 .functor AND 1, L_0x55fb2cf6a270, L_0x55fb2cf6a3a0, C4<1>, C4<1>;
v0x55fb2c4eeb70_0 .net "S", 0 0, L_0x55fb2cf69f60;  alias, 1 drivers
v0x55fb2c4ee070_0 .net "a", 0 0, L_0x55fb2cf6a270;  alias, 1 drivers
v0x55fb2c4ee130_0 .net "b", 0 0, L_0x55fb2cf6a3a0;  alias, 1 drivers
v0x55fb2c4ed120_0 .net "cout", 0 0, L_0x55fb2cf69fd0;  alias, 1 drivers
S_0x55fb2cbddf20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbddc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6a040 .functor XOR 1, L_0x55fb2cf69f60, L_0x55fb2cf6a4d0, C4<0>, C4<0>;
L_0x55fb2cf6a140 .functor AND 1, L_0x55fb2cf69f60, L_0x55fb2cf6a4d0, C4<1>, C4<1>;
v0x55fb2c4ec7a0_0 .net "S", 0 0, L_0x55fb2cf6a040;  alias, 1 drivers
v0x55fb2c4ec860_0 .net "a", 0 0, L_0x55fb2cf69f60;  alias, 1 drivers
v0x55fb2c4ec300_0 .net "b", 0 0, L_0x55fb2cf6a4d0;  alias, 1 drivers
v0x55fb2c4eb800_0 .net "cout", 0 0, L_0x55fb2cf6a140;  alias, 1 drivers
S_0x55fb2cbde0b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbdcdf0;
 .timescale 0 0;
P_0x55fb2c9c2a40 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbde240 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbde0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6a990 .functor OR 1, L_0x55fb2cf6a670, L_0x55fb2cf6a8d0, C4<0>, C4<0>;
v0x55fb2c4e3eb0_0 .net "S", 0 0, L_0x55fb2cf6a730;  1 drivers
v0x55fb2c4e3f70_0 .net "a", 0 0, L_0x55fb2cf6aa00;  1 drivers
v0x55fb2c4e2f60_0 .net "b", 0 0, L_0x55fb2cf6ab30;  1 drivers
v0x55fb2c4e25e0_0 .net "c_1", 0 0, L_0x55fb2cf6a670;  1 drivers
v0x55fb2c4e2140_0 .net "c_2", 0 0, L_0x55fb2cf6a8d0;  1 drivers
v0x55fb2c4e1640_0 .net "cin", 0 0, L_0x55fb2cf6acb0;  1 drivers
v0x55fb2c4e06f0_0 .net "cout", 0 0, L_0x55fb2cf6a990;  1 drivers
v0x55fb2c4e0790_0 .net "h_1_out", 0 0, L_0x55fb2cf6a600;  1 drivers
S_0x55fb2cbde3d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbde240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6a600 .functor XOR 1, L_0x55fb2cf6aa00, L_0x55fb2cf6ab30, C4<0>, C4<0>;
L_0x55fb2cf6a670 .functor AND 1, L_0x55fb2cf6aa00, L_0x55fb2cf6ab30, C4<1>, C4<1>;
v0x55fb2c4e76c0_0 .net "S", 0 0, L_0x55fb2cf6a600;  alias, 1 drivers
v0x55fb2c4e7220_0 .net "a", 0 0, L_0x55fb2cf6aa00;  alias, 1 drivers
v0x55fb2c4e72e0_0 .net "b", 0 0, L_0x55fb2cf6ab30;  alias, 1 drivers
v0x55fb2c4e6720_0 .net "cout", 0 0, L_0x55fb2cf6a670;  alias, 1 drivers
S_0x55fb2cbde560 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbde240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6a730 .functor XOR 1, L_0x55fb2cf6a600, L_0x55fb2cf6acb0, C4<0>, C4<0>;
L_0x55fb2cf6a8d0 .functor AND 1, L_0x55fb2cf6a600, L_0x55fb2cf6acb0, C4<1>, C4<1>;
v0x55fb2c4e57d0_0 .net "S", 0 0, L_0x55fb2cf6a730;  alias, 1 drivers
v0x55fb2c4e4e50_0 .net "a", 0 0, L_0x55fb2cf6a600;  alias, 1 drivers
v0x55fb2c4e4f10_0 .net "b", 0 0, L_0x55fb2cf6acb0;  alias, 1 drivers
v0x55fb2c4e49b0_0 .net "cout", 0 0, L_0x55fb2cf6a8d0;  alias, 1 drivers
S_0x55fb2cbde900 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2cbc83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf6dc50 .functor BUFZ 2, L_0x55fb2cf6c6a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf6dea0 .functor BUFZ 2, L_0x55fb2cf6d800, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf6df10 .functor AND 1, L_0x55fb2cf6db60, L_0x55fb2cf6dd60, C4<1>, C4<1>;
L_0x55fb2cf6e0c0 .functor AND 1, L_0x55fb2cf6dac0, L_0x55fb2cf6dcc0, C4<1>, C4<1>;
L_0x55fb2cf6ed90 .functor AND 1, L_0x55fb2cf6e640, L_0x55fb2cf6ebd0, C4<1>, C4<1>;
L_0x55fb2cf70140 .functor XOR 1, L_0x55fb2cf6e7e0, L_0x55fb2cf6ed20, C4<0>, C4<0>;
L_0x55fb2cf716e0 .functor BUFZ 2, L_0x55fb2cf6df80, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf71840 .functor BUFZ 2, L_0x55fb2cf71330, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf733f0 .functor BUFZ 2, L_0x55fb2cf6e130, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf73590 .functor BUFZ 3, L_0x55fb2cf73090, C4<000>, C4<000>, C4<000>;
v0x55fb2cb6bf10_0 .net "X", 1 0, L_0x55fb2cf6c6a0;  alias, 1 drivers
v0x55fb2cb6b7e0_0 .net "Xe", 0 0, L_0x55fb2cf6db60;  1 drivers
v0x55fb2cb6b8a0_0 .net "Xn", 0 0, L_0x55fb2cf6dac0;  1 drivers
v0x55fb2cb6a490_0 .net "Y", 1 0, L_0x55fb2cf6d800;  alias, 1 drivers
v0x55fb2cb6a530_0 .net "Ye", 0 0, L_0x55fb2cf6dd60;  1 drivers
v0x55fb2cb69b10_0 .net "Yn", 0 0, L_0x55fb2cf6dcc0;  1 drivers
v0x55fb2cb69bb0_0 .net "Z", 3 0, o0x7fd0c5228938;  alias, 0 drivers
v0x55fb2cb696a0_0 .net *"_ivl_12", 0 0, L_0x55fb2cf6df10;  1 drivers
L_0x7fd0c5138778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb69740_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5138778;  1 drivers
v0x55fb2cb68f70_0 .net *"_ivl_21", 0 0, L_0x55fb2cf6e0c0;  1 drivers
L_0x7fd0c51387c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb69010_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c51387c0;  1 drivers
v0x55fb2cb67c20_0 .net *"_ivl_34", 0 0, L_0x55fb2cf6ed90;  1 drivers
L_0x7fd0c5138898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb672a0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5138898;  1 drivers
v0x55fb2cb66e00_0 .net *"_ivl_4", 1 0, L_0x55fb2cf6dc50;  1 drivers
v0x55fb2cb66300_0 .net *"_ivl_50", 1 0, L_0x55fb2cf716e0;  1 drivers
v0x55fb2cb653b0_0 .net *"_ivl_54", 1 0, L_0x55fb2cf71840;  1 drivers
v0x55fb2cb64a30_0 .net *"_ivl_62", 1 0, L_0x55fb2cf733f0;  1 drivers
v0x55fb2cb64ad0_0 .net *"_ivl_66", 2 0, L_0x55fb2cf73590;  1 drivers
v0x55fb2cb63a90_0 .net *"_ivl_9", 1 0, L_0x55fb2cf6dea0;  1 drivers
L_0x7fd0c5138850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb63b50_0 .net "add", 0 0, L_0x7fd0c5138850;  1 drivers
L_0x7fd0c5138928 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5238898 .resolv tri, L_0x7fd0c5138928, L_0x55fb2cf715f0;
v0x55fb2cb621c0_0 .net8 "big_z0", 2 0, RS_0x7fd0c5238898;  2 drivers
v0x55fb2cb62280_0 .net "big_z0_z1", 2 0, L_0x55fb2cf73090;  1 drivers
L_0x7fd0c5138970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c523ab48 .resolv tri, L_0x7fd0c5138970, L_0x55fb2cf71750;
v0x55fb2cb61d20_0 .net8 "big_z1", 2 0, RS_0x7fd0c523ab48;  2 drivers
L_0x7fd0c5138a00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c523a788 .resolv tri, L_0x7fd0c5138a00, L_0x55fb2cf734f0;
v0x55fb2cb61de0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c523a788;  2 drivers
L_0x7fd0c51389b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c523a758 .resolv tri, L_0x7fd0c51389b8, L_0x55fb2cf73350;
v0x55fb2cb61220_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c523a758;  2 drivers
v0x55fb2cb602d0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf73220;  1 drivers
v0x55fb2cb60370_0 .net "cout_z1", 0 0, L_0x55fb2cf71470;  1 drivers
v0x55fb2cb5f950_0 .net "cout_z1_1", 0 0, L_0x55fb2cf70050;  1 drivers
v0x55fb2cb5f9f0_0 .net "dummy_cout", 0 0, L_0x55fb2cf75640;  1 drivers
v0x55fb2cb5f4b0_0 .net "signX", 0 0, L_0x55fb2cf6e7e0;  1 drivers
v0x55fb2cb5e9b0_0 .net "signY", 0 0, L_0x55fb2cf6ed20;  1 drivers
v0x55fb2cb5da60_0 .net "sign_z3", 0 0, L_0x55fb2cf70140;  1 drivers
L_0x7fd0c5138808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb5db00_0 .net "sub", 0 0, L_0x7fd0c5138808;  1 drivers
v0x55fb2cb5d0e0_0 .net "z", 3 0, L_0x55fb2cf753b0;  1 drivers
v0x55fb2cb5d180_0 .net "z0", 1 0, L_0x55fb2cf6df80;  1 drivers
v0x55fb2cb5cc40_0 .net "z1", 1 0, L_0x55fb2cf71330;  1 drivers
v0x55fb2cb5c140_0 .net "z1_1", 1 0, L_0x55fb2cf6ff10;  1 drivers
v0x55fb2cb5c1e0_0 .net "z2", 1 0, L_0x55fb2cf6e130;  1 drivers
v0x55fb2cb5b1f0_0 .net "z3", 1 0, L_0x55fb2cf6ee00;  1 drivers
v0x55fb2cb5b290_0 .net "z3_1", 0 0, L_0x55fb2cf6e640;  1 drivers
v0x55fb2cb5a870_0 .net "z3_2", 0 0, L_0x55fb2cf6ebd0;  1 drivers
L_0x55fb2cf6dac0 .part L_0x55fb2cf6dc50, 1, 1;
L_0x55fb2cf6db60 .part L_0x55fb2cf6dc50, 0, 1;
L_0x55fb2cf6dcc0 .part L_0x55fb2cf6dea0, 1, 1;
L_0x55fb2cf6dd60 .part L_0x55fb2cf6dea0, 0, 1;
L_0x55fb2cf6df80 .concat8 [ 1 1 0 0], L_0x55fb2cf6df10, L_0x7fd0c5138778;
L_0x55fb2cf6e130 .concat8 [ 1 1 0 0], L_0x55fb2cf6e0c0, L_0x7fd0c51387c0;
L_0x55fb2cf6ee00 .concat8 [ 1 1 0 0], L_0x55fb2cf6ed90, L_0x7fd0c5138898;
L_0x55fb2cf715f0 .part/pv L_0x55fb2cf716e0, 0, 2, 3;
L_0x55fb2cf71750 .part/pv L_0x55fb2cf71840, 1, 2, 3;
L_0x55fb2cf73350 .part/pv L_0x55fb2cf733f0, 2, 2, 4;
L_0x55fb2cf734f0 .part/pv L_0x55fb2cf73590, 0, 3, 4;
S_0x55fb2cbdea90 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cbde900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2ee980 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf6ef90 .functor XOR 2, L_0x7fd0c513d0e0, L_0x55fb2cf6e130, C4<00>, C4<00>;
v0x55fb2c3bc0d0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d0e0;  1 drivers
v0x55fb2c3bbc30_0 .net "a", 1 0, L_0x55fb2cf6df80;  alias, 1 drivers
v0x55fb2c3bbcf0_0 .net "a_or_s", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c4b3fe0_0 .net "b", 1 0, L_0x55fb2cf6e130;  alias, 1 drivers
v0x55fb2c4b4080_0 .net "cout", 0 0, L_0x55fb2cf70050;  alias, 1 drivers
v0x55fb2c4d1c60_0 .net "input_b", 1 0, L_0x55fb2cf6ef90;  1 drivers
v0x55fb2c4be570_0 .net "out", 1 0, L_0x55fb2cf6ff10;  alias, 1 drivers
S_0x55fb2cbdec20 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbdea90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4f8e20 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c3b5040_0 .net "S", 1 0, L_0x55fb2cf6ff10;  alias, 1 drivers
v0x55fb2c3b5100_0 .net "a", 1 0, L_0x55fb2cf6df80;  alias, 1 drivers
v0x55fb2c3b48f0_0 .net "b", 1 0, L_0x55fb2cf6ef90;  alias, 1 drivers
v0x55fb2c3b49b0_0 .net "carin", 1 0, L_0x55fb2cf6ffb0;  1 drivers
v0x55fb2c3b4590_0 .net "cin", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c3bca50_0 .net "cout", 0 0, L_0x55fb2cf70050;  alias, 1 drivers
L_0x55fb2cf6f4f0 .part L_0x55fb2cf6df80, 1, 1;
L_0x55fb2cf6f6b0 .part L_0x55fb2cf6ef90, 1, 1;
L_0x55fb2cf6f7e0 .part L_0x55fb2cf6ffb0, 0, 1;
L_0x55fb2cf6fc20 .part L_0x55fb2cf6df80, 0, 1;
L_0x55fb2cf6fd50 .part L_0x55fb2cf6ef90, 0, 1;
L_0x55fb2cf6ff10 .concat8 [ 1 1 0 0], L_0x55fb2cf6f9f0, L_0x55fb2cf6f220;
L_0x55fb2cf6ffb0 .concat8 [ 1 1 0 0], L_0x55fb2cf6fbb0, L_0x55fb2cf6f480;
L_0x55fb2cf70050 .part L_0x55fb2cf6ffb0, 1, 1;
S_0x55fb2cbdedb0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbdec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6fbb0 .functor OR 1, L_0x55fb2cf6f980, L_0x55fb2cf6faf0, C4<0>, C4<0>;
v0x55fb2c3c0a50_0 .net "S", 0 0, L_0x55fb2cf6f9f0;  1 drivers
v0x55fb2c3c0b10_0 .net "a", 0 0, L_0x55fb2cf6fc20;  1 drivers
v0x55fb2c3bff20_0 .net "b", 0 0, L_0x55fb2cf6fd50;  1 drivers
v0x55fb2c3bf6e0_0 .net "c_1", 0 0, L_0x55fb2cf6f980;  1 drivers
v0x55fb2c3bf2e0_0 .net "c_2", 0 0, L_0x55fb2cf6faf0;  1 drivers
v0x55fb2c3c7890_0 .net "cin", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c3c6f10_0 .net "cout", 0 0, L_0x55fb2cf6fbb0;  1 drivers
v0x55fb2c3c6fb0_0 .net "h_1_out", 0 0, L_0x55fb2cf6f910;  1 drivers
S_0x55fb2cbdef40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdedb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6f910 .functor XOR 1, L_0x55fb2cf6fc20, L_0x55fb2cf6fd50, C4<0>, C4<0>;
L_0x55fb2cf6f980 .functor AND 1, L_0x55fb2cf6fc20, L_0x55fb2cf6fd50, C4<1>, C4<1>;
v0x55fb2c3c42a0_0 .net "S", 0 0, L_0x55fb2cf6f910;  alias, 1 drivers
v0x55fb2c3c3700_0 .net "a", 0 0, L_0x55fb2cf6fc20;  alias, 1 drivers
v0x55fb2c3c37a0_0 .net "b", 0 0, L_0x55fb2cf6fd50;  alias, 1 drivers
v0x55fb2c3c27b0_0 .net "cout", 0 0, L_0x55fb2cf6f980;  alias, 1 drivers
S_0x55fb2cbdf0d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdedb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6f9f0 .functor XOR 1, L_0x55fb2cf6f910, L_0x7fd0c5138850, C4<0>, C4<0>;
L_0x55fb2cf6faf0 .functor AND 1, L_0x55fb2cf6f910, L_0x7fd0c5138850, C4<1>, C4<1>;
v0x55fb2c3c1e30_0 .net "S", 0 0, L_0x55fb2cf6f9f0;  alias, 1 drivers
v0x55fb2c3c1ef0_0 .net "a", 0 0, L_0x55fb2cf6f910;  alias, 1 drivers
v0x55fb2c3c1990_0 .net "b", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c3c0e00_0 .net "cout", 0 0, L_0x55fb2cf6faf0;  alias, 1 drivers
S_0x55fb2cbdf260 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbdec20;
 .timescale 0 0;
P_0x55fb2c863260 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbdf3f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbdf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6f480 .functor OR 1, L_0x55fb2cf6f160, L_0x55fb2cf6f3c0, C4<0>, C4<0>;
v0x55fb2c3b88c0_0 .net "S", 0 0, L_0x55fb2cf6f220;  1 drivers
v0x55fb2c3b8980_0 .net "a", 0 0, L_0x55fb2cf6f4f0;  1 drivers
v0x55fb2c3b7970_0 .net "b", 0 0, L_0x55fb2cf6f6b0;  1 drivers
v0x55fb2c3b6ff0_0 .net "c_1", 0 0, L_0x55fb2cf6f160;  1 drivers
v0x55fb2c3b6b50_0 .net "c_2", 0 0, L_0x55fb2cf6f3c0;  1 drivers
v0x55fb2c3b5fc0_0 .net "cin", 0 0, L_0x55fb2cf6f7e0;  1 drivers
v0x55fb2c3b5c10_0 .net "cout", 0 0, L_0x55fb2cf6f480;  1 drivers
v0x55fb2c3b5cb0_0 .net "h_1_out", 0 0, L_0x55fb2cf6f050;  1 drivers
S_0x55fb2cbdf580 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6f050 .functor XOR 1, L_0x55fb2cf6f4f0, L_0x55fb2cf6f6b0, C4<0>, C4<0>;
L_0x55fb2cf6f160 .functor AND 1, L_0x55fb2cf6f4f0, L_0x55fb2cf6f6b0, C4<1>, C4<1>;
v0x55fb2c3c6a70_0 .net "S", 0 0, L_0x55fb2cf6f050;  alias, 1 drivers
v0x55fb2c3bd600_0 .net "a", 0 0, L_0x55fb2cf6f4f0;  alias, 1 drivers
v0x55fb2c3bd6c0_0 .net "b", 0 0, L_0x55fb2cf6f6b0;  alias, 1 drivers
v0x55fb2c3bb130_0 .net "cout", 0 0, L_0x55fb2cf6f160;  alias, 1 drivers
S_0x55fb2cbdf710 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdf3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6f220 .functor XOR 1, L_0x55fb2cf6f050, L_0x55fb2cf6f7e0, C4<0>, C4<0>;
L_0x55fb2cf6f3c0 .functor AND 1, L_0x55fb2cf6f050, L_0x55fb2cf6f7e0, C4<1>, C4<1>;
v0x55fb2c3ba1e0_0 .net "S", 0 0, L_0x55fb2cf6f220;  alias, 1 drivers
v0x55fb2c3b9860_0 .net "a", 0 0, L_0x55fb2cf6f050;  alias, 1 drivers
v0x55fb2c3b9920_0 .net "b", 0 0, L_0x55fb2cf6f7e0;  alias, 1 drivers
v0x55fb2c3b93c0_0 .net "cout", 0 0, L_0x55fb2cf6f3c0;  alias, 1 drivers
S_0x55fb2cbdf8a0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cbde900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c879200 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf70370 .functor XOR 2, L_0x55fb2cf702d0, L_0x55fb2cf6ee00, C4<00>, C4<00>;
v0x55fb2c4bdd10_0 .net *"_ivl_0", 1 0, L_0x55fb2cf702d0;  1 drivers
L_0x7fd0c51388e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c4bcdc0_0 .net *"_ivl_3", 0 0, L_0x7fd0c51388e0;  1 drivers
v0x55fb2c4bc440_0 .net "a", 1 0, L_0x55fb2cf6ff10;  alias, 1 drivers
v0x55fb2c4bc4e0_0 .net "a_or_s", 0 0, L_0x55fb2cf70140;  alias, 1 drivers
v0x55fb2c4bc010_0 .net "b", 1 0, L_0x55fb2cf6ee00;  alias, 1 drivers
v0x55fb2c4bb4a0_0 .net "cout", 0 0, L_0x55fb2cf71470;  alias, 1 drivers
v0x55fb2c4bb540_0 .net "input_b", 1 0, L_0x55fb2cf70370;  1 drivers
v0x55fb2c4ba550_0 .net "out", 1 0, L_0x55fb2cf71330;  alias, 1 drivers
L_0x55fb2cf702d0 .concat [ 1 1 0 0], L_0x55fb2cf70140, L_0x7fd0c51388e0;
S_0x55fb2cbdfa30 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbdf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca985c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c4c0580_0 .net "S", 1 0, L_0x55fb2cf71330;  alias, 1 drivers
v0x55fb2c4c0640_0 .net "a", 1 0, L_0x55fb2cf6ff10;  alias, 1 drivers
v0x55fb2c4bf630_0 .net "b", 1 0, L_0x55fb2cf70370;  alias, 1 drivers
v0x55fb2c4bf6d0_0 .net "carin", 1 0, L_0x55fb2cf713d0;  1 drivers
v0x55fb2c4becb0_0 .net "cin", 0 0, L_0x55fb2cf70140;  alias, 1 drivers
v0x55fb2c4be880_0 .net "cout", 0 0, L_0x55fb2cf71470;  alias, 1 drivers
L_0x55fb2cf708d0 .part L_0x55fb2cf6ff10, 1, 1;
L_0x55fb2cf70a00 .part L_0x55fb2cf70370, 1, 1;
L_0x55fb2cf70b30 .part L_0x55fb2cf713d0, 0, 1;
L_0x55fb2cf710d0 .part L_0x55fb2cf6ff10, 0, 1;
L_0x55fb2cf71170 .part L_0x55fb2cf70370, 0, 1;
L_0x55fb2cf71330 .concat8 [ 1 1 0 0], L_0x55fb2cf70d40, L_0x55fb2cf70600;
L_0x55fb2cf713d0 .concat8 [ 1 1 0 0], L_0x55fb2cf71060, L_0x55fb2cf70860;
L_0x55fb2cf71470 .part L_0x55fb2cf713d0, 1, 1;
S_0x55fb2cbdfbc0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbdfa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf71060 .functor OR 1, L_0x55fb2cf70cd0, L_0x55fb2cf70e90, C4<0>, C4<0>;
v0x55fb2c4cb6e0_0 .net "S", 0 0, L_0x55fb2cf70d40;  1 drivers
v0x55fb2c4cb7a0_0 .net "a", 0 0, L_0x55fb2cf710d0;  1 drivers
v0x55fb2c4cb2b0_0 .net "b", 0 0, L_0x55fb2cf71170;  1 drivers
v0x55fb2c4ca740_0 .net "c_1", 0 0, L_0x55fb2cf70cd0;  1 drivers
v0x55fb2c4c97f0_0 .net "c_2", 0 0, L_0x55fb2cf70e90;  1 drivers
v0x55fb2c4c8e70_0 .net "cin", 0 0, L_0x55fb2cf70140;  alias, 1 drivers
v0x55fb2c4c8a40_0 .net "cout", 0 0, L_0x55fb2cf71060;  1 drivers
v0x55fb2c4c8ae0_0 .net "h_1_out", 0 0, L_0x55fb2cf70c60;  1 drivers
S_0x55fb2cbdfd50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbdfbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf70c60 .functor XOR 1, L_0x55fb2cf710d0, L_0x55fb2cf71170, C4<0>, C4<0>;
L_0x55fb2cf70cd0 .functor AND 1, L_0x55fb2cf710d0, L_0x55fb2cf71170, C4<1>, C4<1>;
v0x55fb2c4cf820_0 .net "S", 0 0, L_0x55fb2cf70c60;  alias, 1 drivers
v0x55fb2c4ce8d0_0 .net "a", 0 0, L_0x55fb2cf710d0;  alias, 1 drivers
v0x55fb2c4ce990_0 .net "b", 0 0, L_0x55fb2cf71170;  alias, 1 drivers
v0x55fb2c4cdf50_0 .net "cout", 0 0, L_0x55fb2cf70cd0;  alias, 1 drivers
S_0x55fb2cbdfee0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbdfbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf70d40 .functor XOR 1, L_0x55fb2cf70c60, L_0x55fb2cf70140, C4<0>, C4<0>;
L_0x55fb2cf70e90 .functor AND 1, L_0x55fb2cf70c60, L_0x55fb2cf70140, C4<1>, C4<1>;
v0x55fb2c4cdb20_0 .net "S", 0 0, L_0x55fb2cf70d40;  alias, 1 drivers
v0x55fb2c4ccfb0_0 .net "a", 0 0, L_0x55fb2cf70c60;  alias, 1 drivers
v0x55fb2c4cd070_0 .net "b", 0 0, L_0x55fb2cf70140;  alias, 1 drivers
v0x55fb2c4cc060_0 .net "cout", 0 0, L_0x55fb2cf70e90;  alias, 1 drivers
S_0x55fb2cbe0070 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbdfa30;
 .timescale 0 0;
P_0x55fb2ca4a760 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbe0200 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe0070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf70860 .functor OR 1, L_0x55fb2cf70540, L_0x55fb2cf707a0, C4<0>, C4<0>;
v0x55fb2c4c3d90_0 .net "S", 0 0, L_0x55fb2cf70600;  1 drivers
v0x55fb2c4c3e50_0 .net "a", 0 0, L_0x55fb2cf708d0;  1 drivers
v0x55fb2c4c3960_0 .net "b", 0 0, L_0x55fb2cf70a00;  1 drivers
v0x55fb2c4c2df0_0 .net "c_1", 0 0, L_0x55fb2cf70540;  1 drivers
v0x55fb2c4c1ea0_0 .net "c_2", 0 0, L_0x55fb2cf707a0;  1 drivers
v0x55fb2c4c1520_0 .net "cin", 0 0, L_0x55fb2cf70b30;  1 drivers
v0x55fb2c4c10f0_0 .net "cout", 0 0, L_0x55fb2cf70860;  1 drivers
v0x55fb2c4c1190_0 .net "h_1_out", 0 0, L_0x55fb2cf70430;  1 drivers
S_0x55fb2cbe0390 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe0200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf70430 .functor XOR 1, L_0x55fb2cf708d0, L_0x55fb2cf70a00, C4<0>, C4<0>;
L_0x55fb2cf70540 .functor AND 1, L_0x55fb2cf708d0, L_0x55fb2cf70a00, C4<1>, C4<1>;
v0x55fb2c4c7ed0_0 .net "S", 0 0, L_0x55fb2cf70430;  alias, 1 drivers
v0x55fb2c4c6f80_0 .net "a", 0 0, L_0x55fb2cf708d0;  alias, 1 drivers
v0x55fb2c4c7040_0 .net "b", 0 0, L_0x55fb2cf70a00;  alias, 1 drivers
v0x55fb2c4c6600_0 .net "cout", 0 0, L_0x55fb2cf70540;  alias, 1 drivers
S_0x55fb2cbe0520 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe0200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf70600 .functor XOR 1, L_0x55fb2cf70430, L_0x55fb2cf70b30, C4<0>, C4<0>;
L_0x55fb2cf707a0 .functor AND 1, L_0x55fb2cf70430, L_0x55fb2cf70b30, C4<1>, C4<1>;
v0x55fb2c4c61d0_0 .net "S", 0 0, L_0x55fb2cf70600;  alias, 1 drivers
v0x55fb2c4c5660_0 .net "a", 0 0, L_0x55fb2cf70430;  alias, 1 drivers
v0x55fb2c4c5720_0 .net "b", 0 0, L_0x55fb2cf70b30;  alias, 1 drivers
v0x55fb2c4c4710_0 .net "cout", 0 0, L_0x55fb2cf707a0;  alias, 1 drivers
S_0x55fb2cbe06b0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cbde900;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c673ad0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d128 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf719e0 .functor XOR 3, L_0x7fd0c513d128, RS_0x7fd0c5238898, C4<000>, C4<000>;
v0x55fb2c4a1550_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d128;  1 drivers
v0x55fb2c4a09c0_0 .net8 "a", 2 0, RS_0x7fd0c5238898;  alias, 2 drivers
v0x55fb2c4a0a80_0 .net "a_or_s", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c4a0610_0 .net8 "b", 2 0, RS_0x7fd0c5238898;  alias, 2 drivers
v0x55fb2c49fa40_0 .net "cout", 0 0, L_0x55fb2cf73220;  alias, 1 drivers
v0x55fb2c49f250_0 .net "input_b", 2 0, L_0x55fb2cf719e0;  1 drivers
v0x55fb2c49eef0_0 .net "out", 2 0, L_0x55fb2cf73090;  alias, 1 drivers
S_0x55fb2cbe0840 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbe06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c65ebc0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2c4a3dc0_0 .net "S", 2 0, L_0x55fb2cf73090;  alias, 1 drivers
v0x55fb2c4a3e80_0 .net8 "a", 2 0, RS_0x7fd0c5238898;  alias, 2 drivers
v0x55fb2c4a32c0_0 .net "b", 2 0, L_0x55fb2cf719e0;  alias, 1 drivers
v0x55fb2c4a3380_0 .net "carin", 2 0, L_0x55fb2cf73130;  1 drivers
v0x55fb2c4a2370_0 .net "cin", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c4a19f0_0 .net "cout", 0 0, L_0x55fb2cf73220;  alias, 1 drivers
L_0x55fb2cf71ef0 .part RS_0x7fd0c5238898, 1, 1;
L_0x55fb2cf72020 .part L_0x55fb2cf719e0, 1, 1;
L_0x55fb2cf72150 .part L_0x55fb2cf73130, 0, 1;
L_0x55fb2cf72630 .part RS_0x7fd0c5238898, 2, 1;
L_0x55fb2cf72870 .part L_0x55fb2cf719e0, 2, 1;
L_0x55fb2cf729a0 .part L_0x55fb2cf73130, 1, 1;
L_0x55fb2cf72de0 .part RS_0x7fd0c5238898, 0, 1;
L_0x55fb2cf72f10 .part L_0x55fb2cf719e0, 0, 1;
L_0x55fb2cf73090 .concat8 [ 1 1 1 0], L_0x55fb2cf72bb0, L_0x55fb2cf71c20, L_0x55fb2cf72360;
L_0x55fb2cf73130 .concat8 [ 1 1 1 0], L_0x55fb2cf72d70, L_0x55fb2cf71e80, L_0x55fb2cf725c0;
L_0x55fb2cf73220 .part L_0x55fb2cf73130, 2, 1;
S_0x55fb2cbe09d0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe0840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf72d70 .functor OR 1, L_0x55fb2cf72b40, L_0x55fb2cf72d00, C4<0>, C4<0>;
v0x55fb2c4b6330_0 .net "S", 0 0, L_0x55fb2cf72bb0;  1 drivers
v0x55fb2c4b63f0_0 .net "a", 0 0, L_0x55fb2cf72de0;  1 drivers
v0x55fb2c4b5f80_0 .net "b", 0 0, L_0x55fb2cf72f10;  1 drivers
v0x55fb2c4b53b0_0 .net "c_1", 0 0, L_0x55fb2cf72b40;  1 drivers
v0x55fb2c4b4a30_0 .net "c_2", 0 0, L_0x55fb2cf72d00;  1 drivers
v0x55fb2c4b4ad0_0 .net "cin", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c4b4590_0 .net "cout", 0 0, L_0x55fb2cf72d70;  1 drivers
v0x55fb2c4b4630_0 .net "h_1_out", 0 0, L_0x55fb2cf72ad0;  1 drivers
S_0x55fb2cbe0b60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf72ad0 .functor XOR 1, L_0x55fb2cf72de0, L_0x55fb2cf72f10, C4<0>, C4<0>;
L_0x55fb2cf72b40 .functor AND 1, L_0x55fb2cf72de0, L_0x55fb2cf72f10, C4<1>, C4<1>;
v0x55fb2c4b9bd0_0 .net "S", 0 0, L_0x55fb2cf72ad0;  alias, 1 drivers
v0x55fb2c4b97a0_0 .net "a", 0 0, L_0x55fb2cf72de0;  alias, 1 drivers
v0x55fb2c4b9860_0 .net "b", 0 0, L_0x55fb2cf72f10;  alias, 1 drivers
v0x55fb2c4b8c30_0 .net "cout", 0 0, L_0x55fb2cf72b40;  alias, 1 drivers
S_0x55fb2cbe0cf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf72bb0 .functor XOR 1, L_0x55fb2cf72ad0, L_0x7fd0c5138850, C4<0>, C4<0>;
L_0x55fb2cf72d00 .functor AND 1, L_0x55fb2cf72ad0, L_0x7fd0c5138850, C4<1>, C4<1>;
v0x55fb2c4b7ce0_0 .net "S", 0 0, L_0x55fb2cf72bb0;  alias, 1 drivers
v0x55fb2c4b7360_0 .net "a", 0 0, L_0x55fb2cf72ad0;  alias, 1 drivers
v0x55fb2c4b7420_0 .net "b", 0 0, L_0x7fd0c5138850;  alias, 1 drivers
v0x55fb2c4b6f30_0 .net "cout", 0 0, L_0x55fb2cf72d00;  alias, 1 drivers
S_0x55fb2cbe0e80 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbe0840;
 .timescale 0 0;
P_0x55fb2c5b8ad0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbe1010 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe0e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf71e80 .functor OR 1, L_0x55fb2cf71b60, L_0x55fb2cf71dc0, C4<0>, C4<0>;
v0x55fb2c4aeda0_0 .net "S", 0 0, L_0x55fb2cf71c20;  1 drivers
v0x55fb2c4aee60_0 .net "a", 0 0, L_0x55fb2cf71ef0;  1 drivers
v0x55fb2c4ae420_0 .net "b", 0 0, L_0x55fb2cf72020;  1 drivers
v0x55fb2c4adf80_0 .net "c_1", 0 0, L_0x55fb2cf71b60;  1 drivers
v0x55fb2c4ad480_0 .net "c_2", 0 0, L_0x55fb2cf71dc0;  1 drivers
v0x55fb2c4ac530_0 .net "cin", 0 0, L_0x55fb2cf72150;  1 drivers
v0x55fb2c4abbb0_0 .net "cout", 0 0, L_0x55fb2cf71e80;  1 drivers
v0x55fb2c4abc50_0 .net "h_1_out", 0 0, L_0x55fb2cf71a50;  1 drivers
S_0x55fb2cbe11a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf71a50 .functor XOR 1, L_0x55fb2cf71ef0, L_0x55fb2cf72020, C4<0>, C4<0>;
L_0x55fb2cf71b60 .functor AND 1, L_0x55fb2cf71ef0, L_0x55fb2cf72020, C4<1>, C4<1>;
v0x55fb2c4d1140_0 .net "S", 0 0, L_0x55fb2cf71a50;  alias, 1 drivers
v0x55fb2c4d07c0_0 .net "a", 0 0, L_0x55fb2cf71ef0;  alias, 1 drivers
v0x55fb2c4d0880_0 .net "b", 0 0, L_0x55fb2cf72020;  alias, 1 drivers
v0x55fb2c4d0390_0 .net "cout", 0 0, L_0x55fb2cf71b60;  alias, 1 drivers
S_0x55fb2cbe1330 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf71c20 .functor XOR 1, L_0x55fb2cf71a50, L_0x55fb2cf72150, C4<0>, C4<0>;
L_0x55fb2cf71dc0 .functor AND 1, L_0x55fb2cf71a50, L_0x55fb2cf72150, C4<1>, C4<1>;
v0x55fb2c4b21c0_0 .net "S", 0 0, L_0x55fb2cf71c20;  alias, 1 drivers
v0x55fb2c4a8b90_0 .net "a", 0 0, L_0x55fb2cf71a50;  alias, 1 drivers
v0x55fb2c4a8c50_0 .net "b", 0 0, L_0x55fb2cf72150;  alias, 1 drivers
v0x55fb2c4afcf0_0 .net "cout", 0 0, L_0x55fb2cf71dc0;  alias, 1 drivers
S_0x55fb2cbe14c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbe0840;
 .timescale 0 0;
P_0x55fb2c7a4890 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbe1650 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf725c0 .functor OR 1, L_0x55fb2cf722f0, L_0x55fb2cf72500, C4<0>, C4<0>;
v0x55fb2c4a7450_0 .net "S", 0 0, L_0x55fb2cf72360;  1 drivers
v0x55fb2c4a7510_0 .net "a", 0 0, L_0x55fb2cf72630;  1 drivers
v0x55fb2c4a6ad0_0 .net "b", 0 0, L_0x55fb2cf72870;  1 drivers
v0x55fb2c4a6630_0 .net "c_1", 0 0, L_0x55fb2cf722f0;  1 drivers
v0x55fb2c4a5b30_0 .net "c_2", 0 0, L_0x55fb2cf72500;  1 drivers
v0x55fb2c4a4be0_0 .net "cin", 0 0, L_0x55fb2cf729a0;  1 drivers
v0x55fb2c4a4260_0 .net "cout", 0 0, L_0x55fb2cf725c0;  1 drivers
v0x55fb2c4a4300_0 .net "h_1_out", 0 0, L_0x55fb2cf72280;  1 drivers
S_0x55fb2cbe17e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe1650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf72280 .functor XOR 1, L_0x55fb2cf72630, L_0x55fb2cf72870, C4<0>, C4<0>;
L_0x55fb2cf722f0 .functor AND 1, L_0x55fb2cf72630, L_0x55fb2cf72870, C4<1>, C4<1>;
v0x55fb2c4ab710_0 .net "S", 0 0, L_0x55fb2cf72280;  alias, 1 drivers
v0x55fb2c4aac10_0 .net "a", 0 0, L_0x55fb2cf72630;  alias, 1 drivers
v0x55fb2c4aacd0_0 .net "b", 0 0, L_0x55fb2cf72870;  alias, 1 drivers
v0x55fb2c4a9cc0_0 .net "cout", 0 0, L_0x55fb2cf722f0;  alias, 1 drivers
S_0x55fb2cbe1970 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe1650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf72360 .functor XOR 1, L_0x55fb2cf72280, L_0x55fb2cf729a0, C4<0>, C4<0>;
L_0x55fb2cf72500 .functor AND 1, L_0x55fb2cf72280, L_0x55fb2cf729a0, C4<1>, C4<1>;
v0x55fb2c4a9340_0 .net "S", 0 0, L_0x55fb2cf72360;  alias, 1 drivers
v0x55fb2c4a9400_0 .net "a", 0 0, L_0x55fb2cf72280;  alias, 1 drivers
v0x55fb2c4a8ea0_0 .net "b", 0 0, L_0x55fb2cf729a0;  alias, 1 drivers
v0x55fb2c4a83a0_0 .net "cout", 0 0, L_0x55fb2cf72500;  alias, 1 drivers
S_0x55fb2cbe1b00 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cbde900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4a5c20 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf6e2c0 .functor XOR 1, L_0x7fd0c5138808, L_0x55fb2cf6db60, C4<0>, C4<0>;
v0x55fb2c4942e0_0 .net "a", 0 0, L_0x55fb2cf6dac0;  alias, 1 drivers
v0x55fb2c4937e0_0 .net "a_or_s", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c4938a0_0 .net "b", 0 0, L_0x55fb2cf6db60;  alias, 1 drivers
v0x55fb2c492890_0 .net "cout", 0 0, L_0x55fb2cf6e7e0;  alias, 1 drivers
v0x55fb2c491f10_0 .net "input_b", 0 0, L_0x55fb2cf6e2c0;  1 drivers
v0x55fb2c491a70_0 .net "out", 0 0, L_0x55fb2cf6e640;  alias, 1 drivers
S_0x55fb2cbe1c90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbe1b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c49fb30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf6e7e0 .functor BUFZ 1, L_0x55fb2cf6e720, C4<0>, C4<0>, C4<0>;
v0x55fb2c496ff0_0 .net "S", 0 0, L_0x55fb2cf6e640;  alias, 1 drivers
v0x55fb2c496b50_0 .net "a", 0 0, L_0x55fb2cf6dac0;  alias, 1 drivers
v0x55fb2c496050_0 .net "b", 0 0, L_0x55fb2cf6e2c0;  alias, 1 drivers
v0x55fb2c495100_0 .net "carin", 0 0, L_0x55fb2cf6e720;  1 drivers
v0x55fb2c4951c0_0 .net "cin", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c494780_0 .net "cout", 0 0, L_0x55fb2cf6e7e0;  alias, 1 drivers
S_0x55fb2cbe1e20 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe1c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6e720 .functor OR 1, L_0x55fb2cf6e4c0, L_0x55fb2cf6e6b0, C4<0>, C4<0>;
v0x55fb2c49a1e0_0 .net "S", 0 0, L_0x55fb2cf6e640;  alias, 1 drivers
v0x55fb2c49a2a0_0 .net "a", 0 0, L_0x55fb2cf6dac0;  alias, 1 drivers
v0x55fb2c499860_0 .net "b", 0 0, L_0x55fb2cf6e2c0;  alias, 1 drivers
v0x55fb2c4993c0_0 .net "c_1", 0 0, L_0x55fb2cf6e4c0;  1 drivers
v0x55fb2c4988c0_0 .net "c_2", 0 0, L_0x55fb2cf6e6b0;  1 drivers
v0x55fb2c498960_0 .net "cin", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c497970_0 .net "cout", 0 0, L_0x55fb2cf6e720;  alias, 1 drivers
v0x55fb2c497a10_0 .net "h_1_out", 0 0, L_0x55fb2cf6e450;  1 drivers
S_0x55fb2cbe1fb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe1e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6e450 .functor XOR 1, L_0x55fb2cf6dac0, L_0x55fb2cf6e2c0, C4<0>, C4<0>;
L_0x55fb2cf6e4c0 .functor AND 1, L_0x55fb2cf6dac0, L_0x55fb2cf6e2c0, C4<1>, C4<1>;
v0x55fb2c4b1610_0 .net "S", 0 0, L_0x55fb2cf6e450;  alias, 1 drivers
v0x55fb2c4b16d0_0 .net "a", 0 0, L_0x55fb2cf6dac0;  alias, 1 drivers
v0x55fb2c4b0c90_0 .net "b", 0 0, L_0x55fb2cf6e2c0;  alias, 1 drivers
v0x55fb2c4b07f0_0 .net "cout", 0 0, L_0x55fb2cf6e4c0;  alias, 1 drivers
S_0x55fb2cbe2140 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe1e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6e640 .functor XOR 1, L_0x55fb2cf6e450, L_0x7fd0c5138808, C4<0>, C4<0>;
L_0x55fb2cf6e6b0 .functor AND 1, L_0x55fb2cf6e450, L_0x7fd0c5138808, C4<1>, C4<1>;
v0x55fb2c487220_0 .net "S", 0 0, L_0x55fb2cf6e640;  alias, 1 drivers
v0x55fb2c4872e0_0 .net "a", 0 0, L_0x55fb2cf6e450;  alias, 1 drivers
v0x55fb2c49d600_0 .net "b", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c49b130_0 .net "cout", 0 0, L_0x55fb2cf6e6b0;  alias, 1 drivers
S_0x55fb2cbe22d0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cbde900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c492000 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf6e850 .functor XOR 1, L_0x7fd0c5138808, L_0x55fb2cf6dd60, C4<0>, C4<0>;
v0x55fb2cb90f70_0 .net "a", 0 0, L_0x55fb2cf6dcc0;  alias, 1 drivers
v0x55fb2cb91030_0 .net "a_or_s", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2cb8ee10_0 .net "b", 0 0, L_0x55fb2cf6dd60;  alias, 1 drivers
v0x55fb2cb8eeb0_0 .net "cout", 0 0, L_0x55fb2cf6ed20;  alias, 1 drivers
v0x55fb2cb8dac0_0 .net "input_b", 0 0, L_0x55fb2cf6e850;  1 drivers
v0x55fb2cb8d140_0 .net "out", 0 0, L_0x55fb2cf6ebd0;  alias, 1 drivers
S_0x55fb2cbe2460 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbe22d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2a9ee0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf6ed20 .functor BUFZ 1, L_0x55fb2cf6ecb0, C4<0>, C4<0>, C4<0>;
v0x55fb2c48a7d0_0 .net "S", 0 0, L_0x55fb2cf6ebd0;  alias, 1 drivers
v0x55fb2c48a470_0 .net "a", 0 0, L_0x55fb2cf6dcc0;  alias, 1 drivers
v0x55fb2c49ca50_0 .net "b", 0 0, L_0x55fb2cf6e850;  alias, 1 drivers
v0x55fb2c49caf0_0 .net "carin", 0 0, L_0x55fb2cf6ecb0;  1 drivers
v0x55fb2c49c0d0_0 .net "cin", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c49bc30_0 .net "cout", 0 0, L_0x55fb2cf6ed20;  alias, 1 drivers
S_0x55fb2cbe25f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe2460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf6ecb0 .functor OR 1, L_0x55fb2cf6ea50, L_0x55fb2cf6ec40, C4<0>, C4<0>;
v0x55fb2c48ce30_0 .net "S", 0 0, L_0x55fb2cf6ebd0;  alias, 1 drivers
v0x55fb2c48cef0_0 .net "a", 0 0, L_0x55fb2cf6dcc0;  alias, 1 drivers
v0x55fb2c48c990_0 .net "b", 0 0, L_0x55fb2cf6e850;  alias, 1 drivers
v0x55fb2c48be00_0 .net "c_1", 0 0, L_0x55fb2cf6ea50;  1 drivers
v0x55fb2c48ba50_0 .net "c_2", 0 0, L_0x55fb2cf6ec40;  1 drivers
v0x55fb2c48baf0_0 .net "cin", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c48af20_0 .net "cout", 0 0, L_0x55fb2cf6ecb0;  alias, 1 drivers
v0x55fb2c48afc0_0 .net "h_1_out", 0 0, L_0x55fb2cf6e9e0;  1 drivers
S_0x55fb2cbe2780 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe25f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6e9e0 .functor XOR 1, L_0x55fb2cf6dcc0, L_0x55fb2cf6e850, C4<0>, C4<0>;
L_0x55fb2cf6ea50 .functor AND 1, L_0x55fb2cf6dcc0, L_0x55fb2cf6e850, C4<1>, C4<1>;
v0x55fb2c490f70_0 .net "S", 0 0, L_0x55fb2cf6e9e0;  alias, 1 drivers
v0x55fb2c490020_0 .net "a", 0 0, L_0x55fb2cf6dcc0;  alias, 1 drivers
v0x55fb2c4900e0_0 .net "b", 0 0, L_0x55fb2cf6e850;  alias, 1 drivers
v0x55fb2c48f6a0_0 .net "cout", 0 0, L_0x55fb2cf6ea50;  alias, 1 drivers
S_0x55fb2cbe2910 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe25f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf6ebd0 .functor XOR 1, L_0x55fb2cf6e9e0, L_0x7fd0c5138808, C4<0>, C4<0>;
L_0x55fb2cf6ec40 .functor AND 1, L_0x55fb2cf6e9e0, L_0x7fd0c5138808, C4<1>, C4<1>;
v0x55fb2c48f200_0 .net "S", 0 0, L_0x55fb2cf6ebd0;  alias, 1 drivers
v0x55fb2c48e700_0 .net "a", 0 0, L_0x55fb2cf6e9e0;  alias, 1 drivers
v0x55fb2c48e7c0_0 .net "b", 0 0, L_0x7fd0c5138808;  alias, 1 drivers
v0x55fb2c48d7b0_0 .net "cout", 0 0, L_0x55fb2cf6ec40;  alias, 1 drivers
S_0x55fb2cbe2aa0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cbde900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c48a8c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cb6e780_0 .net "S", 3 0, L_0x55fb2cf753b0;  alias, 1 drivers
v0x55fb2cb6e840_0 .net8 "a", 3 0, RS_0x7fd0c523a758;  alias, 2 drivers
v0x55fb2cb6e050_0 .net8 "b", 3 0, RS_0x7fd0c523a788;  alias, 2 drivers
v0x55fb2cb6e110_0 .net "carin", 3 0, L_0x55fb2cf754c0;  1 drivers
v0x55fb2cb6cd00_0 .net "cin", 0 0, L_0x55fb2cf73220;  alias, 1 drivers
v0x55fb2cb6c380_0 .net "cout", 0 0, L_0x55fb2cf75640;  alias, 1 drivers
L_0x55fb2cf73a90 .part RS_0x7fd0c523a758, 1, 1;
L_0x55fb2cf73c50 .part RS_0x7fd0c523a788, 1, 1;
L_0x55fb2cf73e10 .part L_0x55fb2cf754c0, 0, 1;
L_0x55fb2cf74250 .part RS_0x7fd0c523a758, 2, 1;
L_0x55fb2cf74380 .part RS_0x7fd0c523a788, 2, 1;
L_0x55fb2cf744b0 .part L_0x55fb2cf754c0, 1, 1;
L_0x55fb2cf749e0 .part RS_0x7fd0c523a758, 3, 1;
L_0x55fb2cf74b10 .part RS_0x7fd0c523a788, 3, 1;
L_0x55fb2cf74c90 .part L_0x55fb2cf754c0, 2, 1;
L_0x55fb2cf751e0 .part RS_0x7fd0c523a758, 0, 1;
L_0x55fb2cf75280 .part RS_0x7fd0c523a788, 0, 1;
L_0x55fb2cf753b0 .concat8 [ 1 1 1 1], L_0x55fb2cf74ea0, L_0x55fb2cf737c0, L_0x55fb2cf74020, L_0x55fb2cf74710;
L_0x55fb2cf754c0 .concat8 [ 1 1 1 1], L_0x55fb2cf75170, L_0x55fb2cf73a20, L_0x55fb2cf741e0, L_0x55fb2cf74970;
L_0x55fb2cf75640 .part L_0x55fb2cf754c0, 3, 1;
S_0x55fb2cbe2c30 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf75170 .functor OR 1, L_0x55fb2cf74e30, L_0x55fb2cf74ff0, C4<0>, C4<0>;
v0x55fb2cb89df0_0 .net "S", 0 0, L_0x55fb2cf74ea0;  1 drivers
v0x55fb2cb889e0_0 .net "a", 0 0, L_0x55fb2cf751e0;  1 drivers
v0x55fb2cb88060_0 .net "b", 0 0, L_0x55fb2cf75280;  1 drivers
v0x55fb2cb87bf0_0 .net "c_1", 0 0, L_0x55fb2cf74e30;  1 drivers
v0x55fb2cb874c0_0 .net "c_2", 0 0, L_0x55fb2cf74ff0;  1 drivers
v0x55fb2cb86170_0 .net "cin", 0 0, L_0x55fb2cf73220;  alias, 1 drivers
v0x55fb2cb86210_0 .net "cout", 0 0, L_0x55fb2cf75170;  1 drivers
v0x55fb2cb857f0_0 .net "h_1_out", 0 0, L_0x55fb2cf74dc0;  1 drivers
S_0x55fb2cbe2dc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe2c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf74dc0 .functor XOR 1, L_0x55fb2cf751e0, L_0x55fb2cf75280, C4<0>, C4<0>;
L_0x55fb2cf74e30 .functor AND 1, L_0x55fb2cf751e0, L_0x55fb2cf75280, C4<1>, C4<1>;
v0x55fb2cb8ccd0_0 .net "S", 0 0, L_0x55fb2cf74dc0;  alias, 1 drivers
v0x55fb2cb8cd90_0 .net "a", 0 0, L_0x55fb2cf751e0;  alias, 1 drivers
v0x55fb2cb8c5a0_0 .net "b", 0 0, L_0x55fb2cf75280;  alias, 1 drivers
v0x55fb2cb8b250_0 .net "cout", 0 0, L_0x55fb2cf74e30;  alias, 1 drivers
S_0x55fb2cbe2f50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe2c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf74ea0 .functor XOR 1, L_0x55fb2cf74dc0, L_0x55fb2cf73220, C4<0>, C4<0>;
L_0x55fb2cf74ff0 .functor AND 1, L_0x55fb2cf74dc0, L_0x55fb2cf73220, C4<1>, C4<1>;
v0x55fb2cb8a8d0_0 .net "S", 0 0, L_0x55fb2cf74ea0;  alias, 1 drivers
v0x55fb2cb8a990_0 .net "a", 0 0, L_0x55fb2cf74dc0;  alias, 1 drivers
v0x55fb2cb8a460_0 .net "b", 0 0, L_0x55fb2cf73220;  alias, 1 drivers
v0x55fb2cb89d30_0 .net "cout", 0 0, L_0x55fb2cf74ff0;  alias, 1 drivers
S_0x55fb2cbe30e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbe2aa0;
 .timescale 0 0;
P_0x55fb2cb875b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbe3270 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe30e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf73a20 .functor OR 1, L_0x55fb2cf73700, L_0x55fb2cf73960, C4<0>, C4<0>;
v0x55fb2cb81090_0 .net "S", 0 0, L_0x55fb2cf737c0;  1 drivers
v0x55fb2cb81150_0 .net "a", 0 0, L_0x55fb2cf73a90;  1 drivers
v0x55fb2cb80710_0 .net "b", 0 0, L_0x55fb2cf73c50;  1 drivers
v0x55fb2cb802a0_0 .net "c_1", 0 0, L_0x55fb2cf73700;  1 drivers
v0x55fb2cb7fb70_0 .net "c_2", 0 0, L_0x55fb2cf73960;  1 drivers
v0x55fb2cb7e820_0 .net "cin", 0 0, L_0x55fb2cf73e10;  1 drivers
v0x55fb2cb7dea0_0 .net "cout", 0 0, L_0x55fb2cf73a20;  1 drivers
v0x55fb2cb7df40_0 .net "h_1_out", 0 0, L_0x55fb2cf73690;  1 drivers
S_0x55fb2cbe3400 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe3270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf73690 .functor XOR 1, L_0x55fb2cf73a90, L_0x55fb2cf73c50, C4<0>, C4<0>;
L_0x55fb2cf73700 .functor AND 1, L_0x55fb2cf73a90, L_0x55fb2cf73c50, C4<1>, C4<1>;
v0x55fb2cb85380_0 .net "S", 0 0, L_0x55fb2cf73690;  alias, 1 drivers
v0x55fb2cb84c50_0 .net "a", 0 0, L_0x55fb2cf73a90;  alias, 1 drivers
v0x55fb2cb84d10_0 .net "b", 0 0, L_0x55fb2cf73c50;  alias, 1 drivers
v0x55fb2cb83900_0 .net "cout", 0 0, L_0x55fb2cf73700;  alias, 1 drivers
S_0x55fb2cbe3590 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe3270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf737c0 .functor XOR 1, L_0x55fb2cf73690, L_0x55fb2cf73e10, C4<0>, C4<0>;
L_0x55fb2cf73960 .functor AND 1, L_0x55fb2cf73690, L_0x55fb2cf73e10, C4<1>, C4<1>;
v0x55fb2cb82f80_0 .net "S", 0 0, L_0x55fb2cf737c0;  alias, 1 drivers
v0x55fb2cb82b10_0 .net "a", 0 0, L_0x55fb2cf73690;  alias, 1 drivers
v0x55fb2cb82bd0_0 .net "b", 0 0, L_0x55fb2cf73e10;  alias, 1 drivers
v0x55fb2cb823e0_0 .net "cout", 0 0, L_0x55fb2cf73960;  alias, 1 drivers
S_0x55fb2cbe3720 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbe2aa0;
 .timescale 0 0;
P_0x55fb2cb4fb80 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbe38b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe3720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf741e0 .functor OR 1, L_0x55fb2cf73fb0, L_0x55fb2cf74120, C4<0>, C4<0>;
v0x55fb2cb79730_0 .net "S", 0 0, L_0x55fb2cf74020;  1 drivers
v0x55fb2cb797f0_0 .net "a", 0 0, L_0x55fb2cf74250;  1 drivers
v0x55fb2cb78db0_0 .net "b", 0 0, L_0x55fb2cf74380;  1 drivers
v0x55fb2cb78940_0 .net "c_1", 0 0, L_0x55fb2cf73fb0;  1 drivers
v0x55fb2cb78210_0 .net "c_2", 0 0, L_0x55fb2cf74120;  1 drivers
v0x55fb2cb76ec0_0 .net "cin", 0 0, L_0x55fb2cf744b0;  1 drivers
v0x55fb2cb76540_0 .net "cout", 0 0, L_0x55fb2cf741e0;  1 drivers
v0x55fb2cb765e0_0 .net "h_1_out", 0 0, L_0x55fb2cf73f40;  1 drivers
S_0x55fb2cbe3a40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf73f40 .functor XOR 1, L_0x55fb2cf74250, L_0x55fb2cf74380, C4<0>, C4<0>;
L_0x55fb2cf73fb0 .functor AND 1, L_0x55fb2cf74250, L_0x55fb2cf74380, C4<1>, C4<1>;
v0x55fb2cb7da30_0 .net "S", 0 0, L_0x55fb2cf73f40;  alias, 1 drivers
v0x55fb2cb7d300_0 .net "a", 0 0, L_0x55fb2cf74250;  alias, 1 drivers
v0x55fb2cb7d3c0_0 .net "b", 0 0, L_0x55fb2cf74380;  alias, 1 drivers
v0x55fb2cb7bfb0_0 .net "cout", 0 0, L_0x55fb2cf73fb0;  alias, 1 drivers
S_0x55fb2cbe3bd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf74020 .functor XOR 1, L_0x55fb2cf73f40, L_0x55fb2cf744b0, C4<0>, C4<0>;
L_0x55fb2cf74120 .functor AND 1, L_0x55fb2cf73f40, L_0x55fb2cf744b0, C4<1>, C4<1>;
v0x55fb2cb7b630_0 .net "S", 0 0, L_0x55fb2cf74020;  alias, 1 drivers
v0x55fb2cb7b6f0_0 .net "a", 0 0, L_0x55fb2cf73f40;  alias, 1 drivers
v0x55fb2cb7b190_0 .net "b", 0 0, L_0x55fb2cf744b0;  alias, 1 drivers
v0x55fb2cb7aa80_0 .net "cout", 0 0, L_0x55fb2cf74120;  alias, 1 drivers
S_0x55fb2cbe3d60 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbe2aa0;
 .timescale 0 0;
P_0x55fb2cb0c570 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbe3ef0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf74970 .functor OR 1, L_0x55fb2cf74650, L_0x55fb2cf748b0, C4<0>, C4<0>;
v0x55fb2cb71de0_0 .net "S", 0 0, L_0x55fb2cf74710;  1 drivers
v0x55fb2cb71ea0_0 .net "a", 0 0, L_0x55fb2cf749e0;  1 drivers
v0x55fb2cb71460_0 .net "b", 0 0, L_0x55fb2cf74b10;  1 drivers
v0x55fb2cb70ff0_0 .net "c_1", 0 0, L_0x55fb2cf74650;  1 drivers
v0x55fb2cb708c0_0 .net "c_2", 0 0, L_0x55fb2cf748b0;  1 drivers
v0x55fb2cb6f570_0 .net "cin", 0 0, L_0x55fb2cf74c90;  1 drivers
v0x55fb2cb6ebf0_0 .net "cout", 0 0, L_0x55fb2cf74970;  1 drivers
v0x55fb2cb6ec90_0 .net "h_1_out", 0 0, L_0x55fb2cf745e0;  1 drivers
S_0x55fb2cbe4080 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe3ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf745e0 .functor XOR 1, L_0x55fb2cf749e0, L_0x55fb2cf74b10, C4<0>, C4<0>;
L_0x55fb2cf74650 .functor AND 1, L_0x55fb2cf749e0, L_0x55fb2cf74b10, C4<1>, C4<1>;
v0x55fb2cb760d0_0 .net "S", 0 0, L_0x55fb2cf745e0;  alias, 1 drivers
v0x55fb2cb759a0_0 .net "a", 0 0, L_0x55fb2cf749e0;  alias, 1 drivers
v0x55fb2cb75a60_0 .net "b", 0 0, L_0x55fb2cf74b10;  alias, 1 drivers
v0x55fb2cb74650_0 .net "cout", 0 0, L_0x55fb2cf74650;  alias, 1 drivers
S_0x55fb2cbe4210 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe3ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf74710 .functor XOR 1, L_0x55fb2cf745e0, L_0x55fb2cf74c90, C4<0>, C4<0>;
L_0x55fb2cf748b0 .functor AND 1, L_0x55fb2cf745e0, L_0x55fb2cf74c90, C4<1>, C4<1>;
v0x55fb2cb73cd0_0 .net "S", 0 0, L_0x55fb2cf74710;  alias, 1 drivers
v0x55fb2cb73860_0 .net "a", 0 0, L_0x55fb2cf745e0;  alias, 1 drivers
v0x55fb2cb73920_0 .net "b", 0 0, L_0x55fb2cf74c90;  alias, 1 drivers
v0x55fb2cb73130_0 .net "cout", 0 0, L_0x55fb2cf748b0;  alias, 1 drivers
S_0x55fb2cbe47c0 .scope module, "dut2" "karatsuba_4" 2 181, 2 118 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cf81230 .functor BUFZ 4, L_0x55fb2cf5b420, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf81470 .functor BUFZ 4, L_0x55fb2cf5b660, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf9cba0 .functor XOR 1, L_0x55fb2cf92c40, L_0x55fb2cf93fa0, C4<0>, C4<0>;
o0x7fd0c523bdd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cf9f0c0 .functor BUFZ 4, o0x7fd0c523bdd8, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cf9f6b0 .functor BUFZ 4, L_0x55fb2cf9f020, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c523bfb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cfa2b00 .functor BUFZ 4, o0x7fd0c523bfb8, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cfa2cb0 .functor BUFZ 6, L_0x55fb2cfa25f0, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2cc21020_0 .net "X", 3 0, L_0x55fb2cf5b420;  alias, 1 drivers
v0x55fb2cc210c0_0 .net "Xe", 1 0, L_0x55fb2cf81190;  1 drivers
v0x55fb2cc21160_0 .net "Xn", 1 0, L_0x55fb2cf80b10;  1 drivers
v0x55fb2cc21200_0 .net "Y", 3 0, L_0x55fb2cf5b660;  alias, 1 drivers
v0x55fb2cc212a0_0 .net "Ye", 1 0, L_0x55fb2cf813d0;  1 drivers
v0x55fb2cc21340_0 .net "Yn", 1 0, L_0x55fb2cf812a0;  1 drivers
v0x55fb2cc213e0_0 .net "Z", 7 0, o0x7fd0c521a838;  alias, 0 drivers
v0x55fb2cc21480_0 .net *"_ivl_23", 3 0, L_0x55fb2cf9f0c0;  1 drivers
v0x55fb2cc21520_0 .net *"_ivl_27", 3 0, L_0x55fb2cf9f6b0;  1 drivers
v0x55fb2cc215c0_0 .net *"_ivl_35", 3 0, L_0x55fb2cfa2b00;  1 drivers
v0x55fb2cc21660_0 .net *"_ivl_39", 5 0, L_0x55fb2cfa2cb0;  1 drivers
v0x55fb2cc21700_0 .net *"_ivl_4", 3 0, L_0x55fb2cf81230;  1 drivers
v0x55fb2cc217a0_0 .net *"_ivl_9", 3 0, L_0x55fb2cf81470;  1 drivers
L_0x7fd0c5139198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc21840_0 .net "add", 0 0, L_0x7fd0c5139198;  1 drivers
L_0x7fd0c51394f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c523eb68 .resolv tri, L_0x7fd0c51394f8, L_0x55fb2cf9f410;
v0x55fb2cc219f0_0 .net8 "big_z0", 5 0, RS_0x7fd0c523eb68;  2 drivers
v0x55fb2cc21a90_0 .net "big_z0_z1", 5 0, L_0x55fb2cfa25f0;  1 drivers
L_0x7fd0c5139540 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51ee698 .resolv tri, L_0x7fd0c5139540, L_0x55fb2cf9f5c0;
v0x55fb2cc21b30_0 .net8 "big_z1", 5 0, RS_0x7fd0c51ee698;  2 drivers
L_0x7fd0c51395d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e13d8 .resolv tri, L_0x7fd0c51395d0, L_0x55fb2cfa2bc0;
v0x55fb2cc21ce0_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c51e13d8;  2 drivers
L_0x7fd0c5139588 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e13a8 .resolv tri, L_0x7fd0c5139588, L_0x55fb2cfa2690;
v0x55fb2cc21d80_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c51e13a8;  2 drivers
v0x55fb2cc21e20_0 .net "cout_z0_z1", 0 0, L_0x55fb2cfa2910;  1 drivers
v0x55fb2cc21ec0_0 .net "cout_z1", 0 0, L_0x55fb2cf9f260;  1 drivers
v0x55fb2cc21f60_0 .net "cout_z1_1", 0 0, L_0x55fb2cf9ce30;  1 drivers
v0x55fb2cc22000_0 .net "dummy_cout", 0 0, L_0x55fb2cfa6d60;  1 drivers
v0x55fb2cc220a0_0 .net "signX", 0 0, L_0x55fb2cf92c40;  1 drivers
v0x55fb2cc22140_0 .net "signY", 0 0, L_0x55fb2cf93fa0;  1 drivers
v0x55fb2cc221e0_0 .net "sign_z3", 0 0, L_0x55fb2cf9cba0;  1 drivers
L_0x7fd0c5139150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc22280_0 .net "sub", 0 0, L_0x7fd0c5139150;  1 drivers
v0x55fb2cc22430_0 .net "z", 7 0, L_0x55fb2cfa6810;  1 drivers
v0x55fb2cc224d0_0 .net "z0", 3 0, o0x7fd0c523bdd8;  0 drivers
v0x55fb2cc22570_0 .net "z1", 3 0, L_0x55fb2cf9f020;  1 drivers
v0x55fb2cc22610_0 .net "z1_1", 3 0, L_0x55fb2cf9cb00;  1 drivers
v0x55fb2cc226b0_0 .net "z2", 3 0, o0x7fd0c523bfb8;  0 drivers
o0x7fd0c523d2a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2cc22750_0 .net "z3", 3 0, o0x7fd0c523d2a8;  0 drivers
v0x55fb2cc22a00_0 .net "z3_1", 1 0, L_0x55fb2cf92a50;  1 drivers
v0x55fb2cc22aa0_0 .net "z3_2", 1 0, L_0x55fb2cf93db0;  1 drivers
L_0x55fb2cf80b10 .part L_0x55fb2cf81230, 2, 2;
L_0x55fb2cf81190 .part L_0x55fb2cf81230, 0, 2;
L_0x55fb2cf812a0 .part L_0x55fb2cf81470, 2, 2;
L_0x55fb2cf813d0 .part L_0x55fb2cf81470, 0, 2;
L_0x55fb2cf9f410 .part/pv L_0x55fb2cf9f0c0, 0, 4, 6;
L_0x55fb2cf9f5c0 .part/pv L_0x55fb2cf9f6b0, 2, 4, 6;
L_0x55fb2cfa2690 .part/pv L_0x55fb2cfa2b00, 4, 4, 8;
L_0x55fb2cfa2bc0 .part/pv L_0x55fb2cfa2cb0, 0, 6, 8;
S_0x55fb2cbe4950 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb580f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513d440 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf9b350 .functor XOR 4, L_0x7fd0c513d440, o0x7fd0c523bfb8, C4<0000>, C4<0000>;
v0x55fb2c7e95c0_0 .net *"_ivl_0", 3 0, L_0x7fd0c513d440;  1 drivers
v0x55fb2c7e9120_0 .net "a", 3 0, o0x7fd0c523bdd8;  alias, 0 drivers
v0x55fb2c7e91e0_0 .net "a_or_s", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2c7d6390_0 .net "b", 3 0, o0x7fd0c523bfb8;  alias, 0 drivers
v0x55fb2c7d6430_0 .net "cout", 0 0, L_0x55fb2cf9ce30;  alias, 1 drivers
v0x55fb2c7d3e30_0 .net "input_b", 3 0, L_0x55fb2cf9b350;  1 drivers
v0x55fb2c7d2ee0_0 .net "out", 3 0, L_0x55fb2cf9cb00;  alias, 1 drivers
S_0x55fb2cbe4ae0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbe4950;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9c36b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2c7d8410_0 .net "S", 3 0, L_0x55fb2cf9cb00;  alias, 1 drivers
v0x55fb2c7d84d0_0 .net "a", 3 0, o0x7fd0c523bdd8;  alias, 0 drivers
v0x55fb2c7d7cc0_0 .net "b", 3 0, L_0x55fb2cf9b350;  alias, 1 drivers
v0x55fb2c7d7d80_0 .net "carin", 3 0, L_0x55fb2cf9cc10;  1 drivers
v0x55fb2c7d7960_0 .net "cin", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2c7e9f40_0 .net "cout", 0 0, L_0x55fb2cf9ce30;  alias, 1 drivers
L_0x55fb2cf9b5f0 .part o0x7fd0c523bdd8, 1, 1;
L_0x55fb2cf9b690 .part L_0x55fb2cf9b350, 1, 1;
L_0x55fb2cf9b730 .part L_0x55fb2cf9cc10, 0, 1;
L_0x55fb2cf9bb20 .part o0x7fd0c523bdd8, 2, 1;
L_0x55fb2cf9bc50 .part L_0x55fb2cf9b350, 2, 1;
L_0x55fb2cf9be10 .part L_0x55fb2cf9cc10, 1, 1;
L_0x55fb2cf9c200 .part o0x7fd0c523bdd8, 3, 1;
L_0x55fb2cf9c330 .part L_0x55fb2cf9b350, 3, 1;
L_0x55fb2cf9c460 .part L_0x55fb2cf9cc10, 2, 1;
L_0x55fb2cf9c8a0 .part o0x7fd0c523bdd8, 0, 1;
L_0x55fb2cf9c9d0 .part L_0x55fb2cf9b350, 0, 1;
L_0x55fb2cf9cb00 .concat8 [ 1 1 1 1], L_0x55fb2cf9c670, L_0x55fb2cf9b4a0, L_0x55fb2cf9b940, L_0x55fb2cf9c020;
L_0x55fb2cf9cc10 .concat8 [ 1 1 1 1], L_0x55fb2cf9c830, L_0x55fb2cf9b580, L_0x55fb2cf9bab0, L_0x55fb2cf9c190;
L_0x55fb2cf9ce30 .part L_0x55fb2cf9cc10, 3, 1;
S_0x55fb2cbe4c70 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9c830 .functor OR 1, L_0x55fb2cf9c600, L_0x55fb2cf9c770, C4<0>, C4<0>;
v0x55fb2cb47dc0_0 .net "S", 0 0, L_0x55fb2cf9c670;  1 drivers
v0x55fb2cb47e80_0 .net "a", 0 0, L_0x55fb2cf9c8a0;  1 drivers
v0x55fb2cb46e70_0 .net "b", 0 0, L_0x55fb2cf9c9d0;  1 drivers
v0x55fb2cb464f0_0 .net "c_1", 0 0, L_0x55fb2cf9c600;  1 drivers
v0x55fb2cb46050_0 .net "c_2", 0 0, L_0x55fb2cf9c770;  1 drivers
v0x55fb2cb455f0_0 .net "cin", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2cb44920_0 .net "cout", 0 0, L_0x55fb2cf9c830;  1 drivers
v0x55fb2cb449c0_0 .net "h_1_out", 0 0, L_0x55fb2cf9c590;  1 drivers
S_0x55fb2cbe4e00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe4c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9c590 .functor XOR 1, L_0x55fb2cf9c8a0, L_0x55fb2cf9c9d0, C4<0>, C4<0>;
L_0x55fb2cf9c600 .functor AND 1, L_0x55fb2cf9c8a0, L_0x55fb2cf9c9d0, C4<1>, C4<1>;
v0x55fb2cb4b130_0 .net "S", 0 0, L_0x55fb2cf9c590;  alias, 1 drivers
v0x55fb2cb4b1d0_0 .net "a", 0 0, L_0x55fb2cf9c8a0;  alias, 1 drivers
v0x55fb2cb4a630_0 .net "b", 0 0, L_0x55fb2cf9c9d0;  alias, 1 drivers
v0x55fb2cb4a6d0_0 .net "cout", 0 0, L_0x55fb2cf9c600;  alias, 1 drivers
S_0x55fb2cbe4f90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe4c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9c670 .functor XOR 1, L_0x55fb2cf9c590, L_0x7fd0c5139198, C4<0>, C4<0>;
L_0x55fb2cf9c770 .functor AND 1, L_0x55fb2cf9c590, L_0x7fd0c5139198, C4<1>, C4<1>;
v0x55fb2cb496e0_0 .net "S", 0 0, L_0x55fb2cf9c670;  alias, 1 drivers
v0x55fb2cb497a0_0 .net "a", 0 0, L_0x55fb2cf9c590;  alias, 1 drivers
v0x55fb2cb48d60_0 .net "b", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2cb488c0_0 .net "cout", 0 0, L_0x55fb2cf9c770;  alias, 1 drivers
S_0x55fb2cbe5120 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbe4ae0;
 .timescale 0 0;
P_0x55fb2ca40990 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbe52b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9b580 .functor OR 1, L_0x55fb2cf9b430, L_0x55fb2cf9b510, C4<0>, C4<0>;
v0x55fb2cb8f540_0 .net "S", 0 0, L_0x55fb2cf9b4a0;  1 drivers
v0x55fb2cb8f600_0 .net "a", 0 0, L_0x55fb2cf9b5f0;  1 drivers
v0x55fb2c7d74e0_0 .net "b", 0 0, L_0x55fb2cf9b690;  1 drivers
v0x55fb2c7b1640_0 .net "c_1", 0 0, L_0x55fb2cf9b430;  1 drivers
v0x55fb2c7eaaf0_0 .net "c_2", 0 0, L_0x55fb2cf9b510;  1 drivers
v0x55fb2c7e8620_0 .net "cin", 0 0, L_0x55fb2cf9b730;  1 drivers
v0x55fb2c7e76d0_0 .net "cout", 0 0, L_0x55fb2cf9b580;  1 drivers
v0x55fb2c7e7770_0 .net "h_1_out", 0 0, L_0x55fb2cf9b3c0;  1 drivers
S_0x55fb2cbe5440 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9b3c0 .functor XOR 1, L_0x55fb2cf9b5f0, L_0x55fb2cf9b690, C4<0>, C4<0>;
L_0x55fb2cf9b430 .functor AND 1, L_0x55fb2cf9b5f0, L_0x55fb2cf9b690, C4<1>, C4<1>;
v0x55fb2cb440e0_0 .net "S", 0 0, L_0x55fb2cf9b3c0;  alias, 1 drivers
v0x55fb2cb43ce0_0 .net "a", 0 0, L_0x55fb2cf9b5f0;  alias, 1 drivers
v0x55fb2cb43da0_0 .net "b", 0 0, L_0x55fb2cf9b690;  alias, 1 drivers
v0x55fb2cb43290_0 .net "cout", 0 0, L_0x55fb2cf9b430;  alias, 1 drivers
S_0x55fb2cbe55d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9b4a0 .functor XOR 1, L_0x55fb2cf9b3c0, L_0x55fb2cf9b730, C4<0>, C4<0>;
L_0x55fb2cf9b510 .functor AND 1, L_0x55fb2cf9b3c0, L_0x55fb2cf9b730, C4<1>, C4<1>;
v0x55fb2cb42f80_0 .net "S", 0 0, L_0x55fb2cf9b4a0;  alias, 1 drivers
v0x55fb2cb90330_0 .net "a", 0 0, L_0x55fb2cf9b3c0;  alias, 1 drivers
v0x55fb2cb903f0_0 .net "b", 0 0, L_0x55fb2cf9b730;  alias, 1 drivers
v0x55fb2cb8f9b0_0 .net "cout", 0 0, L_0x55fb2cf9b510;  alias, 1 drivers
S_0x55fb2cbe5760 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbe4ae0;
 .timescale 0 0;
P_0x55fb2c923c40 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbe58f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9bab0 .functor OR 1, L_0x55fb2cf9b8d0, L_0x55fb2cf9ba40, C4<0>, C4<0>;
v0x55fb2c7e3540_0 .net "S", 0 0, L_0x55fb2cf9b940;  1 drivers
v0x55fb2c7e3600_0 .net "a", 0 0, L_0x55fb2cf9bb20;  1 drivers
v0x55fb2c7e25f0_0 .net "b", 0 0, L_0x55fb2cf9bc50;  1 drivers
v0x55fb2c7e1c70_0 .net "c_1", 0 0, L_0x55fb2cf9b8d0;  1 drivers
v0x55fb2c7e17d0_0 .net "c_2", 0 0, L_0x55fb2cf9ba40;  1 drivers
v0x55fb2c7e0cd0_0 .net "cin", 0 0, L_0x55fb2cf9be10;  1 drivers
v0x55fb2c7dfd80_0 .net "cout", 0 0, L_0x55fb2cf9bab0;  1 drivers
v0x55fb2c7dfe20_0 .net "h_1_out", 0 0, L_0x55fb2cf9b860;  1 drivers
S_0x55fb2cbe5a80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9b860 .functor XOR 1, L_0x55fb2cf9bb20, L_0x55fb2cf9bc50, C4<0>, C4<0>;
L_0x55fb2cf9b8d0 .functor AND 1, L_0x55fb2cf9bb20, L_0x55fb2cf9bc50, C4<1>, C4<1>;
v0x55fb2c7e6d50_0 .net "S", 0 0, L_0x55fb2cf9b860;  alias, 1 drivers
v0x55fb2c7e68b0_0 .net "a", 0 0, L_0x55fb2cf9bb20;  alias, 1 drivers
v0x55fb2c7e6970_0 .net "b", 0 0, L_0x55fb2cf9bc50;  alias, 1 drivers
v0x55fb2c7e5db0_0 .net "cout", 0 0, L_0x55fb2cf9b8d0;  alias, 1 drivers
S_0x55fb2cbe5c10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9b940 .functor XOR 1, L_0x55fb2cf9b860, L_0x55fb2cf9be10, C4<0>, C4<0>;
L_0x55fb2cf9ba40 .functor AND 1, L_0x55fb2cf9b860, L_0x55fb2cf9be10, C4<1>, C4<1>;
v0x55fb2c7e4e60_0 .net "S", 0 0, L_0x55fb2cf9b940;  alias, 1 drivers
v0x55fb2c7e4f20_0 .net "a", 0 0, L_0x55fb2cf9b860;  alias, 1 drivers
v0x55fb2c7e44e0_0 .net "b", 0 0, L_0x55fb2cf9be10;  alias, 1 drivers
v0x55fb2c7e4040_0 .net "cout", 0 0, L_0x55fb2cf9ba40;  alias, 1 drivers
S_0x55fb2cbe5da0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbe4ae0;
 .timescale 0 0;
P_0x55fb2c95c350 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbe5f30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe5da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9c190 .functor OR 1, L_0x55fb2cf9bfb0, L_0x55fb2cf9c120, C4<0>, C4<0>;
v0x55fb2c7dbbf0_0 .net "S", 0 0, L_0x55fb2cf9c020;  1 drivers
v0x55fb2c7dbcb0_0 .net "a", 0 0, L_0x55fb2cf9c200;  1 drivers
v0x55fb2c7daca0_0 .net "b", 0 0, L_0x55fb2cf9c330;  1 drivers
v0x55fb2c7da320_0 .net "c_1", 0 0, L_0x55fb2cf9bfb0;  1 drivers
v0x55fb2c7d9e80_0 .net "c_2", 0 0, L_0x55fb2cf9c120;  1 drivers
v0x55fb2c7d92f0_0 .net "cin", 0 0, L_0x55fb2cf9c460;  1 drivers
v0x55fb2c7d8f40_0 .net "cout", 0 0, L_0x55fb2cf9c190;  1 drivers
v0x55fb2c7d8fe0_0 .net "h_1_out", 0 0, L_0x55fb2cf9bf40;  1 drivers
S_0x55fb2cbe60c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9bf40 .functor XOR 1, L_0x55fb2cf9c200, L_0x55fb2cf9c330, C4<0>, C4<0>;
L_0x55fb2cf9bfb0 .functor AND 1, L_0x55fb2cf9c200, L_0x55fb2cf9c330, C4<1>, C4<1>;
v0x55fb2c7df400_0 .net "S", 0 0, L_0x55fb2cf9bf40;  alias, 1 drivers
v0x55fb2c7def60_0 .net "a", 0 0, L_0x55fb2cf9c200;  alias, 1 drivers
v0x55fb2c7df020_0 .net "b", 0 0, L_0x55fb2cf9c330;  alias, 1 drivers
v0x55fb2c7de460_0 .net "cout", 0 0, L_0x55fb2cf9bfb0;  alias, 1 drivers
S_0x55fb2cbe6250 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe5f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9c020 .functor XOR 1, L_0x55fb2cf9bf40, L_0x55fb2cf9c460, C4<0>, C4<0>;
L_0x55fb2cf9c120 .functor AND 1, L_0x55fb2cf9bf40, L_0x55fb2cf9c460, C4<1>, C4<1>;
v0x55fb2c7dd510_0 .net "S", 0 0, L_0x55fb2cf9c020;  alias, 1 drivers
v0x55fb2c7dcb90_0 .net "a", 0 0, L_0x55fb2cf9bf40;  alias, 1 drivers
v0x55fb2c7dcc50_0 .net "b", 0 0, L_0x55fb2cf9c460;  alias, 1 drivers
v0x55fb2c7dc6f0_0 .net "cout", 0 0, L_0x55fb2cf9c120;  alias, 1 drivers
S_0x55fb2cbe63e0 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8ab380 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2cf9d110 .functor XOR 4, L_0x55fb2cf9d070, o0x7fd0c523d2a8, C4<0000>, C4<0000>;
v0x55fb2cb32390_0 .net *"_ivl_0", 3 0, L_0x55fb2cf9d070;  1 drivers
L_0x7fd0c51394b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2cb31040_0 .net *"_ivl_3", 2 0, L_0x7fd0c51394b0;  1 drivers
v0x55fb2cb306c0_0 .net "a", 3 0, L_0x55fb2cf9cb00;  alias, 1 drivers
v0x55fb2cb30760_0 .net "a_or_s", 0 0, L_0x55fb2cf9cba0;  alias, 1 drivers
v0x55fb2cb30250_0 .net "b", 3 0, o0x7fd0c523d2a8;  alias, 0 drivers
v0x55fb2cb2fb20_0 .net "cout", 0 0, L_0x55fb2cf9f260;  alias, 1 drivers
v0x55fb2cb2fbc0_0 .net "input_b", 3 0, L_0x55fb2cf9d110;  1 drivers
v0x55fb2cb2e7d0_0 .net "out", 3 0, L_0x55fb2cf9f020;  alias, 1 drivers
L_0x55fb2cf9d070 .concat [ 1 3 0 0], L_0x55fb2cf9cba0, L_0x7fd0c51394b0;
S_0x55fb2cbe6570 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbe63e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c879970 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cb34c00_0 .net "S", 3 0, L_0x55fb2cf9f020;  alias, 1 drivers
v0x55fb2cb34cc0_0 .net "a", 3 0, L_0x55fb2cf9cb00;  alias, 1 drivers
v0x55fb2cb338b0_0 .net "b", 3 0, L_0x55fb2cf9d110;  alias, 1 drivers
v0x55fb2cb33950_0 .net "carin", 3 0, L_0x55fb2cf9f130;  1 drivers
v0x55fb2cb32f30_0 .net "cin", 0 0, L_0x55fb2cf9cba0;  alias, 1 drivers
v0x55fb2cb32ac0_0 .net "cout", 0 0, L_0x55fb2cf9f260;  alias, 1 drivers
L_0x55fb2cf9d670 .part L_0x55fb2cf9cb00, 1, 1;
L_0x55fb2cf9d7a0 .part L_0x55fb2cf9d110, 1, 1;
L_0x55fb2cf9d8d0 .part L_0x55fb2cf9f130, 0, 1;
L_0x55fb2cf9ddb0 .part L_0x55fb2cf9cb00, 2, 1;
L_0x55fb2cf9dee0 .part L_0x55fb2cf9d110, 2, 1;
L_0x55fb2cf9e0a0 .part L_0x55fb2cf9f130, 1, 1;
L_0x55fb2cf9e580 .part L_0x55fb2cf9cb00, 3, 1;
L_0x55fb2cf9e7c0 .part L_0x55fb2cf9d110, 3, 1;
L_0x55fb2cf9e8b0 .part L_0x55fb2cf9f130, 2, 1;
L_0x55fb2cf9ee50 .part L_0x55fb2cf9cb00, 0, 1;
L_0x55fb2cf9eef0 .part L_0x55fb2cf9d110, 0, 1;
L_0x55fb2cf9f020 .concat8 [ 1 1 1 1], L_0x55fb2cf9eac0, L_0x55fb2cf9d3a0, L_0x55fb2cf9dae0, L_0x55fb2cf9e2b0;
L_0x55fb2cf9f130 .concat8 [ 1 1 1 1], L_0x55fb2cf9ede0, L_0x55fb2cf9d600, L_0x55fb2cf9dd40, L_0x55fb2cf9e510;
L_0x55fb2cf9f260 .part L_0x55fb2cf9f130, 3, 1;
S_0x55fb2cbe6700 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe6570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9ede0 .functor OR 1, L_0x55fb2cf9ea50, L_0x55fb2cf9ec10, C4<0>, C4<0>;
v0x55fb2c7ced50_0 .net "S", 0 0, L_0x55fb2cf9eac0;  1 drivers
v0x55fb2c7cee10_0 .net "a", 0 0, L_0x55fb2cf9ee50;  1 drivers
v0x55fb2c7cde00_0 .net "b", 0 0, L_0x55fb2cf9eef0;  1 drivers
v0x55fb2c7cd480_0 .net "c_1", 0 0, L_0x55fb2cf9ea50;  1 drivers
v0x55fb2c7ccfe0_0 .net "c_2", 0 0, L_0x55fb2cf9ec10;  1 drivers
v0x55fb2c7cc4e0_0 .net "cin", 0 0, L_0x55fb2cf9cba0;  alias, 1 drivers
v0x55fb2c7cb590_0 .net "cout", 0 0, L_0x55fb2cf9ede0;  1 drivers
v0x55fb2c7cb630_0 .net "h_1_out", 0 0, L_0x55fb2cf9e9e0;  1 drivers
S_0x55fb2cbe6890 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe6700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9e9e0 .functor XOR 1, L_0x55fb2cf9ee50, L_0x55fb2cf9eef0, C4<0>, C4<0>;
L_0x55fb2cf9ea50 .functor AND 1, L_0x55fb2cf9ee50, L_0x55fb2cf9eef0, C4<1>, C4<1>;
v0x55fb2c7d2560_0 .net "S", 0 0, L_0x55fb2cf9e9e0;  alias, 1 drivers
v0x55fb2c7d20c0_0 .net "a", 0 0, L_0x55fb2cf9ee50;  alias, 1 drivers
v0x55fb2c7d2180_0 .net "b", 0 0, L_0x55fb2cf9eef0;  alias, 1 drivers
v0x55fb2c7d15c0_0 .net "cout", 0 0, L_0x55fb2cf9ea50;  alias, 1 drivers
S_0x55fb2cbe6a20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe6700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9eac0 .functor XOR 1, L_0x55fb2cf9e9e0, L_0x55fb2cf9cba0, C4<0>, C4<0>;
L_0x55fb2cf9ec10 .functor AND 1, L_0x55fb2cf9e9e0, L_0x55fb2cf9cba0, C4<1>, C4<1>;
v0x55fb2c7d0670_0 .net "S", 0 0, L_0x55fb2cf9eac0;  alias, 1 drivers
v0x55fb2c7cfcf0_0 .net "a", 0 0, L_0x55fb2cf9e9e0;  alias, 1 drivers
v0x55fb2c7cfdb0_0 .net "b", 0 0, L_0x55fb2cf9cba0;  alias, 1 drivers
v0x55fb2c7cf850_0 .net "cout", 0 0, L_0x55fb2cf9ec10;  alias, 1 drivers
S_0x55fb2cbe6bb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbe6570;
 .timescale 0 0;
P_0x55fb2ca4f4b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbe6d40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe6bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9d600 .functor OR 1, L_0x55fb2cf9d2e0, L_0x55fb2cf9d540, C4<0>, C4<0>;
v0x55fb2c7c7400_0 .net "S", 0 0, L_0x55fb2cf9d3a0;  1 drivers
v0x55fb2c7c74c0_0 .net "a", 0 0, L_0x55fb2cf9d670;  1 drivers
v0x55fb2c7c64b0_0 .net "b", 0 0, L_0x55fb2cf9d7a0;  1 drivers
v0x55fb2c7c5b80_0 .net "c_1", 0 0, L_0x55fb2cf9d2e0;  1 drivers
v0x55fb2c7c5780_0 .net "c_2", 0 0, L_0x55fb2cf9d540;  1 drivers
v0x55fb2c7c4d30_0 .net "cin", 0 0, L_0x55fb2cf9d8d0;  1 drivers
v0x55fb2c7c4a20_0 .net "cout", 0 0, L_0x55fb2cf9d600;  1 drivers
v0x55fb2c7c4ac0_0 .net "h_1_out", 0 0, L_0x55fb2cf9d1d0;  1 drivers
S_0x55fb2cbe6ed0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe6d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9d1d0 .functor XOR 1, L_0x55fb2cf9d670, L_0x55fb2cf9d7a0, C4<0>, C4<0>;
L_0x55fb2cf9d2e0 .functor AND 1, L_0x55fb2cf9d670, L_0x55fb2cf9d7a0, C4<1>, C4<1>;
v0x55fb2c7cac10_0 .net "S", 0 0, L_0x55fb2cf9d1d0;  alias, 1 drivers
v0x55fb2c7ca770_0 .net "a", 0 0, L_0x55fb2cf9d670;  alias, 1 drivers
v0x55fb2c7ca830_0 .net "b", 0 0, L_0x55fb2cf9d7a0;  alias, 1 drivers
v0x55fb2c7c9c70_0 .net "cout", 0 0, L_0x55fb2cf9d2e0;  alias, 1 drivers
S_0x55fb2cbe7060 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe6d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9d3a0 .functor XOR 1, L_0x55fb2cf9d1d0, L_0x55fb2cf9d8d0, C4<0>, C4<0>;
L_0x55fb2cf9d540 .functor AND 1, L_0x55fb2cf9d1d0, L_0x55fb2cf9d8d0, C4<1>, C4<1>;
v0x55fb2c7c8d20_0 .net "S", 0 0, L_0x55fb2cf9d3a0;  alias, 1 drivers
v0x55fb2c7c83a0_0 .net "a", 0 0, L_0x55fb2cf9d1d0;  alias, 1 drivers
v0x55fb2c7c8460_0 .net "b", 0 0, L_0x55fb2cf9d8d0;  alias, 1 drivers
v0x55fb2c7c7f00_0 .net "cout", 0 0, L_0x55fb2cf9d540;  alias, 1 drivers
S_0x55fb2cbe71f0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbe6570;
 .timescale 0 0;
P_0x55fb2c694170 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbe7380 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe71f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9dd40 .functor OR 1, L_0x55fb2cf9da70, L_0x55fb2cf9dc80, C4<0>, C4<0>;
v0x55fb2cb3a130_0 .net "S", 0 0, L_0x55fb2cf9dae0;  1 drivers
v0x55fb2cb3a1f0_0 .net "a", 0 0, L_0x55fb2cf9ddb0;  1 drivers
v0x55fb2cb35050_0 .net "b", 0 0, L_0x55fb2cf9dee0;  1 drivers
v0x55fb2cb3edc0_0 .net "c_1", 0 0, L_0x55fb2cf9da70;  1 drivers
v0x55fb2cb3da70_0 .net "c_2", 0 0, L_0x55fb2cf9dc80;  1 drivers
v0x55fb2cb3d0f0_0 .net "cin", 0 0, L_0x55fb2cf9e0a0;  1 drivers
v0x55fb2cb3cc80_0 .net "cout", 0 0, L_0x55fb2cf9dd40;  1 drivers
v0x55fb2cb3cd20_0 .net "h_1_out", 0 0, L_0x55fb2cf9da00;  1 drivers
S_0x55fb2cbe7510 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe7380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9da00 .functor XOR 1, L_0x55fb2cf9ddb0, L_0x55fb2cf9dee0, C4<0>, C4<0>;
L_0x55fb2cf9da70 .functor AND 1, L_0x55fb2cf9ddb0, L_0x55fb2cf9dee0, C4<1>, C4<1>;
v0x55fb2c7c4030_0 .net "S", 0 0, L_0x55fb2cf9da00;  alias, 1 drivers
v0x55fb2c7d5750_0 .net "a", 0 0, L_0x55fb2cf9ddb0;  alias, 1 drivers
v0x55fb2c7d5810_0 .net "b", 0 0, L_0x55fb2cf9dee0;  alias, 1 drivers
v0x55fb2c7d4dd0_0 .net "cout", 0 0, L_0x55fb2cf9da70;  alias, 1 drivers
S_0x55fb2cbe76a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe7380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9dae0 .functor XOR 1, L_0x55fb2cf9da00, L_0x55fb2cf9e0a0, C4<0>, C4<0>;
L_0x55fb2cf9dc80 .functor AND 1, L_0x55fb2cf9da00, L_0x55fb2cf9e0a0, C4<1>, C4<1>;
v0x55fb2c7d4930_0 .net "S", 0 0, L_0x55fb2cf9dae0;  alias, 1 drivers
v0x55fb2c7d49f0_0 .net "a", 0 0, L_0x55fb2cf9da00;  alias, 1 drivers
v0x55fb2cb0f160_0 .net "b", 0 0, L_0x55fb2cf9e0a0;  alias, 1 drivers
v0x55fb2cb40f20_0 .net "cout", 0 0, L_0x55fb2cf9dc80;  alias, 1 drivers
S_0x55fb2cbe7830 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbe6570;
 .timescale 0 0;
P_0x55fb2c63b230 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbe79c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9e510 .functor OR 1, L_0x55fb2cf9e240, L_0x55fb2cf9e450, C4<0>, C4<0>;
v0x55fb2cb38010_0 .net "S", 0 0, L_0x55fb2cf9e2b0;  1 drivers
v0x55fb2cb380d0_0 .net "a", 0 0, L_0x55fb2cf9e580;  1 drivers
v0x55fb2cb37ba0_0 .net "b", 0 0, L_0x55fb2cf9e7c0;  1 drivers
v0x55fb2cb37470_0 .net "c_1", 0 0, L_0x55fb2cf9e240;  1 drivers
v0x55fb2cb36120_0 .net "c_2", 0 0, L_0x55fb2cf9e450;  1 drivers
v0x55fb2cb357a0_0 .net "cin", 0 0, L_0x55fb2cf9e8b0;  1 drivers
v0x55fb2cb35330_0 .net "cout", 0 0, L_0x55fb2cf9e510;  1 drivers
v0x55fb2cb353d0_0 .net "h_1_out", 0 0, L_0x55fb2cf9e1d0;  1 drivers
S_0x55fb2cbe7b50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9e1d0 .functor XOR 1, L_0x55fb2cf9e580, L_0x55fb2cf9e7c0, C4<0>, C4<0>;
L_0x55fb2cf9e240 .functor AND 1, L_0x55fb2cf9e580, L_0x55fb2cf9e7c0, C4<1>, C4<1>;
v0x55fb2cb3c550_0 .net "S", 0 0, L_0x55fb2cf9e1d0;  alias, 1 drivers
v0x55fb2cb3b200_0 .net "a", 0 0, L_0x55fb2cf9e580;  alias, 1 drivers
v0x55fb2cb3b2c0_0 .net "b", 0 0, L_0x55fb2cf9e7c0;  alias, 1 drivers
v0x55fb2cb3a880_0 .net "cout", 0 0, L_0x55fb2cf9e240;  alias, 1 drivers
S_0x55fb2cbe7ce0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9e2b0 .functor XOR 1, L_0x55fb2cf9e1d0, L_0x55fb2cf9e8b0, C4<0>, C4<0>;
L_0x55fb2cf9e450 .functor AND 1, L_0x55fb2cf9e1d0, L_0x55fb2cf9e8b0, C4<1>, C4<1>;
v0x55fb2cb3a410_0 .net "S", 0 0, L_0x55fb2cf9e2b0;  alias, 1 drivers
v0x55fb2cb39ce0_0 .net "a", 0 0, L_0x55fb2cf9e1d0;  alias, 1 drivers
v0x55fb2cb39da0_0 .net "b", 0 0, L_0x55fb2cf9e8b0;  alias, 1 drivers
v0x55fb2cb38990_0 .net "cout", 0 0, L_0x55fb2cf9e450;  alias, 1 drivers
S_0x55fb2cbe7e70 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c60a540 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513d488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf9f770 .functor XOR 6, L_0x7fd0c513d488, RS_0x7fd0c523eb68, C4<000000>, C4<000000>;
v0x55fb2caff8f0_0 .net *"_ivl_0", 5 0, L_0x7fd0c513d488;  1 drivers
v0x55fb2cafedf0_0 .net8 "a", 5 0, RS_0x7fd0c523eb68;  alias, 2 drivers
v0x55fb2cafeeb0_0 .net "a_or_s", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2cafdea0_0 .net8 "b", 5 0, RS_0x7fd0c523eb68;  alias, 2 drivers
v0x55fb2cafd520_0 .net "cout", 0 0, L_0x55fb2cfa2910;  alias, 1 drivers
v0x55fb2cafd080_0 .net "input_b", 5 0, L_0x55fb2cf9f770;  1 drivers
v0x55fb2cafc580_0 .net "out", 5 0, L_0x55fb2cfa25f0;  alias, 1 drivers
S_0x55fb2cbe8000 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbe7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5ff230 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2cb03b30_0 .net "S", 5 0, L_0x55fb2cfa25f0;  alias, 1 drivers
v0x55fb2cb03bf0_0 .net8 "a", 5 0, RS_0x7fd0c523eb68;  alias, 2 drivers
v0x55fb2cb01660_0 .net "b", 5 0, L_0x55fb2cf9f770;  alias, 1 drivers
v0x55fb2cb01720_0 .net "carin", 5 0, L_0x55fb2cfa2730;  1 drivers
v0x55fb2cb00710_0 .net "cin", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2caffd90_0 .net "cout", 0 0, L_0x55fb2cfa2910;  alias, 1 drivers
L_0x55fb2cf9fc80 .part RS_0x7fd0c523eb68, 1, 1;
L_0x55fb2cf9fdb0 .part L_0x55fb2cf9f770, 1, 1;
L_0x55fb2cf9fee0 .part L_0x55fb2cfa2730, 0, 1;
L_0x55fb2cfa03c0 .part RS_0x7fd0c523eb68, 2, 1;
L_0x55fb2cfa0600 .part L_0x55fb2cf9f770, 2, 1;
L_0x55fb2cfa0730 .part L_0x55fb2cfa2730, 1, 1;
L_0x55fb2cfa0c10 .part RS_0x7fd0c523eb68, 3, 1;
L_0x55fb2cfa0d40 .part L_0x55fb2cf9f770, 3, 1;
L_0x55fb2cfa0ec0 .part L_0x55fb2cfa2730, 2, 1;
L_0x55fb2cfa13a0 .part RS_0x7fd0c523eb68, 4, 1;
L_0x55fb2cfa14d0 .part L_0x55fb2cf9f770, 4, 1;
L_0x55fb2cfa1600 .part L_0x55fb2cfa2730, 3, 1;
L_0x55fb2cfa1b40 .part RS_0x7fd0c523eb68, 5, 1;
L_0x55fb2cfa1c70 .part L_0x55fb2cf9f770, 5, 1;
L_0x55fb2cfa1e20 .part L_0x55fb2cfa2730, 4, 1;
L_0x55fb2cfa21f0 .part RS_0x7fd0c523eb68, 0, 1;
L_0x55fb2cfa23b0 .part L_0x55fb2cf9f770, 0, 1;
LS_0x55fb2cfa25f0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfa1fc0, L_0x55fb2cf9f9b0, L_0x55fb2cfa00f0, L_0x55fb2cfa0940;
LS_0x55fb2cfa25f0_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cfa10d0, L_0x55fb2cfa1910;
L_0x55fb2cfa25f0 .concat8 [ 4 2 0 0], LS_0x55fb2cfa25f0_0_0, LS_0x55fb2cfa25f0_0_4;
LS_0x55fb2cfa2730_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfa2180, L_0x55fb2cf9fc10, L_0x55fb2cfa0350, L_0x55fb2cfa0ba0;
LS_0x55fb2cfa2730_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cfa1330, L_0x55fb2cfa1ad0;
L_0x55fb2cfa2730 .concat8 [ 4 2 0 0], LS_0x55fb2cfa2730_0_0, LS_0x55fb2cfa2730_0_4;
L_0x55fb2cfa2910 .part L_0x55fb2cfa2730, 5, 1;
S_0x55fb2cbe8190 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbe8000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa2180 .functor OR 1, L_0x55fb2cfa1f50, L_0x55fb2cfa2110, C4<0>, C4<0>;
v0x55fb2cb2a640_0 .net "S", 0 0, L_0x55fb2cfa1fc0;  1 drivers
v0x55fb2cb2a700_0 .net "a", 0 0, L_0x55fb2cfa21f0;  1 drivers
v0x55fb2cb296f0_0 .net "b", 0 0, L_0x55fb2cfa23b0;  1 drivers
v0x55fb2cb28d70_0 .net "c_1", 0 0, L_0x55fb2cfa1f50;  1 drivers
v0x55fb2cb288d0_0 .net "c_2", 0 0, L_0x55fb2cfa2110;  1 drivers
v0x55fb2cb28970_0 .net "cin", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2cb27dd0_0 .net "cout", 0 0, L_0x55fb2cfa2180;  1 drivers
v0x55fb2cb27e70_0 .net "h_1_out", 0 0, L_0x55fb2cfa17c0;  1 drivers
S_0x55fb2cbe8320 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe8190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa17c0 .functor XOR 1, L_0x55fb2cfa21f0, L_0x55fb2cfa23b0, C4<0>, C4<0>;
L_0x55fb2cfa1f50 .functor AND 1, L_0x55fb2cfa21f0, L_0x55fb2cfa23b0, C4<1>, C4<1>;
v0x55fb2cb2de50_0 .net "S", 0 0, L_0x55fb2cfa17c0;  alias, 1 drivers
v0x55fb2cb2d9e0_0 .net "a", 0 0, L_0x55fb2cfa21f0;  alias, 1 drivers
v0x55fb2cb2daa0_0 .net "b", 0 0, L_0x55fb2cfa23b0;  alias, 1 drivers
v0x55fb2cb2d2b0_0 .net "cout", 0 0, L_0x55fb2cfa1f50;  alias, 1 drivers
S_0x55fb2cbe84b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe8190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa1fc0 .functor XOR 1, L_0x55fb2cfa17c0, L_0x7fd0c5139198, C4<0>, C4<0>;
L_0x55fb2cfa2110 .functor AND 1, L_0x55fb2cfa17c0, L_0x7fd0c5139198, C4<1>, C4<1>;
v0x55fb2cb2bf60_0 .net "S", 0 0, L_0x55fb2cfa1fc0;  alias, 1 drivers
v0x55fb2cb2b5e0_0 .net "a", 0 0, L_0x55fb2cfa17c0;  alias, 1 drivers
v0x55fb2cb2b6a0_0 .net "b", 0 0, L_0x7fd0c5139198;  alias, 1 drivers
v0x55fb2cb2b140_0 .net "cout", 0 0, L_0x55fb2cfa2110;  alias, 1 drivers
S_0x55fb2cbe8640 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbe8000;
 .timescale 0 0;
P_0x55fb2c5d2d00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbe87d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe8640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9fc10 .functor OR 1, L_0x55fb2cf9f8f0, L_0x55fb2cf9fb50, C4<0>, C4<0>;
v0x55fb2cb237f0_0 .net "S", 0 0, L_0x55fb2cf9f9b0;  1 drivers
v0x55fb2cb238b0_0 .net "a", 0 0, L_0x55fb2cf9fc80;  1 drivers
v0x55fb2cb22cf0_0 .net "b", 0 0, L_0x55fb2cf9fdb0;  1 drivers
v0x55fb2cb21da0_0 .net "c_1", 0 0, L_0x55fb2cf9f8f0;  1 drivers
v0x55fb2cb21420_0 .net "c_2", 0 0, L_0x55fb2cf9fb50;  1 drivers
v0x55fb2cb20f80_0 .net "cin", 0 0, L_0x55fb2cf9fee0;  1 drivers
v0x55fb2cb20480_0 .net "cout", 0 0, L_0x55fb2cf9fc10;  1 drivers
v0x55fb2cb20520_0 .net "h_1_out", 0 0, L_0x55fb2cf9f7e0;  1 drivers
S_0x55fb2cbe8960 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9f7e0 .functor XOR 1, L_0x55fb2cf9fc80, L_0x55fb2cf9fdb0, C4<0>, C4<0>;
L_0x55fb2cf9f8f0 .functor AND 1, L_0x55fb2cf9fc80, L_0x55fb2cf9fdb0, C4<1>, C4<1>;
v0x55fb2cb26e80_0 .net "S", 0 0, L_0x55fb2cf9f7e0;  alias, 1 drivers
v0x55fb2cb26500_0 .net "a", 0 0, L_0x55fb2cf9fc80;  alias, 1 drivers
v0x55fb2cb265c0_0 .net "b", 0 0, L_0x55fb2cf9fdb0;  alias, 1 drivers
v0x55fb2cb26060_0 .net "cout", 0 0, L_0x55fb2cf9f8f0;  alias, 1 drivers
S_0x55fb2cbe8af0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9f9b0 .functor XOR 1, L_0x55fb2cf9f7e0, L_0x55fb2cf9fee0, C4<0>, C4<0>;
L_0x55fb2cf9fb50 .functor AND 1, L_0x55fb2cf9f7e0, L_0x55fb2cf9fee0, C4<1>, C4<1>;
v0x55fb2cb25560_0 .net "S", 0 0, L_0x55fb2cf9f9b0;  alias, 1 drivers
v0x55fb2cb24610_0 .net "a", 0 0, L_0x55fb2cf9f7e0;  alias, 1 drivers
v0x55fb2cb246d0_0 .net "b", 0 0, L_0x55fb2cf9fee0;  alias, 1 drivers
v0x55fb2cb23c90_0 .net "cout", 0 0, L_0x55fb2cf9fb50;  alias, 1 drivers
S_0x55fb2cbe8c80 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbe8000;
 .timescale 0 0;
P_0x55fb2c64bf50 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbe8e10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe8c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa0350 .functor OR 1, L_0x55fb2cfa0080, L_0x55fb2cfa0290, C4<0>, C4<0>;
v0x55fb2cb1bea0_0 .net "S", 0 0, L_0x55fb2cfa00f0;  1 drivers
v0x55fb2cb1bf60_0 .net "a", 0 0, L_0x55fb2cfa03c0;  1 drivers
v0x55fb2cb1b3a0_0 .net "b", 0 0, L_0x55fb2cfa0600;  1 drivers
v0x55fb2cb1a450_0 .net "c_1", 0 0, L_0x55fb2cfa0080;  1 drivers
v0x55fb2cb19ad0_0 .net "c_2", 0 0, L_0x55fb2cfa0290;  1 drivers
v0x55fb2cb19630_0 .net "cin", 0 0, L_0x55fb2cfa0730;  1 drivers
v0x55fb2cb18b30_0 .net "cout", 0 0, L_0x55fb2cfa0350;  1 drivers
v0x55fb2cb18bd0_0 .net "h_1_out", 0 0, L_0x55fb2cfa0010;  1 drivers
S_0x55fb2cbe8fa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa0010 .functor XOR 1, L_0x55fb2cfa03c0, L_0x55fb2cfa0600, C4<0>, C4<0>;
L_0x55fb2cfa0080 .functor AND 1, L_0x55fb2cfa03c0, L_0x55fb2cfa0600, C4<1>, C4<1>;
v0x55fb2cb1f530_0 .net "S", 0 0, L_0x55fb2cfa0010;  alias, 1 drivers
v0x55fb2cb1ebb0_0 .net "a", 0 0, L_0x55fb2cfa03c0;  alias, 1 drivers
v0x55fb2cb1ec70_0 .net "b", 0 0, L_0x55fb2cfa0600;  alias, 1 drivers
v0x55fb2cb1e710_0 .net "cout", 0 0, L_0x55fb2cfa0080;  alias, 1 drivers
S_0x55fb2cbe9130 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa00f0 .functor XOR 1, L_0x55fb2cfa0010, L_0x55fb2cfa0730, C4<0>, C4<0>;
L_0x55fb2cfa0290 .functor AND 1, L_0x55fb2cfa0010, L_0x55fb2cfa0730, C4<1>, C4<1>;
v0x55fb2cb1dc10_0 .net "S", 0 0, L_0x55fb2cfa00f0;  alias, 1 drivers
v0x55fb2cb1dcd0_0 .net "a", 0 0, L_0x55fb2cfa0010;  alias, 1 drivers
v0x55fb2cb1ccc0_0 .net "b", 0 0, L_0x55fb2cfa0730;  alias, 1 drivers
v0x55fb2cb1c340_0 .net "cout", 0 0, L_0x55fb2cfa0290;  alias, 1 drivers
S_0x55fb2cbe92c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbe8000;
 .timescale 0 0;
P_0x55fb2c573e60 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbe9450 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe92c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa0ba0 .functor OR 1, L_0x55fb2cfa08d0, L_0x55fb2cfa0ae0, C4<0>, C4<0>;
v0x55fb2cb14550_0 .net "S", 0 0, L_0x55fb2cfa0940;  1 drivers
v0x55fb2cb14610_0 .net "a", 0 0, L_0x55fb2cfa0c10;  1 drivers
v0x55fb2cb13a50_0 .net "b", 0 0, L_0x55fb2cfa0d40;  1 drivers
v0x55fb2cb12b00_0 .net "c_1", 0 0, L_0x55fb2cfa08d0;  1 drivers
v0x55fb2cb12180_0 .net "c_2", 0 0, L_0x55fb2cfa0ae0;  1 drivers
v0x55fb2cb11ce0_0 .net "cin", 0 0, L_0x55fb2cfa0ec0;  1 drivers
v0x55fb2cb111e0_0 .net "cout", 0 0, L_0x55fb2cfa0ba0;  1 drivers
v0x55fb2cb11280_0 .net "h_1_out", 0 0, L_0x55fb2cfa0860;  1 drivers
S_0x55fb2cbe95e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa0860 .functor XOR 1, L_0x55fb2cfa0c10, L_0x55fb2cfa0d40, C4<0>, C4<0>;
L_0x55fb2cfa08d0 .functor AND 1, L_0x55fb2cfa0c10, L_0x55fb2cfa0d40, C4<1>, C4<1>;
v0x55fb2cb17be0_0 .net "S", 0 0, L_0x55fb2cfa0860;  alias, 1 drivers
v0x55fb2cb17260_0 .net "a", 0 0, L_0x55fb2cfa0c10;  alias, 1 drivers
v0x55fb2cb17320_0 .net "b", 0 0, L_0x55fb2cfa0d40;  alias, 1 drivers
v0x55fb2cb16dc0_0 .net "cout", 0 0, L_0x55fb2cfa08d0;  alias, 1 drivers
S_0x55fb2cbe9770 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa0940 .functor XOR 1, L_0x55fb2cfa0860, L_0x55fb2cfa0ec0, C4<0>, C4<0>;
L_0x55fb2cfa0ae0 .functor AND 1, L_0x55fb2cfa0860, L_0x55fb2cfa0ec0, C4<1>, C4<1>;
v0x55fb2cb162c0_0 .net "S", 0 0, L_0x55fb2cfa0940;  alias, 1 drivers
v0x55fb2cb15370_0 .net "a", 0 0, L_0x55fb2cfa0860;  alias, 1 drivers
v0x55fb2cb15430_0 .net "b", 0 0, L_0x55fb2cfa0ec0;  alias, 1 drivers
v0x55fb2cb149f0_0 .net "cout", 0 0, L_0x55fb2cfa0ae0;  alias, 1 drivers
S_0x55fb2cbe9900 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbe8000;
 .timescale 0 0;
P_0x55fb2c528c90 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbe9a90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa1330 .functor OR 1, L_0x55fb2cfa1060, L_0x55fb2cfa1270, C4<0>, C4<0>;
v0x55fb2cb0cc00_0 .net "S", 0 0, L_0x55fb2cfa10d0;  1 drivers
v0x55fb2cb0ccc0_0 .net "a", 0 0, L_0x55fb2cfa13a0;  1 drivers
v0x55fb2cb0c100_0 .net "b", 0 0, L_0x55fb2cfa14d0;  1 drivers
v0x55fb2cb0b1b0_0 .net "c_1", 0 0, L_0x55fb2cfa1060;  1 drivers
v0x55fb2cb0a830_0 .net "c_2", 0 0, L_0x55fb2cfa1270;  1 drivers
v0x55fb2cb0a390_0 .net "cin", 0 0, L_0x55fb2cfa1600;  1 drivers
v0x55fb2cb09890_0 .net "cout", 0 0, L_0x55fb2cfa1330;  1 drivers
v0x55fb2cb09930_0 .net "h_1_out", 0 0, L_0x55fb2cfa0ff0;  1 drivers
S_0x55fb2cbe9c20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbe9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa0ff0 .functor XOR 1, L_0x55fb2cfa13a0, L_0x55fb2cfa14d0, C4<0>, C4<0>;
L_0x55fb2cfa1060 .functor AND 1, L_0x55fb2cfa13a0, L_0x55fb2cfa14d0, C4<1>, C4<1>;
v0x55fb2cb10290_0 .net "S", 0 0, L_0x55fb2cfa0ff0;  alias, 1 drivers
v0x55fb2cb0f910_0 .net "a", 0 0, L_0x55fb2cfa13a0;  alias, 1 drivers
v0x55fb2cb0f9d0_0 .net "b", 0 0, L_0x55fb2cfa14d0;  alias, 1 drivers
v0x55fb2cb0f470_0 .net "cout", 0 0, L_0x55fb2cfa1060;  alias, 1 drivers
S_0x55fb2cbe9db0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbe9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa10d0 .functor XOR 1, L_0x55fb2cfa0ff0, L_0x55fb2cfa1600, C4<0>, C4<0>;
L_0x55fb2cfa1270 .functor AND 1, L_0x55fb2cfa0ff0, L_0x55fb2cfa1600, C4<1>, C4<1>;
v0x55fb2cb0e970_0 .net "S", 0 0, L_0x55fb2cfa10d0;  alias, 1 drivers
v0x55fb2cb0da20_0 .net "a", 0 0, L_0x55fb2cfa0ff0;  alias, 1 drivers
v0x55fb2cb0dae0_0 .net "b", 0 0, L_0x55fb2cfa1600;  alias, 1 drivers
v0x55fb2cb0d0a0_0 .net "cout", 0 0, L_0x55fb2cfa1270;  alias, 1 drivers
S_0x55fb2cbe9f40 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbe8000;
 .timescale 0 0;
P_0x55fb2cb0a920 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbea0d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbe9f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa1ad0 .functor OR 1, L_0x55fb2cfa18a0, L_0x55fb2cfa1a10, C4<0>, C4<0>;
v0x55fb2cb05be0_0 .net "S", 0 0, L_0x55fb2cfa1910;  1 drivers
v0x55fb2cb05ca0_0 .net "a", 0 0, L_0x55fb2cfa1b40;  1 drivers
v0x55fb2cb05880_0 .net "b", 0 0, L_0x55fb2cfa1c70;  1 drivers
v0x55fb2cb402e0_0 .net "c_1", 0 0, L_0x55fb2cfa18a0;  1 drivers
v0x55fb2cb3f960_0 .net "c_2", 0 0, L_0x55fb2cfa1a10;  1 drivers
v0x55fb2cb3f4f0_0 .net "cin", 0 0, L_0x55fb2cfa1e20;  1 drivers
v0x55fb2caf2bb0_0 .net "cout", 0 0, L_0x55fb2cfa1ad0;  1 drivers
v0x55fb2caf2c50_0 .net "h_1_out", 0 0, L_0x55fb2cfa1830;  1 drivers
S_0x55fb2cbea260 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbea0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa1830 .functor XOR 1, L_0x55fb2cfa1b40, L_0x55fb2cfa1c70, C4<0>, C4<0>;
L_0x55fb2cfa18a0 .functor AND 1, L_0x55fb2cfa1b40, L_0x55fb2cfa1c70, C4<1>, C4<1>;
v0x55fb2cb08940_0 .net "S", 0 0, L_0x55fb2cfa1830;  alias, 1 drivers
v0x55fb2cb07fc0_0 .net "a", 0 0, L_0x55fb2cfa1b40;  alias, 1 drivers
v0x55fb2cb08080_0 .net "b", 0 0, L_0x55fb2cfa1c70;  alias, 1 drivers
v0x55fb2cb07b20_0 .net "cout", 0 0, L_0x55fb2cfa18a0;  alias, 1 drivers
S_0x55fb2cbea3f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbea0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa1910 .functor XOR 1, L_0x55fb2cfa1830, L_0x55fb2cfa1e20, C4<0>, C4<0>;
L_0x55fb2cfa1a10 .functor AND 1, L_0x55fb2cfa1830, L_0x55fb2cfa1e20, C4<1>, C4<1>;
v0x55fb2cb06fe0_0 .net "S", 0 0, L_0x55fb2cfa1910;  alias, 1 drivers
v0x55fb2cb06cd0_0 .net "a", 0 0, L_0x55fb2cfa1830;  alias, 1 drivers
v0x55fb2cb06d90_0 .net "b", 0 0, L_0x55fb2cfa1e20;  alias, 1 drivers
v0x55fb2cb062e0_0 .net "cout", 0 0, L_0x55fb2cfa1a10;  alias, 1 drivers
S_0x55fb2cbea580 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb3fa50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d320 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf91640 .functor XOR 2, L_0x7fd0c513d320, L_0x55fb2cf81190, C4<00>, C4<00>;
v0x55fb2caeaa70_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d320;  1 drivers
v0x55fb2cae9b20_0 .net "a", 1 0, L_0x55fb2cf80b10;  alias, 1 drivers
v0x55fb2cae91a0_0 .net "a_or_s", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2cae8d00_0 .net "b", 1 0, L_0x55fb2cf81190;  alias, 1 drivers
v0x55fb2cae8da0_0 .net "cout", 0 0, L_0x55fb2cf92c40;  alias, 1 drivers
v0x55fb2cae8200_0 .net "input_b", 1 0, L_0x55fb2cf91640;  1 drivers
v0x55fb2cae72b0_0 .net "out", 1 0, L_0x55fb2cf92a50;  alias, 1 drivers
S_0x55fb2cbea710 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbea580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cafd610 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2caed2e0_0 .net "S", 1 0, L_0x55fb2cf92a50;  alias, 1 drivers
v0x55fb2caed3a0_0 .net "a", 1 0, L_0x55fb2cf80b10;  alias, 1 drivers
v0x55fb2caec390_0 .net "b", 1 0, L_0x55fb2cf91640;  alias, 1 drivers
v0x55fb2caec450_0 .net "carin", 1 0, L_0x55fb2cf92b80;  1 drivers
v0x55fb2caeba10_0 .net "cin", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2caeb570_0 .net "cout", 0 0, L_0x55fb2cf92c40;  alias, 1 drivers
L_0x55fb2cf91f90 .part L_0x55fb2cf80b10, 1, 1;
L_0x55fb2cf920e0 .part L_0x55fb2cf91640, 1, 1;
L_0x55fb2cf92210 .part L_0x55fb2cf92b80, 0, 1;
L_0x55fb2cf92760 .part L_0x55fb2cf80b10, 0, 1;
L_0x55fb2cf92890 .part L_0x55fb2cf91640, 0, 1;
L_0x55fb2cf92a50 .concat8 [ 1 1 0 0], L_0x55fb2cf92460, L_0x55fb2cf91c40;
L_0x55fb2cf92b80 .concat8 [ 1 1 0 0], L_0x55fb2cf926d0, L_0x55fb2cf91f00;
L_0x55fb2cf92c40 .part L_0x55fb2cf92b80, 1, 1;
S_0x55fb2cbea8a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbea710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf926d0 .functor OR 1, L_0x55fb2cf923d0, L_0x55fb2cf925f0, C4<0>, C4<0>;
v0x55fb2caf7fa0_0 .net "S", 0 0, L_0x55fb2cf92460;  1 drivers
v0x55fb2caf8060_0 .net "a", 0 0, L_0x55fb2cf92760;  1 drivers
v0x55fb2caf74a0_0 .net "b", 0 0, L_0x55fb2cf92890;  1 drivers
v0x55fb2caf6550_0 .net "c_1", 0 0, L_0x55fb2cf923d0;  1 drivers
v0x55fb2caf5bd0_0 .net "c_2", 0 0, L_0x55fb2cf925f0;  1 drivers
v0x55fb2caf5c70_0 .net "cin", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2caf5730_0 .net "cout", 0 0, L_0x55fb2cf926d0;  1 drivers
v0x55fb2caf57d0_0 .net "h_1_out", 0 0, L_0x55fb2cf92340;  1 drivers
S_0x55fb2cbeaa30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbea8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf92340 .functor XOR 1, L_0x55fb2cf92760, L_0x55fb2cf92890, C4<0>, C4<0>;
L_0x55fb2cf923d0 .functor AND 1, L_0x55fb2cf92760, L_0x55fb2cf92890, C4<1>, C4<1>;
v0x55fb2cafb630_0 .net "S", 0 0, L_0x55fb2cf92340;  alias, 1 drivers
v0x55fb2cafb6f0_0 .net "a", 0 0, L_0x55fb2cf92760;  alias, 1 drivers
v0x55fb2cafacb0_0 .net "b", 0 0, L_0x55fb2cf92890;  alias, 1 drivers
v0x55fb2cafa810_0 .net "cout", 0 0, L_0x55fb2cf923d0;  alias, 1 drivers
S_0x55fb2cbeabc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbea8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf92460 .functor XOR 1, L_0x55fb2cf92340, L_0x7fd0c5139150, C4<0>, C4<0>;
L_0x55fb2cf925f0 .functor AND 1, L_0x55fb2cf92340, L_0x7fd0c5139150, C4<1>, C4<1>;
v0x55fb2caf9d10_0 .net "S", 0 0, L_0x55fb2cf92460;  alias, 1 drivers
v0x55fb2caf9dd0_0 .net "a", 0 0, L_0x55fb2cf92340;  alias, 1 drivers
v0x55fb2caf8dc0_0 .net "b", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2caf8440_0 .net "cout", 0 0, L_0x55fb2cf925f0;  alias, 1 drivers
S_0x55fb2cbead50 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbea710;
 .timescale 0 0;
P_0x55fb2c553760 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbeaee0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbead50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf91f00 .functor OR 1, L_0x55fb2cf91b60, L_0x55fb2cf91e20, C4<0>, C4<0>;
v0x55fb2caf0af0_0 .net "S", 0 0, L_0x55fb2cf91c40;  1 drivers
v0x55fb2caf0bb0_0 .net "a", 0 0, L_0x55fb2cf91f90;  1 drivers
v0x55fb2caf0650_0 .net "b", 0 0, L_0x55fb2cf920e0;  1 drivers
v0x55fb2caefb50_0 .net "c_1", 0 0, L_0x55fb2cf91b60;  1 drivers
v0x55fb2caeec00_0 .net "c_2", 0 0, L_0x55fb2cf91e20;  1 drivers
v0x55fb2caee280_0 .net "cin", 0 0, L_0x55fb2cf92210;  1 drivers
v0x55fb2caedde0_0 .net "cout", 0 0, L_0x55fb2cf91f00;  1 drivers
v0x55fb2caede80_0 .net "h_1_out", 0 0, L_0x55fb2cf91a10;  1 drivers
S_0x55fb2cbeb070 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbeaee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf91a10 .functor XOR 1, L_0x55fb2cf91f90, L_0x55fb2cf920e0, C4<0>, C4<0>;
L_0x55fb2cf91b60 .functor AND 1, L_0x55fb2cf91f90, L_0x55fb2cf920e0, C4<1>, C4<1>;
v0x55fb2caf4c30_0 .net "S", 0 0, L_0x55fb2cf91a10;  alias, 1 drivers
v0x55fb2caf3ce0_0 .net "a", 0 0, L_0x55fb2cf91f90;  alias, 1 drivers
v0x55fb2caf3da0_0 .net "b", 0 0, L_0x55fb2cf920e0;  alias, 1 drivers
v0x55fb2caf3360_0 .net "cout", 0 0, L_0x55fb2cf91b60;  alias, 1 drivers
S_0x55fb2cbeb200 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbeaee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf91c40 .functor XOR 1, L_0x55fb2cf91a10, L_0x55fb2cf92210, C4<0>, C4<0>;
L_0x55fb2cf91e20 .functor AND 1, L_0x55fb2cf91a10, L_0x55fb2cf92210, C4<1>, C4<1>;
v0x55fb2caf2ec0_0 .net "S", 0 0, L_0x55fb2cf91c40;  alias, 1 drivers
v0x55fb2caf23c0_0 .net "a", 0 0, L_0x55fb2cf91a10;  alias, 1 drivers
v0x55fb2caf2480_0 .net "b", 0 0, L_0x55fb2cf92210;  alias, 1 drivers
v0x55fb2caf1470_0 .net "cout", 0 0, L_0x55fb2cf91e20;  alias, 1 drivers
S_0x55fb2cbeb390 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cae9c10 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf92d30 .functor XOR 2, L_0x7fd0c513d368, L_0x55fb2cf813d0, C4<00>, C4<00>;
v0x55fb2cad6b20_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d368;  1 drivers
v0x55fb2cad5bd0_0 .net "a", 1 0, L_0x55fb2cf812a0;  alias, 1 drivers
v0x55fb2cad5c90_0 .net "a_or_s", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2cad5250_0 .net "b", 1 0, L_0x55fb2cf813d0;  alias, 1 drivers
v0x55fb2cad52f0_0 .net "cout", 0 0, L_0x55fb2cf93fa0;  alias, 1 drivers
v0x55fb2cad4db0_0 .net "input_b", 1 0, L_0x55fb2cf92d30;  1 drivers
v0x55fb2cad42b0_0 .net "out", 1 0, L_0x55fb2cf93db0;  alias, 1 drivers
S_0x55fb2cbeb520 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbeb390;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c7c0cd0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cad9390_0 .net "S", 1 0, L_0x55fb2cf93db0;  alias, 1 drivers
v0x55fb2cad9450_0 .net "a", 1 0, L_0x55fb2cf812a0;  alias, 1 drivers
v0x55fb2cad8440_0 .net "b", 1 0, L_0x55fb2cf92d30;  alias, 1 drivers
v0x55fb2cad8500_0 .net "carin", 1 0, L_0x55fb2cf93ee0;  1 drivers
v0x55fb2cad7ac0_0 .net "cin", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2cad7620_0 .net "cout", 0 0, L_0x55fb2cf93fa0;  alias, 1 drivers
L_0x55fb2cf93340 .part L_0x55fb2cf812a0, 1, 1;
L_0x55fb2cf93490 .part L_0x55fb2cf92d30, 1, 1;
L_0x55fb2cf935c0 .part L_0x55fb2cf93ee0, 0, 1;
L_0x55fb2cf93ac0 .part L_0x55fb2cf812a0, 0, 1;
L_0x55fb2cf93bf0 .part L_0x55fb2cf92d30, 0, 1;
L_0x55fb2cf93db0 .concat8 [ 1 1 0 0], L_0x55fb2cf93810, L_0x55fb2cf92ff0;
L_0x55fb2cf93ee0 .concat8 [ 1 1 0 0], L_0x55fb2cf93a30, L_0x55fb2cf932b0;
L_0x55fb2cf93fa0 .part L_0x55fb2cf93ee0, 1, 1;
S_0x55fb2cbeb6b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbeb520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf93a30 .functor OR 1, L_0x55fb2cf93780, L_0x55fb2cf939a0, C4<0>, C4<0>;
v0x55fb2cae3120_0 .net "S", 0 0, L_0x55fb2cf93810;  1 drivers
v0x55fb2cae31e0_0 .net "a", 0 0, L_0x55fb2cf93ac0;  1 drivers
v0x55fb2cae21d0_0 .net "b", 0 0, L_0x55fb2cf93bf0;  1 drivers
v0x55fb2cae1850_0 .net "c_1", 0 0, L_0x55fb2cf93780;  1 drivers
v0x55fb2cae13b0_0 .net "c_2", 0 0, L_0x55fb2cf939a0;  1 drivers
v0x55fb2cae08b0_0 .net "cin", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2cae0950_0 .net "cout", 0 0, L_0x55fb2cf93a30;  1 drivers
v0x55fb2cadf960_0 .net "h_1_out", 0 0, L_0x55fb2cf936f0;  1 drivers
S_0x55fb2cbeb840 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbeb6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf936f0 .functor XOR 1, L_0x55fb2cf93ac0, L_0x55fb2cf93bf0, C4<0>, C4<0>;
L_0x55fb2cf93780 .functor AND 1, L_0x55fb2cf93ac0, L_0x55fb2cf93bf0, C4<1>, C4<1>;
v0x55fb2cae6930_0 .net "S", 0 0, L_0x55fb2cf936f0;  alias, 1 drivers
v0x55fb2cae6490_0 .net "a", 0 0, L_0x55fb2cf93ac0;  alias, 1 drivers
v0x55fb2cae6550_0 .net "b", 0 0, L_0x55fb2cf93bf0;  alias, 1 drivers
v0x55fb2cae5990_0 .net "cout", 0 0, L_0x55fb2cf93780;  alias, 1 drivers
S_0x55fb2cbeb9d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbeb6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf93810 .functor XOR 1, L_0x55fb2cf936f0, L_0x7fd0c5139150, C4<0>, C4<0>;
L_0x55fb2cf939a0 .functor AND 1, L_0x55fb2cf936f0, L_0x7fd0c5139150, C4<1>, C4<1>;
v0x55fb2cae4a40_0 .net "S", 0 0, L_0x55fb2cf93810;  alias, 1 drivers
v0x55fb2cae4b00_0 .net "a", 0 0, L_0x55fb2cf936f0;  alias, 1 drivers
v0x55fb2cae40c0_0 .net "b", 0 0, L_0x7fd0c5139150;  alias, 1 drivers
v0x55fb2cae3c20_0 .net "cout", 0 0, L_0x55fb2cf939a0;  alias, 1 drivers
S_0x55fb2cbebb60 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbeb520;
 .timescale 0 0;
P_0x55fb2cae22d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbebcf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbebb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf932b0 .functor OR 1, L_0x55fb2cf92f10, L_0x55fb2cf931d0, C4<0>, C4<0>;
v0x55fb2cb02600_0 .net "S", 0 0, L_0x55fb2cf92ff0;  1 drivers
v0x55fb2cb026c0_0 .net "a", 0 0, L_0x55fb2cf93340;  1 drivers
v0x55fb2cb02160_0 .net "b", 0 0, L_0x55fb2cf93490;  1 drivers
v0x55fb2caa0290_0 .net "c_1", 0 0, L_0x55fb2cf92f10;  1 drivers
v0x55fb2c7e14c0_0 .net "c_2", 0 0, L_0x55fb2cf931d0;  1 drivers
v0x55fb2cab6560_0 .net "cin", 0 0, L_0x55fb2cf935c0;  1 drivers
v0x55fb2cadb860_0 .net "cout", 0 0, L_0x55fb2cf932b0;  1 drivers
v0x55fb2cadb900_0 .net "h_1_out", 0 0, L_0x55fb2cf92dc0;  1 drivers
S_0x55fb2cbebe80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf92dc0 .functor XOR 1, L_0x55fb2cf93340, L_0x55fb2cf93490, C4<0>, C4<0>;
L_0x55fb2cf92f10 .functor AND 1, L_0x55fb2cf93340, L_0x55fb2cf93490, C4<1>, C4<1>;
v0x55fb2cadefe0_0 .net "S", 0 0, L_0x55fb2cf92dc0;  alias, 1 drivers
v0x55fb2cadeb40_0 .net "a", 0 0, L_0x55fb2cf93340;  alias, 1 drivers
v0x55fb2cadec00_0 .net "b", 0 0, L_0x55fb2cf93490;  alias, 1 drivers
v0x55fb2cade060_0 .net "cout", 0 0, L_0x55fb2cf92f10;  alias, 1 drivers
S_0x55fb2cbec010 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbebcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf92ff0 .functor XOR 1, L_0x55fb2cf92dc0, L_0x55fb2cf935c0, C4<0>, C4<0>;
L_0x55fb2cf931d0 .functor AND 1, L_0x55fb2cf92dc0, L_0x55fb2cf935c0, C4<1>, C4<1>;
v0x55fb2caddd50_0 .net "S", 0 0, L_0x55fb2cf92ff0;  alias, 1 drivers
v0x55fb2cadde10_0 .net "a", 0 0, L_0x55fb2cf92dc0;  alias, 1 drivers
v0x55fb2cadd360_0 .net "b", 0 0, L_0x55fb2cf935c0;  alias, 1 drivers
v0x55fb2cb02f80_0 .net "cout", 0 0, L_0x55fb2cf931d0;  alias, 1 drivers
S_0x55fb2cbec1a0 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cad7bb0 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2c5746d0_0 .net "S", 7 0, L_0x55fb2cfa6810;  alias, 1 drivers
v0x55fb2c574790_0 .net8 "a", 7 0, RS_0x7fd0c51e13a8;  alias, 2 drivers
v0x55fb2c564c60_0 .net8 "b", 7 0, RS_0x7fd0c51e13d8;  alias, 2 drivers
v0x55fb2c564d20_0 .net "carin", 7 0, L_0x55fb2cfa66c0;  1 drivers
v0x55fb2c540350_0 .net "cin", 0 0, L_0x55fb2cfa2910;  alias, 1 drivers
v0x55fb2c5308e0_0 .net "cout", 0 0, L_0x55fb2cfa6d60;  alias, 1 drivers
L_0x55fb2cfa3170 .part RS_0x7fd0c51e13a8, 1, 1;
L_0x55fb2cfa3330 .part RS_0x7fd0c51e13d8, 1, 1;
L_0x55fb2cfa34f0 .part L_0x55fb2cfa66c0, 0, 1;
L_0x55fb2cfa3930 .part RS_0x7fd0c51e13a8, 2, 1;
L_0x55fb2cfa3a60 .part RS_0x7fd0c51e13d8, 2, 1;
L_0x55fb2cfa3b90 .part L_0x55fb2cfa66c0, 1, 1;
L_0x55fb2cfa40c0 .part RS_0x7fd0c51e13a8, 3, 1;
L_0x55fb2cfa41f0 .part RS_0x7fd0c51e13d8, 3, 1;
L_0x55fb2cfa4370 .part L_0x55fb2cfa66c0, 2, 1;
L_0x55fb2cfa4800 .part RS_0x7fd0c51e13a8, 4, 1;
L_0x55fb2cfa4930 .part RS_0x7fd0c51e13d8, 4, 1;
L_0x55fb2cfa4a60 .part L_0x55fb2cfa66c0, 3, 1;
L_0x55fb2cfa4f50 .part RS_0x7fd0c51e13a8, 5, 1;
L_0x55fb2cfa5190 .part RS_0x7fd0c51e13d8, 5, 1;
L_0x55fb2cfa5340 .part L_0x55fb2cfa66c0, 4, 1;
L_0x55fb2cfa56d0 .part RS_0x7fd0c51e13a8, 6, 1;
L_0x55fb2cfa5890 .part RS_0x7fd0c51e13d8, 6, 1;
L_0x55fb2cfa59c0 .part L_0x55fb2cfa66c0, 5, 1;
L_0x55fb2cfa5e60 .part RS_0x7fd0c51e13a8, 7, 1;
L_0x55fb2cfa5f90 .part RS_0x7fd0c51e13d8, 7, 1;
L_0x55fb2cfa5af0 .part L_0x55fb2cfa66c0, 6, 1;
L_0x55fb2cfa6620 .part RS_0x7fd0c51e13a8, 0, 1;
L_0x55fb2cfa60c0 .part RS_0x7fd0c51e13d8, 0, 1;
LS_0x55fb2cfa6810_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfa62e0, L_0x55fb2cfa2ea0, L_0x55fb2cfa3700, L_0x55fb2cfa3df0;
LS_0x55fb2cfa6810_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfa4580, L_0x55fb2cfa4d70, L_0x55fb2cfa5450, L_0x55fb2cfa5c70;
L_0x55fb2cfa6810 .concat8 [ 4 4 0 0], LS_0x55fb2cfa6810_0_0, LS_0x55fb2cfa6810_0_4;
LS_0x55fb2cfa66c0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfa65b0, L_0x55fb2cfa3100, L_0x55fb2cfa38c0, L_0x55fb2cfa4050;
LS_0x55fb2cfa66c0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfa4790, L_0x55fb2cfa4ee0, L_0x55fb2cfa5660, L_0x55fb2cfa5df0;
L_0x55fb2cfa66c0 .concat8 [ 4 4 0 0], LS_0x55fb2cfa66c0_0_0, LS_0x55fb2cfa66c0_0_4;
L_0x55fb2cfa6d60 .part L_0x55fb2cfa66c0, 7, 1;
S_0x55fb2cbec330 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa65b0 .functor OR 1, L_0x55fb2cfa6270, L_0x55fb2cfa6430, C4<0>, C4<0>;
v0x55fb2cacfcd0_0 .net "S", 0 0, L_0x55fb2cfa62e0;  1 drivers
v0x55fb2cacfd90_0 .net "a", 0 0, L_0x55fb2cfa6620;  1 drivers
v0x55fb2cacf1d0_0 .net "b", 0 0, L_0x55fb2cfa60c0;  1 drivers
v0x55fb2cace280_0 .net "c_1", 0 0, L_0x55fb2cfa6270;  1 drivers
v0x55fb2cacd900_0 .net "c_2", 0 0, L_0x55fb2cfa6430;  1 drivers
v0x55fb2cacd460_0 .net "cin", 0 0, L_0x55fb2cfa2910;  alias, 1 drivers
v0x55fb2cacd500_0 .net "cout", 0 0, L_0x55fb2cfa65b0;  1 drivers
v0x55fb2cacc960_0 .net "h_1_out", 0 0, L_0x55fb2cfa6200;  1 drivers
S_0x55fb2cbec4c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbec330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa6200 .functor XOR 1, L_0x55fb2cfa6620, L_0x55fb2cfa60c0, C4<0>, C4<0>;
L_0x55fb2cfa6270 .functor AND 1, L_0x55fb2cfa6620, L_0x55fb2cfa60c0, C4<1>, C4<1>;
v0x55fb2cad3360_0 .net "S", 0 0, L_0x55fb2cfa6200;  alias, 1 drivers
v0x55fb2cad29e0_0 .net "a", 0 0, L_0x55fb2cfa6620;  alias, 1 drivers
v0x55fb2cad2aa0_0 .net "b", 0 0, L_0x55fb2cfa60c0;  alias, 1 drivers
v0x55fb2cad2540_0 .net "cout", 0 0, L_0x55fb2cfa6270;  alias, 1 drivers
S_0x55fb2cbec650 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbec330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa62e0 .functor XOR 1, L_0x55fb2cfa6200, L_0x55fb2cfa2910, C4<0>, C4<0>;
L_0x55fb2cfa6430 .functor AND 1, L_0x55fb2cfa6200, L_0x55fb2cfa2910, C4<1>, C4<1>;
v0x55fb2cad1a40_0 .net "S", 0 0, L_0x55fb2cfa62e0;  alias, 1 drivers
v0x55fb2cad1b00_0 .net "a", 0 0, L_0x55fb2cfa6200;  alias, 1 drivers
v0x55fb2cad0af0_0 .net "b", 0 0, L_0x55fb2cfa2910;  alias, 1 drivers
v0x55fb2cad0170_0 .net "cout", 0 0, L_0x55fb2cfa6430;  alias, 1 drivers
S_0x55fb2cbec7e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2cacf2d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbec970 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbec7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa3100 .functor OR 1, L_0x55fb2cfa2de0, L_0x55fb2cfa3040, C4<0>, C4<0>;
v0x55fb2cac8380_0 .net "S", 0 0, L_0x55fb2cfa2ea0;  1 drivers
v0x55fb2cac8440_0 .net "a", 0 0, L_0x55fb2cfa3170;  1 drivers
v0x55fb2cac7880_0 .net "b", 0 0, L_0x55fb2cfa3330;  1 drivers
v0x55fb2cac6930_0 .net "c_1", 0 0, L_0x55fb2cfa2de0;  1 drivers
v0x55fb2cac5fb0_0 .net "c_2", 0 0, L_0x55fb2cfa3040;  1 drivers
v0x55fb2cac5b10_0 .net "cin", 0 0, L_0x55fb2cfa34f0;  1 drivers
v0x55fb2cac5010_0 .net "cout", 0 0, L_0x55fb2cfa3100;  1 drivers
v0x55fb2cac50b0_0 .net "h_1_out", 0 0, L_0x55fb2cfa2d20;  1 drivers
S_0x55fb2cbecb00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbec970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa2d20 .functor XOR 1, L_0x55fb2cfa3170, L_0x55fb2cfa3330, C4<0>, C4<0>;
L_0x55fb2cfa2de0 .functor AND 1, L_0x55fb2cfa3170, L_0x55fb2cfa3330, C4<1>, C4<1>;
v0x55fb2cacba10_0 .net "S", 0 0, L_0x55fb2cfa2d20;  alias, 1 drivers
v0x55fb2cacb090_0 .net "a", 0 0, L_0x55fb2cfa3170;  alias, 1 drivers
v0x55fb2cacb150_0 .net "b", 0 0, L_0x55fb2cfa3330;  alias, 1 drivers
v0x55fb2cacabf0_0 .net "cout", 0 0, L_0x55fb2cfa2de0;  alias, 1 drivers
S_0x55fb2cbecc90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbec970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa2ea0 .functor XOR 1, L_0x55fb2cfa2d20, L_0x55fb2cfa34f0, C4<0>, C4<0>;
L_0x55fb2cfa3040 .functor AND 1, L_0x55fb2cfa2d20, L_0x55fb2cfa34f0, C4<1>, C4<1>;
v0x55fb2caca0f0_0 .net "S", 0 0, L_0x55fb2cfa2ea0;  alias, 1 drivers
v0x55fb2caca1b0_0 .net "a", 0 0, L_0x55fb2cfa2d20;  alias, 1 drivers
v0x55fb2cac91a0_0 .net "b", 0 0, L_0x55fb2cfa34f0;  alias, 1 drivers
v0x55fb2cac8820_0 .net "cout", 0 0, L_0x55fb2cfa3040;  alias, 1 drivers
S_0x55fb2cbece20 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2c445d70 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbecfb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbece20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa38c0 .functor OR 1, L_0x55fb2cfa3690, L_0x55fb2cfa3800, C4<0>, C4<0>;
v0x55fb2cac0a30_0 .net "S", 0 0, L_0x55fb2cfa3700;  1 drivers
v0x55fb2cac0af0_0 .net "a", 0 0, L_0x55fb2cfa3930;  1 drivers
v0x55fb2cabff30_0 .net "b", 0 0, L_0x55fb2cfa3a60;  1 drivers
v0x55fb2cabefe0_0 .net "c_1", 0 0, L_0x55fb2cfa3690;  1 drivers
v0x55fb2cabe660_0 .net "c_2", 0 0, L_0x55fb2cfa3800;  1 drivers
v0x55fb2cabe1c0_0 .net "cin", 0 0, L_0x55fb2cfa3b90;  1 drivers
v0x55fb2cabd6c0_0 .net "cout", 0 0, L_0x55fb2cfa38c0;  1 drivers
v0x55fb2cabd760_0 .net "h_1_out", 0 0, L_0x55fb2cfa3620;  1 drivers
S_0x55fb2cbed140 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbecfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa3620 .functor XOR 1, L_0x55fb2cfa3930, L_0x55fb2cfa3a60, C4<0>, C4<0>;
L_0x55fb2cfa3690 .functor AND 1, L_0x55fb2cfa3930, L_0x55fb2cfa3a60, C4<1>, C4<1>;
v0x55fb2cac40c0_0 .net "S", 0 0, L_0x55fb2cfa3620;  alias, 1 drivers
v0x55fb2cac3740_0 .net "a", 0 0, L_0x55fb2cfa3930;  alias, 1 drivers
v0x55fb2cac3800_0 .net "b", 0 0, L_0x55fb2cfa3a60;  alias, 1 drivers
v0x55fb2cac32a0_0 .net "cout", 0 0, L_0x55fb2cfa3690;  alias, 1 drivers
S_0x55fb2cbed2d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbecfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa3700 .functor XOR 1, L_0x55fb2cfa3620, L_0x55fb2cfa3b90, C4<0>, C4<0>;
L_0x55fb2cfa3800 .functor AND 1, L_0x55fb2cfa3620, L_0x55fb2cfa3b90, C4<1>, C4<1>;
v0x55fb2cac27a0_0 .net "S", 0 0, L_0x55fb2cfa3700;  alias, 1 drivers
v0x55fb2cac2860_0 .net "a", 0 0, L_0x55fb2cfa3620;  alias, 1 drivers
v0x55fb2cac1850_0 .net "b", 0 0, L_0x55fb2cfa3b90;  alias, 1 drivers
v0x55fb2cac0ed0_0 .net "cout", 0 0, L_0x55fb2cfa3800;  alias, 1 drivers
S_0x55fb2cbed460 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2c3eb7f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbed5f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbed460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa4050 .functor OR 1, L_0x55fb2cfa3d30, L_0x55fb2cfa3f90, C4<0>, C4<0>;
v0x55fb2cab90e0_0 .net "S", 0 0, L_0x55fb2cfa3df0;  1 drivers
v0x55fb2cab91a0_0 .net "a", 0 0, L_0x55fb2cfa40c0;  1 drivers
v0x55fb2cab85e0_0 .net "b", 0 0, L_0x55fb2cfa41f0;  1 drivers
v0x55fb2cab7690_0 .net "c_1", 0 0, L_0x55fb2cfa3d30;  1 drivers
v0x55fb2cab6d10_0 .net "c_2", 0 0, L_0x55fb2cfa3f90;  1 drivers
v0x55fb2cab6870_0 .net "cin", 0 0, L_0x55fb2cfa4370;  1 drivers
v0x55fb2cab5c50_0 .net "cout", 0 0, L_0x55fb2cfa4050;  1 drivers
v0x55fb2cab5cf0_0 .net "h_1_out", 0 0, L_0x55fb2cfa3cc0;  1 drivers
S_0x55fb2cbed780 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbed5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa3cc0 .functor XOR 1, L_0x55fb2cfa40c0, L_0x55fb2cfa41f0, C4<0>, C4<0>;
L_0x55fb2cfa3d30 .functor AND 1, L_0x55fb2cfa40c0, L_0x55fb2cfa41f0, C4<1>, C4<1>;
v0x55fb2cabc770_0 .net "S", 0 0, L_0x55fb2cfa3cc0;  alias, 1 drivers
v0x55fb2cabbdf0_0 .net "a", 0 0, L_0x55fb2cfa40c0;  alias, 1 drivers
v0x55fb2cabbeb0_0 .net "b", 0 0, L_0x55fb2cfa41f0;  alias, 1 drivers
v0x55fb2cabb950_0 .net "cout", 0 0, L_0x55fb2cfa3d30;  alias, 1 drivers
S_0x55fb2cbed910 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbed5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa3df0 .functor XOR 1, L_0x55fb2cfa3cc0, L_0x55fb2cfa4370, C4<0>, C4<0>;
L_0x55fb2cfa3f90 .functor AND 1, L_0x55fb2cfa3cc0, L_0x55fb2cfa4370, C4<1>, C4<1>;
v0x55fb2cabae50_0 .net "S", 0 0, L_0x55fb2cfa3df0;  alias, 1 drivers
v0x55fb2cab9f00_0 .net "a", 0 0, L_0x55fb2cfa3cc0;  alias, 1 drivers
v0x55fb2cab9fc0_0 .net "b", 0 0, L_0x55fb2cfa4370;  alias, 1 drivers
v0x55fb2cab9580_0 .net "cout", 0 0, L_0x55fb2cfa3f90;  alias, 1 drivers
S_0x55fb2cbedaa0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2c481a30 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cbedc30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbedaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa4790 .functor OR 1, L_0x55fb2cfa4510, L_0x55fb2cfa46d0, C4<0>, C4<0>;
v0x55fb2caa5370_0 .net "S", 0 0, L_0x55fb2cfa4580;  1 drivers
v0x55fb2caa5430_0 .net "a", 0 0, L_0x55fb2cfa4800;  1 drivers
v0x55fb2c7b8f90_0 .net "b", 0 0, L_0x55fb2cfa4930;  1 drivers
v0x55fb2c9fbfb0_0 .net "c_1", 0 0, L_0x55fb2cfa4510;  1 drivers
v0x55fb2c9fc080_0 .net "c_2", 0 0, L_0x55fb2cfa46d0;  1 drivers
v0x55fb2c9ec540_0 .net "cin", 0 0, L_0x55fb2cfa4a60;  1 drivers
v0x55fb2c9ec610_0 .net "cout", 0 0, L_0x55fb2cfa4790;  1 drivers
v0x55fb2c9c7c30_0 .net "h_1_out", 0 0, L_0x55fb2cfa44a0;  1 drivers
S_0x55fb2cbeddc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbedc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa44a0 .functor XOR 1, L_0x55fb2cfa4800, L_0x55fb2cfa4930, C4<0>, C4<0>;
L_0x55fb2cfa4510 .functor AND 1, L_0x55fb2cfa4800, L_0x55fb2cfa4930, C4<1>, C4<1>;
v0x55fb2cab58a0_0 .net "S", 0 0, L_0x55fb2cfa44a0;  alias, 1 drivers
v0x55fb2ca9b190_0 .net "a", 0 0, L_0x55fb2cfa4800;  alias, 1 drivers
v0x55fb2ca9b250_0 .net "b", 0 0, L_0x55fb2cfa4930;  alias, 1 drivers
v0x55fb2ca960b0_0 .net "cout", 0 0, L_0x55fb2cfa4510;  alias, 1 drivers
S_0x55fb2cbedf50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbedc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa4580 .functor XOR 1, L_0x55fb2cfa44a0, L_0x55fb2cfa4a60, C4<0>, C4<0>;
L_0x55fb2cfa46d0 .functor AND 1, L_0x55fb2cfa44a0, L_0x55fb2cfa4a60, C4<1>, C4<1>;
v0x55fb2ca98920_0 .net "S", 0 0, L_0x55fb2cfa4580;  alias, 1 drivers
v0x55fb2caf28f0_0 .net "a", 0 0, L_0x55fb2cfa44a0;  alias, 1 drivers
v0x55fb2caf29b0_0 .net "b", 0 0, L_0x55fb2cfa4a60;  alias, 1 drivers
v0x55fb2cad7310_0 .net "cout", 0 0, L_0x55fb2cfa46d0;  alias, 1 drivers
S_0x55fb2cbee0e0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2c4749f0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cbee270 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbee0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa4ee0 .functor OR 1, L_0x55fb2cfa4d00, L_0x55fb2cfa4e70, C4<0>, C4<0>;
v0x55fb2c916380_0 .net "S", 0 0, L_0x55fb2cfa4d70;  1 drivers
v0x55fb2c916440_0 .net "a", 0 0, L_0x55fb2cfa4f50;  1 drivers
v0x55fb2c8f1a70_0 .net "b", 0 0, L_0x55fb2cfa5190;  1 drivers
v0x55fb2c8e2000_0 .net "c_1", 0 0, L_0x55fb2cfa4d00;  1 drivers
v0x55fb2c8e20d0_0 .net "c_2", 0 0, L_0x55fb2cfa4e70;  1 drivers
v0x55fb2c8c9b10_0 .net "cin", 0 0, L_0x55fb2cfa5340;  1 drivers
v0x55fb2c8c9bb0_0 .net "cout", 0 0, L_0x55fb2cfa4ee0;  1 drivers
v0x55fb2c8ba0a0_0 .net "h_1_out", 0 0, L_0x55fb2cfa4c90;  1 drivers
S_0x55fb2cbee400 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbee270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa4c90 .functor XOR 1, L_0x55fb2cfa4f50, L_0x55fb2cfa5190, C4<0>, C4<0>;
L_0x55fb2cfa4d00 .functor AND 1, L_0x55fb2cfa4f50, L_0x55fb2cfa5190, C4<1>, C4<1>;
v0x55fb2c9b81c0_0 .net "S", 0 0, L_0x55fb2cfa4c90;  alias, 1 drivers
v0x55fb2c9b82a0_0 .net "a", 0 0, L_0x55fb2cfa4f50;  alias, 1 drivers
v0x55fb2c99fcd0_0 .net "b", 0 0, L_0x55fb2cfa5190;  alias, 1 drivers
v0x55fb2c99fd70_0 .net "cout", 0 0, L_0x55fb2cfa4d00;  alias, 1 drivers
S_0x55fb2cbee590 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbee270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa4d70 .functor XOR 1, L_0x55fb2cfa4c90, L_0x55fb2cfa5340, C4<0>, C4<0>;
L_0x55fb2cfa4e70 .functor AND 1, L_0x55fb2cfa4c90, L_0x55fb2cfa5340, C4<1>, C4<1>;
v0x55fb2c990260_0 .net "S", 0 0, L_0x55fb2cfa4d70;  alias, 1 drivers
v0x55fb2c990340_0 .net "a", 0 0, L_0x55fb2cfa4c90;  alias, 1 drivers
v0x55fb2c925df0_0 .net "b", 0 0, L_0x55fb2cfa5340;  alias, 1 drivers
v0x55fb2c925ec0_0 .net "cout", 0 0, L_0x55fb2cfa4e70;  alias, 1 drivers
S_0x55fb2cbee720 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2c365bc0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cbee8b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbee720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa5660 .functor OR 1, L_0x55fb2cfa53e0, L_0x55fb2cfa55a0, C4<0>, C4<0>;
v0x55fb2c8098b0_0 .net "S", 0 0, L_0x55fb2cfa5450;  1 drivers
v0x55fb2c809970_0 .net "a", 0 0, L_0x55fb2cfa56d0;  1 drivers
v0x55fb2c7f9e40_0 .net "b", 0 0, L_0x55fb2cfa5890;  1 drivers
v0x55fb2c70aaf0_0 .net "c_1", 0 0, L_0x55fb2cfa53e0;  1 drivers
v0x55fb2c70abc0_0 .net "c_2", 0 0, L_0x55fb2cfa55a0;  1 drivers
v0x55fb2c6fb090_0 .net "cin", 0 0, L_0x55fb2cfa59c0;  1 drivers
v0x55fb2c6fb130_0 .net "cout", 0 0, L_0x55fb2cfa5660;  1 drivers
v0x55fb2c6d6780_0 .net "h_1_out", 0 0, L_0x55fb2cfa4c20;  1 drivers
S_0x55fb2cbeea40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbee8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa4c20 .functor XOR 1, L_0x55fb2cfa56d0, L_0x55fb2cfa5890, C4<0>, C4<0>;
L_0x55fb2cfa53e0 .functor AND 1, L_0x55fb2cfa56d0, L_0x55fb2cfa5890, C4<1>, C4<1>;
v0x55fb2c865b80_0 .net "S", 0 0, L_0x55fb2cfa4c20;  alias, 1 drivers
v0x55fb2c865c60_0 .net "a", 0 0, L_0x55fb2cfa56d0;  alias, 1 drivers
v0x55fb2c856120_0 .net "b", 0 0, L_0x55fb2cfa5890;  alias, 1 drivers
v0x55fb2c8561c0_0 .net "cout", 0 0, L_0x55fb2cfa53e0;  alias, 1 drivers
S_0x55fb2cbeebd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbee8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa5450 .functor XOR 1, L_0x55fb2cfa4c20, L_0x55fb2cfa59c0, C4<0>, C4<0>;
L_0x55fb2cfa55a0 .functor AND 1, L_0x55fb2cfa4c20, L_0x55fb2cfa59c0, C4<1>, C4<1>;
v0x55fb2c831810_0 .net "S", 0 0, L_0x55fb2cfa5450;  alias, 1 drivers
v0x55fb2c8318f0_0 .net "a", 0 0, L_0x55fb2cfa4c20;  alias, 1 drivers
v0x55fb2c821da0_0 .net "b", 0 0, L_0x55fb2cfa59c0;  alias, 1 drivers
v0x55fb2c821e70_0 .net "cout", 0 0, L_0x55fb2cfa55a0;  alias, 1 drivers
S_0x55fb2cbeed60 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cbec1a0;
 .timescale 0 0;
P_0x55fb2c314cb0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cbeeef0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbeed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfa5df0 .functor OR 1, L_0x55fb2cfa5c00, L_0x55fb2cfa5d30, C4<0>, C4<0>;
v0x55fb2c624ed0_0 .net "S", 0 0, L_0x55fb2cfa5c70;  1 drivers
v0x55fb2c624f90_0 .net "a", 0 0, L_0x55fb2cfa5e60;  1 drivers
v0x55fb2c6005c0_0 .net "b", 0 0, L_0x55fb2cfa5f90;  1 drivers
v0x55fb2c5f0b50_0 .net "c_1", 0 0, L_0x55fb2cfa5c00;  1 drivers
v0x55fb2c5f0c20_0 .net "c_2", 0 0, L_0x55fb2cfa5d30;  1 drivers
v0x55fb2c5d8660_0 .net "cin", 0 0, L_0x55fb2cfa5af0;  1 drivers
v0x55fb2c5d8730_0 .net "cout", 0 0, L_0x55fb2cfa5df0;  1 drivers
v0x55fb2c5c8bf0_0 .net "h_1_out", 0 0, L_0x55fb2cfa5b90;  1 drivers
S_0x55fb2cbef080 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbeeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa5b90 .functor XOR 1, L_0x55fb2cfa5e60, L_0x55fb2cfa5f90, C4<0>, C4<0>;
L_0x55fb2cfa5c00 .functor AND 1, L_0x55fb2cfa5e60, L_0x55fb2cfa5f90, C4<1>, C4<1>;
v0x55fb2c6c6d10_0 .net "S", 0 0, L_0x55fb2cfa5b90;  alias, 1 drivers
v0x55fb2c6c6df0_0 .net "a", 0 0, L_0x55fb2cfa5e60;  alias, 1 drivers
v0x55fb2c6ae820_0 .net "b", 0 0, L_0x55fb2cfa5f90;  alias, 1 drivers
v0x55fb2c6ae8c0_0 .net "cout", 0 0, L_0x55fb2cfa5c00;  alias, 1 drivers
S_0x55fb2cbef210 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbeeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfa5c70 .functor XOR 1, L_0x55fb2cfa5b90, L_0x55fb2cfa5af0, C4<0>, C4<0>;
L_0x55fb2cfa5d30 .functor AND 1, L_0x55fb2cfa5b90, L_0x55fb2cfa5af0, C4<1>, C4<1>;
v0x55fb2c69edb0_0 .net "S", 0 0, L_0x55fb2cfa5c70;  alias, 1 drivers
v0x55fb2c69ee90_0 .net "a", 0 0, L_0x55fb2cfa5b90;  alias, 1 drivers
v0x55fb2c634940_0 .net "b", 0 0, L_0x55fb2cfa5af0;  alias, 1 drivers
v0x55fb2c634a10_0 .net "cout", 0 0, L_0x55fb2cfa5d30;  alias, 1 drivers
S_0x55fb2cbef3a0 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf816c0 .functor BUFZ 2, L_0x55fb2cf81190, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf81950 .functor BUFZ 2, L_0x55fb2cf813d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf81a50 .functor AND 1, L_0x55fb2cf81580, L_0x55fb2cf81860, C4<1>, C4<1>;
L_0x55fb2cf81bb0 .functor AND 1, L_0x55fb2cf814e0, L_0x55fb2cf817c0, C4<1>, C4<1>;
L_0x55fb2cf82830 .functor AND 1, L_0x55fb2cf82130, L_0x55fb2cf82670, C4<1>, C4<1>;
L_0x55fb2cf83b40 .functor XOR 1, L_0x55fb2cf82280, L_0x55fb2cf827c0, C4<0>, C4<0>;
L_0x55fb2cf85040 .functor BUFZ 2, L_0x55fb2cf81ac0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf851a0 .functor BUFZ 2, L_0x55fb2cf84c90, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf86cb0 .functor BUFZ 2, L_0x55fb2cf81c20, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf86e50 .functor BUFZ 3, L_0x55fb2cf86950, C4<000>, C4<000>, C4<000>;
v0x55fb2cbfa700_0 .net "X", 1 0, L_0x55fb2cf81190;  alias, 1 drivers
v0x55fb2cbfa7a0_0 .net "Xe", 0 0, L_0x55fb2cf81580;  1 drivers
v0x55fb2cbfa840_0 .net "Xn", 0 0, L_0x55fb2cf814e0;  1 drivers
v0x55fb2cbfa8e0_0 .net "Y", 1 0, L_0x55fb2cf813d0;  alias, 1 drivers
v0x55fb2cbfa980_0 .net "Ye", 0 0, L_0x55fb2cf81860;  1 drivers
v0x55fb2cbfaa20_0 .net "Yn", 0 0, L_0x55fb2cf817c0;  1 drivers
v0x55fb2cbfaac0_0 .net "Z", 3 0, o0x7fd0c523bdd8;  alias, 0 drivers
v0x55fb2cbfab60_0 .net *"_ivl_12", 0 0, L_0x55fb2cf81a50;  1 drivers
L_0x7fd0c5138bb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cbfac00_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5138bb0;  1 drivers
v0x55fb2cbfaca0_0 .net *"_ivl_21", 0 0, L_0x55fb2cf81bb0;  1 drivers
L_0x7fd0c5138bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cbfad40_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5138bf8;  1 drivers
v0x55fb2cbfade0_0 .net *"_ivl_34", 0 0, L_0x55fb2cf82830;  1 drivers
L_0x7fd0c5138cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cbfae80_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5138cd0;  1 drivers
v0x55fb2cbfaf20_0 .net *"_ivl_4", 1 0, L_0x55fb2cf816c0;  1 drivers
v0x55fb2cbfafc0_0 .net *"_ivl_50", 1 0, L_0x55fb2cf85040;  1 drivers
v0x55fb2cbfb060_0 .net *"_ivl_54", 1 0, L_0x55fb2cf851a0;  1 drivers
v0x55fb2cbfb100_0 .net *"_ivl_62", 1 0, L_0x55fb2cf86cb0;  1 drivers
v0x55fb2cbfb1a0_0 .net *"_ivl_66", 2 0, L_0x55fb2cf86e50;  1 drivers
v0x55fb2cbfb240_0 .net *"_ivl_9", 1 0, L_0x55fb2cf81950;  1 drivers
L_0x7fd0c5138c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cbfb2e0_0 .net "add", 0 0, L_0x7fd0c5138c88;  1 drivers
L_0x7fd0c5138d60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e3748 .resolv tri, L_0x7fd0c5138d60, L_0x55fb2cf84f50;
v0x55fb2cbfb490_0 .net8 "big_z0", 2 0, RS_0x7fd0c51e3748;  2 drivers
v0x55fb2cbfb530_0 .net "big_z0_z1", 2 0, L_0x55fb2cf86950;  1 drivers
L_0x7fd0c5138da8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e59f8 .resolv tri, L_0x7fd0c5138da8, L_0x55fb2cf850b0;
v0x55fb2cbfb5d0_0 .net8 "big_z1", 2 0, RS_0x7fd0c51e59f8;  2 drivers
L_0x7fd0c5138e38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e5638 .resolv tri, L_0x7fd0c5138e38, L_0x55fb2cf86db0;
v0x55fb2cbfb670_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51e5638;  2 drivers
L_0x7fd0c5138df0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e5608 .resolv tri, L_0x7fd0c5138df0, L_0x55fb2cf86c10;
v0x55fb2cbfb710_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51e5608;  2 drivers
v0x55fb2cbfb7b0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf86ae0;  1 drivers
v0x55fb2cbfb850_0 .net "cout_z1", 0 0, L_0x55fb2cf84dd0;  1 drivers
v0x55fb2cbfb8f0_0 .net "cout_z1_1", 0 0, L_0x55fb2cf83a50;  1 drivers
v0x55fb2cbfb990_0 .net "dummy_cout", 0 0, L_0x55fb2cf890f0;  1 drivers
v0x55fb2cbfba30_0 .net "signX", 0 0, L_0x55fb2cf82280;  1 drivers
v0x55fb2cbfbad0_0 .net "signY", 0 0, L_0x55fb2cf827c0;  1 drivers
v0x55fb2cbfbb70_0 .net "sign_z3", 0 0, L_0x55fb2cf83b40;  1 drivers
L_0x7fd0c5138c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cbfbc10_0 .net "sub", 0 0, L_0x7fd0c5138c40;  1 drivers
v0x55fb2cbfbec0_0 .net "z", 3 0, L_0x55fb2cf88e60;  1 drivers
v0x55fb2cbfbf60_0 .net "z0", 1 0, L_0x55fb2cf81ac0;  1 drivers
v0x55fb2cbfc000_0 .net "z1", 1 0, L_0x55fb2cf84c90;  1 drivers
v0x55fb2cbfc0a0_0 .net "z1_1", 1 0, L_0x55fb2cf83910;  1 drivers
v0x55fb2cbfc140_0 .net "z2", 1 0, L_0x55fb2cf81c20;  1 drivers
v0x55fb2cbfc1e0_0 .net "z3", 1 0, L_0x55fb2cf828a0;  1 drivers
v0x55fb2cbfc280_0 .net "z3_1", 0 0, L_0x55fb2cf82130;  1 drivers
v0x55fb2cbfc320_0 .net "z3_2", 0 0, L_0x55fb2cf82670;  1 drivers
L_0x55fb2cf814e0 .part L_0x55fb2cf816c0, 1, 1;
L_0x55fb2cf81580 .part L_0x55fb2cf816c0, 0, 1;
L_0x55fb2cf817c0 .part L_0x55fb2cf81950, 1, 1;
L_0x55fb2cf81860 .part L_0x55fb2cf81950, 0, 1;
L_0x55fb2cf81ac0 .concat8 [ 1 1 0 0], L_0x55fb2cf81a50, L_0x7fd0c5138bb0;
L_0x55fb2cf81c20 .concat8 [ 1 1 0 0], L_0x55fb2cf81bb0, L_0x7fd0c5138bf8;
L_0x55fb2cf828a0 .concat8 [ 1 1 0 0], L_0x55fb2cf82830, L_0x7fd0c5138cd0;
L_0x55fb2cf84f50 .part/pv L_0x55fb2cf85040, 0, 2, 3;
L_0x55fb2cf850b0 .part/pv L_0x55fb2cf851a0, 1, 2, 3;
L_0x55fb2cf86c10 .part/pv L_0x55fb2cf86cb0, 2, 2, 4;
L_0x55fb2cf86db0 .part/pv L_0x55fb2cf86e50, 0, 3, 4;
S_0x55fb2cbef530 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cbef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cac41a0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf82a30 .functor XOR 2, L_0x7fd0c513d200, L_0x55fb2cf81c20, C4<00>, C4<00>;
v0x55fb2c9b5790_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d200;  1 drivers
v0x55fb2c9b5870_0 .net "a", 1 0, L_0x55fb2cf81ac0;  alias, 1 drivers
v0x55fb2c98d830_0 .net "a_or_s", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2c98d8d0_0 .net "b", 1 0, L_0x55fb2cf81c20;  alias, 1 drivers
v0x55fb2ca0a420_0 .net "cout", 0 0, L_0x55fb2cf83a50;  alias, 1 drivers
v0x55fb2c913950_0 .net "input_b", 1 0, L_0x55fb2cf82a30;  1 drivers
v0x55fb2c913a20_0 .net "out", 1 0, L_0x55fb2cf83910;  alias, 1 drivers
S_0x55fb2cbef6c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbef530;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cab5980 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c2505d0_0 .net "S", 1 0, L_0x55fb2cf83910;  alias, 1 drivers
v0x55fb2c250690_0 .net "a", 1 0, L_0x55fb2cf81ac0;  alias, 1 drivers
v0x55fb2c240b60_0 .net "b", 1 0, L_0x55fb2cf82a30;  alias, 1 drivers
v0x55fb2c240c00_0 .net "carin", 1 0, L_0x55fb2cf839b0;  1 drivers
v0x55fb2ca8e780_0 .net "cin", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2c9e9b10_0 .net "cout", 0 0, L_0x55fb2cf83a50;  alias, 1 drivers
L_0x55fb2cf82f40 .part L_0x55fb2cf81ac0, 1, 1;
L_0x55fb2cf83100 .part L_0x55fb2cf82a30, 1, 1;
L_0x55fb2cf83230 .part L_0x55fb2cf839b0, 0, 1;
L_0x55fb2cf83620 .part L_0x55fb2cf81ac0, 0, 1;
L_0x55fb2cf83750 .part L_0x55fb2cf82a30, 0, 1;
L_0x55fb2cf83910 .concat8 [ 1 1 0 0], L_0x55fb2cf83440, L_0x55fb2cf82cc0;
L_0x55fb2cf839b0 .concat8 [ 1 1 0 0], L_0x55fb2cf835b0, L_0x55fb2cf82ed0;
L_0x55fb2cf83a50 .part L_0x55fb2cf839b0, 1, 1;
S_0x55fb2cbef850 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbef6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf835b0 .functor OR 1, L_0x55fb2cf833d0, L_0x55fb2cf83540, C4<0>, C4<0>;
v0x55fb2c40e8b0_0 .net "S", 0 0, L_0x55fb2cf83440;  1 drivers
v0x55fb2c40e970_0 .net "a", 0 0, L_0x55fb2cf83620;  1 drivers
v0x55fb2c3fee40_0 .net "b", 0 0, L_0x55fb2cf83750;  1 drivers
v0x55fb2c3e6950_0 .net "c_1", 0 0, L_0x55fb2cf833d0;  1 drivers
v0x55fb2c3e6a20_0 .net "c_2", 0 0, L_0x55fb2cf83540;  1 drivers
v0x55fb2c3d6ee0_0 .net "cin", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2c3d6f80_0 .net "cout", 0 0, L_0x55fb2cf835b0;  1 drivers
v0x55fb2c36ca70_0 .net "h_1_out", 0 0, L_0x55fb2cf83360;  1 drivers
S_0x55fb2cbef9e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbef850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf83360 .functor XOR 1, L_0x55fb2cf83620, L_0x55fb2cf83750, C4<0>, C4<0>;
L_0x55fb2cf833d0 .functor AND 1, L_0x55fb2cf83620, L_0x55fb2cf83750, C4<1>, C4<1>;
v0x55fb2c5183f0_0 .net "S", 0 0, L_0x55fb2cf83360;  alias, 1 drivers
v0x55fb2c5184b0_0 .net "a", 0 0, L_0x55fb2cf83620;  alias, 1 drivers
v0x55fb2c508980_0 .net "b", 0 0, L_0x55fb2cf83750;  alias, 1 drivers
v0x55fb2c508a50_0 .net "cout", 0 0, L_0x55fb2cf833d0;  alias, 1 drivers
S_0x55fb2cbefb70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbef850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf83440 .functor XOR 1, L_0x55fb2cf83360, L_0x7fd0c5138c88, C4<0>, C4<0>;
L_0x55fb2cf83540 .functor AND 1, L_0x55fb2cf83360, L_0x7fd0c5138c88, C4<1>, C4<1>;
v0x55fb2c442c30_0 .net "S", 0 0, L_0x55fb2cf83440;  alias, 1 drivers
v0x55fb2c442cd0_0 .net "a", 0 0, L_0x55fb2cf83360;  alias, 1 drivers
v0x55fb2c4331c0_0 .net "b", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2c433290_0 .net "cout", 0 0, L_0x55fb2cf83540;  alias, 1 drivers
S_0x55fb2cbefd00 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbef6c0;
 .timescale 0 0;
P_0x55fb2c960120 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbefe90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbefd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf82ed0 .functor OR 1, L_0x55fb2cf82c00, L_0x55fb2cf82e10, C4<0>, C4<0>;
v0x55fb2c300d20_0 .net "S", 0 0, L_0x55fb2cf82cc0;  1 drivers
v0x55fb2c300de0_0 .net "a", 0 0, L_0x55fb2cf82f40;  1 drivers
v0x55fb2c2ac800_0 .net "b", 0 0, L_0x55fb2cf83100;  1 drivers
v0x55fb2c29cd90_0 .net "c_1", 0 0, L_0x55fb2cf82c00;  1 drivers
v0x55fb2c29ce60_0 .net "c_2", 0 0, L_0x55fb2cf82e10;  1 drivers
v0x55fb2c278480_0 .net "cin", 0 0, L_0x55fb2cf83230;  1 drivers
v0x55fb2c278520_0 .net "cout", 0 0, L_0x55fb2cf82ed0;  1 drivers
v0x55fb2c268a10_0 .net "h_1_out", 0 0, L_0x55fb2cf82af0;  1 drivers
S_0x55fb2cbf0020 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbefe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf82af0 .functor XOR 1, L_0x55fb2cf82f40, L_0x55fb2cf83100, C4<0>, C4<0>;
L_0x55fb2cf82c00 .functor AND 1, L_0x55fb2cf82f40, L_0x55fb2cf83100, C4<1>, C4<1>;
v0x55fb2c35d000_0 .net "S", 0 0, L_0x55fb2cf82af0;  alias, 1 drivers
v0x55fb2c35d0a0_0 .net "a", 0 0, L_0x55fb2cf82f40;  alias, 1 drivers
v0x55fb2c3386f0_0 .net "b", 0 0, L_0x55fb2cf83100;  alias, 1 drivers
v0x55fb2c3387c0_0 .net "cout", 0 0, L_0x55fb2cf82c00;  alias, 1 drivers
S_0x55fb2cbf01b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbefe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf82cc0 .functor XOR 1, L_0x55fb2cf82af0, L_0x55fb2cf83230, C4<0>, C4<0>;
L_0x55fb2cf82e10 .functor AND 1, L_0x55fb2cf82af0, L_0x55fb2cf83230, C4<1>, C4<1>;
v0x55fb2c328c80_0 .net "S", 0 0, L_0x55fb2cf82cc0;  alias, 1 drivers
v0x55fb2c328d20_0 .net "a", 0 0, L_0x55fb2cf82af0;  alias, 1 drivers
v0x55fb2c310790_0 .net "b", 0 0, L_0x55fb2cf83230;  alias, 1 drivers
v0x55fb2c310860_0 .net "cout", 0 0, L_0x55fb2cf82e10;  alias, 1 drivers
S_0x55fb2cbf0340 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cbef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9553d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf83d70 .functor XOR 2, L_0x55fb2cf83cd0, L_0x55fb2cf828a0, C4<00>, C4<00>;
v0x55fb2c3fc410_0 .net *"_ivl_0", 1 0, L_0x55fb2cf83cd0;  1 drivers
L_0x7fd0c5138d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2c3fc4f0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5138d18;  1 drivers
v0x55fb2c3d44b0_0 .net "a", 1 0, L_0x55fb2cf83910;  alias, 1 drivers
v0x55fb2c3d4550_0 .net "a_or_s", 0 0, L_0x55fb2cf83b40;  alias, 1 drivers
v0x55fb2c4510a0_0 .net "b", 1 0, L_0x55fb2cf828a0;  alias, 1 drivers
v0x55fb2c451180_0 .net "cout", 0 0, L_0x55fb2cf84dd0;  alias, 1 drivers
v0x55fb2c35a5d0_0 .net "input_b", 1 0, L_0x55fb2cf83d70;  1 drivers
v0x55fb2c35a6a0_0 .net "out", 1 0, L_0x55fb2cf84c90;  alias, 1 drivers
L_0x55fb2cf83cd0 .concat [ 1 1 0 0], L_0x55fb2cf83b40, L_0x7fd0c5138d18;
S_0x55fb2cbf04d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbf0340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c936e80 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2c505f50_0 .net "S", 1 0, L_0x55fb2cf84c90;  alias, 1 drivers
v0x55fb2c506030_0 .net "a", 1 0, L_0x55fb2cf83910;  alias, 1 drivers
v0x55fb2c582b40_0 .net "b", 1 0, L_0x55fb2cf83d70;  alias, 1 drivers
v0x55fb2c582c10_0 .net "carin", 1 0, L_0x55fb2cf84d30;  1 drivers
v0x55fb2c754090_0 .net "cin", 0 0, L_0x55fb2cf83b40;  alias, 1 drivers
v0x55fb2c430790_0 .net "cout", 0 0, L_0x55fb2cf84dd0;  alias, 1 drivers
L_0x55fb2cf84280 .part L_0x55fb2cf83910, 1, 1;
L_0x55fb2cf843b0 .part L_0x55fb2cf83d70, 1, 1;
L_0x55fb2cf844e0 .part L_0x55fb2cf84d30, 0, 1;
L_0x55fb2cf84a30 .part L_0x55fb2cf83910, 0, 1;
L_0x55fb2cf84ad0 .part L_0x55fb2cf83d70, 0, 1;
L_0x55fb2cf84c90 .concat8 [ 1 1 0 0], L_0x55fb2cf846f0, L_0x55fb2cf84000;
L_0x55fb2cf84d30 .concat8 [ 1 1 0 0], L_0x55fb2cf849c0, L_0x55fb2cf84210;
L_0x55fb2cf84dd0 .part L_0x55fb2cf84d30, 1, 1;
S_0x55fb2cbf0660 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbf04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf849c0 .functor OR 1, L_0x55fb2cf84680, L_0x55fb2cf84840, C4<0>, C4<0>;
v0x55fb2c81f370_0 .net "S", 0 0, L_0x55fb2cf846f0;  1 drivers
v0x55fb2c7f7410_0 .net "a", 0 0, L_0x55fb2cf84a30;  1 drivers
v0x55fb2c7f74e0_0 .net "b", 0 0, L_0x55fb2cf84ad0;  1 drivers
v0x55fb2c873ff0_0 .net "c_1", 0 0, L_0x55fb2cf84680;  1 drivers
v0x55fb2c8740c0_0 .net "c_2", 0 0, L_0x55fb2cf84840;  1 drivers
v0x55fb2ca45550_0 .net "cin", 0 0, L_0x55fb2cf83b40;  alias, 1 drivers
v0x55fb2ca45620_0 .net "cout", 0 0, L_0x55fb2cf849c0;  1 drivers
v0x55fb2c6f8660_0 .net "h_1_out", 0 0, L_0x55fb2cf84610;  1 drivers
S_0x55fb2cbf07f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf0660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf84610 .functor XOR 1, L_0x55fb2cf84a30, L_0x55fb2cf84ad0, C4<0>, C4<0>;
L_0x55fb2cf84680 .functor AND 1, L_0x55fb2cf84a30, L_0x55fb2cf84ad0, C4<1>, C4<1>;
v0x55fb2c8df5d0_0 .net "S", 0 0, L_0x55fb2cf84610;  alias, 1 drivers
v0x55fb2c8df690_0 .net "a", 0 0, L_0x55fb2cf84a30;  alias, 1 drivers
v0x55fb2c8b7670_0 .net "b", 0 0, L_0x55fb2cf84ad0;  alias, 1 drivers
v0x55fb2c8b7740_0 .net "cout", 0 0, L_0x55fb2cf84680;  alias, 1 drivers
S_0x55fb2cbf0980 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf0660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf846f0 .functor XOR 1, L_0x55fb2cf84610, L_0x55fb2cf83b40, C4<0>, C4<0>;
L_0x55fb2cf84840 .functor AND 1, L_0x55fb2cf84610, L_0x55fb2cf83b40, C4<1>, C4<1>;
v0x55fb2c934260_0 .net "S", 0 0, L_0x55fb2cf846f0;  alias, 1 drivers
v0x55fb2c934300_0 .net "a", 0 0, L_0x55fb2cf84610;  alias, 1 drivers
v0x55fb2c8536f0_0 .net "b", 0 0, L_0x55fb2cf83b40;  alias, 1 drivers
v0x55fb2c8537c0_0 .net "cout", 0 0, L_0x55fb2cf84840;  alias, 1 drivers
S_0x55fb2cbf0b10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbf04d0;
 .timescale 0 0;
P_0x55fb2c82f170 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbf0ca0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbf0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf84210 .functor OR 1, L_0x55fb2cf83f40, L_0x55fb2cf84150, C4<0>, C4<0>;
v0x55fb2c5ee120_0 .net "S", 0 0, L_0x55fb2cf84000;  1 drivers
v0x55fb2c5ee1c0_0 .net "a", 0 0, L_0x55fb2cf84280;  1 drivers
v0x55fb2c5c61c0_0 .net "b", 0 0, L_0x55fb2cf843b0;  1 drivers
v0x55fb2c642db0_0 .net "c_1", 0 0, L_0x55fb2cf83f40;  1 drivers
v0x55fb2c642e80_0 .net "c_2", 0 0, L_0x55fb2cf84150;  1 drivers
v0x55fb2c562230_0 .net "cin", 0 0, L_0x55fb2cf844e0;  1 drivers
v0x55fb2c5622d0_0 .net "cout", 0 0, L_0x55fb2cf84210;  1 drivers
v0x55fb2c52deb0_0 .net "h_1_out", 0 0, L_0x55fb2cf83e30;  1 drivers
S_0x55fb2cbf0e30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf83e30 .functor XOR 1, L_0x55fb2cf84280, L_0x55fb2cf843b0, C4<0>, C4<0>;
L_0x55fb2cf83f40 .functor AND 1, L_0x55fb2cf84280, L_0x55fb2cf843b0, C4<1>, C4<1>;
v0x55fb2c6c42e0_0 .net "S", 0 0, L_0x55fb2cf83e30;  alias, 1 drivers
v0x55fb2c6c4380_0 .net "a", 0 0, L_0x55fb2cf84280;  alias, 1 drivers
v0x55fb2c69c380_0 .net "b", 0 0, L_0x55fb2cf843b0;  alias, 1 drivers
v0x55fb2c69c450_0 .net "cout", 0 0, L_0x55fb2cf83f40;  alias, 1 drivers
S_0x55fb2cbf0fc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf84000 .functor XOR 1, L_0x55fb2cf83e30, L_0x55fb2cf844e0, C4<0>, C4<0>;
L_0x55fb2cf84150 .functor AND 1, L_0x55fb2cf83e30, L_0x55fb2cf844e0, C4<1>, C4<1>;
v0x55fb2c718f60_0 .net "S", 0 0, L_0x55fb2cf84000;  alias, 1 drivers
v0x55fb2c719000_0 .net "a", 0 0, L_0x55fb2cf83e30;  alias, 1 drivers
v0x55fb2c6224a0_0 .net "b", 0 0, L_0x55fb2cf844e0;  alias, 1 drivers
v0x55fb2c622570_0 .net "cout", 0 0, L_0x55fb2cf84150;  alias, 1 drivers
S_0x55fb2cbf1150 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cbef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c89d640 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d248 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf85340 .functor XOR 3, L_0x7fd0c513d248, RS_0x7fd0c51e3748, C4<000>, C4<000>;
v0x55fb2cbf2b40_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d248;  1 drivers
v0x55fb2cbf2be0_0 .net8 "a", 2 0, RS_0x7fd0c51e3748;  alias, 2 drivers
v0x55fb2cbf2c80_0 .net "a_or_s", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2cbf2d20_0 .net8 "b", 2 0, RS_0x7fd0c51e3748;  alias, 2 drivers
v0x55fb2cbf2dc0_0 .net "cout", 0 0, L_0x55fb2cf86ae0;  alias, 1 drivers
v0x55fb2cbf2e60_0 .net "input_b", 2 0, L_0x55fb2cf85340;  1 drivers
v0x55fb2cbf2f00_0 .net "out", 2 0, L_0x55fb2cf86950;  alias, 1 drivers
S_0x55fb2cbf12e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbf1150;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8928f0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cbf2780_0 .net "S", 2 0, L_0x55fb2cf86950;  alias, 1 drivers
v0x55fb2cbf2820_0 .net8 "a", 2 0, RS_0x7fd0c51e3748;  alias, 2 drivers
v0x55fb2cbf28c0_0 .net "b", 2 0, L_0x55fb2cf85340;  alias, 1 drivers
v0x55fb2cbf2960_0 .net "carin", 2 0, L_0x55fb2cf869f0;  1 drivers
v0x55fb2cbf2a00_0 .net "cin", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2cbf2aa0_0 .net "cout", 0 0, L_0x55fb2cf86ae0;  alias, 1 drivers
L_0x55fb2cf85800 .part RS_0x7fd0c51e3748, 1, 1;
L_0x55fb2cf85930 .part L_0x55fb2cf85340, 1, 1;
L_0x55fb2cf85a60 .part L_0x55fb2cf869f0, 0, 1;
L_0x55fb2cf85ef0 .part RS_0x7fd0c51e3748, 2, 1;
L_0x55fb2cf86130 .part L_0x55fb2cf85340, 2, 1;
L_0x55fb2cf86260 .part L_0x55fb2cf869f0, 1, 1;
L_0x55fb2cf866a0 .part RS_0x7fd0c51e3748, 0, 1;
L_0x55fb2cf867d0 .part L_0x55fb2cf85340, 0, 1;
L_0x55fb2cf86950 .concat8 [ 1 1 1 0], L_0x55fb2cf86470, L_0x55fb2cf85580, L_0x55fb2cf85c70;
L_0x55fb2cf869f0 .concat8 [ 1 1 1 0], L_0x55fb2cf86630, L_0x55fb2cf85790, L_0x55fb2cf85e80;
L_0x55fb2cf86ae0 .part L_0x55fb2cf869f0, 2, 1;
S_0x55fb2cbf1470 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbf12e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf86630 .functor OR 1, L_0x55fb2cf86400, L_0x55fb2cf865c0, C4<0>, C4<0>;
v0x55fb2c265fe0_0 .net "S", 0 0, L_0x55fb2cf86470;  1 drivers
v0x55fb2c2660a0_0 .net "a", 0 0, L_0x55fb2cf866a0;  1 drivers
v0x55fb2c23e130_0 .net "b", 0 0, L_0x55fb2cf867d0;  1 drivers
v0x55fb2c2bac70_0 .net "c_1", 0 0, L_0x55fb2cf86400;  1 drivers
v0x55fb2c2bad40_0 .net "c_2", 0 0, L_0x55fb2cf865c0;  1 drivers
v0x55fb2c48c1d0_0 .net "cin", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2c48c270_0 .net "cout", 0 0, L_0x55fb2cf86630;  1 drivers
v0x55fb2cab6020_0 .net "h_1_out", 0 0, L_0x55fb2cf86390;  1 drivers
S_0x55fb2cbf1600 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf86390 .functor XOR 1, L_0x55fb2cf866a0, L_0x55fb2cf867d0, C4<0>, C4<0>;
L_0x55fb2cf86400 .functor AND 1, L_0x55fb2cf866a0, L_0x55fb2cf867d0, C4<1>, C4<1>;
v0x55fb2c326250_0 .net "S", 0 0, L_0x55fb2cf86390;  alias, 1 drivers
v0x55fb2c3262f0_0 .net "a", 0 0, L_0x55fb2cf866a0;  alias, 1 drivers
v0x55fb2c2fe2f0_0 .net "b", 0 0, L_0x55fb2cf867d0;  alias, 1 drivers
v0x55fb2c2fe3c0_0 .net "cout", 0 0, L_0x55fb2cf86400;  alias, 1 drivers
S_0x55fb2cbf1790 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf86470 .functor XOR 1, L_0x55fb2cf86390, L_0x7fd0c5138c88, C4<0>, C4<0>;
L_0x55fb2cf865c0 .functor AND 1, L_0x55fb2cf86390, L_0x7fd0c5138c88, C4<1>, C4<1>;
v0x55fb2c37aee0_0 .net "S", 0 0, L_0x55fb2cf86470;  alias, 1 drivers
v0x55fb2c37af80_0 .net "a", 0 0, L_0x55fb2cf86390;  alias, 1 drivers
v0x55fb2c29a360_0 .net "b", 0 0, L_0x7fd0c5138c88;  alias, 1 drivers
v0x55fb2c29a400_0 .net "cout", 0 0, L_0x55fb2cf865c0;  alias, 1 drivers
S_0x55fb2cbf1920 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbf12e0;
 .timescale 0 0;
P_0x55fb2caa5270 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbf1ab0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbf1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf85790 .functor OR 1, L_0x55fb2cf854c0, L_0x55fb2cf856d0, C4<0>, C4<0>;
v0x55fb2c788ca0_0 .net "S", 0 0, L_0x55fb2cf85580;  1 drivers
v0x55fb2c788d60_0 .net "a", 0 0, L_0x55fb2cf85800;  1 drivers
v0x55fb2c4c8730_0 .net "b", 0 0, L_0x55fb2cf85930;  1 drivers
v0x55fb2c4c0de0_0 .net "c_1", 0 0, L_0x55fb2cf854c0;  1 drivers
v0x55fb2c4c0eb0_0 .net "c_2", 0 0, L_0x55fb2cf856d0;  1 drivers
v0x55fb2cb37610_0 .net "cin", 0 0, L_0x55fb2cf85a60;  1 drivers
v0x55fb2cb376b0_0 .net "cout", 0 0, L_0x55fb2cf85790;  1 drivers
v0x55fb2c7a4c10_0 .net "h_1_out", 0 0, L_0x55fb2cf853b0;  1 drivers
S_0x55fb2cbf1c40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf1ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf853b0 .functor XOR 1, L_0x55fb2cf85800, L_0x55fb2cf85930, C4<0>, C4<0>;
L_0x55fb2cf854c0 .functor AND 1, L_0x55fb2cf85800, L_0x55fb2cf85930, C4<1>, C4<1>;
v0x55fb2cb1e400_0 .net "S", 0 0, L_0x55fb2cf853b0;  alias, 1 drivers
v0x55fb2cb1e4c0_0 .net "a", 0 0, L_0x55fb2cf85800;  alias, 1 drivers
v0x55fb2ca81ab0_0 .net "b", 0 0, L_0x55fb2cf85930;  alias, 1 drivers
v0x55fb2ca81b80_0 .net "cout", 0 0, L_0x55fb2cf854c0;  alias, 1 drivers
S_0x55fb2cbf1dd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf1ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf85580 .functor XOR 1, L_0x55fb2cf853b0, L_0x55fb2cf85a60, C4<0>, C4<0>;
L_0x55fb2cf856d0 .functor AND 1, L_0x55fb2cf853b0, L_0x55fb2cf85a60, C4<1>, C4<1>;
v0x55fb2ca7a160_0 .net "S", 0 0, L_0x55fb2cf85580;  alias, 1 drivers
v0x55fb2ca7a200_0 .net "a", 0 0, L_0x55fb2cf853b0;  alias, 1 drivers
v0x55fb2c7905f0_0 .net "b", 0 0, L_0x55fb2cf85a60;  alias, 1 drivers
v0x55fb2c790690_0 .net "cout", 0 0, L_0x55fb2cf856d0;  alias, 1 drivers
S_0x55fb2cbf1f60 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbf12e0;
 .timescale 0 0;
P_0x55fb2c97f9e0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbf20f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbf1f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf85e80 .functor OR 1, L_0x55fb2cf85c00, L_0x55fb2cf85dc0, C4<0>, C4<0>;
v0x55fb2c44db20_0 .net "S", 0 0, L_0x55fb2cf85c70;  1 drivers
v0x55fb2c44dbe0_0 .net "a", 0 0, L_0x55fb2cf85ef0;  1 drivers
v0x55fb2c306cf0_0 .net "b", 0 0, L_0x55fb2cf86130;  1 drivers
v0x55fb2cb42980_0 .net "c_1", 0 0, L_0x55fb2cf85c00;  1 drivers
v0x55fb2cb42a50_0 .net "c_2", 0 0, L_0x55fb2cf85dc0;  1 drivers
v0x55fb2cbf25a0_0 .net "cin", 0 0, L_0x55fb2cf86260;  1 drivers
v0x55fb2cbf2640_0 .net "cout", 0 0, L_0x55fb2cf85e80;  1 drivers
v0x55fb2cbf26e0_0 .net "h_1_out", 0 0, L_0x55fb2cf85b90;  1 drivers
S_0x55fb2cbf2280 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf85b90 .functor XOR 1, L_0x55fb2cf85ef0, L_0x55fb2cf86130, C4<0>, C4<0>;
L_0x55fb2cf85c00 .functor AND 1, L_0x55fb2cf85ef0, L_0x55fb2cf86130, C4<1>, C4<1>;
v0x55fb2cabdeb0_0 .net "S", 0 0, L_0x55fb2cf85b90;  alias, 1 drivers
v0x55fb2cabdf50_0 .net "a", 0 0, L_0x55fb2cf85ef0;  alias, 1 drivers
v0x55fb2caaa450_0 .net "b", 0 0, L_0x55fb2cf86130;  alias, 1 drivers
v0x55fb2caaa520_0 .net "cout", 0 0, L_0x55fb2cf85c00;  alias, 1 drivers
S_0x55fb2cbf2410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf20f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf85c70 .functor XOR 1, L_0x55fb2cf85b90, L_0x55fb2cf86260, C4<0>, C4<0>;
L_0x55fb2cf85dc0 .functor AND 1, L_0x55fb2cf85b90, L_0x55fb2cf86260, C4<1>, C4<1>;
v0x55fb2cb04b00_0 .net "S", 0 0, L_0x55fb2cf85c70;  alias, 1 drivers
v0x55fb2cb04ba0_0 .net "a", 0 0, L_0x55fb2cf85b90;  alias, 1 drivers
v0x55fb2c8c0070_0 .net "b", 0 0, L_0x55fb2cf86260;  alias, 1 drivers
v0x55fb2c8c0140_0 .net "cout", 0 0, L_0x55fb2cf85dc0;  alias, 1 drivers
S_0x55fb2cbf2fa0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cbef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca5a4c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf81db0 .functor XOR 1, L_0x7fd0c5138c40, L_0x55fb2cf81580, C4<0>, C4<0>;
v0x55fb2cbf4530_0 .net "a", 0 0, L_0x55fb2cf814e0;  alias, 1 drivers
v0x55fb2cbf45d0_0 .net "a_or_s", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf4670_0 .net "b", 0 0, L_0x55fb2cf81580;  alias, 1 drivers
v0x55fb2cbf4710_0 .net "cout", 0 0, L_0x55fb2cf82280;  alias, 1 drivers
v0x55fb2cbf47b0_0 .net "input_b", 0 0, L_0x55fb2cf81db0;  1 drivers
v0x55fb2cbf4850_0 .net "out", 0 0, L_0x55fb2cf82130;  alias, 1 drivers
S_0x55fb2cbf3130 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbf2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6fede0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf82280 .functor BUFZ 1, L_0x55fb2cf82210, C4<0>, C4<0>, C4<0>;
v0x55fb2cbf4170_0 .net "S", 0 0, L_0x55fb2cf82130;  alias, 1 drivers
v0x55fb2cbf4210_0 .net "a", 0 0, L_0x55fb2cf814e0;  alias, 1 drivers
v0x55fb2cbf42b0_0 .net "b", 0 0, L_0x55fb2cf81db0;  alias, 1 drivers
v0x55fb2cbf4350_0 .net "carin", 0 0, L_0x55fb2cf82210;  1 drivers
v0x55fb2cbf43f0_0 .net "cin", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf4490_0 .net "cout", 0 0, L_0x55fb2cf82280;  alias, 1 drivers
S_0x55fb2cbf32c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbf3130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf82210 .functor OR 1, L_0x55fb2cf81fb0, L_0x55fb2cf821a0, C4<0>, C4<0>;
v0x55fb2cbf3c70_0 .net "S", 0 0, L_0x55fb2cf82130;  alias, 1 drivers
v0x55fb2cbf3d10_0 .net "a", 0 0, L_0x55fb2cf814e0;  alias, 1 drivers
v0x55fb2cbf3db0_0 .net "b", 0 0, L_0x55fb2cf81db0;  alias, 1 drivers
v0x55fb2cbf3e50_0 .net "c_1", 0 0, L_0x55fb2cf81fb0;  1 drivers
v0x55fb2cbf3ef0_0 .net "c_2", 0 0, L_0x55fb2cf821a0;  1 drivers
v0x55fb2cbf3f90_0 .net "cin", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf4030_0 .net "cout", 0 0, L_0x55fb2cf82210;  alias, 1 drivers
v0x55fb2cbf40d0_0 .net "h_1_out", 0 0, L_0x55fb2cf81f40;  1 drivers
S_0x55fb2cbf3450 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf81f40 .functor XOR 1, L_0x55fb2cf814e0, L_0x55fb2cf81db0, C4<0>, C4<0>;
L_0x55fb2cf81fb0 .functor AND 1, L_0x55fb2cf814e0, L_0x55fb2cf81db0, C4<1>, C4<1>;
v0x55fb2cbf35e0_0 .net "S", 0 0, L_0x55fb2cf81f40;  alias, 1 drivers
v0x55fb2cbf3680_0 .net "a", 0 0, L_0x55fb2cf814e0;  alias, 1 drivers
v0x55fb2cbf3720_0 .net "b", 0 0, L_0x55fb2cf81db0;  alias, 1 drivers
v0x55fb2cbf37c0_0 .net "cout", 0 0, L_0x55fb2cf81fb0;  alias, 1 drivers
S_0x55fb2cbf3860 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf82130 .functor XOR 1, L_0x55fb2cf81f40, L_0x7fd0c5138c40, C4<0>, C4<0>;
L_0x55fb2cf821a0 .functor AND 1, L_0x55fb2cf81f40, L_0x7fd0c5138c40, C4<1>, C4<1>;
v0x55fb2cbf39f0_0 .net "S", 0 0, L_0x55fb2cf82130;  alias, 1 drivers
v0x55fb2cbf3a90_0 .net "a", 0 0, L_0x55fb2cf81f40;  alias, 1 drivers
v0x55fb2cbf3b30_0 .net "b", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf3bd0_0 .net "cout", 0 0, L_0x55fb2cf821a0;  alias, 1 drivers
S_0x55fb2cbf48f0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cbef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c72ff10 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf822f0 .functor XOR 1, L_0x7fd0c5138c40, L_0x55fb2cf81860, C4<0>, C4<0>;
v0x55fb2cbf5e80_0 .net "a", 0 0, L_0x55fb2cf817c0;  alias, 1 drivers
v0x55fb2cbf5f20_0 .net "a_or_s", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf5fc0_0 .net "b", 0 0, L_0x55fb2cf81860;  alias, 1 drivers
v0x55fb2cbf6060_0 .net "cout", 0 0, L_0x55fb2cf827c0;  alias, 1 drivers
v0x55fb2cbf6100_0 .net "input_b", 0 0, L_0x55fb2cf822f0;  1 drivers
v0x55fb2cbf61a0_0 .net "out", 0 0, L_0x55fb2cf82670;  alias, 1 drivers
S_0x55fb2cbf4a80 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbf48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c729440 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf827c0 .functor BUFZ 1, L_0x55fb2cf82750, C4<0>, C4<0>, C4<0>;
v0x55fb2cbf5ac0_0 .net "S", 0 0, L_0x55fb2cf82670;  alias, 1 drivers
v0x55fb2cbf5b60_0 .net "a", 0 0, L_0x55fb2cf817c0;  alias, 1 drivers
v0x55fb2cbf5c00_0 .net "b", 0 0, L_0x55fb2cf822f0;  alias, 1 drivers
v0x55fb2cbf5ca0_0 .net "carin", 0 0, L_0x55fb2cf82750;  1 drivers
v0x55fb2cbf5d40_0 .net "cin", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf5de0_0 .net "cout", 0 0, L_0x55fb2cf827c0;  alias, 1 drivers
S_0x55fb2cbf4c10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbf4a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf82750 .functor OR 1, L_0x55fb2cf824f0, L_0x55fb2cf826e0, C4<0>, C4<0>;
v0x55fb2cbf55c0_0 .net "S", 0 0, L_0x55fb2cf82670;  alias, 1 drivers
v0x55fb2cbf5660_0 .net "a", 0 0, L_0x55fb2cf817c0;  alias, 1 drivers
v0x55fb2cbf5700_0 .net "b", 0 0, L_0x55fb2cf822f0;  alias, 1 drivers
v0x55fb2cbf57a0_0 .net "c_1", 0 0, L_0x55fb2cf824f0;  1 drivers
v0x55fb2cbf5840_0 .net "c_2", 0 0, L_0x55fb2cf826e0;  1 drivers
v0x55fb2cbf58e0_0 .net "cin", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf5980_0 .net "cout", 0 0, L_0x55fb2cf82750;  alias, 1 drivers
v0x55fb2cbf5a20_0 .net "h_1_out", 0 0, L_0x55fb2cf82480;  1 drivers
S_0x55fb2cbf4da0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf82480 .functor XOR 1, L_0x55fb2cf817c0, L_0x55fb2cf822f0, C4<0>, C4<0>;
L_0x55fb2cf824f0 .functor AND 1, L_0x55fb2cf817c0, L_0x55fb2cf822f0, C4<1>, C4<1>;
v0x55fb2cbf4f30_0 .net "S", 0 0, L_0x55fb2cf82480;  alias, 1 drivers
v0x55fb2cbf4fd0_0 .net "a", 0 0, L_0x55fb2cf817c0;  alias, 1 drivers
v0x55fb2cbf5070_0 .net "b", 0 0, L_0x55fb2cf822f0;  alias, 1 drivers
v0x55fb2cbf5110_0 .net "cout", 0 0, L_0x55fb2cf824f0;  alias, 1 drivers
S_0x55fb2cbf51b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf82670 .functor XOR 1, L_0x55fb2cf82480, L_0x7fd0c5138c40, C4<0>, C4<0>;
L_0x55fb2cf826e0 .functor AND 1, L_0x55fb2cf82480, L_0x7fd0c5138c40, C4<1>, C4<1>;
v0x55fb2cbf5340_0 .net "S", 0 0, L_0x55fb2cf82670;  alias, 1 drivers
v0x55fb2cbf53e0_0 .net "a", 0 0, L_0x55fb2cf82480;  alias, 1 drivers
v0x55fb2cbf5480_0 .net "b", 0 0, L_0x7fd0c5138c40;  alias, 1 drivers
v0x55fb2cbf5520_0 .net "cout", 0 0, L_0x55fb2cf826e0;  alias, 1 drivers
S_0x55fb2cbf6240 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cbef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c5d5fc0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cbfa340_0 .net "S", 3 0, L_0x55fb2cf88e60;  alias, 1 drivers
v0x55fb2cbfa3e0_0 .net8 "a", 3 0, RS_0x7fd0c51e5608;  alias, 2 drivers
v0x55fb2cbfa480_0 .net8 "b", 3 0, RS_0x7fd0c51e5638;  alias, 2 drivers
v0x55fb2cbfa520_0 .net "carin", 3 0, L_0x55fb2cf88f70;  1 drivers
v0x55fb2cbfa5c0_0 .net "cin", 0 0, L_0x55fb2cf86ae0;  alias, 1 drivers
v0x55fb2cbfa660_0 .net "cout", 0 0, L_0x55fb2cf890f0;  alias, 1 drivers
L_0x55fb2cf87360 .part RS_0x7fd0c51e5608, 1, 1;
L_0x55fb2cf87540 .part RS_0x7fd0c51e5638, 1, 1;
L_0x55fb2cf87700 .part L_0x55fb2cf88f70, 0, 1;
L_0x55fb2cf87bb0 .part RS_0x7fd0c51e5608, 2, 1;
L_0x55fb2cf87ce0 .part RS_0x7fd0c51e5638, 2, 1;
L_0x55fb2cf87e10 .part L_0x55fb2cf88f70, 1, 1;
L_0x55fb2cf883b0 .part RS_0x7fd0c51e5608, 3, 1;
L_0x55fb2cf884e0 .part RS_0x7fd0c51e5638, 3, 1;
L_0x55fb2cf88660 .part L_0x55fb2cf88f70, 2, 1;
L_0x55fb2cf88c90 .part RS_0x7fd0c51e5608, 0, 1;
L_0x55fb2cf88d30 .part RS_0x7fd0c51e5638, 0, 1;
L_0x55fb2cf88e60 .concat8 [ 1 1 1 1], L_0x55fb2cf888d0, L_0x55fb2cf87080, L_0x55fb2cf87950, L_0x55fb2cf880b0;
L_0x55fb2cf88f70 .concat8 [ 1 1 1 1], L_0x55fb2cf88c00, L_0x55fb2cf872d0, L_0x55fb2cf87b20, L_0x55fb2cf88320;
L_0x55fb2cf890f0 .part L_0x55fb2cf88f70, 3, 1;
S_0x55fb2cbf63d0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbf6240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf88c00 .functor OR 1, L_0x55fb2cf88840, L_0x55fb2cf88a60, C4<0>, C4<0>;
v0x55fb2cbf6d80_0 .net "S", 0 0, L_0x55fb2cf888d0;  1 drivers
v0x55fb2cbf6e20_0 .net "a", 0 0, L_0x55fb2cf88c90;  1 drivers
v0x55fb2cbf6ec0_0 .net "b", 0 0, L_0x55fb2cf88d30;  1 drivers
v0x55fb2cbf6f60_0 .net "c_1", 0 0, L_0x55fb2cf88840;  1 drivers
v0x55fb2cbf7000_0 .net "c_2", 0 0, L_0x55fb2cf88a60;  1 drivers
v0x55fb2cbf70a0_0 .net "cin", 0 0, L_0x55fb2cf86ae0;  alias, 1 drivers
v0x55fb2cbf7140_0 .net "cout", 0 0, L_0x55fb2cf88c00;  1 drivers
v0x55fb2cbf71e0_0 .net "h_1_out", 0 0, L_0x55fb2cf88790;  1 drivers
S_0x55fb2cbf6560 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf63d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf88790 .functor XOR 1, L_0x55fb2cf88c90, L_0x55fb2cf88d30, C4<0>, C4<0>;
L_0x55fb2cf88840 .functor AND 1, L_0x55fb2cf88c90, L_0x55fb2cf88d30, C4<1>, C4<1>;
v0x55fb2cbf66f0_0 .net "S", 0 0, L_0x55fb2cf88790;  alias, 1 drivers
v0x55fb2cbf6790_0 .net "a", 0 0, L_0x55fb2cf88c90;  alias, 1 drivers
v0x55fb2cbf6830_0 .net "b", 0 0, L_0x55fb2cf88d30;  alias, 1 drivers
v0x55fb2cbf68d0_0 .net "cout", 0 0, L_0x55fb2cf88840;  alias, 1 drivers
S_0x55fb2cbf6970 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf63d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf888d0 .functor XOR 1, L_0x55fb2cf88790, L_0x55fb2cf86ae0, C4<0>, C4<0>;
L_0x55fb2cf88a60 .functor AND 1, L_0x55fb2cf88790, L_0x55fb2cf86ae0, C4<1>, C4<1>;
v0x55fb2cbf6b00_0 .net "S", 0 0, L_0x55fb2cf888d0;  alias, 1 drivers
v0x55fb2cbf6ba0_0 .net "a", 0 0, L_0x55fb2cf88790;  alias, 1 drivers
v0x55fb2cbf6c40_0 .net "b", 0 0, L_0x55fb2cf86ae0;  alias, 1 drivers
v0x55fb2cbf6ce0_0 .net "cout", 0 0, L_0x55fb2cf88a60;  alias, 1 drivers
S_0x55fb2cbf7280 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbf6240;
 .timescale 0 0;
P_0x55fb2c6459d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbf7410 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbf7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf872d0 .functor OR 1, L_0x55fb2cf86fc0, L_0x55fb2cf871f0, C4<0>, C4<0>;
v0x55fb2cbf7dc0_0 .net "S", 0 0, L_0x55fb2cf87080;  1 drivers
v0x55fb2cbf7e60_0 .net "a", 0 0, L_0x55fb2cf87360;  1 drivers
v0x55fb2cbf7f00_0 .net "b", 0 0, L_0x55fb2cf87540;  1 drivers
v0x55fb2cbf7fa0_0 .net "c_1", 0 0, L_0x55fb2cf86fc0;  1 drivers
v0x55fb2cbf8040_0 .net "c_2", 0 0, L_0x55fb2cf871f0;  1 drivers
v0x55fb2cbf80e0_0 .net "cin", 0 0, L_0x55fb2cf87700;  1 drivers
v0x55fb2cbf8180_0 .net "cout", 0 0, L_0x55fb2cf872d0;  1 drivers
v0x55fb2cbf8220_0 .net "h_1_out", 0 0, L_0x55fb2cf86f50;  1 drivers
S_0x55fb2cbf75a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf86f50 .functor XOR 1, L_0x55fb2cf87360, L_0x55fb2cf87540, C4<0>, C4<0>;
L_0x55fb2cf86fc0 .functor AND 1, L_0x55fb2cf87360, L_0x55fb2cf87540, C4<1>, C4<1>;
v0x55fb2cbf7730_0 .net "S", 0 0, L_0x55fb2cf86f50;  alias, 1 drivers
v0x55fb2cbf77d0_0 .net "a", 0 0, L_0x55fb2cf87360;  alias, 1 drivers
v0x55fb2cbf7870_0 .net "b", 0 0, L_0x55fb2cf87540;  alias, 1 drivers
v0x55fb2cbf7910_0 .net "cout", 0 0, L_0x55fb2cf86fc0;  alias, 1 drivers
S_0x55fb2cbf79b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf87080 .functor XOR 1, L_0x55fb2cf86f50, L_0x55fb2cf87700, C4<0>, C4<0>;
L_0x55fb2cf871f0 .functor AND 1, L_0x55fb2cf86f50, L_0x55fb2cf87700, C4<1>, C4<1>;
v0x55fb2cbf7b40_0 .net "S", 0 0, L_0x55fb2cf87080;  alias, 1 drivers
v0x55fb2cbf7be0_0 .net "a", 0 0, L_0x55fb2cf86f50;  alias, 1 drivers
v0x55fb2cbf7c80_0 .net "b", 0 0, L_0x55fb2cf87700;  alias, 1 drivers
v0x55fb2cbf7d20_0 .net "cout", 0 0, L_0x55fb2cf871f0;  alias, 1 drivers
S_0x55fb2cbf82c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cbf6240;
 .timescale 0 0;
P_0x55fb2c52e260 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cbf8450 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbf82c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf87b20 .functor OR 1, L_0x55fb2cf878c0, L_0x55fb2cf87a90, C4<0>, C4<0>;
v0x55fb2cbf8e00_0 .net "S", 0 0, L_0x55fb2cf87950;  1 drivers
v0x55fb2cbf8ea0_0 .net "a", 0 0, L_0x55fb2cf87bb0;  1 drivers
v0x55fb2cbf8f40_0 .net "b", 0 0, L_0x55fb2cf87ce0;  1 drivers
v0x55fb2cbf8fe0_0 .net "c_1", 0 0, L_0x55fb2cf878c0;  1 drivers
v0x55fb2cbf9080_0 .net "c_2", 0 0, L_0x55fb2cf87a90;  1 drivers
v0x55fb2cbf9120_0 .net "cin", 0 0, L_0x55fb2cf87e10;  1 drivers
v0x55fb2cbf91c0_0 .net "cout", 0 0, L_0x55fb2cf87b20;  1 drivers
v0x55fb2cbf9260_0 .net "h_1_out", 0 0, L_0x55fb2cf87830;  1 drivers
S_0x55fb2cbf85e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf87830 .functor XOR 1, L_0x55fb2cf87bb0, L_0x55fb2cf87ce0, C4<0>, C4<0>;
L_0x55fb2cf878c0 .functor AND 1, L_0x55fb2cf87bb0, L_0x55fb2cf87ce0, C4<1>, C4<1>;
v0x55fb2cbf8770_0 .net "S", 0 0, L_0x55fb2cf87830;  alias, 1 drivers
v0x55fb2cbf8810_0 .net "a", 0 0, L_0x55fb2cf87bb0;  alias, 1 drivers
v0x55fb2cbf88b0_0 .net "b", 0 0, L_0x55fb2cf87ce0;  alias, 1 drivers
v0x55fb2cbf8950_0 .net "cout", 0 0, L_0x55fb2cf878c0;  alias, 1 drivers
S_0x55fb2cbf89f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf87950 .functor XOR 1, L_0x55fb2cf87830, L_0x55fb2cf87e10, C4<0>, C4<0>;
L_0x55fb2cf87a90 .functor AND 1, L_0x55fb2cf87830, L_0x55fb2cf87e10, C4<1>, C4<1>;
v0x55fb2cbf8b80_0 .net "S", 0 0, L_0x55fb2cf87950;  alias, 1 drivers
v0x55fb2cbf8c20_0 .net "a", 0 0, L_0x55fb2cf87830;  alias, 1 drivers
v0x55fb2cbf8cc0_0 .net "b", 0 0, L_0x55fb2cf87e10;  alias, 1 drivers
v0x55fb2cbf8d60_0 .net "cout", 0 0, L_0x55fb2cf87a90;  alias, 1 drivers
S_0x55fb2cbf9300 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cbf6240;
 .timescale 0 0;
P_0x55fb2c5a1440 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cbf9490 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbf9300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf88320 .functor OR 1, L_0x55fb2cf87fd0, L_0x55fb2cf88240, C4<0>, C4<0>;
v0x55fb2cbf9e40_0 .net "S", 0 0, L_0x55fb2cf880b0;  1 drivers
v0x55fb2cbf9ee0_0 .net "a", 0 0, L_0x55fb2cf883b0;  1 drivers
v0x55fb2cbf9f80_0 .net "b", 0 0, L_0x55fb2cf884e0;  1 drivers
v0x55fb2cbfa020_0 .net "c_1", 0 0, L_0x55fb2cf87fd0;  1 drivers
v0x55fb2cbfa0c0_0 .net "c_2", 0 0, L_0x55fb2cf88240;  1 drivers
v0x55fb2cbfa160_0 .net "cin", 0 0, L_0x55fb2cf88660;  1 drivers
v0x55fb2cbfa200_0 .net "cout", 0 0, L_0x55fb2cf88320;  1 drivers
v0x55fb2cbfa2a0_0 .net "h_1_out", 0 0, L_0x55fb2cf87f40;  1 drivers
S_0x55fb2cbf9620 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbf9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf87f40 .functor XOR 1, L_0x55fb2cf883b0, L_0x55fb2cf884e0, C4<0>, C4<0>;
L_0x55fb2cf87fd0 .functor AND 1, L_0x55fb2cf883b0, L_0x55fb2cf884e0, C4<1>, C4<1>;
v0x55fb2cbf97b0_0 .net "S", 0 0, L_0x55fb2cf87f40;  alias, 1 drivers
v0x55fb2cbf9850_0 .net "a", 0 0, L_0x55fb2cf883b0;  alias, 1 drivers
v0x55fb2cbf98f0_0 .net "b", 0 0, L_0x55fb2cf884e0;  alias, 1 drivers
v0x55fb2cbf9990_0 .net "cout", 0 0, L_0x55fb2cf87fd0;  alias, 1 drivers
S_0x55fb2cbf9a30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbf9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf880b0 .functor XOR 1, L_0x55fb2cf87f40, L_0x55fb2cf88660, C4<0>, C4<0>;
L_0x55fb2cf88240 .functor AND 1, L_0x55fb2cf87f40, L_0x55fb2cf88660, C4<1>, C4<1>;
v0x55fb2cbf9bc0_0 .net "S", 0 0, L_0x55fb2cf880b0;  alias, 1 drivers
v0x55fb2cbf9c60_0 .net "a", 0 0, L_0x55fb2cf87f40;  alias, 1 drivers
v0x55fb2cbf9d00_0 .net "b", 0 0, L_0x55fb2cf88660;  alias, 1 drivers
v0x55fb2cbf9da0_0 .net "cout", 0 0, L_0x55fb2cf88240;  alias, 1 drivers
S_0x55fb2cbfc3c0 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf88f00 .functor BUFZ 2, L_0x55fb2cf80b10, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf895e0 .functor BUFZ 2, L_0x55fb2cf812a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf89650 .functor AND 1, L_0x55fb2cf89280, L_0x55fb2cf894a0, C4<1>, C4<1>;
L_0x55fb2cf89800 .functor AND 1, L_0x55fb2cf891e0, L_0x55fb2cf89400, C4<1>, C4<1>;
L_0x55fb2cf8a790 .functor AND 1, L_0x55fb2cf89de0, L_0x55fb2cf8a4a0, C4<1>, C4<1>;
L_0x55fb2cf8bca0 .functor XOR 1, L_0x55fb2cf89fd0, L_0x55fb2cf8a6e0, C4<0>, C4<0>;
L_0x55fb2cf8d3e0 .functor BUFZ 2, L_0x55fb2cf896c0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf8d590 .functor BUFZ 2, L_0x55fb2cf8d010, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf8f370 .functor BUFZ 2, L_0x55fb2cf89870, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf8f510 .functor BUFZ 3, L_0x55fb2cf8f010, C4<000>, C4<000>, C4<000>;
v0x55fb2cc0cc20_0 .net "X", 1 0, L_0x55fb2cf80b10;  alias, 1 drivers
v0x55fb2cc0ccc0_0 .net "Xe", 0 0, L_0x55fb2cf89280;  1 drivers
v0x55fb2cc0cd60_0 .net "Xn", 0 0, L_0x55fb2cf891e0;  1 drivers
v0x55fb2cc0ce00_0 .net "Y", 1 0, L_0x55fb2cf812a0;  alias, 1 drivers
v0x55fb2cc0cea0_0 .net "Ye", 0 0, L_0x55fb2cf894a0;  1 drivers
v0x55fb2cc0cf40_0 .net "Yn", 0 0, L_0x55fb2cf89400;  1 drivers
v0x55fb2cc0cfe0_0 .net "Z", 3 0, o0x7fd0c523bfb8;  alias, 0 drivers
v0x55fb2cc0d080_0 .net *"_ivl_12", 0 0, L_0x55fb2cf89650;  1 drivers
L_0x7fd0c5138e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc0d120_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5138e80;  1 drivers
v0x55fb2cc0d1c0_0 .net *"_ivl_21", 0 0, L_0x55fb2cf89800;  1 drivers
L_0x7fd0c5138ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc0d260_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5138ec8;  1 drivers
v0x55fb2cc0d300_0 .net *"_ivl_34", 0 0, L_0x55fb2cf8a790;  1 drivers
L_0x7fd0c5138fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc0d3a0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5138fa0;  1 drivers
v0x55fb2cc0d440_0 .net *"_ivl_4", 1 0, L_0x55fb2cf88f00;  1 drivers
v0x55fb2cc0d4e0_0 .net *"_ivl_50", 1 0, L_0x55fb2cf8d3e0;  1 drivers
v0x55fb2cc0d580_0 .net *"_ivl_54", 1 0, L_0x55fb2cf8d590;  1 drivers
v0x55fb2cc0d620_0 .net *"_ivl_62", 1 0, L_0x55fb2cf8f370;  1 drivers
v0x55fb2cc0d7d0_0 .net *"_ivl_66", 2 0, L_0x55fb2cf8f510;  1 drivers
v0x55fb2cc0d870_0 .net *"_ivl_9", 1 0, L_0x55fb2cf895e0;  1 drivers
L_0x7fd0c5138f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc0d910_0 .net "add", 0 0, L_0x7fd0c5138f58;  1 drivers
L_0x7fd0c5139030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e7ca8 .resolv tri, L_0x7fd0c5139030, L_0x55fb2cf8d2f0;
v0x55fb2cc0dac0_0 .net8 "big_z0", 2 0, RS_0x7fd0c51e7ca8;  2 drivers
v0x55fb2cc0db60_0 .net "big_z0_z1", 2 0, L_0x55fb2cf8f010;  1 drivers
L_0x7fd0c5139078 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e9f58 .resolv tri, L_0x7fd0c5139078, L_0x55fb2cf8d4a0;
v0x55fb2cc0dc00_0 .net8 "big_z1", 2 0, RS_0x7fd0c51e9f58;  2 drivers
L_0x7fd0c5139108 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e9b98 .resolv tri, L_0x7fd0c5139108, L_0x55fb2cf8f470;
v0x55fb2cc0dca0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51e9b98;  2 drivers
L_0x7fd0c51390c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51e9b68 .resolv tri, L_0x7fd0c51390c0, L_0x55fb2cf8f2d0;
v0x55fb2cc0dd40_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51e9b68;  2 drivers
v0x55fb2cc0dde0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf8f1a0;  1 drivers
v0x55fb2cc0de80_0 .net "cout_z1", 0 0, L_0x55fb2cf8d170;  1 drivers
v0x55fb2cc0df20_0 .net "cout_z1_1", 0 0, L_0x55fb2cf8bbb0;  1 drivers
v0x55fb2cc0dfc0_0 .net "dummy_cout", 0 0, L_0x55fb2cf91830;  1 drivers
v0x55fb2cc0e060_0 .net "signX", 0 0, L_0x55fb2cf89fd0;  1 drivers
v0x55fb2cc0e100_0 .net "signY", 0 0, L_0x55fb2cf8a6e0;  1 drivers
v0x55fb2cc0e1a0_0 .net "sign_z3", 0 0, L_0x55fb2cf8bca0;  1 drivers
L_0x7fd0c5138f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc0e240_0 .net "sub", 0 0, L_0x7fd0c5138f10;  1 drivers
v0x55fb2cc0e4f0_0 .net "z", 3 0, L_0x55fb2cf915a0;  1 drivers
v0x55fb2cc0e590_0 .net "z0", 1 0, L_0x55fb2cf896c0;  1 drivers
v0x55fb2cc0e630_0 .net "z1", 1 0, L_0x55fb2cf8d010;  1 drivers
v0x55fb2cc0e6d0_0 .net "z1_1", 1 0, L_0x55fb2cf8ba50;  1 drivers
v0x55fb2cc0e770_0 .net "z2", 1 0, L_0x55fb2cf89870;  1 drivers
v0x55fb2cc0e810_0 .net "z3", 1 0, L_0x55fb2cf8a820;  1 drivers
v0x55fb2cc0e8b0_0 .net "z3_1", 0 0, L_0x55fb2cf89de0;  1 drivers
v0x55fb2cc0e950_0 .net "z3_2", 0 0, L_0x55fb2cf8a4a0;  1 drivers
L_0x55fb2cf891e0 .part L_0x55fb2cf88f00, 1, 1;
L_0x55fb2cf89280 .part L_0x55fb2cf88f00, 0, 1;
L_0x55fb2cf89400 .part L_0x55fb2cf895e0, 1, 1;
L_0x55fb2cf894a0 .part L_0x55fb2cf895e0, 0, 1;
L_0x55fb2cf896c0 .concat8 [ 1 1 0 0], L_0x55fb2cf89650, L_0x7fd0c5138e80;
L_0x55fb2cf89870 .concat8 [ 1 1 0 0], L_0x55fb2cf89800, L_0x7fd0c5138ec8;
L_0x55fb2cf8a820 .concat8 [ 1 1 0 0], L_0x55fb2cf8a790, L_0x7fd0c5138fa0;
L_0x55fb2cf8d2f0 .part/pv L_0x55fb2cf8d3e0, 0, 2, 3;
L_0x55fb2cf8d4a0 .part/pv L_0x55fb2cf8d590, 1, 2, 3;
L_0x55fb2cf8f2d0 .part/pv L_0x55fb2cf8f370, 2, 2, 4;
L_0x55fb2cf8f470 .part/pv L_0x55fb2cf8f510, 0, 3, 4;
S_0x55fb2cbfc550 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cbfc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c783ac0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf8a9b0 .functor XOR 2, L_0x7fd0c513d290, L_0x55fb2cf89870, C4<00>, C4<00>;
v0x55fb2cbfeb20_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d290;  1 drivers
v0x55fb2cbfebc0_0 .net "a", 1 0, L_0x55fb2cf896c0;  alias, 1 drivers
v0x55fb2cbfec60_0 .net "a_or_s", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cbfed00_0 .net "b", 1 0, L_0x55fb2cf89870;  alias, 1 drivers
v0x55fb2cbfeda0_0 .net "cout", 0 0, L_0x55fb2cf8bbb0;  alias, 1 drivers
v0x55fb2cbfee40_0 .net "input_b", 1 0, L_0x55fb2cf8a9b0;  1 drivers
v0x55fb2cbfeee0_0 .net "out", 1 0, L_0x55fb2cf8ba50;  alias, 1 drivers
S_0x55fb2cbfc6e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbfc550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c775a30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cbfe760_0 .net "S", 1 0, L_0x55fb2cf8ba50;  alias, 1 drivers
v0x55fb2cbfe800_0 .net "a", 1 0, L_0x55fb2cf896c0;  alias, 1 drivers
v0x55fb2cbfe8a0_0 .net "b", 1 0, L_0x55fb2cf8a9b0;  alias, 1 drivers
v0x55fb2cbfe940_0 .net "carin", 1 0, L_0x55fb2cf8baf0;  1 drivers
v0x55fb2cbfe9e0_0 .net "cin", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cbfea80_0 .net "cout", 0 0, L_0x55fb2cf8bbb0;  alias, 1 drivers
L_0x55fb2cf8afa0 .part L_0x55fb2cf896c0, 1, 1;
L_0x55fb2cf8b180 .part L_0x55fb2cf8a9b0, 1, 1;
L_0x55fb2cf8b2b0 .part L_0x55fb2cf8baf0, 0, 1;
L_0x55fb2cf8b760 .part L_0x55fb2cf896c0, 0, 1;
L_0x55fb2cf8b890 .part L_0x55fb2cf8a9b0, 0, 1;
L_0x55fb2cf8ba50 .concat8 [ 1 1 0 0], L_0x55fb2cf8b500, L_0x55fb2cf8aca0;
L_0x55fb2cf8baf0 .concat8 [ 1 1 0 0], L_0x55fb2cf8b6d0, L_0x55fb2cf8af10;
L_0x55fb2cf8bbb0 .part L_0x55fb2cf8baf0, 1, 1;
S_0x55fb2cbfc870 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbfc6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8b6d0 .functor OR 1, L_0x55fb2cf8b470, L_0x55fb2cf8b640, C4<0>, C4<0>;
v0x55fb2cbfd220_0 .net "S", 0 0, L_0x55fb2cf8b500;  1 drivers
v0x55fb2cbfd2c0_0 .net "a", 0 0, L_0x55fb2cf8b760;  1 drivers
v0x55fb2cbfd360_0 .net "b", 0 0, L_0x55fb2cf8b890;  1 drivers
v0x55fb2cbfd400_0 .net "c_1", 0 0, L_0x55fb2cf8b470;  1 drivers
v0x55fb2cbfd4a0_0 .net "c_2", 0 0, L_0x55fb2cf8b640;  1 drivers
v0x55fb2cbfd540_0 .net "cin", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cbfd5e0_0 .net "cout", 0 0, L_0x55fb2cf8b6d0;  1 drivers
v0x55fb2cbfd680_0 .net "h_1_out", 0 0, L_0x55fb2cf8b3e0;  1 drivers
S_0x55fb2cbfca00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbfc870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8b3e0 .functor XOR 1, L_0x55fb2cf8b760, L_0x55fb2cf8b890, C4<0>, C4<0>;
L_0x55fb2cf8b470 .functor AND 1, L_0x55fb2cf8b760, L_0x55fb2cf8b890, C4<1>, C4<1>;
v0x55fb2cbfcb90_0 .net "S", 0 0, L_0x55fb2cf8b3e0;  alias, 1 drivers
v0x55fb2cbfcc30_0 .net "a", 0 0, L_0x55fb2cf8b760;  alias, 1 drivers
v0x55fb2cbfccd0_0 .net "b", 0 0, L_0x55fb2cf8b890;  alias, 1 drivers
v0x55fb2cbfcd70_0 .net "cout", 0 0, L_0x55fb2cf8b470;  alias, 1 drivers
S_0x55fb2cbfce10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbfc870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8b500 .functor XOR 1, L_0x55fb2cf8b3e0, L_0x7fd0c5138f58, C4<0>, C4<0>;
L_0x55fb2cf8b640 .functor AND 1, L_0x55fb2cf8b3e0, L_0x7fd0c5138f58, C4<1>, C4<1>;
v0x55fb2cbfcfa0_0 .net "S", 0 0, L_0x55fb2cf8b500;  alias, 1 drivers
v0x55fb2cbfd040_0 .net "a", 0 0, L_0x55fb2cf8b3e0;  alias, 1 drivers
v0x55fb2cbfd0e0_0 .net "b", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cbfd180_0 .net "cout", 0 0, L_0x55fb2cf8b640;  alias, 1 drivers
S_0x55fb2cbfd720 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbfc6e0;
 .timescale 0 0;
P_0x55fb2c436f10 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cbfd8b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cbfd720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8af10 .functor OR 1, L_0x55fb2cf8abc0, L_0x55fb2cf8ae30, C4<0>, C4<0>;
v0x55fb2cbfe260_0 .net "S", 0 0, L_0x55fb2cf8aca0;  1 drivers
v0x55fb2cbfe300_0 .net "a", 0 0, L_0x55fb2cf8afa0;  1 drivers
v0x55fb2cbfe3a0_0 .net "b", 0 0, L_0x55fb2cf8b180;  1 drivers
v0x55fb2cbfe440_0 .net "c_1", 0 0, L_0x55fb2cf8abc0;  1 drivers
v0x55fb2cbfe4e0_0 .net "c_2", 0 0, L_0x55fb2cf8ae30;  1 drivers
v0x55fb2cbfe580_0 .net "cin", 0 0, L_0x55fb2cf8b2b0;  1 drivers
v0x55fb2cbfe620_0 .net "cout", 0 0, L_0x55fb2cf8af10;  1 drivers
v0x55fb2cbfe6c0_0 .net "h_1_out", 0 0, L_0x55fb2cf8aa70;  1 drivers
S_0x55fb2cbfda40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbfd8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8aa70 .functor XOR 1, L_0x55fb2cf8afa0, L_0x55fb2cf8b180, C4<0>, C4<0>;
L_0x55fb2cf8abc0 .functor AND 1, L_0x55fb2cf8afa0, L_0x55fb2cf8b180, C4<1>, C4<1>;
v0x55fb2cbfdbd0_0 .net "S", 0 0, L_0x55fb2cf8aa70;  alias, 1 drivers
v0x55fb2cbfdc70_0 .net "a", 0 0, L_0x55fb2cf8afa0;  alias, 1 drivers
v0x55fb2cbfdd10_0 .net "b", 0 0, L_0x55fb2cf8b180;  alias, 1 drivers
v0x55fb2cbfddb0_0 .net "cout", 0 0, L_0x55fb2cf8abc0;  alias, 1 drivers
S_0x55fb2cbfde50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbfd8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8aca0 .functor XOR 1, L_0x55fb2cf8aa70, L_0x55fb2cf8b2b0, C4<0>, C4<0>;
L_0x55fb2cf8ae30 .functor AND 1, L_0x55fb2cf8aa70, L_0x55fb2cf8b2b0, C4<1>, C4<1>;
v0x55fb2cbfdfe0_0 .net "S", 0 0, L_0x55fb2cf8aca0;  alias, 1 drivers
v0x55fb2cbfe080_0 .net "a", 0 0, L_0x55fb2cf8aa70;  alias, 1 drivers
v0x55fb2cbfe120_0 .net "b", 0 0, L_0x55fb2cf8b2b0;  alias, 1 drivers
v0x55fb2cbfe1c0_0 .net "cout", 0 0, L_0x55fb2cf8ae30;  alias, 1 drivers
S_0x55fb2cbfef80 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cbfc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c46d130 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf8bf10 .functor XOR 2, L_0x55fb2cf8be50, L_0x55fb2cf8a820, C4<00>, C4<00>;
v0x55fb2cc01550_0 .net *"_ivl_0", 1 0, L_0x55fb2cf8be50;  1 drivers
L_0x7fd0c5138fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc015f0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5138fe8;  1 drivers
v0x55fb2cc01690_0 .net "a", 1 0, L_0x55fb2cf8ba50;  alias, 1 drivers
v0x55fb2cc01730_0 .net "a_or_s", 0 0, L_0x55fb2cf8bca0;  alias, 1 drivers
v0x55fb2cc017d0_0 .net "b", 1 0, L_0x55fb2cf8a820;  alias, 1 drivers
v0x55fb2cc01870_0 .net "cout", 0 0, L_0x55fb2cf8d170;  alias, 1 drivers
v0x55fb2cc01910_0 .net "input_b", 1 0, L_0x55fb2cf8bf10;  1 drivers
v0x55fb2cc019b0_0 .net "out", 1 0, L_0x55fb2cf8d010;  alias, 1 drivers
L_0x55fb2cf8be50 .concat [ 1 1 0 0], L_0x55fb2cf8bca0, L_0x7fd0c5138fe8;
S_0x55fb2cbff110 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cbfef80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c45ed10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc01190_0 .net "S", 1 0, L_0x55fb2cf8d010;  alias, 1 drivers
v0x55fb2cc01230_0 .net "a", 1 0, L_0x55fb2cf8ba50;  alias, 1 drivers
v0x55fb2cc012d0_0 .net "b", 1 0, L_0x55fb2cf8bf10;  alias, 1 drivers
v0x55fb2cc01370_0 .net "carin", 1 0, L_0x55fb2cf8d0b0;  1 drivers
v0x55fb2cc01410_0 .net "cin", 0 0, L_0x55fb2cf8bca0;  alias, 1 drivers
v0x55fb2cc014b0_0 .net "cout", 0 0, L_0x55fb2cf8d170;  alias, 1 drivers
L_0x55fb2cf8c520 .part L_0x55fb2cf8ba50, 1, 1;
L_0x55fb2cf8c670 .part L_0x55fb2cf8bf10, 1, 1;
L_0x55fb2cf8c7a0 .part L_0x55fb2cf8d0b0, 0, 1;
L_0x55fb2cf8cdb0 .part L_0x55fb2cf8ba50, 0, 1;
L_0x55fb2cf8ce50 .part L_0x55fb2cf8bf10, 0, 1;
L_0x55fb2cf8d010 .concat8 [ 1 1 0 0], L_0x55fb2cf8c9f0, L_0x55fb2cf8c220;
L_0x55fb2cf8d0b0 .concat8 [ 1 1 0 0], L_0x55fb2cf8cd20, L_0x55fb2cf8c490;
L_0x55fb2cf8d170 .part L_0x55fb2cf8d0b0, 1, 1;
S_0x55fb2cbff2a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cbff110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8cd20 .functor OR 1, L_0x55fb2cf8c960, L_0x55fb2cf8cb80, C4<0>, C4<0>;
v0x55fb2cbffc50_0 .net "S", 0 0, L_0x55fb2cf8c9f0;  1 drivers
v0x55fb2cbffcf0_0 .net "a", 0 0, L_0x55fb2cf8cdb0;  1 drivers
v0x55fb2cbffd90_0 .net "b", 0 0, L_0x55fb2cf8ce50;  1 drivers
v0x55fb2cbffe30_0 .net "c_1", 0 0, L_0x55fb2cf8c960;  1 drivers
v0x55fb2cbffed0_0 .net "c_2", 0 0, L_0x55fb2cf8cb80;  1 drivers
v0x55fb2cbfff70_0 .net "cin", 0 0, L_0x55fb2cf8bca0;  alias, 1 drivers
v0x55fb2cc00010_0 .net "cout", 0 0, L_0x55fb2cf8cd20;  1 drivers
v0x55fb2cc000b0_0 .net "h_1_out", 0 0, L_0x55fb2cf8c8d0;  1 drivers
S_0x55fb2cbff430 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cbff2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8c8d0 .functor XOR 1, L_0x55fb2cf8cdb0, L_0x55fb2cf8ce50, C4<0>, C4<0>;
L_0x55fb2cf8c960 .functor AND 1, L_0x55fb2cf8cdb0, L_0x55fb2cf8ce50, C4<1>, C4<1>;
v0x55fb2cbff5c0_0 .net "S", 0 0, L_0x55fb2cf8c8d0;  alias, 1 drivers
v0x55fb2cbff660_0 .net "a", 0 0, L_0x55fb2cf8cdb0;  alias, 1 drivers
v0x55fb2cbff700_0 .net "b", 0 0, L_0x55fb2cf8ce50;  alias, 1 drivers
v0x55fb2cbff7a0_0 .net "cout", 0 0, L_0x55fb2cf8c960;  alias, 1 drivers
S_0x55fb2cbff840 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cbff2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8c9f0 .functor XOR 1, L_0x55fb2cf8c8d0, L_0x55fb2cf8bca0, C4<0>, C4<0>;
L_0x55fb2cf8cb80 .functor AND 1, L_0x55fb2cf8c8d0, L_0x55fb2cf8bca0, C4<1>, C4<1>;
v0x55fb2cbff9d0_0 .net "S", 0 0, L_0x55fb2cf8c9f0;  alias, 1 drivers
v0x55fb2cbffa70_0 .net "a", 0 0, L_0x55fb2cf8c8d0;  alias, 1 drivers
v0x55fb2cbffb10_0 .net "b", 0 0, L_0x55fb2cf8bca0;  alias, 1 drivers
v0x55fb2cbffbb0_0 .net "cout", 0 0, L_0x55fb2cf8cb80;  alias, 1 drivers
S_0x55fb2cc00150 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cbff110;
 .timescale 0 0;
P_0x55fb2c35a980 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc002e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc00150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8c490 .functor OR 1, L_0x55fb2cf8c140, L_0x55fb2cf8c3b0, C4<0>, C4<0>;
v0x55fb2cc00c90_0 .net "S", 0 0, L_0x55fb2cf8c220;  1 drivers
v0x55fb2cc00d30_0 .net "a", 0 0, L_0x55fb2cf8c520;  1 drivers
v0x55fb2cc00dd0_0 .net "b", 0 0, L_0x55fb2cf8c670;  1 drivers
v0x55fb2cc00e70_0 .net "c_1", 0 0, L_0x55fb2cf8c140;  1 drivers
v0x55fb2cc00f10_0 .net "c_2", 0 0, L_0x55fb2cf8c3b0;  1 drivers
v0x55fb2cc00fb0_0 .net "cin", 0 0, L_0x55fb2cf8c7a0;  1 drivers
v0x55fb2cc01050_0 .net "cout", 0 0, L_0x55fb2cf8c490;  1 drivers
v0x55fb2cc010f0_0 .net "h_1_out", 0 0, L_0x55fb2cf8bff0;  1 drivers
S_0x55fb2cc00470 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc002e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8bff0 .functor XOR 1, L_0x55fb2cf8c520, L_0x55fb2cf8c670, C4<0>, C4<0>;
L_0x55fb2cf8c140 .functor AND 1, L_0x55fb2cf8c520, L_0x55fb2cf8c670, C4<1>, C4<1>;
v0x55fb2cc00600_0 .net "S", 0 0, L_0x55fb2cf8bff0;  alias, 1 drivers
v0x55fb2cc006a0_0 .net "a", 0 0, L_0x55fb2cf8c520;  alias, 1 drivers
v0x55fb2cc00740_0 .net "b", 0 0, L_0x55fb2cf8c670;  alias, 1 drivers
v0x55fb2cc007e0_0 .net "cout", 0 0, L_0x55fb2cf8c140;  alias, 1 drivers
S_0x55fb2cc00880 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc002e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8c220 .functor XOR 1, L_0x55fb2cf8bff0, L_0x55fb2cf8c7a0, C4<0>, C4<0>;
L_0x55fb2cf8c3b0 .functor AND 1, L_0x55fb2cf8bff0, L_0x55fb2cf8c7a0, C4<1>, C4<1>;
v0x55fb2cc00a10_0 .net "S", 0 0, L_0x55fb2cf8c220;  alias, 1 drivers
v0x55fb2cc00ab0_0 .net "a", 0 0, L_0x55fb2cf8bff0;  alias, 1 drivers
v0x55fb2cc00b50_0 .net "b", 0 0, L_0x55fb2cf8c7a0;  alias, 1 drivers
v0x55fb2cc00bf0_0 .net "cout", 0 0, L_0x55fb2cf8c3b0;  alias, 1 drivers
S_0x55fb2cc01a50 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cbfc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3ae6f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d2d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf8d730 .functor XOR 3, L_0x7fd0c513d2d8, RS_0x7fd0c51e7ca8, C4<000>, C4<000>;
v0x55fb2cc05060_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d2d8;  1 drivers
v0x55fb2cc05100_0 .net8 "a", 2 0, RS_0x7fd0c51e7ca8;  alias, 2 drivers
v0x55fb2cc051a0_0 .net "a_or_s", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cc05240_0 .net8 "b", 2 0, RS_0x7fd0c51e7ca8;  alias, 2 drivers
v0x55fb2cc052e0_0 .net "cout", 0 0, L_0x55fb2cf8f1a0;  alias, 1 drivers
v0x55fb2cc05380_0 .net "input_b", 2 0, L_0x55fb2cf8d730;  1 drivers
v0x55fb2cc05420_0 .net "out", 2 0, L_0x55fb2cf8f010;  alias, 1 drivers
S_0x55fb2cc01be0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc01a50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3a1cc0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cc04ca0_0 .net "S", 2 0, L_0x55fb2cf8f010;  alias, 1 drivers
v0x55fb2cc04d40_0 .net8 "a", 2 0, RS_0x7fd0c51e7ca8;  alias, 2 drivers
v0x55fb2cc04de0_0 .net "b", 2 0, L_0x55fb2cf8d730;  alias, 1 drivers
v0x55fb2cc04e80_0 .net "carin", 2 0, L_0x55fb2cf8f0b0;  1 drivers
v0x55fb2cc04f20_0 .net "cin", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cc04fc0_0 .net "cout", 0 0, L_0x55fb2cf8f1a0;  alias, 1 drivers
L_0x55fb2cf8dcd0 .part RS_0x7fd0c51e7ca8, 1, 1;
L_0x55fb2cf8de20 .part L_0x55fb2cf8d730, 1, 1;
L_0x55fb2cf8df50 .part L_0x55fb2cf8f0b0, 0, 1;
L_0x55fb2cf8e4a0 .part RS_0x7fd0c51e7ca8, 2, 1;
L_0x55fb2cf8e6e0 .part L_0x55fb2cf8d730, 2, 1;
L_0x55fb2cf8e810 .part L_0x55fb2cf8f0b0, 1, 1;
L_0x55fb2cf8ed60 .part RS_0x7fd0c51e7ca8, 0, 1;
L_0x55fb2cf8ee90 .part L_0x55fb2cf8d730, 0, 1;
L_0x55fb2cf8f010 .concat8 [ 1 1 1 0], L_0x55fb2cf8ea60, L_0x55fb2cf8d9d0, L_0x55fb2cf8e1a0;
L_0x55fb2cf8f0b0 .concat8 [ 1 1 1 0], L_0x55fb2cf8ecd0, L_0x55fb2cf8dc40, L_0x55fb2cf8e410;
L_0x55fb2cf8f1a0 .part L_0x55fb2cf8f0b0, 2, 1;
S_0x55fb2cc01d70 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc01be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8ecd0 .functor OR 1, L_0x55fb2cf8e9d0, L_0x55fb2cf8ebf0, C4<0>, C4<0>;
v0x55fb2cc02720_0 .net "S", 0 0, L_0x55fb2cf8ea60;  1 drivers
v0x55fb2cc027c0_0 .net "a", 0 0, L_0x55fb2cf8ed60;  1 drivers
v0x55fb2cc02860_0 .net "b", 0 0, L_0x55fb2cf8ee90;  1 drivers
v0x55fb2cc02900_0 .net "c_1", 0 0, L_0x55fb2cf8e9d0;  1 drivers
v0x55fb2cc029a0_0 .net "c_2", 0 0, L_0x55fb2cf8ebf0;  1 drivers
v0x55fb2cc02a40_0 .net "cin", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cc02ae0_0 .net "cout", 0 0, L_0x55fb2cf8ecd0;  1 drivers
v0x55fb2cc02b80_0 .net "h_1_out", 0 0, L_0x55fb2cf8e940;  1 drivers
S_0x55fb2cc01f00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc01d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8e940 .functor XOR 1, L_0x55fb2cf8ed60, L_0x55fb2cf8ee90, C4<0>, C4<0>;
L_0x55fb2cf8e9d0 .functor AND 1, L_0x55fb2cf8ed60, L_0x55fb2cf8ee90, C4<1>, C4<1>;
v0x55fb2cc02090_0 .net "S", 0 0, L_0x55fb2cf8e940;  alias, 1 drivers
v0x55fb2cc02130_0 .net "a", 0 0, L_0x55fb2cf8ed60;  alias, 1 drivers
v0x55fb2cc021d0_0 .net "b", 0 0, L_0x55fb2cf8ee90;  alias, 1 drivers
v0x55fb2cc02270_0 .net "cout", 0 0, L_0x55fb2cf8e9d0;  alias, 1 drivers
S_0x55fb2cc02310 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc01d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8ea60 .functor XOR 1, L_0x55fb2cf8e940, L_0x7fd0c5138f58, C4<0>, C4<0>;
L_0x55fb2cf8ebf0 .functor AND 1, L_0x55fb2cf8e940, L_0x7fd0c5138f58, C4<1>, C4<1>;
v0x55fb2cc024a0_0 .net "S", 0 0, L_0x55fb2cf8ea60;  alias, 1 drivers
v0x55fb2cc02540_0 .net "a", 0 0, L_0x55fb2cf8e940;  alias, 1 drivers
v0x55fb2cc025e0_0 .net "b", 0 0, L_0x7fd0c5138f58;  alias, 1 drivers
v0x55fb2cc02680_0 .net "cout", 0 0, L_0x55fb2cf8ebf0;  alias, 1 drivers
S_0x55fb2cc02c20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc01be0;
 .timescale 0 0;
P_0x55fb2c2b0390 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc02db0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc02c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8dc40 .functor OR 1, L_0x55fb2cf8d8f0, L_0x55fb2cf8db60, C4<0>, C4<0>;
v0x55fb2cc03760_0 .net "S", 0 0, L_0x55fb2cf8d9d0;  1 drivers
v0x55fb2cc03800_0 .net "a", 0 0, L_0x55fb2cf8dcd0;  1 drivers
v0x55fb2cc038a0_0 .net "b", 0 0, L_0x55fb2cf8de20;  1 drivers
v0x55fb2cc03940_0 .net "c_1", 0 0, L_0x55fb2cf8d8f0;  1 drivers
v0x55fb2cc039e0_0 .net "c_2", 0 0, L_0x55fb2cf8db60;  1 drivers
v0x55fb2cc03a80_0 .net "cin", 0 0, L_0x55fb2cf8df50;  1 drivers
v0x55fb2cc03b20_0 .net "cout", 0 0, L_0x55fb2cf8dc40;  1 drivers
v0x55fb2cc03bc0_0 .net "h_1_out", 0 0, L_0x55fb2cf8d7a0;  1 drivers
S_0x55fb2cc02f40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc02db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8d7a0 .functor XOR 1, L_0x55fb2cf8dcd0, L_0x55fb2cf8de20, C4<0>, C4<0>;
L_0x55fb2cf8d8f0 .functor AND 1, L_0x55fb2cf8dcd0, L_0x55fb2cf8de20, C4<1>, C4<1>;
v0x55fb2cc030d0_0 .net "S", 0 0, L_0x55fb2cf8d7a0;  alias, 1 drivers
v0x55fb2cc03170_0 .net "a", 0 0, L_0x55fb2cf8dcd0;  alias, 1 drivers
v0x55fb2cc03210_0 .net "b", 0 0, L_0x55fb2cf8de20;  alias, 1 drivers
v0x55fb2cc032b0_0 .net "cout", 0 0, L_0x55fb2cf8d8f0;  alias, 1 drivers
S_0x55fb2cc03350 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc02db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8d9d0 .functor XOR 1, L_0x55fb2cf8d7a0, L_0x55fb2cf8df50, C4<0>, C4<0>;
L_0x55fb2cf8db60 .functor AND 1, L_0x55fb2cf8d7a0, L_0x55fb2cf8df50, C4<1>, C4<1>;
v0x55fb2cc034e0_0 .net "S", 0 0, L_0x55fb2cf8d9d0;  alias, 1 drivers
v0x55fb2cc03580_0 .net "a", 0 0, L_0x55fb2cf8d7a0;  alias, 1 drivers
v0x55fb2cc03620_0 .net "b", 0 0, L_0x55fb2cf8df50;  alias, 1 drivers
v0x55fb2cc036c0_0 .net "cout", 0 0, L_0x55fb2cf8db60;  alias, 1 drivers
S_0x55fb2cc03c60 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc01be0;
 .timescale 0 0;
P_0x55fb2c24df30 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc03df0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc03c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8e410 .functor OR 1, L_0x55fb2cf8e110, L_0x55fb2cf8e330, C4<0>, C4<0>;
v0x55fb2cc047a0_0 .net "S", 0 0, L_0x55fb2cf8e1a0;  1 drivers
v0x55fb2cc04840_0 .net "a", 0 0, L_0x55fb2cf8e4a0;  1 drivers
v0x55fb2cc048e0_0 .net "b", 0 0, L_0x55fb2cf8e6e0;  1 drivers
v0x55fb2cc04980_0 .net "c_1", 0 0, L_0x55fb2cf8e110;  1 drivers
v0x55fb2cc04a20_0 .net "c_2", 0 0, L_0x55fb2cf8e330;  1 drivers
v0x55fb2cc04ac0_0 .net "cin", 0 0, L_0x55fb2cf8e810;  1 drivers
v0x55fb2cc04b60_0 .net "cout", 0 0, L_0x55fb2cf8e410;  1 drivers
v0x55fb2cc04c00_0 .net "h_1_out", 0 0, L_0x55fb2cf8e080;  1 drivers
S_0x55fb2cc03f80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc03df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8e080 .functor XOR 1, L_0x55fb2cf8e4a0, L_0x55fb2cf8e6e0, C4<0>, C4<0>;
L_0x55fb2cf8e110 .functor AND 1, L_0x55fb2cf8e4a0, L_0x55fb2cf8e6e0, C4<1>, C4<1>;
v0x55fb2cc04110_0 .net "S", 0 0, L_0x55fb2cf8e080;  alias, 1 drivers
v0x55fb2cc041b0_0 .net "a", 0 0, L_0x55fb2cf8e4a0;  alias, 1 drivers
v0x55fb2cc04250_0 .net "b", 0 0, L_0x55fb2cf8e6e0;  alias, 1 drivers
v0x55fb2cc042f0_0 .net "cout", 0 0, L_0x55fb2cf8e110;  alias, 1 drivers
S_0x55fb2cc04390 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc03df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8e1a0 .functor XOR 1, L_0x55fb2cf8e080, L_0x55fb2cf8e810, C4<0>, C4<0>;
L_0x55fb2cf8e330 .functor AND 1, L_0x55fb2cf8e080, L_0x55fb2cf8e810, C4<1>, C4<1>;
v0x55fb2cc04520_0 .net "S", 0 0, L_0x55fb2cf8e1a0;  alias, 1 drivers
v0x55fb2cc045c0_0 .net "a", 0 0, L_0x55fb2cf8e080;  alias, 1 drivers
v0x55fb2cc04660_0 .net "b", 0 0, L_0x55fb2cf8e810;  alias, 1 drivers
v0x55fb2cc04700_0 .net "cout", 0 0, L_0x55fb2cf8e330;  alias, 1 drivers
S_0x55fb2cc054c0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cbfc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4ee760 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf89a00 .functor XOR 1, L_0x7fd0c5138f10, L_0x55fb2cf89280, C4<0>, C4<0>;
v0x55fb2cc06a50_0 .net "a", 0 0, L_0x55fb2cf891e0;  alias, 1 drivers
v0x55fb2cc06af0_0 .net "a_or_s", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc06b90_0 .net "b", 0 0, L_0x55fb2cf89280;  alias, 1 drivers
v0x55fb2cc06c30_0 .net "cout", 0 0, L_0x55fb2cf89fd0;  alias, 1 drivers
v0x55fb2cc06cd0_0 .net "input_b", 0 0, L_0x55fb2cf89a00;  1 drivers
v0x55fb2cc06d70_0 .net "out", 0 0, L_0x55fb2cf89de0;  alias, 1 drivers
S_0x55fb2cc05650 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc054c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c3c1580 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf89fd0 .functor BUFZ 1, L_0x55fb2cf89f20, C4<0>, C4<0>, C4<0>;
v0x55fb2cc06690_0 .net "S", 0 0, L_0x55fb2cf89de0;  alias, 1 drivers
v0x55fb2cc06730_0 .net "a", 0 0, L_0x55fb2cf891e0;  alias, 1 drivers
v0x55fb2cc067d0_0 .net "b", 0 0, L_0x55fb2cf89a00;  alias, 1 drivers
v0x55fb2cc06870_0 .net "carin", 0 0, L_0x55fb2cf89f20;  1 drivers
v0x55fb2cc06910_0 .net "cin", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc069b0_0 .net "cout", 0 0, L_0x55fb2cf89fd0;  alias, 1 drivers
S_0x55fb2cc057e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc05650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf89f20 .functor OR 1, L_0x55fb2cf89c40, L_0x55fb2cf89e90, C4<0>, C4<0>;
v0x55fb2cc06190_0 .net "S", 0 0, L_0x55fb2cf89de0;  alias, 1 drivers
v0x55fb2cc06230_0 .net "a", 0 0, L_0x55fb2cf891e0;  alias, 1 drivers
v0x55fb2cc062d0_0 .net "b", 0 0, L_0x55fb2cf89a00;  alias, 1 drivers
v0x55fb2cc06370_0 .net "c_1", 0 0, L_0x55fb2cf89c40;  1 drivers
v0x55fb2cc06410_0 .net "c_2", 0 0, L_0x55fb2cf89e90;  1 drivers
v0x55fb2cc064b0_0 .net "cin", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc06550_0 .net "cout", 0 0, L_0x55fb2cf89f20;  alias, 1 drivers
v0x55fb2cc065f0_0 .net "h_1_out", 0 0, L_0x55fb2cf89b90;  1 drivers
S_0x55fb2cc05970 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf89b90 .functor XOR 1, L_0x55fb2cf891e0, L_0x55fb2cf89a00, C4<0>, C4<0>;
L_0x55fb2cf89c40 .functor AND 1, L_0x55fb2cf891e0, L_0x55fb2cf89a00, C4<1>, C4<1>;
v0x55fb2cc05b00_0 .net "S", 0 0, L_0x55fb2cf89b90;  alias, 1 drivers
v0x55fb2cc05ba0_0 .net "a", 0 0, L_0x55fb2cf891e0;  alias, 1 drivers
v0x55fb2cc05c40_0 .net "b", 0 0, L_0x55fb2cf89a00;  alias, 1 drivers
v0x55fb2cc05ce0_0 .net "cout", 0 0, L_0x55fb2cf89c40;  alias, 1 drivers
S_0x55fb2cc05d80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf89de0 .functor XOR 1, L_0x55fb2cf89b90, L_0x7fd0c5138f10, C4<0>, C4<0>;
L_0x55fb2cf89e90 .functor AND 1, L_0x55fb2cf89b90, L_0x7fd0c5138f10, C4<1>, C4<1>;
v0x55fb2cc05f10_0 .net "S", 0 0, L_0x55fb2cf89de0;  alias, 1 drivers
v0x55fb2cc05fb0_0 .net "a", 0 0, L_0x55fb2cf89b90;  alias, 1 drivers
v0x55fb2cc06050_0 .net "b", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc060f0_0 .net "cout", 0 0, L_0x55fb2cf89e90;  alias, 1 drivers
S_0x55fb2cc06e10 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cbfc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c48edf0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf8a080 .functor XOR 1, L_0x7fd0c5138f10, L_0x55fb2cf894a0, C4<0>, C4<0>;
v0x55fb2cc083a0_0 .net "a", 0 0, L_0x55fb2cf89400;  alias, 1 drivers
v0x55fb2cc08440_0 .net "a_or_s", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc084e0_0 .net "b", 0 0, L_0x55fb2cf894a0;  alias, 1 drivers
v0x55fb2cc08580_0 .net "cout", 0 0, L_0x55fb2cf8a6e0;  alias, 1 drivers
v0x55fb2cc08620_0 .net "input_b", 0 0, L_0x55fb2cf8a080;  1 drivers
v0x55fb2cc086c0_0 .net "out", 0 0, L_0x55fb2cf8a4a0;  alias, 1 drivers
S_0x55fb2cc06fa0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc06e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb61910 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf8a6e0 .functor BUFZ 1, L_0x55fb2cf8a5e0, C4<0>, C4<0>, C4<0>;
v0x55fb2cc07fe0_0 .net "S", 0 0, L_0x55fb2cf8a4a0;  alias, 1 drivers
v0x55fb2cc08080_0 .net "a", 0 0, L_0x55fb2cf89400;  alias, 1 drivers
v0x55fb2cc08120_0 .net "b", 0 0, L_0x55fb2cf8a080;  alias, 1 drivers
v0x55fb2cc081c0_0 .net "carin", 0 0, L_0x55fb2cf8a5e0;  1 drivers
v0x55fb2cc08260_0 .net "cin", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc08300_0 .net "cout", 0 0, L_0x55fb2cf8a6e0;  alias, 1 drivers
S_0x55fb2cc07130 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc06fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8a5e0 .functor OR 1, L_0x55fb2cf8a300, L_0x55fb2cf8a550, C4<0>, C4<0>;
v0x55fb2cc07ae0_0 .net "S", 0 0, L_0x55fb2cf8a4a0;  alias, 1 drivers
v0x55fb2cc07b80_0 .net "a", 0 0, L_0x55fb2cf89400;  alias, 1 drivers
v0x55fb2cc07c20_0 .net "b", 0 0, L_0x55fb2cf8a080;  alias, 1 drivers
v0x55fb2cc07cc0_0 .net "c_1", 0 0, L_0x55fb2cf8a300;  1 drivers
v0x55fb2cc07d60_0 .net "c_2", 0 0, L_0x55fb2cf8a550;  1 drivers
v0x55fb2cc07e00_0 .net "cin", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc07ea0_0 .net "cout", 0 0, L_0x55fb2cf8a5e0;  alias, 1 drivers
v0x55fb2cc07f40_0 .net "h_1_out", 0 0, L_0x55fb2cf8a250;  1 drivers
S_0x55fb2cc072c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc07130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8a250 .functor XOR 1, L_0x55fb2cf89400, L_0x55fb2cf8a080, C4<0>, C4<0>;
L_0x55fb2cf8a300 .functor AND 1, L_0x55fb2cf89400, L_0x55fb2cf8a080, C4<1>, C4<1>;
v0x55fb2cc07450_0 .net "S", 0 0, L_0x55fb2cf8a250;  alias, 1 drivers
v0x55fb2cc074f0_0 .net "a", 0 0, L_0x55fb2cf89400;  alias, 1 drivers
v0x55fb2cc07590_0 .net "b", 0 0, L_0x55fb2cf8a080;  alias, 1 drivers
v0x55fb2cc07630_0 .net "cout", 0 0, L_0x55fb2cf8a300;  alias, 1 drivers
S_0x55fb2cc076d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc07130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8a4a0 .functor XOR 1, L_0x55fb2cf8a250, L_0x7fd0c5138f10, C4<0>, C4<0>;
L_0x55fb2cf8a550 .functor AND 1, L_0x55fb2cf8a250, L_0x7fd0c5138f10, C4<1>, C4<1>;
v0x55fb2cc07860_0 .net "S", 0 0, L_0x55fb2cf8a4a0;  alias, 1 drivers
v0x55fb2cc07900_0 .net "a", 0 0, L_0x55fb2cf8a250;  alias, 1 drivers
v0x55fb2cc079a0_0 .net "b", 0 0, L_0x7fd0c5138f10;  alias, 1 drivers
v0x55fb2cc07a40_0 .net "cout", 0 0, L_0x55fb2cf8a550;  alias, 1 drivers
S_0x55fb2cc08760 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cbfc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cb2ad30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc0c860_0 .net "S", 3 0, L_0x55fb2cf915a0;  alias, 1 drivers
v0x55fb2cc0c900_0 .net8 "a", 3 0, RS_0x7fd0c51e9b68;  alias, 2 drivers
v0x55fb2cc0c9a0_0 .net8 "b", 3 0, RS_0x7fd0c51e9b98;  alias, 2 drivers
v0x55fb2cc0ca40_0 .net "carin", 3 0, L_0x55fb2cf916b0;  1 drivers
v0x55fb2cc0cae0_0 .net "cin", 0 0, L_0x55fb2cf8f1a0;  alias, 1 drivers
v0x55fb2cc0cb80_0 .net "cout", 0 0, L_0x55fb2cf91830;  alias, 1 drivers
L_0x55fb2cf8faa0 .part RS_0x7fd0c51e9b68, 1, 1;
L_0x55fb2cf8fc80 .part RS_0x7fd0c51e9b98, 1, 1;
L_0x55fb2cf8fe40 .part L_0x55fb2cf916b0, 0, 1;
L_0x55fb2cf902f0 .part RS_0x7fd0c51e9b68, 2, 1;
L_0x55fb2cf90420 .part RS_0x7fd0c51e9b98, 2, 1;
L_0x55fb2cf90550 .part L_0x55fb2cf916b0, 1, 1;
L_0x55fb2cf90af0 .part RS_0x7fd0c51e9b68, 3, 1;
L_0x55fb2cf90c20 .part RS_0x7fd0c51e9b98, 3, 1;
L_0x55fb2cf90da0 .part L_0x55fb2cf916b0, 2, 1;
L_0x55fb2cf913d0 .part RS_0x7fd0c51e9b68, 0, 1;
L_0x55fb2cf91470 .part RS_0x7fd0c51e9b98, 0, 1;
L_0x55fb2cf915a0 .concat8 [ 1 1 1 1], L_0x55fb2cf91010, L_0x55fb2cf8f7a0, L_0x55fb2cf90090, L_0x55fb2cf907f0;
L_0x55fb2cf916b0 .concat8 [ 1 1 1 1], L_0x55fb2cf91340, L_0x55fb2cf8fa10, L_0x55fb2cf90260, L_0x55fb2cf90a60;
L_0x55fb2cf91830 .part L_0x55fb2cf916b0, 3, 1;
S_0x55fb2cc088f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc08760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf91340 .functor OR 1, L_0x55fb2cf90f80, L_0x55fb2cf911a0, C4<0>, C4<0>;
v0x55fb2cc092a0_0 .net "S", 0 0, L_0x55fb2cf91010;  1 drivers
v0x55fb2cc09340_0 .net "a", 0 0, L_0x55fb2cf913d0;  1 drivers
v0x55fb2cc093e0_0 .net "b", 0 0, L_0x55fb2cf91470;  1 drivers
v0x55fb2cc09480_0 .net "c_1", 0 0, L_0x55fb2cf90f80;  1 drivers
v0x55fb2cc09520_0 .net "c_2", 0 0, L_0x55fb2cf911a0;  1 drivers
v0x55fb2cc095c0_0 .net "cin", 0 0, L_0x55fb2cf8f1a0;  alias, 1 drivers
v0x55fb2cc09660_0 .net "cout", 0 0, L_0x55fb2cf91340;  1 drivers
v0x55fb2cc09700_0 .net "h_1_out", 0 0, L_0x55fb2cf90ed0;  1 drivers
S_0x55fb2cc08a80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc088f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf90ed0 .functor XOR 1, L_0x55fb2cf913d0, L_0x55fb2cf91470, C4<0>, C4<0>;
L_0x55fb2cf90f80 .functor AND 1, L_0x55fb2cf913d0, L_0x55fb2cf91470, C4<1>, C4<1>;
v0x55fb2cc08c10_0 .net "S", 0 0, L_0x55fb2cf90ed0;  alias, 1 drivers
v0x55fb2cc08cb0_0 .net "a", 0 0, L_0x55fb2cf913d0;  alias, 1 drivers
v0x55fb2cc08d50_0 .net "b", 0 0, L_0x55fb2cf91470;  alias, 1 drivers
v0x55fb2cc08df0_0 .net "cout", 0 0, L_0x55fb2cf90f80;  alias, 1 drivers
S_0x55fb2cc08e90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc088f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf91010 .functor XOR 1, L_0x55fb2cf90ed0, L_0x55fb2cf8f1a0, C4<0>, C4<0>;
L_0x55fb2cf911a0 .functor AND 1, L_0x55fb2cf90ed0, L_0x55fb2cf8f1a0, C4<1>, C4<1>;
v0x55fb2cc09020_0 .net "S", 0 0, L_0x55fb2cf91010;  alias, 1 drivers
v0x55fb2cc090c0_0 .net "a", 0 0, L_0x55fb2cf90ed0;  alias, 1 drivers
v0x55fb2cc09160_0 .net "b", 0 0, L_0x55fb2cf8f1a0;  alias, 1 drivers
v0x55fb2cc09200_0 .net "cout", 0 0, L_0x55fb2cf911a0;  alias, 1 drivers
S_0x55fb2cc097a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc08760;
 .timescale 0 0;
P_0x55fb2cae88f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc09930 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc097a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf8fa10 .functor OR 1, L_0x55fb2cf8f6c0, L_0x55fb2cf8f930, C4<0>, C4<0>;
v0x55fb2cc0a2e0_0 .net "S", 0 0, L_0x55fb2cf8f7a0;  1 drivers
v0x55fb2cc0a380_0 .net "a", 0 0, L_0x55fb2cf8faa0;  1 drivers
v0x55fb2cc0a420_0 .net "b", 0 0, L_0x55fb2cf8fc80;  1 drivers
v0x55fb2cc0a4c0_0 .net "c_1", 0 0, L_0x55fb2cf8f6c0;  1 drivers
v0x55fb2cc0a560_0 .net "c_2", 0 0, L_0x55fb2cf8f930;  1 drivers
v0x55fb2cc0a600_0 .net "cin", 0 0, L_0x55fb2cf8fe40;  1 drivers
v0x55fb2cc0a6a0_0 .net "cout", 0 0, L_0x55fb2cf8fa10;  1 drivers
v0x55fb2cc0a740_0 .net "h_1_out", 0 0, L_0x55fb2cf8f610;  1 drivers
S_0x55fb2cc09ac0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc09930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8f610 .functor XOR 1, L_0x55fb2cf8faa0, L_0x55fb2cf8fc80, C4<0>, C4<0>;
L_0x55fb2cf8f6c0 .functor AND 1, L_0x55fb2cf8faa0, L_0x55fb2cf8fc80, C4<1>, C4<1>;
v0x55fb2cc09c50_0 .net "S", 0 0, L_0x55fb2cf8f610;  alias, 1 drivers
v0x55fb2cc09cf0_0 .net "a", 0 0, L_0x55fb2cf8faa0;  alias, 1 drivers
v0x55fb2cc09d90_0 .net "b", 0 0, L_0x55fb2cf8fc80;  alias, 1 drivers
v0x55fb2cc09e30_0 .net "cout", 0 0, L_0x55fb2cf8f6c0;  alias, 1 drivers
S_0x55fb2cc09ed0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc09930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8f7a0 .functor XOR 1, L_0x55fb2cf8f610, L_0x55fb2cf8fe40, C4<0>, C4<0>;
L_0x55fb2cf8f930 .functor AND 1, L_0x55fb2cf8f610, L_0x55fb2cf8fe40, C4<1>, C4<1>;
v0x55fb2cc0a060_0 .net "S", 0 0, L_0x55fb2cf8f7a0;  alias, 1 drivers
v0x55fb2cc0a100_0 .net "a", 0 0, L_0x55fb2cf8f610;  alias, 1 drivers
v0x55fb2cc0a1a0_0 .net "b", 0 0, L_0x55fb2cf8fe40;  alias, 1 drivers
v0x55fb2cc0a240_0 .net "cout", 0 0, L_0x55fb2cf8f930;  alias, 1 drivers
S_0x55fb2cc0a7e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc08760;
 .timescale 0 0;
P_0x55fb2c536fc0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc0a970 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc0a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf90260 .functor OR 1, L_0x55fb2cf90000, L_0x55fb2cf901d0, C4<0>, C4<0>;
v0x55fb2cc0b320_0 .net "S", 0 0, L_0x55fb2cf90090;  1 drivers
v0x55fb2cc0b3c0_0 .net "a", 0 0, L_0x55fb2cf902f0;  1 drivers
v0x55fb2cc0b460_0 .net "b", 0 0, L_0x55fb2cf90420;  1 drivers
v0x55fb2cc0b500_0 .net "c_1", 0 0, L_0x55fb2cf90000;  1 drivers
v0x55fb2cc0b5a0_0 .net "c_2", 0 0, L_0x55fb2cf901d0;  1 drivers
v0x55fb2cc0b640_0 .net "cin", 0 0, L_0x55fb2cf90550;  1 drivers
v0x55fb2cc0b6e0_0 .net "cout", 0 0, L_0x55fb2cf90260;  1 drivers
v0x55fb2cc0b780_0 .net "h_1_out", 0 0, L_0x55fb2cf8ff70;  1 drivers
S_0x55fb2cc0ab00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc0a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf8ff70 .functor XOR 1, L_0x55fb2cf902f0, L_0x55fb2cf90420, C4<0>, C4<0>;
L_0x55fb2cf90000 .functor AND 1, L_0x55fb2cf902f0, L_0x55fb2cf90420, C4<1>, C4<1>;
v0x55fb2cc0ac90_0 .net "S", 0 0, L_0x55fb2cf8ff70;  alias, 1 drivers
v0x55fb2cc0ad30_0 .net "a", 0 0, L_0x55fb2cf902f0;  alias, 1 drivers
v0x55fb2cc0add0_0 .net "b", 0 0, L_0x55fb2cf90420;  alias, 1 drivers
v0x55fb2cc0ae70_0 .net "cout", 0 0, L_0x55fb2cf90000;  alias, 1 drivers
S_0x55fb2cc0af10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc0a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf90090 .functor XOR 1, L_0x55fb2cf8ff70, L_0x55fb2cf90550, C4<0>, C4<0>;
L_0x55fb2cf901d0 .functor AND 1, L_0x55fb2cf8ff70, L_0x55fb2cf90550, C4<1>, C4<1>;
v0x55fb2cc0b0a0_0 .net "S", 0 0, L_0x55fb2cf90090;  alias, 1 drivers
v0x55fb2cc0b140_0 .net "a", 0 0, L_0x55fb2cf8ff70;  alias, 1 drivers
v0x55fb2cc0b1e0_0 .net "b", 0 0, L_0x55fb2cf90550;  alias, 1 drivers
v0x55fb2cc0b280_0 .net "cout", 0 0, L_0x55fb2cf901d0;  alias, 1 drivers
S_0x55fb2cc0b820 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc08760;
 .timescale 0 0;
P_0x55fb2c8cfc80 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc0b9b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc0b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf90a60 .functor OR 1, L_0x55fb2cf90710, L_0x55fb2cf90980, C4<0>, C4<0>;
v0x55fb2cc0c360_0 .net "S", 0 0, L_0x55fb2cf907f0;  1 drivers
v0x55fb2cc0c400_0 .net "a", 0 0, L_0x55fb2cf90af0;  1 drivers
v0x55fb2cc0c4a0_0 .net "b", 0 0, L_0x55fb2cf90c20;  1 drivers
v0x55fb2cc0c540_0 .net "c_1", 0 0, L_0x55fb2cf90710;  1 drivers
v0x55fb2cc0c5e0_0 .net "c_2", 0 0, L_0x55fb2cf90980;  1 drivers
v0x55fb2cc0c680_0 .net "cin", 0 0, L_0x55fb2cf90da0;  1 drivers
v0x55fb2cc0c720_0 .net "cout", 0 0, L_0x55fb2cf90a60;  1 drivers
v0x55fb2cc0c7c0_0 .net "h_1_out", 0 0, L_0x55fb2cf90680;  1 drivers
S_0x55fb2cc0bb40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc0b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf90680 .functor XOR 1, L_0x55fb2cf90af0, L_0x55fb2cf90c20, C4<0>, C4<0>;
L_0x55fb2cf90710 .functor AND 1, L_0x55fb2cf90af0, L_0x55fb2cf90c20, C4<1>, C4<1>;
v0x55fb2cc0bcd0_0 .net "S", 0 0, L_0x55fb2cf90680;  alias, 1 drivers
v0x55fb2cc0bd70_0 .net "a", 0 0, L_0x55fb2cf90af0;  alias, 1 drivers
v0x55fb2cc0be10_0 .net "b", 0 0, L_0x55fb2cf90c20;  alias, 1 drivers
v0x55fb2cc0beb0_0 .net "cout", 0 0, L_0x55fb2cf90710;  alias, 1 drivers
S_0x55fb2cc0bf50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc0b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf907f0 .functor XOR 1, L_0x55fb2cf90680, L_0x55fb2cf90da0, C4<0>, C4<0>;
L_0x55fb2cf90980 .functor AND 1, L_0x55fb2cf90680, L_0x55fb2cf90da0, C4<1>, C4<1>;
v0x55fb2cc0c0e0_0 .net "S", 0 0, L_0x55fb2cf907f0;  alias, 1 drivers
v0x55fb2cc0c180_0 .net "a", 0 0, L_0x55fb2cf90680;  alias, 1 drivers
v0x55fb2cc0c220_0 .net "b", 0 0, L_0x55fb2cf90da0;  alias, 1 drivers
v0x55fb2cc0c2c0_0 .net "cout", 0 0, L_0x55fb2cf90980;  alias, 1 drivers
S_0x55fb2cc0e9f0 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2cbe47c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cf94220 .functor BUFZ 2, L_0x55fb2cf92a50, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf944b0 .functor BUFZ 2, L_0x55fb2cf93db0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf94520 .functor AND 1, L_0x55fb2cf94130, L_0x55fb2cf94370, C4<1>, C4<1>;
L_0x55fb2cf946d0 .functor AND 1, L_0x55fb2cf94090, L_0x55fb2cf942d0, C4<1>, C4<1>;
L_0x55fb2cf95610 .functor AND 1, L_0x55fb2cf94cb0, L_0x55fb2cf95370, C4<1>, C4<1>;
L_0x55fb2cf96b20 .functor XOR 1, L_0x55fb2cf94ea0, L_0x55fb2cf95560, C4<0>, C4<0>;
L_0x55fb2cf98280 .functor BUFZ 2, L_0x55fb2cf94590, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf98430 .functor BUFZ 2, L_0x55fb2cf97eb0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf9a210 .functor BUFZ 2, L_0x55fb2cf94740, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf9a3b0 .functor BUFZ 3, L_0x55fb2cf99eb0, C4<000>, C4<000>, C4<000>;
v0x55fb2cc1f250_0 .net "X", 1 0, L_0x55fb2cf92a50;  alias, 1 drivers
v0x55fb2cc1f2f0_0 .net "Xe", 0 0, L_0x55fb2cf94130;  1 drivers
v0x55fb2cc1f390_0 .net "Xn", 0 0, L_0x55fb2cf94090;  1 drivers
v0x55fb2cc1f430_0 .net "Y", 1 0, L_0x55fb2cf93db0;  alias, 1 drivers
v0x55fb2cc1f4d0_0 .net "Ye", 0 0, L_0x55fb2cf94370;  1 drivers
v0x55fb2cc1f570_0 .net "Yn", 0 0, L_0x55fb2cf942d0;  1 drivers
v0x55fb2cc1f610_0 .net "Z", 3 0, o0x7fd0c523d2a8;  alias, 0 drivers
v0x55fb2cc1f6b0_0 .net *"_ivl_12", 0 0, L_0x55fb2cf94520;  1 drivers
L_0x7fd0c51391e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc1f750_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c51391e0;  1 drivers
v0x55fb2cc1f7f0_0 .net *"_ivl_21", 0 0, L_0x55fb2cf946d0;  1 drivers
L_0x7fd0c5139228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc1f890_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5139228;  1 drivers
v0x55fb2cc1f930_0 .net *"_ivl_34", 0 0, L_0x55fb2cf95610;  1 drivers
L_0x7fd0c5139300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc1f9d0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5139300;  1 drivers
v0x55fb2cc1fa70_0 .net *"_ivl_4", 1 0, L_0x55fb2cf94220;  1 drivers
v0x55fb2cc1fb10_0 .net *"_ivl_50", 1 0, L_0x55fb2cf98280;  1 drivers
v0x55fb2cc1fbb0_0 .net *"_ivl_54", 1 0, L_0x55fb2cf98430;  1 drivers
v0x55fb2cc1fc50_0 .net *"_ivl_62", 1 0, L_0x55fb2cf9a210;  1 drivers
v0x55fb2cc1fe00_0 .net *"_ivl_66", 2 0, L_0x55fb2cf9a3b0;  1 drivers
v0x55fb2cc1fea0_0 .net *"_ivl_9", 1 0, L_0x55fb2cf944b0;  1 drivers
L_0x7fd0c51392b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc1ff40_0 .net "add", 0 0, L_0x7fd0c51392b8;  1 drivers
L_0x7fd0c5139390 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51ec208 .resolv tri, L_0x7fd0c5139390, L_0x55fb2cf98190;
v0x55fb2cc200f0_0 .net8 "big_z0", 2 0, RS_0x7fd0c51ec208;  2 drivers
v0x55fb2cc20190_0 .net "big_z0_z1", 2 0, L_0x55fb2cf99eb0;  1 drivers
L_0x7fd0c51393d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51ee4b8 .resolv tri, L_0x7fd0c51393d8, L_0x55fb2cf98340;
v0x55fb2cc20230_0 .net8 "big_z1", 2 0, RS_0x7fd0c51ee4b8;  2 drivers
L_0x7fd0c5139468 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51ee0f8 .resolv tri, L_0x7fd0c5139468, L_0x55fb2cf9a310;
v0x55fb2cc202d0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51ee0f8;  2 drivers
L_0x7fd0c5139420 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51ee0c8 .resolv tri, L_0x7fd0c5139420, L_0x55fb2cf9a170;
v0x55fb2cc20370_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51ee0c8;  2 drivers
v0x55fb2cc20410_0 .net "cout_z0_z1", 0 0, L_0x55fb2cf9a040;  1 drivers
v0x55fb2cc204b0_0 .net "cout_z1", 0 0, L_0x55fb2cf98010;  1 drivers
v0x55fb2cc20550_0 .net "cout_z1_1", 0 0, L_0x55fb2cf96a30;  1 drivers
v0x55fb2cc205f0_0 .net "dummy_cout", 0 0, L_0x55fb2cf9b2b0;  1 drivers
v0x55fb2cc20690_0 .net "signX", 0 0, L_0x55fb2cf94ea0;  1 drivers
v0x55fb2cc20730_0 .net "signY", 0 0, L_0x55fb2cf95560;  1 drivers
v0x55fb2cc207d0_0 .net "sign_z3", 0 0, L_0x55fb2cf96b20;  1 drivers
L_0x7fd0c5139270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc20870_0 .net "sub", 0 0, L_0x7fd0c5139270;  1 drivers
v0x55fb2cc20b20_0 .net "z", 3 0, L_0x55fb2cf9b170;  1 drivers
v0x55fb2cc20bc0_0 .net "z0", 1 0, L_0x55fb2cf94590;  1 drivers
v0x55fb2cc20c60_0 .net "z1", 1 0, L_0x55fb2cf97eb0;  1 drivers
v0x55fb2cc20d00_0 .net "z1_1", 1 0, L_0x55fb2cf968d0;  1 drivers
v0x55fb2cc20da0_0 .net "z2", 1 0, L_0x55fb2cf94740;  1 drivers
v0x55fb2cc20e40_0 .net "z3", 1 0, L_0x55fb2cf956a0;  1 drivers
v0x55fb2cc20ee0_0 .net "z3_1", 0 0, L_0x55fb2cf94cb0;  1 drivers
v0x55fb2cc20f80_0 .net "z3_2", 0 0, L_0x55fb2cf95370;  1 drivers
L_0x55fb2cf94090 .part L_0x55fb2cf94220, 1, 1;
L_0x55fb2cf94130 .part L_0x55fb2cf94220, 0, 1;
L_0x55fb2cf942d0 .part L_0x55fb2cf944b0, 1, 1;
L_0x55fb2cf94370 .part L_0x55fb2cf944b0, 0, 1;
L_0x55fb2cf94590 .concat8 [ 1 1 0 0], L_0x55fb2cf94520, L_0x7fd0c51391e0;
L_0x55fb2cf94740 .concat8 [ 1 1 0 0], L_0x55fb2cf946d0, L_0x7fd0c5139228;
L_0x55fb2cf956a0 .concat8 [ 1 1 0 0], L_0x55fb2cf95610, L_0x7fd0c5139300;
L_0x55fb2cf98190 .part/pv L_0x55fb2cf98280, 0, 2, 3;
L_0x55fb2cf98340 .part/pv L_0x55fb2cf98430, 1, 2, 3;
L_0x55fb2cf9a170 .part/pv L_0x55fb2cf9a210, 2, 2, 4;
L_0x55fb2cf9a310 .part/pv L_0x55fb2cf9a3b0, 0, 3, 4;
S_0x55fb2cc0eb80 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cc0e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c319400 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d3b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf95830 .functor XOR 2, L_0x7fd0c513d3b0, L_0x55fb2cf94740, C4<00>, C4<00>;
v0x55fb2cc11150_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d3b0;  1 drivers
v0x55fb2cc111f0_0 .net "a", 1 0, L_0x55fb2cf94590;  alias, 1 drivers
v0x55fb2cc11290_0 .net "a_or_s", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc11330_0 .net "b", 1 0, L_0x55fb2cf94740;  alias, 1 drivers
v0x55fb2cc113d0_0 .net "cout", 0 0, L_0x55fb2cf96a30;  alias, 1 drivers
v0x55fb2cc11470_0 .net "input_b", 1 0, L_0x55fb2cf95830;  1 drivers
v0x55fb2cc11510_0 .net "out", 1 0, L_0x55fb2cf968d0;  alias, 1 drivers
S_0x55fb2cc0ed10 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc0eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c689160 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc10d90_0 .net "S", 1 0, L_0x55fb2cf968d0;  alias, 1 drivers
v0x55fb2cc10e30_0 .net "a", 1 0, L_0x55fb2cf94590;  alias, 1 drivers
v0x55fb2cc10ed0_0 .net "b", 1 0, L_0x55fb2cf95830;  alias, 1 drivers
v0x55fb2cc10f70_0 .net "carin", 1 0, L_0x55fb2cf96970;  1 drivers
v0x55fb2cc11010_0 .net "cin", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc110b0_0 .net "cout", 0 0, L_0x55fb2cf96a30;  alias, 1 drivers
L_0x55fb2cf95e20 .part L_0x55fb2cf94590, 1, 1;
L_0x55fb2cf96000 .part L_0x55fb2cf95830, 1, 1;
L_0x55fb2cf96130 .part L_0x55fb2cf96970, 0, 1;
L_0x55fb2cf965e0 .part L_0x55fb2cf94590, 0, 1;
L_0x55fb2cf96710 .part L_0x55fb2cf95830, 0, 1;
L_0x55fb2cf968d0 .concat8 [ 1 1 0 0], L_0x55fb2cf96380, L_0x55fb2cf95b20;
L_0x55fb2cf96970 .concat8 [ 1 1 0 0], L_0x55fb2cf96550, L_0x55fb2cf95d90;
L_0x55fb2cf96a30 .part L_0x55fb2cf96970, 1, 1;
S_0x55fb2cc0eea0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc0ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf96550 .functor OR 1, L_0x55fb2cf962f0, L_0x55fb2cf964c0, C4<0>, C4<0>;
v0x55fb2cc0f850_0 .net "S", 0 0, L_0x55fb2cf96380;  1 drivers
v0x55fb2cc0f8f0_0 .net "a", 0 0, L_0x55fb2cf965e0;  1 drivers
v0x55fb2cc0f990_0 .net "b", 0 0, L_0x55fb2cf96710;  1 drivers
v0x55fb2cc0fa30_0 .net "c_1", 0 0, L_0x55fb2cf962f0;  1 drivers
v0x55fb2cc0fad0_0 .net "c_2", 0 0, L_0x55fb2cf964c0;  1 drivers
v0x55fb2cc0fb70_0 .net "cin", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc0fc10_0 .net "cout", 0 0, L_0x55fb2cf96550;  1 drivers
v0x55fb2cc0fcb0_0 .net "h_1_out", 0 0, L_0x55fb2cf96260;  1 drivers
S_0x55fb2cc0f030 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc0eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf96260 .functor XOR 1, L_0x55fb2cf965e0, L_0x55fb2cf96710, C4<0>, C4<0>;
L_0x55fb2cf962f0 .functor AND 1, L_0x55fb2cf965e0, L_0x55fb2cf96710, C4<1>, C4<1>;
v0x55fb2cc0f1c0_0 .net "S", 0 0, L_0x55fb2cf96260;  alias, 1 drivers
v0x55fb2cc0f260_0 .net "a", 0 0, L_0x55fb2cf965e0;  alias, 1 drivers
v0x55fb2cc0f300_0 .net "b", 0 0, L_0x55fb2cf96710;  alias, 1 drivers
v0x55fb2cc0f3a0_0 .net "cout", 0 0, L_0x55fb2cf962f0;  alias, 1 drivers
S_0x55fb2cc0f440 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc0eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf96380 .functor XOR 1, L_0x55fb2cf96260, L_0x7fd0c51392b8, C4<0>, C4<0>;
L_0x55fb2cf964c0 .functor AND 1, L_0x55fb2cf96260, L_0x7fd0c51392b8, C4<1>, C4<1>;
v0x55fb2cc0f5d0_0 .net "S", 0 0, L_0x55fb2cf96380;  alias, 1 drivers
v0x55fb2cc0f670_0 .net "a", 0 0, L_0x55fb2cf96260;  alias, 1 drivers
v0x55fb2cc0f710_0 .net "b", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc0f7b0_0 .net "cout", 0 0, L_0x55fb2cf964c0;  alias, 1 drivers
S_0x55fb2cc0fd50 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc0ed10;
 .timescale 0 0;
P_0x55fb2c399550 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc0fee0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc0fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf95d90 .functor OR 1, L_0x55fb2cf95a40, L_0x55fb2cf95cb0, C4<0>, C4<0>;
v0x55fb2cc10890_0 .net "S", 0 0, L_0x55fb2cf95b20;  1 drivers
v0x55fb2cc10930_0 .net "a", 0 0, L_0x55fb2cf95e20;  1 drivers
v0x55fb2cc109d0_0 .net "b", 0 0, L_0x55fb2cf96000;  1 drivers
v0x55fb2cc10a70_0 .net "c_1", 0 0, L_0x55fb2cf95a40;  1 drivers
v0x55fb2cc10b10_0 .net "c_2", 0 0, L_0x55fb2cf95cb0;  1 drivers
v0x55fb2cc10bb0_0 .net "cin", 0 0, L_0x55fb2cf96130;  1 drivers
v0x55fb2cc10c50_0 .net "cout", 0 0, L_0x55fb2cf95d90;  1 drivers
v0x55fb2cc10cf0_0 .net "h_1_out", 0 0, L_0x55fb2cf958f0;  1 drivers
S_0x55fb2cc10070 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc0fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf958f0 .functor XOR 1, L_0x55fb2cf95e20, L_0x55fb2cf96000, C4<0>, C4<0>;
L_0x55fb2cf95a40 .functor AND 1, L_0x55fb2cf95e20, L_0x55fb2cf96000, C4<1>, C4<1>;
v0x55fb2cc10200_0 .net "S", 0 0, L_0x55fb2cf958f0;  alias, 1 drivers
v0x55fb2cc102a0_0 .net "a", 0 0, L_0x55fb2cf95e20;  alias, 1 drivers
v0x55fb2cc10340_0 .net "b", 0 0, L_0x55fb2cf96000;  alias, 1 drivers
v0x55fb2cc103e0_0 .net "cout", 0 0, L_0x55fb2cf95a40;  alias, 1 drivers
S_0x55fb2cc10480 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc0fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf95b20 .functor XOR 1, L_0x55fb2cf958f0, L_0x55fb2cf96130, C4<0>, C4<0>;
L_0x55fb2cf95cb0 .functor AND 1, L_0x55fb2cf958f0, L_0x55fb2cf96130, C4<1>, C4<1>;
v0x55fb2cc10610_0 .net "S", 0 0, L_0x55fb2cf95b20;  alias, 1 drivers
v0x55fb2cc106b0_0 .net "a", 0 0, L_0x55fb2cf958f0;  alias, 1 drivers
v0x55fb2cc10750_0 .net "b", 0 0, L_0x55fb2cf96130;  alias, 1 drivers
v0x55fb2cc107f0_0 .net "cout", 0 0, L_0x55fb2cf95cb0;  alias, 1 drivers
S_0x55fb2cc115b0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cc0e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9e48e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cf96d90 .functor XOR 2, L_0x55fb2cf96cd0, L_0x55fb2cf956a0, C4<00>, C4<00>;
v0x55fb2cc13b80_0 .net *"_ivl_0", 1 0, L_0x55fb2cf96cd0;  1 drivers
L_0x7fd0c5139348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc13c20_0 .net *"_ivl_3", 0 0, L_0x7fd0c5139348;  1 drivers
v0x55fb2cc13cc0_0 .net "a", 1 0, L_0x55fb2cf968d0;  alias, 1 drivers
v0x55fb2cc13d60_0 .net "a_or_s", 0 0, L_0x55fb2cf96b20;  alias, 1 drivers
v0x55fb2cc13e00_0 .net "b", 1 0, L_0x55fb2cf956a0;  alias, 1 drivers
v0x55fb2cc13ea0_0 .net "cout", 0 0, L_0x55fb2cf98010;  alias, 1 drivers
v0x55fb2cc13f40_0 .net "input_b", 1 0, L_0x55fb2cf96d90;  1 drivers
v0x55fb2cc13fe0_0 .net "out", 1 0, L_0x55fb2cf97eb0;  alias, 1 drivers
L_0x55fb2cf96cd0 .concat [ 1 1 0 0], L_0x55fb2cf96b20, L_0x7fd0c5139348;
S_0x55fb2cc11740 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc115b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9e9460 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc137c0_0 .net "S", 1 0, L_0x55fb2cf97eb0;  alias, 1 drivers
v0x55fb2cc13860_0 .net "a", 1 0, L_0x55fb2cf968d0;  alias, 1 drivers
v0x55fb2cc13900_0 .net "b", 1 0, L_0x55fb2cf96d90;  alias, 1 drivers
v0x55fb2cc139a0_0 .net "carin", 1 0, L_0x55fb2cf97f50;  1 drivers
v0x55fb2cc13a40_0 .net "cin", 0 0, L_0x55fb2cf96b20;  alias, 1 drivers
v0x55fb2cc13ae0_0 .net "cout", 0 0, L_0x55fb2cf98010;  alias, 1 drivers
L_0x55fb2cf973c0 .part L_0x55fb2cf968d0, 1, 1;
L_0x55fb2cf97510 .part L_0x55fb2cf96d90, 1, 1;
L_0x55fb2cf97640 .part L_0x55fb2cf97f50, 0, 1;
L_0x55fb2cf97c50 .part L_0x55fb2cf968d0, 0, 1;
L_0x55fb2cf97cf0 .part L_0x55fb2cf96d90, 0, 1;
L_0x55fb2cf97eb0 .concat8 [ 1 1 0 0], L_0x55fb2cf97890, L_0x55fb2cf970c0;
L_0x55fb2cf97f50 .concat8 [ 1 1 0 0], L_0x55fb2cf97bc0, L_0x55fb2cf97330;
L_0x55fb2cf98010 .part L_0x55fb2cf97f50, 1, 1;
S_0x55fb2cc118d0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc11740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf97bc0 .functor OR 1, L_0x55fb2cf97800, L_0x55fb2cf97a20, C4<0>, C4<0>;
v0x55fb2cc12280_0 .net "S", 0 0, L_0x55fb2cf97890;  1 drivers
v0x55fb2cc12320_0 .net "a", 0 0, L_0x55fb2cf97c50;  1 drivers
v0x55fb2cc123c0_0 .net "b", 0 0, L_0x55fb2cf97cf0;  1 drivers
v0x55fb2cc12460_0 .net "c_1", 0 0, L_0x55fb2cf97800;  1 drivers
v0x55fb2cc12500_0 .net "c_2", 0 0, L_0x55fb2cf97a20;  1 drivers
v0x55fb2cc125a0_0 .net "cin", 0 0, L_0x55fb2cf96b20;  alias, 1 drivers
v0x55fb2cc12640_0 .net "cout", 0 0, L_0x55fb2cf97bc0;  1 drivers
v0x55fb2cc126e0_0 .net "h_1_out", 0 0, L_0x55fb2cf97770;  1 drivers
S_0x55fb2cc11a60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc118d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf97770 .functor XOR 1, L_0x55fb2cf97c50, L_0x55fb2cf97cf0, C4<0>, C4<0>;
L_0x55fb2cf97800 .functor AND 1, L_0x55fb2cf97c50, L_0x55fb2cf97cf0, C4<1>, C4<1>;
v0x55fb2cc11bf0_0 .net "S", 0 0, L_0x55fb2cf97770;  alias, 1 drivers
v0x55fb2cc11c90_0 .net "a", 0 0, L_0x55fb2cf97c50;  alias, 1 drivers
v0x55fb2cc11d30_0 .net "b", 0 0, L_0x55fb2cf97cf0;  alias, 1 drivers
v0x55fb2cc11dd0_0 .net "cout", 0 0, L_0x55fb2cf97800;  alias, 1 drivers
S_0x55fb2cc11e70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc118d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf97890 .functor XOR 1, L_0x55fb2cf97770, L_0x55fb2cf96b20, C4<0>, C4<0>;
L_0x55fb2cf97a20 .functor AND 1, L_0x55fb2cf97770, L_0x55fb2cf96b20, C4<1>, C4<1>;
v0x55fb2cc12000_0 .net "S", 0 0, L_0x55fb2cf97890;  alias, 1 drivers
v0x55fb2cc120a0_0 .net "a", 0 0, L_0x55fb2cf97770;  alias, 1 drivers
v0x55fb2cc12140_0 .net "b", 0 0, L_0x55fb2cf96b20;  alias, 1 drivers
v0x55fb2cc121e0_0 .net "cout", 0 0, L_0x55fb2cf97a20;  alias, 1 drivers
S_0x55fb2cc12780 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc11740;
 .timescale 0 0;
P_0x55fb2c98c5b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc12910 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc12780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf97330 .functor OR 1, L_0x55fb2cf96fe0, L_0x55fb2cf97250, C4<0>, C4<0>;
v0x55fb2cc132c0_0 .net "S", 0 0, L_0x55fb2cf970c0;  1 drivers
v0x55fb2cc13360_0 .net "a", 0 0, L_0x55fb2cf973c0;  1 drivers
v0x55fb2cc13400_0 .net "b", 0 0, L_0x55fb2cf97510;  1 drivers
v0x55fb2cc134a0_0 .net "c_1", 0 0, L_0x55fb2cf96fe0;  1 drivers
v0x55fb2cc13540_0 .net "c_2", 0 0, L_0x55fb2cf97250;  1 drivers
v0x55fb2cc135e0_0 .net "cin", 0 0, L_0x55fb2cf97640;  1 drivers
v0x55fb2cc13680_0 .net "cout", 0 0, L_0x55fb2cf97330;  1 drivers
v0x55fb2cc13720_0 .net "h_1_out", 0 0, L_0x55fb2cf96e90;  1 drivers
S_0x55fb2cc12aa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc12910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf96e90 .functor XOR 1, L_0x55fb2cf973c0, L_0x55fb2cf97510, C4<0>, C4<0>;
L_0x55fb2cf96fe0 .functor AND 1, L_0x55fb2cf973c0, L_0x55fb2cf97510, C4<1>, C4<1>;
v0x55fb2cc12c30_0 .net "S", 0 0, L_0x55fb2cf96e90;  alias, 1 drivers
v0x55fb2cc12cd0_0 .net "a", 0 0, L_0x55fb2cf973c0;  alias, 1 drivers
v0x55fb2cc12d70_0 .net "b", 0 0, L_0x55fb2cf97510;  alias, 1 drivers
v0x55fb2cc12e10_0 .net "cout", 0 0, L_0x55fb2cf96fe0;  alias, 1 drivers
S_0x55fb2cc12eb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc12910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf970c0 .functor XOR 1, L_0x55fb2cf96e90, L_0x55fb2cf97640, C4<0>, C4<0>;
L_0x55fb2cf97250 .functor AND 1, L_0x55fb2cf96e90, L_0x55fb2cf97640, C4<1>, C4<1>;
v0x55fb2cc13040_0 .net "S", 0 0, L_0x55fb2cf970c0;  alias, 1 drivers
v0x55fb2cc130e0_0 .net "a", 0 0, L_0x55fb2cf96e90;  alias, 1 drivers
v0x55fb2cc13180_0 .net "b", 0 0, L_0x55fb2cf97640;  alias, 1 drivers
v0x55fb2cc13220_0 .net "cout", 0 0, L_0x55fb2cf97250;  alias, 1 drivers
S_0x55fb2cc14080 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cc0e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ca09240 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d3f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cf985d0 .functor XOR 3, L_0x7fd0c513d3f8, RS_0x7fd0c51ec208, C4<000>, C4<000>;
v0x55fb2cc17690_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d3f8;  1 drivers
v0x55fb2cc17730_0 .net8 "a", 2 0, RS_0x7fd0c51ec208;  alias, 2 drivers
v0x55fb2cc177d0_0 .net "a_or_s", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc17870_0 .net8 "b", 2 0, RS_0x7fd0c51ec208;  alias, 2 drivers
v0x55fb2cc17910_0 .net "cout", 0 0, L_0x55fb2cf9a040;  alias, 1 drivers
v0x55fb2cc179b0_0 .net "input_b", 2 0, L_0x55fb2cf985d0;  1 drivers
v0x55fb2cc17a50_0 .net "out", 2 0, L_0x55fb2cf99eb0;  alias, 1 drivers
S_0x55fb2cc14210 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc14080;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c92a300 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cc172d0_0 .net "S", 2 0, L_0x55fb2cf99eb0;  alias, 1 drivers
v0x55fb2cc17370_0 .net8 "a", 2 0, RS_0x7fd0c51ec208;  alias, 2 drivers
v0x55fb2cc17410_0 .net "b", 2 0, L_0x55fb2cf985d0;  alias, 1 drivers
v0x55fb2cc174b0_0 .net "carin", 2 0, L_0x55fb2cf99f50;  1 drivers
v0x55fb2cc17550_0 .net "cin", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc175f0_0 .net "cout", 0 0, L_0x55fb2cf9a040;  alias, 1 drivers
L_0x55fb2cf98b70 .part RS_0x7fd0c51ec208, 1, 1;
L_0x55fb2cf98cc0 .part L_0x55fb2cf985d0, 1, 1;
L_0x55fb2cf98df0 .part L_0x55fb2cf99f50, 0, 1;
L_0x55fb2cf99340 .part RS_0x7fd0c51ec208, 2, 1;
L_0x55fb2cf99580 .part L_0x55fb2cf985d0, 2, 1;
L_0x55fb2cf996b0 .part L_0x55fb2cf99f50, 1, 1;
L_0x55fb2cf99c00 .part RS_0x7fd0c51ec208, 0, 1;
L_0x55fb2cf99d30 .part L_0x55fb2cf985d0, 0, 1;
L_0x55fb2cf99eb0 .concat8 [ 1 1 1 0], L_0x55fb2cf99900, L_0x55fb2cf98870, L_0x55fb2cf99040;
L_0x55fb2cf99f50 .concat8 [ 1 1 1 0], L_0x55fb2cf99b70, L_0x55fb2cf98ae0, L_0x55fb2cf992b0;
L_0x55fb2cf9a040 .part L_0x55fb2cf99f50, 2, 1;
S_0x55fb2cc143a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc14210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf99b70 .functor OR 1, L_0x55fb2cf99870, L_0x55fb2cf99a90, C4<0>, C4<0>;
v0x55fb2cc14d50_0 .net "S", 0 0, L_0x55fb2cf99900;  1 drivers
v0x55fb2cc14df0_0 .net "a", 0 0, L_0x55fb2cf99c00;  1 drivers
v0x55fb2cc14e90_0 .net "b", 0 0, L_0x55fb2cf99d30;  1 drivers
v0x55fb2cc14f30_0 .net "c_1", 0 0, L_0x55fb2cf99870;  1 drivers
v0x55fb2cc14fd0_0 .net "c_2", 0 0, L_0x55fb2cf99a90;  1 drivers
v0x55fb2cc15070_0 .net "cin", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc15110_0 .net "cout", 0 0, L_0x55fb2cf99b70;  1 drivers
v0x55fb2cc151b0_0 .net "h_1_out", 0 0, L_0x55fb2cf997e0;  1 drivers
S_0x55fb2cc14530 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc143a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf997e0 .functor XOR 1, L_0x55fb2cf99c00, L_0x55fb2cf99d30, C4<0>, C4<0>;
L_0x55fb2cf99870 .functor AND 1, L_0x55fb2cf99c00, L_0x55fb2cf99d30, C4<1>, C4<1>;
v0x55fb2cc146c0_0 .net "S", 0 0, L_0x55fb2cf997e0;  alias, 1 drivers
v0x55fb2cc14760_0 .net "a", 0 0, L_0x55fb2cf99c00;  alias, 1 drivers
v0x55fb2cc14800_0 .net "b", 0 0, L_0x55fb2cf99d30;  alias, 1 drivers
v0x55fb2cc148a0_0 .net "cout", 0 0, L_0x55fb2cf99870;  alias, 1 drivers
S_0x55fb2cc14940 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc143a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf99900 .functor XOR 1, L_0x55fb2cf997e0, L_0x7fd0c51392b8, C4<0>, C4<0>;
L_0x55fb2cf99a90 .functor AND 1, L_0x55fb2cf997e0, L_0x7fd0c51392b8, C4<1>, C4<1>;
v0x55fb2cc14ad0_0 .net "S", 0 0, L_0x55fb2cf99900;  alias, 1 drivers
v0x55fb2cc14b70_0 .net "a", 0 0, L_0x55fb2cf997e0;  alias, 1 drivers
v0x55fb2cc14c10_0 .net "b", 0 0, L_0x7fd0c51392b8;  alias, 1 drivers
v0x55fb2cc14cb0_0 .net "cout", 0 0, L_0x55fb2cf99a90;  alias, 1 drivers
S_0x55fb2cc15250 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc14210;
 .timescale 0 0;
P_0x55fb2c8e0300 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc153e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc15250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf98ae0 .functor OR 1, L_0x55fb2cf98790, L_0x55fb2cf98a00, C4<0>, C4<0>;
v0x55fb2cc15d90_0 .net "S", 0 0, L_0x55fb2cf98870;  1 drivers
v0x55fb2cc15e30_0 .net "a", 0 0, L_0x55fb2cf98b70;  1 drivers
v0x55fb2cc15ed0_0 .net "b", 0 0, L_0x55fb2cf98cc0;  1 drivers
v0x55fb2cc15f70_0 .net "c_1", 0 0, L_0x55fb2cf98790;  1 drivers
v0x55fb2cc16010_0 .net "c_2", 0 0, L_0x55fb2cf98a00;  1 drivers
v0x55fb2cc160b0_0 .net "cin", 0 0, L_0x55fb2cf98df0;  1 drivers
v0x55fb2cc16150_0 .net "cout", 0 0, L_0x55fb2cf98ae0;  1 drivers
v0x55fb2cc161f0_0 .net "h_1_out", 0 0, L_0x55fb2cf98640;  1 drivers
S_0x55fb2cc15570 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc153e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf98640 .functor XOR 1, L_0x55fb2cf98b70, L_0x55fb2cf98cc0, C4<0>, C4<0>;
L_0x55fb2cf98790 .functor AND 1, L_0x55fb2cf98b70, L_0x55fb2cf98cc0, C4<1>, C4<1>;
v0x55fb2cc15700_0 .net "S", 0 0, L_0x55fb2cf98640;  alias, 1 drivers
v0x55fb2cc157a0_0 .net "a", 0 0, L_0x55fb2cf98b70;  alias, 1 drivers
v0x55fb2cc15840_0 .net "b", 0 0, L_0x55fb2cf98cc0;  alias, 1 drivers
v0x55fb2cc158e0_0 .net "cout", 0 0, L_0x55fb2cf98790;  alias, 1 drivers
S_0x55fb2cc15980 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc153e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf98870 .functor XOR 1, L_0x55fb2cf98640, L_0x55fb2cf98df0, C4<0>, C4<0>;
L_0x55fb2cf98a00 .functor AND 1, L_0x55fb2cf98640, L_0x55fb2cf98df0, C4<1>, C4<1>;
v0x55fb2cc15b10_0 .net "S", 0 0, L_0x55fb2cf98870;  alias, 1 drivers
v0x55fb2cc15bb0_0 .net "a", 0 0, L_0x55fb2cf98640;  alias, 1 drivers
v0x55fb2cc15c50_0 .net "b", 0 0, L_0x55fb2cf98df0;  alias, 1 drivers
v0x55fb2cc15cf0_0 .net "cout", 0 0, L_0x55fb2cf98a00;  alias, 1 drivers
S_0x55fb2cc16290 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc14210;
 .timescale 0 0;
P_0x55fb2c969cc0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc16420 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc16290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf992b0 .functor OR 1, L_0x55fb2cf98fb0, L_0x55fb2cf991d0, C4<0>, C4<0>;
v0x55fb2cc16dd0_0 .net "S", 0 0, L_0x55fb2cf99040;  1 drivers
v0x55fb2cc16e70_0 .net "a", 0 0, L_0x55fb2cf99340;  1 drivers
v0x55fb2cc16f10_0 .net "b", 0 0, L_0x55fb2cf99580;  1 drivers
v0x55fb2cc16fb0_0 .net "c_1", 0 0, L_0x55fb2cf98fb0;  1 drivers
v0x55fb2cc17050_0 .net "c_2", 0 0, L_0x55fb2cf991d0;  1 drivers
v0x55fb2cc170f0_0 .net "cin", 0 0, L_0x55fb2cf996b0;  1 drivers
v0x55fb2cc17190_0 .net "cout", 0 0, L_0x55fb2cf992b0;  1 drivers
v0x55fb2cc17230_0 .net "h_1_out", 0 0, L_0x55fb2cf98f20;  1 drivers
S_0x55fb2cc165b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc16420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf98f20 .functor XOR 1, L_0x55fb2cf99340, L_0x55fb2cf99580, C4<0>, C4<0>;
L_0x55fb2cf98fb0 .functor AND 1, L_0x55fb2cf99340, L_0x55fb2cf99580, C4<1>, C4<1>;
v0x55fb2cc16740_0 .net "S", 0 0, L_0x55fb2cf98f20;  alias, 1 drivers
v0x55fb2cc167e0_0 .net "a", 0 0, L_0x55fb2cf99340;  alias, 1 drivers
v0x55fb2cc16880_0 .net "b", 0 0, L_0x55fb2cf99580;  alias, 1 drivers
v0x55fb2cc16920_0 .net "cout", 0 0, L_0x55fb2cf98fb0;  alias, 1 drivers
S_0x55fb2cc169c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc16420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf99040 .functor XOR 1, L_0x55fb2cf98f20, L_0x55fb2cf996b0, C4<0>, C4<0>;
L_0x55fb2cf991d0 .functor AND 1, L_0x55fb2cf98f20, L_0x55fb2cf996b0, C4<1>, C4<1>;
v0x55fb2cc16b50_0 .net "S", 0 0, L_0x55fb2cf99040;  alias, 1 drivers
v0x55fb2cc16bf0_0 .net "a", 0 0, L_0x55fb2cf98f20;  alias, 1 drivers
v0x55fb2cc16c90_0 .net "b", 0 0, L_0x55fb2cf996b0;  alias, 1 drivers
v0x55fb2cc16d30_0 .net "cout", 0 0, L_0x55fb2cf991d0;  alias, 1 drivers
S_0x55fb2cc17af0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cc0e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c942850 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf948d0 .functor XOR 1, L_0x7fd0c5139270, L_0x55fb2cf94130, C4<0>, C4<0>;
v0x55fb2cc19080_0 .net "a", 0 0, L_0x55fb2cf94090;  alias, 1 drivers
v0x55fb2cc19120_0 .net "a_or_s", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc191c0_0 .net "b", 0 0, L_0x55fb2cf94130;  alias, 1 drivers
v0x55fb2cc19260_0 .net "cout", 0 0, L_0x55fb2cf94ea0;  alias, 1 drivers
v0x55fb2cc19300_0 .net "input_b", 0 0, L_0x55fb2cf948d0;  1 drivers
v0x55fb2cc193a0_0 .net "out", 0 0, L_0x55fb2cf94cb0;  alias, 1 drivers
S_0x55fb2cc17c80 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc17af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c9450c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf94ea0 .functor BUFZ 1, L_0x55fb2cf94df0, C4<0>, C4<0>, C4<0>;
v0x55fb2cc18cc0_0 .net "S", 0 0, L_0x55fb2cf94cb0;  alias, 1 drivers
v0x55fb2cc18d60_0 .net "a", 0 0, L_0x55fb2cf94090;  alias, 1 drivers
v0x55fb2cc18e00_0 .net "b", 0 0, L_0x55fb2cf948d0;  alias, 1 drivers
v0x55fb2cc18ea0_0 .net "carin", 0 0, L_0x55fb2cf94df0;  1 drivers
v0x55fb2cc18f40_0 .net "cin", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc18fe0_0 .net "cout", 0 0, L_0x55fb2cf94ea0;  alias, 1 drivers
S_0x55fb2cc17e10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc17c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf94df0 .functor OR 1, L_0x55fb2cf94b10, L_0x55fb2cf94d60, C4<0>, C4<0>;
v0x55fb2cc187c0_0 .net "S", 0 0, L_0x55fb2cf94cb0;  alias, 1 drivers
v0x55fb2cc18860_0 .net "a", 0 0, L_0x55fb2cf94090;  alias, 1 drivers
v0x55fb2cc18900_0 .net "b", 0 0, L_0x55fb2cf948d0;  alias, 1 drivers
v0x55fb2cc189a0_0 .net "c_1", 0 0, L_0x55fb2cf94b10;  1 drivers
v0x55fb2cc18a40_0 .net "c_2", 0 0, L_0x55fb2cf94d60;  1 drivers
v0x55fb2cc18ae0_0 .net "cin", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc18b80_0 .net "cout", 0 0, L_0x55fb2cf94df0;  alias, 1 drivers
v0x55fb2cc18c20_0 .net "h_1_out", 0 0, L_0x55fb2cf94a60;  1 drivers
S_0x55fb2cc17fa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc17e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf94a60 .functor XOR 1, L_0x55fb2cf94090, L_0x55fb2cf948d0, C4<0>, C4<0>;
L_0x55fb2cf94b10 .functor AND 1, L_0x55fb2cf94090, L_0x55fb2cf948d0, C4<1>, C4<1>;
v0x55fb2cc18130_0 .net "S", 0 0, L_0x55fb2cf94a60;  alias, 1 drivers
v0x55fb2cc181d0_0 .net "a", 0 0, L_0x55fb2cf94090;  alias, 1 drivers
v0x55fb2cc18270_0 .net "b", 0 0, L_0x55fb2cf948d0;  alias, 1 drivers
v0x55fb2cc18310_0 .net "cout", 0 0, L_0x55fb2cf94b10;  alias, 1 drivers
S_0x55fb2cc183b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc17e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf94cb0 .functor XOR 1, L_0x55fb2cf94a60, L_0x7fd0c5139270, C4<0>, C4<0>;
L_0x55fb2cf94d60 .functor AND 1, L_0x55fb2cf94a60, L_0x7fd0c5139270, C4<1>, C4<1>;
v0x55fb2cc18540_0 .net "S", 0 0, L_0x55fb2cf94cb0;  alias, 1 drivers
v0x55fb2cc185e0_0 .net "a", 0 0, L_0x55fb2cf94a60;  alias, 1 drivers
v0x55fb2cc18680_0 .net "b", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc18720_0 .net "cout", 0 0, L_0x55fb2cf94d60;  alias, 1 drivers
S_0x55fb2cc19440 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cc0e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c817c70 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cf94f50 .functor XOR 1, L_0x7fd0c5139270, L_0x55fb2cf94370, C4<0>, C4<0>;
v0x55fb2cc1a9d0_0 .net "a", 0 0, L_0x55fb2cf942d0;  alias, 1 drivers
v0x55fb2cc1aa70_0 .net "a_or_s", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc1ab10_0 .net "b", 0 0, L_0x55fb2cf94370;  alias, 1 drivers
v0x55fb2cc1abb0_0 .net "cout", 0 0, L_0x55fb2cf95560;  alias, 1 drivers
v0x55fb2cc1ac50_0 .net "input_b", 0 0, L_0x55fb2cf94f50;  1 drivers
v0x55fb2cc1acf0_0 .net "out", 0 0, L_0x55fb2cf95370;  alias, 1 drivers
S_0x55fb2cc195d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc19440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c82f650 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cf95560 .functor BUFZ 1, L_0x55fb2cf954b0, C4<0>, C4<0>, C4<0>;
v0x55fb2cc1a610_0 .net "S", 0 0, L_0x55fb2cf95370;  alias, 1 drivers
v0x55fb2cc1a6b0_0 .net "a", 0 0, L_0x55fb2cf942d0;  alias, 1 drivers
v0x55fb2cc1a750_0 .net "b", 0 0, L_0x55fb2cf94f50;  alias, 1 drivers
v0x55fb2cc1a7f0_0 .net "carin", 0 0, L_0x55fb2cf954b0;  1 drivers
v0x55fb2cc1a890_0 .net "cin", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc1a930_0 .net "cout", 0 0, L_0x55fb2cf95560;  alias, 1 drivers
S_0x55fb2cc19760 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc195d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf954b0 .functor OR 1, L_0x55fb2cf951d0, L_0x55fb2cf95420, C4<0>, C4<0>;
v0x55fb2cc1a110_0 .net "S", 0 0, L_0x55fb2cf95370;  alias, 1 drivers
v0x55fb2cc1a1b0_0 .net "a", 0 0, L_0x55fb2cf942d0;  alias, 1 drivers
v0x55fb2cc1a250_0 .net "b", 0 0, L_0x55fb2cf94f50;  alias, 1 drivers
v0x55fb2cc1a2f0_0 .net "c_1", 0 0, L_0x55fb2cf951d0;  1 drivers
v0x55fb2cc1a390_0 .net "c_2", 0 0, L_0x55fb2cf95420;  1 drivers
v0x55fb2cc1a430_0 .net "cin", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc1a4d0_0 .net "cout", 0 0, L_0x55fb2cf954b0;  alias, 1 drivers
v0x55fb2cc1a570_0 .net "h_1_out", 0 0, L_0x55fb2cf95120;  1 drivers
S_0x55fb2cc198f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc19760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf95120 .functor XOR 1, L_0x55fb2cf942d0, L_0x55fb2cf94f50, C4<0>, C4<0>;
L_0x55fb2cf951d0 .functor AND 1, L_0x55fb2cf942d0, L_0x55fb2cf94f50, C4<1>, C4<1>;
v0x55fb2cc19a80_0 .net "S", 0 0, L_0x55fb2cf95120;  alias, 1 drivers
v0x55fb2cc19b20_0 .net "a", 0 0, L_0x55fb2cf942d0;  alias, 1 drivers
v0x55fb2cc19bc0_0 .net "b", 0 0, L_0x55fb2cf94f50;  alias, 1 drivers
v0x55fb2cc19c60_0 .net "cout", 0 0, L_0x55fb2cf951d0;  alias, 1 drivers
S_0x55fb2cc19d00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc19760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf95370 .functor XOR 1, L_0x55fb2cf95120, L_0x7fd0c5139270, C4<0>, C4<0>;
L_0x55fb2cf95420 .functor AND 1, L_0x55fb2cf95120, L_0x7fd0c5139270, C4<1>, C4<1>;
v0x55fb2cc19e90_0 .net "S", 0 0, L_0x55fb2cf95370;  alias, 1 drivers
v0x55fb2cc19f30_0 .net "a", 0 0, L_0x55fb2cf95120;  alias, 1 drivers
v0x55fb2cc19fd0_0 .net "b", 0 0, L_0x7fd0c5139270;  alias, 1 drivers
v0x55fb2cc1a070_0 .net "cout", 0 0, L_0x55fb2cf95420;  alias, 1 drivers
S_0x55fb2cc1ad90 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cc0e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c8abe90 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc1ee90_0 .net "S", 3 0, L_0x55fb2cf9b170;  alias, 1 drivers
v0x55fb2cc1ef30_0 .net8 "a", 3 0, RS_0x7fd0c51ee0c8;  alias, 2 drivers
v0x55fb2cc1efd0_0 .net8 "b", 3 0, RS_0x7fd0c51ee0f8;  alias, 2 drivers
v0x55fb2cc1f070_0 .net "carin", 3 0, L_0x55fb2cf9b210;  1 drivers
v0x55fb2cc1f110_0 .net "cin", 0 0, L_0x55fb2cf9a040;  alias, 1 drivers
v0x55fb2cc1f1b0_0 .net "cout", 0 0, L_0x55fb2cf9b2b0;  alias, 1 drivers
L_0x55fb2cf9a940 .part RS_0x7fd0c51ee0c8, 1, 1;
L_0x55fb2cf9ab20 .part RS_0x7fd0c51ee0f8, 1, 1;
L_0x55fb2cf9ace0 .part L_0x55fb2cf9b210, 0, 1;
L_0x55fb2caf7540 .part RS_0x7fd0c51ee0c8, 2, 1;
L_0x55fb2c32a550 .part RS_0x7fd0c51ee0f8, 2, 1;
L_0x55fb2c332d50 .part L_0x55fb2cf9b210, 1, 1;
L_0x55fb2c320ff0 .part RS_0x7fd0c51ee0c8, 3, 1;
L_0x55fb2c45e6c0 .part RS_0x7fd0c51ee0f8, 3, 1;
L_0x55fb2c46e400 .part L_0x55fb2cf9b210, 2, 1;
L_0x55fb2c422c00 .part RS_0x7fd0c51ee0c8, 0, 1;
L_0x55fb2cf9b0d0 .part RS_0x7fd0c51ee0f8, 0, 1;
L_0x55fb2cf9b170 .concat8 [ 1 1 1 1], L_0x55fb2c2569d0, L_0x55fb2cf9a640, L_0x55fb2cf9af30, L_0x55fb2caf5320;
L_0x55fb2cf9b210 .concat8 [ 1 1 1 1], L_0x55fb2ca748f0, L_0x55fb2cf9a8b0, L_0x55fb2c8353c0, L_0x55fb2c929690;
L_0x55fb2cf9b2b0 .part L_0x55fb2cf9b210, 3, 1;
S_0x55fb2cc1af20 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc1ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2ca748f0 .functor OR 1, L_0x55fb2c37b290, L_0x55fb2c41b5d0, C4<0>, C4<0>;
v0x55fb2cc1b8d0_0 .net "S", 0 0, L_0x55fb2c2569d0;  1 drivers
v0x55fb2cc1b970_0 .net "a", 0 0, L_0x55fb2c422c00;  1 drivers
v0x55fb2cc1ba10_0 .net "b", 0 0, L_0x55fb2cf9b0d0;  1 drivers
v0x55fb2cc1bab0_0 .net "c_1", 0 0, L_0x55fb2c37b290;  1 drivers
v0x55fb2cc1bb50_0 .net "c_2", 0 0, L_0x55fb2c41b5d0;  1 drivers
v0x55fb2cc1bbf0_0 .net "cin", 0 0, L_0x55fb2cf9a040;  alias, 1 drivers
v0x55fb2cc1bc90_0 .net "cout", 0 0, L_0x55fb2ca748f0;  1 drivers
v0x55fb2cc1bd30_0 .net "h_1_out", 0 0, L_0x55fb2cabb540;  1 drivers
S_0x55fb2cc1b0b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc1af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cabb540 .functor XOR 1, L_0x55fb2c422c00, L_0x55fb2cf9b0d0, C4<0>, C4<0>;
L_0x55fb2c37b290 .functor AND 1, L_0x55fb2c422c00, L_0x55fb2cf9b0d0, C4<1>, C4<1>;
v0x55fb2cc1b240_0 .net "S", 0 0, L_0x55fb2cabb540;  alias, 1 drivers
v0x55fb2cc1b2e0_0 .net "a", 0 0, L_0x55fb2c422c00;  alias, 1 drivers
v0x55fb2cc1b380_0 .net "b", 0 0, L_0x55fb2cf9b0d0;  alias, 1 drivers
v0x55fb2cc1b420_0 .net "cout", 0 0, L_0x55fb2c37b290;  alias, 1 drivers
S_0x55fb2cc1b4c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc1af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c2569d0 .functor XOR 1, L_0x55fb2cabb540, L_0x55fb2cf9a040, C4<0>, C4<0>;
L_0x55fb2c41b5d0 .functor AND 1, L_0x55fb2cabb540, L_0x55fb2cf9a040, C4<1>, C4<1>;
v0x55fb2cc1b650_0 .net "S", 0 0, L_0x55fb2c2569d0;  alias, 1 drivers
v0x55fb2cc1b6f0_0 .net "a", 0 0, L_0x55fb2cabb540;  alias, 1 drivers
v0x55fb2cc1b790_0 .net "b", 0 0, L_0x55fb2cf9a040;  alias, 1 drivers
v0x55fb2cc1b830_0 .net "cout", 0 0, L_0x55fb2c41b5d0;  alias, 1 drivers
S_0x55fb2cc1bdd0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc1ad90;
 .timescale 0 0;
P_0x55fb2c890a00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc1bf60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc1bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf9a8b0 .functor OR 1, L_0x55fb2cf9a560, L_0x55fb2cf9a7d0, C4<0>, C4<0>;
v0x55fb2cc1c910_0 .net "S", 0 0, L_0x55fb2cf9a640;  1 drivers
v0x55fb2cc1c9b0_0 .net "a", 0 0, L_0x55fb2cf9a940;  1 drivers
v0x55fb2cc1ca50_0 .net "b", 0 0, L_0x55fb2cf9ab20;  1 drivers
v0x55fb2cc1caf0_0 .net "c_1", 0 0, L_0x55fb2cf9a560;  1 drivers
v0x55fb2cc1cb90_0 .net "c_2", 0 0, L_0x55fb2cf9a7d0;  1 drivers
v0x55fb2cc1cc30_0 .net "cin", 0 0, L_0x55fb2cf9ace0;  1 drivers
v0x55fb2cc1ccd0_0 .net "cout", 0 0, L_0x55fb2cf9a8b0;  1 drivers
v0x55fb2cc1cd70_0 .net "h_1_out", 0 0, L_0x55fb2cf9a4b0;  1 drivers
S_0x55fb2cc1c0f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc1bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9a4b0 .functor XOR 1, L_0x55fb2cf9a940, L_0x55fb2cf9ab20, C4<0>, C4<0>;
L_0x55fb2cf9a560 .functor AND 1, L_0x55fb2cf9a940, L_0x55fb2cf9ab20, C4<1>, C4<1>;
v0x55fb2cc1c280_0 .net "S", 0 0, L_0x55fb2cf9a4b0;  alias, 1 drivers
v0x55fb2cc1c320_0 .net "a", 0 0, L_0x55fb2cf9a940;  alias, 1 drivers
v0x55fb2cc1c3c0_0 .net "b", 0 0, L_0x55fb2cf9ab20;  alias, 1 drivers
v0x55fb2cc1c460_0 .net "cout", 0 0, L_0x55fb2cf9a560;  alias, 1 drivers
S_0x55fb2cc1c500 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc1bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9a640 .functor XOR 1, L_0x55fb2cf9a4b0, L_0x55fb2cf9ace0, C4<0>, C4<0>;
L_0x55fb2cf9a7d0 .functor AND 1, L_0x55fb2cf9a4b0, L_0x55fb2cf9ace0, C4<1>, C4<1>;
v0x55fb2cc1c690_0 .net "S", 0 0, L_0x55fb2cf9a640;  alias, 1 drivers
v0x55fb2cc1c730_0 .net "a", 0 0, L_0x55fb2cf9a4b0;  alias, 1 drivers
v0x55fb2cc1c7d0_0 .net "b", 0 0, L_0x55fb2cf9ace0;  alias, 1 drivers
v0x55fb2cc1c870_0 .net "cout", 0 0, L_0x55fb2cf9a7d0;  alias, 1 drivers
S_0x55fb2cc1ce10 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc1ad90;
 .timescale 0 0;
P_0x55fb2caac5a0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc1cfa0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc1ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c8353c0 .functor OR 1, L_0x55fb2cf9aea0, L_0x55fb2c9d8630, C4<0>, C4<0>;
v0x55fb2cc1d950_0 .net "S", 0 0, L_0x55fb2cf9af30;  1 drivers
v0x55fb2cc1d9f0_0 .net "a", 0 0, L_0x55fb2caf7540;  1 drivers
v0x55fb2cc1da90_0 .net "b", 0 0, L_0x55fb2c32a550;  1 drivers
v0x55fb2cc1db30_0 .net "c_1", 0 0, L_0x55fb2cf9aea0;  1 drivers
v0x55fb2cc1dbd0_0 .net "c_2", 0 0, L_0x55fb2c9d8630;  1 drivers
v0x55fb2cc1dc70_0 .net "cin", 0 0, L_0x55fb2c332d50;  1 drivers
v0x55fb2cc1dd10_0 .net "cout", 0 0, L_0x55fb2c8353c0;  1 drivers
v0x55fb2cc1ddb0_0 .net "h_1_out", 0 0, L_0x55fb2cf9ae10;  1 drivers
S_0x55fb2cc1d130 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc1cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9ae10 .functor XOR 1, L_0x55fb2caf7540, L_0x55fb2c32a550, C4<0>, C4<0>;
L_0x55fb2cf9aea0 .functor AND 1, L_0x55fb2caf7540, L_0x55fb2c32a550, C4<1>, C4<1>;
v0x55fb2cc1d2c0_0 .net "S", 0 0, L_0x55fb2cf9ae10;  alias, 1 drivers
v0x55fb2cc1d360_0 .net "a", 0 0, L_0x55fb2caf7540;  alias, 1 drivers
v0x55fb2cc1d400_0 .net "b", 0 0, L_0x55fb2c32a550;  alias, 1 drivers
v0x55fb2cc1d4a0_0 .net "cout", 0 0, L_0x55fb2cf9aea0;  alias, 1 drivers
S_0x55fb2cc1d540 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc1cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf9af30 .functor XOR 1, L_0x55fb2cf9ae10, L_0x55fb2c332d50, C4<0>, C4<0>;
L_0x55fb2c9d8630 .functor AND 1, L_0x55fb2cf9ae10, L_0x55fb2c332d50, C4<1>, C4<1>;
v0x55fb2cc1d6d0_0 .net "S", 0 0, L_0x55fb2cf9af30;  alias, 1 drivers
v0x55fb2cc1d770_0 .net "a", 0 0, L_0x55fb2cf9ae10;  alias, 1 drivers
v0x55fb2cc1d810_0 .net "b", 0 0, L_0x55fb2c332d50;  alias, 1 drivers
v0x55fb2cc1d8b0_0 .net "cout", 0 0, L_0x55fb2c9d8630;  alias, 1 drivers
S_0x55fb2cc1de50 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc1ad90;
 .timescale 0 0;
P_0x55fb2c980ce0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc1dfe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc1de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c929690 .functor OR 1, L_0x55fb2c85bc90, L_0x55fb2caa4fe0, C4<0>, C4<0>;
v0x55fb2cc1e990_0 .net "S", 0 0, L_0x55fb2caf5320;  1 drivers
v0x55fb2cc1ea30_0 .net "a", 0 0, L_0x55fb2c320ff0;  1 drivers
v0x55fb2cc1ead0_0 .net "b", 0 0, L_0x55fb2c45e6c0;  1 drivers
v0x55fb2cc1eb70_0 .net "c_1", 0 0, L_0x55fb2c85bc90;  1 drivers
v0x55fb2cc1ec10_0 .net "c_2", 0 0, L_0x55fb2caa4fe0;  1 drivers
v0x55fb2cc1ecb0_0 .net "cin", 0 0, L_0x55fb2c46e400;  1 drivers
v0x55fb2cc1ed50_0 .net "cout", 0 0, L_0x55fb2c929690;  1 drivers
v0x55fb2cc1edf0_0 .net "h_1_out", 0 0, L_0x55fb2c449050;  1 drivers
S_0x55fb2cc1e170 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc1dfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c449050 .functor XOR 1, L_0x55fb2c320ff0, L_0x55fb2c45e6c0, C4<0>, C4<0>;
L_0x55fb2c85bc90 .functor AND 1, L_0x55fb2c320ff0, L_0x55fb2c45e6c0, C4<1>, C4<1>;
v0x55fb2cc1e300_0 .net "S", 0 0, L_0x55fb2c449050;  alias, 1 drivers
v0x55fb2cc1e3a0_0 .net "a", 0 0, L_0x55fb2c320ff0;  alias, 1 drivers
v0x55fb2cc1e440_0 .net "b", 0 0, L_0x55fb2c45e6c0;  alias, 1 drivers
v0x55fb2cc1e4e0_0 .net "cout", 0 0, L_0x55fb2c85bc90;  alias, 1 drivers
S_0x55fb2cc1e580 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc1dfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2caf5320 .functor XOR 1, L_0x55fb2c449050, L_0x55fb2c46e400, C4<0>, C4<0>;
L_0x55fb2caa4fe0 .functor AND 1, L_0x55fb2c449050, L_0x55fb2c46e400, C4<1>, C4<1>;
v0x55fb2cc1e710_0 .net "S", 0 0, L_0x55fb2caf5320;  alias, 1 drivers
v0x55fb2cc1e7b0_0 .net "a", 0 0, L_0x55fb2c449050;  alias, 1 drivers
v0x55fb2cc1e850_0 .net "b", 0 0, L_0x55fb2c46e400;  alias, 1 drivers
v0x55fb2cc1e8f0_0 .net "cout", 0 0, L_0x55fb2caa4fe0;  alias, 1 drivers
S_0x55fb2cc22b40 .scope module, "dut3" "karatsuba_4" 2 192, 2 118 0, S_0x55fb2cbb3560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cfaaee0 .functor BUFZ 4, L_0x55fb2cfa8cc0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cfab540 .functor BUFZ 4, L_0x55fb2cfaadb0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cfc6770 .functor XOR 1, L_0x55fb2cfbc7c0, L_0x55fb2cfbd6a0, C4<0>, C4<0>;
o0x7fd0c51ef748 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cfc8a60 .functor BUFZ 4, o0x7fd0c51ef748, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cfc90a0 .functor BUFZ 4, L_0x55fb2cfc89c0, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c51ef928 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2cfcc360 .functor BUFZ 4, o0x7fd0c51ef928, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cfcc510 .functor BUFZ 6, L_0x55fb2cfcbe50, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2cc941c0_0 .net "X", 3 0, L_0x55fb2cfa8cc0;  alias, 1 drivers
v0x55fb2cc94280_0 .net "Xe", 1 0, L_0x55fb2cfab2d0;  1 drivers
v0x55fb2cc94340_0 .net "Xn", 1 0, L_0x55fb2cfab1a0;  1 drivers
v0x55fb2cc943e0_0 .net "Y", 3 0, L_0x55fb2cfaadb0;  alias, 1 drivers
v0x55fb2cc944a0_0 .net "Ye", 1 0, L_0x55fb2cfab4a0;  1 drivers
v0x55fb2cc94600_0 .net "Yn", 1 0, L_0x55fb2cfab370;  1 drivers
v0x55fb2cc946c0_0 .net "Z", 7 0, o0x7fd0c521cae8;  alias, 0 drivers
v0x55fb2cc94780_0 .net *"_ivl_23", 3 0, L_0x55fb2cfc8a60;  1 drivers
v0x55fb2cc94840_0 .net *"_ivl_27", 3 0, L_0x55fb2cfc90a0;  1 drivers
v0x55fb2cc949b0_0 .net *"_ivl_35", 3 0, L_0x55fb2cfcc360;  1 drivers
v0x55fb2cc94a90_0 .net *"_ivl_39", 5 0, L_0x55fb2cfcc510;  1 drivers
v0x55fb2cc94b70_0 .net *"_ivl_4", 3 0, L_0x55fb2cfaaee0;  1 drivers
v0x55fb2cc94c50_0 .net *"_ivl_9", 3 0, L_0x55fb2cfab540;  1 drivers
L_0x7fd0c5139c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc94d30_0 .net "add", 0 0, L_0x7fd0c5139c90;  1 drivers
L_0x7fd0c5139ff0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51f24d8 .resolv tri, L_0x7fd0c5139ff0, L_0x55fb2cfc8db0;
v0x55fb2cc94ee0_0 .net8 "big_z0", 5 0, RS_0x7fd0c51f24d8;  2 drivers
v0x55fb2cc94fa0_0 .net "big_z0_z1", 5 0, L_0x55fb2cfcbe50;  1 drivers
L_0x7fd0c513a038 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5203008 .resolv tri, L_0x7fd0c513a038, L_0x55fb2cfc8fb0;
v0x55fb2cc95060_0 .net8 "big_z1", 5 0, RS_0x7fd0c5203008;  2 drivers
L_0x7fd0c513a0c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51f5d48 .resolv tri, L_0x7fd0c513a0c8, L_0x55fb2cfcc420;
v0x55fb2cc95250_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c51f5d48;  2 drivers
L_0x7fd0c513a080 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51f5d18 .resolv tri, L_0x7fd0c513a080, L_0x55fb2cfcbef0;
v0x55fb2cc95310_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c51f5d18;  2 drivers
v0x55fb2cc953b0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cfcc170;  1 drivers
v0x55fb2cc95450_0 .net "cout_z1", 0 0, L_0x55fb2cfc8c00;  1 drivers
v0x55fb2cc95540_0 .net "cout_z1_1", 0 0, L_0x55fb2cfc6910;  1 drivers
v0x55fb2cc95630_0 .net "dummy_cout", 0 0, L_0x55fb2cfd0730;  1 drivers
v0x55fb2cc956d0_0 .net "signX", 0 0, L_0x55fb2cfbc7c0;  1 drivers
v0x55fb2cc957c0_0 .net "signY", 0 0, L_0x55fb2cfbd6a0;  1 drivers
v0x55fb2cc958b0_0 .net "sign_z3", 0 0, L_0x55fb2cfc6770;  1 drivers
L_0x7fd0c5139c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc95950_0 .net "sub", 0 0, L_0x7fd0c5139c48;  1 drivers
v0x55fb2cc95b00_0 .net "z", 7 0, L_0x55fb2cfd01e0;  1 drivers
v0x55fb2cc95ba0_0 .net "z0", 3 0, o0x7fd0c51ef748;  0 drivers
v0x55fb2cc95c40_0 .net "z1", 3 0, L_0x55fb2cfc89c0;  1 drivers
v0x55fb2cc95ce0_0 .net "z1_1", 3 0, L_0x55fb2cfc66d0;  1 drivers
v0x55fb2cc95da0_0 .net "z2", 3 0, o0x7fd0c51ef928;  0 drivers
o0x7fd0c51f0c18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2cc95e60_0 .net "z3", 3 0, o0x7fd0c51f0c18;  0 drivers
v0x55fb2cc96180_0 .net "z3_1", 1 0, L_0x55fb2cfbc5f0;  1 drivers
v0x55fb2cc96240_0 .net "z3_2", 1 0, L_0x55fb2cfbd4d0;  1 drivers
L_0x55fb2cfab1a0 .part L_0x55fb2cfaaee0, 2, 2;
L_0x55fb2cfab2d0 .part L_0x55fb2cfaaee0, 0, 2;
L_0x55fb2cfab370 .part L_0x55fb2cfab540, 2, 2;
L_0x55fb2cfab4a0 .part L_0x55fb2cfab540, 0, 2;
L_0x55fb2cfc8db0 .part/pv L_0x55fb2cfc8a60, 0, 4, 6;
L_0x55fb2cfc8fb0 .part/pv L_0x55fb2cfc90a0, 2, 4, 6;
L_0x55fb2cfcbef0 .part/pv L_0x55fb2cfcc360, 4, 4, 8;
L_0x55fb2cfcc420 .part/pv L_0x55fb2cfcc510, 0, 6, 8;
S_0x55fb2cc22cd0 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c700c00 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513d7a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfc46d0 .functor XOR 4, L_0x7fd0c513d7a0, o0x7fd0c51ef928, C4<0000>, C4<0000>;
v0x55fb2cc27320_0 .net *"_ivl_0", 3 0, L_0x7fd0c513d7a0;  1 drivers
v0x55fb2cc273c0_0 .net "a", 3 0, o0x7fd0c51ef748;  alias, 0 drivers
v0x55fb2cc27460_0 .net "a_or_s", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc27500_0 .net "b", 3 0, o0x7fd0c51ef928;  alias, 0 drivers
v0x55fb2cc275a0_0 .net "cout", 0 0, L_0x55fb2cfc6910;  alias, 1 drivers
v0x55fb2cc27640_0 .net "input_b", 3 0, L_0x55fb2cfc46d0;  1 drivers
v0x55fb2cc276e0_0 .net "out", 3 0, L_0x55fb2cfc66d0;  alias, 1 drivers
S_0x55fb2cc22e60 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc22cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c6dedd0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc26f60_0 .net "S", 3 0, L_0x55fb2cfc66d0;  alias, 1 drivers
v0x55fb2cc27000_0 .net "a", 3 0, o0x7fd0c51ef748;  alias, 0 drivers
v0x55fb2cc270a0_0 .net "b", 3 0, L_0x55fb2cfc46d0;  alias, 1 drivers
v0x55fb2cc27140_0 .net "carin", 3 0, L_0x55fb2cfc67e0;  1 drivers
v0x55fb2cc271e0_0 .net "cin", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc27280_0 .net "cout", 0 0, L_0x55fb2cfc6910;  alias, 1 drivers
L_0x55fb2cfc4ed0 .part o0x7fd0c51ef748, 1, 1;
L_0x55fb2cfc5090 .part L_0x55fb2cfc46d0, 1, 1;
L_0x55fb2cfc51c0 .part L_0x55fb2cfc67e0, 0, 1;
L_0x55fb2cfc5600 .part o0x7fd0c51ef748, 2, 1;
L_0x55fb2cfc5730 .part L_0x55fb2cfc46d0, 2, 1;
L_0x55fb2cfc58f0 .part L_0x55fb2cfc67e0, 1, 1;
L_0x55fb2cfc5d80 .part o0x7fd0c51ef748, 3, 1;
L_0x55fb2cfc5eb0 .part L_0x55fb2cfc46d0, 3, 1;
L_0x55fb2cfc6030 .part L_0x55fb2cfc67e0, 2, 1;
L_0x55fb2cfc6470 .part o0x7fd0c51ef748, 0, 1;
L_0x55fb2cfc65a0 .part L_0x55fb2cfc46d0, 0, 1;
L_0x55fb2cfc66d0 .concat8 [ 1 1 1 1], L_0x55fb2cfc6240, L_0x55fb2cfc4c50, L_0x55fb2cfc53d0, L_0x55fb2cfc5b00;
L_0x55fb2cfc67e0 .concat8 [ 1 1 1 1], L_0x55fb2cfc6400, L_0x55fb2cfc4e60, L_0x55fb2cfc5590, L_0x55fb2cfc5d10;
L_0x55fb2cfc6910 .part L_0x55fb2cfc67e0, 3, 1;
S_0x55fb2cc22ff0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc22e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc6400 .functor OR 1, L_0x55fb2cfc61d0, L_0x55fb2cfc6390, C4<0>, C4<0>;
v0x55fb2cc239a0_0 .net "S", 0 0, L_0x55fb2cfc6240;  1 drivers
v0x55fb2cc23a40_0 .net "a", 0 0, L_0x55fb2cfc6470;  1 drivers
v0x55fb2cc23ae0_0 .net "b", 0 0, L_0x55fb2cfc65a0;  1 drivers
v0x55fb2cc23b80_0 .net "c_1", 0 0, L_0x55fb2cfc61d0;  1 drivers
v0x55fb2cc23c20_0 .net "c_2", 0 0, L_0x55fb2cfc6390;  1 drivers
v0x55fb2cc23cc0_0 .net "cin", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc23d60_0 .net "cout", 0 0, L_0x55fb2cfc6400;  1 drivers
v0x55fb2cc23e00_0 .net "h_1_out", 0 0, L_0x55fb2cfc6160;  1 drivers
S_0x55fb2cc23180 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc22ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc6160 .functor XOR 1, L_0x55fb2cfc6470, L_0x55fb2cfc65a0, C4<0>, C4<0>;
L_0x55fb2cfc61d0 .functor AND 1, L_0x55fb2cfc6470, L_0x55fb2cfc65a0, C4<1>, C4<1>;
v0x55fb2cc23310_0 .net "S", 0 0, L_0x55fb2cfc6160;  alias, 1 drivers
v0x55fb2cc233b0_0 .net "a", 0 0, L_0x55fb2cfc6470;  alias, 1 drivers
v0x55fb2cc23450_0 .net "b", 0 0, L_0x55fb2cfc65a0;  alias, 1 drivers
v0x55fb2cc234f0_0 .net "cout", 0 0, L_0x55fb2cfc61d0;  alias, 1 drivers
S_0x55fb2cc23590 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc22ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc6240 .functor XOR 1, L_0x55fb2cfc6160, L_0x7fd0c5139c90, C4<0>, C4<0>;
L_0x55fb2cfc6390 .functor AND 1, L_0x55fb2cfc6160, L_0x7fd0c5139c90, C4<1>, C4<1>;
v0x55fb2cc23720_0 .net "S", 0 0, L_0x55fb2cfc6240;  alias, 1 drivers
v0x55fb2cc237c0_0 .net "a", 0 0, L_0x55fb2cfc6160;  alias, 1 drivers
v0x55fb2cc23860_0 .net "b", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc23900_0 .net "cout", 0 0, L_0x55fb2cfc6390;  alias, 1 drivers
S_0x55fb2cc23ea0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc22e60;
 .timescale 0 0;
P_0x55fb2c6c5990 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc24030 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc23ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc4e60 .functor OR 1, L_0x55fb2cfc4b90, L_0x55fb2cfc4da0, C4<0>, C4<0>;
v0x55fb2cc249e0_0 .net "S", 0 0, L_0x55fb2cfc4c50;  1 drivers
v0x55fb2cc24a80_0 .net "a", 0 0, L_0x55fb2cfc4ed0;  1 drivers
v0x55fb2cc24b20_0 .net "b", 0 0, L_0x55fb2cfc5090;  1 drivers
v0x55fb2cc24bc0_0 .net "c_1", 0 0, L_0x55fb2cfc4b90;  1 drivers
v0x55fb2cc24c60_0 .net "c_2", 0 0, L_0x55fb2cfc4da0;  1 drivers
v0x55fb2cc24d00_0 .net "cin", 0 0, L_0x55fb2cfc51c0;  1 drivers
v0x55fb2cc24da0_0 .net "cout", 0 0, L_0x55fb2cfc4e60;  1 drivers
v0x55fb2cc24e40_0 .net "h_1_out", 0 0, L_0x55fb2cfc4a80;  1 drivers
S_0x55fb2cc241c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc24030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc4a80 .functor XOR 1, L_0x55fb2cfc4ed0, L_0x55fb2cfc5090, C4<0>, C4<0>;
L_0x55fb2cfc4b90 .functor AND 1, L_0x55fb2cfc4ed0, L_0x55fb2cfc5090, C4<1>, C4<1>;
v0x55fb2cc24350_0 .net "S", 0 0, L_0x55fb2cfc4a80;  alias, 1 drivers
v0x55fb2cc243f0_0 .net "a", 0 0, L_0x55fb2cfc4ed0;  alias, 1 drivers
v0x55fb2cc24490_0 .net "b", 0 0, L_0x55fb2cfc5090;  alias, 1 drivers
v0x55fb2cc24530_0 .net "cout", 0 0, L_0x55fb2cfc4b90;  alias, 1 drivers
S_0x55fb2cc245d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc24030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc4c50 .functor XOR 1, L_0x55fb2cfc4a80, L_0x55fb2cfc51c0, C4<0>, C4<0>;
L_0x55fb2cfc4da0 .functor AND 1, L_0x55fb2cfc4a80, L_0x55fb2cfc51c0, C4<1>, C4<1>;
v0x55fb2cc24760_0 .net "S", 0 0, L_0x55fb2cfc4c50;  alias, 1 drivers
v0x55fb2cc24800_0 .net "a", 0 0, L_0x55fb2cfc4a80;  alias, 1 drivers
v0x55fb2cc248a0_0 .net "b", 0 0, L_0x55fb2cfc51c0;  alias, 1 drivers
v0x55fb2cc24940_0 .net "cout", 0 0, L_0x55fb2cfc4da0;  alias, 1 drivers
S_0x55fb2cc24ee0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc22e60;
 .timescale 0 0;
P_0x55fb2c74b200 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc25070 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc24ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc5590 .functor OR 1, L_0x55fb2cfc5360, L_0x55fb2cfc54d0, C4<0>, C4<0>;
v0x55fb2cc25a20_0 .net "S", 0 0, L_0x55fb2cfc53d0;  1 drivers
v0x55fb2cc25ac0_0 .net "a", 0 0, L_0x55fb2cfc5600;  1 drivers
v0x55fb2cc25b60_0 .net "b", 0 0, L_0x55fb2cfc5730;  1 drivers
v0x55fb2cc25c00_0 .net "c_1", 0 0, L_0x55fb2cfc5360;  1 drivers
v0x55fb2cc25ca0_0 .net "c_2", 0 0, L_0x55fb2cfc54d0;  1 drivers
v0x55fb2cc25d40_0 .net "cin", 0 0, L_0x55fb2cfc58f0;  1 drivers
v0x55fb2cc25de0_0 .net "cout", 0 0, L_0x55fb2cfc5590;  1 drivers
v0x55fb2cc25e80_0 .net "h_1_out", 0 0, L_0x55fb2cfc52f0;  1 drivers
S_0x55fb2cc25200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc25070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc52f0 .functor XOR 1, L_0x55fb2cfc5600, L_0x55fb2cfc5730, C4<0>, C4<0>;
L_0x55fb2cfc5360 .functor AND 1, L_0x55fb2cfc5600, L_0x55fb2cfc5730, C4<1>, C4<1>;
v0x55fb2cc25390_0 .net "S", 0 0, L_0x55fb2cfc52f0;  alias, 1 drivers
v0x55fb2cc25430_0 .net "a", 0 0, L_0x55fb2cfc5600;  alias, 1 drivers
v0x55fb2cc254d0_0 .net "b", 0 0, L_0x55fb2cfc5730;  alias, 1 drivers
v0x55fb2cc25570_0 .net "cout", 0 0, L_0x55fb2cfc5360;  alias, 1 drivers
S_0x55fb2cc25610 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc25070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc53d0 .functor XOR 1, L_0x55fb2cfc52f0, L_0x55fb2cfc58f0, C4<0>, C4<0>;
L_0x55fb2cfc54d0 .functor AND 1, L_0x55fb2cfc52f0, L_0x55fb2cfc58f0, C4<1>, C4<1>;
v0x55fb2cc257a0_0 .net "S", 0 0, L_0x55fb2cfc53d0;  alias, 1 drivers
v0x55fb2cc25840_0 .net "a", 0 0, L_0x55fb2cfc52f0;  alias, 1 drivers
v0x55fb2cc258e0_0 .net "b", 0 0, L_0x55fb2cfc58f0;  alias, 1 drivers
v0x55fb2cc25980_0 .net "cout", 0 0, L_0x55fb2cfc54d0;  alias, 1 drivers
S_0x55fb2cc25f20 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc22e60;
 .timescale 0 0;
P_0x55fb2c738b60 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc260b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc25f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc5d10 .functor OR 1, L_0x55fb2cfc5a90, L_0x55fb2cfc5c50, C4<0>, C4<0>;
v0x55fb2cc26a60_0 .net "S", 0 0, L_0x55fb2cfc5b00;  1 drivers
v0x55fb2cc26b00_0 .net "a", 0 0, L_0x55fb2cfc5d80;  1 drivers
v0x55fb2cc26ba0_0 .net "b", 0 0, L_0x55fb2cfc5eb0;  1 drivers
v0x55fb2cc26c40_0 .net "c_1", 0 0, L_0x55fb2cfc5a90;  1 drivers
v0x55fb2cc26ce0_0 .net "c_2", 0 0, L_0x55fb2cfc5c50;  1 drivers
v0x55fb2cc26d80_0 .net "cin", 0 0, L_0x55fb2cfc6030;  1 drivers
v0x55fb2cc26e20_0 .net "cout", 0 0, L_0x55fb2cfc5d10;  1 drivers
v0x55fb2cc26ec0_0 .net "h_1_out", 0 0, L_0x55fb2cfc5a20;  1 drivers
S_0x55fb2cc26240 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc260b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc5a20 .functor XOR 1, L_0x55fb2cfc5d80, L_0x55fb2cfc5eb0, C4<0>, C4<0>;
L_0x55fb2cfc5a90 .functor AND 1, L_0x55fb2cfc5d80, L_0x55fb2cfc5eb0, C4<1>, C4<1>;
v0x55fb2cc263d0_0 .net "S", 0 0, L_0x55fb2cfc5a20;  alias, 1 drivers
v0x55fb2cc26470_0 .net "a", 0 0, L_0x55fb2cfc5d80;  alias, 1 drivers
v0x55fb2cc26510_0 .net "b", 0 0, L_0x55fb2cfc5eb0;  alias, 1 drivers
v0x55fb2cc265b0_0 .net "cout", 0 0, L_0x55fb2cfc5a90;  alias, 1 drivers
S_0x55fb2cc26650 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc260b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc5b00 .functor XOR 1, L_0x55fb2cfc5a20, L_0x55fb2cfc6030, C4<0>, C4<0>;
L_0x55fb2cfc5c50 .functor AND 1, L_0x55fb2cfc5a20, L_0x55fb2cfc6030, C4<1>, C4<1>;
v0x55fb2cc267e0_0 .net "S", 0 0, L_0x55fb2cfc5b00;  alias, 1 drivers
v0x55fb2cc26880_0 .net "a", 0 0, L_0x55fb2cfc5a20;  alias, 1 drivers
v0x55fb2cc26920_0 .net "b", 0 0, L_0x55fb2cfc6030;  alias, 1 drivers
v0x55fb2cc269c0_0 .net "cout", 0 0, L_0x55fb2cfc5c50;  alias, 1 drivers
S_0x55fb2cc27780 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c7197f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2cfc6bf0 .functor XOR 4, L_0x55fb2cfc6b50, o0x7fd0c51f0c18, C4<0000>, C4<0000>;
v0x55fb2cc2bdd0_0 .net *"_ivl_0", 3 0, L_0x55fb2cfc6b50;  1 drivers
L_0x7fd0c5139fa8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc2be70_0 .net *"_ivl_3", 2 0, L_0x7fd0c5139fa8;  1 drivers
v0x55fb2cc2bf10_0 .net "a", 3 0, L_0x55fb2cfc66d0;  alias, 1 drivers
v0x55fb2cc2bfb0_0 .net "a_or_s", 0 0, L_0x55fb2cfc6770;  alias, 1 drivers
v0x55fb2cc2c050_0 .net "b", 3 0, o0x7fd0c51f0c18;  alias, 0 drivers
v0x55fb2cc2c0f0_0 .net "cout", 0 0, L_0x55fb2cfc8c00;  alias, 1 drivers
v0x55fb2cc2c190_0 .net "input_b", 3 0, L_0x55fb2cfc6bf0;  1 drivers
v0x55fb2cc2c230_0 .net "out", 3 0, L_0x55fb2cfc89c0;  alias, 1 drivers
L_0x55fb2cfc6b50 .concat [ 1 3 0 0], L_0x55fb2cfc6770, L_0x7fd0c5139fa8;
S_0x55fb2cc27910 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc27780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c62efd0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc2ba10_0 .net "S", 3 0, L_0x55fb2cfc89c0;  alias, 1 drivers
v0x55fb2cc2bab0_0 .net "a", 3 0, L_0x55fb2cfc66d0;  alias, 1 drivers
v0x55fb2cc2bb50_0 .net "b", 3 0, L_0x55fb2cfc6bf0;  alias, 1 drivers
v0x55fb2cc2bbf0_0 .net "carin", 3 0, L_0x55fb2cfc8ad0;  1 drivers
v0x55fb2cc2bc90_0 .net "cin", 0 0, L_0x55fb2cfc6770;  alias, 1 drivers
v0x55fb2cc2bd30_0 .net "cout", 0 0, L_0x55fb2cfc8c00;  alias, 1 drivers
L_0x55fb2cfc7100 .part L_0x55fb2cfc66d0, 1, 1;
L_0x55fb2cfc7230 .part L_0x55fb2cfc6bf0, 1, 1;
L_0x55fb2cfc7360 .part L_0x55fb2cfc8ad0, 0, 1;
L_0x55fb2cfc77f0 .part L_0x55fb2cfc66d0, 2, 1;
L_0x55fb2cfc7920 .part L_0x55fb2cfc6bf0, 2, 1;
L_0x55fb2cfc7ae0 .part L_0x55fb2cfc8ad0, 1, 1;
L_0x55fb2cfc7f70 .part L_0x55fb2cfc66d0, 3, 1;
L_0x55fb2cfc81b0 .part L_0x55fb2cfc6bf0, 3, 1;
L_0x55fb2cfc82a0 .part L_0x55fb2cfc8ad0, 2, 1;
L_0x55fb2cfc87f0 .part L_0x55fb2cfc66d0, 0, 1;
L_0x55fb2cfc8890 .part L_0x55fb2cfc6bf0, 0, 1;
L_0x55fb2cfc89c0 .concat8 [ 1 1 1 1], L_0x55fb2cfc84b0, L_0x55fb2cfc6e80, L_0x55fb2cfc7570, L_0x55fb2cfc7cf0;
L_0x55fb2cfc8ad0 .concat8 [ 1 1 1 1], L_0x55fb2cfc8780, L_0x55fb2cfc7090, L_0x55fb2cfc7780, L_0x55fb2cfc7f00;
L_0x55fb2cfc8c00 .part L_0x55fb2cfc8ad0, 3, 1;
S_0x55fb2cc27aa0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc27910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc8780 .functor OR 1, L_0x55fb2cfc8440, L_0x55fb2cfc8600, C4<0>, C4<0>;
v0x55fb2cc28450_0 .net "S", 0 0, L_0x55fb2cfc84b0;  1 drivers
v0x55fb2cc284f0_0 .net "a", 0 0, L_0x55fb2cfc87f0;  1 drivers
v0x55fb2cc28590_0 .net "b", 0 0, L_0x55fb2cfc8890;  1 drivers
v0x55fb2cc28630_0 .net "c_1", 0 0, L_0x55fb2cfc8440;  1 drivers
v0x55fb2cc286d0_0 .net "c_2", 0 0, L_0x55fb2cfc8600;  1 drivers
v0x55fb2cc28770_0 .net "cin", 0 0, L_0x55fb2cfc6770;  alias, 1 drivers
v0x55fb2cc28810_0 .net "cout", 0 0, L_0x55fb2cfc8780;  1 drivers
v0x55fb2cc288b0_0 .net "h_1_out", 0 0, L_0x55fb2cfc83d0;  1 drivers
S_0x55fb2cc27c30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc27aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc83d0 .functor XOR 1, L_0x55fb2cfc87f0, L_0x55fb2cfc8890, C4<0>, C4<0>;
L_0x55fb2cfc8440 .functor AND 1, L_0x55fb2cfc87f0, L_0x55fb2cfc8890, C4<1>, C4<1>;
v0x55fb2cc27dc0_0 .net "S", 0 0, L_0x55fb2cfc83d0;  alias, 1 drivers
v0x55fb2cc27e60_0 .net "a", 0 0, L_0x55fb2cfc87f0;  alias, 1 drivers
v0x55fb2cc27f00_0 .net "b", 0 0, L_0x55fb2cfc8890;  alias, 1 drivers
v0x55fb2cc27fa0_0 .net "cout", 0 0, L_0x55fb2cfc8440;  alias, 1 drivers
S_0x55fb2cc28040 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc27aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc84b0 .functor XOR 1, L_0x55fb2cfc83d0, L_0x55fb2cfc6770, C4<0>, C4<0>;
L_0x55fb2cfc8600 .functor AND 1, L_0x55fb2cfc83d0, L_0x55fb2cfc6770, C4<1>, C4<1>;
v0x55fb2cc281d0_0 .net "S", 0 0, L_0x55fb2cfc84b0;  alias, 1 drivers
v0x55fb2cc28270_0 .net "a", 0 0, L_0x55fb2cfc83d0;  alias, 1 drivers
v0x55fb2cc28310_0 .net "b", 0 0, L_0x55fb2cfc6770;  alias, 1 drivers
v0x55fb2cc283b0_0 .net "cout", 0 0, L_0x55fb2cfc8600;  alias, 1 drivers
S_0x55fb2cc28950 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc27910;
 .timescale 0 0;
P_0x55fb2c5c6a50 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc28ae0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc28950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc7090 .functor OR 1, L_0x55fb2cfc6dc0, L_0x55fb2cfc6fd0, C4<0>, C4<0>;
v0x55fb2cc29490_0 .net "S", 0 0, L_0x55fb2cfc6e80;  1 drivers
v0x55fb2cc29530_0 .net "a", 0 0, L_0x55fb2cfc7100;  1 drivers
v0x55fb2cc295d0_0 .net "b", 0 0, L_0x55fb2cfc7230;  1 drivers
v0x55fb2cc29670_0 .net "c_1", 0 0, L_0x55fb2cfc6dc0;  1 drivers
v0x55fb2cc29710_0 .net "c_2", 0 0, L_0x55fb2cfc6fd0;  1 drivers
v0x55fb2cc297b0_0 .net "cin", 0 0, L_0x55fb2cfc7360;  1 drivers
v0x55fb2cc29850_0 .net "cout", 0 0, L_0x55fb2cfc7090;  1 drivers
v0x55fb2cc298f0_0 .net "h_1_out", 0 0, L_0x55fb2cfc6cb0;  1 drivers
S_0x55fb2cc28c70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc28ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc6cb0 .functor XOR 1, L_0x55fb2cfc7100, L_0x55fb2cfc7230, C4<0>, C4<0>;
L_0x55fb2cfc6dc0 .functor AND 1, L_0x55fb2cfc7100, L_0x55fb2cfc7230, C4<1>, C4<1>;
v0x55fb2cc28e00_0 .net "S", 0 0, L_0x55fb2cfc6cb0;  alias, 1 drivers
v0x55fb2cc28ea0_0 .net "a", 0 0, L_0x55fb2cfc7100;  alias, 1 drivers
v0x55fb2cc28f40_0 .net "b", 0 0, L_0x55fb2cfc7230;  alias, 1 drivers
v0x55fb2cc28fe0_0 .net "cout", 0 0, L_0x55fb2cfc6dc0;  alias, 1 drivers
S_0x55fb2cc29080 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc28ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc6e80 .functor XOR 1, L_0x55fb2cfc6cb0, L_0x55fb2cfc7360, C4<0>, C4<0>;
L_0x55fb2cfc6fd0 .functor AND 1, L_0x55fb2cfc6cb0, L_0x55fb2cfc7360, C4<1>, C4<1>;
v0x55fb2cc29210_0 .net "S", 0 0, L_0x55fb2cfc6e80;  alias, 1 drivers
v0x55fb2cc292b0_0 .net "a", 0 0, L_0x55fb2cfc6cb0;  alias, 1 drivers
v0x55fb2cc29350_0 .net "b", 0 0, L_0x55fb2cfc7360;  alias, 1 drivers
v0x55fb2cc293f0_0 .net "cout", 0 0, L_0x55fb2cfc6fd0;  alias, 1 drivers
S_0x55fb2cc29990 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc27910;
 .timescale 0 0;
P_0x55fb2c653770 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc29b20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc29990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc7780 .functor OR 1, L_0x55fb2cfc7500, L_0x55fb2cfc76c0, C4<0>, C4<0>;
v0x55fb2cc2a4d0_0 .net "S", 0 0, L_0x55fb2cfc7570;  1 drivers
v0x55fb2cc2a570_0 .net "a", 0 0, L_0x55fb2cfc77f0;  1 drivers
v0x55fb2cc2a610_0 .net "b", 0 0, L_0x55fb2cfc7920;  1 drivers
v0x55fb2cc2a6b0_0 .net "c_1", 0 0, L_0x55fb2cfc7500;  1 drivers
v0x55fb2cc2a750_0 .net "c_2", 0 0, L_0x55fb2cfc76c0;  1 drivers
v0x55fb2cc2a7f0_0 .net "cin", 0 0, L_0x55fb2cfc7ae0;  1 drivers
v0x55fb2cc2a890_0 .net "cout", 0 0, L_0x55fb2cfc7780;  1 drivers
v0x55fb2cc2a930_0 .net "h_1_out", 0 0, L_0x55fb2cfc7490;  1 drivers
S_0x55fb2cc29cb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc29b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc7490 .functor XOR 1, L_0x55fb2cfc77f0, L_0x55fb2cfc7920, C4<0>, C4<0>;
L_0x55fb2cfc7500 .functor AND 1, L_0x55fb2cfc77f0, L_0x55fb2cfc7920, C4<1>, C4<1>;
v0x55fb2cc29e40_0 .net "S", 0 0, L_0x55fb2cfc7490;  alias, 1 drivers
v0x55fb2cc29ee0_0 .net "a", 0 0, L_0x55fb2cfc77f0;  alias, 1 drivers
v0x55fb2cc29f80_0 .net "b", 0 0, L_0x55fb2cfc7920;  alias, 1 drivers
v0x55fb2cc2a020_0 .net "cout", 0 0, L_0x55fb2cfc7500;  alias, 1 drivers
S_0x55fb2cc2a0c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc29b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc7570 .functor XOR 1, L_0x55fb2cfc7490, L_0x55fb2cfc7ae0, C4<0>, C4<0>;
L_0x55fb2cfc76c0 .functor AND 1, L_0x55fb2cfc7490, L_0x55fb2cfc7ae0, C4<1>, C4<1>;
v0x55fb2cc2a250_0 .net "S", 0 0, L_0x55fb2cfc7570;  alias, 1 drivers
v0x55fb2cc2a2f0_0 .net "a", 0 0, L_0x55fb2cfc7490;  alias, 1 drivers
v0x55fb2cc2a390_0 .net "b", 0 0, L_0x55fb2cfc7ae0;  alias, 1 drivers
v0x55fb2cc2a430_0 .net "cout", 0 0, L_0x55fb2cfc76c0;  alias, 1 drivers
S_0x55fb2cc2a9d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc27910;
 .timescale 0 0;
P_0x55fb2c526310 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc2ab60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc2a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc7f00 .functor OR 1, L_0x55fb2cfc7c80, L_0x55fb2cfc7e40, C4<0>, C4<0>;
v0x55fb2cc2b510_0 .net "S", 0 0, L_0x55fb2cfc7cf0;  1 drivers
v0x55fb2cc2b5b0_0 .net "a", 0 0, L_0x55fb2cfc7f70;  1 drivers
v0x55fb2cc2b650_0 .net "b", 0 0, L_0x55fb2cfc81b0;  1 drivers
v0x55fb2cc2b6f0_0 .net "c_1", 0 0, L_0x55fb2cfc7c80;  1 drivers
v0x55fb2cc2b790_0 .net "c_2", 0 0, L_0x55fb2cfc7e40;  1 drivers
v0x55fb2cc2b830_0 .net "cin", 0 0, L_0x55fb2cfc82a0;  1 drivers
v0x55fb2cc2b8d0_0 .net "cout", 0 0, L_0x55fb2cfc7f00;  1 drivers
v0x55fb2cc2b970_0 .net "h_1_out", 0 0, L_0x55fb2cfc7c10;  1 drivers
S_0x55fb2cc2acf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc2ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc7c10 .functor XOR 1, L_0x55fb2cfc7f70, L_0x55fb2cfc81b0, C4<0>, C4<0>;
L_0x55fb2cfc7c80 .functor AND 1, L_0x55fb2cfc7f70, L_0x55fb2cfc81b0, C4<1>, C4<1>;
v0x55fb2cc2ae80_0 .net "S", 0 0, L_0x55fb2cfc7c10;  alias, 1 drivers
v0x55fb2cc2af20_0 .net "a", 0 0, L_0x55fb2cfc7f70;  alias, 1 drivers
v0x55fb2cc2afc0_0 .net "b", 0 0, L_0x55fb2cfc81b0;  alias, 1 drivers
v0x55fb2cc2b060_0 .net "cout", 0 0, L_0x55fb2cfc7c80;  alias, 1 drivers
S_0x55fb2cc2b100 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc2ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc7cf0 .functor XOR 1, L_0x55fb2cfc7c10, L_0x55fb2cfc82a0, C4<0>, C4<0>;
L_0x55fb2cfc7e40 .functor AND 1, L_0x55fb2cfc7c10, L_0x55fb2cfc82a0, C4<1>, C4<1>;
v0x55fb2cc2b290_0 .net "S", 0 0, L_0x55fb2cfc7cf0;  alias, 1 drivers
v0x55fb2cc2b330_0 .net "a", 0 0, L_0x55fb2cfc7c10;  alias, 1 drivers
v0x55fb2cc2b3d0_0 .net "b", 0 0, L_0x55fb2cfc82a0;  alias, 1 drivers
v0x55fb2cc2b470_0 .net "cout", 0 0, L_0x55fb2cfc7e40;  alias, 1 drivers
S_0x55fb2cc2c2d0 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c599090 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513d7e8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfc9160 .functor XOR 6, L_0x7fd0c513d7e8, RS_0x7fd0c51f24d8, C4<000000>, C4<000000>;
v0x55fb2cc329a0_0 .net *"_ivl_0", 5 0, L_0x7fd0c513d7e8;  1 drivers
v0x55fb2cc32a40_0 .net8 "a", 5 0, RS_0x7fd0c51f24d8;  alias, 2 drivers
v0x55fb2cc32ae0_0 .net "a_or_s", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc32b80_0 .net8 "b", 5 0, RS_0x7fd0c51f24d8;  alias, 2 drivers
v0x55fb2cc32c20_0 .net "cout", 0 0, L_0x55fb2cfcc170;  alias, 1 drivers
v0x55fb2cc32cc0_0 .net "input_b", 5 0, L_0x55fb2cfc9160;  1 drivers
v0x55fb2cc32d60_0 .net "out", 5 0, L_0x55fb2cfcbe50;  alias, 1 drivers
S_0x55fb2cc2c460 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc2c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c58bcd0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2cc325e0_0 .net "S", 5 0, L_0x55fb2cfcbe50;  alias, 1 drivers
v0x55fb2cc32680_0 .net8 "a", 5 0, RS_0x7fd0c51f24d8;  alias, 2 drivers
v0x55fb2cc32720_0 .net "b", 5 0, L_0x55fb2cfc9160;  alias, 1 drivers
v0x55fb2cc327c0_0 .net "carin", 5 0, L_0x55fb2cfcbf90;  1 drivers
v0x55fb2cc32860_0 .net "cin", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc32900_0 .net "cout", 0 0, L_0x55fb2cfcc170;  alias, 1 drivers
L_0x55fb2cfc9620 .part RS_0x7fd0c51f24d8, 1, 1;
L_0x55fb2cfc9750 .part L_0x55fb2cfc9160, 1, 1;
L_0x55fb2cfc9880 .part L_0x55fb2cfcbf90, 0, 1;
L_0x55fb2cfc9d10 .part RS_0x7fd0c51f24d8, 2, 1;
L_0x55fb2cfc9f50 .part L_0x55fb2cfc9160, 2, 1;
L_0x55fb2cfca080 .part L_0x55fb2cfcbf90, 1, 1;
L_0x55fb2cfca510 .part RS_0x7fd0c51f24d8, 3, 1;
L_0x55fb2cfca640 .part L_0x55fb2cfc9160, 3, 1;
L_0x55fb2cfca7c0 .part L_0x55fb2cfcbf90, 2, 1;
L_0x55fb2cfcac50 .part RS_0x7fd0c51f24d8, 4, 1;
L_0x55fb2cfcad80 .part L_0x55fb2cfc9160, 4, 1;
L_0x55fb2cfcaeb0 .part L_0x55fb2cfcbf90, 3, 1;
L_0x55fb2cfcb3a0 .part RS_0x7fd0c51f24d8, 5, 1;
L_0x55fb2cfcb4d0 .part L_0x55fb2cfc9160, 5, 1;
L_0x55fb2cfcb680 .part L_0x55fb2cfcbf90, 4, 1;
L_0x55fb2cfcba50 .part RS_0x7fd0c51f24d8, 0, 1;
L_0x55fb2cfcbc10 .part L_0x55fb2cfc9160, 0, 1;
LS_0x55fb2cfcbe50_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfcb820, L_0x55fb2cfc93a0, L_0x55fb2cfc9a90, L_0x55fb2cfca290;
LS_0x55fb2cfcbe50_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cfca9d0, L_0x55fb2cfcb1c0;
L_0x55fb2cfcbe50 .concat8 [ 4 2 0 0], LS_0x55fb2cfcbe50_0_0, LS_0x55fb2cfcbe50_0_4;
LS_0x55fb2cfcbf90_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfcb9e0, L_0x55fb2cfc95b0, L_0x55fb2cfc9ca0, L_0x55fb2cfca4a0;
LS_0x55fb2cfcbf90_0_4 .concat8 [ 1 1 0 0], L_0x55fb2cfcabe0, L_0x55fb2cfcb330;
L_0x55fb2cfcbf90 .concat8 [ 4 2 0 0], LS_0x55fb2cfcbf90_0_0, LS_0x55fb2cfcbf90_0_4;
L_0x55fb2cfcc170 .part L_0x55fb2cfcbf90, 5, 1;
S_0x55fb2cc2c5f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc2c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcb9e0 .functor OR 1, L_0x55fb2cfcb7b0, L_0x55fb2cfcb970, C4<0>, C4<0>;
v0x55fb2cc2cfa0_0 .net "S", 0 0, L_0x55fb2cfcb820;  1 drivers
v0x55fb2cc2d040_0 .net "a", 0 0, L_0x55fb2cfcba50;  1 drivers
v0x55fb2cc2d0e0_0 .net "b", 0 0, L_0x55fb2cfcbc10;  1 drivers
v0x55fb2cc2d180_0 .net "c_1", 0 0, L_0x55fb2cfcb7b0;  1 drivers
v0x55fb2cc2d220_0 .net "c_2", 0 0, L_0x55fb2cfcb970;  1 drivers
v0x55fb2cc2d2c0_0 .net "cin", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc2d360_0 .net "cout", 0 0, L_0x55fb2cfcb9e0;  1 drivers
v0x55fb2cc2d400_0 .net "h_1_out", 0 0, L_0x55fb2cfcb070;  1 drivers
S_0x55fb2cc2c780 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc2c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcb070 .functor XOR 1, L_0x55fb2cfcba50, L_0x55fb2cfcbc10, C4<0>, C4<0>;
L_0x55fb2cfcb7b0 .functor AND 1, L_0x55fb2cfcba50, L_0x55fb2cfcbc10, C4<1>, C4<1>;
v0x55fb2cc2c910_0 .net "S", 0 0, L_0x55fb2cfcb070;  alias, 1 drivers
v0x55fb2cc2c9b0_0 .net "a", 0 0, L_0x55fb2cfcba50;  alias, 1 drivers
v0x55fb2cc2ca50_0 .net "b", 0 0, L_0x55fb2cfcbc10;  alias, 1 drivers
v0x55fb2cc2caf0_0 .net "cout", 0 0, L_0x55fb2cfcb7b0;  alias, 1 drivers
S_0x55fb2cc2cb90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc2c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcb820 .functor XOR 1, L_0x55fb2cfcb070, L_0x7fd0c5139c90, C4<0>, C4<0>;
L_0x55fb2cfcb970 .functor AND 1, L_0x55fb2cfcb070, L_0x7fd0c5139c90, C4<1>, C4<1>;
v0x55fb2cc2cd20_0 .net "S", 0 0, L_0x55fb2cfcb820;  alias, 1 drivers
v0x55fb2cc2cdc0_0 .net "a", 0 0, L_0x55fb2cfcb070;  alias, 1 drivers
v0x55fb2cc2ce60_0 .net "b", 0 0, L_0x7fd0c5139c90;  alias, 1 drivers
v0x55fb2cc2cf00_0 .net "cout", 0 0, L_0x55fb2cfcb970;  alias, 1 drivers
S_0x55fb2cc2d4a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc2c460;
 .timescale 0 0;
P_0x55fb2c689930 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc2d630 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc2d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc95b0 .functor OR 1, L_0x55fb2cfc92e0, L_0x55fb2cfc94f0, C4<0>, C4<0>;
v0x55fb2cc2dfe0_0 .net "S", 0 0, L_0x55fb2cfc93a0;  1 drivers
v0x55fb2cc2e080_0 .net "a", 0 0, L_0x55fb2cfc9620;  1 drivers
v0x55fb2cc2e120_0 .net "b", 0 0, L_0x55fb2cfc9750;  1 drivers
v0x55fb2cc2e1c0_0 .net "c_1", 0 0, L_0x55fb2cfc92e0;  1 drivers
v0x55fb2cc2e260_0 .net "c_2", 0 0, L_0x55fb2cfc94f0;  1 drivers
v0x55fb2cc2e300_0 .net "cin", 0 0, L_0x55fb2cfc9880;  1 drivers
v0x55fb2cc2e3a0_0 .net "cout", 0 0, L_0x55fb2cfc95b0;  1 drivers
v0x55fb2cc2e440_0 .net "h_1_out", 0 0, L_0x55fb2cfc91d0;  1 drivers
S_0x55fb2cc2d7c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc2d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc91d0 .functor XOR 1, L_0x55fb2cfc9620, L_0x55fb2cfc9750, C4<0>, C4<0>;
L_0x55fb2cfc92e0 .functor AND 1, L_0x55fb2cfc9620, L_0x55fb2cfc9750, C4<1>, C4<1>;
v0x55fb2cc2d950_0 .net "S", 0 0, L_0x55fb2cfc91d0;  alias, 1 drivers
v0x55fb2cc2d9f0_0 .net "a", 0 0, L_0x55fb2cfc9620;  alias, 1 drivers
v0x55fb2cc2da90_0 .net "b", 0 0, L_0x55fb2cfc9750;  alias, 1 drivers
v0x55fb2cc2db30_0 .net "cout", 0 0, L_0x55fb2cfc92e0;  alias, 1 drivers
S_0x55fb2cc2dbd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc2d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc93a0 .functor XOR 1, L_0x55fb2cfc91d0, L_0x55fb2cfc9880, C4<0>, C4<0>;
L_0x55fb2cfc94f0 .functor AND 1, L_0x55fb2cfc91d0, L_0x55fb2cfc9880, C4<1>, C4<1>;
v0x55fb2cc2dd60_0 .net "S", 0 0, L_0x55fb2cfc93a0;  alias, 1 drivers
v0x55fb2cc2de00_0 .net "a", 0 0, L_0x55fb2cfc91d0;  alias, 1 drivers
v0x55fb2cc2dea0_0 .net "b", 0 0, L_0x55fb2cfc9880;  alias, 1 drivers
v0x55fb2cc2df40_0 .net "cout", 0 0, L_0x55fb2cfc94f0;  alias, 1 drivers
S_0x55fb2cc2e4e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc2c460;
 .timescale 0 0;
P_0x55fb2c768950 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc2e670 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc2e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc9ca0 .functor OR 1, L_0x55fb2cfc9a20, L_0x55fb2cfc9be0, C4<0>, C4<0>;
v0x55fb2cc2f020_0 .net "S", 0 0, L_0x55fb2cfc9a90;  1 drivers
v0x55fb2cc2f0c0_0 .net "a", 0 0, L_0x55fb2cfc9d10;  1 drivers
v0x55fb2cc2f160_0 .net "b", 0 0, L_0x55fb2cfc9f50;  1 drivers
v0x55fb2cc2f200_0 .net "c_1", 0 0, L_0x55fb2cfc9a20;  1 drivers
v0x55fb2cc2f2a0_0 .net "c_2", 0 0, L_0x55fb2cfc9be0;  1 drivers
v0x55fb2cc2f340_0 .net "cin", 0 0, L_0x55fb2cfca080;  1 drivers
v0x55fb2cc2f3e0_0 .net "cout", 0 0, L_0x55fb2cfc9ca0;  1 drivers
v0x55fb2cc2f480_0 .net "h_1_out", 0 0, L_0x55fb2cfc99b0;  1 drivers
S_0x55fb2cc2e800 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc2e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc99b0 .functor XOR 1, L_0x55fb2cfc9d10, L_0x55fb2cfc9f50, C4<0>, C4<0>;
L_0x55fb2cfc9a20 .functor AND 1, L_0x55fb2cfc9d10, L_0x55fb2cfc9f50, C4<1>, C4<1>;
v0x55fb2cc2e990_0 .net "S", 0 0, L_0x55fb2cfc99b0;  alias, 1 drivers
v0x55fb2cc2ea30_0 .net "a", 0 0, L_0x55fb2cfc9d10;  alias, 1 drivers
v0x55fb2cc2ead0_0 .net "b", 0 0, L_0x55fb2cfc9f50;  alias, 1 drivers
v0x55fb2cc2eb70_0 .net "cout", 0 0, L_0x55fb2cfc9a20;  alias, 1 drivers
S_0x55fb2cc2ec10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc2e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc9a90 .functor XOR 1, L_0x55fb2cfc99b0, L_0x55fb2cfca080, C4<0>, C4<0>;
L_0x55fb2cfc9be0 .functor AND 1, L_0x55fb2cfc99b0, L_0x55fb2cfca080, C4<1>, C4<1>;
v0x55fb2cc2eda0_0 .net "S", 0 0, L_0x55fb2cfc9a90;  alias, 1 drivers
v0x55fb2cc2ee40_0 .net "a", 0 0, L_0x55fb2cfc99b0;  alias, 1 drivers
v0x55fb2cc2eee0_0 .net "b", 0 0, L_0x55fb2cfca080;  alias, 1 drivers
v0x55fb2cc2ef80_0 .net "cout", 0 0, L_0x55fb2cfc9be0;  alias, 1 drivers
S_0x55fb2cc2f520 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc2c460;
 .timescale 0 0;
P_0x55fb2c419340 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc2f6b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc2f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfca4a0 .functor OR 1, L_0x55fb2cfca220, L_0x55fb2cfca3e0, C4<0>, C4<0>;
v0x55fb2cc30060_0 .net "S", 0 0, L_0x55fb2cfca290;  1 drivers
v0x55fb2cc30100_0 .net "a", 0 0, L_0x55fb2cfca510;  1 drivers
v0x55fb2cc301a0_0 .net "b", 0 0, L_0x55fb2cfca640;  1 drivers
v0x55fb2cc30240_0 .net "c_1", 0 0, L_0x55fb2cfca220;  1 drivers
v0x55fb2cc302e0_0 .net "c_2", 0 0, L_0x55fb2cfca3e0;  1 drivers
v0x55fb2cc30380_0 .net "cin", 0 0, L_0x55fb2cfca7c0;  1 drivers
v0x55fb2cc30420_0 .net "cout", 0 0, L_0x55fb2cfca4a0;  1 drivers
v0x55fb2cc304c0_0 .net "h_1_out", 0 0, L_0x55fb2cfca1b0;  1 drivers
S_0x55fb2cc2f840 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc2f6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfca1b0 .functor XOR 1, L_0x55fb2cfca510, L_0x55fb2cfca640, C4<0>, C4<0>;
L_0x55fb2cfca220 .functor AND 1, L_0x55fb2cfca510, L_0x55fb2cfca640, C4<1>, C4<1>;
v0x55fb2cc2f9d0_0 .net "S", 0 0, L_0x55fb2cfca1b0;  alias, 1 drivers
v0x55fb2cc2fa70_0 .net "a", 0 0, L_0x55fb2cfca510;  alias, 1 drivers
v0x55fb2cc2fb10_0 .net "b", 0 0, L_0x55fb2cfca640;  alias, 1 drivers
v0x55fb2cc2fbb0_0 .net "cout", 0 0, L_0x55fb2cfca220;  alias, 1 drivers
S_0x55fb2cc2fc50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc2f6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfca290 .functor XOR 1, L_0x55fb2cfca1b0, L_0x55fb2cfca7c0, C4<0>, C4<0>;
L_0x55fb2cfca3e0 .functor AND 1, L_0x55fb2cfca1b0, L_0x55fb2cfca7c0, C4<1>, C4<1>;
v0x55fb2cc2fde0_0 .net "S", 0 0, L_0x55fb2cfca290;  alias, 1 drivers
v0x55fb2cc2fe80_0 .net "a", 0 0, L_0x55fb2cfca1b0;  alias, 1 drivers
v0x55fb2cc2ff20_0 .net "b", 0 0, L_0x55fb2cfca7c0;  alias, 1 drivers
v0x55fb2cc2ffc0_0 .net "cout", 0 0, L_0x55fb2cfca3e0;  alias, 1 drivers
S_0x55fb2cc30560 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cc2c460;
 .timescale 0 0;
P_0x55fb2c3db5b0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cc306f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc30560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcabe0 .functor OR 1, L_0x55fb2cfca960, L_0x55fb2cfcab20, C4<0>, C4<0>;
v0x55fb2cc310a0_0 .net "S", 0 0, L_0x55fb2cfca9d0;  1 drivers
v0x55fb2cc31140_0 .net "a", 0 0, L_0x55fb2cfcac50;  1 drivers
v0x55fb2cc311e0_0 .net "b", 0 0, L_0x55fb2cfcad80;  1 drivers
v0x55fb2cc31280_0 .net "c_1", 0 0, L_0x55fb2cfca960;  1 drivers
v0x55fb2cc31320_0 .net "c_2", 0 0, L_0x55fb2cfcab20;  1 drivers
v0x55fb2cc313c0_0 .net "cin", 0 0, L_0x55fb2cfcaeb0;  1 drivers
v0x55fb2cc31460_0 .net "cout", 0 0, L_0x55fb2cfcabe0;  1 drivers
v0x55fb2cc31500_0 .net "h_1_out", 0 0, L_0x55fb2cfca8f0;  1 drivers
S_0x55fb2cc30880 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc306f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfca8f0 .functor XOR 1, L_0x55fb2cfcac50, L_0x55fb2cfcad80, C4<0>, C4<0>;
L_0x55fb2cfca960 .functor AND 1, L_0x55fb2cfcac50, L_0x55fb2cfcad80, C4<1>, C4<1>;
v0x55fb2cc30a10_0 .net "S", 0 0, L_0x55fb2cfca8f0;  alias, 1 drivers
v0x55fb2cc30ab0_0 .net "a", 0 0, L_0x55fb2cfcac50;  alias, 1 drivers
v0x55fb2cc30b50_0 .net "b", 0 0, L_0x55fb2cfcad80;  alias, 1 drivers
v0x55fb2cc30bf0_0 .net "cout", 0 0, L_0x55fb2cfca960;  alias, 1 drivers
S_0x55fb2cc30c90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc306f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfca9d0 .functor XOR 1, L_0x55fb2cfca8f0, L_0x55fb2cfcaeb0, C4<0>, C4<0>;
L_0x55fb2cfcab20 .functor AND 1, L_0x55fb2cfca8f0, L_0x55fb2cfcaeb0, C4<1>, C4<1>;
v0x55fb2cc30e20_0 .net "S", 0 0, L_0x55fb2cfca9d0;  alias, 1 drivers
v0x55fb2cc30ec0_0 .net "a", 0 0, L_0x55fb2cfca8f0;  alias, 1 drivers
v0x55fb2cc30f60_0 .net "b", 0 0, L_0x55fb2cfcaeb0;  alias, 1 drivers
v0x55fb2cc31000_0 .net "cout", 0 0, L_0x55fb2cfcab20;  alias, 1 drivers
S_0x55fb2cc315a0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cc2c460;
 .timescale 0 0;
P_0x55fb2c455f10 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cc31730 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc315a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcb330 .functor OR 1, L_0x55fb2cfcb150, L_0x55fb2cfcb2c0, C4<0>, C4<0>;
v0x55fb2cc320e0_0 .net "S", 0 0, L_0x55fb2cfcb1c0;  1 drivers
v0x55fb2cc32180_0 .net "a", 0 0, L_0x55fb2cfcb3a0;  1 drivers
v0x55fb2cc32220_0 .net "b", 0 0, L_0x55fb2cfcb4d0;  1 drivers
v0x55fb2cc322c0_0 .net "c_1", 0 0, L_0x55fb2cfcb150;  1 drivers
v0x55fb2cc32360_0 .net "c_2", 0 0, L_0x55fb2cfcb2c0;  1 drivers
v0x55fb2cc32400_0 .net "cin", 0 0, L_0x55fb2cfcb680;  1 drivers
v0x55fb2cc324a0_0 .net "cout", 0 0, L_0x55fb2cfcb330;  1 drivers
v0x55fb2cc32540_0 .net "h_1_out", 0 0, L_0x55fb2cfcb0e0;  1 drivers
S_0x55fb2cc318c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc31730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcb0e0 .functor XOR 1, L_0x55fb2cfcb3a0, L_0x55fb2cfcb4d0, C4<0>, C4<0>;
L_0x55fb2cfcb150 .functor AND 1, L_0x55fb2cfcb3a0, L_0x55fb2cfcb4d0, C4<1>, C4<1>;
v0x55fb2cc31a50_0 .net "S", 0 0, L_0x55fb2cfcb0e0;  alias, 1 drivers
v0x55fb2cc31af0_0 .net "a", 0 0, L_0x55fb2cfcb3a0;  alias, 1 drivers
v0x55fb2cc31b90_0 .net "b", 0 0, L_0x55fb2cfcb4d0;  alias, 1 drivers
v0x55fb2cc31c30_0 .net "cout", 0 0, L_0x55fb2cfcb150;  alias, 1 drivers
S_0x55fb2cc31cd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc31730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcb1c0 .functor XOR 1, L_0x55fb2cfcb0e0, L_0x55fb2cfcb680, C4<0>, C4<0>;
L_0x55fb2cfcb2c0 .functor AND 1, L_0x55fb2cfcb0e0, L_0x55fb2cfcb680, C4<1>, C4<1>;
v0x55fb2cc31e60_0 .net "S", 0 0, L_0x55fb2cfcb1c0;  alias, 1 drivers
v0x55fb2cc31f00_0 .net "a", 0 0, L_0x55fb2cfcb0e0;  alias, 1 drivers
v0x55fb2cc31fa0_0 .net "b", 0 0, L_0x55fb2cfcb680;  alias, 1 drivers
v0x55fb2cc32040_0 .net "cout", 0 0, L_0x55fb2cfcb2c0;  alias, 1 drivers
S_0x55fb2cc32e00 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c317e90 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d680 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfbbdb0 .functor XOR 2, L_0x7fd0c513d680, L_0x55fb2cfab2d0, C4<00>, C4<00>;
v0x55fb2cc353d0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d680;  1 drivers
v0x55fb2cc35470_0 .net "a", 1 0, L_0x55fb2cfab1a0;  alias, 1 drivers
v0x55fb2cc35510_0 .net "a_or_s", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc355b0_0 .net "b", 1 0, L_0x55fb2cfab2d0;  alias, 1 drivers
v0x55fb2cc35650_0 .net "cout", 0 0, L_0x55fb2cfbc7c0;  alias, 1 drivers
v0x55fb2cc356f0_0 .net "input_b", 1 0, L_0x55fb2cfbbdb0;  1 drivers
v0x55fb2cc35790_0 .net "out", 1 0, L_0x55fb2cfbc5f0;  alias, 1 drivers
S_0x55fb2cc32f90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc32e00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c30c200 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc35010_0 .net "S", 1 0, L_0x55fb2cfbc5f0;  alias, 1 drivers
v0x55fb2cc350b0_0 .net "a", 1 0, L_0x55fb2cfab1a0;  alias, 1 drivers
v0x55fb2cc35150_0 .net "b", 1 0, L_0x55fb2cfbbdb0;  alias, 1 drivers
v0x55fb2cc351f0_0 .net "carin", 1 0, L_0x55fb2cfbc720;  1 drivers
v0x55fb2cc35290_0 .net "cin", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc35330_0 .net "cout", 0 0, L_0x55fb2cfbc7c0;  alias, 1 drivers
L_0x55fb2cb37c40 .part L_0x55fb2cfab1a0, 1, 1;
L_0x55fb2c7dad40 .part L_0x55fb2cfbbdb0, 1, 1;
L_0x55fb2cfbbfa0 .part L_0x55fb2cfbc720, 0, 1;
L_0x55fb2cfbc300 .part L_0x55fb2cfab1a0, 0, 1;
L_0x55fb2cfbc430 .part L_0x55fb2cfbbdb0, 0, 1;
L_0x55fb2cfbc5f0 .concat8 [ 1 1 0 0], L_0x55fb2cfbc120, L_0x55fb2cb13af0;
L_0x55fb2cfbc720 .concat8 [ 1 1 0 0], L_0x55fb2cfbc290, L_0x55fb2c7cdea0;
L_0x55fb2cfbc7c0 .part L_0x55fb2cfbc720, 1, 1;
S_0x55fb2cc33120 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc32f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbc290 .functor OR 1, L_0x55fb2cfbc0b0, L_0x55fb2cfbc220, C4<0>, C4<0>;
v0x55fb2cc33ad0_0 .net "S", 0 0, L_0x55fb2cfbc120;  1 drivers
v0x55fb2cc33b70_0 .net "a", 0 0, L_0x55fb2cfbc300;  1 drivers
v0x55fb2cc33c10_0 .net "b", 0 0, L_0x55fb2cfbc430;  1 drivers
v0x55fb2cc33cb0_0 .net "c_1", 0 0, L_0x55fb2cfbc0b0;  1 drivers
v0x55fb2cc33d50_0 .net "c_2", 0 0, L_0x55fb2cfbc220;  1 drivers
v0x55fb2cc33df0_0 .net "cin", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc33e90_0 .net "cout", 0 0, L_0x55fb2cfbc290;  1 drivers
v0x55fb2cc33f30_0 .net "h_1_out", 0 0, L_0x55fb2cfbc040;  1 drivers
S_0x55fb2cc332b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc33120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbc040 .functor XOR 1, L_0x55fb2cfbc300, L_0x55fb2cfbc430, C4<0>, C4<0>;
L_0x55fb2cfbc0b0 .functor AND 1, L_0x55fb2cfbc300, L_0x55fb2cfbc430, C4<1>, C4<1>;
v0x55fb2cc33440_0 .net "S", 0 0, L_0x55fb2cfbc040;  alias, 1 drivers
v0x55fb2cc334e0_0 .net "a", 0 0, L_0x55fb2cfbc300;  alias, 1 drivers
v0x55fb2cc33580_0 .net "b", 0 0, L_0x55fb2cfbc430;  alias, 1 drivers
v0x55fb2cc33620_0 .net "cout", 0 0, L_0x55fb2cfbc0b0;  alias, 1 drivers
S_0x55fb2cc336c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc33120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbc120 .functor XOR 1, L_0x55fb2cfbc040, L_0x7fd0c5139c48, C4<0>, C4<0>;
L_0x55fb2cfbc220 .functor AND 1, L_0x55fb2cfbc040, L_0x7fd0c5139c48, C4<1>, C4<1>;
v0x55fb2cc33850_0 .net "S", 0 0, L_0x55fb2cfbc120;  alias, 1 drivers
v0x55fb2cc338f0_0 .net "a", 0 0, L_0x55fb2cfbc040;  alias, 1 drivers
v0x55fb2cc33990_0 .net "b", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc33a30_0 .net "cout", 0 0, L_0x55fb2cfbc220;  alias, 1 drivers
S_0x55fb2cc33fd0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc32f90;
 .timescale 0 0;
P_0x55fb2c37bc10 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc34160 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc33fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c7cdea0 .functor OR 1, L_0x55fb2cb05920, L_0x55fb2cb22d90, C4<0>, C4<0>;
v0x55fb2cc34b10_0 .net "S", 0 0, L_0x55fb2cb13af0;  1 drivers
v0x55fb2cc34bb0_0 .net "a", 0 0, L_0x55fb2cb37c40;  1 drivers
v0x55fb2cc34c50_0 .net "b", 0 0, L_0x55fb2c7dad40;  1 drivers
v0x55fb2cc34cf0_0 .net "c_1", 0 0, L_0x55fb2cb05920;  1 drivers
v0x55fb2cc34d90_0 .net "c_2", 0 0, L_0x55fb2cb22d90;  1 drivers
v0x55fb2cc34e30_0 .net "cin", 0 0, L_0x55fb2cfbbfa0;  1 drivers
v0x55fb2cc34ed0_0 .net "cout", 0 0, L_0x55fb2c7cdea0;  1 drivers
v0x55fb2cc34f70_0 .net "h_1_out", 0 0, L_0x55fb2cac7920;  1 drivers
S_0x55fb2cc342f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc34160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cac7920 .functor XOR 1, L_0x55fb2cb37c40, L_0x55fb2c7dad40, C4<0>, C4<0>;
L_0x55fb2cb05920 .functor AND 1, L_0x55fb2cb37c40, L_0x55fb2c7dad40, C4<1>, C4<1>;
v0x55fb2cc34480_0 .net "S", 0 0, L_0x55fb2cac7920;  alias, 1 drivers
v0x55fb2cc34520_0 .net "a", 0 0, L_0x55fb2cb37c40;  alias, 1 drivers
v0x55fb2cc345c0_0 .net "b", 0 0, L_0x55fb2c7dad40;  alias, 1 drivers
v0x55fb2cc34660_0 .net "cout", 0 0, L_0x55fb2cb05920;  alias, 1 drivers
S_0x55fb2cc34700 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc34160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cb13af0 .functor XOR 1, L_0x55fb2cac7920, L_0x55fb2cfbbfa0, C4<0>, C4<0>;
L_0x55fb2cb22d90 .functor AND 1, L_0x55fb2cac7920, L_0x55fb2cfbbfa0, C4<1>, C4<1>;
v0x55fb2cc34890_0 .net "S", 0 0, L_0x55fb2cb13af0;  alias, 1 drivers
v0x55fb2cc34930_0 .net "a", 0 0, L_0x55fb2cac7920;  alias, 1 drivers
v0x55fb2cc349d0_0 .net "b", 0 0, L_0x55fb2cfbbfa0;  alias, 1 drivers
v0x55fb2cc34a70_0 .net "cout", 0 0, L_0x55fb2cb22d90;  alias, 1 drivers
S_0x55fb2cc35830 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c24e410 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d6c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfbc860 .functor XOR 2, L_0x7fd0c513d6c8, L_0x55fb2cfab4a0, C4<00>, C4<00>;
v0x55fb2cc37e00_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d6c8;  1 drivers
v0x55fb2cc37ea0_0 .net "a", 1 0, L_0x55fb2cfab370;  alias, 1 drivers
v0x55fb2cc37f40_0 .net "a_or_s", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc37fe0_0 .net "b", 1 0, L_0x55fb2cfab4a0;  alias, 1 drivers
v0x55fb2cc38080_0 .net "cout", 0 0, L_0x55fb2cfbd6a0;  alias, 1 drivers
v0x55fb2cc38120_0 .net "input_b", 1 0, L_0x55fb2cfbc860;  1 drivers
v0x55fb2cc381c0_0 .net "out", 1 0, L_0x55fb2cfbd4d0;  alias, 1 drivers
S_0x55fb2cc359c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc35830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c2ede60 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc37a40_0 .net "S", 1 0, L_0x55fb2cfbd4d0;  alias, 1 drivers
v0x55fb2cc37ae0_0 .net "a", 1 0, L_0x55fb2cfab370;  alias, 1 drivers
v0x55fb2cc37b80_0 .net "b", 1 0, L_0x55fb2cfbc860;  alias, 1 drivers
v0x55fb2cc37c20_0 .net "carin", 1 0, L_0x55fb2cfbd600;  1 drivers
v0x55fb2cc37cc0_0 .net "cin", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc37d60_0 .net "cout", 0 0, L_0x55fb2cfbd6a0;  alias, 1 drivers
L_0x55fb2cfbcb90 .part L_0x55fb2cfab370, 1, 1;
L_0x55fb2cfbccc0 .part L_0x55fb2cfbc860, 1, 1;
L_0x55fb2cfbcdf0 .part L_0x55fb2cfbd600, 0, 1;
L_0x55fb2cfbd1e0 .part L_0x55fb2cfab370, 0, 1;
L_0x55fb2cfbd310 .part L_0x55fb2cfbc860, 0, 1;
L_0x55fb2cfbd4d0 .concat8 [ 1 1 0 0], L_0x55fb2cfbd000, L_0x55fb2cfbc9b0;
L_0x55fb2cfbd600 .concat8 [ 1 1 0 0], L_0x55fb2cfbd170, L_0x55fb2cfbcb20;
L_0x55fb2cfbd6a0 .part L_0x55fb2cfbd600, 1, 1;
S_0x55fb2cc35b50 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc359c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbd170 .functor OR 1, L_0x55fb2cfbcf90, L_0x55fb2cfbd100, C4<0>, C4<0>;
v0x55fb2cc36500_0 .net "S", 0 0, L_0x55fb2cfbd000;  1 drivers
v0x55fb2cc365a0_0 .net "a", 0 0, L_0x55fb2cfbd1e0;  1 drivers
v0x55fb2cc36640_0 .net "b", 0 0, L_0x55fb2cfbd310;  1 drivers
v0x55fb2cc366e0_0 .net "c_1", 0 0, L_0x55fb2cfbcf90;  1 drivers
v0x55fb2cc36780_0 .net "c_2", 0 0, L_0x55fb2cfbd100;  1 drivers
v0x55fb2cc36820_0 .net "cin", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc368c0_0 .net "cout", 0 0, L_0x55fb2cfbd170;  1 drivers
v0x55fb2cc36960_0 .net "h_1_out", 0 0, L_0x55fb2cfbcf20;  1 drivers
S_0x55fb2cc35ce0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbcf20 .functor XOR 1, L_0x55fb2cfbd1e0, L_0x55fb2cfbd310, C4<0>, C4<0>;
L_0x55fb2cfbcf90 .functor AND 1, L_0x55fb2cfbd1e0, L_0x55fb2cfbd310, C4<1>, C4<1>;
v0x55fb2cc35e70_0 .net "S", 0 0, L_0x55fb2cfbcf20;  alias, 1 drivers
v0x55fb2cc35f10_0 .net "a", 0 0, L_0x55fb2cfbd1e0;  alias, 1 drivers
v0x55fb2cc35fb0_0 .net "b", 0 0, L_0x55fb2cfbd310;  alias, 1 drivers
v0x55fb2cc36050_0 .net "cout", 0 0, L_0x55fb2cfbcf90;  alias, 1 drivers
S_0x55fb2cc360f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbd000 .functor XOR 1, L_0x55fb2cfbcf20, L_0x7fd0c5139c48, C4<0>, C4<0>;
L_0x55fb2cfbd100 .functor AND 1, L_0x55fb2cfbcf20, L_0x7fd0c5139c48, C4<1>, C4<1>;
v0x55fb2cc36280_0 .net "S", 0 0, L_0x55fb2cfbd000;  alias, 1 drivers
v0x55fb2cc36320_0 .net "a", 0 0, L_0x55fb2cfbcf20;  alias, 1 drivers
v0x55fb2cc363c0_0 .net "b", 0 0, L_0x7fd0c5139c48;  alias, 1 drivers
v0x55fb2cc36460_0 .net "cout", 0 0, L_0x55fb2cfbd100;  alias, 1 drivers
S_0x55fb2cc36a00 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc359c0;
 .timescale 0 0;
P_0x55fb2c4f14b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc36b90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc36a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbcb20 .functor OR 1, L_0x55fb2cfbc940, L_0x55fb2cfbcab0, C4<0>, C4<0>;
v0x55fb2cc37540_0 .net "S", 0 0, L_0x55fb2cfbc9b0;  1 drivers
v0x55fb2cc375e0_0 .net "a", 0 0, L_0x55fb2cfbcb90;  1 drivers
v0x55fb2cc37680_0 .net "b", 0 0, L_0x55fb2cfbccc0;  1 drivers
v0x55fb2cc37720_0 .net "c_1", 0 0, L_0x55fb2cfbc940;  1 drivers
v0x55fb2cc377c0_0 .net "c_2", 0 0, L_0x55fb2cfbcab0;  1 drivers
v0x55fb2cc37860_0 .net "cin", 0 0, L_0x55fb2cfbcdf0;  1 drivers
v0x55fb2cc37900_0 .net "cout", 0 0, L_0x55fb2cfbcb20;  1 drivers
v0x55fb2cc379a0_0 .net "h_1_out", 0 0, L_0x55fb2cfbc8d0;  1 drivers
S_0x55fb2cc36d20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc36b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbc8d0 .functor XOR 1, L_0x55fb2cfbcb90, L_0x55fb2cfbccc0, C4<0>, C4<0>;
L_0x55fb2cfbc940 .functor AND 1, L_0x55fb2cfbcb90, L_0x55fb2cfbccc0, C4<1>, C4<1>;
v0x55fb2cc36eb0_0 .net "S", 0 0, L_0x55fb2cfbc8d0;  alias, 1 drivers
v0x55fb2cc36f50_0 .net "a", 0 0, L_0x55fb2cfbcb90;  alias, 1 drivers
v0x55fb2cc36ff0_0 .net "b", 0 0, L_0x55fb2cfbccc0;  alias, 1 drivers
v0x55fb2cc37090_0 .net "cout", 0 0, L_0x55fb2cfbc940;  alias, 1 drivers
S_0x55fb2cc37130 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc36b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbc9b0 .functor XOR 1, L_0x55fb2cfbc8d0, L_0x55fb2cfbcdf0, C4<0>, C4<0>;
L_0x55fb2cfbcab0 .functor AND 1, L_0x55fb2cfbc8d0, L_0x55fb2cfbcdf0, C4<1>, C4<1>;
v0x55fb2cc372c0_0 .net "S", 0 0, L_0x55fb2cfbc9b0;  alias, 1 drivers
v0x55fb2cc37360_0 .net "a", 0 0, L_0x55fb2cfbc8d0;  alias, 1 drivers
v0x55fb2cc37400_0 .net "b", 0 0, L_0x55fb2cfbcdf0;  alias, 1 drivers
v0x55fb2cc374a0_0 .net "cout", 0 0, L_0x55fb2cfbcab0;  alias, 1 drivers
S_0x55fb2cc38260 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2c4b0d60 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2cc41780_0 .net "S", 7 0, L_0x55fb2cfd01e0;  alias, 1 drivers
v0x55fb2cc41820_0 .net8 "a", 7 0, RS_0x7fd0c51f5d18;  alias, 2 drivers
v0x55fb2cc418c0_0 .net8 "b", 7 0, RS_0x7fd0c51f5d48;  alias, 2 drivers
v0x55fb2cc41960_0 .net "carin", 7 0, L_0x55fb2cfd0090;  1 drivers
v0x55fb2cc41a00_0 .net "cin", 0 0, L_0x55fb2cfcc170;  alias, 1 drivers
v0x55fb2cc41af0_0 .net "cout", 0 0, L_0x55fb2cfd0730;  alias, 1 drivers
L_0x55fb2cfcc980 .part RS_0x7fd0c51f5d18, 1, 1;
L_0x55fb2cfccb40 .part RS_0x7fd0c51f5d48, 1, 1;
L_0x55fb2cfccd00 .part L_0x55fb2cfd0090, 0, 1;
L_0x55fb2cfcd0f0 .part RS_0x7fd0c51f5d18, 2, 1;
L_0x55fb2cfcd220 .part RS_0x7fd0c51f5d48, 2, 1;
L_0x55fb2cfcd350 .part L_0x55fb2cfd0090, 1, 1;
L_0x55fb2cfcd830 .part RS_0x7fd0c51f5d18, 3, 1;
L_0x55fb2cfcd960 .part RS_0x7fd0c51f5d48, 3, 1;
L_0x55fb2cfcdae0 .part L_0x55fb2cfd0090, 2, 1;
L_0x55fb2cfcdf70 .part RS_0x7fd0c51f5d18, 4, 1;
L_0x55fb2cfce0a0 .part RS_0x7fd0c51f5d48, 4, 1;
L_0x55fb2cfce1d0 .part L_0x55fb2cfd0090, 3, 1;
L_0x55fb2cfce6c0 .part RS_0x7fd0c51f5d18, 5, 1;
L_0x55fb2cfce900 .part RS_0x7fd0c51f5d48, 5, 1;
L_0x55fb2cfceab0 .part L_0x55fb2cfd0090, 4, 1;
L_0x55fb2cfceee0 .part RS_0x7fd0c51f5d18, 6, 1;
L_0x55fb2cfcf0a0 .part RS_0x7fd0c51f5d48, 6, 1;
L_0x55fb2cfcf1d0 .part L_0x55fb2cfd0090, 5, 1;
L_0x55fb2cfcf750 .part RS_0x7fd0c51f5d18, 7, 1;
L_0x55fb2cfcf880 .part RS_0x7fd0c51f5d48, 7, 1;
L_0x55fb2cfcf300 .part L_0x55fb2cfd0090, 6, 1;
L_0x55fb2cfcfff0 .part RS_0x7fd0c51f5d18, 0, 1;
L_0x55fb2cfcf9b0 .part RS_0x7fd0c51f5d48, 0, 1;
LS_0x55fb2cfd01e0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfcfc30, L_0x55fb2cfcc700, L_0x55fb2cfccf10, L_0x55fb2cfcd5b0;
LS_0x55fb2cfd01e0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfcdcf0, L_0x55fb2cfce4e0, L_0x55fb2cfcebe0, L_0x55fb2cfcf4e0;
L_0x55fb2cfd01e0 .concat8 [ 4 4 0 0], LS_0x55fb2cfd01e0_0_0, LS_0x55fb2cfd01e0_0_4;
LS_0x55fb2cfd0090_0_0 .concat8 [ 1 1 1 1], L_0x55fb2cfcff60, L_0x55fb2cfcc910, L_0x55fb2cfcd080, L_0x55fb2cfcd7c0;
LS_0x55fb2cfd0090_0_4 .concat8 [ 1 1 1 1], L_0x55fb2cfcdf00, L_0x55fb2cfce650, L_0x55fb2cfcee50, L_0x55fb2cfcf6c0;
L_0x55fb2cfd0090 .concat8 [ 4 4 0 0], LS_0x55fb2cfd0090_0_0, LS_0x55fb2cfd0090_0_4;
L_0x55fb2cfd0730 .part L_0x55fb2cfd0090, 7, 1;
S_0x55fb2cc383f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc38260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcff60 .functor OR 1, L_0x55fb2cfcfba0, L_0x55fb2cfcfdc0, C4<0>, C4<0>;
v0x55fb2cc38da0_0 .net "S", 0 0, L_0x55fb2cfcfc30;  1 drivers
v0x55fb2cc38e40_0 .net "a", 0 0, L_0x55fb2cfcfff0;  1 drivers
v0x55fb2cc38ee0_0 .net "b", 0 0, L_0x55fb2cfcf9b0;  1 drivers
v0x55fb2cc38f80_0 .net "c_1", 0 0, L_0x55fb2cfcfba0;  1 drivers
v0x55fb2cc39020_0 .net "c_2", 0 0, L_0x55fb2cfcfdc0;  1 drivers
v0x55fb2cc390c0_0 .net "cin", 0 0, L_0x55fb2cfcc170;  alias, 1 drivers
v0x55fb2cc39160_0 .net "cout", 0 0, L_0x55fb2cfcff60;  1 drivers
v0x55fb2cc39200_0 .net "h_1_out", 0 0, L_0x55fb2cfcfaf0;  1 drivers
S_0x55fb2cc38580 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc383f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcfaf0 .functor XOR 1, L_0x55fb2cfcfff0, L_0x55fb2cfcf9b0, C4<0>, C4<0>;
L_0x55fb2cfcfba0 .functor AND 1, L_0x55fb2cfcfff0, L_0x55fb2cfcf9b0, C4<1>, C4<1>;
v0x55fb2cc38710_0 .net "S", 0 0, L_0x55fb2cfcfaf0;  alias, 1 drivers
v0x55fb2cc387b0_0 .net "a", 0 0, L_0x55fb2cfcfff0;  alias, 1 drivers
v0x55fb2cc38850_0 .net "b", 0 0, L_0x55fb2cfcf9b0;  alias, 1 drivers
v0x55fb2cc388f0_0 .net "cout", 0 0, L_0x55fb2cfcfba0;  alias, 1 drivers
S_0x55fb2cc38990 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc383f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcfc30 .functor XOR 1, L_0x55fb2cfcfaf0, L_0x55fb2cfcc170, C4<0>, C4<0>;
L_0x55fb2cfcfdc0 .functor AND 1, L_0x55fb2cfcfaf0, L_0x55fb2cfcc170, C4<1>, C4<1>;
v0x55fb2cc38b20_0 .net "S", 0 0, L_0x55fb2cfcfc30;  alias, 1 drivers
v0x55fb2cc38bc0_0 .net "a", 0 0, L_0x55fb2cfcfaf0;  alias, 1 drivers
v0x55fb2cc38c60_0 .net "b", 0 0, L_0x55fb2cfcc170;  alias, 1 drivers
v0x55fb2cc38d00_0 .net "cout", 0 0, L_0x55fb2cfcfdc0;  alias, 1 drivers
S_0x55fb2cc392a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2cb465c0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc39430 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc392a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcc910 .functor OR 1, L_0x55fb2cfcc640, L_0x55fb2cfcc850, C4<0>, C4<0>;
v0x55fb2cc39de0_0 .net "S", 0 0, L_0x55fb2cfcc700;  1 drivers
v0x55fb2cc39e80_0 .net "a", 0 0, L_0x55fb2cfcc980;  1 drivers
v0x55fb2cc39f20_0 .net "b", 0 0, L_0x55fb2cfccb40;  1 drivers
v0x55fb2cc39fc0_0 .net "c_1", 0 0, L_0x55fb2cfcc640;  1 drivers
v0x55fb2cc3a060_0 .net "c_2", 0 0, L_0x55fb2cfcc850;  1 drivers
v0x55fb2cc3a100_0 .net "cin", 0 0, L_0x55fb2cfccd00;  1 drivers
v0x55fb2cc3a1a0_0 .net "cout", 0 0, L_0x55fb2cfcc910;  1 drivers
v0x55fb2cc3a240_0 .net "h_1_out", 0 0, L_0x55fb2cfcc580;  1 drivers
S_0x55fb2cc395c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc39430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcc580 .functor XOR 1, L_0x55fb2cfcc980, L_0x55fb2cfccb40, C4<0>, C4<0>;
L_0x55fb2cfcc640 .functor AND 1, L_0x55fb2cfcc980, L_0x55fb2cfccb40, C4<1>, C4<1>;
v0x55fb2cc39750_0 .net "S", 0 0, L_0x55fb2cfcc580;  alias, 1 drivers
v0x55fb2cc397f0_0 .net "a", 0 0, L_0x55fb2cfcc980;  alias, 1 drivers
v0x55fb2cc39890_0 .net "b", 0 0, L_0x55fb2cfccb40;  alias, 1 drivers
v0x55fb2cc39930_0 .net "cout", 0 0, L_0x55fb2cfcc640;  alias, 1 drivers
S_0x55fb2cc399d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc39430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcc700 .functor XOR 1, L_0x55fb2cfcc580, L_0x55fb2cfccd00, C4<0>, C4<0>;
L_0x55fb2cfcc850 .functor AND 1, L_0x55fb2cfcc580, L_0x55fb2cfccd00, C4<1>, C4<1>;
v0x55fb2cc39b60_0 .net "S", 0 0, L_0x55fb2cfcc700;  alias, 1 drivers
v0x55fb2cc39c00_0 .net "a", 0 0, L_0x55fb2cfcc580;  alias, 1 drivers
v0x55fb2cc39ca0_0 .net "b", 0 0, L_0x55fb2cfccd00;  alias, 1 drivers
v0x55fb2cc39d40_0 .net "cout", 0 0, L_0x55fb2cfcc850;  alias, 1 drivers
S_0x55fb2cc3a2e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2cb3d1c0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc3a470 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc3a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcd080 .functor OR 1, L_0x55fb2cfccea0, L_0x55fb2cfcd010, C4<0>, C4<0>;
v0x55fb2cc3ae20_0 .net "S", 0 0, L_0x55fb2cfccf10;  1 drivers
v0x55fb2cc3aec0_0 .net "a", 0 0, L_0x55fb2cfcd0f0;  1 drivers
v0x55fb2cc3af60_0 .net "b", 0 0, L_0x55fb2cfcd220;  1 drivers
v0x55fb2cc3b000_0 .net "c_1", 0 0, L_0x55fb2cfccea0;  1 drivers
v0x55fb2cc3b0a0_0 .net "c_2", 0 0, L_0x55fb2cfcd010;  1 drivers
v0x55fb2cc3b140_0 .net "cin", 0 0, L_0x55fb2cfcd350;  1 drivers
v0x55fb2cc3b1e0_0 .net "cout", 0 0, L_0x55fb2cfcd080;  1 drivers
v0x55fb2cc3b280_0 .net "h_1_out", 0 0, L_0x55fb2cfcce30;  1 drivers
S_0x55fb2cc3a600 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc3a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcce30 .functor XOR 1, L_0x55fb2cfcd0f0, L_0x55fb2cfcd220, C4<0>, C4<0>;
L_0x55fb2cfccea0 .functor AND 1, L_0x55fb2cfcd0f0, L_0x55fb2cfcd220, C4<1>, C4<1>;
v0x55fb2cc3a790_0 .net "S", 0 0, L_0x55fb2cfcce30;  alias, 1 drivers
v0x55fb2cc3a830_0 .net "a", 0 0, L_0x55fb2cfcd0f0;  alias, 1 drivers
v0x55fb2cc3a8d0_0 .net "b", 0 0, L_0x55fb2cfcd220;  alias, 1 drivers
v0x55fb2cc3a970_0 .net "cout", 0 0, L_0x55fb2cfccea0;  alias, 1 drivers
S_0x55fb2cc3aa10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc3a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfccf10 .functor XOR 1, L_0x55fb2cfcce30, L_0x55fb2cfcd350, C4<0>, C4<0>;
L_0x55fb2cfcd010 .functor AND 1, L_0x55fb2cfcce30, L_0x55fb2cfcd350, C4<1>, C4<1>;
v0x55fb2cc3aba0_0 .net "S", 0 0, L_0x55fb2cfccf10;  alias, 1 drivers
v0x55fb2cc3ac40_0 .net "a", 0 0, L_0x55fb2cfcce30;  alias, 1 drivers
v0x55fb2cc3ace0_0 .net "b", 0 0, L_0x55fb2cfcd350;  alias, 1 drivers
v0x55fb2cc3ad80_0 .net "cout", 0 0, L_0x55fb2cfcd010;  alias, 1 drivers
S_0x55fb2cc3b320 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2cafad80 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc3b4b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc3b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcd7c0 .functor OR 1, L_0x55fb2cfcd4f0, L_0x55fb2cfcd700, C4<0>, C4<0>;
v0x55fb2cc3be60_0 .net "S", 0 0, L_0x55fb2cfcd5b0;  1 drivers
v0x55fb2cc3bf00_0 .net "a", 0 0, L_0x55fb2cfcd830;  1 drivers
v0x55fb2cc3bfa0_0 .net "b", 0 0, L_0x55fb2cfcd960;  1 drivers
v0x55fb2cc3c040_0 .net "c_1", 0 0, L_0x55fb2cfcd4f0;  1 drivers
v0x55fb2cc3c0e0_0 .net "c_2", 0 0, L_0x55fb2cfcd700;  1 drivers
v0x55fb2cc3c180_0 .net "cin", 0 0, L_0x55fb2cfcdae0;  1 drivers
v0x55fb2cc3c220_0 .net "cout", 0 0, L_0x55fb2cfcd7c0;  1 drivers
v0x55fb2cc3c2c0_0 .net "h_1_out", 0 0, L_0x55fb2cfcd480;  1 drivers
S_0x55fb2cc3b640 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc3b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcd480 .functor XOR 1, L_0x55fb2cfcd830, L_0x55fb2cfcd960, C4<0>, C4<0>;
L_0x55fb2cfcd4f0 .functor AND 1, L_0x55fb2cfcd830, L_0x55fb2cfcd960, C4<1>, C4<1>;
v0x55fb2cc3b7d0_0 .net "S", 0 0, L_0x55fb2cfcd480;  alias, 1 drivers
v0x55fb2cc3b870_0 .net "a", 0 0, L_0x55fb2cfcd830;  alias, 1 drivers
v0x55fb2cc3b910_0 .net "b", 0 0, L_0x55fb2cfcd960;  alias, 1 drivers
v0x55fb2cc3b9b0_0 .net "cout", 0 0, L_0x55fb2cfcd4f0;  alias, 1 drivers
S_0x55fb2cc3ba50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc3b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcd5b0 .functor XOR 1, L_0x55fb2cfcd480, L_0x55fb2cfcdae0, C4<0>, C4<0>;
L_0x55fb2cfcd700 .functor AND 1, L_0x55fb2cfcd480, L_0x55fb2cfcdae0, C4<1>, C4<1>;
v0x55fb2cc3bbe0_0 .net "S", 0 0, L_0x55fb2cfcd5b0;  alias, 1 drivers
v0x55fb2cc3bc80_0 .net "a", 0 0, L_0x55fb2cfcd480;  alias, 1 drivers
v0x55fb2cc3bd20_0 .net "b", 0 0, L_0x55fb2cfcdae0;  alias, 1 drivers
v0x55fb2cc3bdc0_0 .net "cout", 0 0, L_0x55fb2cfcd700;  alias, 1 drivers
S_0x55fb2cc3c360 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2cac1920 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cc3c4f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc3c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcdf00 .functor OR 1, L_0x55fb2cfcdc80, L_0x55fb2cfcde40, C4<0>, C4<0>;
v0x55fb2cc3cea0_0 .net "S", 0 0, L_0x55fb2cfcdcf0;  1 drivers
v0x55fb2cc3cf40_0 .net "a", 0 0, L_0x55fb2cfcdf70;  1 drivers
v0x55fb2cc3cfe0_0 .net "b", 0 0, L_0x55fb2cfce0a0;  1 drivers
v0x55fb2cc3d080_0 .net "c_1", 0 0, L_0x55fb2cfcdc80;  1 drivers
v0x55fb2cc3d120_0 .net "c_2", 0 0, L_0x55fb2cfcde40;  1 drivers
v0x55fb2cc3d1c0_0 .net "cin", 0 0, L_0x55fb2cfce1d0;  1 drivers
v0x55fb2cc3d260_0 .net "cout", 0 0, L_0x55fb2cfcdf00;  1 drivers
v0x55fb2cc3d300_0 .net "h_1_out", 0 0, L_0x55fb2cfcdc10;  1 drivers
S_0x55fb2cc3c680 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc3c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcdc10 .functor XOR 1, L_0x55fb2cfcdf70, L_0x55fb2cfce0a0, C4<0>, C4<0>;
L_0x55fb2cfcdc80 .functor AND 1, L_0x55fb2cfcdf70, L_0x55fb2cfce0a0, C4<1>, C4<1>;
v0x55fb2cc3c810_0 .net "S", 0 0, L_0x55fb2cfcdc10;  alias, 1 drivers
v0x55fb2cc3c8b0_0 .net "a", 0 0, L_0x55fb2cfcdf70;  alias, 1 drivers
v0x55fb2cc3c950_0 .net "b", 0 0, L_0x55fb2cfce0a0;  alias, 1 drivers
v0x55fb2cc3c9f0_0 .net "cout", 0 0, L_0x55fb2cfcdc80;  alias, 1 drivers
S_0x55fb2cc3ca90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc3c4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcdcf0 .functor XOR 1, L_0x55fb2cfcdc10, L_0x55fb2cfce1d0, C4<0>, C4<0>;
L_0x55fb2cfcde40 .functor AND 1, L_0x55fb2cfcdc10, L_0x55fb2cfce1d0, C4<1>, C4<1>;
v0x55fb2cc3cc20_0 .net "S", 0 0, L_0x55fb2cfcdcf0;  alias, 1 drivers
v0x55fb2cc3ccc0_0 .net "a", 0 0, L_0x55fb2cfcdc10;  alias, 1 drivers
v0x55fb2cc3cd60_0 .net "b", 0 0, L_0x55fb2cfce1d0;  alias, 1 drivers
v0x55fb2cc3ce00_0 .net "cout", 0 0, L_0x55fb2cfcde40;  alias, 1 drivers
S_0x55fb2cc3d3a0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2c7a4d00 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cc3d530 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc3d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfce650 .functor OR 1, L_0x55fb2cfce470, L_0x55fb2cfce5e0, C4<0>, C4<0>;
v0x55fb2cc3e200_0 .net "S", 0 0, L_0x55fb2cfce4e0;  1 drivers
v0x55fb2cc3e2c0_0 .net "a", 0 0, L_0x55fb2cfce6c0;  1 drivers
v0x55fb2cc3e390_0 .net "b", 0 0, L_0x55fb2cfce900;  1 drivers
v0x55fb2cc3e490_0 .net "c_1", 0 0, L_0x55fb2cfce470;  1 drivers
v0x55fb2cc3e560_0 .net "c_2", 0 0, L_0x55fb2cfce5e0;  1 drivers
v0x55fb2cc3e650_0 .net "cin", 0 0, L_0x55fb2cfceab0;  1 drivers
v0x55fb2cc3e720_0 .net "cout", 0 0, L_0x55fb2cfce650;  1 drivers
v0x55fb2cc3e7c0_0 .net "h_1_out", 0 0, L_0x55fb2cfce400;  1 drivers
S_0x55fb2cc3d6c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc3d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfce400 .functor XOR 1, L_0x55fb2cfce6c0, L_0x55fb2cfce900, C4<0>, C4<0>;
L_0x55fb2cfce470 .functor AND 1, L_0x55fb2cfce6c0, L_0x55fb2cfce900, C4<1>, C4<1>;
v0x55fb2cc3d850_0 .net "S", 0 0, L_0x55fb2cfce400;  alias, 1 drivers
v0x55fb2cc3d8f0_0 .net "a", 0 0, L_0x55fb2cfce6c0;  alias, 1 drivers
v0x55fb2cc3d990_0 .net "b", 0 0, L_0x55fb2cfce900;  alias, 1 drivers
v0x55fb2cc3da60_0 .net "cout", 0 0, L_0x55fb2cfce470;  alias, 1 drivers
S_0x55fb2cc3dbb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc3d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfce4e0 .functor XOR 1, L_0x55fb2cfce400, L_0x55fb2cfceab0, C4<0>, C4<0>;
L_0x55fb2cfce5e0 .functor AND 1, L_0x55fb2cfce400, L_0x55fb2cfceab0, C4<1>, C4<1>;
v0x55fb2cc3de50_0 .net "S", 0 0, L_0x55fb2cfce4e0;  alias, 1 drivers
v0x55fb2cc3df10_0 .net "a", 0 0, L_0x55fb2cfce400;  alias, 1 drivers
v0x55fb2cc3e000_0 .net "b", 0 0, L_0x55fb2cfceab0;  alias, 1 drivers
v0x55fb2cc3e0d0_0 .net "cout", 0 0, L_0x55fb2cfce5e0;  alias, 1 drivers
S_0x55fb2cc3e8b0 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2cc3ea90 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cc3eb70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc3e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcee50 .functor OR 1, L_0x55fb2cfceb50, L_0x55fb2cfced70, C4<0>, C4<0>;
v0x55fb2cc3faa0_0 .net "S", 0 0, L_0x55fb2cfcebe0;  1 drivers
v0x55fb2cc3fb60_0 .net "a", 0 0, L_0x55fb2cfceee0;  1 drivers
v0x55fb2cc3fc30_0 .net "b", 0 0, L_0x55fb2cfcf0a0;  1 drivers
v0x55fb2cc3fd30_0 .net "c_1", 0 0, L_0x55fb2cfceb50;  1 drivers
v0x55fb2cc3fe00_0 .net "c_2", 0 0, L_0x55fb2cfced70;  1 drivers
v0x55fb2cc3fef0_0 .net "cin", 0 0, L_0x55fb2cfcf1d0;  1 drivers
v0x55fb2cc3ffc0_0 .net "cout", 0 0, L_0x55fb2cfcee50;  1 drivers
v0x55fb2cc40060_0 .net "h_1_out", 0 0, L_0x55fb2cfce390;  1 drivers
S_0x55fb2cc3ee00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc3eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfce390 .functor XOR 1, L_0x55fb2cfceee0, L_0x55fb2cfcf0a0, C4<0>, C4<0>;
L_0x55fb2cfceb50 .functor AND 1, L_0x55fb2cfceee0, L_0x55fb2cfcf0a0, C4<1>, C4<1>;
v0x55fb2cc3f0a0_0 .net "S", 0 0, L_0x55fb2cfce390;  alias, 1 drivers
v0x55fb2cc3f180_0 .net "a", 0 0, L_0x55fb2cfceee0;  alias, 1 drivers
v0x55fb2cc3f240_0 .net "b", 0 0, L_0x55fb2cfcf0a0;  alias, 1 drivers
v0x55fb2cc3f310_0 .net "cout", 0 0, L_0x55fb2cfceb50;  alias, 1 drivers
S_0x55fb2cc3f480 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc3eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcebe0 .functor XOR 1, L_0x55fb2cfce390, L_0x55fb2cfcf1d0, C4<0>, C4<0>;
L_0x55fb2cfced70 .functor AND 1, L_0x55fb2cfce390, L_0x55fb2cfcf1d0, C4<1>, C4<1>;
v0x55fb2cc3f6f0_0 .net "S", 0 0, L_0x55fb2cfcebe0;  alias, 1 drivers
v0x55fb2cc3f7b0_0 .net "a", 0 0, L_0x55fb2cfce390;  alias, 1 drivers
v0x55fb2cc3f8a0_0 .net "b", 0 0, L_0x55fb2cfcf1d0;  alias, 1 drivers
v0x55fb2cc3f970_0 .net "cout", 0 0, L_0x55fb2cfced70;  alias, 1 drivers
S_0x55fb2cc40150 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cc38260;
 .timescale 0 0;
P_0x55fb2cc40330 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cc40410 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc40150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfcf6c0 .functor OR 1, L_0x55fb2cfcf450, L_0x55fb2cfcf5e0, C4<0>, C4<0>;
v0x55fb2cc411e0_0 .net "S", 0 0, L_0x55fb2cfcf4e0;  1 drivers
v0x55fb2cc41280_0 .net "a", 0 0, L_0x55fb2cfcf750;  1 drivers
v0x55fb2cc41320_0 .net "b", 0 0, L_0x55fb2cfcf880;  1 drivers
v0x55fb2cc413c0_0 .net "c_1", 0 0, L_0x55fb2cfcf450;  1 drivers
v0x55fb2cc41460_0 .net "c_2", 0 0, L_0x55fb2cfcf5e0;  1 drivers
v0x55fb2cc41550_0 .net "cin", 0 0, L_0x55fb2cfcf300;  1 drivers
v0x55fb2cc415f0_0 .net "cout", 0 0, L_0x55fb2cfcf6c0;  1 drivers
v0x55fb2cc41690_0 .net "h_1_out", 0 0, L_0x55fb2cfcf3a0;  1 drivers
S_0x55fb2cc40670 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcf3a0 .functor XOR 1, L_0x55fb2cfcf750, L_0x55fb2cfcf880, C4<0>, C4<0>;
L_0x55fb2cfcf450 .functor AND 1, L_0x55fb2cfcf750, L_0x55fb2cfcf880, C4<1>, C4<1>;
v0x55fb2cc40910_0 .net "S", 0 0, L_0x55fb2cfcf3a0;  alias, 1 drivers
v0x55fb2cc409f0_0 .net "a", 0 0, L_0x55fb2cfcf750;  alias, 1 drivers
v0x55fb2cc40ab0_0 .net "b", 0 0, L_0x55fb2cfcf880;  alias, 1 drivers
v0x55fb2cc40b80_0 .net "cout", 0 0, L_0x55fb2cfcf450;  alias, 1 drivers
S_0x55fb2cc40cf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfcf4e0 .functor XOR 1, L_0x55fb2cfcf3a0, L_0x55fb2cfcf300, C4<0>, C4<0>;
L_0x55fb2cfcf5e0 .functor AND 1, L_0x55fb2cfcf3a0, L_0x55fb2cfcf300, C4<1>, C4<1>;
v0x55fb2cc40f60_0 .net "S", 0 0, L_0x55fb2cfcf4e0;  alias, 1 drivers
v0x55fb2cc41000_0 .net "a", 0 0, L_0x55fb2cfcf3a0;  alias, 1 drivers
v0x55fb2cc410a0_0 .net "b", 0 0, L_0x55fb2cfcf300;  alias, 1 drivers
v0x55fb2cc41140_0 .net "cout", 0 0, L_0x55fb2cfcf5e0;  alias, 1 drivers
S_0x55fb2cc41b90 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cfab740 .functor BUFZ 2, L_0x55fb2cfab2d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfab9d0 .functor BUFZ 2, L_0x55fb2cfab4a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfabad0 .functor AND 1, L_0x55fb2cfab650, L_0x55fb2cfab8e0, C4<1>, C4<1>;
L_0x55fb2cfabc30 .functor AND 1, L_0x55fb2cfab5b0, L_0x55fb2cfab840, C4<1>, C4<1>;
L_0x55fb2cfac8d0 .functor AND 1, L_0x55fb2cfac1b0, L_0x55fb2cfac6f0, C4<1>, C4<1>;
L_0x55fb2cfadde0 .functor XOR 1, L_0x55fb2cfac300, L_0x55fb2cfac840, C4<0>, C4<0>;
L_0x55fb2cfaf520 .functor BUFZ 2, L_0x55fb2cfabb40, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfaf680 .functor BUFZ 2, L_0x55fb2cfaf150, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb1410 .functor BUFZ 2, L_0x55fb2cfabca0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb15b0 .functor BUFZ 3, L_0x55fb2cfb10b0, C4<000>, C4<000>, C4<000>;
v0x55fb2cc5a680_0 .net "X", 1 0, L_0x55fb2cfab2d0;  alias, 1 drivers
v0x55fb2cc5a760_0 .net "Xe", 0 0, L_0x55fb2cfab650;  1 drivers
v0x55fb2cc5a830_0 .net "Xn", 0 0, L_0x55fb2cfab5b0;  1 drivers
v0x55fb2cc5a990_0 .net "Y", 1 0, L_0x55fb2cfab4a0;  alias, 1 drivers
v0x55fb2cc5aa60_0 .net "Ye", 0 0, L_0x55fb2cfab8e0;  1 drivers
v0x55fb2cc5ab00_0 .net "Yn", 0 0, L_0x55fb2cfab840;  1 drivers
v0x55fb2cc5ac30_0 .net "Z", 3 0, o0x7fd0c51ef748;  alias, 0 drivers
v0x55fb2cc5acd0_0 .net *"_ivl_12", 0 0, L_0x55fb2cfabad0;  1 drivers
L_0x7fd0c51396a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc5ad70_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c51396a8;  1 drivers
v0x55fb2cc5aec0_0 .net *"_ivl_21", 0 0, L_0x55fb2cfabc30;  1 drivers
L_0x7fd0c51396f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc5afa0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c51396f0;  1 drivers
v0x55fb2cc5b080_0 .net *"_ivl_34", 0 0, L_0x55fb2cfac8d0;  1 drivers
L_0x7fd0c51397c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc5b160_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c51397c8;  1 drivers
v0x55fb2cc5b240_0 .net *"_ivl_4", 1 0, L_0x55fb2cfab740;  1 drivers
v0x55fb2cc5b320_0 .net *"_ivl_50", 1 0, L_0x55fb2cfaf520;  1 drivers
v0x55fb2cc5b400_0 .net *"_ivl_54", 1 0, L_0x55fb2cfaf680;  1 drivers
v0x55fb2cc5b4e0_0 .net *"_ivl_62", 1 0, L_0x55fb2cfb1410;  1 drivers
v0x55fb2cc5b5c0_0 .net *"_ivl_66", 2 0, L_0x55fb2cfb15b0;  1 drivers
v0x55fb2cc5b6a0_0 .net *"_ivl_9", 1 0, L_0x55fb2cfab9d0;  1 drivers
L_0x7fd0c5139780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc5b780_0 .net "add", 0 0, L_0x7fd0c5139780;  1 drivers
L_0x7fd0c5139858 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51f80b8 .resolv tri, L_0x7fd0c5139858, L_0x55fb2cfaf430;
v0x55fb2cc5b930_0 .net8 "big_z0", 2 0, RS_0x7fd0c51f80b8;  2 drivers
v0x55fb2cc5b9f0_0 .net "big_z0_z1", 2 0, L_0x55fb2cfb10b0;  1 drivers
L_0x7fd0c51398a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51fa368 .resolv tri, L_0x7fd0c51398a0, L_0x55fb2cfaf590;
v0x55fb2cc5bab0_0 .net8 "big_z1", 2 0, RS_0x7fd0c51fa368;  2 drivers
L_0x7fd0c5139930 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51f9fa8 .resolv tri, L_0x7fd0c5139930, L_0x55fb2cfb1510;
v0x55fb2cc5bb90_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51f9fa8;  2 drivers
L_0x7fd0c51398e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51f9f78 .resolv tri, L_0x7fd0c51398e8, L_0x55fb2cfb1370;
v0x55fb2cc5bc50_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51f9f78;  2 drivers
v0x55fb2cc5bcf0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cfb1240;  1 drivers
v0x55fb2cc5bd90_0 .net "cout_z1", 0 0, L_0x55fb2cfaf2b0;  1 drivers
v0x55fb2cc5be30_0 .net "cout_z1_1", 0 0, L_0x55fb2cfadcf0;  1 drivers
v0x55fb2cc5bf20_0 .net "dummy_cout", 0 0, L_0x55fb2cfb38d0;  1 drivers
v0x55fb2cc5bfc0_0 .net "signX", 0 0, L_0x55fb2cfac300;  1 drivers
v0x55fb2cc5c0b0_0 .net "signY", 0 0, L_0x55fb2cfac840;  1 drivers
v0x55fb2cc5c1a0_0 .net "sign_z3", 0 0, L_0x55fb2cfadde0;  1 drivers
L_0x7fd0c5139738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc5c240_0 .net "sub", 0 0, L_0x7fd0c5139738;  1 drivers
v0x55fb2cc5c4f0_0 .net "z", 3 0, L_0x55fb2cfb3640;  1 drivers
v0x55fb2cc5c590_0 .net "z0", 1 0, L_0x55fb2cfabb40;  1 drivers
v0x55fb2cc5c630_0 .net "z1", 1 0, L_0x55fb2cfaf150;  1 drivers
v0x55fb2cc5c720_0 .net "z1_1", 1 0, L_0x55fb2cfadb90;  1 drivers
v0x55fb2cc5c7e0_0 .net "z2", 1 0, L_0x55fb2cfabca0;  1 drivers
v0x55fb2cc5c8a0_0 .net "z3", 1 0, L_0x55fb2cfac960;  1 drivers
v0x55fb2cc5c940_0 .net "z3_1", 0 0, L_0x55fb2cfac1b0;  1 drivers
v0x55fb2cc5c9e0_0 .net "z3_2", 0 0, L_0x55fb2cfac6f0;  1 drivers
L_0x55fb2cfab5b0 .part L_0x55fb2cfab740, 1, 1;
L_0x55fb2cfab650 .part L_0x55fb2cfab740, 0, 1;
L_0x55fb2cfab840 .part L_0x55fb2cfab9d0, 1, 1;
L_0x55fb2cfab8e0 .part L_0x55fb2cfab9d0, 0, 1;
L_0x55fb2cfabb40 .concat8 [ 1 1 0 0], L_0x55fb2cfabad0, L_0x7fd0c51396a8;
L_0x55fb2cfabca0 .concat8 [ 1 1 0 0], L_0x55fb2cfabc30, L_0x7fd0c51396f0;
L_0x55fb2cfac960 .concat8 [ 1 1 0 0], L_0x55fb2cfac8d0, L_0x7fd0c51397c8;
L_0x55fb2cfaf430 .part/pv L_0x55fb2cfaf520, 0, 2, 3;
L_0x55fb2cfaf590 .part/pv L_0x55fb2cfaf680, 1, 2, 3;
L_0x55fb2cfb1370 .part/pv L_0x55fb2cfb1410, 2, 2, 4;
L_0x55fb2cfb1510 .part/pv L_0x55fb2cfb15b0, 0, 3, 4;
S_0x55fb2cc41d70 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cc41b90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc41f50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfacaf0 .functor XOR 2, L_0x7fd0c513d560, L_0x55fb2cfabca0, C4<00>, C4<00>;
v0x55fb2cc44d90_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d560;  1 drivers
v0x55fb2cc44e30_0 .net "a", 1 0, L_0x55fb2cfabb40;  alias, 1 drivers
v0x55fb2cc44ed0_0 .net "a_or_s", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc44f70_0 .net "b", 1 0, L_0x55fb2cfabca0;  alias, 1 drivers
v0x55fb2cc45010_0 .net "cout", 0 0, L_0x55fb2cfadcf0;  alias, 1 drivers
v0x55fb2cc45100_0 .net "input_b", 1 0, L_0x55fb2cfacaf0;  1 drivers
v0x55fb2cc451a0_0 .net "out", 1 0, L_0x55fb2cfadb90;  alias, 1 drivers
S_0x55fb2cc42070 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc41d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc42250 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc44930_0 .net "S", 1 0, L_0x55fb2cfadb90;  alias, 1 drivers
v0x55fb2cc449d0_0 .net "a", 1 0, L_0x55fb2cfabb40;  alias, 1 drivers
v0x55fb2cc44a70_0 .net "b", 1 0, L_0x55fb2cfacaf0;  alias, 1 drivers
v0x55fb2cc44b10_0 .net "carin", 1 0, L_0x55fb2cfadc30;  1 drivers
v0x55fb2cc44bb0_0 .net "cin", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc44cf0_0 .net "cout", 0 0, L_0x55fb2cfadcf0;  alias, 1 drivers
L_0x55fb2cfad0e0 .part L_0x55fb2cfabb40, 1, 1;
L_0x55fb2cfad2c0 .part L_0x55fb2cfacaf0, 1, 1;
L_0x55fb2cfad3f0 .part L_0x55fb2cfadc30, 0, 1;
L_0x55fb2cfad8a0 .part L_0x55fb2cfabb40, 0, 1;
L_0x55fb2cfad9d0 .part L_0x55fb2cfacaf0, 0, 1;
L_0x55fb2cfadb90 .concat8 [ 1 1 0 0], L_0x55fb2cfad640, L_0x55fb2cfacde0;
L_0x55fb2cfadc30 .concat8 [ 1 1 0 0], L_0x55fb2cfad810, L_0x55fb2cfad050;
L_0x55fb2cfadcf0 .part L_0x55fb2cfadc30, 1, 1;
S_0x55fb2cc42370 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc42070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfad810 .functor OR 1, L_0x55fb2cfad5b0, L_0x55fb2cfad780, C4<0>, C4<0>;
v0x55fb2cc42f70_0 .net "S", 0 0, L_0x55fb2cfad640;  1 drivers
v0x55fb2cc43010_0 .net "a", 0 0, L_0x55fb2cfad8a0;  1 drivers
v0x55fb2cc430b0_0 .net "b", 0 0, L_0x55fb2cfad9d0;  1 drivers
v0x55fb2cc43150_0 .net "c_1", 0 0, L_0x55fb2cfad5b0;  1 drivers
v0x55fb2cc431f0_0 .net "c_2", 0 0, L_0x55fb2cfad780;  1 drivers
v0x55fb2cc432e0_0 .net "cin", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc43380_0 .net "cout", 0 0, L_0x55fb2cfad810;  1 drivers
v0x55fb2cc43420_0 .net "h_1_out", 0 0, L_0x55fb2cfad520;  1 drivers
S_0x55fb2cc425d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc42370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfad520 .functor XOR 1, L_0x55fb2cfad8a0, L_0x55fb2cfad9d0, C4<0>, C4<0>;
L_0x55fb2cfad5b0 .functor AND 1, L_0x55fb2cfad8a0, L_0x55fb2cfad9d0, C4<1>, C4<1>;
v0x55fb2cc42820_0 .net "S", 0 0, L_0x55fb2cfad520;  alias, 1 drivers
v0x55fb2cc428c0_0 .net "a", 0 0, L_0x55fb2cfad8a0;  alias, 1 drivers
v0x55fb2cc42960_0 .net "b", 0 0, L_0x55fb2cfad9d0;  alias, 1 drivers
v0x55fb2cc42a00_0 .net "cout", 0 0, L_0x55fb2cfad5b0;  alias, 1 drivers
S_0x55fb2cc42aa0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc42370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfad640 .functor XOR 1, L_0x55fb2cfad520, L_0x7fd0c5139780, C4<0>, C4<0>;
L_0x55fb2cfad780 .functor AND 1, L_0x55fb2cfad520, L_0x7fd0c5139780, C4<1>, C4<1>;
v0x55fb2cc42cf0_0 .net "S", 0 0, L_0x55fb2cfad640;  alias, 1 drivers
v0x55fb2cc42d90_0 .net "a", 0 0, L_0x55fb2cfad520;  alias, 1 drivers
v0x55fb2cc42e30_0 .net "b", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc42ed0_0 .net "cout", 0 0, L_0x55fb2cfad780;  alias, 1 drivers
S_0x55fb2cc43510 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc42070;
 .timescale 0 0;
P_0x55fb2cc436f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc43790 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc43510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfad050 .functor OR 1, L_0x55fb2cfacd00, L_0x55fb2cfacf70, C4<0>, C4<0>;
v0x55fb2cc44390_0 .net "S", 0 0, L_0x55fb2cfacde0;  1 drivers
v0x55fb2cc44430_0 .net "a", 0 0, L_0x55fb2cfad0e0;  1 drivers
v0x55fb2cc444d0_0 .net "b", 0 0, L_0x55fb2cfad2c0;  1 drivers
v0x55fb2cc44570_0 .net "c_1", 0 0, L_0x55fb2cfacd00;  1 drivers
v0x55fb2cc44610_0 .net "c_2", 0 0, L_0x55fb2cfacf70;  1 drivers
v0x55fb2cc44700_0 .net "cin", 0 0, L_0x55fb2cfad3f0;  1 drivers
v0x55fb2cc447a0_0 .net "cout", 0 0, L_0x55fb2cfad050;  1 drivers
v0x55fb2cc44840_0 .net "h_1_out", 0 0, L_0x55fb2cfacbb0;  1 drivers
S_0x55fb2cc439f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc43790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfacbb0 .functor XOR 1, L_0x55fb2cfad0e0, L_0x55fb2cfad2c0, C4<0>, C4<0>;
L_0x55fb2cfacd00 .functor AND 1, L_0x55fb2cfad0e0, L_0x55fb2cfad2c0, C4<1>, C4<1>;
v0x55fb2cc43c40_0 .net "S", 0 0, L_0x55fb2cfacbb0;  alias, 1 drivers
v0x55fb2cc43ce0_0 .net "a", 0 0, L_0x55fb2cfad0e0;  alias, 1 drivers
v0x55fb2cc43d80_0 .net "b", 0 0, L_0x55fb2cfad2c0;  alias, 1 drivers
v0x55fb2cc43e20_0 .net "cout", 0 0, L_0x55fb2cfacd00;  alias, 1 drivers
S_0x55fb2cc43ec0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc43790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfacde0 .functor XOR 1, L_0x55fb2cfacbb0, L_0x55fb2cfad3f0, C4<0>, C4<0>;
L_0x55fb2cfacf70 .functor AND 1, L_0x55fb2cfacbb0, L_0x55fb2cfad3f0, C4<1>, C4<1>;
v0x55fb2cc44110_0 .net "S", 0 0, L_0x55fb2cfacde0;  alias, 1 drivers
v0x55fb2cc441b0_0 .net "a", 0 0, L_0x55fb2cfacbb0;  alias, 1 drivers
v0x55fb2cc44250_0 .net "b", 0 0, L_0x55fb2cfad3f0;  alias, 1 drivers
v0x55fb2cc442f0_0 .net "cout", 0 0, L_0x55fb2cfacf70;  alias, 1 drivers
S_0x55fb2cc452c0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cc41b90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc454c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cfae050 .functor XOR 2, L_0x55fb2cfadf90, L_0x55fb2cfac960, C4<00>, C4<00>;
v0x55fb2cc48e40_0 .net *"_ivl_0", 1 0, L_0x55fb2cfadf90;  1 drivers
L_0x7fd0c5139810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc48f40_0 .net *"_ivl_3", 0 0, L_0x7fd0c5139810;  1 drivers
v0x55fb2cc49020_0 .net "a", 1 0, L_0x55fb2cfadb90;  alias, 1 drivers
v0x55fb2cc490c0_0 .net "a_or_s", 0 0, L_0x55fb2cfadde0;  alias, 1 drivers
v0x55fb2cc49160_0 .net "b", 1 0, L_0x55fb2cfac960;  alias, 1 drivers
v0x55fb2cc49290_0 .net "cout", 0 0, L_0x55fb2cfaf2b0;  alias, 1 drivers
v0x55fb2cc49330_0 .net "input_b", 1 0, L_0x55fb2cfae050;  1 drivers
v0x55fb2cc493d0_0 .net "out", 1 0, L_0x55fb2cfaf150;  alias, 1 drivers
L_0x55fb2cfadf90 .concat [ 1 1 0 0], L_0x55fb2cfadde0, L_0x7fd0c5139810;
S_0x55fb2cc45640 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc452c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc45820 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc48810_0 .net "S", 1 0, L_0x55fb2cfaf150;  alias, 1 drivers
v0x55fb2cc488f0_0 .net "a", 1 0, L_0x55fb2cfadb90;  alias, 1 drivers
v0x55fb2cc48a00_0 .net "b", 1 0, L_0x55fb2cfae050;  alias, 1 drivers
v0x55fb2cc48ac0_0 .net "carin", 1 0, L_0x55fb2cfaf1f0;  1 drivers
v0x55fb2cc48ba0_0 .net "cin", 0 0, L_0x55fb2cfadde0;  alias, 1 drivers
v0x55fb2cc48ce0_0 .net "cout", 0 0, L_0x55fb2cfaf2b0;  alias, 1 drivers
L_0x55fb2cfae660 .part L_0x55fb2cfadb90, 1, 1;
L_0x55fb2cfae7b0 .part L_0x55fb2cfae050, 1, 1;
L_0x55fb2cfae8e0 .part L_0x55fb2cfaf1f0, 0, 1;
L_0x55fb2cfaeef0 .part L_0x55fb2cfadb90, 0, 1;
L_0x55fb2cfaef90 .part L_0x55fb2cfae050, 0, 1;
L_0x55fb2cfaf150 .concat8 [ 1 1 0 0], L_0x55fb2cfaeb30, L_0x55fb2cfae360;
L_0x55fb2cfaf1f0 .concat8 [ 1 1 0 0], L_0x55fb2cfaee60, L_0x55fb2cfae5d0;
L_0x55fb2cfaf2b0 .part L_0x55fb2cfaf1f0, 1, 1;
S_0x55fb2cc459a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc45640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfaee60 .functor OR 1, L_0x55fb2cfaeaa0, L_0x55fb2cfaecc0, C4<0>, C4<0>;
v0x55fb2cc468f0_0 .net "S", 0 0, L_0x55fb2cfaeb30;  1 drivers
v0x55fb2cc469b0_0 .net "a", 0 0, L_0x55fb2cfaeef0;  1 drivers
v0x55fb2cc46a80_0 .net "b", 0 0, L_0x55fb2cfaef90;  1 drivers
v0x55fb2cc46b80_0 .net "c_1", 0 0, L_0x55fb2cfaeaa0;  1 drivers
v0x55fb2cc46c50_0 .net "c_2", 0 0, L_0x55fb2cfaecc0;  1 drivers
v0x55fb2cc46d40_0 .net "cin", 0 0, L_0x55fb2cfadde0;  alias, 1 drivers
v0x55fb2cc46e10_0 .net "cout", 0 0, L_0x55fb2cfaee60;  1 drivers
v0x55fb2cc46eb0_0 .net "h_1_out", 0 0, L_0x55fb2cfaea10;  1 drivers
S_0x55fb2cc45c50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc459a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaea10 .functor XOR 1, L_0x55fb2cfaeef0, L_0x55fb2cfaef90, C4<0>, C4<0>;
L_0x55fb2cfaeaa0 .functor AND 1, L_0x55fb2cfaeef0, L_0x55fb2cfaef90, C4<1>, C4<1>;
v0x55fb2cc45ef0_0 .net "S", 0 0, L_0x55fb2cfaea10;  alias, 1 drivers
v0x55fb2cc45fd0_0 .net "a", 0 0, L_0x55fb2cfaeef0;  alias, 1 drivers
v0x55fb2cc46090_0 .net "b", 0 0, L_0x55fb2cfaef90;  alias, 1 drivers
v0x55fb2cc46160_0 .net "cout", 0 0, L_0x55fb2cfaeaa0;  alias, 1 drivers
S_0x55fb2cc462d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc459a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaeb30 .functor XOR 1, L_0x55fb2cfaea10, L_0x55fb2cfadde0, C4<0>, C4<0>;
L_0x55fb2cfaecc0 .functor AND 1, L_0x55fb2cfaea10, L_0x55fb2cfadde0, C4<1>, C4<1>;
v0x55fb2cc46540_0 .net "S", 0 0, L_0x55fb2cfaeb30;  alias, 1 drivers
v0x55fb2cc46600_0 .net "a", 0 0, L_0x55fb2cfaea10;  alias, 1 drivers
v0x55fb2cc466f0_0 .net "b", 0 0, L_0x55fb2cfadde0;  alias, 1 drivers
v0x55fb2cc467c0_0 .net "cout", 0 0, L_0x55fb2cfaecc0;  alias, 1 drivers
S_0x55fb2cc46fa0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc45640;
 .timescale 0 0;
P_0x55fb2cc471a0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc47260 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc46fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfae5d0 .functor OR 1, L_0x55fb2cfae280, L_0x55fb2cfae4f0, C4<0>, C4<0>;
v0x55fb2cc48160_0 .net "S", 0 0, L_0x55fb2cfae360;  1 drivers
v0x55fb2cc48220_0 .net "a", 0 0, L_0x55fb2cfae660;  1 drivers
v0x55fb2cc482f0_0 .net "b", 0 0, L_0x55fb2cfae7b0;  1 drivers
v0x55fb2cc483f0_0 .net "c_1", 0 0, L_0x55fb2cfae280;  1 drivers
v0x55fb2cc484c0_0 .net "c_2", 0 0, L_0x55fb2cfae4f0;  1 drivers
v0x55fb2cc485b0_0 .net "cin", 0 0, L_0x55fb2cfae8e0;  1 drivers
v0x55fb2cc48680_0 .net "cout", 0 0, L_0x55fb2cfae5d0;  1 drivers
v0x55fb2cc48720_0 .net "h_1_out", 0 0, L_0x55fb2cfae130;  1 drivers
S_0x55fb2cc474c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc47260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfae130 .functor XOR 1, L_0x55fb2cfae660, L_0x55fb2cfae7b0, C4<0>, C4<0>;
L_0x55fb2cfae280 .functor AND 1, L_0x55fb2cfae660, L_0x55fb2cfae7b0, C4<1>, C4<1>;
v0x55fb2cc47760_0 .net "S", 0 0, L_0x55fb2cfae130;  alias, 1 drivers
v0x55fb2cc47840_0 .net "a", 0 0, L_0x55fb2cfae660;  alias, 1 drivers
v0x55fb2cc47900_0 .net "b", 0 0, L_0x55fb2cfae7b0;  alias, 1 drivers
v0x55fb2cc479d0_0 .net "cout", 0 0, L_0x55fb2cfae280;  alias, 1 drivers
S_0x55fb2cc47b40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc47260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfae360 .functor XOR 1, L_0x55fb2cfae130, L_0x55fb2cfae8e0, C4<0>, C4<0>;
L_0x55fb2cfae4f0 .functor AND 1, L_0x55fb2cfae130, L_0x55fb2cfae8e0, C4<1>, C4<1>;
v0x55fb2cc47db0_0 .net "S", 0 0, L_0x55fb2cfae360;  alias, 1 drivers
v0x55fb2cc47e70_0 .net "a", 0 0, L_0x55fb2cfae130;  alias, 1 drivers
v0x55fb2cc47f60_0 .net "b", 0 0, L_0x55fb2cfae8e0;  alias, 1 drivers
v0x55fb2cc48030_0 .net "cout", 0 0, L_0x55fb2cfae4f0;  alias, 1 drivers
S_0x55fb2cc49550 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cc41b90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc49730 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d5a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfaf820 .functor XOR 3, L_0x7fd0c513d5a8, RS_0x7fd0c51f80b8, C4<000>, C4<000>;
v0x55fb2cc4e830_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d5a8;  1 drivers
v0x55fb2cc4e930_0 .net8 "a", 2 0, RS_0x7fd0c51f80b8;  alias, 2 drivers
v0x55fb2cc4e9f0_0 .net "a_or_s", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc4eac0_0 .net8 "b", 2 0, RS_0x7fd0c51f80b8;  alias, 2 drivers
v0x55fb2cc4ebb0_0 .net "cout", 0 0, L_0x55fb2cfb1240;  alias, 1 drivers
v0x55fb2cc4eca0_0 .net "input_b", 2 0, L_0x55fb2cfaf820;  1 drivers
v0x55fb2cc4ed40_0 .net "out", 2 0, L_0x55fb2cfb10b0;  alias, 1 drivers
S_0x55fb2cc498b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc49550;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc49a90 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cc4e280_0 .net "S", 2 0, L_0x55fb2cfb10b0;  alias, 1 drivers
v0x55fb2cc4e360_0 .net8 "a", 2 0, RS_0x7fd0c51f80b8;  alias, 2 drivers
v0x55fb2cc4e440_0 .net "b", 2 0, L_0x55fb2cfaf820;  alias, 1 drivers
v0x55fb2cc4e500_0 .net "carin", 2 0, L_0x55fb2cfb1150;  1 drivers
v0x55fb2cc4e5e0_0 .net "cin", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc4e6d0_0 .net "cout", 0 0, L_0x55fb2cfb1240;  alias, 1 drivers
L_0x55fb2cfafdc0 .part RS_0x7fd0c51f80b8, 1, 1;
L_0x55fb2cfaff10 .part L_0x55fb2cfaf820, 1, 1;
L_0x55fb2cfb0040 .part L_0x55fb2cfb1150, 0, 1;
L_0x55fb2cfb0590 .part RS_0x7fd0c51f80b8, 2, 1;
L_0x55fb2cfb07d0 .part L_0x55fb2cfaf820, 2, 1;
L_0x55fb2cfb0900 .part L_0x55fb2cfb1150, 1, 1;
L_0x55fb2cfb0e00 .part RS_0x7fd0c51f80b8, 0, 1;
L_0x55fb2cfb0f30 .part L_0x55fb2cfaf820, 0, 1;
L_0x55fb2cfb10b0 .concat8 [ 1 1 1 0], L_0x55fb2cfb0b50, L_0x55fb2cfafac0, L_0x55fb2cfb0290;
L_0x55fb2cfb1150 .concat8 [ 1 1 1 0], L_0x55fb2cfb0d70, L_0x55fb2cfafd30, L_0x55fb2cfb0500;
L_0x55fb2cfb1240 .part L_0x55fb2cfb1150, 2, 1;
S_0x55fb2cc49c10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc498b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb0d70 .functor OR 1, L_0x55fb2cfb0ac0, L_0x55fb2cfb0ce0, C4<0>, C4<0>;
v0x55fb2cc4ab40_0 .net "S", 0 0, L_0x55fb2cfb0b50;  1 drivers
v0x55fb2cc4ac00_0 .net "a", 0 0, L_0x55fb2cfb0e00;  1 drivers
v0x55fb2cc4acd0_0 .net "b", 0 0, L_0x55fb2cfb0f30;  1 drivers
v0x55fb2cc4add0_0 .net "c_1", 0 0, L_0x55fb2cfb0ac0;  1 drivers
v0x55fb2cc4aea0_0 .net "c_2", 0 0, L_0x55fb2cfb0ce0;  1 drivers
v0x55fb2cc4af40_0 .net "cin", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc4afe0_0 .net "cout", 0 0, L_0x55fb2cfb0d70;  1 drivers
v0x55fb2cc4b080_0 .net "h_1_out", 0 0, L_0x55fb2cfb0a30;  1 drivers
S_0x55fb2cc49ec0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc49c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb0a30 .functor XOR 1, L_0x55fb2cfb0e00, L_0x55fb2cfb0f30, C4<0>, C4<0>;
L_0x55fb2cfb0ac0 .functor AND 1, L_0x55fb2cfb0e00, L_0x55fb2cfb0f30, C4<1>, C4<1>;
v0x55fb2cc4a160_0 .net "S", 0 0, L_0x55fb2cfb0a30;  alias, 1 drivers
v0x55fb2cc4a240_0 .net "a", 0 0, L_0x55fb2cfb0e00;  alias, 1 drivers
v0x55fb2cc4a300_0 .net "b", 0 0, L_0x55fb2cfb0f30;  alias, 1 drivers
v0x55fb2cc4a3d0_0 .net "cout", 0 0, L_0x55fb2cfb0ac0;  alias, 1 drivers
S_0x55fb2cc4a540 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc49c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb0b50 .functor XOR 1, L_0x55fb2cfb0a30, L_0x7fd0c5139780, C4<0>, C4<0>;
L_0x55fb2cfb0ce0 .functor AND 1, L_0x55fb2cfb0a30, L_0x7fd0c5139780, C4<1>, C4<1>;
v0x55fb2cc4a7b0_0 .net "S", 0 0, L_0x55fb2cfb0b50;  alias, 1 drivers
v0x55fb2cc4a870_0 .net "a", 0 0, L_0x55fb2cfb0a30;  alias, 1 drivers
v0x55fb2cc4a960_0 .net "b", 0 0, L_0x7fd0c5139780;  alias, 1 drivers
v0x55fb2cc4aa30_0 .net "cout", 0 0, L_0x55fb2cfb0ce0;  alias, 1 drivers
S_0x55fb2cc4b170 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc498b0;
 .timescale 0 0;
P_0x55fb2cc4b390 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc4b450 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc4b170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfafd30 .functor OR 1, L_0x55fb2cfaf9e0, L_0x55fb2cfafc50, C4<0>, C4<0>;
v0x55fb2cc4c350_0 .net "S", 0 0, L_0x55fb2cfafac0;  1 drivers
v0x55fb2cc4c410_0 .net "a", 0 0, L_0x55fb2cfafdc0;  1 drivers
v0x55fb2cc4c4e0_0 .net "b", 0 0, L_0x55fb2cfaff10;  1 drivers
v0x55fb2cc4c5e0_0 .net "c_1", 0 0, L_0x55fb2cfaf9e0;  1 drivers
v0x55fb2cc4c6b0_0 .net "c_2", 0 0, L_0x55fb2cfafc50;  1 drivers
v0x55fb2cc4c7a0_0 .net "cin", 0 0, L_0x55fb2cfb0040;  1 drivers
v0x55fb2cc4c870_0 .net "cout", 0 0, L_0x55fb2cfafd30;  1 drivers
v0x55fb2cc4c910_0 .net "h_1_out", 0 0, L_0x55fb2cfaf890;  1 drivers
S_0x55fb2cc4b6b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc4b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfaf890 .functor XOR 1, L_0x55fb2cfafdc0, L_0x55fb2cfaff10, C4<0>, C4<0>;
L_0x55fb2cfaf9e0 .functor AND 1, L_0x55fb2cfafdc0, L_0x55fb2cfaff10, C4<1>, C4<1>;
v0x55fb2cc4b950_0 .net "S", 0 0, L_0x55fb2cfaf890;  alias, 1 drivers
v0x55fb2cc4ba30_0 .net "a", 0 0, L_0x55fb2cfafdc0;  alias, 1 drivers
v0x55fb2cc4baf0_0 .net "b", 0 0, L_0x55fb2cfaff10;  alias, 1 drivers
v0x55fb2cc4bbc0_0 .net "cout", 0 0, L_0x55fb2cfaf9e0;  alias, 1 drivers
S_0x55fb2cc4bd30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc4b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfafac0 .functor XOR 1, L_0x55fb2cfaf890, L_0x55fb2cfb0040, C4<0>, C4<0>;
L_0x55fb2cfafc50 .functor AND 1, L_0x55fb2cfaf890, L_0x55fb2cfb0040, C4<1>, C4<1>;
v0x55fb2cc4bfa0_0 .net "S", 0 0, L_0x55fb2cfafac0;  alias, 1 drivers
v0x55fb2cc4c060_0 .net "a", 0 0, L_0x55fb2cfaf890;  alias, 1 drivers
v0x55fb2cc4c150_0 .net "b", 0 0, L_0x55fb2cfb0040;  alias, 1 drivers
v0x55fb2cc4c220_0 .net "cout", 0 0, L_0x55fb2cfafc50;  alias, 1 drivers
S_0x55fb2cc4ca00 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc498b0;
 .timescale 0 0;
P_0x55fb2cc4cbe0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc4cca0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc4ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb0500 .functor OR 1, L_0x55fb2cfb0200, L_0x55fb2cfb0420, C4<0>, C4<0>;
v0x55fb2cc4dbd0_0 .net "S", 0 0, L_0x55fb2cfb0290;  1 drivers
v0x55fb2cc4dc90_0 .net "a", 0 0, L_0x55fb2cfb0590;  1 drivers
v0x55fb2cc4dd60_0 .net "b", 0 0, L_0x55fb2cfb07d0;  1 drivers
v0x55fb2cc4de60_0 .net "c_1", 0 0, L_0x55fb2cfb0200;  1 drivers
v0x55fb2cc4df30_0 .net "c_2", 0 0, L_0x55fb2cfb0420;  1 drivers
v0x55fb2cc4e020_0 .net "cin", 0 0, L_0x55fb2cfb0900;  1 drivers
v0x55fb2cc4e0f0_0 .net "cout", 0 0, L_0x55fb2cfb0500;  1 drivers
v0x55fb2cc4e190_0 .net "h_1_out", 0 0, L_0x55fb2cfb0170;  1 drivers
S_0x55fb2cc4cf30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc4cca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb0170 .functor XOR 1, L_0x55fb2cfb0590, L_0x55fb2cfb07d0, C4<0>, C4<0>;
L_0x55fb2cfb0200 .functor AND 1, L_0x55fb2cfb0590, L_0x55fb2cfb07d0, C4<1>, C4<1>;
v0x55fb2cc4d1d0_0 .net "S", 0 0, L_0x55fb2cfb0170;  alias, 1 drivers
v0x55fb2cc4d2b0_0 .net "a", 0 0, L_0x55fb2cfb0590;  alias, 1 drivers
v0x55fb2cc4d370_0 .net "b", 0 0, L_0x55fb2cfb07d0;  alias, 1 drivers
v0x55fb2cc4d440_0 .net "cout", 0 0, L_0x55fb2cfb0200;  alias, 1 drivers
S_0x55fb2cc4d5b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc4cca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb0290 .functor XOR 1, L_0x55fb2cfb0170, L_0x55fb2cfb0900, C4<0>, C4<0>;
L_0x55fb2cfb0420 .functor AND 1, L_0x55fb2cfb0170, L_0x55fb2cfb0900, C4<1>, C4<1>;
v0x55fb2cc4d820_0 .net "S", 0 0, L_0x55fb2cfb0290;  alias, 1 drivers
v0x55fb2cc4d8e0_0 .net "a", 0 0, L_0x55fb2cfb0170;  alias, 1 drivers
v0x55fb2cc4d9d0_0 .net "b", 0 0, L_0x55fb2cfb0900;  alias, 1 drivers
v0x55fb2cc4daa0_0 .net "cout", 0 0, L_0x55fb2cfb0420;  alias, 1 drivers
S_0x55fb2cc4eea0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cc41b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc4f080 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cfabe30 .functor XOR 1, L_0x7fd0c5139738, L_0x55fb2cfab650, C4<0>, C4<0>;
v0x55fb2cc511a0_0 .net "a", 0 0, L_0x55fb2cfab5b0;  alias, 1 drivers
v0x55fb2cc51280_0 .net "a_or_s", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc51340_0 .net "b", 0 0, L_0x55fb2cfab650;  alias, 1 drivers
v0x55fb2cc513e0_0 .net "cout", 0 0, L_0x55fb2cfac300;  alias, 1 drivers
v0x55fb2cc51480_0 .net "input_b", 0 0, L_0x55fb2cfabe30;  1 drivers
v0x55fb2cc51570_0 .net "out", 0 0, L_0x55fb2cfac1b0;  alias, 1 drivers
S_0x55fb2cc4f1d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc4eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc4f3d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cfac300 .functor BUFZ 1, L_0x55fb2cfac290, C4<0>, C4<0>, C4<0>;
v0x55fb2cc50b50_0 .net "S", 0 0, L_0x55fb2cfac1b0;  alias, 1 drivers
v0x55fb2cc50c60_0 .net "a", 0 0, L_0x55fb2cfab5b0;  alias, 1 drivers
v0x55fb2cc50d70_0 .net "b", 0 0, L_0x55fb2cfabe30;  alias, 1 drivers
v0x55fb2cc50e60_0 .net "carin", 0 0, L_0x55fb2cfac290;  1 drivers
v0x55fb2cc50f20_0 .net "cin", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc51060_0 .net "cout", 0 0, L_0x55fb2cfac300;  alias, 1 drivers
S_0x55fb2cc4f550 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc4f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfac290 .functor OR 1, L_0x55fb2cfac030, L_0x55fb2cfac220, C4<0>, C4<0>;
v0x55fb2cc504a0_0 .net "S", 0 0, L_0x55fb2cfac1b0;  alias, 1 drivers
v0x55fb2cc50560_0 .net "a", 0 0, L_0x55fb2cfab5b0;  alias, 1 drivers
v0x55fb2cc50630_0 .net "b", 0 0, L_0x55fb2cfabe30;  alias, 1 drivers
v0x55fb2cc50730_0 .net "c_1", 0 0, L_0x55fb2cfac030;  1 drivers
v0x55fb2cc50800_0 .net "c_2", 0 0, L_0x55fb2cfac220;  1 drivers
v0x55fb2cc508f0_0 .net "cin", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc509c0_0 .net "cout", 0 0, L_0x55fb2cfac290;  alias, 1 drivers
v0x55fb2cc50a60_0 .net "h_1_out", 0 0, L_0x55fb2cfabfc0;  1 drivers
S_0x55fb2cc4f800 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc4f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfabfc0 .functor XOR 1, L_0x55fb2cfab5b0, L_0x55fb2cfabe30, C4<0>, C4<0>;
L_0x55fb2cfac030 .functor AND 1, L_0x55fb2cfab5b0, L_0x55fb2cfabe30, C4<1>, C4<1>;
v0x55fb2cc4faa0_0 .net "S", 0 0, L_0x55fb2cfabfc0;  alias, 1 drivers
v0x55fb2cc4fb80_0 .net "a", 0 0, L_0x55fb2cfab5b0;  alias, 1 drivers
v0x55fb2cc4fc40_0 .net "b", 0 0, L_0x55fb2cfabe30;  alias, 1 drivers
v0x55fb2cc4fd10_0 .net "cout", 0 0, L_0x55fb2cfac030;  alias, 1 drivers
S_0x55fb2cc4fe80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc4f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfac1b0 .functor XOR 1, L_0x55fb2cfabfc0, L_0x7fd0c5139738, C4<0>, C4<0>;
L_0x55fb2cfac220 .functor AND 1, L_0x55fb2cfabfc0, L_0x7fd0c5139738, C4<1>, C4<1>;
v0x55fb2cc500f0_0 .net "S", 0 0, L_0x55fb2cfac1b0;  alias, 1 drivers
v0x55fb2cc501b0_0 .net "a", 0 0, L_0x55fb2cfabfc0;  alias, 1 drivers
v0x55fb2cc502a0_0 .net "b", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc50370_0 .net "cout", 0 0, L_0x55fb2cfac220;  alias, 1 drivers
S_0x55fb2cc516d0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cc41b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc51900 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cfac370 .functor XOR 1, L_0x7fd0c5139738, L_0x55fb2cfab8e0, C4<0>, C4<0>;
v0x55fb2cc538c0_0 .net "a", 0 0, L_0x55fb2cfab840;  alias, 1 drivers
v0x55fb2cc539a0_0 .net "a_or_s", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc53a60_0 .net "b", 0 0, L_0x55fb2cfab8e0;  alias, 1 drivers
v0x55fb2cc53b00_0 .net "cout", 0 0, L_0x55fb2cfac840;  alias, 1 drivers
v0x55fb2cc53ba0_0 .net "input_b", 0 0, L_0x55fb2cfac370;  1 drivers
v0x55fb2cc53c90_0 .net "out", 0 0, L_0x55fb2cfac6f0;  alias, 1 drivers
S_0x55fb2cc51a20 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc516d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc51c20 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cfac840 .functor BUFZ 1, L_0x55fb2cfac7d0, C4<0>, C4<0>, C4<0>;
v0x55fb2cc532a0_0 .net "S", 0 0, L_0x55fb2cfac6f0;  alias, 1 drivers
v0x55fb2cc533d0_0 .net "a", 0 0, L_0x55fb2cfab840;  alias, 1 drivers
v0x55fb2cc534e0_0 .net "b", 0 0, L_0x55fb2cfac370;  alias, 1 drivers
v0x55fb2cc535d0_0 .net "carin", 0 0, L_0x55fb2cfac7d0;  1 drivers
v0x55fb2cc53690_0 .net "cin", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc53780_0 .net "cout", 0 0, L_0x55fb2cfac840;  alias, 1 drivers
S_0x55fb2cc51d40 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc51a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfac7d0 .functor OR 1, L_0x55fb2cfac570, L_0x55fb2cfac760, C4<0>, C4<0>;
v0x55fb2cc52c70_0 .net "S", 0 0, L_0x55fb2cfac6f0;  alias, 1 drivers
v0x55fb2cc52d30_0 .net "a", 0 0, L_0x55fb2cfab840;  alias, 1 drivers
v0x55fb2cc52e00_0 .net "b", 0 0, L_0x55fb2cfac370;  alias, 1 drivers
v0x55fb2cc52f00_0 .net "c_1", 0 0, L_0x55fb2cfac570;  1 drivers
v0x55fb2cc52fd0_0 .net "c_2", 0 0, L_0x55fb2cfac760;  1 drivers
v0x55fb2cc53070_0 .net "cin", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc53110_0 .net "cout", 0 0, L_0x55fb2cfac7d0;  alias, 1 drivers
v0x55fb2cc531b0_0 .net "h_1_out", 0 0, L_0x55fb2cfac500;  1 drivers
S_0x55fb2cc51ff0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc51d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfac500 .functor XOR 1, L_0x55fb2cfab840, L_0x55fb2cfac370, C4<0>, C4<0>;
L_0x55fb2cfac570 .functor AND 1, L_0x55fb2cfab840, L_0x55fb2cfac370, C4<1>, C4<1>;
v0x55fb2cc52290_0 .net "S", 0 0, L_0x55fb2cfac500;  alias, 1 drivers
v0x55fb2cc52370_0 .net "a", 0 0, L_0x55fb2cfab840;  alias, 1 drivers
v0x55fb2cc52430_0 .net "b", 0 0, L_0x55fb2cfac370;  alias, 1 drivers
v0x55fb2cc52500_0 .net "cout", 0 0, L_0x55fb2cfac570;  alias, 1 drivers
S_0x55fb2cc52670 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc51d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfac6f0 .functor XOR 1, L_0x55fb2cfac500, L_0x7fd0c5139738, C4<0>, C4<0>;
L_0x55fb2cfac760 .functor AND 1, L_0x55fb2cfac500, L_0x7fd0c5139738, C4<1>, C4<1>;
v0x55fb2cc528e0_0 .net "S", 0 0, L_0x55fb2cfac6f0;  alias, 1 drivers
v0x55fb2cc529a0_0 .net "a", 0 0, L_0x55fb2cfac500;  alias, 1 drivers
v0x55fb2cc52a90_0 .net "b", 0 0, L_0x7fd0c5139738;  alias, 1 drivers
v0x55fb2cc52b60_0 .net "cout", 0 0, L_0x55fb2cfac760;  alias, 1 drivers
S_0x55fb2cc53df0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cc41b90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc53fd0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc5a0d0_0 .net "S", 3 0, L_0x55fb2cfb3640;  alias, 1 drivers
v0x55fb2cc5a1b0_0 .net8 "a", 3 0, RS_0x7fd0c51f9f78;  alias, 2 drivers
v0x55fb2cc5a290_0 .net8 "b", 3 0, RS_0x7fd0c51f9fa8;  alias, 2 drivers
v0x55fb2cc5a350_0 .net "carin", 3 0, L_0x55fb2cfb3750;  1 drivers
v0x55fb2cc5a430_0 .net "cin", 0 0, L_0x55fb2cfb1240;  alias, 1 drivers
v0x55fb2cc5a520_0 .net "cout", 0 0, L_0x55fb2cfb38d0;  alias, 1 drivers
L_0x55fb2cfb1b40 .part RS_0x7fd0c51f9f78, 1, 1;
L_0x55fb2cfb1d20 .part RS_0x7fd0c51f9fa8, 1, 1;
L_0x55fb2cfb1ee0 .part L_0x55fb2cfb3750, 0, 1;
L_0x55fb2cfb2390 .part RS_0x7fd0c51f9f78, 2, 1;
L_0x55fb2cfb24c0 .part RS_0x7fd0c51f9fa8, 2, 1;
L_0x55fb2cfb25f0 .part L_0x55fb2cfb3750, 1, 1;
L_0x55fb2cfb2b90 .part RS_0x7fd0c51f9f78, 3, 1;
L_0x55fb2cfb2cc0 .part RS_0x7fd0c51f9fa8, 3, 1;
L_0x55fb2cfb2e40 .part L_0x55fb2cfb3750, 2, 1;
L_0x55fb2cfb3470 .part RS_0x7fd0c51f9f78, 0, 1;
L_0x55fb2cfb3510 .part RS_0x7fd0c51f9fa8, 0, 1;
L_0x55fb2cfb3640 .concat8 [ 1 1 1 1], L_0x55fb2cfb30b0, L_0x55fb2cfb1840, L_0x55fb2cfb2130, L_0x55fb2cfb2890;
L_0x55fb2cfb3750 .concat8 [ 1 1 1 1], L_0x55fb2cfb33e0, L_0x55fb2cfb1ab0, L_0x55fb2cfb2300, L_0x55fb2cfb2b00;
L_0x55fb2cfb38d0 .part L_0x55fb2cfb3750, 3, 1;
S_0x55fb2cc54180 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc53df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb33e0 .functor OR 1, L_0x55fb2cfb3020, L_0x55fb2cfb3240, C4<0>, C4<0>;
v0x55fb2cc550d0_0 .net "S", 0 0, L_0x55fb2cfb30b0;  1 drivers
v0x55fb2cc55190_0 .net "a", 0 0, L_0x55fb2cfb3470;  1 drivers
v0x55fb2cc55260_0 .net "b", 0 0, L_0x55fb2cfb3510;  1 drivers
v0x55fb2cc55360_0 .net "c_1", 0 0, L_0x55fb2cfb3020;  1 drivers
v0x55fb2cc55430_0 .net "c_2", 0 0, L_0x55fb2cfb3240;  1 drivers
v0x55fb2cc55520_0 .net "cin", 0 0, L_0x55fb2cfb1240;  alias, 1 drivers
v0x55fb2cc555c0_0 .net "cout", 0 0, L_0x55fb2cfb33e0;  1 drivers
v0x55fb2cc55660_0 .net "h_1_out", 0 0, L_0x55fb2cfb2f70;  1 drivers
S_0x55fb2cc54430 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc54180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb2f70 .functor XOR 1, L_0x55fb2cfb3470, L_0x55fb2cfb3510, C4<0>, C4<0>;
L_0x55fb2cfb3020 .functor AND 1, L_0x55fb2cfb3470, L_0x55fb2cfb3510, C4<1>, C4<1>;
v0x55fb2cc546d0_0 .net "S", 0 0, L_0x55fb2cfb2f70;  alias, 1 drivers
v0x55fb2cc547b0_0 .net "a", 0 0, L_0x55fb2cfb3470;  alias, 1 drivers
v0x55fb2cc54870_0 .net "b", 0 0, L_0x55fb2cfb3510;  alias, 1 drivers
v0x55fb2cc54940_0 .net "cout", 0 0, L_0x55fb2cfb3020;  alias, 1 drivers
S_0x55fb2cc54ab0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc54180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb30b0 .functor XOR 1, L_0x55fb2cfb2f70, L_0x55fb2cfb1240, C4<0>, C4<0>;
L_0x55fb2cfb3240 .functor AND 1, L_0x55fb2cfb2f70, L_0x55fb2cfb1240, C4<1>, C4<1>;
v0x55fb2cc54d20_0 .net "S", 0 0, L_0x55fb2cfb30b0;  alias, 1 drivers
v0x55fb2cc54de0_0 .net "a", 0 0, L_0x55fb2cfb2f70;  alias, 1 drivers
v0x55fb2cc54ed0_0 .net "b", 0 0, L_0x55fb2cfb1240;  alias, 1 drivers
v0x55fb2cc54ff0_0 .net "cout", 0 0, L_0x55fb2cfb3240;  alias, 1 drivers
S_0x55fb2cc55750 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc53df0;
 .timescale 0 0;
P_0x55fb2cc55970 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc55a30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc55750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb1ab0 .functor OR 1, L_0x55fb2cfb1760, L_0x55fb2cfb19d0, C4<0>, C4<0>;
v0x55fb2cc56930_0 .net "S", 0 0, L_0x55fb2cfb1840;  1 drivers
v0x55fb2cc569f0_0 .net "a", 0 0, L_0x55fb2cfb1b40;  1 drivers
v0x55fb2cc56ac0_0 .net "b", 0 0, L_0x55fb2cfb1d20;  1 drivers
v0x55fb2cc56bc0_0 .net "c_1", 0 0, L_0x55fb2cfb1760;  1 drivers
v0x55fb2cc56c90_0 .net "c_2", 0 0, L_0x55fb2cfb19d0;  1 drivers
v0x55fb2cc56d80_0 .net "cin", 0 0, L_0x55fb2cfb1ee0;  1 drivers
v0x55fb2cc56e50_0 .net "cout", 0 0, L_0x55fb2cfb1ab0;  1 drivers
v0x55fb2cc56ef0_0 .net "h_1_out", 0 0, L_0x55fb2cfb16b0;  1 drivers
S_0x55fb2cc55c90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc55a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb16b0 .functor XOR 1, L_0x55fb2cfb1b40, L_0x55fb2cfb1d20, C4<0>, C4<0>;
L_0x55fb2cfb1760 .functor AND 1, L_0x55fb2cfb1b40, L_0x55fb2cfb1d20, C4<1>, C4<1>;
v0x55fb2cc55f30_0 .net "S", 0 0, L_0x55fb2cfb16b0;  alias, 1 drivers
v0x55fb2cc56010_0 .net "a", 0 0, L_0x55fb2cfb1b40;  alias, 1 drivers
v0x55fb2cc560d0_0 .net "b", 0 0, L_0x55fb2cfb1d20;  alias, 1 drivers
v0x55fb2cc561a0_0 .net "cout", 0 0, L_0x55fb2cfb1760;  alias, 1 drivers
S_0x55fb2cc56310 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc55a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb1840 .functor XOR 1, L_0x55fb2cfb16b0, L_0x55fb2cfb1ee0, C4<0>, C4<0>;
L_0x55fb2cfb19d0 .functor AND 1, L_0x55fb2cfb16b0, L_0x55fb2cfb1ee0, C4<1>, C4<1>;
v0x55fb2cc56580_0 .net "S", 0 0, L_0x55fb2cfb1840;  alias, 1 drivers
v0x55fb2cc56640_0 .net "a", 0 0, L_0x55fb2cfb16b0;  alias, 1 drivers
v0x55fb2cc56730_0 .net "b", 0 0, L_0x55fb2cfb1ee0;  alias, 1 drivers
v0x55fb2cc56800_0 .net "cout", 0 0, L_0x55fb2cfb19d0;  alias, 1 drivers
S_0x55fb2cc56fe0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc53df0;
 .timescale 0 0;
P_0x55fb2cc571c0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc57280 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc56fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb2300 .functor OR 1, L_0x55fb2cfb20a0, L_0x55fb2cfb2270, C4<0>, C4<0>;
v0x55fb2cc581b0_0 .net "S", 0 0, L_0x55fb2cfb2130;  1 drivers
v0x55fb2cc58270_0 .net "a", 0 0, L_0x55fb2cfb2390;  1 drivers
v0x55fb2cc58340_0 .net "b", 0 0, L_0x55fb2cfb24c0;  1 drivers
v0x55fb2cc58440_0 .net "c_1", 0 0, L_0x55fb2cfb20a0;  1 drivers
v0x55fb2cc58510_0 .net "c_2", 0 0, L_0x55fb2cfb2270;  1 drivers
v0x55fb2cc58600_0 .net "cin", 0 0, L_0x55fb2cfb25f0;  1 drivers
v0x55fb2cc586d0_0 .net "cout", 0 0, L_0x55fb2cfb2300;  1 drivers
v0x55fb2cc58770_0 .net "h_1_out", 0 0, L_0x55fb2cfb2010;  1 drivers
S_0x55fb2cc57510 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb2010 .functor XOR 1, L_0x55fb2cfb2390, L_0x55fb2cfb24c0, C4<0>, C4<0>;
L_0x55fb2cfb20a0 .functor AND 1, L_0x55fb2cfb2390, L_0x55fb2cfb24c0, C4<1>, C4<1>;
v0x55fb2cc577b0_0 .net "S", 0 0, L_0x55fb2cfb2010;  alias, 1 drivers
v0x55fb2cc57890_0 .net "a", 0 0, L_0x55fb2cfb2390;  alias, 1 drivers
v0x55fb2cc57950_0 .net "b", 0 0, L_0x55fb2cfb24c0;  alias, 1 drivers
v0x55fb2cc57a20_0 .net "cout", 0 0, L_0x55fb2cfb20a0;  alias, 1 drivers
S_0x55fb2cc57b90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb2130 .functor XOR 1, L_0x55fb2cfb2010, L_0x55fb2cfb25f0, C4<0>, C4<0>;
L_0x55fb2cfb2270 .functor AND 1, L_0x55fb2cfb2010, L_0x55fb2cfb25f0, C4<1>, C4<1>;
v0x55fb2cc57e00_0 .net "S", 0 0, L_0x55fb2cfb2130;  alias, 1 drivers
v0x55fb2cc57ec0_0 .net "a", 0 0, L_0x55fb2cfb2010;  alias, 1 drivers
v0x55fb2cc57fb0_0 .net "b", 0 0, L_0x55fb2cfb25f0;  alias, 1 drivers
v0x55fb2cc58080_0 .net "cout", 0 0, L_0x55fb2cfb2270;  alias, 1 drivers
S_0x55fb2cc58860 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc53df0;
 .timescale 0 0;
P_0x55fb2cc58a40 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc58b20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc58860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb2b00 .functor OR 1, L_0x55fb2cfb27b0, L_0x55fb2cfb2a20, C4<0>, C4<0>;
v0x55fb2cc59a20_0 .net "S", 0 0, L_0x55fb2cfb2890;  1 drivers
v0x55fb2cc59ae0_0 .net "a", 0 0, L_0x55fb2cfb2b90;  1 drivers
v0x55fb2cc59bb0_0 .net "b", 0 0, L_0x55fb2cfb2cc0;  1 drivers
v0x55fb2cc59cb0_0 .net "c_1", 0 0, L_0x55fb2cfb27b0;  1 drivers
v0x55fb2cc59d80_0 .net "c_2", 0 0, L_0x55fb2cfb2a20;  1 drivers
v0x55fb2cc59e70_0 .net "cin", 0 0, L_0x55fb2cfb2e40;  1 drivers
v0x55fb2cc59f40_0 .net "cout", 0 0, L_0x55fb2cfb2b00;  1 drivers
v0x55fb2cc59fe0_0 .net "h_1_out", 0 0, L_0x55fb2cfb2720;  1 drivers
S_0x55fb2cc58d80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc58b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb2720 .functor XOR 1, L_0x55fb2cfb2b90, L_0x55fb2cfb2cc0, C4<0>, C4<0>;
L_0x55fb2cfb27b0 .functor AND 1, L_0x55fb2cfb2b90, L_0x55fb2cfb2cc0, C4<1>, C4<1>;
v0x55fb2cc59020_0 .net "S", 0 0, L_0x55fb2cfb2720;  alias, 1 drivers
v0x55fb2cc59100_0 .net "a", 0 0, L_0x55fb2cfb2b90;  alias, 1 drivers
v0x55fb2cc591c0_0 .net "b", 0 0, L_0x55fb2cfb2cc0;  alias, 1 drivers
v0x55fb2cc59290_0 .net "cout", 0 0, L_0x55fb2cfb27b0;  alias, 1 drivers
S_0x55fb2cc59400 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc58b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb2890 .functor XOR 1, L_0x55fb2cfb2720, L_0x55fb2cfb2e40, C4<0>, C4<0>;
L_0x55fb2cfb2a20 .functor AND 1, L_0x55fb2cfb2720, L_0x55fb2cfb2e40, C4<1>, C4<1>;
v0x55fb2cc59670_0 .net "S", 0 0, L_0x55fb2cfb2890;  alias, 1 drivers
v0x55fb2cc59730_0 .net "a", 0 0, L_0x55fb2cfb2720;  alias, 1 drivers
v0x55fb2cc59820_0 .net "b", 0 0, L_0x55fb2cfb2e40;  alias, 1 drivers
v0x55fb2cc598f0_0 .net "cout", 0 0, L_0x55fb2cfb2a20;  alias, 1 drivers
S_0x55fb2cc5cb70 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cfb36e0 .functor BUFZ 2, L_0x55fb2cfab1a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb3e40 .functor BUFZ 2, L_0x55fb2cfab370, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb3eb0 .functor AND 1, L_0x55fb2cfb3ae0, L_0x55fb2cfb3d00, C4<1>, C4<1>;
L_0x55fb2cfb4060 .functor AND 1, L_0x55fb2cfb3a40, L_0x55fb2cfb3c60, C4<1>, C4<1>;
L_0x55fb2cfb4fa0 .functor AND 1, L_0x55fb2cfb4640, L_0x55fb2cfb4d00, C4<1>, C4<1>;
L_0x55fb2cfb64b0 .functor XOR 1, L_0x55fb2cfb4830, L_0x55fb2cfb4ef0, C4<0>, C4<0>;
L_0x55fb2cfb7bf0 .functor BUFZ 2, L_0x55fb2cfb3f20, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb7d50 .functor BUFZ 2, L_0x55fb2cfb7820, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb9ae0 .functor BUFZ 2, L_0x55fb2cfb40d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfb9c80 .functor BUFZ 3, L_0x55fb2cfb9780, C4<000>, C4<000>, C4<000>;
v0x55fb2cc75f30_0 .net "X", 1 0, L_0x55fb2cfab1a0;  alias, 1 drivers
v0x55fb2cc76010_0 .net "Xe", 0 0, L_0x55fb2cfb3ae0;  1 drivers
v0x55fb2cc760d0_0 .net "Xn", 0 0, L_0x55fb2cfb3a40;  1 drivers
v0x55fb2cc76200_0 .net "Y", 1 0, L_0x55fb2cfab370;  alias, 1 drivers
v0x55fb2cc762a0_0 .net "Ye", 0 0, L_0x55fb2cfb3d00;  1 drivers
v0x55fb2cc76390_0 .net "Yn", 0 0, L_0x55fb2cfb3c60;  1 drivers
v0x55fb2cc764c0_0 .net "Z", 3 0, o0x7fd0c51ef928;  alias, 0 drivers
v0x55fb2cc76560_0 .net *"_ivl_12", 0 0, L_0x55fb2cfb3eb0;  1 drivers
L_0x7fd0c5139978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc76600_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5139978;  1 drivers
v0x55fb2cc76750_0 .net *"_ivl_21", 0 0, L_0x55fb2cfb4060;  1 drivers
L_0x7fd0c51399c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc76830_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c51399c0;  1 drivers
v0x55fb2cc76910_0 .net *"_ivl_34", 0 0, L_0x55fb2cfb4fa0;  1 drivers
L_0x7fd0c5139a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc769f0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5139a98;  1 drivers
v0x55fb2cc76ad0_0 .net *"_ivl_4", 1 0, L_0x55fb2cfb36e0;  1 drivers
v0x55fb2cc76bb0_0 .net *"_ivl_50", 1 0, L_0x55fb2cfb7bf0;  1 drivers
v0x55fb2cc76c90_0 .net *"_ivl_54", 1 0, L_0x55fb2cfb7d50;  1 drivers
v0x55fb2cc76d70_0 .net *"_ivl_62", 1 0, L_0x55fb2cfb9ae0;  1 drivers
v0x55fb2cc76f60_0 .net *"_ivl_66", 2 0, L_0x55fb2cfb9c80;  1 drivers
v0x55fb2cc77040_0 .net *"_ivl_9", 1 0, L_0x55fb2cfb3e40;  1 drivers
L_0x7fd0c5139a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc77120_0 .net "add", 0 0, L_0x7fd0c5139a50;  1 drivers
L_0x7fd0c5139b28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51fc618 .resolv tri, L_0x7fd0c5139b28, L_0x55fb2cfb7b00;
v0x55fb2cc772d0_0 .net8 "big_z0", 2 0, RS_0x7fd0c51fc618;  2 drivers
v0x55fb2cc77390_0 .net "big_z0_z1", 2 0, L_0x55fb2cfb9780;  1 drivers
L_0x7fd0c5139b70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51fe8c8 .resolv tri, L_0x7fd0c5139b70, L_0x55fb2cfb7c60;
v0x55fb2cc77450_0 .net8 "big_z1", 2 0, RS_0x7fd0c51fe8c8;  2 drivers
L_0x7fd0c5139c00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51fe508 .resolv tri, L_0x7fd0c5139c00, L_0x55fb2cfb9be0;
v0x55fb2cc77530_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51fe508;  2 drivers
L_0x7fd0c5139bb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51fe4d8 .resolv tri, L_0x7fd0c5139bb8, L_0x55fb2cfb9a40;
v0x55fb2cc775f0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51fe4d8;  2 drivers
v0x55fb2cc776c0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cfb9910;  1 drivers
v0x55fb2cc77760_0 .net "cout_z1", 0 0, L_0x55fb2cfb7980;  1 drivers
v0x55fb2cc77800_0 .net "cout_z1_1", 0 0, L_0x55fb2cfb63c0;  1 drivers
v0x55fb2cc778f0_0 .net "dummy_cout", 0 0, L_0x55fb2cab8680;  1 drivers
v0x55fb2cc77990_0 .net "signX", 0 0, L_0x55fb2cfb4830;  1 drivers
v0x55fb2cc77a80_0 .net "signY", 0 0, L_0x55fb2cfb4ef0;  1 drivers
v0x55fb2cc77b70_0 .net "sign_z3", 0 0, L_0x55fb2cfb64b0;  1 drivers
L_0x7fd0c5139a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc77c10_0 .net "sub", 0 0, L_0x7fd0c5139a08;  1 drivers
v0x55fb2cc77ec0_0 .net "z", 3 0, L_0x55fb2cfbbd10;  1 drivers
v0x55fb2cc77f60_0 .net "z0", 1 0, L_0x55fb2cfb3f20;  1 drivers
v0x55fb2cc78000_0 .net "z1", 1 0, L_0x55fb2cfb7820;  1 drivers
v0x55fb2cc780f0_0 .net "z1_1", 1 0, L_0x55fb2cfb6260;  1 drivers
v0x55fb2cc781b0_0 .net "z2", 1 0, L_0x55fb2cfb40d0;  1 drivers
v0x55fb2cc78270_0 .net "z3", 1 0, L_0x55fb2cfb5030;  1 drivers
v0x55fb2cc78310_0 .net "z3_1", 0 0, L_0x55fb2cfb4640;  1 drivers
v0x55fb2cc783b0_0 .net "z3_2", 0 0, L_0x55fb2cfb4d00;  1 drivers
L_0x55fb2cfb3a40 .part L_0x55fb2cfb36e0, 1, 1;
L_0x55fb2cfb3ae0 .part L_0x55fb2cfb36e0, 0, 1;
L_0x55fb2cfb3c60 .part L_0x55fb2cfb3e40, 1, 1;
L_0x55fb2cfb3d00 .part L_0x55fb2cfb3e40, 0, 1;
L_0x55fb2cfb3f20 .concat8 [ 1 1 0 0], L_0x55fb2cfb3eb0, L_0x7fd0c5139978;
L_0x55fb2cfb40d0 .concat8 [ 1 1 0 0], L_0x55fb2cfb4060, L_0x7fd0c51399c0;
L_0x55fb2cfb5030 .concat8 [ 1 1 0 0], L_0x55fb2cfb4fa0, L_0x7fd0c5139a98;
L_0x55fb2cfb7b00 .part/pv L_0x55fb2cfb7bf0, 0, 2, 3;
L_0x55fb2cfb7c60 .part/pv L_0x55fb2cfb7d50, 1, 2, 3;
L_0x55fb2cfb9a40 .part/pv L_0x55fb2cfb9ae0, 2, 2, 4;
L_0x55fb2cfb9be0 .part/pv L_0x55fb2cfb9c80, 0, 3, 4;
S_0x55fb2cc5cd00 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cc5cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc5ceb0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d5f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfb51c0 .functor XOR 2, L_0x7fd0c513d5f0, L_0x55fb2cfb40d0, C4<00>, C4<00>;
v0x55fb2cc608b0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d5f0;  1 drivers
v0x55fb2cc609b0_0 .net "a", 1 0, L_0x55fb2cfb3f20;  alias, 1 drivers
v0x55fb2cc60a70_0 .net "a_or_s", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc60b10_0 .net "b", 1 0, L_0x55fb2cfb40d0;  alias, 1 drivers
v0x55fb2cc60bb0_0 .net "cout", 0 0, L_0x55fb2cfb63c0;  alias, 1 drivers
v0x55fb2cc60ca0_0 .net "input_b", 1 0, L_0x55fb2cfb51c0;  1 drivers
v0x55fb2cc60d70_0 .net "out", 1 0, L_0x55fb2cfb6260;  alias, 1 drivers
S_0x55fb2cc5d0c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc5cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc5d2c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc602b0_0 .net "S", 1 0, L_0x55fb2cfb6260;  alias, 1 drivers
v0x55fb2cc60390_0 .net "a", 1 0, L_0x55fb2cfb3f20;  alias, 1 drivers
v0x55fb2cc60470_0 .net "b", 1 0, L_0x55fb2cfb51c0;  alias, 1 drivers
v0x55fb2cc60530_0 .net "carin", 1 0, L_0x55fb2cfb6300;  1 drivers
v0x55fb2cc60610_0 .net "cin", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc60750_0 .net "cout", 0 0, L_0x55fb2cfb63c0;  alias, 1 drivers
L_0x55fb2cfb57b0 .part L_0x55fb2cfb3f20, 1, 1;
L_0x55fb2cfb5990 .part L_0x55fb2cfb51c0, 1, 1;
L_0x55fb2cfb5ac0 .part L_0x55fb2cfb6300, 0, 1;
L_0x55fb2cfb5f70 .part L_0x55fb2cfb3f20, 0, 1;
L_0x55fb2cfb60a0 .part L_0x55fb2cfb51c0, 0, 1;
L_0x55fb2cfb6260 .concat8 [ 1 1 0 0], L_0x55fb2cfb5d10, L_0x55fb2cfb54b0;
L_0x55fb2cfb6300 .concat8 [ 1 1 0 0], L_0x55fb2cfb5ee0, L_0x55fb2cfb5720;
L_0x55fb2cfb63c0 .part L_0x55fb2cfb6300, 1, 1;
S_0x55fb2cc5d440 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc5d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb5ee0 .functor OR 1, L_0x55fb2cfb5c80, L_0x55fb2cfb5e50, C4<0>, C4<0>;
v0x55fb2cc5e390_0 .net "S", 0 0, L_0x55fb2cfb5d10;  1 drivers
v0x55fb2cc5e450_0 .net "a", 0 0, L_0x55fb2cfb5f70;  1 drivers
v0x55fb2cc5e520_0 .net "b", 0 0, L_0x55fb2cfb60a0;  1 drivers
v0x55fb2cc5e620_0 .net "c_1", 0 0, L_0x55fb2cfb5c80;  1 drivers
v0x55fb2cc5e6f0_0 .net "c_2", 0 0, L_0x55fb2cfb5e50;  1 drivers
v0x55fb2cc5e7e0_0 .net "cin", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc5e8b0_0 .net "cout", 0 0, L_0x55fb2cfb5ee0;  1 drivers
v0x55fb2cc5e950_0 .net "h_1_out", 0 0, L_0x55fb2cfb5bf0;  1 drivers
S_0x55fb2cc5d6f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc5d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb5bf0 .functor XOR 1, L_0x55fb2cfb5f70, L_0x55fb2cfb60a0, C4<0>, C4<0>;
L_0x55fb2cfb5c80 .functor AND 1, L_0x55fb2cfb5f70, L_0x55fb2cfb60a0, C4<1>, C4<1>;
v0x55fb2cc5d990_0 .net "S", 0 0, L_0x55fb2cfb5bf0;  alias, 1 drivers
v0x55fb2cc5da70_0 .net "a", 0 0, L_0x55fb2cfb5f70;  alias, 1 drivers
v0x55fb2cc5db30_0 .net "b", 0 0, L_0x55fb2cfb60a0;  alias, 1 drivers
v0x55fb2cc5dc00_0 .net "cout", 0 0, L_0x55fb2cfb5c80;  alias, 1 drivers
S_0x55fb2cc5dd70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc5d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb5d10 .functor XOR 1, L_0x55fb2cfb5bf0, L_0x7fd0c5139a50, C4<0>, C4<0>;
L_0x55fb2cfb5e50 .functor AND 1, L_0x55fb2cfb5bf0, L_0x7fd0c5139a50, C4<1>, C4<1>;
v0x55fb2cc5dfe0_0 .net "S", 0 0, L_0x55fb2cfb5d10;  alias, 1 drivers
v0x55fb2cc5e0a0_0 .net "a", 0 0, L_0x55fb2cfb5bf0;  alias, 1 drivers
v0x55fb2cc5e190_0 .net "b", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc5e260_0 .net "cout", 0 0, L_0x55fb2cfb5e50;  alias, 1 drivers
S_0x55fb2cc5ea40 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc5d0c0;
 .timescale 0 0;
P_0x55fb2cc5ec40 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc5ed00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc5ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb5720 .functor OR 1, L_0x55fb2cfb53d0, L_0x55fb2cfb5640, C4<0>, C4<0>;
v0x55fb2cc5fc00_0 .net "S", 0 0, L_0x55fb2cfb54b0;  1 drivers
v0x55fb2cc5fcc0_0 .net "a", 0 0, L_0x55fb2cfb57b0;  1 drivers
v0x55fb2cc5fd90_0 .net "b", 0 0, L_0x55fb2cfb5990;  1 drivers
v0x55fb2cc5fe90_0 .net "c_1", 0 0, L_0x55fb2cfb53d0;  1 drivers
v0x55fb2cc5ff60_0 .net "c_2", 0 0, L_0x55fb2cfb5640;  1 drivers
v0x55fb2cc60050_0 .net "cin", 0 0, L_0x55fb2cfb5ac0;  1 drivers
v0x55fb2cc60120_0 .net "cout", 0 0, L_0x55fb2cfb5720;  1 drivers
v0x55fb2cc601c0_0 .net "h_1_out", 0 0, L_0x55fb2cfb5280;  1 drivers
S_0x55fb2cc5ef60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc5ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb5280 .functor XOR 1, L_0x55fb2cfb57b0, L_0x55fb2cfb5990, C4<0>, C4<0>;
L_0x55fb2cfb53d0 .functor AND 1, L_0x55fb2cfb57b0, L_0x55fb2cfb5990, C4<1>, C4<1>;
v0x55fb2cc5f200_0 .net "S", 0 0, L_0x55fb2cfb5280;  alias, 1 drivers
v0x55fb2cc5f2e0_0 .net "a", 0 0, L_0x55fb2cfb57b0;  alias, 1 drivers
v0x55fb2cc5f3a0_0 .net "b", 0 0, L_0x55fb2cfb5990;  alias, 1 drivers
v0x55fb2cc5f470_0 .net "cout", 0 0, L_0x55fb2cfb53d0;  alias, 1 drivers
S_0x55fb2cc5f5e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc5ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb54b0 .functor XOR 1, L_0x55fb2cfb5280, L_0x55fb2cfb5ac0, C4<0>, C4<0>;
L_0x55fb2cfb5640 .functor AND 1, L_0x55fb2cfb5280, L_0x55fb2cfb5ac0, C4<1>, C4<1>;
v0x55fb2cc5f850_0 .net "S", 0 0, L_0x55fb2cfb54b0;  alias, 1 drivers
v0x55fb2cc5f910_0 .net "a", 0 0, L_0x55fb2cfb5280;  alias, 1 drivers
v0x55fb2cc5fa00_0 .net "b", 0 0, L_0x55fb2cfb5ac0;  alias, 1 drivers
v0x55fb2cc5fad0_0 .net "cout", 0 0, L_0x55fb2cfb5640;  alias, 1 drivers
S_0x55fb2cc60ef0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cc5cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc610f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cfb6720 .functor XOR 2, L_0x55fb2cfb6660, L_0x55fb2cfb5030, C4<00>, C4<00>;
v0x55fb2cc64660_0 .net *"_ivl_0", 1 0, L_0x55fb2cfb6660;  1 drivers
L_0x7fd0c5139ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc64760_0 .net *"_ivl_3", 0 0, L_0x7fd0c5139ae0;  1 drivers
v0x55fb2cc64840_0 .net "a", 1 0, L_0x55fb2cfb6260;  alias, 1 drivers
v0x55fb2cc648e0_0 .net "a_or_s", 0 0, L_0x55fb2cfb64b0;  alias, 1 drivers
v0x55fb2cc64980_0 .net "b", 1 0, L_0x55fb2cfb5030;  alias, 1 drivers
v0x55fb2cc64ab0_0 .net "cout", 0 0, L_0x55fb2cfb7980;  alias, 1 drivers
v0x55fb2cc64b50_0 .net "input_b", 1 0, L_0x55fb2cfb6720;  1 drivers
v0x55fb2cc64bf0_0 .net "out", 1 0, L_0x55fb2cfb7820;  alias, 1 drivers
L_0x55fb2cfb6660 .concat [ 1 1 0 0], L_0x55fb2cfb64b0, L_0x7fd0c5139ae0;
S_0x55fb2cc61240 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc60ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc61420 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc64030_0 .net "S", 1 0, L_0x55fb2cfb7820;  alias, 1 drivers
v0x55fb2cc64110_0 .net "a", 1 0, L_0x55fb2cfb6260;  alias, 1 drivers
v0x55fb2cc64220_0 .net "b", 1 0, L_0x55fb2cfb6720;  alias, 1 drivers
v0x55fb2cc642e0_0 .net "carin", 1 0, L_0x55fb2cfb78c0;  1 drivers
v0x55fb2cc643c0_0 .net "cin", 0 0, L_0x55fb2cfb64b0;  alias, 1 drivers
v0x55fb2cc64500_0 .net "cout", 0 0, L_0x55fb2cfb7980;  alias, 1 drivers
L_0x55fb2cfb6d30 .part L_0x55fb2cfb6260, 1, 1;
L_0x55fb2cfb6e80 .part L_0x55fb2cfb6720, 1, 1;
L_0x55fb2cfb6fb0 .part L_0x55fb2cfb78c0, 0, 1;
L_0x55fb2cfb75c0 .part L_0x55fb2cfb6260, 0, 1;
L_0x55fb2cfb7660 .part L_0x55fb2cfb6720, 0, 1;
L_0x55fb2cfb7820 .concat8 [ 1 1 0 0], L_0x55fb2cfb7200, L_0x55fb2cfb6a30;
L_0x55fb2cfb78c0 .concat8 [ 1 1 0 0], L_0x55fb2cfb7530, L_0x55fb2cfb6ca0;
L_0x55fb2cfb7980 .part L_0x55fb2cfb78c0, 1, 1;
S_0x55fb2cc615a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc61240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb7530 .functor OR 1, L_0x55fb2cfb7170, L_0x55fb2cfb7390, C4<0>, C4<0>;
v0x55fb2cc623a0_0 .net "S", 0 0, L_0x55fb2cfb7200;  1 drivers
v0x55fb2cc62440_0 .net "a", 0 0, L_0x55fb2cfb75c0;  1 drivers
v0x55fb2cc624e0_0 .net "b", 0 0, L_0x55fb2cfb7660;  1 drivers
v0x55fb2cc62580_0 .net "c_1", 0 0, L_0x55fb2cfb7170;  1 drivers
v0x55fb2cc62620_0 .net "c_2", 0 0, L_0x55fb2cfb7390;  1 drivers
v0x55fb2cc62710_0 .net "cin", 0 0, L_0x55fb2cfb64b0;  alias, 1 drivers
v0x55fb2cc627b0_0 .net "cout", 0 0, L_0x55fb2cfb7530;  1 drivers
v0x55fb2cc62850_0 .net "h_1_out", 0 0, L_0x55fb2cfb70e0;  1 drivers
S_0x55fb2cc61850 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc615a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb70e0 .functor XOR 1, L_0x55fb2cfb75c0, L_0x55fb2cfb7660, C4<0>, C4<0>;
L_0x55fb2cfb7170 .functor AND 1, L_0x55fb2cfb75c0, L_0x55fb2cfb7660, C4<1>, C4<1>;
v0x55fb2cc61af0_0 .net "S", 0 0, L_0x55fb2cfb70e0;  alias, 1 drivers
v0x55fb2cc61bd0_0 .net "a", 0 0, L_0x55fb2cfb75c0;  alias, 1 drivers
v0x55fb2cc61c90_0 .net "b", 0 0, L_0x55fb2cfb7660;  alias, 1 drivers
v0x55fb2cc61d60_0 .net "cout", 0 0, L_0x55fb2cfb7170;  alias, 1 drivers
S_0x55fb2cc61ed0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc615a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb7200 .functor XOR 1, L_0x55fb2cfb70e0, L_0x55fb2cfb64b0, C4<0>, C4<0>;
L_0x55fb2cfb7390 .functor AND 1, L_0x55fb2cfb70e0, L_0x55fb2cfb64b0, C4<1>, C4<1>;
v0x55fb2cc62120_0 .net "S", 0 0, L_0x55fb2cfb7200;  alias, 1 drivers
v0x55fb2cc621c0_0 .net "a", 0 0, L_0x55fb2cfb70e0;  alias, 1 drivers
v0x55fb2cc62260_0 .net "b", 0 0, L_0x55fb2cfb64b0;  alias, 1 drivers
v0x55fb2cc62300_0 .net "cout", 0 0, L_0x55fb2cfb7390;  alias, 1 drivers
S_0x55fb2cc62940 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc61240;
 .timescale 0 0;
P_0x55fb2cc62b20 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc62bc0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc62940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb6ca0 .functor OR 1, L_0x55fb2cfb6950, L_0x55fb2cfb6bc0, C4<0>, C4<0>;
v0x55fb2cc63980_0 .net "S", 0 0, L_0x55fb2cfb6a30;  1 drivers
v0x55fb2cc63a40_0 .net "a", 0 0, L_0x55fb2cfb6d30;  1 drivers
v0x55fb2cc63b10_0 .net "b", 0 0, L_0x55fb2cfb6e80;  1 drivers
v0x55fb2cc63c10_0 .net "c_1", 0 0, L_0x55fb2cfb6950;  1 drivers
v0x55fb2cc63ce0_0 .net "c_2", 0 0, L_0x55fb2cfb6bc0;  1 drivers
v0x55fb2cc63dd0_0 .net "cin", 0 0, L_0x55fb2cfb6fb0;  1 drivers
v0x55fb2cc63ea0_0 .net "cout", 0 0, L_0x55fb2cfb6ca0;  1 drivers
v0x55fb2cc63f40_0 .net "h_1_out", 0 0, L_0x55fb2cfb6800;  1 drivers
S_0x55fb2cc62e20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc62bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb6800 .functor XOR 1, L_0x55fb2cfb6d30, L_0x55fb2cfb6e80, C4<0>, C4<0>;
L_0x55fb2cfb6950 .functor AND 1, L_0x55fb2cfb6d30, L_0x55fb2cfb6e80, C4<1>, C4<1>;
v0x55fb2cc63070_0 .net "S", 0 0, L_0x55fb2cfb6800;  alias, 1 drivers
v0x55fb2cc63110_0 .net "a", 0 0, L_0x55fb2cfb6d30;  alias, 1 drivers
v0x55fb2cc631b0_0 .net "b", 0 0, L_0x55fb2cfb6e80;  alias, 1 drivers
v0x55fb2cc63250_0 .net "cout", 0 0, L_0x55fb2cfb6950;  alias, 1 drivers
S_0x55fb2cc63330 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc62bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb6a30 .functor XOR 1, L_0x55fb2cfb6800, L_0x55fb2cfb6fb0, C4<0>, C4<0>;
L_0x55fb2cfb6bc0 .functor AND 1, L_0x55fb2cfb6800, L_0x55fb2cfb6fb0, C4<1>, C4<1>;
v0x55fb2cc635d0_0 .net "S", 0 0, L_0x55fb2cfb6a30;  alias, 1 drivers
v0x55fb2cc63690_0 .net "a", 0 0, L_0x55fb2cfb6800;  alias, 1 drivers
v0x55fb2cc63780_0 .net "b", 0 0, L_0x55fb2cfb6fb0;  alias, 1 drivers
v0x55fb2cc63850_0 .net "cout", 0 0, L_0x55fb2cfb6bc0;  alias, 1 drivers
S_0x55fb2cc64d70 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cc5cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc64f50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d638 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfb7ef0 .functor XOR 3, L_0x7fd0c513d638, RS_0x7fd0c51fc618, C4<000>, C4<000>;
v0x55fb2cc6a050_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d638;  1 drivers
v0x55fb2cc6a150_0 .net8 "a", 2 0, RS_0x7fd0c51fc618;  alias, 2 drivers
v0x55fb2cc6a210_0 .net "a_or_s", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc6a2e0_0 .net8 "b", 2 0, RS_0x7fd0c51fc618;  alias, 2 drivers
v0x55fb2cc6a3d0_0 .net "cout", 0 0, L_0x55fb2cfb9910;  alias, 1 drivers
v0x55fb2cc6a4c0_0 .net "input_b", 2 0, L_0x55fb2cfb7ef0;  1 drivers
v0x55fb2cc6a560_0 .net "out", 2 0, L_0x55fb2cfb9780;  alias, 1 drivers
S_0x55fb2cc650d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc64d70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc652b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cc69aa0_0 .net "S", 2 0, L_0x55fb2cfb9780;  alias, 1 drivers
v0x55fb2cc69b80_0 .net8 "a", 2 0, RS_0x7fd0c51fc618;  alias, 2 drivers
v0x55fb2cc69c60_0 .net "b", 2 0, L_0x55fb2cfb7ef0;  alias, 1 drivers
v0x55fb2cc69d20_0 .net "carin", 2 0, L_0x55fb2cfb9820;  1 drivers
v0x55fb2cc69e00_0 .net "cin", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc69ef0_0 .net "cout", 0 0, L_0x55fb2cfb9910;  alias, 1 drivers
L_0x55fb2cfb8490 .part RS_0x7fd0c51fc618, 1, 1;
L_0x55fb2cfb85e0 .part L_0x55fb2cfb7ef0, 1, 1;
L_0x55fb2cfb8710 .part L_0x55fb2cfb9820, 0, 1;
L_0x55fb2cfb8c60 .part RS_0x7fd0c51fc618, 2, 1;
L_0x55fb2cfb8ea0 .part L_0x55fb2cfb7ef0, 2, 1;
L_0x55fb2cfb8fd0 .part L_0x55fb2cfb9820, 1, 1;
L_0x55fb2cfb94d0 .part RS_0x7fd0c51fc618, 0, 1;
L_0x55fb2cfb9600 .part L_0x55fb2cfb7ef0, 0, 1;
L_0x55fb2cfb9780 .concat8 [ 1 1 1 0], L_0x55fb2cfb9220, L_0x55fb2cfb8190, L_0x55fb2cfb8960;
L_0x55fb2cfb9820 .concat8 [ 1 1 1 0], L_0x55fb2cfb9440, L_0x55fb2cfb8400, L_0x55fb2cfb8bd0;
L_0x55fb2cfb9910 .part L_0x55fb2cfb9820, 2, 1;
S_0x55fb2cc65430 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc650d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb9440 .functor OR 1, L_0x55fb2cfb9190, L_0x55fb2cfb93b0, C4<0>, C4<0>;
v0x55fb2cc66360_0 .net "S", 0 0, L_0x55fb2cfb9220;  1 drivers
v0x55fb2cc66420_0 .net "a", 0 0, L_0x55fb2cfb94d0;  1 drivers
v0x55fb2cc664f0_0 .net "b", 0 0, L_0x55fb2cfb9600;  1 drivers
v0x55fb2cc665f0_0 .net "c_1", 0 0, L_0x55fb2cfb9190;  1 drivers
v0x55fb2cc666c0_0 .net "c_2", 0 0, L_0x55fb2cfb93b0;  1 drivers
v0x55fb2cc66760_0 .net "cin", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc66800_0 .net "cout", 0 0, L_0x55fb2cfb9440;  1 drivers
v0x55fb2cc668a0_0 .net "h_1_out", 0 0, L_0x55fb2cfb9100;  1 drivers
S_0x55fb2cc656e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc65430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb9100 .functor XOR 1, L_0x55fb2cfb94d0, L_0x55fb2cfb9600, C4<0>, C4<0>;
L_0x55fb2cfb9190 .functor AND 1, L_0x55fb2cfb94d0, L_0x55fb2cfb9600, C4<1>, C4<1>;
v0x55fb2cc65980_0 .net "S", 0 0, L_0x55fb2cfb9100;  alias, 1 drivers
v0x55fb2cc65a60_0 .net "a", 0 0, L_0x55fb2cfb94d0;  alias, 1 drivers
v0x55fb2cc65b20_0 .net "b", 0 0, L_0x55fb2cfb9600;  alias, 1 drivers
v0x55fb2cc65bf0_0 .net "cout", 0 0, L_0x55fb2cfb9190;  alias, 1 drivers
S_0x55fb2cc65d60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc65430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb9220 .functor XOR 1, L_0x55fb2cfb9100, L_0x7fd0c5139a50, C4<0>, C4<0>;
L_0x55fb2cfb93b0 .functor AND 1, L_0x55fb2cfb9100, L_0x7fd0c5139a50, C4<1>, C4<1>;
v0x55fb2cc65fd0_0 .net "S", 0 0, L_0x55fb2cfb9220;  alias, 1 drivers
v0x55fb2cc66090_0 .net "a", 0 0, L_0x55fb2cfb9100;  alias, 1 drivers
v0x55fb2cc66180_0 .net "b", 0 0, L_0x7fd0c5139a50;  alias, 1 drivers
v0x55fb2cc66250_0 .net "cout", 0 0, L_0x55fb2cfb93b0;  alias, 1 drivers
S_0x55fb2cc66990 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc650d0;
 .timescale 0 0;
P_0x55fb2cc66bb0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc66c70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc66990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb8400 .functor OR 1, L_0x55fb2cfb80b0, L_0x55fb2cfb8320, C4<0>, C4<0>;
v0x55fb2cc67b70_0 .net "S", 0 0, L_0x55fb2cfb8190;  1 drivers
v0x55fb2cc67c30_0 .net "a", 0 0, L_0x55fb2cfb8490;  1 drivers
v0x55fb2cc67d00_0 .net "b", 0 0, L_0x55fb2cfb85e0;  1 drivers
v0x55fb2cc67e00_0 .net "c_1", 0 0, L_0x55fb2cfb80b0;  1 drivers
v0x55fb2cc67ed0_0 .net "c_2", 0 0, L_0x55fb2cfb8320;  1 drivers
v0x55fb2cc67fc0_0 .net "cin", 0 0, L_0x55fb2cfb8710;  1 drivers
v0x55fb2cc68090_0 .net "cout", 0 0, L_0x55fb2cfb8400;  1 drivers
v0x55fb2cc68130_0 .net "h_1_out", 0 0, L_0x55fb2cfb7f60;  1 drivers
S_0x55fb2cc66ed0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc66c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb7f60 .functor XOR 1, L_0x55fb2cfb8490, L_0x55fb2cfb85e0, C4<0>, C4<0>;
L_0x55fb2cfb80b0 .functor AND 1, L_0x55fb2cfb8490, L_0x55fb2cfb85e0, C4<1>, C4<1>;
v0x55fb2cc67170_0 .net "S", 0 0, L_0x55fb2cfb7f60;  alias, 1 drivers
v0x55fb2cc67250_0 .net "a", 0 0, L_0x55fb2cfb8490;  alias, 1 drivers
v0x55fb2cc67310_0 .net "b", 0 0, L_0x55fb2cfb85e0;  alias, 1 drivers
v0x55fb2cc673e0_0 .net "cout", 0 0, L_0x55fb2cfb80b0;  alias, 1 drivers
S_0x55fb2cc67550 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc66c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb8190 .functor XOR 1, L_0x55fb2cfb7f60, L_0x55fb2cfb8710, C4<0>, C4<0>;
L_0x55fb2cfb8320 .functor AND 1, L_0x55fb2cfb7f60, L_0x55fb2cfb8710, C4<1>, C4<1>;
v0x55fb2cc677c0_0 .net "S", 0 0, L_0x55fb2cfb8190;  alias, 1 drivers
v0x55fb2cc67880_0 .net "a", 0 0, L_0x55fb2cfb7f60;  alias, 1 drivers
v0x55fb2cc67970_0 .net "b", 0 0, L_0x55fb2cfb8710;  alias, 1 drivers
v0x55fb2cc67a40_0 .net "cout", 0 0, L_0x55fb2cfb8320;  alias, 1 drivers
S_0x55fb2cc68220 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc650d0;
 .timescale 0 0;
P_0x55fb2cc68400 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc684c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc68220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb8bd0 .functor OR 1, L_0x55fb2cfb88d0, L_0x55fb2cfb8af0, C4<0>, C4<0>;
v0x55fb2cc693f0_0 .net "S", 0 0, L_0x55fb2cfb8960;  1 drivers
v0x55fb2cc694b0_0 .net "a", 0 0, L_0x55fb2cfb8c60;  1 drivers
v0x55fb2cc69580_0 .net "b", 0 0, L_0x55fb2cfb8ea0;  1 drivers
v0x55fb2cc69680_0 .net "c_1", 0 0, L_0x55fb2cfb88d0;  1 drivers
v0x55fb2cc69750_0 .net "c_2", 0 0, L_0x55fb2cfb8af0;  1 drivers
v0x55fb2cc69840_0 .net "cin", 0 0, L_0x55fb2cfb8fd0;  1 drivers
v0x55fb2cc69910_0 .net "cout", 0 0, L_0x55fb2cfb8bd0;  1 drivers
v0x55fb2cc699b0_0 .net "h_1_out", 0 0, L_0x55fb2cfb8840;  1 drivers
S_0x55fb2cc68750 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc684c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb8840 .functor XOR 1, L_0x55fb2cfb8c60, L_0x55fb2cfb8ea0, C4<0>, C4<0>;
L_0x55fb2cfb88d0 .functor AND 1, L_0x55fb2cfb8c60, L_0x55fb2cfb8ea0, C4<1>, C4<1>;
v0x55fb2cc689f0_0 .net "S", 0 0, L_0x55fb2cfb8840;  alias, 1 drivers
v0x55fb2cc68ad0_0 .net "a", 0 0, L_0x55fb2cfb8c60;  alias, 1 drivers
v0x55fb2cc68b90_0 .net "b", 0 0, L_0x55fb2cfb8ea0;  alias, 1 drivers
v0x55fb2cc68c60_0 .net "cout", 0 0, L_0x55fb2cfb88d0;  alias, 1 drivers
S_0x55fb2cc68dd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc684c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb8960 .functor XOR 1, L_0x55fb2cfb8840, L_0x55fb2cfb8fd0, C4<0>, C4<0>;
L_0x55fb2cfb8af0 .functor AND 1, L_0x55fb2cfb8840, L_0x55fb2cfb8fd0, C4<1>, C4<1>;
v0x55fb2cc69040_0 .net "S", 0 0, L_0x55fb2cfb8960;  alias, 1 drivers
v0x55fb2cc69100_0 .net "a", 0 0, L_0x55fb2cfb8840;  alias, 1 drivers
v0x55fb2cc691f0_0 .net "b", 0 0, L_0x55fb2cfb8fd0;  alias, 1 drivers
v0x55fb2cc692c0_0 .net "cout", 0 0, L_0x55fb2cfb8af0;  alias, 1 drivers
S_0x55fb2cc6a6c0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cc5cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc6a8a0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cfb4260 .functor XOR 1, L_0x7fd0c5139a08, L_0x55fb2cfb3ae0, C4<0>, C4<0>;
v0x55fb2cc6ca50_0 .net "a", 0 0, L_0x55fb2cfb3a40;  alias, 1 drivers
v0x55fb2cc6cb30_0 .net "a_or_s", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6cbf0_0 .net "b", 0 0, L_0x55fb2cfb3ae0;  alias, 1 drivers
v0x55fb2cc6cc90_0 .net "cout", 0 0, L_0x55fb2cfb4830;  alias, 1 drivers
v0x55fb2cc6cd30_0 .net "input_b", 0 0, L_0x55fb2cfb4260;  1 drivers
v0x55fb2cc6ce20_0 .net "out", 0 0, L_0x55fb2cfb4640;  alias, 1 drivers
S_0x55fb2cc6aa80 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc6a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc6ac80 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cfb4830 .functor BUFZ 1, L_0x55fb2cfb4780, C4<0>, C4<0>, C4<0>;
v0x55fb2cc6c400_0 .net "S", 0 0, L_0x55fb2cfb4640;  alias, 1 drivers
v0x55fb2cc6c510_0 .net "a", 0 0, L_0x55fb2cfb3a40;  alias, 1 drivers
v0x55fb2cc6c620_0 .net "b", 0 0, L_0x55fb2cfb4260;  alias, 1 drivers
v0x55fb2cc6c710_0 .net "carin", 0 0, L_0x55fb2cfb4780;  1 drivers
v0x55fb2cc6c7d0_0 .net "cin", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6c910_0 .net "cout", 0 0, L_0x55fb2cfb4830;  alias, 1 drivers
S_0x55fb2cc6ae00 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc6aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb4780 .functor OR 1, L_0x55fb2cfb44a0, L_0x55fb2cfb46f0, C4<0>, C4<0>;
v0x55fb2cc6bd50_0 .net "S", 0 0, L_0x55fb2cfb4640;  alias, 1 drivers
v0x55fb2cc6be10_0 .net "a", 0 0, L_0x55fb2cfb3a40;  alias, 1 drivers
v0x55fb2cc6bee0_0 .net "b", 0 0, L_0x55fb2cfb4260;  alias, 1 drivers
v0x55fb2cc6bfe0_0 .net "c_1", 0 0, L_0x55fb2cfb44a0;  1 drivers
v0x55fb2cc6c0b0_0 .net "c_2", 0 0, L_0x55fb2cfb46f0;  1 drivers
v0x55fb2cc6c1a0_0 .net "cin", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6c270_0 .net "cout", 0 0, L_0x55fb2cfb4780;  alias, 1 drivers
v0x55fb2cc6c310_0 .net "h_1_out", 0 0, L_0x55fb2cfb43f0;  1 drivers
S_0x55fb2cc6b0b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc6ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb43f0 .functor XOR 1, L_0x55fb2cfb3a40, L_0x55fb2cfb4260, C4<0>, C4<0>;
L_0x55fb2cfb44a0 .functor AND 1, L_0x55fb2cfb3a40, L_0x55fb2cfb4260, C4<1>, C4<1>;
v0x55fb2cc6b350_0 .net "S", 0 0, L_0x55fb2cfb43f0;  alias, 1 drivers
v0x55fb2cc6b430_0 .net "a", 0 0, L_0x55fb2cfb3a40;  alias, 1 drivers
v0x55fb2cc6b4f0_0 .net "b", 0 0, L_0x55fb2cfb4260;  alias, 1 drivers
v0x55fb2cc6b5c0_0 .net "cout", 0 0, L_0x55fb2cfb44a0;  alias, 1 drivers
S_0x55fb2cc6b730 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc6ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb4640 .functor XOR 1, L_0x55fb2cfb43f0, L_0x7fd0c5139a08, C4<0>, C4<0>;
L_0x55fb2cfb46f0 .functor AND 1, L_0x55fb2cfb43f0, L_0x7fd0c5139a08, C4<1>, C4<1>;
v0x55fb2cc6b9a0_0 .net "S", 0 0, L_0x55fb2cfb4640;  alias, 1 drivers
v0x55fb2cc6ba60_0 .net "a", 0 0, L_0x55fb2cfb43f0;  alias, 1 drivers
v0x55fb2cc6bb50_0 .net "b", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6bc20_0 .net "cout", 0 0, L_0x55fb2cfb46f0;  alias, 1 drivers
S_0x55fb2cc6cf80 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cc5cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc6d1b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cfb48e0 .functor XOR 1, L_0x7fd0c5139a08, L_0x55fb2cfb3d00, C4<0>, C4<0>;
v0x55fb2cc6f170_0 .net "a", 0 0, L_0x55fb2cfb3c60;  alias, 1 drivers
v0x55fb2cc6f250_0 .net "a_or_s", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6f310_0 .net "b", 0 0, L_0x55fb2cfb3d00;  alias, 1 drivers
v0x55fb2cc6f3b0_0 .net "cout", 0 0, L_0x55fb2cfb4ef0;  alias, 1 drivers
v0x55fb2cc6f450_0 .net "input_b", 0 0, L_0x55fb2cfb48e0;  1 drivers
v0x55fb2cc6f540_0 .net "out", 0 0, L_0x55fb2cfb4d00;  alias, 1 drivers
S_0x55fb2cc6d2d0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc6cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc6d4d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cfb4ef0 .functor BUFZ 1, L_0x55fb2cfb4e40, C4<0>, C4<0>, C4<0>;
v0x55fb2cc6eb50_0 .net "S", 0 0, L_0x55fb2cfb4d00;  alias, 1 drivers
v0x55fb2cc6ec80_0 .net "a", 0 0, L_0x55fb2cfb3c60;  alias, 1 drivers
v0x55fb2cc6ed90_0 .net "b", 0 0, L_0x55fb2cfb48e0;  alias, 1 drivers
v0x55fb2cc6ee80_0 .net "carin", 0 0, L_0x55fb2cfb4e40;  1 drivers
v0x55fb2cc6ef40_0 .net "cin", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6f030_0 .net "cout", 0 0, L_0x55fb2cfb4ef0;  alias, 1 drivers
S_0x55fb2cc6d5f0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc6d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfb4e40 .functor OR 1, L_0x55fb2cfb4b60, L_0x55fb2cfb4db0, C4<0>, C4<0>;
v0x55fb2cc6e520_0 .net "S", 0 0, L_0x55fb2cfb4d00;  alias, 1 drivers
v0x55fb2cc6e5e0_0 .net "a", 0 0, L_0x55fb2cfb3c60;  alias, 1 drivers
v0x55fb2cc6e6b0_0 .net "b", 0 0, L_0x55fb2cfb48e0;  alias, 1 drivers
v0x55fb2cc6e7b0_0 .net "c_1", 0 0, L_0x55fb2cfb4b60;  1 drivers
v0x55fb2cc6e880_0 .net "c_2", 0 0, L_0x55fb2cfb4db0;  1 drivers
v0x55fb2cc6e920_0 .net "cin", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6e9c0_0 .net "cout", 0 0, L_0x55fb2cfb4e40;  alias, 1 drivers
v0x55fb2cc6ea60_0 .net "h_1_out", 0 0, L_0x55fb2cfb4ab0;  1 drivers
S_0x55fb2cc6d8a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc6d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb4ab0 .functor XOR 1, L_0x55fb2cfb3c60, L_0x55fb2cfb48e0, C4<0>, C4<0>;
L_0x55fb2cfb4b60 .functor AND 1, L_0x55fb2cfb3c60, L_0x55fb2cfb48e0, C4<1>, C4<1>;
v0x55fb2cc6db40_0 .net "S", 0 0, L_0x55fb2cfb4ab0;  alias, 1 drivers
v0x55fb2cc6dc20_0 .net "a", 0 0, L_0x55fb2cfb3c60;  alias, 1 drivers
v0x55fb2cc6dce0_0 .net "b", 0 0, L_0x55fb2cfb48e0;  alias, 1 drivers
v0x55fb2cc6ddb0_0 .net "cout", 0 0, L_0x55fb2cfb4b60;  alias, 1 drivers
S_0x55fb2cc6df20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc6d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb4d00 .functor XOR 1, L_0x55fb2cfb4ab0, L_0x7fd0c5139a08, C4<0>, C4<0>;
L_0x55fb2cfb4db0 .functor AND 1, L_0x55fb2cfb4ab0, L_0x7fd0c5139a08, C4<1>, C4<1>;
v0x55fb2cc6e190_0 .net "S", 0 0, L_0x55fb2cfb4d00;  alias, 1 drivers
v0x55fb2cc6e250_0 .net "a", 0 0, L_0x55fb2cfb4ab0;  alias, 1 drivers
v0x55fb2cc6e340_0 .net "b", 0 0, L_0x7fd0c5139a08;  alias, 1 drivers
v0x55fb2cc6e410_0 .net "cout", 0 0, L_0x55fb2cfb4db0;  alias, 1 drivers
S_0x55fb2cc6f6a0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cc5cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc6f880 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc75980_0 .net "S", 3 0, L_0x55fb2cfbbd10;  alias, 1 drivers
v0x55fb2cc75a60_0 .net8 "a", 3 0, RS_0x7fd0c51fe4d8;  alias, 2 drivers
v0x55fb2cc75b40_0 .net8 "b", 3 0, RS_0x7fd0c51fe508;  alias, 2 drivers
v0x55fb2cc75c00_0 .net "carin", 3 0, L_0x55fb2cfbbe20;  1 drivers
v0x55fb2cc75ce0_0 .net "cin", 0 0, L_0x55fb2cfb9910;  alias, 1 drivers
v0x55fb2cc75dd0_0 .net "cout", 0 0, L_0x55fb2cab8680;  alias, 1 drivers
L_0x55fb2cfba210 .part RS_0x7fd0c51fe4d8, 1, 1;
L_0x55fb2cfba3f0 .part RS_0x7fd0c51fe508, 1, 1;
L_0x55fb2cfba5b0 .part L_0x55fb2cfbbe20, 0, 1;
L_0x55fb2cfbaa60 .part RS_0x7fd0c51fe4d8, 2, 1;
L_0x55fb2cfbab90 .part RS_0x7fd0c51fe508, 2, 1;
L_0x55fb2cfbacc0 .part L_0x55fb2cfbbe20, 1, 1;
L_0x55fb2cfbb260 .part RS_0x7fd0c51fe4d8, 3, 1;
L_0x55fb2cfbb390 .part RS_0x7fd0c51fe508, 3, 1;
L_0x55fb2cfbb510 .part L_0x55fb2cfbbe20, 2, 1;
L_0x55fb2cfbbb40 .part RS_0x7fd0c51fe4d8, 0, 1;
L_0x55fb2cfbbbe0 .part RS_0x7fd0c51fe508, 0, 1;
L_0x55fb2cfbbd10 .concat8 [ 1 1 1 1], L_0x55fb2cfbb780, L_0x55fb2cfb9f10, L_0x55fb2cfba800, L_0x55fb2cfbaf60;
L_0x55fb2cfbbe20 .concat8 [ 1 1 1 1], L_0x55fb2cfbbab0, L_0x55fb2cfba180, L_0x55fb2cfba9d0, L_0x55fb2cfbb1d0;
L_0x55fb2cab8680 .part L_0x55fb2cfbbe20, 3, 1;
S_0x55fb2cc6fa30 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc6f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbbab0 .functor OR 1, L_0x55fb2cfbb6f0, L_0x55fb2cfbb910, C4<0>, C4<0>;
v0x55fb2cc70980_0 .net "S", 0 0, L_0x55fb2cfbb780;  1 drivers
v0x55fb2cc70a40_0 .net "a", 0 0, L_0x55fb2cfbbb40;  1 drivers
v0x55fb2cc70b10_0 .net "b", 0 0, L_0x55fb2cfbbbe0;  1 drivers
v0x55fb2cc70c10_0 .net "c_1", 0 0, L_0x55fb2cfbb6f0;  1 drivers
v0x55fb2cc70ce0_0 .net "c_2", 0 0, L_0x55fb2cfbb910;  1 drivers
v0x55fb2cc70dd0_0 .net "cin", 0 0, L_0x55fb2cfb9910;  alias, 1 drivers
v0x55fb2cc70e70_0 .net "cout", 0 0, L_0x55fb2cfbbab0;  1 drivers
v0x55fb2cc70f10_0 .net "h_1_out", 0 0, L_0x55fb2cfbb640;  1 drivers
S_0x55fb2cc6fce0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc6fa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbb640 .functor XOR 1, L_0x55fb2cfbbb40, L_0x55fb2cfbbbe0, C4<0>, C4<0>;
L_0x55fb2cfbb6f0 .functor AND 1, L_0x55fb2cfbbb40, L_0x55fb2cfbbbe0, C4<1>, C4<1>;
v0x55fb2cc6ff80_0 .net "S", 0 0, L_0x55fb2cfbb640;  alias, 1 drivers
v0x55fb2cc70060_0 .net "a", 0 0, L_0x55fb2cfbbb40;  alias, 1 drivers
v0x55fb2cc70120_0 .net "b", 0 0, L_0x55fb2cfbbbe0;  alias, 1 drivers
v0x55fb2cc701f0_0 .net "cout", 0 0, L_0x55fb2cfbb6f0;  alias, 1 drivers
S_0x55fb2cc70360 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc6fa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbb780 .functor XOR 1, L_0x55fb2cfbb640, L_0x55fb2cfb9910, C4<0>, C4<0>;
L_0x55fb2cfbb910 .functor AND 1, L_0x55fb2cfbb640, L_0x55fb2cfb9910, C4<1>, C4<1>;
v0x55fb2cc705d0_0 .net "S", 0 0, L_0x55fb2cfbb780;  alias, 1 drivers
v0x55fb2cc70690_0 .net "a", 0 0, L_0x55fb2cfbb640;  alias, 1 drivers
v0x55fb2cc70780_0 .net "b", 0 0, L_0x55fb2cfb9910;  alias, 1 drivers
v0x55fb2cc708a0_0 .net "cout", 0 0, L_0x55fb2cfbb910;  alias, 1 drivers
S_0x55fb2cc71000 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc6f6a0;
 .timescale 0 0;
P_0x55fb2cc71220 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc712e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc71000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfba180 .functor OR 1, L_0x55fb2cfb9e30, L_0x55fb2cfba0a0, C4<0>, C4<0>;
v0x55fb2cc721e0_0 .net "S", 0 0, L_0x55fb2cfb9f10;  1 drivers
v0x55fb2cc722a0_0 .net "a", 0 0, L_0x55fb2cfba210;  1 drivers
v0x55fb2cc72370_0 .net "b", 0 0, L_0x55fb2cfba3f0;  1 drivers
v0x55fb2cc72470_0 .net "c_1", 0 0, L_0x55fb2cfb9e30;  1 drivers
v0x55fb2cc72540_0 .net "c_2", 0 0, L_0x55fb2cfba0a0;  1 drivers
v0x55fb2cc72630_0 .net "cin", 0 0, L_0x55fb2cfba5b0;  1 drivers
v0x55fb2cc72700_0 .net "cout", 0 0, L_0x55fb2cfba180;  1 drivers
v0x55fb2cc727a0_0 .net "h_1_out", 0 0, L_0x55fb2cfb9d80;  1 drivers
S_0x55fb2cc71540 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc712e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb9d80 .functor XOR 1, L_0x55fb2cfba210, L_0x55fb2cfba3f0, C4<0>, C4<0>;
L_0x55fb2cfb9e30 .functor AND 1, L_0x55fb2cfba210, L_0x55fb2cfba3f0, C4<1>, C4<1>;
v0x55fb2cc717e0_0 .net "S", 0 0, L_0x55fb2cfb9d80;  alias, 1 drivers
v0x55fb2cc718c0_0 .net "a", 0 0, L_0x55fb2cfba210;  alias, 1 drivers
v0x55fb2cc71980_0 .net "b", 0 0, L_0x55fb2cfba3f0;  alias, 1 drivers
v0x55fb2cc71a50_0 .net "cout", 0 0, L_0x55fb2cfb9e30;  alias, 1 drivers
S_0x55fb2cc71bc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc712e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfb9f10 .functor XOR 1, L_0x55fb2cfb9d80, L_0x55fb2cfba5b0, C4<0>, C4<0>;
L_0x55fb2cfba0a0 .functor AND 1, L_0x55fb2cfb9d80, L_0x55fb2cfba5b0, C4<1>, C4<1>;
v0x55fb2cc71e30_0 .net "S", 0 0, L_0x55fb2cfb9f10;  alias, 1 drivers
v0x55fb2cc71ef0_0 .net "a", 0 0, L_0x55fb2cfb9d80;  alias, 1 drivers
v0x55fb2cc71fe0_0 .net "b", 0 0, L_0x55fb2cfba5b0;  alias, 1 drivers
v0x55fb2cc720b0_0 .net "cout", 0 0, L_0x55fb2cfba0a0;  alias, 1 drivers
S_0x55fb2cc72890 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc6f6a0;
 .timescale 0 0;
P_0x55fb2cc72a70 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc72b30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc72890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfba9d0 .functor OR 1, L_0x55fb2cfba770, L_0x55fb2cfba940, C4<0>, C4<0>;
v0x55fb2cc73a60_0 .net "S", 0 0, L_0x55fb2cfba800;  1 drivers
v0x55fb2cc73b20_0 .net "a", 0 0, L_0x55fb2cfbaa60;  1 drivers
v0x55fb2cc73bf0_0 .net "b", 0 0, L_0x55fb2cfbab90;  1 drivers
v0x55fb2cc73cf0_0 .net "c_1", 0 0, L_0x55fb2cfba770;  1 drivers
v0x55fb2cc73dc0_0 .net "c_2", 0 0, L_0x55fb2cfba940;  1 drivers
v0x55fb2cc73eb0_0 .net "cin", 0 0, L_0x55fb2cfbacc0;  1 drivers
v0x55fb2cc73f80_0 .net "cout", 0 0, L_0x55fb2cfba9d0;  1 drivers
v0x55fb2cc74020_0 .net "h_1_out", 0 0, L_0x55fb2cfba6e0;  1 drivers
S_0x55fb2cc72dc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc72b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfba6e0 .functor XOR 1, L_0x55fb2cfbaa60, L_0x55fb2cfbab90, C4<0>, C4<0>;
L_0x55fb2cfba770 .functor AND 1, L_0x55fb2cfbaa60, L_0x55fb2cfbab90, C4<1>, C4<1>;
v0x55fb2cc73060_0 .net "S", 0 0, L_0x55fb2cfba6e0;  alias, 1 drivers
v0x55fb2cc73140_0 .net "a", 0 0, L_0x55fb2cfbaa60;  alias, 1 drivers
v0x55fb2cc73200_0 .net "b", 0 0, L_0x55fb2cfbab90;  alias, 1 drivers
v0x55fb2cc732d0_0 .net "cout", 0 0, L_0x55fb2cfba770;  alias, 1 drivers
S_0x55fb2cc73440 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc72b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfba800 .functor XOR 1, L_0x55fb2cfba6e0, L_0x55fb2cfbacc0, C4<0>, C4<0>;
L_0x55fb2cfba940 .functor AND 1, L_0x55fb2cfba6e0, L_0x55fb2cfbacc0, C4<1>, C4<1>;
v0x55fb2cc736b0_0 .net "S", 0 0, L_0x55fb2cfba800;  alias, 1 drivers
v0x55fb2cc73770_0 .net "a", 0 0, L_0x55fb2cfba6e0;  alias, 1 drivers
v0x55fb2cc73860_0 .net "b", 0 0, L_0x55fb2cfbacc0;  alias, 1 drivers
v0x55fb2cc73930_0 .net "cout", 0 0, L_0x55fb2cfba940;  alias, 1 drivers
S_0x55fb2cc74110 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc6f6a0;
 .timescale 0 0;
P_0x55fb2cc742f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc743d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc74110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbb1d0 .functor OR 1, L_0x55fb2cfbae80, L_0x55fb2cfbb0f0, C4<0>, C4<0>;
v0x55fb2cc752d0_0 .net "S", 0 0, L_0x55fb2cfbaf60;  1 drivers
v0x55fb2cc75390_0 .net "a", 0 0, L_0x55fb2cfbb260;  1 drivers
v0x55fb2cc75460_0 .net "b", 0 0, L_0x55fb2cfbb390;  1 drivers
v0x55fb2cc75560_0 .net "c_1", 0 0, L_0x55fb2cfbae80;  1 drivers
v0x55fb2cc75630_0 .net "c_2", 0 0, L_0x55fb2cfbb0f0;  1 drivers
v0x55fb2cc75720_0 .net "cin", 0 0, L_0x55fb2cfbb510;  1 drivers
v0x55fb2cc757f0_0 .net "cout", 0 0, L_0x55fb2cfbb1d0;  1 drivers
v0x55fb2cc75890_0 .net "h_1_out", 0 0, L_0x55fb2cfbadf0;  1 drivers
S_0x55fb2cc74630 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc743d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbadf0 .functor XOR 1, L_0x55fb2cfbb260, L_0x55fb2cfbb390, C4<0>, C4<0>;
L_0x55fb2cfbae80 .functor AND 1, L_0x55fb2cfbb260, L_0x55fb2cfbb390, C4<1>, C4<1>;
v0x55fb2cc748d0_0 .net "S", 0 0, L_0x55fb2cfbadf0;  alias, 1 drivers
v0x55fb2cc749b0_0 .net "a", 0 0, L_0x55fb2cfbb260;  alias, 1 drivers
v0x55fb2cc74a70_0 .net "b", 0 0, L_0x55fb2cfbb390;  alias, 1 drivers
v0x55fb2cc74b40_0 .net "cout", 0 0, L_0x55fb2cfbae80;  alias, 1 drivers
S_0x55fb2cc74cb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc743d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbaf60 .functor XOR 1, L_0x55fb2cfbadf0, L_0x55fb2cfbb510, C4<0>, C4<0>;
L_0x55fb2cfbb0f0 .functor AND 1, L_0x55fb2cfbadf0, L_0x55fb2cfbb510, C4<1>, C4<1>;
v0x55fb2cc74f20_0 .net "S", 0 0, L_0x55fb2cfbaf60;  alias, 1 drivers
v0x55fb2cc74fe0_0 .net "a", 0 0, L_0x55fb2cfbadf0;  alias, 1 drivers
v0x55fb2cc750d0_0 .net "b", 0 0, L_0x55fb2cfbb510;  alias, 1 drivers
v0x55fb2cc751a0_0 .net "cout", 0 0, L_0x55fb2cfbb0f0;  alias, 1 drivers
S_0x55fb2cc78540 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2cc22b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cfbd880 .functor BUFZ 2, L_0x55fb2cfbc5f0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfbda30 .functor BUFZ 2, L_0x55fb2cfbd4d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfbdaa0 .functor AND 1, L_0x55fb2cfbd7e0, L_0x55fb2cfbd990, C4<1>, C4<1>;
L_0x55fb2cfbdbb0 .functor AND 1, L_0x55fb2cfbd740, L_0x55fb2cfbd8f0, C4<1>, C4<1>;
L_0x55fb2cfbe740 .functor AND 1, L_0x55fb2cfbe040, L_0x55fb2cfbe580, C4<1>, C4<1>;
L_0x55fb2cfbf730 .functor XOR 1, L_0x55fb2cfbe190, L_0x55fb2cfbe6d0, C4<0>, C4<0>;
L_0x55fb2cfc0aa0 .functor BUFZ 2, L_0x55fb2cfbdb10, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfc0c00 .functor BUFZ 2, L_0x55fb2cfc06a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfc2710 .functor BUFZ 2, L_0x55fb2cfbdc20, C4<00>, C4<00>, C4<00>;
L_0x55fb2cfc28b0 .functor BUFZ 3, L_0x55fb2cfc23b0, C4<000>, C4<000>, C4<000>;
v0x55fb2cc91bb0_0 .net "X", 1 0, L_0x55fb2cfbc5f0;  alias, 1 drivers
v0x55fb2cc91c90_0 .net "Xe", 0 0, L_0x55fb2cfbd7e0;  1 drivers
v0x55fb2cc91d50_0 .net "Xn", 0 0, L_0x55fb2cfbd740;  1 drivers
v0x55fb2cc91e80_0 .net "Y", 1 0, L_0x55fb2cfbd4d0;  alias, 1 drivers
v0x55fb2cc91f20_0 .net "Ye", 0 0, L_0x55fb2cfbd990;  1 drivers
v0x55fb2cc92010_0 .net "Yn", 0 0, L_0x55fb2cfbd8f0;  1 drivers
v0x55fb2cc92140_0 .net "Z", 3 0, o0x7fd0c51f0c18;  alias, 0 drivers
v0x55fb2cc921e0_0 .net *"_ivl_12", 0 0, L_0x55fb2cfbdaa0;  1 drivers
L_0x7fd0c5139cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc92280_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c5139cd8;  1 drivers
v0x55fb2cc923d0_0 .net *"_ivl_21", 0 0, L_0x55fb2cfbdbb0;  1 drivers
L_0x7fd0c5139d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc924b0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c5139d20;  1 drivers
v0x55fb2cc92590_0 .net *"_ivl_34", 0 0, L_0x55fb2cfbe740;  1 drivers
L_0x7fd0c5139df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc92670_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c5139df8;  1 drivers
v0x55fb2cc92750_0 .net *"_ivl_4", 1 0, L_0x55fb2cfbd880;  1 drivers
v0x55fb2cc92830_0 .net *"_ivl_50", 1 0, L_0x55fb2cfc0aa0;  1 drivers
v0x55fb2cc92910_0 .net *"_ivl_54", 1 0, L_0x55fb2cfc0c00;  1 drivers
v0x55fb2cc929f0_0 .net *"_ivl_62", 1 0, L_0x55fb2cfc2710;  1 drivers
v0x55fb2cc92be0_0 .net *"_ivl_66", 2 0, L_0x55fb2cfc28b0;  1 drivers
v0x55fb2cc92cc0_0 .net *"_ivl_9", 1 0, L_0x55fb2cfbda30;  1 drivers
L_0x7fd0c5139db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc92da0_0 .net "add", 0 0, L_0x7fd0c5139db0;  1 drivers
L_0x7fd0c5139e88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5200b78 .resolv tri, L_0x7fd0c5139e88, L_0x55fb2cfc09b0;
v0x55fb2cc92f50_0 .net8 "big_z0", 2 0, RS_0x7fd0c5200b78;  2 drivers
v0x55fb2cc93010_0 .net "big_z0_z1", 2 0, L_0x55fb2cfc23b0;  1 drivers
L_0x7fd0c5139ed0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5202e28 .resolv tri, L_0x7fd0c5139ed0, L_0x55fb2cfc0b10;
v0x55fb2cc930d0_0 .net8 "big_z1", 2 0, RS_0x7fd0c5202e28;  2 drivers
L_0x7fd0c5139f60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5202a68 .resolv tri, L_0x7fd0c5139f60, L_0x55fb2cfc2810;
v0x55fb2cc931b0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5202a68;  2 drivers
L_0x7fd0c5139f18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5202a38 .resolv tri, L_0x7fd0c5139f18, L_0x55fb2cfc2670;
v0x55fb2cc93270_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c5202a38;  2 drivers
v0x55fb2cc93340_0 .net "cout_z0_z1", 0 0, L_0x55fb2cfc2540;  1 drivers
v0x55fb2cc933e0_0 .net "cout_z1", 0 0, L_0x55fb2cfc0830;  1 drivers
v0x55fb2cc93480_0 .net "cout_z1_1", 0 0, L_0x55fb2cfbf690;  1 drivers
v0x55fb2cc93570_0 .net "dummy_cout", 0 0, L_0x55fb2cfc48c0;  1 drivers
v0x55fb2cc93610_0 .net "signX", 0 0, L_0x55fb2cfbe190;  1 drivers
v0x55fb2cc93700_0 .net "signY", 0 0, L_0x55fb2cfbe6d0;  1 drivers
v0x55fb2cc937f0_0 .net "sign_z3", 0 0, L_0x55fb2cfbf730;  1 drivers
L_0x7fd0c5139d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc93890_0 .net "sub", 0 0, L_0x7fd0c5139d68;  1 drivers
v0x55fb2cc93b40_0 .net "z", 3 0, L_0x55fb2cfc4630;  1 drivers
v0x55fb2cc93be0_0 .net "z0", 1 0, L_0x55fb2cfbdb10;  1 drivers
v0x55fb2cc93c80_0 .net "z1", 1 0, L_0x55fb2cfc06a0;  1 drivers
v0x55fb2cc93d70_0 .net "z1_1", 1 0, L_0x55fb2cfbf550;  1 drivers
v0x55fb2cc93e30_0 .net "z2", 1 0, L_0x55fb2cfbdc20;  1 drivers
v0x55fb2cc93ef0_0 .net "z3", 1 0, L_0x55fb2cfbe7b0;  1 drivers
v0x55fb2cc93f90_0 .net "z3_1", 0 0, L_0x55fb2cfbe040;  1 drivers
v0x55fb2cc94030_0 .net "z3_2", 0 0, L_0x55fb2cfbe580;  1 drivers
L_0x55fb2cfbd740 .part L_0x55fb2cfbd880, 1, 1;
L_0x55fb2cfbd7e0 .part L_0x55fb2cfbd880, 0, 1;
L_0x55fb2cfbd8f0 .part L_0x55fb2cfbda30, 1, 1;
L_0x55fb2cfbd990 .part L_0x55fb2cfbda30, 0, 1;
L_0x55fb2cfbdb10 .concat8 [ 1 1 0 0], L_0x55fb2cfbdaa0, L_0x7fd0c5139cd8;
L_0x55fb2cfbdc20 .concat8 [ 1 1 0 0], L_0x55fb2cfbdbb0, L_0x7fd0c5139d20;
L_0x55fb2cfbe7b0 .concat8 [ 1 1 0 0], L_0x55fb2cfbe740, L_0x7fd0c5139df8;
L_0x55fb2cfc09b0 .part/pv L_0x55fb2cfc0aa0, 0, 2, 3;
L_0x55fb2cfc0b10 .part/pv L_0x55fb2cfc0c00, 1, 2, 3;
L_0x55fb2cfc2670 .part/pv L_0x55fb2cfc2710, 2, 2, 4;
L_0x55fb2cfc2810 .part/pv L_0x55fb2cfc28b0, 0, 3, 4;
S_0x55fb2cc78760 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cc78540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc641d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfbe850 .functor XOR 2, L_0x7fd0c513d710, L_0x55fb2cfbdc20, C4<00>, C4<00>;
v0x55fb2cc7c260_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d710;  1 drivers
v0x55fb2cc7c360_0 .net "a", 1 0, L_0x55fb2cfbdb10;  alias, 1 drivers
v0x55fb2cc7c420_0 .net "a_or_s", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc7c4c0_0 .net "b", 1 0, L_0x55fb2cfbdc20;  alias, 1 drivers
v0x55fb2cc7c560_0 .net "cout", 0 0, L_0x55fb2cfbf690;  alias, 1 drivers
v0x55fb2cc7c650_0 .net "input_b", 1 0, L_0x55fb2cfbe850;  1 drivers
v0x55fb2cc7c720_0 .net "out", 1 0, L_0x55fb2cfbf550;  alias, 1 drivers
S_0x55fb2cc78a70 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc78760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc78c70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc7bc60_0 .net "S", 1 0, L_0x55fb2cfbf550;  alias, 1 drivers
v0x55fb2cc7bd40_0 .net "a", 1 0, L_0x55fb2cfbdb10;  alias, 1 drivers
v0x55fb2cc7be20_0 .net "b", 1 0, L_0x55fb2cfbe850;  alias, 1 drivers
v0x55fb2cc7bee0_0 .net "carin", 1 0, L_0x55fb2cfbf5f0;  1 drivers
v0x55fb2cc7bfc0_0 .net "cin", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc7c100_0 .net "cout", 0 0, L_0x55fb2cfbf690;  alias, 1 drivers
L_0x55fb2cfbeb80 .part L_0x55fb2cfbdb10, 1, 1;
L_0x55fb2cfbed40 .part L_0x55fb2cfbe850, 1, 1;
L_0x55fb2cfbee70 .part L_0x55fb2cfbf5f0, 0, 1;
L_0x55fb2cfbf260 .part L_0x55fb2cfbdb10, 0, 1;
L_0x55fb2cfbf390 .part L_0x55fb2cfbe850, 0, 1;
L_0x55fb2cfbf550 .concat8 [ 1 1 0 0], L_0x55fb2cfbf080, L_0x55fb2cfbe9a0;
L_0x55fb2cfbf5f0 .concat8 [ 1 1 0 0], L_0x55fb2cfbf1f0, L_0x55fb2cfbeb10;
L_0x55fb2cfbf690 .part L_0x55fb2cfbf5f0, 1, 1;
S_0x55fb2cc78df0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc78a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbf1f0 .functor OR 1, L_0x55fb2cfbf010, L_0x55fb2cfbf180, C4<0>, C4<0>;
v0x55fb2cc79d40_0 .net "S", 0 0, L_0x55fb2cfbf080;  1 drivers
v0x55fb2cc79e00_0 .net "a", 0 0, L_0x55fb2cfbf260;  1 drivers
v0x55fb2cc79ed0_0 .net "b", 0 0, L_0x55fb2cfbf390;  1 drivers
v0x55fb2cc79fd0_0 .net "c_1", 0 0, L_0x55fb2cfbf010;  1 drivers
v0x55fb2cc7a0a0_0 .net "c_2", 0 0, L_0x55fb2cfbf180;  1 drivers
v0x55fb2cc7a190_0 .net "cin", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc7a260_0 .net "cout", 0 0, L_0x55fb2cfbf1f0;  1 drivers
v0x55fb2cc7a300_0 .net "h_1_out", 0 0, L_0x55fb2cfbefa0;  1 drivers
S_0x55fb2cc790a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc78df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbefa0 .functor XOR 1, L_0x55fb2cfbf260, L_0x55fb2cfbf390, C4<0>, C4<0>;
L_0x55fb2cfbf010 .functor AND 1, L_0x55fb2cfbf260, L_0x55fb2cfbf390, C4<1>, C4<1>;
v0x55fb2cc79340_0 .net "S", 0 0, L_0x55fb2cfbefa0;  alias, 1 drivers
v0x55fb2cc79420_0 .net "a", 0 0, L_0x55fb2cfbf260;  alias, 1 drivers
v0x55fb2cc794e0_0 .net "b", 0 0, L_0x55fb2cfbf390;  alias, 1 drivers
v0x55fb2cc795b0_0 .net "cout", 0 0, L_0x55fb2cfbf010;  alias, 1 drivers
S_0x55fb2cc79720 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc78df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbf080 .functor XOR 1, L_0x55fb2cfbefa0, L_0x7fd0c5139db0, C4<0>, C4<0>;
L_0x55fb2cfbf180 .functor AND 1, L_0x55fb2cfbefa0, L_0x7fd0c5139db0, C4<1>, C4<1>;
v0x55fb2cc79990_0 .net "S", 0 0, L_0x55fb2cfbf080;  alias, 1 drivers
v0x55fb2cc79a50_0 .net "a", 0 0, L_0x55fb2cfbefa0;  alias, 1 drivers
v0x55fb2cc79b40_0 .net "b", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc79c10_0 .net "cout", 0 0, L_0x55fb2cfbf180;  alias, 1 drivers
S_0x55fb2cc7a3f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc78a70;
 .timescale 0 0;
P_0x55fb2cc7a5f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc7a6b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc7a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbeb10 .functor OR 1, L_0x55fb2cfbe930, L_0x55fb2cfbeaa0, C4<0>, C4<0>;
v0x55fb2cc7b5b0_0 .net "S", 0 0, L_0x55fb2cfbe9a0;  1 drivers
v0x55fb2cc7b670_0 .net "a", 0 0, L_0x55fb2cfbeb80;  1 drivers
v0x55fb2cc7b740_0 .net "b", 0 0, L_0x55fb2cfbed40;  1 drivers
v0x55fb2cc7b840_0 .net "c_1", 0 0, L_0x55fb2cfbe930;  1 drivers
v0x55fb2cc7b910_0 .net "c_2", 0 0, L_0x55fb2cfbeaa0;  1 drivers
v0x55fb2cc7ba00_0 .net "cin", 0 0, L_0x55fb2cfbee70;  1 drivers
v0x55fb2cc7bad0_0 .net "cout", 0 0, L_0x55fb2cfbeb10;  1 drivers
v0x55fb2cc7bb70_0 .net "h_1_out", 0 0, L_0x55fb2cfbe8c0;  1 drivers
S_0x55fb2cc7a910 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc7a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbe8c0 .functor XOR 1, L_0x55fb2cfbeb80, L_0x55fb2cfbed40, C4<0>, C4<0>;
L_0x55fb2cfbe930 .functor AND 1, L_0x55fb2cfbeb80, L_0x55fb2cfbed40, C4<1>, C4<1>;
v0x55fb2cc7abb0_0 .net "S", 0 0, L_0x55fb2cfbe8c0;  alias, 1 drivers
v0x55fb2cc7ac90_0 .net "a", 0 0, L_0x55fb2cfbeb80;  alias, 1 drivers
v0x55fb2cc7ad50_0 .net "b", 0 0, L_0x55fb2cfbed40;  alias, 1 drivers
v0x55fb2cc7ae20_0 .net "cout", 0 0, L_0x55fb2cfbe930;  alias, 1 drivers
S_0x55fb2cc7af90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc7a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbe9a0 .functor XOR 1, L_0x55fb2cfbe8c0, L_0x55fb2cfbee70, C4<0>, C4<0>;
L_0x55fb2cfbeaa0 .functor AND 1, L_0x55fb2cfbe8c0, L_0x55fb2cfbee70, C4<1>, C4<1>;
v0x55fb2cc7b200_0 .net "S", 0 0, L_0x55fb2cfbe9a0;  alias, 1 drivers
v0x55fb2cc7b2c0_0 .net "a", 0 0, L_0x55fb2cfbe8c0;  alias, 1 drivers
v0x55fb2cc7b3b0_0 .net "b", 0 0, L_0x55fb2cfbee70;  alias, 1 drivers
v0x55fb2cc7b480_0 .net "cout", 0 0, L_0x55fb2cfbeaa0;  alias, 1 drivers
S_0x55fb2cc7c8a0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cc78540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc7caa0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cfbf960 .functor XOR 2, L_0x55fb2cfbf8c0, L_0x55fb2cfbe7b0, C4<00>, C4<00>;
v0x55fb2cc803f0_0 .net *"_ivl_0", 1 0, L_0x55fb2cfbf8c0;  1 drivers
L_0x7fd0c5139e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cc804f0_0 .net *"_ivl_3", 0 0, L_0x7fd0c5139e40;  1 drivers
v0x55fb2cc805d0_0 .net "a", 1 0, L_0x55fb2cfbf550;  alias, 1 drivers
v0x55fb2cc80670_0 .net "a_or_s", 0 0, L_0x55fb2cfbf730;  alias, 1 drivers
v0x55fb2cc80710_0 .net "b", 1 0, L_0x55fb2cfbe7b0;  alias, 1 drivers
v0x55fb2cc80840_0 .net "cout", 0 0, L_0x55fb2cfc0830;  alias, 1 drivers
v0x55fb2cc808e0_0 .net "input_b", 1 0, L_0x55fb2cfbf960;  1 drivers
v0x55fb2cc80980_0 .net "out", 1 0, L_0x55fb2cfc06a0;  alias, 1 drivers
L_0x55fb2cfbf8c0 .concat [ 1 1 0 0], L_0x55fb2cfbf730, L_0x7fd0c5139e40;
S_0x55fb2cc7cbf0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc7c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc7cdd0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cc7fdc0_0 .net "S", 1 0, L_0x55fb2cfc06a0;  alias, 1 drivers
v0x55fb2cc7fea0_0 .net "a", 1 0, L_0x55fb2cfbf550;  alias, 1 drivers
v0x55fb2cc7ffb0_0 .net "b", 1 0, L_0x55fb2cfbf960;  alias, 1 drivers
v0x55fb2cc80070_0 .net "carin", 1 0, L_0x55fb2cfc0740;  1 drivers
v0x55fb2cc80150_0 .net "cin", 0 0, L_0x55fb2cfbf730;  alias, 1 drivers
v0x55fb2cc80290_0 .net "cout", 0 0, L_0x55fb2cfc0830;  alias, 1 drivers
L_0x55fb2cfbfc90 .part L_0x55fb2cfbf550, 1, 1;
L_0x55fb2cfbfdc0 .part L_0x55fb2cfbf960, 1, 1;
L_0x55fb2cfbfef0 .part L_0x55fb2cfc0740, 0, 1;
L_0x55fb2cfc0440 .part L_0x55fb2cfbf550, 0, 1;
L_0x55fb2cfc04e0 .part L_0x55fb2cfbf960, 0, 1;
L_0x55fb2cfc06a0 .concat8 [ 1 1 0 0], L_0x55fb2cfc0100, L_0x55fb2cfbfab0;
L_0x55fb2cfc0740 .concat8 [ 1 1 0 0], L_0x55fb2cfc03d0, L_0x55fb2cfbfc20;
L_0x55fb2cfc0830 .part L_0x55fb2cfc0740, 1, 1;
S_0x55fb2cc7cf50 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc7cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc03d0 .functor OR 1, L_0x55fb2cfc0090, L_0x55fb2cfc0250, C4<0>, C4<0>;
v0x55fb2cc7dea0_0 .net "S", 0 0, L_0x55fb2cfc0100;  1 drivers
v0x55fb2cc7df60_0 .net "a", 0 0, L_0x55fb2cfc0440;  1 drivers
v0x55fb2cc7e030_0 .net "b", 0 0, L_0x55fb2cfc04e0;  1 drivers
v0x55fb2cc7e130_0 .net "c_1", 0 0, L_0x55fb2cfc0090;  1 drivers
v0x55fb2cc7e200_0 .net "c_2", 0 0, L_0x55fb2cfc0250;  1 drivers
v0x55fb2cc7e2f0_0 .net "cin", 0 0, L_0x55fb2cfbf730;  alias, 1 drivers
v0x55fb2cc7e3c0_0 .net "cout", 0 0, L_0x55fb2cfc03d0;  1 drivers
v0x55fb2cc7e460_0 .net "h_1_out", 0 0, L_0x55fb2cfc0020;  1 drivers
S_0x55fb2cc7d200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc7cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc0020 .functor XOR 1, L_0x55fb2cfc0440, L_0x55fb2cfc04e0, C4<0>, C4<0>;
L_0x55fb2cfc0090 .functor AND 1, L_0x55fb2cfc0440, L_0x55fb2cfc04e0, C4<1>, C4<1>;
v0x55fb2cc7d4a0_0 .net "S", 0 0, L_0x55fb2cfc0020;  alias, 1 drivers
v0x55fb2cc7d580_0 .net "a", 0 0, L_0x55fb2cfc0440;  alias, 1 drivers
v0x55fb2cc7d640_0 .net "b", 0 0, L_0x55fb2cfc04e0;  alias, 1 drivers
v0x55fb2cc7d710_0 .net "cout", 0 0, L_0x55fb2cfc0090;  alias, 1 drivers
S_0x55fb2cc7d880 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc7cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc0100 .functor XOR 1, L_0x55fb2cfc0020, L_0x55fb2cfbf730, C4<0>, C4<0>;
L_0x55fb2cfc0250 .functor AND 1, L_0x55fb2cfc0020, L_0x55fb2cfbf730, C4<1>, C4<1>;
v0x55fb2cc7daf0_0 .net "S", 0 0, L_0x55fb2cfc0100;  alias, 1 drivers
v0x55fb2cc7dbb0_0 .net "a", 0 0, L_0x55fb2cfc0020;  alias, 1 drivers
v0x55fb2cc7dca0_0 .net "b", 0 0, L_0x55fb2cfbf730;  alias, 1 drivers
v0x55fb2cc7dd70_0 .net "cout", 0 0, L_0x55fb2cfc0250;  alias, 1 drivers
S_0x55fb2cc7e550 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc7cbf0;
 .timescale 0 0;
P_0x55fb2cc7e750 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc7e810 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc7e550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbfc20 .functor OR 1, L_0x55fb2cfbfa40, L_0x55fb2cfbfbb0, C4<0>, C4<0>;
v0x55fb2cc7f710_0 .net "S", 0 0, L_0x55fb2cfbfab0;  1 drivers
v0x55fb2cc7f7d0_0 .net "a", 0 0, L_0x55fb2cfbfc90;  1 drivers
v0x55fb2cc7f8a0_0 .net "b", 0 0, L_0x55fb2cfbfdc0;  1 drivers
v0x55fb2cc7f9a0_0 .net "c_1", 0 0, L_0x55fb2cfbfa40;  1 drivers
v0x55fb2cc7fa70_0 .net "c_2", 0 0, L_0x55fb2cfbfbb0;  1 drivers
v0x55fb2cc7fb60_0 .net "cin", 0 0, L_0x55fb2cfbfef0;  1 drivers
v0x55fb2cc7fc30_0 .net "cout", 0 0, L_0x55fb2cfbfc20;  1 drivers
v0x55fb2cc7fcd0_0 .net "h_1_out", 0 0, L_0x55fb2cfbf9d0;  1 drivers
S_0x55fb2cc7ea70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc7e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbf9d0 .functor XOR 1, L_0x55fb2cfbfc90, L_0x55fb2cfbfdc0, C4<0>, C4<0>;
L_0x55fb2cfbfa40 .functor AND 1, L_0x55fb2cfbfc90, L_0x55fb2cfbfdc0, C4<1>, C4<1>;
v0x55fb2cc7ed10_0 .net "S", 0 0, L_0x55fb2cfbf9d0;  alias, 1 drivers
v0x55fb2cc7edf0_0 .net "a", 0 0, L_0x55fb2cfbfc90;  alias, 1 drivers
v0x55fb2cc7eeb0_0 .net "b", 0 0, L_0x55fb2cfbfdc0;  alias, 1 drivers
v0x55fb2cc7ef80_0 .net "cout", 0 0, L_0x55fb2cfbfa40;  alias, 1 drivers
S_0x55fb2cc7f0f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc7e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbfab0 .functor XOR 1, L_0x55fb2cfbf9d0, L_0x55fb2cfbfef0, C4<0>, C4<0>;
L_0x55fb2cfbfbb0 .functor AND 1, L_0x55fb2cfbf9d0, L_0x55fb2cfbfef0, C4<1>, C4<1>;
v0x55fb2cc7f360_0 .net "S", 0 0, L_0x55fb2cfbfab0;  alias, 1 drivers
v0x55fb2cc7f420_0 .net "a", 0 0, L_0x55fb2cfbf9d0;  alias, 1 drivers
v0x55fb2cc7f510_0 .net "b", 0 0, L_0x55fb2cfbfef0;  alias, 1 drivers
v0x55fb2cc7f5e0_0 .net "cout", 0 0, L_0x55fb2cfbfbb0;  alias, 1 drivers
S_0x55fb2cc80ad0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cc78540;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc80cb0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d758 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cfc0da0 .functor XOR 3, L_0x7fd0c513d758, RS_0x7fd0c5200b78, C4<000>, C4<000>;
v0x55fb2cc85cd0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d758;  1 drivers
v0x55fb2cc85dd0_0 .net8 "a", 2 0, RS_0x7fd0c5200b78;  alias, 2 drivers
v0x55fb2cc85e90_0 .net "a_or_s", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc85f60_0 .net8 "b", 2 0, RS_0x7fd0c5200b78;  alias, 2 drivers
v0x55fb2cc86050_0 .net "cout", 0 0, L_0x55fb2cfc2540;  alias, 1 drivers
v0x55fb2cc86140_0 .net "input_b", 2 0, L_0x55fb2cfc0da0;  1 drivers
v0x55fb2cc861e0_0 .net "out", 2 0, L_0x55fb2cfc23b0;  alias, 1 drivers
S_0x55fb2cc80e30 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc80ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc81010 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cc85720_0 .net "S", 2 0, L_0x55fb2cfc23b0;  alias, 1 drivers
v0x55fb2cc85800_0 .net8 "a", 2 0, RS_0x7fd0c5200b78;  alias, 2 drivers
v0x55fb2cc858e0_0 .net "b", 2 0, L_0x55fb2cfc0da0;  alias, 1 drivers
v0x55fb2cc859a0_0 .net "carin", 2 0, L_0x55fb2cfc2450;  1 drivers
v0x55fb2cc85a80_0 .net "cin", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc85b70_0 .net "cout", 0 0, L_0x55fb2cfc2540;  alias, 1 drivers
L_0x55fb2cfc1260 .part RS_0x7fd0c5200b78, 1, 1;
L_0x55fb2cfc1390 .part L_0x55fb2cfc0da0, 1, 1;
L_0x55fb2cfc14c0 .part L_0x55fb2cfc2450, 0, 1;
L_0x55fb2cfc1950 .part RS_0x7fd0c5200b78, 2, 1;
L_0x55fb2cfc1b90 .part L_0x55fb2cfc0da0, 2, 1;
L_0x55fb2cfc1cc0 .part L_0x55fb2cfc2450, 1, 1;
L_0x55fb2cfc2100 .part RS_0x7fd0c5200b78, 0, 1;
L_0x55fb2cfc2230 .part L_0x55fb2cfc0da0, 0, 1;
L_0x55fb2cfc23b0 .concat8 [ 1 1 1 0], L_0x55fb2cfc1ed0, L_0x55fb2cfc0fe0, L_0x55fb2cfc16d0;
L_0x55fb2cfc2450 .concat8 [ 1 1 1 0], L_0x55fb2cfc2090, L_0x55fb2cfc11f0, L_0x55fb2cfc18e0;
L_0x55fb2cfc2540 .part L_0x55fb2cfc2450, 2, 1;
S_0x55fb2cc81190 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc80e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc2090 .functor OR 1, L_0x55fb2cfc1e60, L_0x55fb2cfc2020, C4<0>, C4<0>;
v0x55fb2cc820c0_0 .net "S", 0 0, L_0x55fb2cfc1ed0;  1 drivers
v0x55fb2cc82180_0 .net "a", 0 0, L_0x55fb2cfc2100;  1 drivers
v0x55fb2cc82250_0 .net "b", 0 0, L_0x55fb2cfc2230;  1 drivers
v0x55fb2cc82350_0 .net "c_1", 0 0, L_0x55fb2cfc1e60;  1 drivers
v0x55fb2cc82420_0 .net "c_2", 0 0, L_0x55fb2cfc2020;  1 drivers
v0x55fb2cc824c0_0 .net "cin", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc82560_0 .net "cout", 0 0, L_0x55fb2cfc2090;  1 drivers
v0x55fb2cc82600_0 .net "h_1_out", 0 0, L_0x55fb2cfc1df0;  1 drivers
S_0x55fb2cc81440 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc81190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc1df0 .functor XOR 1, L_0x55fb2cfc2100, L_0x55fb2cfc2230, C4<0>, C4<0>;
L_0x55fb2cfc1e60 .functor AND 1, L_0x55fb2cfc2100, L_0x55fb2cfc2230, C4<1>, C4<1>;
v0x55fb2cc816e0_0 .net "S", 0 0, L_0x55fb2cfc1df0;  alias, 1 drivers
v0x55fb2cc817c0_0 .net "a", 0 0, L_0x55fb2cfc2100;  alias, 1 drivers
v0x55fb2cc81880_0 .net "b", 0 0, L_0x55fb2cfc2230;  alias, 1 drivers
v0x55fb2cc81950_0 .net "cout", 0 0, L_0x55fb2cfc1e60;  alias, 1 drivers
S_0x55fb2cc81ac0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc81190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc1ed0 .functor XOR 1, L_0x55fb2cfc1df0, L_0x7fd0c5139db0, C4<0>, C4<0>;
L_0x55fb2cfc2020 .functor AND 1, L_0x55fb2cfc1df0, L_0x7fd0c5139db0, C4<1>, C4<1>;
v0x55fb2cc81d30_0 .net "S", 0 0, L_0x55fb2cfc1ed0;  alias, 1 drivers
v0x55fb2cc81df0_0 .net "a", 0 0, L_0x55fb2cfc1df0;  alias, 1 drivers
v0x55fb2cc81ee0_0 .net "b", 0 0, L_0x7fd0c5139db0;  alias, 1 drivers
v0x55fb2cc81fb0_0 .net "cout", 0 0, L_0x55fb2cfc2020;  alias, 1 drivers
S_0x55fb2cc826f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc80e30;
 .timescale 0 0;
P_0x55fb2cc82910 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc829d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc826f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc11f0 .functor OR 1, L_0x55fb2cfc0f20, L_0x55fb2cfc1130, C4<0>, C4<0>;
v0x55fb2cc837f0_0 .net "S", 0 0, L_0x55fb2cfc0fe0;  1 drivers
v0x55fb2cc838b0_0 .net "a", 0 0, L_0x55fb2cfc1260;  1 drivers
v0x55fb2cc83980_0 .net "b", 0 0, L_0x55fb2cfc1390;  1 drivers
v0x55fb2cc83a80_0 .net "c_1", 0 0, L_0x55fb2cfc0f20;  1 drivers
v0x55fb2cc83b50_0 .net "c_2", 0 0, L_0x55fb2cfc1130;  1 drivers
v0x55fb2cc83c40_0 .net "cin", 0 0, L_0x55fb2cfc14c0;  1 drivers
v0x55fb2cc83d10_0 .net "cout", 0 0, L_0x55fb2cfc11f0;  1 drivers
v0x55fb2cc83db0_0 .net "h_1_out", 0 0, L_0x55fb2cfc0e10;  1 drivers
S_0x55fb2cc82c30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc829d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc0e10 .functor XOR 1, L_0x55fb2cfc1260, L_0x55fb2cfc1390, C4<0>, C4<0>;
L_0x55fb2cfc0f20 .functor AND 1, L_0x55fb2cfc1260, L_0x55fb2cfc1390, C4<1>, C4<1>;
v0x55fb2cc82ed0_0 .net "S", 0 0, L_0x55fb2cfc0e10;  alias, 1 drivers
v0x55fb2cc82fb0_0 .net "a", 0 0, L_0x55fb2cfc1260;  alias, 1 drivers
v0x55fb2cc83050_0 .net "b", 0 0, L_0x55fb2cfc1390;  alias, 1 drivers
v0x55fb2cc830f0_0 .net "cout", 0 0, L_0x55fb2cfc0f20;  alias, 1 drivers
S_0x55fb2cc831d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc829d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc0fe0 .functor XOR 1, L_0x55fb2cfc0e10, L_0x55fb2cfc14c0, C4<0>, C4<0>;
L_0x55fb2cfc1130 .functor AND 1, L_0x55fb2cfc0e10, L_0x55fb2cfc14c0, C4<1>, C4<1>;
v0x55fb2cc83440_0 .net "S", 0 0, L_0x55fb2cfc0fe0;  alias, 1 drivers
v0x55fb2cc83500_0 .net "a", 0 0, L_0x55fb2cfc0e10;  alias, 1 drivers
v0x55fb2cc835f0_0 .net "b", 0 0, L_0x55fb2cfc14c0;  alias, 1 drivers
v0x55fb2cc836c0_0 .net "cout", 0 0, L_0x55fb2cfc1130;  alias, 1 drivers
S_0x55fb2cc83ea0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc80e30;
 .timescale 0 0;
P_0x55fb2cc84080 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc84140 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc83ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc18e0 .functor OR 1, L_0x55fb2cfc1660, L_0x55fb2cfc1820, C4<0>, C4<0>;
v0x55fb2cc85070_0 .net "S", 0 0, L_0x55fb2cfc16d0;  1 drivers
v0x55fb2cc85130_0 .net "a", 0 0, L_0x55fb2cfc1950;  1 drivers
v0x55fb2cc85200_0 .net "b", 0 0, L_0x55fb2cfc1b90;  1 drivers
v0x55fb2cc85300_0 .net "c_1", 0 0, L_0x55fb2cfc1660;  1 drivers
v0x55fb2cc853d0_0 .net "c_2", 0 0, L_0x55fb2cfc1820;  1 drivers
v0x55fb2cc854c0_0 .net "cin", 0 0, L_0x55fb2cfc1cc0;  1 drivers
v0x55fb2cc85590_0 .net "cout", 0 0, L_0x55fb2cfc18e0;  1 drivers
v0x55fb2cc85630_0 .net "h_1_out", 0 0, L_0x55fb2cfc15f0;  1 drivers
S_0x55fb2cc843d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc84140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc15f0 .functor XOR 1, L_0x55fb2cfc1950, L_0x55fb2cfc1b90, C4<0>, C4<0>;
L_0x55fb2cfc1660 .functor AND 1, L_0x55fb2cfc1950, L_0x55fb2cfc1b90, C4<1>, C4<1>;
v0x55fb2cc84670_0 .net "S", 0 0, L_0x55fb2cfc15f0;  alias, 1 drivers
v0x55fb2cc84750_0 .net "a", 0 0, L_0x55fb2cfc1950;  alias, 1 drivers
v0x55fb2cc84810_0 .net "b", 0 0, L_0x55fb2cfc1b90;  alias, 1 drivers
v0x55fb2cc848e0_0 .net "cout", 0 0, L_0x55fb2cfc1660;  alias, 1 drivers
S_0x55fb2cc84a50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc84140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc16d0 .functor XOR 1, L_0x55fb2cfc15f0, L_0x55fb2cfc1cc0, C4<0>, C4<0>;
L_0x55fb2cfc1820 .functor AND 1, L_0x55fb2cfc15f0, L_0x55fb2cfc1cc0, C4<1>, C4<1>;
v0x55fb2cc84cc0_0 .net "S", 0 0, L_0x55fb2cfc16d0;  alias, 1 drivers
v0x55fb2cc84d80_0 .net "a", 0 0, L_0x55fb2cfc15f0;  alias, 1 drivers
v0x55fb2cc84e70_0 .net "b", 0 0, L_0x55fb2cfc1cc0;  alias, 1 drivers
v0x55fb2cc84f40_0 .net "cout", 0 0, L_0x55fb2cfc1820;  alias, 1 drivers
S_0x55fb2cc86340 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cc78540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc86520 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cfbdcc0 .functor XOR 1, L_0x7fd0c5139d68, L_0x55fb2cfbd7e0, C4<0>, C4<0>;
v0x55fb2cc886d0_0 .net "a", 0 0, L_0x55fb2cfbd740;  alias, 1 drivers
v0x55fb2cc887b0_0 .net "a_or_s", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc88870_0 .net "b", 0 0, L_0x55fb2cfbd7e0;  alias, 1 drivers
v0x55fb2cc88910_0 .net "cout", 0 0, L_0x55fb2cfbe190;  alias, 1 drivers
v0x55fb2cc889b0_0 .net "input_b", 0 0, L_0x55fb2cfbdcc0;  1 drivers
v0x55fb2cc88aa0_0 .net "out", 0 0, L_0x55fb2cfbe040;  alias, 1 drivers
S_0x55fb2cc86700 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc86340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc86900 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cfbe190 .functor BUFZ 1, L_0x55fb2cfbe120, C4<0>, C4<0>, C4<0>;
v0x55fb2cc88080_0 .net "S", 0 0, L_0x55fb2cfbe040;  alias, 1 drivers
v0x55fb2cc88190_0 .net "a", 0 0, L_0x55fb2cfbd740;  alias, 1 drivers
v0x55fb2cc882a0_0 .net "b", 0 0, L_0x55fb2cfbdcc0;  alias, 1 drivers
v0x55fb2cc88390_0 .net "carin", 0 0, L_0x55fb2cfbe120;  1 drivers
v0x55fb2cc88450_0 .net "cin", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc88590_0 .net "cout", 0 0, L_0x55fb2cfbe190;  alias, 1 drivers
S_0x55fb2cc86a80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc86700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbe120 .functor OR 1, L_0x55fb2cfbdec0, L_0x55fb2cfbe0b0, C4<0>, C4<0>;
v0x55fb2cc879d0_0 .net "S", 0 0, L_0x55fb2cfbe040;  alias, 1 drivers
v0x55fb2cc87a90_0 .net "a", 0 0, L_0x55fb2cfbd740;  alias, 1 drivers
v0x55fb2cc87b60_0 .net "b", 0 0, L_0x55fb2cfbdcc0;  alias, 1 drivers
v0x55fb2cc87c60_0 .net "c_1", 0 0, L_0x55fb2cfbdec0;  1 drivers
v0x55fb2cc87d30_0 .net "c_2", 0 0, L_0x55fb2cfbe0b0;  1 drivers
v0x55fb2cc87e20_0 .net "cin", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc87ef0_0 .net "cout", 0 0, L_0x55fb2cfbe120;  alias, 1 drivers
v0x55fb2cc87f90_0 .net "h_1_out", 0 0, L_0x55fb2cfbde50;  1 drivers
S_0x55fb2cc86d30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc86a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbde50 .functor XOR 1, L_0x55fb2cfbd740, L_0x55fb2cfbdcc0, C4<0>, C4<0>;
L_0x55fb2cfbdec0 .functor AND 1, L_0x55fb2cfbd740, L_0x55fb2cfbdcc0, C4<1>, C4<1>;
v0x55fb2cc86fd0_0 .net "S", 0 0, L_0x55fb2cfbde50;  alias, 1 drivers
v0x55fb2cc870b0_0 .net "a", 0 0, L_0x55fb2cfbd740;  alias, 1 drivers
v0x55fb2cc87170_0 .net "b", 0 0, L_0x55fb2cfbdcc0;  alias, 1 drivers
v0x55fb2cc87240_0 .net "cout", 0 0, L_0x55fb2cfbdec0;  alias, 1 drivers
S_0x55fb2cc873b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc86a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbe040 .functor XOR 1, L_0x55fb2cfbde50, L_0x7fd0c5139d68, C4<0>, C4<0>;
L_0x55fb2cfbe0b0 .functor AND 1, L_0x55fb2cfbde50, L_0x7fd0c5139d68, C4<1>, C4<1>;
v0x55fb2cc87620_0 .net "S", 0 0, L_0x55fb2cfbe040;  alias, 1 drivers
v0x55fb2cc876e0_0 .net "a", 0 0, L_0x55fb2cfbde50;  alias, 1 drivers
v0x55fb2cc877d0_0 .net "b", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc878a0_0 .net "cout", 0 0, L_0x55fb2cfbe0b0;  alias, 1 drivers
S_0x55fb2cc88c00 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cc78540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc88e30 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cfbe200 .functor XOR 1, L_0x7fd0c5139d68, L_0x55fb2cfbd990, C4<0>, C4<0>;
v0x55fb2cc8adf0_0 .net "a", 0 0, L_0x55fb2cfbd8f0;  alias, 1 drivers
v0x55fb2cc8aed0_0 .net "a_or_s", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc8af90_0 .net "b", 0 0, L_0x55fb2cfbd990;  alias, 1 drivers
v0x55fb2cc8b030_0 .net "cout", 0 0, L_0x55fb2cfbe6d0;  alias, 1 drivers
v0x55fb2cc8b0d0_0 .net "input_b", 0 0, L_0x55fb2cfbe200;  1 drivers
v0x55fb2cc8b1c0_0 .net "out", 0 0, L_0x55fb2cfbe580;  alias, 1 drivers
S_0x55fb2cc88f50 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc88c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc89150 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cfbe6d0 .functor BUFZ 1, L_0x55fb2cfbe660, C4<0>, C4<0>, C4<0>;
v0x55fb2cc8a7d0_0 .net "S", 0 0, L_0x55fb2cfbe580;  alias, 1 drivers
v0x55fb2cc8a900_0 .net "a", 0 0, L_0x55fb2cfbd8f0;  alias, 1 drivers
v0x55fb2cc8aa10_0 .net "b", 0 0, L_0x55fb2cfbe200;  alias, 1 drivers
v0x55fb2cc8ab00_0 .net "carin", 0 0, L_0x55fb2cfbe660;  1 drivers
v0x55fb2cc8abc0_0 .net "cin", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc8acb0_0 .net "cout", 0 0, L_0x55fb2cfbe6d0;  alias, 1 drivers
S_0x55fb2cc89270 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc88f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfbe660 .functor OR 1, L_0x55fb2cfbe400, L_0x55fb2cfbe5f0, C4<0>, C4<0>;
v0x55fb2cc8a1a0_0 .net "S", 0 0, L_0x55fb2cfbe580;  alias, 1 drivers
v0x55fb2cc8a260_0 .net "a", 0 0, L_0x55fb2cfbd8f0;  alias, 1 drivers
v0x55fb2cc8a330_0 .net "b", 0 0, L_0x55fb2cfbe200;  alias, 1 drivers
v0x55fb2cc8a430_0 .net "c_1", 0 0, L_0x55fb2cfbe400;  1 drivers
v0x55fb2cc8a500_0 .net "c_2", 0 0, L_0x55fb2cfbe5f0;  1 drivers
v0x55fb2cc8a5a0_0 .net "cin", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc8a640_0 .net "cout", 0 0, L_0x55fb2cfbe660;  alias, 1 drivers
v0x55fb2cc8a6e0_0 .net "h_1_out", 0 0, L_0x55fb2cfbe390;  1 drivers
S_0x55fb2cc89520 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbe390 .functor XOR 1, L_0x55fb2cfbd8f0, L_0x55fb2cfbe200, C4<0>, C4<0>;
L_0x55fb2cfbe400 .functor AND 1, L_0x55fb2cfbd8f0, L_0x55fb2cfbe200, C4<1>, C4<1>;
v0x55fb2cc897c0_0 .net "S", 0 0, L_0x55fb2cfbe390;  alias, 1 drivers
v0x55fb2cc898a0_0 .net "a", 0 0, L_0x55fb2cfbd8f0;  alias, 1 drivers
v0x55fb2cc89960_0 .net "b", 0 0, L_0x55fb2cfbe200;  alias, 1 drivers
v0x55fb2cc89a30_0 .net "cout", 0 0, L_0x55fb2cfbe400;  alias, 1 drivers
S_0x55fb2cc89ba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfbe580 .functor XOR 1, L_0x55fb2cfbe390, L_0x7fd0c5139d68, C4<0>, C4<0>;
L_0x55fb2cfbe5f0 .functor AND 1, L_0x55fb2cfbe390, L_0x7fd0c5139d68, C4<1>, C4<1>;
v0x55fb2cc89e10_0 .net "S", 0 0, L_0x55fb2cfbe580;  alias, 1 drivers
v0x55fb2cc89ed0_0 .net "a", 0 0, L_0x55fb2cfbe390;  alias, 1 drivers
v0x55fb2cc89fc0_0 .net "b", 0 0, L_0x7fd0c5139d68;  alias, 1 drivers
v0x55fb2cc8a090_0 .net "cout", 0 0, L_0x55fb2cfbe5f0;  alias, 1 drivers
S_0x55fb2cc8b320 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cc78540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc8b500 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cc91600_0 .net "S", 3 0, L_0x55fb2cfc4630;  alias, 1 drivers
v0x55fb2cc916e0_0 .net8 "a", 3 0, RS_0x7fd0c5202a38;  alias, 2 drivers
v0x55fb2cc917c0_0 .net8 "b", 3 0, RS_0x7fd0c5202a68;  alias, 2 drivers
v0x55fb2cc91880_0 .net "carin", 3 0, L_0x55fb2cfc4740;  1 drivers
v0x55fb2cc91960_0 .net "cin", 0 0, L_0x55fb2cfc2540;  alias, 1 drivers
v0x55fb2cc91a50_0 .net "cout", 0 0, L_0x55fb2cfc48c0;  alias, 1 drivers
L_0x55fb2cfc2db0 .part RS_0x7fd0c5202a38, 1, 1;
L_0x55fb2cfc2f70 .part RS_0x7fd0c5202a68, 1, 1;
L_0x55fb2cfc3130 .part L_0x55fb2cfc4740, 0, 1;
L_0x55fb2cfc3520 .part RS_0x7fd0c5202a38, 2, 1;
L_0x55fb2cfc3650 .part RS_0x7fd0c5202a68, 2, 1;
L_0x55fb2cfc3780 .part L_0x55fb2cfc4740, 1, 1;
L_0x55fb2cfc3c60 .part RS_0x7fd0c5202a38, 3, 1;
L_0x55fb2cfc3d90 .part RS_0x7fd0c5202a68, 3, 1;
L_0x55fb2cfc3f10 .part L_0x55fb2cfc4740, 2, 1;
L_0x55fb2cfc4460 .part RS_0x7fd0c5202a38, 0, 1;
L_0x55fb2cfc4500 .part RS_0x7fd0c5202a68, 0, 1;
L_0x55fb2cfc4630 .concat8 [ 1 1 1 1], L_0x55fb2cfc4120, L_0x55fb2cfc2b30, L_0x55fb2cfc3340, L_0x55fb2cfc39e0;
L_0x55fb2cfc4740 .concat8 [ 1 1 1 1], L_0x55fb2cfc43f0, L_0x55fb2cfc2d40, L_0x55fb2cfc34b0, L_0x55fb2cfc3bf0;
L_0x55fb2cfc48c0 .part L_0x55fb2cfc4740, 3, 1;
S_0x55fb2cc8b6b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc8b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc43f0 .functor OR 1, L_0x55fb2cfc40b0, L_0x55fb2cfc4270, C4<0>, C4<0>;
v0x55fb2cc8c600_0 .net "S", 0 0, L_0x55fb2cfc4120;  1 drivers
v0x55fb2cc8c6c0_0 .net "a", 0 0, L_0x55fb2cfc4460;  1 drivers
v0x55fb2cc8c790_0 .net "b", 0 0, L_0x55fb2cfc4500;  1 drivers
v0x55fb2cc8c890_0 .net "c_1", 0 0, L_0x55fb2cfc40b0;  1 drivers
v0x55fb2cc8c960_0 .net "c_2", 0 0, L_0x55fb2cfc4270;  1 drivers
v0x55fb2cc8ca50_0 .net "cin", 0 0, L_0x55fb2cfc2540;  alias, 1 drivers
v0x55fb2cc8caf0_0 .net "cout", 0 0, L_0x55fb2cfc43f0;  1 drivers
v0x55fb2cc8cb90_0 .net "h_1_out", 0 0, L_0x55fb2cfc4040;  1 drivers
S_0x55fb2cc8b960 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc8b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc4040 .functor XOR 1, L_0x55fb2cfc4460, L_0x55fb2cfc4500, C4<0>, C4<0>;
L_0x55fb2cfc40b0 .functor AND 1, L_0x55fb2cfc4460, L_0x55fb2cfc4500, C4<1>, C4<1>;
v0x55fb2cc8bc00_0 .net "S", 0 0, L_0x55fb2cfc4040;  alias, 1 drivers
v0x55fb2cc8bce0_0 .net "a", 0 0, L_0x55fb2cfc4460;  alias, 1 drivers
v0x55fb2cc8bda0_0 .net "b", 0 0, L_0x55fb2cfc4500;  alias, 1 drivers
v0x55fb2cc8be70_0 .net "cout", 0 0, L_0x55fb2cfc40b0;  alias, 1 drivers
S_0x55fb2cc8bfe0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc8b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc4120 .functor XOR 1, L_0x55fb2cfc4040, L_0x55fb2cfc2540, C4<0>, C4<0>;
L_0x55fb2cfc4270 .functor AND 1, L_0x55fb2cfc4040, L_0x55fb2cfc2540, C4<1>, C4<1>;
v0x55fb2cc8c250_0 .net "S", 0 0, L_0x55fb2cfc4120;  alias, 1 drivers
v0x55fb2cc8c310_0 .net "a", 0 0, L_0x55fb2cfc4040;  alias, 1 drivers
v0x55fb2cc8c400_0 .net "b", 0 0, L_0x55fb2cfc2540;  alias, 1 drivers
v0x55fb2cc8c520_0 .net "cout", 0 0, L_0x55fb2cfc4270;  alias, 1 drivers
S_0x55fb2cc8cc80 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc8b320;
 .timescale 0 0;
P_0x55fb2cc8cea0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc8cf60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc8cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc2d40 .functor OR 1, L_0x55fb2cfc2a70, L_0x55fb2cfc2c80, C4<0>, C4<0>;
v0x55fb2cc8de60_0 .net "S", 0 0, L_0x55fb2cfc2b30;  1 drivers
v0x55fb2cc8df20_0 .net "a", 0 0, L_0x55fb2cfc2db0;  1 drivers
v0x55fb2cc8dff0_0 .net "b", 0 0, L_0x55fb2cfc2f70;  1 drivers
v0x55fb2cc8e0f0_0 .net "c_1", 0 0, L_0x55fb2cfc2a70;  1 drivers
v0x55fb2cc8e1c0_0 .net "c_2", 0 0, L_0x55fb2cfc2c80;  1 drivers
v0x55fb2cc8e2b0_0 .net "cin", 0 0, L_0x55fb2cfc3130;  1 drivers
v0x55fb2cc8e380_0 .net "cout", 0 0, L_0x55fb2cfc2d40;  1 drivers
v0x55fb2cc8e420_0 .net "h_1_out", 0 0, L_0x55fb2cfc2a00;  1 drivers
S_0x55fb2cc8d1c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc8cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc2a00 .functor XOR 1, L_0x55fb2cfc2db0, L_0x55fb2cfc2f70, C4<0>, C4<0>;
L_0x55fb2cfc2a70 .functor AND 1, L_0x55fb2cfc2db0, L_0x55fb2cfc2f70, C4<1>, C4<1>;
v0x55fb2cc8d460_0 .net "S", 0 0, L_0x55fb2cfc2a00;  alias, 1 drivers
v0x55fb2cc8d540_0 .net "a", 0 0, L_0x55fb2cfc2db0;  alias, 1 drivers
v0x55fb2cc8d600_0 .net "b", 0 0, L_0x55fb2cfc2f70;  alias, 1 drivers
v0x55fb2cc8d6d0_0 .net "cout", 0 0, L_0x55fb2cfc2a70;  alias, 1 drivers
S_0x55fb2cc8d840 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc8cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc2b30 .functor XOR 1, L_0x55fb2cfc2a00, L_0x55fb2cfc3130, C4<0>, C4<0>;
L_0x55fb2cfc2c80 .functor AND 1, L_0x55fb2cfc2a00, L_0x55fb2cfc3130, C4<1>, C4<1>;
v0x55fb2cc8dab0_0 .net "S", 0 0, L_0x55fb2cfc2b30;  alias, 1 drivers
v0x55fb2cc8db70_0 .net "a", 0 0, L_0x55fb2cfc2a00;  alias, 1 drivers
v0x55fb2cc8dc60_0 .net "b", 0 0, L_0x55fb2cfc3130;  alias, 1 drivers
v0x55fb2cc8dd30_0 .net "cout", 0 0, L_0x55fb2cfc2c80;  alias, 1 drivers
S_0x55fb2cc8e510 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc8b320;
 .timescale 0 0;
P_0x55fb2cc8e6f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc8e7b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc8e510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc34b0 .functor OR 1, L_0x55fb2cfc32d0, L_0x55fb2cfc3440, C4<0>, C4<0>;
v0x55fb2cc8f6e0_0 .net "S", 0 0, L_0x55fb2cfc3340;  1 drivers
v0x55fb2cc8f7a0_0 .net "a", 0 0, L_0x55fb2cfc3520;  1 drivers
v0x55fb2cc8f870_0 .net "b", 0 0, L_0x55fb2cfc3650;  1 drivers
v0x55fb2cc8f970_0 .net "c_1", 0 0, L_0x55fb2cfc32d0;  1 drivers
v0x55fb2cc8fa40_0 .net "c_2", 0 0, L_0x55fb2cfc3440;  1 drivers
v0x55fb2cc8fb30_0 .net "cin", 0 0, L_0x55fb2cfc3780;  1 drivers
v0x55fb2cc8fc00_0 .net "cout", 0 0, L_0x55fb2cfc34b0;  1 drivers
v0x55fb2cc8fca0_0 .net "h_1_out", 0 0, L_0x55fb2cfc3260;  1 drivers
S_0x55fb2cc8ea40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc8e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc3260 .functor XOR 1, L_0x55fb2cfc3520, L_0x55fb2cfc3650, C4<0>, C4<0>;
L_0x55fb2cfc32d0 .functor AND 1, L_0x55fb2cfc3520, L_0x55fb2cfc3650, C4<1>, C4<1>;
v0x55fb2cc8ece0_0 .net "S", 0 0, L_0x55fb2cfc3260;  alias, 1 drivers
v0x55fb2cc8edc0_0 .net "a", 0 0, L_0x55fb2cfc3520;  alias, 1 drivers
v0x55fb2cc8ee80_0 .net "b", 0 0, L_0x55fb2cfc3650;  alias, 1 drivers
v0x55fb2cc8ef50_0 .net "cout", 0 0, L_0x55fb2cfc32d0;  alias, 1 drivers
S_0x55fb2cc8f0c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc8e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc3340 .functor XOR 1, L_0x55fb2cfc3260, L_0x55fb2cfc3780, C4<0>, C4<0>;
L_0x55fb2cfc3440 .functor AND 1, L_0x55fb2cfc3260, L_0x55fb2cfc3780, C4<1>, C4<1>;
v0x55fb2cc8f330_0 .net "S", 0 0, L_0x55fb2cfc3340;  alias, 1 drivers
v0x55fb2cc8f3f0_0 .net "a", 0 0, L_0x55fb2cfc3260;  alias, 1 drivers
v0x55fb2cc8f4e0_0 .net "b", 0 0, L_0x55fb2cfc3780;  alias, 1 drivers
v0x55fb2cc8f5b0_0 .net "cout", 0 0, L_0x55fb2cfc3440;  alias, 1 drivers
S_0x55fb2cc8fd90 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc8b320;
 .timescale 0 0;
P_0x55fb2cc8ff70 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc90050 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc8fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfc3bf0 .functor OR 1, L_0x55fb2cfc3920, L_0x55fb2cfc3b30, C4<0>, C4<0>;
v0x55fb2cc90f50_0 .net "S", 0 0, L_0x55fb2cfc39e0;  1 drivers
v0x55fb2cc91010_0 .net "a", 0 0, L_0x55fb2cfc3c60;  1 drivers
v0x55fb2cc910e0_0 .net "b", 0 0, L_0x55fb2cfc3d90;  1 drivers
v0x55fb2cc911e0_0 .net "c_1", 0 0, L_0x55fb2cfc3920;  1 drivers
v0x55fb2cc912b0_0 .net "c_2", 0 0, L_0x55fb2cfc3b30;  1 drivers
v0x55fb2cc913a0_0 .net "cin", 0 0, L_0x55fb2cfc3f10;  1 drivers
v0x55fb2cc91470_0 .net "cout", 0 0, L_0x55fb2cfc3bf0;  1 drivers
v0x55fb2cc91510_0 .net "h_1_out", 0 0, L_0x55fb2cfc38b0;  1 drivers
S_0x55fb2cc902b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc90050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc38b0 .functor XOR 1, L_0x55fb2cfc3c60, L_0x55fb2cfc3d90, C4<0>, C4<0>;
L_0x55fb2cfc3920 .functor AND 1, L_0x55fb2cfc3c60, L_0x55fb2cfc3d90, C4<1>, C4<1>;
v0x55fb2cc90550_0 .net "S", 0 0, L_0x55fb2cfc38b0;  alias, 1 drivers
v0x55fb2cc90630_0 .net "a", 0 0, L_0x55fb2cfc3c60;  alias, 1 drivers
v0x55fb2cc906f0_0 .net "b", 0 0, L_0x55fb2cfc3d90;  alias, 1 drivers
v0x55fb2cc907c0_0 .net "cout", 0 0, L_0x55fb2cfc3920;  alias, 1 drivers
S_0x55fb2cc90930 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc90050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfc39e0 .functor XOR 1, L_0x55fb2cfc38b0, L_0x55fb2cfc3f10, C4<0>, C4<0>;
L_0x55fb2cfc3b30 .functor AND 1, L_0x55fb2cfc38b0, L_0x55fb2cfc3f10, C4<1>, C4<1>;
v0x55fb2cc90ba0_0 .net "S", 0 0, L_0x55fb2cfc39e0;  alias, 1 drivers
v0x55fb2cc90c60_0 .net "a", 0 0, L_0x55fb2cfc38b0;  alias, 1 drivers
v0x55fb2cc90d50_0 .net "b", 0 0, L_0x55fb2cfc3f10;  alias, 1 drivers
v0x55fb2cc90e20_0 .net "cout", 0 0, L_0x55fb2cfc3b30;  alias, 1 drivers
S_0x55fb2cc98490 .scope module, "dut3" "karatsuba_8" 2 244, 2 170 0, S_0x55fb2c9c4b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x55fb2cff0440 .functor BUFZ 8, L_0x55fb2cfebde0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2cff0680 .functor BUFZ 8, L_0x55fb2cfefce0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2d069940 .functor XOR 1, L_0x55fb2d03f0b0, L_0x55fb2d041150, C4<0>, C4<0>;
o0x7fd0c5205258 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x55fb2d06e150 .functor BUFZ 8, o0x7fd0c5205258, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7fd0c5205438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x55fb2d0750f0 .functor BUFZ 8, o0x7fd0c5205438, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fb2d0752e0 .functor BUFZ 12, L_0x55fb2d074820, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x55fb2ceb66f0_0 .net "X", 7 0, L_0x55fb2cfebde0;  alias, 1 drivers
v0x55fb2ceb6800_0 .net "Xe", 3 0, L_0x55fb2cff03a0;  1 drivers
v0x55fb2ceb6910_0 .net "Xn", 3 0, L_0x55fb2cfefe10;  1 drivers
v0x55fb2ceb69b0_0 .net "Y", 7 0, L_0x55fb2cfefce0;  alias, 1 drivers
v0x55fb2ceb6ac0_0 .net "Ye", 3 0, L_0x55fb2cff05e0;  1 drivers
v0x55fb2ceb6c20_0 .net "Yn", 3 0, L_0x55fb2cff04b0;  1 drivers
v0x55fb2ceb6ce0_0 .net "Z", 15 0, o0x7fd0c527c358;  alias, 0 drivers
v0x55fb2ceb6da0_0 .net *"_ivl_23", 7 0, L_0x55fb2d06e150;  1 drivers
v0x55fb2ceb6e80_0 .net *"_ivl_27", 3 0, L_0x55fb2d06e2b0;  1 drivers
v0x55fb2ceb6f60_0 .net *"_ivl_35", 7 0, L_0x55fb2d0750f0;  1 drivers
v0x55fb2ceb7040_0 .net *"_ivl_39", 11 0, L_0x55fb2d0752e0;  1 drivers
v0x55fb2ceb7120_0 .net *"_ivl_4", 7 0, L_0x55fb2cff0440;  1 drivers
v0x55fb2ceb7200_0 .net *"_ivl_9", 7 0, L_0x55fb2cff0680;  1 drivers
L_0x7fd0c513b820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb72e0_0 .net "add", 0 0, L_0x7fd0c513b820;  1 drivers
L_0x7fd0c513c318 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c520a748 .resolv tri, L_0x7fd0c513c318, L_0x55fb2d06db70;
v0x55fb2ceb7380_0 .net8 "big_z0", 11 0, RS_0x7fd0c520a748;  2 drivers
v0x55fb2ceb7440_0 .net "big_z0_z1", 11 0, L_0x55fb2d074820;  1 drivers
L_0x7fd0c513c360 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518cde8 .resolv tri, L_0x7fd0c513c360, L_0x55fb2d06e1c0;
v0x55fb2ceb7500_0 .net8 "big_z1", 11 0, RS_0x7fd0c518cde8;  2 drivers
L_0x7fd0c513c3f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5210ef8 .resolv tri, L_0x7fd0c513c3f0, L_0x55fb2d075240;
v0x55fb2ceb76f0_0 .net8 "bigger_z0_z1", 15 0, RS_0x7fd0c5210ef8;  2 drivers
L_0x7fd0c513c3a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5210ec8 .resolv tri, L_0x7fd0c513c3a8, L_0x55fb2d075000;
v0x55fb2ceb77b0_0 .net8 "bigger_z2", 15 0, RS_0x7fd0c5210ec8;  2 drivers
v0x55fb2ceb7850_0 .net "cout_z0_z1", 0 0, L_0x55fb2d074d80;  1 drivers
v0x55fb2ceb78f0_0 .net "cout_z1", 0 0, L_0x55fb2d06dfd0;  1 drivers
v0x55fb2ceb79e0_0 .net "cout_z1_1", 0 0, L_0x55fb2d069da0;  1 drivers
v0x55fb2ceb7ad0_0 .net "dummy_cout", 0 0, L_0x55fb2d07eab0;  1 drivers
v0x55fb2ceb7b70_0 .net "signX", 0 0, L_0x55fb2d03f0b0;  1 drivers
v0x55fb2ceb7c60_0 .net "signY", 0 0, L_0x55fb2d041150;  1 drivers
v0x55fb2ceb7d50_0 .net "sign_z3", 0 0, L_0x55fb2d069940;  1 drivers
L_0x7fd0c513b7d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb7df0_0 .net "sub", 0 0, L_0x7fd0c513b7d8;  1 drivers
v0x55fb2ceb7fa0_0 .net "z", 15 0, L_0x55fb2d07e000;  1 drivers
v0x55fb2ceb8040_0 .net "z0", 7 0, o0x7fd0c5205258;  0 drivers
v0x55fb2ceb80e0_0 .net "z1", 7 0, L_0x55fb2d06dad0;  1 drivers
v0x55fb2ceb8180_0 .net "z1_1", 7 0, L_0x55fb2d0698a0;  1 drivers
v0x55fb2ceb8240_0 .net "z2", 7 0, o0x7fd0c5205438;  0 drivers
o0x7fd0c52076e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55fb2ceb8300_0 .net "z3", 7 0, o0x7fd0c52076e8;  0 drivers
v0x55fb2ceb8620_0 .net "z3_1", 3 0, L_0x55fb2d03ede0;  1 drivers
v0x55fb2ceb86e0_0 .net "z3_2", 3 0, L_0x55fb2d040e80;  1 drivers
L_0x55fb2cfefe10 .part L_0x55fb2cff0440, 4, 4;
L_0x55fb2cff03a0 .part L_0x55fb2cff0440, 0, 4;
L_0x55fb2cff04b0 .part L_0x55fb2cff0680, 4, 4;
L_0x55fb2cff05e0 .part L_0x55fb2cff0680, 0, 4;
L_0x55fb2d06db70 .part/pv L_0x55fb2d06e150, 0, 8, 12;
L_0x55fb2d06e1c0 .part/pv L_0x55fb2d06e2b0, 8, 4, 12;
L_0x55fb2d06e2b0 .part L_0x55fb2d06dad0, 0, 4;
L_0x55fb2d075000 .part/pv L_0x55fb2d0750f0, 8, 8, 16;
L_0x55fb2d075240 .part/pv L_0x55fb2d0752e0, 0, 12, 16;
S_0x55fb2cc986c0 .scope module, "A_1" "adder_subtractor_Nbit" 2 193, 2 48 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc988c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x7fd0c513e250 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d0660b0 .functor XOR 8, L_0x7fd0c513e250, o0x7fd0c5205438, C4<00000000>, C4<00000000>;
v0x55fb2cca5210_0 .net *"_ivl_0", 7 0, L_0x7fd0c513e250;  1 drivers
v0x55fb2cca5310_0 .net "a", 7 0, o0x7fd0c5205258;  alias, 0 drivers
v0x55fb2cca53d0_0 .net "a_or_s", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2cca5470_0 .net "b", 7 0, o0x7fd0c5205438;  alias, 0 drivers
v0x55fb2cca5510_0 .net "cout", 0 0, L_0x55fb2d069da0;  alias, 1 drivers
v0x55fb2cca5600_0 .net "input_b", 7 0, L_0x55fb2d0660b0;  1 drivers
v0x55fb2cca56d0_0 .net "out", 7 0, L_0x55fb2d0698a0;  alias, 1 drivers
S_0x55fb2cc98a70 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cc986c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cc98c70 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2cca4c10_0 .net "S", 7 0, L_0x55fb2d0698a0;  alias, 1 drivers
v0x55fb2cca4cf0_0 .net "a", 7 0, o0x7fd0c5205258;  alias, 0 drivers
v0x55fb2cca4dd0_0 .net "b", 7 0, L_0x55fb2d0660b0;  alias, 1 drivers
v0x55fb2cca4e90_0 .net "carin", 7 0, L_0x55fb2d069750;  1 drivers
v0x55fb2cca4f70_0 .net "cin", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2cca50b0_0 .net "cout", 0 0, L_0x55fb2d069da0;  alias, 1 drivers
L_0x55fb2d066640 .part o0x7fd0c5205258, 1, 1;
L_0x55fb2d066800 .part L_0x55fb2d0660b0, 1, 1;
L_0x55fb2d066930 .part L_0x55fb2d069750, 0, 1;
L_0x55fb2d066d20 .part o0x7fd0c5205258, 2, 1;
L_0x55fb2d066e50 .part L_0x55fb2d0660b0, 2, 1;
L_0x55fb2d067010 .part L_0x55fb2d069750, 1, 1;
L_0x55fb2d067400 .part o0x7fd0c5205258, 3, 1;
L_0x55fb2d067530 .part L_0x55fb2d0660b0, 3, 1;
L_0x55fb2d067660 .part L_0x55fb2d069750, 2, 1;
L_0x55fb2d067a50 .part o0x7fd0c5205258, 4, 1;
L_0x55fb2d067b80 .part L_0x55fb2d0660b0, 4, 1;
L_0x55fb2d067cb0 .part L_0x55fb2d069750, 3, 1;
L_0x55fb2d0681a0 .part o0x7fd0c5205258, 5, 1;
L_0x55fb2d0683e0 .part L_0x55fb2d0660b0, 5, 1;
L_0x55fb2d068480 .part L_0x55fb2d069750, 4, 1;
L_0x55fb2d068800 .part o0x7fd0c5205258, 6, 1;
L_0x55fb2d0689c0 .part L_0x55fb2d0660b0, 6, 1;
L_0x55fb2d068c00 .part L_0x55fb2d069750, 5, 1;
L_0x55fb2d068f70 .part o0x7fd0c5205258, 7, 1;
L_0x55fb2d0690a0 .part L_0x55fb2d0660b0, 7, 1;
L_0x55fb2d068ca0 .part L_0x55fb2d069750, 6, 1;
L_0x55fb2d069620 .part o0x7fd0c5205258, 0, 1;
L_0x55fb2d0691d0 .part L_0x55fb2d0660b0, 0, 1;
LS_0x55fb2d0698a0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0693f0, L_0x55fb2d0664f0, L_0x55fb2d066b40, L_0x55fb2d067220;
LS_0x55fb2d0698a0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d067870, L_0x55fb2d067fc0, L_0x55fb2d068620, L_0x55fb2d068e20;
L_0x55fb2d0698a0 .concat8 [ 4 4 0 0], LS_0x55fb2d0698a0_0_0, LS_0x55fb2d0698a0_0_4;
LS_0x55fb2d069750_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0695b0, L_0x55fb2d0665d0, L_0x55fb2d066cb0, L_0x55fb2d067390;
LS_0x55fb2d069750_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d0679e0, L_0x55fb2d068130, L_0x55fb2d068790, L_0x55fb2d068f00;
L_0x55fb2d069750 .concat8 [ 4 4 0 0], LS_0x55fb2d069750_0_0, LS_0x55fb2d069750_0_4;
L_0x55fb2d069da0 .part L_0x55fb2d069750, 7, 1;
S_0x55fb2cc98d90 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cc98a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0695b0 .functor OR 1, L_0x55fb2d069380, L_0x55fb2d069540, C4<0>, C4<0>;
v0x55fb2cc99b90_0 .net "S", 0 0, L_0x55fb2d0693f0;  1 drivers
v0x55fb2cc99c50_0 .net "a", 0 0, L_0x55fb2d069620;  1 drivers
v0x55fb2cc99cf0_0 .net "b", 0 0, L_0x55fb2d0691d0;  1 drivers
v0x55fb2cc99dc0_0 .net "c_1", 0 0, L_0x55fb2d069380;  1 drivers
v0x55fb2cc99e90_0 .net "c_2", 0 0, L_0x55fb2d069540;  1 drivers
v0x55fb2cc99f80_0 .net "cin", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2cc9a050_0 .net "cout", 0 0, L_0x55fb2d0695b0;  1 drivers
v0x55fb2cc9a0f0_0 .net "h_1_out", 0 0, L_0x55fb2d069310;  1 drivers
S_0x55fb2cc99010 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc98d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d069310 .functor XOR 1, L_0x55fb2d069620, L_0x55fb2d0691d0, C4<0>, C4<0>;
L_0x55fb2d069380 .functor AND 1, L_0x55fb2d069620, L_0x55fb2d0691d0, C4<1>, C4<1>;
v0x55fb2cc99280_0 .net "S", 0 0, L_0x55fb2d069310;  alias, 1 drivers
v0x55fb2cc99360_0 .net "a", 0 0, L_0x55fb2d069620;  alias, 1 drivers
v0x55fb2cc99420_0 .net "b", 0 0, L_0x55fb2d0691d0;  alias, 1 drivers
v0x55fb2cc994c0_0 .net "cout", 0 0, L_0x55fb2d069380;  alias, 1 drivers
S_0x55fb2cc99600 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc98d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0693f0 .functor XOR 1, L_0x55fb2d069310, L_0x7fd0c513b820, C4<0>, C4<0>;
L_0x55fb2d069540 .functor AND 1, L_0x55fb2d069310, L_0x7fd0c513b820, C4<1>, C4<1>;
v0x55fb2cc99870_0 .net "S", 0 0, L_0x55fb2d0693f0;  alias, 1 drivers
v0x55fb2cc99930_0 .net "a", 0 0, L_0x55fb2d069310;  alias, 1 drivers
v0x55fb2cc999f0_0 .net "b", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2cc99a90_0 .net "cout", 0 0, L_0x55fb2d069540;  alias, 1 drivers
S_0x55fb2cc9a1e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cc9a3e0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cc9a4a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc9a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0665d0 .functor OR 1, L_0x55fb2d066480, L_0x55fb2d066560, C4<0>, C4<0>;
v0x55fb2cc9b3a0_0 .net "S", 0 0, L_0x55fb2d0664f0;  1 drivers
v0x55fb2cc9b460_0 .net "a", 0 0, L_0x55fb2d066640;  1 drivers
v0x55fb2cc9b530_0 .net "b", 0 0, L_0x55fb2d066800;  1 drivers
v0x55fb2cc9b630_0 .net "c_1", 0 0, L_0x55fb2d066480;  1 drivers
v0x55fb2cc9b700_0 .net "c_2", 0 0, L_0x55fb2d066560;  1 drivers
v0x55fb2cc9b7f0_0 .net "cin", 0 0, L_0x55fb2d066930;  1 drivers
v0x55fb2cc9b8c0_0 .net "cout", 0 0, L_0x55fb2d0665d0;  1 drivers
v0x55fb2cc9b960_0 .net "h_1_out", 0 0, L_0x55fb2d066410;  1 drivers
S_0x55fb2cc9a700 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d066410 .functor XOR 1, L_0x55fb2d066640, L_0x55fb2d066800, C4<0>, C4<0>;
L_0x55fb2d066480 .functor AND 1, L_0x55fb2d066640, L_0x55fb2d066800, C4<1>, C4<1>;
v0x55fb2cc9a9a0_0 .net "S", 0 0, L_0x55fb2d066410;  alias, 1 drivers
v0x55fb2cc9aa80_0 .net "a", 0 0, L_0x55fb2d066640;  alias, 1 drivers
v0x55fb2cc9ab40_0 .net "b", 0 0, L_0x55fb2d066800;  alias, 1 drivers
v0x55fb2cc9ac10_0 .net "cout", 0 0, L_0x55fb2d066480;  alias, 1 drivers
S_0x55fb2cc9ad80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc9a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0664f0 .functor XOR 1, L_0x55fb2d066410, L_0x55fb2d066930, C4<0>, C4<0>;
L_0x55fb2d066560 .functor AND 1, L_0x55fb2d066410, L_0x55fb2d066930, C4<1>, C4<1>;
v0x55fb2cc9aff0_0 .net "S", 0 0, L_0x55fb2d0664f0;  alias, 1 drivers
v0x55fb2cc9b0b0_0 .net "a", 0 0, L_0x55fb2d066410;  alias, 1 drivers
v0x55fb2cc9b1a0_0 .net "b", 0 0, L_0x55fb2d066930;  alias, 1 drivers
v0x55fb2cc9b270_0 .net "cout", 0 0, L_0x55fb2d066560;  alias, 1 drivers
S_0x55fb2cc9ba50 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cc9bc30 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cc9bcf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc9ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d066cb0 .functor OR 1, L_0x55fb2d066ad0, L_0x55fb2d066c40, C4<0>, C4<0>;
v0x55fb2cc9cc20_0 .net "S", 0 0, L_0x55fb2d066b40;  1 drivers
v0x55fb2cc9cce0_0 .net "a", 0 0, L_0x55fb2d066d20;  1 drivers
v0x55fb2cc9cdb0_0 .net "b", 0 0, L_0x55fb2d066e50;  1 drivers
v0x55fb2cc9ceb0_0 .net "c_1", 0 0, L_0x55fb2d066ad0;  1 drivers
v0x55fb2cc9cf80_0 .net "c_2", 0 0, L_0x55fb2d066c40;  1 drivers
v0x55fb2cc9d070_0 .net "cin", 0 0, L_0x55fb2d067010;  1 drivers
v0x55fb2cc9d140_0 .net "cout", 0 0, L_0x55fb2d066cb0;  1 drivers
v0x55fb2cc9d1e0_0 .net "h_1_out", 0 0, L_0x55fb2d066a60;  1 drivers
S_0x55fb2cc9bf80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d066a60 .functor XOR 1, L_0x55fb2d066d20, L_0x55fb2d066e50, C4<0>, C4<0>;
L_0x55fb2d066ad0 .functor AND 1, L_0x55fb2d066d20, L_0x55fb2d066e50, C4<1>, C4<1>;
v0x55fb2cc9c220_0 .net "S", 0 0, L_0x55fb2d066a60;  alias, 1 drivers
v0x55fb2cc9c300_0 .net "a", 0 0, L_0x55fb2d066d20;  alias, 1 drivers
v0x55fb2cc9c3c0_0 .net "b", 0 0, L_0x55fb2d066e50;  alias, 1 drivers
v0x55fb2cc9c490_0 .net "cout", 0 0, L_0x55fb2d066ad0;  alias, 1 drivers
S_0x55fb2cc9c600 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc9bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d066b40 .functor XOR 1, L_0x55fb2d066a60, L_0x55fb2d067010, C4<0>, C4<0>;
L_0x55fb2d066c40 .functor AND 1, L_0x55fb2d066a60, L_0x55fb2d067010, C4<1>, C4<1>;
v0x55fb2cc9c870_0 .net "S", 0 0, L_0x55fb2d066b40;  alias, 1 drivers
v0x55fb2cc9c930_0 .net "a", 0 0, L_0x55fb2d066a60;  alias, 1 drivers
v0x55fb2cc9ca20_0 .net "b", 0 0, L_0x55fb2d067010;  alias, 1 drivers
v0x55fb2cc9caf0_0 .net "cout", 0 0, L_0x55fb2d066c40;  alias, 1 drivers
S_0x55fb2cc9d2d0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cc9d4b0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cc9d590 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc9d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d067390 .functor OR 1, L_0x55fb2d0671b0, L_0x55fb2d067320, C4<0>, C4<0>;
v0x55fb2cc9e490_0 .net "S", 0 0, L_0x55fb2d067220;  1 drivers
v0x55fb2cc9e550_0 .net "a", 0 0, L_0x55fb2d067400;  1 drivers
v0x55fb2cc9e620_0 .net "b", 0 0, L_0x55fb2d067530;  1 drivers
v0x55fb2cc9e720_0 .net "c_1", 0 0, L_0x55fb2d0671b0;  1 drivers
v0x55fb2cc9e7f0_0 .net "c_2", 0 0, L_0x55fb2d067320;  1 drivers
v0x55fb2cc9e8e0_0 .net "cin", 0 0, L_0x55fb2d067660;  1 drivers
v0x55fb2cc9e9b0_0 .net "cout", 0 0, L_0x55fb2d067390;  1 drivers
v0x55fb2cc9ea50_0 .net "h_1_out", 0 0, L_0x55fb2d067140;  1 drivers
S_0x55fb2cc9d7f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067140 .functor XOR 1, L_0x55fb2d067400, L_0x55fb2d067530, C4<0>, C4<0>;
L_0x55fb2d0671b0 .functor AND 1, L_0x55fb2d067400, L_0x55fb2d067530, C4<1>, C4<1>;
v0x55fb2cc9da90_0 .net "S", 0 0, L_0x55fb2d067140;  alias, 1 drivers
v0x55fb2cc9db70_0 .net "a", 0 0, L_0x55fb2d067400;  alias, 1 drivers
v0x55fb2cc9dc30_0 .net "b", 0 0, L_0x55fb2d067530;  alias, 1 drivers
v0x55fb2cc9dd00_0 .net "cout", 0 0, L_0x55fb2d0671b0;  alias, 1 drivers
S_0x55fb2cc9de70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067220 .functor XOR 1, L_0x55fb2d067140, L_0x55fb2d067660, C4<0>, C4<0>;
L_0x55fb2d067320 .functor AND 1, L_0x55fb2d067140, L_0x55fb2d067660, C4<1>, C4<1>;
v0x55fb2cc9e0e0_0 .net "S", 0 0, L_0x55fb2d067220;  alias, 1 drivers
v0x55fb2cc9e1a0_0 .net "a", 0 0, L_0x55fb2d067140;  alias, 1 drivers
v0x55fb2cc9e290_0 .net "b", 0 0, L_0x55fb2d067660;  alias, 1 drivers
v0x55fb2cc9e360_0 .net "cout", 0 0, L_0x55fb2d067320;  alias, 1 drivers
S_0x55fb2cc9eb40 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cc9ed70 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cc9ee50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cc9eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0679e0 .functor OR 1, L_0x55fb2d067800, L_0x55fb2d067970, C4<0>, C4<0>;
v0x55fb2cc9fd20_0 .net "S", 0 0, L_0x55fb2d067870;  1 drivers
v0x55fb2cc9fde0_0 .net "a", 0 0, L_0x55fb2d067a50;  1 drivers
v0x55fb2cc9feb0_0 .net "b", 0 0, L_0x55fb2d067b80;  1 drivers
v0x55fb2cc9ffb0_0 .net "c_1", 0 0, L_0x55fb2d067800;  1 drivers
v0x55fb2cca0080_0 .net "c_2", 0 0, L_0x55fb2d067970;  1 drivers
v0x55fb2cca0170_0 .net "cin", 0 0, L_0x55fb2d067cb0;  1 drivers
v0x55fb2cca0240_0 .net "cout", 0 0, L_0x55fb2d0679e0;  1 drivers
v0x55fb2cca02e0_0 .net "h_1_out", 0 0, L_0x55fb2d067790;  1 drivers
S_0x55fb2cc9f0b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cc9ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067790 .functor XOR 1, L_0x55fb2d067a50, L_0x55fb2d067b80, C4<0>, C4<0>;
L_0x55fb2d067800 .functor AND 1, L_0x55fb2d067a50, L_0x55fb2d067b80, C4<1>, C4<1>;
v0x55fb2cc9f320_0 .net "S", 0 0, L_0x55fb2d067790;  alias, 1 drivers
v0x55fb2cc9f400_0 .net "a", 0 0, L_0x55fb2d067a50;  alias, 1 drivers
v0x55fb2cc9f4c0_0 .net "b", 0 0, L_0x55fb2d067b80;  alias, 1 drivers
v0x55fb2cc9f590_0 .net "cout", 0 0, L_0x55fb2d067800;  alias, 1 drivers
S_0x55fb2cc9f700 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cc9ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067870 .functor XOR 1, L_0x55fb2d067790, L_0x55fb2d067cb0, C4<0>, C4<0>;
L_0x55fb2d067970 .functor AND 1, L_0x55fb2d067790, L_0x55fb2d067cb0, C4<1>, C4<1>;
v0x55fb2cc9f970_0 .net "S", 0 0, L_0x55fb2d067870;  alias, 1 drivers
v0x55fb2cc9fa30_0 .net "a", 0 0, L_0x55fb2d067790;  alias, 1 drivers
v0x55fb2cc9fb20_0 .net "b", 0 0, L_0x55fb2d067cb0;  alias, 1 drivers
v0x55fb2cc9fbf0_0 .net "cout", 0 0, L_0x55fb2d067970;  alias, 1 drivers
S_0x55fb2cca03d0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cca05b0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cca0690 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cca03d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d068130 .functor OR 1, L_0x55fb2d067f50, L_0x55fb2d0680c0, C4<0>, C4<0>;
v0x55fb2cca1590_0 .net "S", 0 0, L_0x55fb2d067fc0;  1 drivers
v0x55fb2cca1650_0 .net "a", 0 0, L_0x55fb2d0681a0;  1 drivers
v0x55fb2cca1720_0 .net "b", 0 0, L_0x55fb2d0683e0;  1 drivers
v0x55fb2cca1820_0 .net "c_1", 0 0, L_0x55fb2d067f50;  1 drivers
v0x55fb2cca18f0_0 .net "c_2", 0 0, L_0x55fb2d0680c0;  1 drivers
v0x55fb2cca19e0_0 .net "cin", 0 0, L_0x55fb2d068480;  1 drivers
v0x55fb2cca1ab0_0 .net "cout", 0 0, L_0x55fb2d068130;  1 drivers
v0x55fb2cca1b50_0 .net "h_1_out", 0 0, L_0x55fb2d067ee0;  1 drivers
S_0x55fb2cca08f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cca0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067ee0 .functor XOR 1, L_0x55fb2d0681a0, L_0x55fb2d0683e0, C4<0>, C4<0>;
L_0x55fb2d067f50 .functor AND 1, L_0x55fb2d0681a0, L_0x55fb2d0683e0, C4<1>, C4<1>;
v0x55fb2cca0b90_0 .net "S", 0 0, L_0x55fb2d067ee0;  alias, 1 drivers
v0x55fb2cca0c70_0 .net "a", 0 0, L_0x55fb2d0681a0;  alias, 1 drivers
v0x55fb2cca0d30_0 .net "b", 0 0, L_0x55fb2d0683e0;  alias, 1 drivers
v0x55fb2cca0e00_0 .net "cout", 0 0, L_0x55fb2d067f50;  alias, 1 drivers
S_0x55fb2cca0f70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cca0690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067fc0 .functor XOR 1, L_0x55fb2d067ee0, L_0x55fb2d068480, C4<0>, C4<0>;
L_0x55fb2d0680c0 .functor AND 1, L_0x55fb2d067ee0, L_0x55fb2d068480, C4<1>, C4<1>;
v0x55fb2cca11e0_0 .net "S", 0 0, L_0x55fb2d067fc0;  alias, 1 drivers
v0x55fb2cca12a0_0 .net "a", 0 0, L_0x55fb2d067ee0;  alias, 1 drivers
v0x55fb2cca1390_0 .net "b", 0 0, L_0x55fb2d068480;  alias, 1 drivers
v0x55fb2cca1460_0 .net "cout", 0 0, L_0x55fb2d0680c0;  alias, 1 drivers
S_0x55fb2cca1c40 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cca1e20 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cca1f00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cca1c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d068790 .functor OR 1, L_0x55fb2d0685b0, L_0x55fb2d068720, C4<0>, C4<0>;
v0x55fb2cca2e00_0 .net "S", 0 0, L_0x55fb2d068620;  1 drivers
v0x55fb2cca2ec0_0 .net "a", 0 0, L_0x55fb2d068800;  1 drivers
v0x55fb2cca2f90_0 .net "b", 0 0, L_0x55fb2d0689c0;  1 drivers
v0x55fb2cca3090_0 .net "c_1", 0 0, L_0x55fb2d0685b0;  1 drivers
v0x55fb2cca3160_0 .net "c_2", 0 0, L_0x55fb2d068720;  1 drivers
v0x55fb2cca3250_0 .net "cin", 0 0, L_0x55fb2d068c00;  1 drivers
v0x55fb2cca3320_0 .net "cout", 0 0, L_0x55fb2d068790;  1 drivers
v0x55fb2cca33c0_0 .net "h_1_out", 0 0, L_0x55fb2d067e70;  1 drivers
S_0x55fb2cca2160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cca1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d067e70 .functor XOR 1, L_0x55fb2d068800, L_0x55fb2d0689c0, C4<0>, C4<0>;
L_0x55fb2d0685b0 .functor AND 1, L_0x55fb2d068800, L_0x55fb2d0689c0, C4<1>, C4<1>;
v0x55fb2cca2400_0 .net "S", 0 0, L_0x55fb2d067e70;  alias, 1 drivers
v0x55fb2cca24e0_0 .net "a", 0 0, L_0x55fb2d068800;  alias, 1 drivers
v0x55fb2cca25a0_0 .net "b", 0 0, L_0x55fb2d0689c0;  alias, 1 drivers
v0x55fb2cca2670_0 .net "cout", 0 0, L_0x55fb2d0685b0;  alias, 1 drivers
S_0x55fb2cca27e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cca1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d068620 .functor XOR 1, L_0x55fb2d067e70, L_0x55fb2d068c00, C4<0>, C4<0>;
L_0x55fb2d068720 .functor AND 1, L_0x55fb2d067e70, L_0x55fb2d068c00, C4<1>, C4<1>;
v0x55fb2cca2a50_0 .net "S", 0 0, L_0x55fb2d068620;  alias, 1 drivers
v0x55fb2cca2b10_0 .net "a", 0 0, L_0x55fb2d067e70;  alias, 1 drivers
v0x55fb2cca2c00_0 .net "b", 0 0, L_0x55fb2d068c00;  alias, 1 drivers
v0x55fb2cca2cd0_0 .net "cout", 0 0, L_0x55fb2d068720;  alias, 1 drivers
S_0x55fb2cca34b0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cc98a70;
 .timescale 0 0;
P_0x55fb2cca3690 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cca3770 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cca34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d068f00 .functor OR 1, L_0x55fb2d068db0, L_0x55fb2d068e90, C4<0>, C4<0>;
v0x55fb2cca4560_0 .net "S", 0 0, L_0x55fb2d068e20;  1 drivers
v0x55fb2cca4620_0 .net "a", 0 0, L_0x55fb2d068f70;  1 drivers
v0x55fb2cca46f0_0 .net "b", 0 0, L_0x55fb2d0690a0;  1 drivers
v0x55fb2cca47f0_0 .net "c_1", 0 0, L_0x55fb2d068db0;  1 drivers
v0x55fb2cca48c0_0 .net "c_2", 0 0, L_0x55fb2d068e90;  1 drivers
v0x55fb2cca49b0_0 .net "cin", 0 0, L_0x55fb2d068ca0;  1 drivers
v0x55fb2cca4a80_0 .net "cout", 0 0, L_0x55fb2d068f00;  1 drivers
v0x55fb2cca4b20_0 .net "h_1_out", 0 0, L_0x55fb2d068d40;  1 drivers
S_0x55fb2cca39d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cca3770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d068d40 .functor XOR 1, L_0x55fb2d068f70, L_0x55fb2d0690a0, C4<0>, C4<0>;
L_0x55fb2d068db0 .functor AND 1, L_0x55fb2d068f70, L_0x55fb2d0690a0, C4<1>, C4<1>;
v0x55fb2cca3c70_0 .net "S", 0 0, L_0x55fb2d068d40;  alias, 1 drivers
v0x55fb2cca3d50_0 .net "a", 0 0, L_0x55fb2d068f70;  alias, 1 drivers
v0x55fb2cca3e10_0 .net "b", 0 0, L_0x55fb2d0690a0;  alias, 1 drivers
v0x55fb2cca3ee0_0 .net "cout", 0 0, L_0x55fb2d068db0;  alias, 1 drivers
S_0x55fb2cca3ff0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cca3770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d068e20 .functor XOR 1, L_0x55fb2d068d40, L_0x55fb2d068ca0, C4<0>, C4<0>;
L_0x55fb2d068e90 .functor AND 1, L_0x55fb2d068d40, L_0x55fb2d068ca0, C4<1>, C4<1>;
v0x55fb2cca41f0_0 .net "S", 0 0, L_0x55fb2d068e20;  alias, 1 drivers
v0x55fb2cca4290_0 .net "a", 0 0, L_0x55fb2d068d40;  alias, 1 drivers
v0x55fb2cca4360_0 .net "b", 0 0, L_0x55fb2d068ca0;  alias, 1 drivers
v0x55fb2cca4430_0 .net "cout", 0 0, L_0x55fb2d068e90;  alias, 1 drivers
S_0x55fb2cca5850 .scope module, "A_2" "adder_subtractor_Nbit" 2 198, 2 48 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cca5a50 .param/l "N" 0 2 48, +C4<00000000000000000000000000001000>;
L_0x55fb2d06a050 .functor XOR 8, L_0x55fb2d069fb0, o0x7fd0c52076e8, C4<00000000>, C4<00000000>;
v0x55fb2ccb2670_0 .net *"_ivl_0", 7 0, L_0x55fb2d069fb0;  1 drivers
L_0x7fd0c513c2d0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fb2ccb2770_0 .net *"_ivl_3", 6 0, L_0x7fd0c513c2d0;  1 drivers
v0x55fb2ccb2850_0 .net "a", 7 0, L_0x55fb2d0698a0;  alias, 1 drivers
v0x55fb2ccb28f0_0 .net "a_or_s", 0 0, L_0x55fb2d069940;  alias, 1 drivers
v0x55fb2ccb2990_0 .net "b", 7 0, o0x7fd0c52076e8;  alias, 0 drivers
v0x55fb2ccb2ac0_0 .net "cout", 0 0, L_0x55fb2d06dfd0;  alias, 1 drivers
v0x55fb2ccb2b60_0 .net "input_b", 7 0, L_0x55fb2d06a050;  1 drivers
v0x55fb2ccb2c00_0 .net "out", 7 0, L_0x55fb2d06dad0;  alias, 1 drivers
L_0x55fb2d069fb0 .concat [ 1 7 0 0], L_0x55fb2d069940, L_0x7fd0c513c2d0;
S_0x55fb2cca5ba0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cca5850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cca5d80 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2ccb2040_0 .net "S", 7 0, L_0x55fb2d06dad0;  alias, 1 drivers
v0x55fb2ccb2120_0 .net "a", 7 0, L_0x55fb2d0698a0;  alias, 1 drivers
v0x55fb2ccb2230_0 .net "b", 7 0, L_0x55fb2d06a050;  alias, 1 drivers
v0x55fb2ccb22f0_0 .net "carin", 7 0, L_0x55fb2d06d980;  1 drivers
v0x55fb2ccb23d0_0 .net "cin", 0 0, L_0x55fb2d069940;  alias, 1 drivers
v0x55fb2ccb2510_0 .net "cout", 0 0, L_0x55fb2d06dfd0;  alias, 1 drivers
L_0x55fb2d06a510 .part L_0x55fb2d0698a0, 1, 1;
L_0x55fb2d06a640 .part L_0x55fb2d06a050, 1, 1;
L_0x55fb2d06a770 .part L_0x55fb2d06d980, 0, 1;
L_0x55fb2d06ac00 .part L_0x55fb2d0698a0, 2, 1;
L_0x55fb2d06ad30 .part L_0x55fb2d06a050, 2, 1;
L_0x55fb2d06aef0 .part L_0x55fb2d06d980, 1, 1;
L_0x55fb2d06b380 .part L_0x55fb2d0698a0, 3, 1;
L_0x55fb2d06b5c0 .part L_0x55fb2d06a050, 3, 1;
L_0x55fb2d06b6b0 .part L_0x55fb2d06d980, 2, 1;
L_0x55fb2d06bb40 .part L_0x55fb2d0698a0, 4, 1;
L_0x55fb2d06bc70 .part L_0x55fb2d06a050, 4, 1;
L_0x55fb2d06bda0 .part L_0x55fb2d06d980, 3, 1;
L_0x55fb2d06c290 .part L_0x55fb2d0698a0, 5, 1;
L_0x55fb2d06c3c0 .part L_0x55fb2d06a050, 5, 1;
L_0x55fb2d06c4f0 .part L_0x55fb2d06d980, 4, 1;
L_0x55fb2d06c910 .part L_0x55fb2d0698a0, 6, 1;
L_0x55fb2d06cad0 .part L_0x55fb2d06a050, 6, 1;
L_0x55fb2d06cd10 .part L_0x55fb2d06d980, 5, 1;
L_0x55fb2d06d120 .part L_0x55fb2d0698a0, 7, 1;
L_0x55fb2d06d250 .part L_0x55fb2d06a050, 7, 1;
L_0x55fb2d06cdb0 .part L_0x55fb2d06d980, 6, 1;
L_0x55fb2d06d8e0 .part L_0x55fb2d0698a0, 0, 1;
L_0x55fb2d06d380 .part L_0x55fb2d06a050, 0, 1;
LS_0x55fb2d06dad0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d06d5a0, L_0x55fb2d06a290, L_0x55fb2d06a980, L_0x55fb2d06b100;
LS_0x55fb2d06dad0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d06b8c0, L_0x55fb2d06c0b0, L_0x55fb2d06c690, L_0x55fb2d06cf30;
L_0x55fb2d06dad0 .concat8 [ 4 4 0 0], LS_0x55fb2d06dad0_0_0, LS_0x55fb2d06dad0_0_4;
LS_0x55fb2d06d980_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d06d870, L_0x55fb2d06a4a0, L_0x55fb2d06ab90, L_0x55fb2d06b310;
LS_0x55fb2d06d980_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d06bad0, L_0x55fb2d06c220, L_0x55fb2d06c8a0, L_0x55fb2d06d0b0;
L_0x55fb2d06d980 .concat8 [ 4 4 0 0], LS_0x55fb2d06d980_0_0, LS_0x55fb2d06d980_0_4;
L_0x55fb2d06dfd0 .part L_0x55fb2d06d980, 7, 1;
S_0x55fb2cca5f00 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06d870 .functor OR 1, L_0x55fb2d06d530, L_0x55fb2d06d6f0, C4<0>, C4<0>;
v0x55fb2cca6e50_0 .net "S", 0 0, L_0x55fb2d06d5a0;  1 drivers
v0x55fb2cca6f10_0 .net "a", 0 0, L_0x55fb2d06d8e0;  1 drivers
v0x55fb2cca6fe0_0 .net "b", 0 0, L_0x55fb2d06d380;  1 drivers
v0x55fb2cca70e0_0 .net "c_1", 0 0, L_0x55fb2d06d530;  1 drivers
v0x55fb2cca71b0_0 .net "c_2", 0 0, L_0x55fb2d06d6f0;  1 drivers
v0x55fb2cca72a0_0 .net "cin", 0 0, L_0x55fb2d069940;  alias, 1 drivers
v0x55fb2cca7370_0 .net "cout", 0 0, L_0x55fb2d06d870;  1 drivers
v0x55fb2cca7410_0 .net "h_1_out", 0 0, L_0x55fb2d06d4c0;  1 drivers
S_0x55fb2cca61b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cca5f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06d4c0 .functor XOR 1, L_0x55fb2d06d8e0, L_0x55fb2d06d380, C4<0>, C4<0>;
L_0x55fb2d06d530 .functor AND 1, L_0x55fb2d06d8e0, L_0x55fb2d06d380, C4<1>, C4<1>;
v0x55fb2cca6450_0 .net "S", 0 0, L_0x55fb2d06d4c0;  alias, 1 drivers
v0x55fb2cca6530_0 .net "a", 0 0, L_0x55fb2d06d8e0;  alias, 1 drivers
v0x55fb2cca65f0_0 .net "b", 0 0, L_0x55fb2d06d380;  alias, 1 drivers
v0x55fb2cca66c0_0 .net "cout", 0 0, L_0x55fb2d06d530;  alias, 1 drivers
S_0x55fb2cca6830 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cca5f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06d5a0 .functor XOR 1, L_0x55fb2d06d4c0, L_0x55fb2d069940, C4<0>, C4<0>;
L_0x55fb2d06d6f0 .functor AND 1, L_0x55fb2d06d4c0, L_0x55fb2d069940, C4<1>, C4<1>;
v0x55fb2cca6aa0_0 .net "S", 0 0, L_0x55fb2d06d5a0;  alias, 1 drivers
v0x55fb2cca6b60_0 .net "a", 0 0, L_0x55fb2d06d4c0;  alias, 1 drivers
v0x55fb2cca6c50_0 .net "b", 0 0, L_0x55fb2d069940;  alias, 1 drivers
v0x55fb2cca6d20_0 .net "cout", 0 0, L_0x55fb2d06d6f0;  alias, 1 drivers
S_0x55fb2cca7500 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2cca7700 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cca77c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cca7500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06a4a0 .functor OR 1, L_0x55fb2d06a1d0, L_0x55fb2d06a3e0, C4<0>, C4<0>;
v0x55fb2cca86c0_0 .net "S", 0 0, L_0x55fb2d06a290;  1 drivers
v0x55fb2cca8780_0 .net "a", 0 0, L_0x55fb2d06a510;  1 drivers
v0x55fb2cca8850_0 .net "b", 0 0, L_0x55fb2d06a640;  1 drivers
v0x55fb2cca8950_0 .net "c_1", 0 0, L_0x55fb2d06a1d0;  1 drivers
v0x55fb2cca8a20_0 .net "c_2", 0 0, L_0x55fb2d06a3e0;  1 drivers
v0x55fb2cca8b10_0 .net "cin", 0 0, L_0x55fb2d06a770;  1 drivers
v0x55fb2cca8be0_0 .net "cout", 0 0, L_0x55fb2d06a4a0;  1 drivers
v0x55fb2cca8c80_0 .net "h_1_out", 0 0, L_0x55fb2d06a0c0;  1 drivers
S_0x55fb2cca7a20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cca77c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06a0c0 .functor XOR 1, L_0x55fb2d06a510, L_0x55fb2d06a640, C4<0>, C4<0>;
L_0x55fb2d06a1d0 .functor AND 1, L_0x55fb2d06a510, L_0x55fb2d06a640, C4<1>, C4<1>;
v0x55fb2cca7cc0_0 .net "S", 0 0, L_0x55fb2d06a0c0;  alias, 1 drivers
v0x55fb2cca7da0_0 .net "a", 0 0, L_0x55fb2d06a510;  alias, 1 drivers
v0x55fb2cca7e60_0 .net "b", 0 0, L_0x55fb2d06a640;  alias, 1 drivers
v0x55fb2cca7f30_0 .net "cout", 0 0, L_0x55fb2d06a1d0;  alias, 1 drivers
S_0x55fb2cca80a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cca77c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06a290 .functor XOR 1, L_0x55fb2d06a0c0, L_0x55fb2d06a770, C4<0>, C4<0>;
L_0x55fb2d06a3e0 .functor AND 1, L_0x55fb2d06a0c0, L_0x55fb2d06a770, C4<1>, C4<1>;
v0x55fb2cca8310_0 .net "S", 0 0, L_0x55fb2d06a290;  alias, 1 drivers
v0x55fb2cca83d0_0 .net "a", 0 0, L_0x55fb2d06a0c0;  alias, 1 drivers
v0x55fb2cca84c0_0 .net "b", 0 0, L_0x55fb2d06a770;  alias, 1 drivers
v0x55fb2cca8590_0 .net "cout", 0 0, L_0x55fb2d06a3e0;  alias, 1 drivers
S_0x55fb2cca8d70 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2cca8f50 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cca9010 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cca8d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06ab90 .functor OR 1, L_0x55fb2d06a910, L_0x55fb2d06aad0, C4<0>, C4<0>;
v0x55fb2cca9f40_0 .net "S", 0 0, L_0x55fb2d06a980;  1 drivers
v0x55fb2ccaa000_0 .net "a", 0 0, L_0x55fb2d06ac00;  1 drivers
v0x55fb2ccaa0d0_0 .net "b", 0 0, L_0x55fb2d06ad30;  1 drivers
v0x55fb2ccaa1d0_0 .net "c_1", 0 0, L_0x55fb2d06a910;  1 drivers
v0x55fb2ccaa2a0_0 .net "c_2", 0 0, L_0x55fb2d06aad0;  1 drivers
v0x55fb2ccaa390_0 .net "cin", 0 0, L_0x55fb2d06aef0;  1 drivers
v0x55fb2ccaa460_0 .net "cout", 0 0, L_0x55fb2d06ab90;  1 drivers
v0x55fb2ccaa500_0 .net "h_1_out", 0 0, L_0x55fb2d06a8a0;  1 drivers
S_0x55fb2cca92a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cca9010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06a8a0 .functor XOR 1, L_0x55fb2d06ac00, L_0x55fb2d06ad30, C4<0>, C4<0>;
L_0x55fb2d06a910 .functor AND 1, L_0x55fb2d06ac00, L_0x55fb2d06ad30, C4<1>, C4<1>;
v0x55fb2cca9540_0 .net "S", 0 0, L_0x55fb2d06a8a0;  alias, 1 drivers
v0x55fb2cca9620_0 .net "a", 0 0, L_0x55fb2d06ac00;  alias, 1 drivers
v0x55fb2cca96e0_0 .net "b", 0 0, L_0x55fb2d06ad30;  alias, 1 drivers
v0x55fb2cca97b0_0 .net "cout", 0 0, L_0x55fb2d06a910;  alias, 1 drivers
S_0x55fb2cca9920 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cca9010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06a980 .functor XOR 1, L_0x55fb2d06a8a0, L_0x55fb2d06aef0, C4<0>, C4<0>;
L_0x55fb2d06aad0 .functor AND 1, L_0x55fb2d06a8a0, L_0x55fb2d06aef0, C4<1>, C4<1>;
v0x55fb2cca9b90_0 .net "S", 0 0, L_0x55fb2d06a980;  alias, 1 drivers
v0x55fb2cca9c50_0 .net "a", 0 0, L_0x55fb2d06a8a0;  alias, 1 drivers
v0x55fb2cca9d40_0 .net "b", 0 0, L_0x55fb2d06aef0;  alias, 1 drivers
v0x55fb2cca9e10_0 .net "cout", 0 0, L_0x55fb2d06aad0;  alias, 1 drivers
S_0x55fb2ccaa5f0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2ccaa7d0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ccaa8b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccaa5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06b310 .functor OR 1, L_0x55fb2d06b090, L_0x55fb2d06b250, C4<0>, C4<0>;
v0x55fb2ccab7b0_0 .net "S", 0 0, L_0x55fb2d06b100;  1 drivers
v0x55fb2ccab870_0 .net "a", 0 0, L_0x55fb2d06b380;  1 drivers
v0x55fb2ccab940_0 .net "b", 0 0, L_0x55fb2d06b5c0;  1 drivers
v0x55fb2ccaba40_0 .net "c_1", 0 0, L_0x55fb2d06b090;  1 drivers
v0x55fb2ccabb10_0 .net "c_2", 0 0, L_0x55fb2d06b250;  1 drivers
v0x55fb2ccabc00_0 .net "cin", 0 0, L_0x55fb2d06b6b0;  1 drivers
v0x55fb2ccabcd0_0 .net "cout", 0 0, L_0x55fb2d06b310;  1 drivers
v0x55fb2ccabd70_0 .net "h_1_out", 0 0, L_0x55fb2d06b020;  1 drivers
S_0x55fb2ccaab10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccaa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06b020 .functor XOR 1, L_0x55fb2d06b380, L_0x55fb2d06b5c0, C4<0>, C4<0>;
L_0x55fb2d06b090 .functor AND 1, L_0x55fb2d06b380, L_0x55fb2d06b5c0, C4<1>, C4<1>;
v0x55fb2ccaadb0_0 .net "S", 0 0, L_0x55fb2d06b020;  alias, 1 drivers
v0x55fb2ccaae90_0 .net "a", 0 0, L_0x55fb2d06b380;  alias, 1 drivers
v0x55fb2ccaaf50_0 .net "b", 0 0, L_0x55fb2d06b5c0;  alias, 1 drivers
v0x55fb2ccab020_0 .net "cout", 0 0, L_0x55fb2d06b090;  alias, 1 drivers
S_0x55fb2ccab190 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccaa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06b100 .functor XOR 1, L_0x55fb2d06b020, L_0x55fb2d06b6b0, C4<0>, C4<0>;
L_0x55fb2d06b250 .functor AND 1, L_0x55fb2d06b020, L_0x55fb2d06b6b0, C4<1>, C4<1>;
v0x55fb2ccab400_0 .net "S", 0 0, L_0x55fb2d06b100;  alias, 1 drivers
v0x55fb2ccab4c0_0 .net "a", 0 0, L_0x55fb2d06b020;  alias, 1 drivers
v0x55fb2ccab5b0_0 .net "b", 0 0, L_0x55fb2d06b6b0;  alias, 1 drivers
v0x55fb2ccab680_0 .net "cout", 0 0, L_0x55fb2d06b250;  alias, 1 drivers
S_0x55fb2ccabe60 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2ccac090 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2ccac170 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccabe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06bad0 .functor OR 1, L_0x55fb2d06b850, L_0x55fb2d06ba10, C4<0>, C4<0>;
v0x55fb2ccad040_0 .net "S", 0 0, L_0x55fb2d06b8c0;  1 drivers
v0x55fb2ccad100_0 .net "a", 0 0, L_0x55fb2d06bb40;  1 drivers
v0x55fb2ccad1d0_0 .net "b", 0 0, L_0x55fb2d06bc70;  1 drivers
v0x55fb2ccad2d0_0 .net "c_1", 0 0, L_0x55fb2d06b850;  1 drivers
v0x55fb2ccad3a0_0 .net "c_2", 0 0, L_0x55fb2d06ba10;  1 drivers
v0x55fb2ccad490_0 .net "cin", 0 0, L_0x55fb2d06bda0;  1 drivers
v0x55fb2ccad560_0 .net "cout", 0 0, L_0x55fb2d06bad0;  1 drivers
v0x55fb2ccad600_0 .net "h_1_out", 0 0, L_0x55fb2d06b7e0;  1 drivers
S_0x55fb2ccac3d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccac170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06b7e0 .functor XOR 1, L_0x55fb2d06bb40, L_0x55fb2d06bc70, C4<0>, C4<0>;
L_0x55fb2d06b850 .functor AND 1, L_0x55fb2d06bb40, L_0x55fb2d06bc70, C4<1>, C4<1>;
v0x55fb2ccac640_0 .net "S", 0 0, L_0x55fb2d06b7e0;  alias, 1 drivers
v0x55fb2ccac720_0 .net "a", 0 0, L_0x55fb2d06bb40;  alias, 1 drivers
v0x55fb2ccac7e0_0 .net "b", 0 0, L_0x55fb2d06bc70;  alias, 1 drivers
v0x55fb2ccac8b0_0 .net "cout", 0 0, L_0x55fb2d06b850;  alias, 1 drivers
S_0x55fb2ccaca20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccac170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06b8c0 .functor XOR 1, L_0x55fb2d06b7e0, L_0x55fb2d06bda0, C4<0>, C4<0>;
L_0x55fb2d06ba10 .functor AND 1, L_0x55fb2d06b7e0, L_0x55fb2d06bda0, C4<1>, C4<1>;
v0x55fb2ccacc90_0 .net "S", 0 0, L_0x55fb2d06b8c0;  alias, 1 drivers
v0x55fb2ccacd50_0 .net "a", 0 0, L_0x55fb2d06b7e0;  alias, 1 drivers
v0x55fb2ccace40_0 .net "b", 0 0, L_0x55fb2d06bda0;  alias, 1 drivers
v0x55fb2ccacf10_0 .net "cout", 0 0, L_0x55fb2d06ba10;  alias, 1 drivers
S_0x55fb2ccad6f0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2ccad8d0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2ccad9b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccad6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06c220 .functor OR 1, L_0x55fb2d06c040, L_0x55fb2d06c1b0, C4<0>, C4<0>;
v0x55fb2ccae8b0_0 .net "S", 0 0, L_0x55fb2d06c0b0;  1 drivers
v0x55fb2ccae970_0 .net "a", 0 0, L_0x55fb2d06c290;  1 drivers
v0x55fb2ccaea40_0 .net "b", 0 0, L_0x55fb2d06c3c0;  1 drivers
v0x55fb2ccaeb40_0 .net "c_1", 0 0, L_0x55fb2d06c040;  1 drivers
v0x55fb2ccaec10_0 .net "c_2", 0 0, L_0x55fb2d06c1b0;  1 drivers
v0x55fb2ccaed00_0 .net "cin", 0 0, L_0x55fb2d06c4f0;  1 drivers
v0x55fb2ccaedd0_0 .net "cout", 0 0, L_0x55fb2d06c220;  1 drivers
v0x55fb2ccaee70_0 .net "h_1_out", 0 0, L_0x55fb2d06bfd0;  1 drivers
S_0x55fb2ccadc10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccad9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06bfd0 .functor XOR 1, L_0x55fb2d06c290, L_0x55fb2d06c3c0, C4<0>, C4<0>;
L_0x55fb2d06c040 .functor AND 1, L_0x55fb2d06c290, L_0x55fb2d06c3c0, C4<1>, C4<1>;
v0x55fb2ccadeb0_0 .net "S", 0 0, L_0x55fb2d06bfd0;  alias, 1 drivers
v0x55fb2ccadf90_0 .net "a", 0 0, L_0x55fb2d06c290;  alias, 1 drivers
v0x55fb2ccae050_0 .net "b", 0 0, L_0x55fb2d06c3c0;  alias, 1 drivers
v0x55fb2ccae120_0 .net "cout", 0 0, L_0x55fb2d06c040;  alias, 1 drivers
S_0x55fb2ccae290 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccad9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06c0b0 .functor XOR 1, L_0x55fb2d06bfd0, L_0x55fb2d06c4f0, C4<0>, C4<0>;
L_0x55fb2d06c1b0 .functor AND 1, L_0x55fb2d06bfd0, L_0x55fb2d06c4f0, C4<1>, C4<1>;
v0x55fb2ccae500_0 .net "S", 0 0, L_0x55fb2d06c0b0;  alias, 1 drivers
v0x55fb2ccae5c0_0 .net "a", 0 0, L_0x55fb2d06bfd0;  alias, 1 drivers
v0x55fb2ccae6b0_0 .net "b", 0 0, L_0x55fb2d06c4f0;  alias, 1 drivers
v0x55fb2ccae780_0 .net "cout", 0 0, L_0x55fb2d06c1b0;  alias, 1 drivers
S_0x55fb2ccaef60 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2ccaf140 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2ccaf220 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccaef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06c8a0 .functor OR 1, L_0x55fb2d06c620, L_0x55fb2d06c7e0, C4<0>, C4<0>;
v0x55fb2ccb0120_0 .net "S", 0 0, L_0x55fb2d06c690;  1 drivers
v0x55fb2ccb01e0_0 .net "a", 0 0, L_0x55fb2d06c910;  1 drivers
v0x55fb2ccb02b0_0 .net "b", 0 0, L_0x55fb2d06cad0;  1 drivers
v0x55fb2ccb03b0_0 .net "c_1", 0 0, L_0x55fb2d06c620;  1 drivers
v0x55fb2ccb0480_0 .net "c_2", 0 0, L_0x55fb2d06c7e0;  1 drivers
v0x55fb2ccb0570_0 .net "cin", 0 0, L_0x55fb2d06cd10;  1 drivers
v0x55fb2ccb0640_0 .net "cout", 0 0, L_0x55fb2d06c8a0;  1 drivers
v0x55fb2ccb06e0_0 .net "h_1_out", 0 0, L_0x55fb2d06bf60;  1 drivers
S_0x55fb2ccaf480 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccaf220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06bf60 .functor XOR 1, L_0x55fb2d06c910, L_0x55fb2d06cad0, C4<0>, C4<0>;
L_0x55fb2d06c620 .functor AND 1, L_0x55fb2d06c910, L_0x55fb2d06cad0, C4<1>, C4<1>;
v0x55fb2ccaf720_0 .net "S", 0 0, L_0x55fb2d06bf60;  alias, 1 drivers
v0x55fb2ccaf800_0 .net "a", 0 0, L_0x55fb2d06c910;  alias, 1 drivers
v0x55fb2ccaf8c0_0 .net "b", 0 0, L_0x55fb2d06cad0;  alias, 1 drivers
v0x55fb2ccaf990_0 .net "cout", 0 0, L_0x55fb2d06c620;  alias, 1 drivers
S_0x55fb2ccafb00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccaf220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06c690 .functor XOR 1, L_0x55fb2d06bf60, L_0x55fb2d06cd10, C4<0>, C4<0>;
L_0x55fb2d06c7e0 .functor AND 1, L_0x55fb2d06bf60, L_0x55fb2d06cd10, C4<1>, C4<1>;
v0x55fb2ccafd70_0 .net "S", 0 0, L_0x55fb2d06c690;  alias, 1 drivers
v0x55fb2ccafe30_0 .net "a", 0 0, L_0x55fb2d06bf60;  alias, 1 drivers
v0x55fb2ccaff20_0 .net "b", 0 0, L_0x55fb2d06cd10;  alias, 1 drivers
v0x55fb2ccafff0_0 .net "cout", 0 0, L_0x55fb2d06c7e0;  alias, 1 drivers
S_0x55fb2ccb07d0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cca5ba0;
 .timescale 0 0;
P_0x55fb2ccb09b0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2ccb0a90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccb07d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06d0b0 .functor OR 1, L_0x55fb2d06cec0, L_0x55fb2d06cff0, C4<0>, C4<0>;
v0x55fb2ccb1990_0 .net "S", 0 0, L_0x55fb2d06cf30;  1 drivers
v0x55fb2ccb1a50_0 .net "a", 0 0, L_0x55fb2d06d120;  1 drivers
v0x55fb2ccb1b20_0 .net "b", 0 0, L_0x55fb2d06d250;  1 drivers
v0x55fb2ccb1c20_0 .net "c_1", 0 0, L_0x55fb2d06cec0;  1 drivers
v0x55fb2ccb1cf0_0 .net "c_2", 0 0, L_0x55fb2d06cff0;  1 drivers
v0x55fb2ccb1de0_0 .net "cin", 0 0, L_0x55fb2d06cdb0;  1 drivers
v0x55fb2ccb1eb0_0 .net "cout", 0 0, L_0x55fb2d06d0b0;  1 drivers
v0x55fb2ccb1f50_0 .net "h_1_out", 0 0, L_0x55fb2d06ce50;  1 drivers
S_0x55fb2ccb0cf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccb0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06ce50 .functor XOR 1, L_0x55fb2d06d120, L_0x55fb2d06d250, C4<0>, C4<0>;
L_0x55fb2d06cec0 .functor AND 1, L_0x55fb2d06d120, L_0x55fb2d06d250, C4<1>, C4<1>;
v0x55fb2ccb0f90_0 .net "S", 0 0, L_0x55fb2d06ce50;  alias, 1 drivers
v0x55fb2ccb1070_0 .net "a", 0 0, L_0x55fb2d06d120;  alias, 1 drivers
v0x55fb2ccb1130_0 .net "b", 0 0, L_0x55fb2d06d250;  alias, 1 drivers
v0x55fb2ccb1200_0 .net "cout", 0 0, L_0x55fb2d06cec0;  alias, 1 drivers
S_0x55fb2ccb1370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccb0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06cf30 .functor XOR 1, L_0x55fb2d06ce50, L_0x55fb2d06cdb0, C4<0>, C4<0>;
L_0x55fb2d06cff0 .functor AND 1, L_0x55fb2d06ce50, L_0x55fb2d06cdb0, C4<1>, C4<1>;
v0x55fb2ccb15e0_0 .net "S", 0 0, L_0x55fb2d06cf30;  alias, 1 drivers
v0x55fb2ccb16a0_0 .net "a", 0 0, L_0x55fb2d06ce50;  alias, 1 drivers
v0x55fb2ccb1790_0 .net "b", 0 0, L_0x55fb2d06cdb0;  alias, 1 drivers
v0x55fb2ccb1860_0 .net "cout", 0 0, L_0x55fb2d06cff0;  alias, 1 drivers
S_0x55fb2ccb2d50 .scope module, "A_3" "adder_subtractor_Nbit" 2 209, 2 48 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 12 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ccb2f30 .param/l "N" 0 2 48, +C4<00000000000000000000000000001100>;
L_0x7fd0c513e298 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d06e430 .functor XOR 12, L_0x7fd0c513e298, RS_0x7fd0c520a748, C4<000000000000>, C4<000000000000>;
v0x55fb2ccc5c80_0 .net *"_ivl_0", 11 0, L_0x7fd0c513e298;  1 drivers
v0x55fb2ccc5d80_0 .net8 "a", 11 0, RS_0x7fd0c520a748;  alias, 2 drivers
v0x55fb2ccc5e40_0 .net "a_or_s", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2ccc5f10_0 .net8 "b", 11 0, RS_0x7fd0c520a748;  alias, 2 drivers
v0x55fb2ccc6000_0 .net "cout", 0 0, L_0x55fb2d074d80;  alias, 1 drivers
v0x55fb2ccc60f0_0 .net "input_b", 11 0, L_0x55fb2d06e430;  1 drivers
v0x55fb2ccc6190_0 .net "out", 11 0, L_0x55fb2d074820;  alias, 1 drivers
S_0x55fb2ccb30b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ccb2d50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 12 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ccb3290 .param/l "N" 0 2 26, +C4<00000000000000000000000000001100>;
v0x55fb2ccc56d0_0 .net "S", 11 0, L_0x55fb2d074820;  alias, 1 drivers
v0x55fb2ccc57b0_0 .net8 "a", 11 0, RS_0x7fd0c520a748;  alias, 2 drivers
v0x55fb2ccc5890_0 .net "b", 11 0, L_0x55fb2d06e430;  alias, 1 drivers
v0x55fb2ccc5950_0 .net "carin", 11 0, L_0x55fb2d0745d0;  1 drivers
v0x55fb2ccc5a30_0 .net "cin", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2ccc5b20_0 .net "cout", 0 0, L_0x55fb2d074d80;  alias, 1 drivers
L_0x55fb2d06e8f0 .part RS_0x7fd0c520a748, 1, 1;
L_0x55fb2d06ea20 .part L_0x55fb2d06e430, 1, 1;
L_0x55fb2d06eb50 .part L_0x55fb2d0745d0, 0, 1;
L_0x55fb2d06efe0 .part RS_0x7fd0c520a748, 2, 1;
L_0x55fb2d06f220 .part L_0x55fb2d06e430, 2, 1;
L_0x55fb2d06f350 .part L_0x55fb2d0745d0, 1, 1;
L_0x55fb2d06f820 .part RS_0x7fd0c520a748, 3, 1;
L_0x55fb2d06f950 .part L_0x55fb2d06e430, 3, 1;
L_0x55fb2d06fad0 .part L_0x55fb2d0745d0, 2, 1;
L_0x55fb2d06ff60 .part RS_0x7fd0c520a748, 4, 1;
L_0x55fb2d070090 .part L_0x55fb2d06e430, 4, 1;
L_0x55fb2d0701c0 .part L_0x55fb2d0745d0, 3, 1;
L_0x55fb2d070790 .part RS_0x7fd0c520a748, 5, 1;
L_0x55fb2d0708c0 .part L_0x55fb2d06e430, 5, 1;
L_0x55fb2d0709f0 .part L_0x55fb2d0745d0, 4, 1;
L_0x55fb2d070ef0 .part RS_0x7fd0c520a748, 6, 1;
L_0x55fb2d0710b0 .part L_0x55fb2d06e430, 6, 1;
L_0x55fb2d0712f0 .part L_0x55fb2d0745d0, 5, 1;
L_0x55fb2d0717e0 .part RS_0x7fd0c520a748, 7, 1;
L_0x55fb2d071910 .part L_0x55fb2d06e430, 7, 1;
L_0x55fb2d071390 .part L_0x55fb2d0745d0, 6, 1;
L_0x55fb2d071fc0 .part RS_0x7fd0c520a748, 8, 1;
L_0x55fb2d071a40 .part L_0x55fb2d06e430, 8, 1;
L_0x55fb2d072240 .part L_0x55fb2d0745d0, 7, 1;
L_0x55fb2d072850 .part RS_0x7fd0c520a748, 9, 1;
L_0x55fb2d072980 .part L_0x55fb2d06e430, 9, 1;
L_0x55fb2d072480 .part L_0x55fb2d0745d0, 8, 1;
L_0x55fb2d073040 .part RS_0x7fd0c520a748, 10, 1;
L_0x55fb2d073470 .part L_0x55fb2d06e430, 10, 1;
L_0x55fb2d0735a0 .part L_0x55fb2d0745d0, 9, 1;
L_0x55fb2d073c10 .part RS_0x7fd0c520a748, 11, 1;
L_0x55fb2d073d40 .part L_0x55fb2d06e430, 11, 1;
L_0x55fb2d073f80 .part L_0x55fb2d0745d0, 10, 1;
L_0x55fb2d0744a0 .part RS_0x7fd0c520a748, 0, 1;
L_0x55fb2d0746f0 .part L_0x55fb2d06e430, 0, 1;
LS_0x55fb2d074820_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0741f0, L_0x55fb2d06e670, L_0x55fb2d06ed60, L_0x55fb2d06f5a0;
LS_0x55fb2d074820_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d06fce0, L_0x55fb2d070530, L_0x55fb2d070bf0, L_0x55fb2d071570;
LS_0x55fb2d074820_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d071cc0, L_0x55fb2d0725e0, L_0x55fb2d072d40, L_0x55fb2d073910;
L_0x55fb2d074820 .concat8 [ 4 4 4 0], LS_0x55fb2d074820_0_0, LS_0x55fb2d074820_0_4, LS_0x55fb2d074820_0_8;
LS_0x55fb2d0745d0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d074410, L_0x55fb2d06e880, L_0x55fb2d06ef70, L_0x55fb2d06f7b0;
LS_0x55fb2d0745d0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d06fef0, L_0x55fb2d070700, L_0x55fb2d070e60, L_0x55fb2d071750;
LS_0x55fb2d0745d0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d071f30, L_0x55fb2d0727c0, L_0x55fb2d072fb0, L_0x55fb2d073b80;
L_0x55fb2d0745d0 .concat8 [ 4 4 4 0], LS_0x55fb2d0745d0_0_0, LS_0x55fb2d0745d0_0_4, LS_0x55fb2d0745d0_0_8;
L_0x55fb2d074d80 .part L_0x55fb2d0745d0, 11, 1;
S_0x55fb2ccb3410 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d074410 .functor OR 1, L_0x55fb2d074160, L_0x55fb2d074380, C4<0>, C4<0>;
v0x55fb2ccb4340_0 .net "S", 0 0, L_0x55fb2d0741f0;  1 drivers
v0x55fb2ccb4400_0 .net "a", 0 0, L_0x55fb2d0744a0;  1 drivers
v0x55fb2ccb44d0_0 .net "b", 0 0, L_0x55fb2d0746f0;  1 drivers
v0x55fb2ccb45d0_0 .net "c_1", 0 0, L_0x55fb2d074160;  1 drivers
v0x55fb2ccb46a0_0 .net "c_2", 0 0, L_0x55fb2d074380;  1 drivers
v0x55fb2ccb4740_0 .net "cin", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2ccb47e0_0 .net "cout", 0 0, L_0x55fb2d074410;  1 drivers
v0x55fb2ccb4880_0 .net "h_1_out", 0 0, L_0x55fb2d0740b0;  1 drivers
S_0x55fb2ccb36c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccb3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0740b0 .functor XOR 1, L_0x55fb2d0744a0, L_0x55fb2d0746f0, C4<0>, C4<0>;
L_0x55fb2d074160 .functor AND 1, L_0x55fb2d0744a0, L_0x55fb2d0746f0, C4<1>, C4<1>;
v0x55fb2ccb3960_0 .net "S", 0 0, L_0x55fb2d0740b0;  alias, 1 drivers
v0x55fb2ccb3a40_0 .net "a", 0 0, L_0x55fb2d0744a0;  alias, 1 drivers
v0x55fb2ccb3b00_0 .net "b", 0 0, L_0x55fb2d0746f0;  alias, 1 drivers
v0x55fb2ccb3bd0_0 .net "cout", 0 0, L_0x55fb2d074160;  alias, 1 drivers
S_0x55fb2ccb3d40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccb3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0741f0 .functor XOR 1, L_0x55fb2d0740b0, L_0x7fd0c513b820, C4<0>, C4<0>;
L_0x55fb2d074380 .functor AND 1, L_0x55fb2d0740b0, L_0x7fd0c513b820, C4<1>, C4<1>;
v0x55fb2ccb3fb0_0 .net "S", 0 0, L_0x55fb2d0741f0;  alias, 1 drivers
v0x55fb2ccb4070_0 .net "a", 0 0, L_0x55fb2d0740b0;  alias, 1 drivers
v0x55fb2ccb4160_0 .net "b", 0 0, L_0x7fd0c513b820;  alias, 1 drivers
v0x55fb2ccb4230_0 .net "cout", 0 0, L_0x55fb2d074380;  alias, 1 drivers
S_0x55fb2ccb4970 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccb4b90 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ccb4c50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccb4970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06e880 .functor OR 1, L_0x55fb2d06e5b0, L_0x55fb2d06e7c0, C4<0>, C4<0>;
v0x55fb2ccb5b50_0 .net "S", 0 0, L_0x55fb2d06e670;  1 drivers
v0x55fb2ccb5c10_0 .net "a", 0 0, L_0x55fb2d06e8f0;  1 drivers
v0x55fb2ccb5ce0_0 .net "b", 0 0, L_0x55fb2d06ea20;  1 drivers
v0x55fb2ccb5de0_0 .net "c_1", 0 0, L_0x55fb2d06e5b0;  1 drivers
v0x55fb2ccb5eb0_0 .net "c_2", 0 0, L_0x55fb2d06e7c0;  1 drivers
v0x55fb2ccb5fa0_0 .net "cin", 0 0, L_0x55fb2d06eb50;  1 drivers
v0x55fb2ccb6070_0 .net "cout", 0 0, L_0x55fb2d06e880;  1 drivers
v0x55fb2ccb6110_0 .net "h_1_out", 0 0, L_0x55fb2d06e4a0;  1 drivers
S_0x55fb2ccb4eb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06e4a0 .functor XOR 1, L_0x55fb2d06e8f0, L_0x55fb2d06ea20, C4<0>, C4<0>;
L_0x55fb2d06e5b0 .functor AND 1, L_0x55fb2d06e8f0, L_0x55fb2d06ea20, C4<1>, C4<1>;
v0x55fb2ccb5150_0 .net "S", 0 0, L_0x55fb2d06e4a0;  alias, 1 drivers
v0x55fb2ccb5230_0 .net "a", 0 0, L_0x55fb2d06e8f0;  alias, 1 drivers
v0x55fb2ccb52f0_0 .net "b", 0 0, L_0x55fb2d06ea20;  alias, 1 drivers
v0x55fb2ccb53c0_0 .net "cout", 0 0, L_0x55fb2d06e5b0;  alias, 1 drivers
S_0x55fb2ccb5530 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccb4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06e670 .functor XOR 1, L_0x55fb2d06e4a0, L_0x55fb2d06eb50, C4<0>, C4<0>;
L_0x55fb2d06e7c0 .functor AND 1, L_0x55fb2d06e4a0, L_0x55fb2d06eb50, C4<1>, C4<1>;
v0x55fb2ccb57a0_0 .net "S", 0 0, L_0x55fb2d06e670;  alias, 1 drivers
v0x55fb2ccb5860_0 .net "a", 0 0, L_0x55fb2d06e4a0;  alias, 1 drivers
v0x55fb2ccb5950_0 .net "b", 0 0, L_0x55fb2d06eb50;  alias, 1 drivers
v0x55fb2ccb5a20_0 .net "cout", 0 0, L_0x55fb2d06e7c0;  alias, 1 drivers
S_0x55fb2ccb6200 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccb63e0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ccb64a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccb6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06ef70 .functor OR 1, L_0x55fb2d06ecf0, L_0x55fb2d06eeb0, C4<0>, C4<0>;
v0x55fb2ccb73d0_0 .net "S", 0 0, L_0x55fb2d06ed60;  1 drivers
v0x55fb2ccb7490_0 .net "a", 0 0, L_0x55fb2d06efe0;  1 drivers
v0x55fb2ccb7560_0 .net "b", 0 0, L_0x55fb2d06f220;  1 drivers
v0x55fb2ccb7660_0 .net "c_1", 0 0, L_0x55fb2d06ecf0;  1 drivers
v0x55fb2ccb7730_0 .net "c_2", 0 0, L_0x55fb2d06eeb0;  1 drivers
v0x55fb2ccb7820_0 .net "cin", 0 0, L_0x55fb2d06f350;  1 drivers
v0x55fb2ccb78f0_0 .net "cout", 0 0, L_0x55fb2d06ef70;  1 drivers
v0x55fb2ccb7990_0 .net "h_1_out", 0 0, L_0x55fb2d06ec80;  1 drivers
S_0x55fb2ccb6730 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccb64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06ec80 .functor XOR 1, L_0x55fb2d06efe0, L_0x55fb2d06f220, C4<0>, C4<0>;
L_0x55fb2d06ecf0 .functor AND 1, L_0x55fb2d06efe0, L_0x55fb2d06f220, C4<1>, C4<1>;
v0x55fb2ccb69d0_0 .net "S", 0 0, L_0x55fb2d06ec80;  alias, 1 drivers
v0x55fb2ccb6ab0_0 .net "a", 0 0, L_0x55fb2d06efe0;  alias, 1 drivers
v0x55fb2ccb6b70_0 .net "b", 0 0, L_0x55fb2d06f220;  alias, 1 drivers
v0x55fb2ccb6c40_0 .net "cout", 0 0, L_0x55fb2d06ecf0;  alias, 1 drivers
S_0x55fb2ccb6db0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccb64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06ed60 .functor XOR 1, L_0x55fb2d06ec80, L_0x55fb2d06f350, C4<0>, C4<0>;
L_0x55fb2d06eeb0 .functor AND 1, L_0x55fb2d06ec80, L_0x55fb2d06f350, C4<1>, C4<1>;
v0x55fb2ccb7020_0 .net "S", 0 0, L_0x55fb2d06ed60;  alias, 1 drivers
v0x55fb2ccb70e0_0 .net "a", 0 0, L_0x55fb2d06ec80;  alias, 1 drivers
v0x55fb2ccb71d0_0 .net "b", 0 0, L_0x55fb2d06f350;  alias, 1 drivers
v0x55fb2ccb72a0_0 .net "cout", 0 0, L_0x55fb2d06eeb0;  alias, 1 drivers
S_0x55fb2ccb7a80 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccb7c60 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ccb7d40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccb7a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06f7b0 .functor OR 1, L_0x55fb2d06f530, L_0x55fb2d06f6f0, C4<0>, C4<0>;
v0x55fb2ccb8c40_0 .net "S", 0 0, L_0x55fb2d06f5a0;  1 drivers
v0x55fb2ccb8d00_0 .net "a", 0 0, L_0x55fb2d06f820;  1 drivers
v0x55fb2ccb8dd0_0 .net "b", 0 0, L_0x55fb2d06f950;  1 drivers
v0x55fb2ccb8ed0_0 .net "c_1", 0 0, L_0x55fb2d06f530;  1 drivers
v0x55fb2ccb8fa0_0 .net "c_2", 0 0, L_0x55fb2d06f6f0;  1 drivers
v0x55fb2ccb9090_0 .net "cin", 0 0, L_0x55fb2d06fad0;  1 drivers
v0x55fb2ccb9160_0 .net "cout", 0 0, L_0x55fb2d06f7b0;  1 drivers
v0x55fb2ccb9200_0 .net "h_1_out", 0 0, L_0x55fb2d06f4c0;  1 drivers
S_0x55fb2ccb7fa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccb7d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06f4c0 .functor XOR 1, L_0x55fb2d06f820, L_0x55fb2d06f950, C4<0>, C4<0>;
L_0x55fb2d06f530 .functor AND 1, L_0x55fb2d06f820, L_0x55fb2d06f950, C4<1>, C4<1>;
v0x55fb2ccb8240_0 .net "S", 0 0, L_0x55fb2d06f4c0;  alias, 1 drivers
v0x55fb2ccb8320_0 .net "a", 0 0, L_0x55fb2d06f820;  alias, 1 drivers
v0x55fb2ccb83e0_0 .net "b", 0 0, L_0x55fb2d06f950;  alias, 1 drivers
v0x55fb2ccb84b0_0 .net "cout", 0 0, L_0x55fb2d06f530;  alias, 1 drivers
S_0x55fb2ccb8620 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccb7d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06f5a0 .functor XOR 1, L_0x55fb2d06f4c0, L_0x55fb2d06fad0, C4<0>, C4<0>;
L_0x55fb2d06f6f0 .functor AND 1, L_0x55fb2d06f4c0, L_0x55fb2d06fad0, C4<1>, C4<1>;
v0x55fb2ccb8890_0 .net "S", 0 0, L_0x55fb2d06f5a0;  alias, 1 drivers
v0x55fb2ccb8950_0 .net "a", 0 0, L_0x55fb2d06f4c0;  alias, 1 drivers
v0x55fb2ccb8a40_0 .net "b", 0 0, L_0x55fb2d06fad0;  alias, 1 drivers
v0x55fb2ccb8b10_0 .net "cout", 0 0, L_0x55fb2d06f6f0;  alias, 1 drivers
S_0x55fb2ccb92f0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccb9520 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2ccb9600 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccb92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d06fef0 .functor OR 1, L_0x55fb2d06fc70, L_0x55fb2d06fe30, C4<0>, C4<0>;
v0x55fb2ccba4d0_0 .net "S", 0 0, L_0x55fb2d06fce0;  1 drivers
v0x55fb2ccba590_0 .net "a", 0 0, L_0x55fb2d06ff60;  1 drivers
v0x55fb2ccba660_0 .net "b", 0 0, L_0x55fb2d070090;  1 drivers
v0x55fb2ccba760_0 .net "c_1", 0 0, L_0x55fb2d06fc70;  1 drivers
v0x55fb2ccba830_0 .net "c_2", 0 0, L_0x55fb2d06fe30;  1 drivers
v0x55fb2ccba920_0 .net "cin", 0 0, L_0x55fb2d0701c0;  1 drivers
v0x55fb2ccba9f0_0 .net "cout", 0 0, L_0x55fb2d06fef0;  1 drivers
v0x55fb2ccbaa90_0 .net "h_1_out", 0 0, L_0x55fb2d06fc00;  1 drivers
S_0x55fb2ccb9860 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccb9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06fc00 .functor XOR 1, L_0x55fb2d06ff60, L_0x55fb2d070090, C4<0>, C4<0>;
L_0x55fb2d06fc70 .functor AND 1, L_0x55fb2d06ff60, L_0x55fb2d070090, C4<1>, C4<1>;
v0x55fb2ccb9ad0_0 .net "S", 0 0, L_0x55fb2d06fc00;  alias, 1 drivers
v0x55fb2ccb9bb0_0 .net "a", 0 0, L_0x55fb2d06ff60;  alias, 1 drivers
v0x55fb2ccb9c70_0 .net "b", 0 0, L_0x55fb2d070090;  alias, 1 drivers
v0x55fb2ccb9d40_0 .net "cout", 0 0, L_0x55fb2d06fc70;  alias, 1 drivers
S_0x55fb2ccb9eb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccb9600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d06fce0 .functor XOR 1, L_0x55fb2d06fc00, L_0x55fb2d0701c0, C4<0>, C4<0>;
L_0x55fb2d06fe30 .functor AND 1, L_0x55fb2d06fc00, L_0x55fb2d0701c0, C4<1>, C4<1>;
v0x55fb2ccba120_0 .net "S", 0 0, L_0x55fb2d06fce0;  alias, 1 drivers
v0x55fb2ccba1e0_0 .net "a", 0 0, L_0x55fb2d06fc00;  alias, 1 drivers
v0x55fb2ccba2d0_0 .net "b", 0 0, L_0x55fb2d0701c0;  alias, 1 drivers
v0x55fb2ccba3a0_0 .net "cout", 0 0, L_0x55fb2d06fe30;  alias, 1 drivers
S_0x55fb2ccbab80 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccbad60 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2ccbae40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccbab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d070700 .functor OR 1, L_0x55fb2d0704a0, L_0x55fb2d070670, C4<0>, C4<0>;
v0x55fb2ccbbd40_0 .net "S", 0 0, L_0x55fb2d070530;  1 drivers
v0x55fb2ccbbe00_0 .net "a", 0 0, L_0x55fb2d070790;  1 drivers
v0x55fb2ccbbed0_0 .net "b", 0 0, L_0x55fb2d0708c0;  1 drivers
v0x55fb2ccbbfd0_0 .net "c_1", 0 0, L_0x55fb2d0704a0;  1 drivers
v0x55fb2ccbc0a0_0 .net "c_2", 0 0, L_0x55fb2d070670;  1 drivers
v0x55fb2ccbc190_0 .net "cin", 0 0, L_0x55fb2d0709f0;  1 drivers
v0x55fb2ccbc260_0 .net "cout", 0 0, L_0x55fb2d070700;  1 drivers
v0x55fb2ccbc300_0 .net "h_1_out", 0 0, L_0x55fb2d0703f0;  1 drivers
S_0x55fb2ccbb0a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccbae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0703f0 .functor XOR 1, L_0x55fb2d070790, L_0x55fb2d0708c0, C4<0>, C4<0>;
L_0x55fb2d0704a0 .functor AND 1, L_0x55fb2d070790, L_0x55fb2d0708c0, C4<1>, C4<1>;
v0x55fb2ccbb340_0 .net "S", 0 0, L_0x55fb2d0703f0;  alias, 1 drivers
v0x55fb2ccbb420_0 .net "a", 0 0, L_0x55fb2d070790;  alias, 1 drivers
v0x55fb2ccbb4e0_0 .net "b", 0 0, L_0x55fb2d0708c0;  alias, 1 drivers
v0x55fb2ccbb5b0_0 .net "cout", 0 0, L_0x55fb2d0704a0;  alias, 1 drivers
S_0x55fb2ccbb720 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccbae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d070530 .functor XOR 1, L_0x55fb2d0703f0, L_0x55fb2d0709f0, C4<0>, C4<0>;
L_0x55fb2d070670 .functor AND 1, L_0x55fb2d0703f0, L_0x55fb2d0709f0, C4<1>, C4<1>;
v0x55fb2ccbb990_0 .net "S", 0 0, L_0x55fb2d070530;  alias, 1 drivers
v0x55fb2ccbba50_0 .net "a", 0 0, L_0x55fb2d0703f0;  alias, 1 drivers
v0x55fb2ccbbb40_0 .net "b", 0 0, L_0x55fb2d0709f0;  alias, 1 drivers
v0x55fb2ccbbc10_0 .net "cout", 0 0, L_0x55fb2d070670;  alias, 1 drivers
S_0x55fb2ccbc3f0 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccbc5d0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2ccbc6b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccbc3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d070e60 .functor OR 1, L_0x55fb2d070b60, L_0x55fb2d070d80, C4<0>, C4<0>;
v0x55fb2ccbd5b0_0 .net "S", 0 0, L_0x55fb2d070bf0;  1 drivers
v0x55fb2ccbd670_0 .net "a", 0 0, L_0x55fb2d070ef0;  1 drivers
v0x55fb2ccbd740_0 .net "b", 0 0, L_0x55fb2d0710b0;  1 drivers
v0x55fb2ccbd840_0 .net "c_1", 0 0, L_0x55fb2d070b60;  1 drivers
v0x55fb2ccbd910_0 .net "c_2", 0 0, L_0x55fb2d070d80;  1 drivers
v0x55fb2ccbda00_0 .net "cin", 0 0, L_0x55fb2d0712f0;  1 drivers
v0x55fb2ccbdad0_0 .net "cout", 0 0, L_0x55fb2d070e60;  1 drivers
v0x55fb2ccbdb70_0 .net "h_1_out", 0 0, L_0x55fb2d070380;  1 drivers
S_0x55fb2ccbc910 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccbc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d070380 .functor XOR 1, L_0x55fb2d070ef0, L_0x55fb2d0710b0, C4<0>, C4<0>;
L_0x55fb2d070b60 .functor AND 1, L_0x55fb2d070ef0, L_0x55fb2d0710b0, C4<1>, C4<1>;
v0x55fb2ccbcbb0_0 .net "S", 0 0, L_0x55fb2d070380;  alias, 1 drivers
v0x55fb2ccbcc90_0 .net "a", 0 0, L_0x55fb2d070ef0;  alias, 1 drivers
v0x55fb2ccbcd50_0 .net "b", 0 0, L_0x55fb2d0710b0;  alias, 1 drivers
v0x55fb2ccbce20_0 .net "cout", 0 0, L_0x55fb2d070b60;  alias, 1 drivers
S_0x55fb2ccbcf90 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccbc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d070bf0 .functor XOR 1, L_0x55fb2d070380, L_0x55fb2d0712f0, C4<0>, C4<0>;
L_0x55fb2d070d80 .functor AND 1, L_0x55fb2d070380, L_0x55fb2d0712f0, C4<1>, C4<1>;
v0x55fb2ccbd200_0 .net "S", 0 0, L_0x55fb2d070bf0;  alias, 1 drivers
v0x55fb2ccbd2c0_0 .net "a", 0 0, L_0x55fb2d070380;  alias, 1 drivers
v0x55fb2ccbd3b0_0 .net "b", 0 0, L_0x55fb2d0712f0;  alias, 1 drivers
v0x55fb2ccbd480_0 .net "cout", 0 0, L_0x55fb2d070d80;  alias, 1 drivers
S_0x55fb2ccbdc60 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccbde40 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2ccbdf20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccbdc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d071750 .functor OR 1, L_0x55fb2d0714e0, L_0x55fb2d071670, C4<0>, C4<0>;
v0x55fb2ccbee20_0 .net "S", 0 0, L_0x55fb2d071570;  1 drivers
v0x55fb2ccbeee0_0 .net "a", 0 0, L_0x55fb2d0717e0;  1 drivers
v0x55fb2ccbefb0_0 .net "b", 0 0, L_0x55fb2d071910;  1 drivers
v0x55fb2ccbf0b0_0 .net "c_1", 0 0, L_0x55fb2d0714e0;  1 drivers
v0x55fb2ccbf180_0 .net "c_2", 0 0, L_0x55fb2d071670;  1 drivers
v0x55fb2ccbf270_0 .net "cin", 0 0, L_0x55fb2d071390;  1 drivers
v0x55fb2ccbf340_0 .net "cout", 0 0, L_0x55fb2d071750;  1 drivers
v0x55fb2ccbf3e0_0 .net "h_1_out", 0 0, L_0x55fb2d071430;  1 drivers
S_0x55fb2ccbe180 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccbdf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d071430 .functor XOR 1, L_0x55fb2d0717e0, L_0x55fb2d071910, C4<0>, C4<0>;
L_0x55fb2d0714e0 .functor AND 1, L_0x55fb2d0717e0, L_0x55fb2d071910, C4<1>, C4<1>;
v0x55fb2ccbe420_0 .net "S", 0 0, L_0x55fb2d071430;  alias, 1 drivers
v0x55fb2ccbe500_0 .net "a", 0 0, L_0x55fb2d0717e0;  alias, 1 drivers
v0x55fb2ccbe5c0_0 .net "b", 0 0, L_0x55fb2d071910;  alias, 1 drivers
v0x55fb2ccbe690_0 .net "cout", 0 0, L_0x55fb2d0714e0;  alias, 1 drivers
S_0x55fb2ccbe800 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccbdf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d071570 .functor XOR 1, L_0x55fb2d071430, L_0x55fb2d071390, C4<0>, C4<0>;
L_0x55fb2d071670 .functor AND 1, L_0x55fb2d071430, L_0x55fb2d071390, C4<1>, C4<1>;
v0x55fb2ccbea70_0 .net "S", 0 0, L_0x55fb2d071570;  alias, 1 drivers
v0x55fb2ccbeb30_0 .net "a", 0 0, L_0x55fb2d071430;  alias, 1 drivers
v0x55fb2ccbec20_0 .net "b", 0 0, L_0x55fb2d071390;  alias, 1 drivers
v0x55fb2ccbecf0_0 .net "cout", 0 0, L_0x55fb2d071670;  alias, 1 drivers
S_0x55fb2ccbf4d0 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccb94d0 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2ccbf7d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccbf4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d071f30 .functor OR 1, L_0x55fb2d071c30, L_0x55fb2d071e50, C4<0>, C4<0>;
v0x55fb2ccc06d0_0 .net "S", 0 0, L_0x55fb2d071cc0;  1 drivers
v0x55fb2ccc0790_0 .net "a", 0 0, L_0x55fb2d071fc0;  1 drivers
v0x55fb2ccc0860_0 .net "b", 0 0, L_0x55fb2d071a40;  1 drivers
v0x55fb2ccc0960_0 .net "c_1", 0 0, L_0x55fb2d071c30;  1 drivers
v0x55fb2ccc0a30_0 .net "c_2", 0 0, L_0x55fb2d071e50;  1 drivers
v0x55fb2ccc0b20_0 .net "cin", 0 0, L_0x55fb2d072240;  1 drivers
v0x55fb2ccc0bf0_0 .net "cout", 0 0, L_0x55fb2d071f30;  1 drivers
v0x55fb2ccc0c90_0 .net "h_1_out", 0 0, L_0x55fb2d071b80;  1 drivers
S_0x55fb2ccbfa30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccbf7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d071b80 .functor XOR 1, L_0x55fb2d071fc0, L_0x55fb2d071a40, C4<0>, C4<0>;
L_0x55fb2d071c30 .functor AND 1, L_0x55fb2d071fc0, L_0x55fb2d071a40, C4<1>, C4<1>;
v0x55fb2ccbfcd0_0 .net "S", 0 0, L_0x55fb2d071b80;  alias, 1 drivers
v0x55fb2ccbfdb0_0 .net "a", 0 0, L_0x55fb2d071fc0;  alias, 1 drivers
v0x55fb2ccbfe70_0 .net "b", 0 0, L_0x55fb2d071a40;  alias, 1 drivers
v0x55fb2ccbff40_0 .net "cout", 0 0, L_0x55fb2d071c30;  alias, 1 drivers
S_0x55fb2ccc00b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccbf7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d071cc0 .functor XOR 1, L_0x55fb2d071b80, L_0x55fb2d072240, C4<0>, C4<0>;
L_0x55fb2d071e50 .functor AND 1, L_0x55fb2d071b80, L_0x55fb2d072240, C4<1>, C4<1>;
v0x55fb2ccc0320_0 .net "S", 0 0, L_0x55fb2d071cc0;  alias, 1 drivers
v0x55fb2ccc03e0_0 .net "a", 0 0, L_0x55fb2d071b80;  alias, 1 drivers
v0x55fb2ccc04d0_0 .net "b", 0 0, L_0x55fb2d072240;  alias, 1 drivers
v0x55fb2ccc05a0_0 .net "cout", 0 0, L_0x55fb2d071e50;  alias, 1 drivers
S_0x55fb2ccc0d80 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccc0f60 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2ccc1040 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccc0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0727c0 .functor OR 1, L_0x55fb2d072550, L_0x55fb2d0726e0, C4<0>, C4<0>;
v0x55fb2ccc1f40_0 .net "S", 0 0, L_0x55fb2d0725e0;  1 drivers
v0x55fb2ccc2000_0 .net "a", 0 0, L_0x55fb2d072850;  1 drivers
v0x55fb2ccc20d0_0 .net "b", 0 0, L_0x55fb2d072980;  1 drivers
v0x55fb2ccc21d0_0 .net "c_1", 0 0, L_0x55fb2d072550;  1 drivers
v0x55fb2ccc22a0_0 .net "c_2", 0 0, L_0x55fb2d0726e0;  1 drivers
v0x55fb2ccc2390_0 .net "cin", 0 0, L_0x55fb2d072480;  1 drivers
v0x55fb2ccc2460_0 .net "cout", 0 0, L_0x55fb2d0727c0;  1 drivers
v0x55fb2ccc2500_0 .net "h_1_out", 0 0, L_0x55fb2d0720f0;  1 drivers
S_0x55fb2ccc12a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccc1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0720f0 .functor XOR 1, L_0x55fb2d072850, L_0x55fb2d072980, C4<0>, C4<0>;
L_0x55fb2d072550 .functor AND 1, L_0x55fb2d072850, L_0x55fb2d072980, C4<1>, C4<1>;
v0x55fb2ccc1540_0 .net "S", 0 0, L_0x55fb2d0720f0;  alias, 1 drivers
v0x55fb2ccc1620_0 .net "a", 0 0, L_0x55fb2d072850;  alias, 1 drivers
v0x55fb2ccc16e0_0 .net "b", 0 0, L_0x55fb2d072980;  alias, 1 drivers
v0x55fb2ccc17b0_0 .net "cout", 0 0, L_0x55fb2d072550;  alias, 1 drivers
S_0x55fb2ccc1920 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccc1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0725e0 .functor XOR 1, L_0x55fb2d0720f0, L_0x55fb2d072480, C4<0>, C4<0>;
L_0x55fb2d0726e0 .functor AND 1, L_0x55fb2d0720f0, L_0x55fb2d072480, C4<1>, C4<1>;
v0x55fb2ccc1b90_0 .net "S", 0 0, L_0x55fb2d0725e0;  alias, 1 drivers
v0x55fb2ccc1c50_0 .net "a", 0 0, L_0x55fb2d0720f0;  alias, 1 drivers
v0x55fb2ccc1d40_0 .net "b", 0 0, L_0x55fb2d072480;  alias, 1 drivers
v0x55fb2ccc1e10_0 .net "cout", 0 0, L_0x55fb2d0726e0;  alias, 1 drivers
S_0x55fb2ccc25f0 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccc27d0 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2ccc28b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccc25f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d072fb0 .functor OR 1, L_0x55fb2d072cb0, L_0x55fb2d072ed0, C4<0>, C4<0>;
v0x55fb2ccc37b0_0 .net "S", 0 0, L_0x55fb2d072d40;  1 drivers
v0x55fb2ccc3870_0 .net "a", 0 0, L_0x55fb2d073040;  1 drivers
v0x55fb2ccc3940_0 .net "b", 0 0, L_0x55fb2d073470;  1 drivers
v0x55fb2ccc3a40_0 .net "c_1", 0 0, L_0x55fb2d072cb0;  1 drivers
v0x55fb2ccc3b10_0 .net "c_2", 0 0, L_0x55fb2d072ed0;  1 drivers
v0x55fb2ccc3c00_0 .net "cin", 0 0, L_0x55fb2d0735a0;  1 drivers
v0x55fb2ccc3cd0_0 .net "cout", 0 0, L_0x55fb2d072fb0;  1 drivers
v0x55fb2ccc3d70_0 .net "h_1_out", 0 0, L_0x55fb2d072c20;  1 drivers
S_0x55fb2ccc2b10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccc28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d072c20 .functor XOR 1, L_0x55fb2d073040, L_0x55fb2d073470, C4<0>, C4<0>;
L_0x55fb2d072cb0 .functor AND 1, L_0x55fb2d073040, L_0x55fb2d073470, C4<1>, C4<1>;
v0x55fb2ccc2db0_0 .net "S", 0 0, L_0x55fb2d072c20;  alias, 1 drivers
v0x55fb2ccc2e90_0 .net "a", 0 0, L_0x55fb2d073040;  alias, 1 drivers
v0x55fb2ccc2f50_0 .net "b", 0 0, L_0x55fb2d073470;  alias, 1 drivers
v0x55fb2ccc3020_0 .net "cout", 0 0, L_0x55fb2d072cb0;  alias, 1 drivers
S_0x55fb2ccc3190 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccc28b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d072d40 .functor XOR 1, L_0x55fb2d072c20, L_0x55fb2d0735a0, C4<0>, C4<0>;
L_0x55fb2d072ed0 .functor AND 1, L_0x55fb2d072c20, L_0x55fb2d0735a0, C4<1>, C4<1>;
v0x55fb2ccc3400_0 .net "S", 0 0, L_0x55fb2d072d40;  alias, 1 drivers
v0x55fb2ccc34c0_0 .net "a", 0 0, L_0x55fb2d072c20;  alias, 1 drivers
v0x55fb2ccc35b0_0 .net "b", 0 0, L_0x55fb2d0735a0;  alias, 1 drivers
v0x55fb2ccc3680_0 .net "cout", 0 0, L_0x55fb2d072ed0;  alias, 1 drivers
S_0x55fb2ccc3e60 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2ccb30b0;
 .timescale 0 0;
P_0x55fb2ccc4040 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2ccc4120 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccc3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d073b80 .functor OR 1, L_0x55fb2d073880, L_0x55fb2d073aa0, C4<0>, C4<0>;
v0x55fb2ccc5020_0 .net "S", 0 0, L_0x55fb2d073910;  1 drivers
v0x55fb2ccc50e0_0 .net "a", 0 0, L_0x55fb2d073c10;  1 drivers
v0x55fb2ccc51b0_0 .net "b", 0 0, L_0x55fb2d073d40;  1 drivers
v0x55fb2ccc52b0_0 .net "c_1", 0 0, L_0x55fb2d073880;  1 drivers
v0x55fb2ccc5380_0 .net "c_2", 0 0, L_0x55fb2d073aa0;  1 drivers
v0x55fb2ccc5470_0 .net "cin", 0 0, L_0x55fb2d073f80;  1 drivers
v0x55fb2ccc5540_0 .net "cout", 0 0, L_0x55fb2d073b80;  1 drivers
v0x55fb2ccc55e0_0 .net "h_1_out", 0 0, L_0x55fb2d0737d0;  1 drivers
S_0x55fb2ccc4380 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccc4120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0737d0 .functor XOR 1, L_0x55fb2d073c10, L_0x55fb2d073d40, C4<0>, C4<0>;
L_0x55fb2d073880 .functor AND 1, L_0x55fb2d073c10, L_0x55fb2d073d40, C4<1>, C4<1>;
v0x55fb2ccc4620_0 .net "S", 0 0, L_0x55fb2d0737d0;  alias, 1 drivers
v0x55fb2ccc4700_0 .net "a", 0 0, L_0x55fb2d073c10;  alias, 1 drivers
v0x55fb2ccc47c0_0 .net "b", 0 0, L_0x55fb2d073d40;  alias, 1 drivers
v0x55fb2ccc4890_0 .net "cout", 0 0, L_0x55fb2d073880;  alias, 1 drivers
S_0x55fb2ccc4a00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccc4120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d073910 .functor XOR 1, L_0x55fb2d0737d0, L_0x55fb2d073f80, C4<0>, C4<0>;
L_0x55fb2d073aa0 .functor AND 1, L_0x55fb2d0737d0, L_0x55fb2d073f80, C4<1>, C4<1>;
v0x55fb2ccc4c70_0 .net "S", 0 0, L_0x55fb2d073910;  alias, 1 drivers
v0x55fb2ccc4d30_0 .net "a", 0 0, L_0x55fb2d0737d0;  alias, 1 drivers
v0x55fb2ccc4e20_0 .net "b", 0 0, L_0x55fb2d073f80;  alias, 1 drivers
v0x55fb2ccc4ef0_0 .net "cout", 0 0, L_0x55fb2d073aa0;  alias, 1 drivers
S_0x55fb2ccc62f0 .scope module, "S_1" "adder_subtractor_Nbit" 2 186, 2 48 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ccc64d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513def0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d03c7b0 .functor XOR 4, L_0x7fd0c513def0, L_0x55fb2cff03a0, C4<0000>, C4<0000>;
v0x55fb2ccccf90_0 .net *"_ivl_0", 3 0, L_0x7fd0c513def0;  1 drivers
v0x55fb2cccd090_0 .net "a", 3 0, L_0x55fb2cfefe10;  alias, 1 drivers
v0x55fb2cccd150_0 .net "a_or_s", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2cccd1f0_0 .net "b", 3 0, L_0x55fb2cff03a0;  alias, 1 drivers
v0x55fb2cccd290_0 .net "cout", 0 0, L_0x55fb2d03f0b0;  alias, 1 drivers
v0x55fb2cccd380_0 .net "input_b", 3 0, L_0x55fb2d03c7b0;  1 drivers
v0x55fb2cccd450_0 .net "out", 3 0, L_0x55fb2d03ede0;  alias, 1 drivers
S_0x55fb2ccc66b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ccc62f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ccc68b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cccc990_0 .net "S", 3 0, L_0x55fb2d03ede0;  alias, 1 drivers
v0x55fb2cccca70_0 .net "a", 3 0, L_0x55fb2cfefe10;  alias, 1 drivers
v0x55fb2ccccb50_0 .net "b", 3 0, L_0x55fb2d03c7b0;  alias, 1 drivers
v0x55fb2ccccc10_0 .net "carin", 3 0, L_0x55fb2d03ef80;  1 drivers
v0x55fb2cccccf0_0 .net "cin", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2cccce30_0 .net "cout", 0 0, L_0x55fb2d03f0b0;  alias, 1 drivers
L_0x55fb2d03d2d0 .part L_0x55fb2cfefe10, 1, 1;
L_0x55fb2d03d420 .part L_0x55fb2d03c7b0, 1, 1;
L_0x55fb2d03d550 .part L_0x55fb2d03ef80, 0, 1;
L_0x55fb2d03daa0 .part L_0x55fb2cfefe10, 2, 1;
L_0x55fb2d03dbd0 .part L_0x55fb2d03c7b0, 2, 1;
L_0x55fb2d03dd90 .part L_0x55fb2d03ef80, 1, 1;
L_0x55fb2d03e330 .part L_0x55fb2cfefe10, 3, 1;
L_0x55fb2d03e570 .part L_0x55fb2d03c7b0, 3, 1;
L_0x55fb2d03e660 .part L_0x55fb2d03ef80, 2, 1;
L_0x55fb2d03eb80 .part L_0x55fb2cfefe10, 0, 1;
L_0x55fb2d03ecb0 .part L_0x55fb2d03c7b0, 0, 1;
L_0x55fb2d03ede0 .concat8 [ 1 1 1 1], L_0x55fb2d03e8d0, L_0x55fb2d03d060, L_0x55fb2d03d7a0, L_0x55fb2d03e030;
L_0x55fb2d03ef80 .concat8 [ 1 1 1 1], L_0x55fb2d03eaf0, L_0x55fb2d03d240, L_0x55fb2d03da10, L_0x55fb2d03e2a0;
L_0x55fb2d03f0b0 .part L_0x55fb2d03ef80, 3, 1;
S_0x55fb2ccc6a30 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ccc66b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03eaf0 .functor OR 1, L_0x55fb2d03e840, L_0x55fb2d03ea60, C4<0>, C4<0>;
v0x55fb2ccc7980_0 .net "S", 0 0, L_0x55fb2d03e8d0;  1 drivers
v0x55fb2ccc7a40_0 .net "a", 0 0, L_0x55fb2d03eb80;  1 drivers
v0x55fb2ccc7b10_0 .net "b", 0 0, L_0x55fb2d03ecb0;  1 drivers
v0x55fb2ccc7c10_0 .net "c_1", 0 0, L_0x55fb2d03e840;  1 drivers
v0x55fb2ccc7ce0_0 .net "c_2", 0 0, L_0x55fb2d03ea60;  1 drivers
v0x55fb2ccc7dd0_0 .net "cin", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2ccc7ea0_0 .net "cout", 0 0, L_0x55fb2d03eaf0;  1 drivers
v0x55fb2ccc7f40_0 .net "h_1_out", 0 0, L_0x55fb2d03e790;  1 drivers
S_0x55fb2ccc6ce0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccc6a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03e790 .functor XOR 1, L_0x55fb2d03eb80, L_0x55fb2d03ecb0, C4<0>, C4<0>;
L_0x55fb2d03e840 .functor AND 1, L_0x55fb2d03eb80, L_0x55fb2d03ecb0, C4<1>, C4<1>;
v0x55fb2ccc6f80_0 .net "S", 0 0, L_0x55fb2d03e790;  alias, 1 drivers
v0x55fb2ccc7060_0 .net "a", 0 0, L_0x55fb2d03eb80;  alias, 1 drivers
v0x55fb2ccc7120_0 .net "b", 0 0, L_0x55fb2d03ecb0;  alias, 1 drivers
v0x55fb2ccc71f0_0 .net "cout", 0 0, L_0x55fb2d03e840;  alias, 1 drivers
S_0x55fb2ccc7360 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccc6a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03e8d0 .functor XOR 1, L_0x55fb2d03e790, L_0x7fd0c513b7d8, C4<0>, C4<0>;
L_0x55fb2d03ea60 .functor AND 1, L_0x55fb2d03e790, L_0x7fd0c513b7d8, C4<1>, C4<1>;
v0x55fb2ccc75d0_0 .net "S", 0 0, L_0x55fb2d03e8d0;  alias, 1 drivers
v0x55fb2ccc7690_0 .net "a", 0 0, L_0x55fb2d03e790;  alias, 1 drivers
v0x55fb2ccc7780_0 .net "b", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2ccc7850_0 .net "cout", 0 0, L_0x55fb2d03ea60;  alias, 1 drivers
S_0x55fb2ccc8030 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ccc66b0;
 .timescale 0 0;
P_0x55fb2ccc8230 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ccc82f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccc8030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03d240 .functor OR 1, L_0x55fb2d03cf80, L_0x55fb2d03d160, C4<0>, C4<0>;
v0x55fb2ccc91f0_0 .net "S", 0 0, L_0x55fb2d03d060;  1 drivers
v0x55fb2ccc92b0_0 .net "a", 0 0, L_0x55fb2d03d2d0;  1 drivers
v0x55fb2ccc9380_0 .net "b", 0 0, L_0x55fb2d03d420;  1 drivers
v0x55fb2ccc9480_0 .net "c_1", 0 0, L_0x55fb2d03cf80;  1 drivers
v0x55fb2ccc9550_0 .net "c_2", 0 0, L_0x55fb2d03d160;  1 drivers
v0x55fb2ccc9640_0 .net "cin", 0 0, L_0x55fb2d03d550;  1 drivers
v0x55fb2ccc9710_0 .net "cout", 0 0, L_0x55fb2d03d240;  1 drivers
v0x55fb2ccc97b0_0 .net "h_1_out", 0 0, L_0x55fb2d03ce30;  1 drivers
S_0x55fb2ccc8550 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccc82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03ce30 .functor XOR 1, L_0x55fb2d03d2d0, L_0x55fb2d03d420, C4<0>, C4<0>;
L_0x55fb2d03cf80 .functor AND 1, L_0x55fb2d03d2d0, L_0x55fb2d03d420, C4<1>, C4<1>;
v0x55fb2ccc87f0_0 .net "S", 0 0, L_0x55fb2d03ce30;  alias, 1 drivers
v0x55fb2ccc88d0_0 .net "a", 0 0, L_0x55fb2d03d2d0;  alias, 1 drivers
v0x55fb2ccc8990_0 .net "b", 0 0, L_0x55fb2d03d420;  alias, 1 drivers
v0x55fb2ccc8a60_0 .net "cout", 0 0, L_0x55fb2d03cf80;  alias, 1 drivers
S_0x55fb2ccc8bd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccc82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03d060 .functor XOR 1, L_0x55fb2d03ce30, L_0x55fb2d03d550, C4<0>, C4<0>;
L_0x55fb2d03d160 .functor AND 1, L_0x55fb2d03ce30, L_0x55fb2d03d550, C4<1>, C4<1>;
v0x55fb2ccc8e40_0 .net "S", 0 0, L_0x55fb2d03d060;  alias, 1 drivers
v0x55fb2ccc8f00_0 .net "a", 0 0, L_0x55fb2d03ce30;  alias, 1 drivers
v0x55fb2ccc8ff0_0 .net "b", 0 0, L_0x55fb2d03d550;  alias, 1 drivers
v0x55fb2ccc90c0_0 .net "cout", 0 0, L_0x55fb2d03d160;  alias, 1 drivers
S_0x55fb2ccc98a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ccc66b0;
 .timescale 0 0;
P_0x55fb2ccc9a80 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ccc9b40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccc98a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03da10 .functor OR 1, L_0x55fb2d03d710, L_0x55fb2d03d930, C4<0>, C4<0>;
v0x55fb2cccaa70_0 .net "S", 0 0, L_0x55fb2d03d7a0;  1 drivers
v0x55fb2cccab30_0 .net "a", 0 0, L_0x55fb2d03daa0;  1 drivers
v0x55fb2cccac00_0 .net "b", 0 0, L_0x55fb2d03dbd0;  1 drivers
v0x55fb2cccad00_0 .net "c_1", 0 0, L_0x55fb2d03d710;  1 drivers
v0x55fb2cccadd0_0 .net "c_2", 0 0, L_0x55fb2d03d930;  1 drivers
v0x55fb2cccaec0_0 .net "cin", 0 0, L_0x55fb2d03dd90;  1 drivers
v0x55fb2cccaf90_0 .net "cout", 0 0, L_0x55fb2d03da10;  1 drivers
v0x55fb2cccb030_0 .net "h_1_out", 0 0, L_0x55fb2d03d680;  1 drivers
S_0x55fb2ccc9dd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccc9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03d680 .functor XOR 1, L_0x55fb2d03daa0, L_0x55fb2d03dbd0, C4<0>, C4<0>;
L_0x55fb2d03d710 .functor AND 1, L_0x55fb2d03daa0, L_0x55fb2d03dbd0, C4<1>, C4<1>;
v0x55fb2ccca070_0 .net "S", 0 0, L_0x55fb2d03d680;  alias, 1 drivers
v0x55fb2ccca150_0 .net "a", 0 0, L_0x55fb2d03daa0;  alias, 1 drivers
v0x55fb2ccca210_0 .net "b", 0 0, L_0x55fb2d03dbd0;  alias, 1 drivers
v0x55fb2ccca2e0_0 .net "cout", 0 0, L_0x55fb2d03d710;  alias, 1 drivers
S_0x55fb2ccca450 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccc9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03d7a0 .functor XOR 1, L_0x55fb2d03d680, L_0x55fb2d03dd90, C4<0>, C4<0>;
L_0x55fb2d03d930 .functor AND 1, L_0x55fb2d03d680, L_0x55fb2d03dd90, C4<1>, C4<1>;
v0x55fb2ccca6c0_0 .net "S", 0 0, L_0x55fb2d03d7a0;  alias, 1 drivers
v0x55fb2ccca780_0 .net "a", 0 0, L_0x55fb2d03d680;  alias, 1 drivers
v0x55fb2ccca870_0 .net "b", 0 0, L_0x55fb2d03dd90;  alias, 1 drivers
v0x55fb2ccca940_0 .net "cout", 0 0, L_0x55fb2d03d930;  alias, 1 drivers
S_0x55fb2cccb120 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ccc66b0;
 .timescale 0 0;
P_0x55fb2cccb300 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cccb3e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cccb120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03e2a0 .functor OR 1, L_0x55fb2d03df50, L_0x55fb2d03e1c0, C4<0>, C4<0>;
v0x55fb2cccc2e0_0 .net "S", 0 0, L_0x55fb2d03e030;  1 drivers
v0x55fb2cccc3a0_0 .net "a", 0 0, L_0x55fb2d03e330;  1 drivers
v0x55fb2cccc470_0 .net "b", 0 0, L_0x55fb2d03e570;  1 drivers
v0x55fb2cccc570_0 .net "c_1", 0 0, L_0x55fb2d03df50;  1 drivers
v0x55fb2cccc640_0 .net "c_2", 0 0, L_0x55fb2d03e1c0;  1 drivers
v0x55fb2cccc730_0 .net "cin", 0 0, L_0x55fb2d03e660;  1 drivers
v0x55fb2cccc800_0 .net "cout", 0 0, L_0x55fb2d03e2a0;  1 drivers
v0x55fb2cccc8a0_0 .net "h_1_out", 0 0, L_0x55fb2d03dec0;  1 drivers
S_0x55fb2cccb640 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cccb3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03dec0 .functor XOR 1, L_0x55fb2d03e330, L_0x55fb2d03e570, C4<0>, C4<0>;
L_0x55fb2d03df50 .functor AND 1, L_0x55fb2d03e330, L_0x55fb2d03e570, C4<1>, C4<1>;
v0x55fb2cccb8e0_0 .net "S", 0 0, L_0x55fb2d03dec0;  alias, 1 drivers
v0x55fb2cccb9c0_0 .net "a", 0 0, L_0x55fb2d03e330;  alias, 1 drivers
v0x55fb2cccba80_0 .net "b", 0 0, L_0x55fb2d03e570;  alias, 1 drivers
v0x55fb2cccbb50_0 .net "cout", 0 0, L_0x55fb2d03df50;  alias, 1 drivers
S_0x55fb2cccbcc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cccb3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03e030 .functor XOR 1, L_0x55fb2d03dec0, L_0x55fb2d03e660, C4<0>, C4<0>;
L_0x55fb2d03e1c0 .functor AND 1, L_0x55fb2d03dec0, L_0x55fb2d03e660, C4<1>, C4<1>;
v0x55fb2cccbf30_0 .net "S", 0 0, L_0x55fb2d03e030;  alias, 1 drivers
v0x55fb2cccbff0_0 .net "a", 0 0, L_0x55fb2d03dec0;  alias, 1 drivers
v0x55fb2cccc0e0_0 .net "b", 0 0, L_0x55fb2d03e660;  alias, 1 drivers
v0x55fb2cccc1b0_0 .net "cout", 0 0, L_0x55fb2d03e1c0;  alias, 1 drivers
S_0x55fb2cccd5d0 .scope module, "S_2" "adder_subtractor_Nbit" 2 187, 2 48 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cccd800 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513df38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d03ef10 .functor XOR 4, L_0x7fd0c513df38, L_0x55fb2cff05e0, C4<0000>, C4<0000>;
v0x55fb2ccd4130_0 .net *"_ivl_0", 3 0, L_0x7fd0c513df38;  1 drivers
v0x55fb2ccd4230_0 .net "a", 3 0, L_0x55fb2cff04b0;  alias, 1 drivers
v0x55fb2ccd42f0_0 .net "a_or_s", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2ccd43c0_0 .net "b", 3 0, L_0x55fb2cff05e0;  alias, 1 drivers
v0x55fb2ccd4460_0 .net "cout", 0 0, L_0x55fb2d041150;  alias, 1 drivers
v0x55fb2ccd4550_0 .net "input_b", 3 0, L_0x55fb2d03ef10;  1 drivers
v0x55fb2ccd4620_0 .net "out", 3 0, L_0x55fb2d040e80;  alias, 1 drivers
S_0x55fb2cccd920 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cccd5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cccdb20 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ccd3b80_0 .net "S", 3 0, L_0x55fb2d040e80;  alias, 1 drivers
v0x55fb2ccd3c60_0 .net "a", 3 0, L_0x55fb2cff04b0;  alias, 1 drivers
v0x55fb2ccd3d40_0 .net "b", 3 0, L_0x55fb2d03ef10;  alias, 1 drivers
v0x55fb2ccd3e00_0 .net "carin", 3 0, L_0x55fb2d041020;  1 drivers
v0x55fb2ccd3ee0_0 .net "cin", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2ccd3fd0_0 .net "cout", 0 0, L_0x55fb2d041150;  alias, 1 drivers
L_0x55fb2d03f6a0 .part L_0x55fb2cff04b0, 1, 1;
L_0x55fb2d03f7f0 .part L_0x55fb2d03ef10, 1, 1;
L_0x55fb2d03f920 .part L_0x55fb2d041020, 0, 1;
L_0x55fb2d03fe70 .part L_0x55fb2cff04b0, 2, 1;
L_0x55fb2d03ffa0 .part L_0x55fb2d03ef10, 2, 1;
L_0x55fb2d040160 .part L_0x55fb2d041020, 1, 1;
L_0x55fb2d040550 .part L_0x55fb2cff04b0, 3, 1;
L_0x55fb2d040790 .part L_0x55fb2d03ef10, 3, 1;
L_0x55fb2d040830 .part L_0x55fb2d041020, 2, 1;
L_0x55fb2d040c20 .part L_0x55fb2cff04b0, 0, 1;
L_0x55fb2d040d50 .part L_0x55fb2d03ef10, 0, 1;
L_0x55fb2d040e80 .concat8 [ 1 1 1 1], L_0x55fb2d040a40, L_0x55fb2d03f3a0, L_0x55fb2d03fb70, L_0x55fb2d040370;
L_0x55fb2d041020 .concat8 [ 1 1 1 1], L_0x55fb2d040bb0, L_0x55fb2d03f610, L_0x55fb2d03fde0, L_0x55fb2d0404e0;
L_0x55fb2d041150 .part L_0x55fb2d041020, 3, 1;
S_0x55fb2cccdca0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cccd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d040bb0 .functor OR 1, L_0x55fb2d0409d0, L_0x55fb2d040b40, C4<0>, C4<0>;
v0x55fb2cccebd0_0 .net "S", 0 0, L_0x55fb2d040a40;  1 drivers
v0x55fb2cccec90_0 .net "a", 0 0, L_0x55fb2d040c20;  1 drivers
v0x55fb2ccced60_0 .net "b", 0 0, L_0x55fb2d040d50;  1 drivers
v0x55fb2cccee60_0 .net "c_1", 0 0, L_0x55fb2d0409d0;  1 drivers
v0x55fb2cccef30_0 .net "c_2", 0 0, L_0x55fb2d040b40;  1 drivers
v0x55fb2cccefd0_0 .net "cin", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2cccf070_0 .net "cout", 0 0, L_0x55fb2d040bb0;  1 drivers
v0x55fb2cccf110_0 .net "h_1_out", 0 0, L_0x55fb2d040960;  1 drivers
S_0x55fb2cccdf50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cccdca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d040960 .functor XOR 1, L_0x55fb2d040c20, L_0x55fb2d040d50, C4<0>, C4<0>;
L_0x55fb2d0409d0 .functor AND 1, L_0x55fb2d040c20, L_0x55fb2d040d50, C4<1>, C4<1>;
v0x55fb2ccce1f0_0 .net "S", 0 0, L_0x55fb2d040960;  alias, 1 drivers
v0x55fb2ccce2d0_0 .net "a", 0 0, L_0x55fb2d040c20;  alias, 1 drivers
v0x55fb2ccce390_0 .net "b", 0 0, L_0x55fb2d040d50;  alias, 1 drivers
v0x55fb2ccce460_0 .net "cout", 0 0, L_0x55fb2d0409d0;  alias, 1 drivers
S_0x55fb2ccce5d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cccdca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d040a40 .functor XOR 1, L_0x55fb2d040960, L_0x7fd0c513b7d8, C4<0>, C4<0>;
L_0x55fb2d040b40 .functor AND 1, L_0x55fb2d040960, L_0x7fd0c513b7d8, C4<1>, C4<1>;
v0x55fb2ccce840_0 .net "S", 0 0, L_0x55fb2d040a40;  alias, 1 drivers
v0x55fb2ccce900_0 .net "a", 0 0, L_0x55fb2d040960;  alias, 1 drivers
v0x55fb2ccce9f0_0 .net "b", 0 0, L_0x7fd0c513b7d8;  alias, 1 drivers
v0x55fb2ccceac0_0 .net "cout", 0 0, L_0x55fb2d040b40;  alias, 1 drivers
S_0x55fb2cccf200 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cccd920;
 .timescale 0 0;
P_0x55fb2cccf420 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cccf4e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cccf200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03f610 .functor OR 1, L_0x55fb2d03f2c0, L_0x55fb2d03f530, C4<0>, C4<0>;
v0x55fb2ccd03e0_0 .net "S", 0 0, L_0x55fb2d03f3a0;  1 drivers
v0x55fb2ccd04a0_0 .net "a", 0 0, L_0x55fb2d03f6a0;  1 drivers
v0x55fb2ccd0570_0 .net "b", 0 0, L_0x55fb2d03f7f0;  1 drivers
v0x55fb2ccd0670_0 .net "c_1", 0 0, L_0x55fb2d03f2c0;  1 drivers
v0x55fb2ccd0740_0 .net "c_2", 0 0, L_0x55fb2d03f530;  1 drivers
v0x55fb2ccd0830_0 .net "cin", 0 0, L_0x55fb2d03f920;  1 drivers
v0x55fb2ccd0900_0 .net "cout", 0 0, L_0x55fb2d03f610;  1 drivers
v0x55fb2ccd09a0_0 .net "h_1_out", 0 0, L_0x55fb2d03f170;  1 drivers
S_0x55fb2cccf740 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cccf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03f170 .functor XOR 1, L_0x55fb2d03f6a0, L_0x55fb2d03f7f0, C4<0>, C4<0>;
L_0x55fb2d03f2c0 .functor AND 1, L_0x55fb2d03f6a0, L_0x55fb2d03f7f0, C4<1>, C4<1>;
v0x55fb2cccf9e0_0 .net "S", 0 0, L_0x55fb2d03f170;  alias, 1 drivers
v0x55fb2cccfac0_0 .net "a", 0 0, L_0x55fb2d03f6a0;  alias, 1 drivers
v0x55fb2cccfb80_0 .net "b", 0 0, L_0x55fb2d03f7f0;  alias, 1 drivers
v0x55fb2cccfc50_0 .net "cout", 0 0, L_0x55fb2d03f2c0;  alias, 1 drivers
S_0x55fb2cccfdc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cccf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03f3a0 .functor XOR 1, L_0x55fb2d03f170, L_0x55fb2d03f920, C4<0>, C4<0>;
L_0x55fb2d03f530 .functor AND 1, L_0x55fb2d03f170, L_0x55fb2d03f920, C4<1>, C4<1>;
v0x55fb2ccd0030_0 .net "S", 0 0, L_0x55fb2d03f3a0;  alias, 1 drivers
v0x55fb2ccd00f0_0 .net "a", 0 0, L_0x55fb2d03f170;  alias, 1 drivers
v0x55fb2ccd01e0_0 .net "b", 0 0, L_0x55fb2d03f920;  alias, 1 drivers
v0x55fb2ccd02b0_0 .net "cout", 0 0, L_0x55fb2d03f530;  alias, 1 drivers
S_0x55fb2ccd0a90 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cccd920;
 .timescale 0 0;
P_0x55fb2ccd0c70 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ccd0d30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccd0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03fde0 .functor OR 1, L_0x55fb2d03fae0, L_0x55fb2d03fd00, C4<0>, C4<0>;
v0x55fb2ccd1c60_0 .net "S", 0 0, L_0x55fb2d03fb70;  1 drivers
v0x55fb2ccd1d20_0 .net "a", 0 0, L_0x55fb2d03fe70;  1 drivers
v0x55fb2ccd1df0_0 .net "b", 0 0, L_0x55fb2d03ffa0;  1 drivers
v0x55fb2ccd1ef0_0 .net "c_1", 0 0, L_0x55fb2d03fae0;  1 drivers
v0x55fb2ccd1fc0_0 .net "c_2", 0 0, L_0x55fb2d03fd00;  1 drivers
v0x55fb2ccd20b0_0 .net "cin", 0 0, L_0x55fb2d040160;  1 drivers
v0x55fb2ccd2180_0 .net "cout", 0 0, L_0x55fb2d03fde0;  1 drivers
v0x55fb2ccd2220_0 .net "h_1_out", 0 0, L_0x55fb2d03fa50;  1 drivers
S_0x55fb2ccd0fc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccd0d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03fa50 .functor XOR 1, L_0x55fb2d03fe70, L_0x55fb2d03ffa0, C4<0>, C4<0>;
L_0x55fb2d03fae0 .functor AND 1, L_0x55fb2d03fe70, L_0x55fb2d03ffa0, C4<1>, C4<1>;
v0x55fb2ccd1260_0 .net "S", 0 0, L_0x55fb2d03fa50;  alias, 1 drivers
v0x55fb2ccd1340_0 .net "a", 0 0, L_0x55fb2d03fe70;  alias, 1 drivers
v0x55fb2ccd1400_0 .net "b", 0 0, L_0x55fb2d03ffa0;  alias, 1 drivers
v0x55fb2ccd14d0_0 .net "cout", 0 0, L_0x55fb2d03fae0;  alias, 1 drivers
S_0x55fb2ccd1640 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccd0d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03fb70 .functor XOR 1, L_0x55fb2d03fa50, L_0x55fb2d040160, C4<0>, C4<0>;
L_0x55fb2d03fd00 .functor AND 1, L_0x55fb2d03fa50, L_0x55fb2d040160, C4<1>, C4<1>;
v0x55fb2ccd18b0_0 .net "S", 0 0, L_0x55fb2d03fb70;  alias, 1 drivers
v0x55fb2ccd1970_0 .net "a", 0 0, L_0x55fb2d03fa50;  alias, 1 drivers
v0x55fb2ccd1a60_0 .net "b", 0 0, L_0x55fb2d040160;  alias, 1 drivers
v0x55fb2ccd1b30_0 .net "cout", 0 0, L_0x55fb2d03fd00;  alias, 1 drivers
S_0x55fb2ccd2310 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cccd920;
 .timescale 0 0;
P_0x55fb2ccd24f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ccd25d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccd2310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0404e0 .functor OR 1, L_0x55fb2d040300, L_0x55fb2d040470, C4<0>, C4<0>;
v0x55fb2ccd34d0_0 .net "S", 0 0, L_0x55fb2d040370;  1 drivers
v0x55fb2ccd3590_0 .net "a", 0 0, L_0x55fb2d040550;  1 drivers
v0x55fb2ccd3660_0 .net "b", 0 0, L_0x55fb2d040790;  1 drivers
v0x55fb2ccd3760_0 .net "c_1", 0 0, L_0x55fb2d040300;  1 drivers
v0x55fb2ccd3830_0 .net "c_2", 0 0, L_0x55fb2d040470;  1 drivers
v0x55fb2ccd3920_0 .net "cin", 0 0, L_0x55fb2d040830;  1 drivers
v0x55fb2ccd39f0_0 .net "cout", 0 0, L_0x55fb2d0404e0;  1 drivers
v0x55fb2ccd3a90_0 .net "h_1_out", 0 0, L_0x55fb2d040290;  1 drivers
S_0x55fb2ccd2830 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccd25d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d040290 .functor XOR 1, L_0x55fb2d040550, L_0x55fb2d040790, C4<0>, C4<0>;
L_0x55fb2d040300 .functor AND 1, L_0x55fb2d040550, L_0x55fb2d040790, C4<1>, C4<1>;
v0x55fb2ccd2ad0_0 .net "S", 0 0, L_0x55fb2d040290;  alias, 1 drivers
v0x55fb2ccd2bb0_0 .net "a", 0 0, L_0x55fb2d040550;  alias, 1 drivers
v0x55fb2ccd2c70_0 .net "b", 0 0, L_0x55fb2d040790;  alias, 1 drivers
v0x55fb2ccd2d40_0 .net "cout", 0 0, L_0x55fb2d040300;  alias, 1 drivers
S_0x55fb2ccd2eb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccd25d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d040370 .functor XOR 1, L_0x55fb2d040290, L_0x55fb2d040830, C4<0>, C4<0>;
L_0x55fb2d040470 .functor AND 1, L_0x55fb2d040290, L_0x55fb2d040830, C4<1>, C4<1>;
v0x55fb2ccd3120_0 .net "S", 0 0, L_0x55fb2d040370;  alias, 1 drivers
v0x55fb2ccd31e0_0 .net "a", 0 0, L_0x55fb2d040290;  alias, 1 drivers
v0x55fb2ccd32d0_0 .net "b", 0 0, L_0x55fb2d040830;  alias, 1 drivers
v0x55fb2ccd33a0_0 .net "cout", 0 0, L_0x55fb2d040470;  alias, 1 drivers
S_0x55fb2ccd47a0 .scope module, "dut" "rca_Nbit" 2 218, 2 26 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ccd4980 .param/l "N" 0 2 26, +C4<00000000000000000000000000010000>;
v0x55fb2ccecfc0_0 .net "S", 15 0, L_0x55fb2d07e000;  alias, 1 drivers
v0x55fb2cced0a0_0 .net8 "a", 15 0, RS_0x7fd0c5210ec8;  alias, 2 drivers
v0x55fb2cced180_0 .net8 "b", 15 0, RS_0x7fd0c5210ef8;  alias, 2 drivers
v0x55fb2cced240_0 .net "carin", 15 0, L_0x55fb2d07e2c0;  1 drivers
v0x55fb2cced320_0 .net "cin", 0 0, L_0x55fb2d074d80;  alias, 1 drivers
v0x55fb2cced4a0_0 .net "cout", 0 0, L_0x55fb2d07eab0;  alias, 1 drivers
L_0x55fb2d0758c0 .part RS_0x7fd0c5210ec8, 1, 1;
L_0x55fb2d075aa0 .part RS_0x7fd0c5210ef8, 1, 1;
L_0x55fb2d075c60 .part L_0x55fb2d07e2c0, 0, 1;
L_0x55fb2d076110 .part RS_0x7fd0c5210ec8, 2, 1;
L_0x55fb2d076240 .part RS_0x7fd0c5210ef8, 2, 1;
L_0x55fb2d076370 .part L_0x55fb2d07e2c0, 1, 1;
L_0x55fb2d076910 .part RS_0x7fd0c5210ec8, 3, 1;
L_0x55fb2d076a40 .part RS_0x7fd0c5210ef8, 3, 1;
L_0x55fb2d076bc0 .part L_0x55fb2d07e2c0, 2, 1;
L_0x55fb2d077130 .part RS_0x7fd0c5210ec8, 4, 1;
L_0x55fb2d077260 .part RS_0x7fd0c5210ef8, 4, 1;
L_0x55fb2d077390 .part L_0x55fb2d07e2c0, 3, 1;
L_0x55fb2d077960 .part RS_0x7fd0c5210ec8, 5, 1;
L_0x55fb2d077a90 .part RS_0x7fd0c5210ef8, 5, 1;
L_0x55fb2d077b30 .part L_0x55fb2d07e2c0, 4, 1;
L_0x55fb2d077fa0 .part RS_0x7fd0c5210ec8, 6, 1;
L_0x55fb2d078160 .part RS_0x7fd0c5210ef8, 6, 1;
L_0x55fb2d078290 .part L_0x55fb2d07e2c0, 5, 1;
L_0x55fb2d078810 .part RS_0x7fd0c5210ec8, 7, 1;
L_0x55fb2d078940 .part RS_0x7fd0c5210ef8, 7, 1;
L_0x55fb2d0783c0 .part L_0x55fb2d07e2c0, 6, 1;
L_0x55fb2d078ff0 .part RS_0x7fd0c5210ec8, 8, 1;
L_0x55fb2d078a70 .part RS_0x7fd0c5210ef8, 8, 1;
L_0x55fb2d079270 .part L_0x55fb2d07e2c0, 7, 1;
L_0x55fb2d079880 .part RS_0x7fd0c5210ec8, 9, 1;
L_0x55fb2d0799b0 .part RS_0x7fd0c5210ef8, 9, 1;
L_0x55fb2d0794b0 .part L_0x55fb2d07e2c0, 8, 1;
L_0x55fb2d07a070 .part RS_0x7fd0c5210ec8, 10, 1;
L_0x55fb2d07a290 .part RS_0x7fd0c5210ef8, 10, 1;
L_0x55fb2d07a3c0 .part L_0x55fb2d07e2c0, 9, 1;
L_0x55fb2d07aa30 .part RS_0x7fd0c5210ec8, 11, 1;
L_0x55fb2d07ab60 .part RS_0x7fd0c5210ef8, 11, 1;
L_0x55fb2d07ada0 .part L_0x55fb2d07e2c0, 10, 1;
L_0x55fb2d07b310 .part RS_0x7fd0c5210ec8, 12, 1;
L_0x55fb2d07b560 .part RS_0x7fd0c5210ef8, 12, 1;
L_0x55fb2d07b690 .part L_0x55fb2d07e2c0, 11, 1;
L_0x55fb2d07bc10 .part RS_0x7fd0c5210ec8, 13, 1;
L_0x55fb2d07bf50 .part RS_0x7fd0c5210ef8, 13, 1;
L_0x55fb2d07c3d0 .part L_0x55fb2d07e2c0, 12, 1;
L_0x55fb2d07c940 .part RS_0x7fd0c5210ec8, 14, 1;
L_0x55fb2d07cbc0 .part RS_0x7fd0c5210ef8, 14, 1;
L_0x55fb2d07ccf0 .part L_0x55fb2d07e2c0, 13, 1;
L_0x55fb2d07d3c0 .part RS_0x7fd0c5210ec8, 15, 1;
L_0x55fb2d07d4f0 .part RS_0x7fd0c5210ef8, 15, 1;
L_0x55fb2d07d790 .part L_0x55fb2d07e2c0, 14, 1;
L_0x55fb2d07dcb0 .part RS_0x7fd0c5210ec8, 0, 1;
L_0x55fb2d07ded0 .part RS_0x7fd0c5210ef8, 0, 1;
LS_0x55fb2d07e000_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d07da00, L_0x55fb2d0755c0, L_0x55fb2d075eb0, L_0x55fb2d076610;
LS_0x55fb2d07e000_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d076e30, L_0x55fb2d077700, L_0x55fb2d077ca0, L_0x55fb2d0785a0;
LS_0x55fb2d07e000_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d078cf0, L_0x55fb2d079610, L_0x55fb2d079d70, L_0x55fb2d07a730;
LS_0x55fb2d07e000_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d07b010, L_0x55fb2d07b910, L_0x55fb2d07c640, L_0x55fb2d07d0c0;
L_0x55fb2d07e000 .concat8 [ 4 4 4 4], LS_0x55fb2d07e000_0_0, LS_0x55fb2d07e000_0_4, LS_0x55fb2d07e000_0_8, LS_0x55fb2d07e000_0_12;
LS_0x55fb2d07e2c0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d07dc20, L_0x55fb2d075830, L_0x55fb2d076080, L_0x55fb2d076880;
LS_0x55fb2d07e2c0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d0770a0, L_0x55fb2d0778d0, L_0x55fb2d077f10, L_0x55fb2d078780;
LS_0x55fb2d07e2c0_0_8 .concat8 [ 1 1 1 1], L_0x55fb2d078f60, L_0x55fb2d0797f0, L_0x55fb2d079fe0, L_0x55fb2d07a9a0;
LS_0x55fb2d07e2c0_0_12 .concat8 [ 1 1 1 1], L_0x55fb2d07b280, L_0x55fb2d07bb80, L_0x55fb2d07c8b0, L_0x55fb2d07d330;
L_0x55fb2d07e2c0 .concat8 [ 4 4 4 4], LS_0x55fb2d07e2c0_0_0, LS_0x55fb2d07e2c0_0_4, LS_0x55fb2d07e2c0_0_8, LS_0x55fb2d07e2c0_0_12;
L_0x55fb2d07eab0 .part L_0x55fb2d07e2c0, 15, 1;
S_0x55fb2ccd4b60 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07dc20 .functor OR 1, L_0x55fb2d07d970, L_0x55fb2d07db90, C4<0>, C4<0>;
v0x55fb2ccd5ab0_0 .net "S", 0 0, L_0x55fb2d07da00;  1 drivers
v0x55fb2ccd5b70_0 .net "a", 0 0, L_0x55fb2d07dcb0;  1 drivers
v0x55fb2ccd5c40_0 .net "b", 0 0, L_0x55fb2d07ded0;  1 drivers
v0x55fb2ccd5d40_0 .net "c_1", 0 0, L_0x55fb2d07d970;  1 drivers
v0x55fb2ccd5e10_0 .net "c_2", 0 0, L_0x55fb2d07db90;  1 drivers
v0x55fb2ccd5f00_0 .net "cin", 0 0, L_0x55fb2d074d80;  alias, 1 drivers
v0x55fb2ccd5fa0_0 .net "cout", 0 0, L_0x55fb2d07dc20;  1 drivers
v0x55fb2ccd6040_0 .net "h_1_out", 0 0, L_0x55fb2d07d8c0;  1 drivers
S_0x55fb2ccd4e10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccd4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07d8c0 .functor XOR 1, L_0x55fb2d07dcb0, L_0x55fb2d07ded0, C4<0>, C4<0>;
L_0x55fb2d07d970 .functor AND 1, L_0x55fb2d07dcb0, L_0x55fb2d07ded0, C4<1>, C4<1>;
v0x55fb2ccd50b0_0 .net "S", 0 0, L_0x55fb2d07d8c0;  alias, 1 drivers
v0x55fb2ccd5190_0 .net "a", 0 0, L_0x55fb2d07dcb0;  alias, 1 drivers
v0x55fb2ccd5250_0 .net "b", 0 0, L_0x55fb2d07ded0;  alias, 1 drivers
v0x55fb2ccd5320_0 .net "cout", 0 0, L_0x55fb2d07d970;  alias, 1 drivers
S_0x55fb2ccd5490 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccd4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07da00 .functor XOR 1, L_0x55fb2d07d8c0, L_0x55fb2d074d80, C4<0>, C4<0>;
L_0x55fb2d07db90 .functor AND 1, L_0x55fb2d07d8c0, L_0x55fb2d074d80, C4<1>, C4<1>;
v0x55fb2ccd5700_0 .net "S", 0 0, L_0x55fb2d07da00;  alias, 1 drivers
v0x55fb2ccd57c0_0 .net "a", 0 0, L_0x55fb2d07d8c0;  alias, 1 drivers
v0x55fb2ccd58b0_0 .net "b", 0 0, L_0x55fb2d074d80;  alias, 1 drivers
v0x55fb2ccd59d0_0 .net "cout", 0 0, L_0x55fb2d07db90;  alias, 1 drivers
S_0x55fb2ccd6130 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccd6350 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ccd6410 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccd6130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d075830 .functor OR 1, L_0x55fb2d0754e0, L_0x55fb2d075750, C4<0>, C4<0>;
v0x55fb2ccd7310_0 .net "S", 0 0, L_0x55fb2d0755c0;  1 drivers
v0x55fb2ccd73d0_0 .net "a", 0 0, L_0x55fb2d0758c0;  1 drivers
v0x55fb2ccd74a0_0 .net "b", 0 0, L_0x55fb2d075aa0;  1 drivers
v0x55fb2ccd75a0_0 .net "c_1", 0 0, L_0x55fb2d0754e0;  1 drivers
v0x55fb2ccd7670_0 .net "c_2", 0 0, L_0x55fb2d075750;  1 drivers
v0x55fb2ccd7760_0 .net "cin", 0 0, L_0x55fb2d075c60;  1 drivers
v0x55fb2ccd7830_0 .net "cout", 0 0, L_0x55fb2d075830;  1 drivers
v0x55fb2ccd78d0_0 .net "h_1_out", 0 0, L_0x55fb2d0753e0;  1 drivers
S_0x55fb2ccd6670 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccd6410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0753e0 .functor XOR 1, L_0x55fb2d0758c0, L_0x55fb2d075aa0, C4<0>, C4<0>;
L_0x55fb2d0754e0 .functor AND 1, L_0x55fb2d0758c0, L_0x55fb2d075aa0, C4<1>, C4<1>;
v0x55fb2ccd6910_0 .net "S", 0 0, L_0x55fb2d0753e0;  alias, 1 drivers
v0x55fb2ccd69f0_0 .net "a", 0 0, L_0x55fb2d0758c0;  alias, 1 drivers
v0x55fb2ccd6ab0_0 .net "b", 0 0, L_0x55fb2d075aa0;  alias, 1 drivers
v0x55fb2ccd6b80_0 .net "cout", 0 0, L_0x55fb2d0754e0;  alias, 1 drivers
S_0x55fb2ccd6cf0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccd6410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0755c0 .functor XOR 1, L_0x55fb2d0753e0, L_0x55fb2d075c60, C4<0>, C4<0>;
L_0x55fb2d075750 .functor AND 1, L_0x55fb2d0753e0, L_0x55fb2d075c60, C4<1>, C4<1>;
v0x55fb2ccd6f60_0 .net "S", 0 0, L_0x55fb2d0755c0;  alias, 1 drivers
v0x55fb2ccd7020_0 .net "a", 0 0, L_0x55fb2d0753e0;  alias, 1 drivers
v0x55fb2ccd7110_0 .net "b", 0 0, L_0x55fb2d075c60;  alias, 1 drivers
v0x55fb2ccd71e0_0 .net "cout", 0 0, L_0x55fb2d075750;  alias, 1 drivers
S_0x55fb2ccd79c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccd7ba0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ccd7c60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccd79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d076080 .functor OR 1, L_0x55fb2d075e20, L_0x55fb2d075ff0, C4<0>, C4<0>;
v0x55fb2ccd8b90_0 .net "S", 0 0, L_0x55fb2d075eb0;  1 drivers
v0x55fb2ccd8c50_0 .net "a", 0 0, L_0x55fb2d076110;  1 drivers
v0x55fb2ccd8d20_0 .net "b", 0 0, L_0x55fb2d076240;  1 drivers
v0x55fb2ccd8e20_0 .net "c_1", 0 0, L_0x55fb2d075e20;  1 drivers
v0x55fb2ccd8ef0_0 .net "c_2", 0 0, L_0x55fb2d075ff0;  1 drivers
v0x55fb2ccd8fe0_0 .net "cin", 0 0, L_0x55fb2d076370;  1 drivers
v0x55fb2ccd90b0_0 .net "cout", 0 0, L_0x55fb2d076080;  1 drivers
v0x55fb2ccd9150_0 .net "h_1_out", 0 0, L_0x55fb2d075d90;  1 drivers
S_0x55fb2ccd7ef0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccd7c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d075d90 .functor XOR 1, L_0x55fb2d076110, L_0x55fb2d076240, C4<0>, C4<0>;
L_0x55fb2d075e20 .functor AND 1, L_0x55fb2d076110, L_0x55fb2d076240, C4<1>, C4<1>;
v0x55fb2ccd8190_0 .net "S", 0 0, L_0x55fb2d075d90;  alias, 1 drivers
v0x55fb2ccd8270_0 .net "a", 0 0, L_0x55fb2d076110;  alias, 1 drivers
v0x55fb2ccd8330_0 .net "b", 0 0, L_0x55fb2d076240;  alias, 1 drivers
v0x55fb2ccd8400_0 .net "cout", 0 0, L_0x55fb2d075e20;  alias, 1 drivers
S_0x55fb2ccd8570 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccd7c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d075eb0 .functor XOR 1, L_0x55fb2d075d90, L_0x55fb2d076370, C4<0>, C4<0>;
L_0x55fb2d075ff0 .functor AND 1, L_0x55fb2d075d90, L_0x55fb2d076370, C4<1>, C4<1>;
v0x55fb2ccd87e0_0 .net "S", 0 0, L_0x55fb2d075eb0;  alias, 1 drivers
v0x55fb2ccd88a0_0 .net "a", 0 0, L_0x55fb2d075d90;  alias, 1 drivers
v0x55fb2ccd8990_0 .net "b", 0 0, L_0x55fb2d076370;  alias, 1 drivers
v0x55fb2ccd8a60_0 .net "cout", 0 0, L_0x55fb2d075ff0;  alias, 1 drivers
S_0x55fb2ccd9240 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccd9420 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ccd9500 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccd9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d076880 .functor OR 1, L_0x55fb2d076530, L_0x55fb2d0767a0, C4<0>, C4<0>;
v0x55fb2ccda400_0 .net "S", 0 0, L_0x55fb2d076610;  1 drivers
v0x55fb2ccda4c0_0 .net "a", 0 0, L_0x55fb2d076910;  1 drivers
v0x55fb2ccda590_0 .net "b", 0 0, L_0x55fb2d076a40;  1 drivers
v0x55fb2ccda690_0 .net "c_1", 0 0, L_0x55fb2d076530;  1 drivers
v0x55fb2ccda760_0 .net "c_2", 0 0, L_0x55fb2d0767a0;  1 drivers
v0x55fb2ccda850_0 .net "cin", 0 0, L_0x55fb2d076bc0;  1 drivers
v0x55fb2ccda920_0 .net "cout", 0 0, L_0x55fb2d076880;  1 drivers
v0x55fb2ccda9c0_0 .net "h_1_out", 0 0, L_0x55fb2d0764a0;  1 drivers
S_0x55fb2ccd9760 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccd9500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0764a0 .functor XOR 1, L_0x55fb2d076910, L_0x55fb2d076a40, C4<0>, C4<0>;
L_0x55fb2d076530 .functor AND 1, L_0x55fb2d076910, L_0x55fb2d076a40, C4<1>, C4<1>;
v0x55fb2ccd9a00_0 .net "S", 0 0, L_0x55fb2d0764a0;  alias, 1 drivers
v0x55fb2ccd9ae0_0 .net "a", 0 0, L_0x55fb2d076910;  alias, 1 drivers
v0x55fb2ccd9ba0_0 .net "b", 0 0, L_0x55fb2d076a40;  alias, 1 drivers
v0x55fb2ccd9c70_0 .net "cout", 0 0, L_0x55fb2d076530;  alias, 1 drivers
S_0x55fb2ccd9de0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccd9500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d076610 .functor XOR 1, L_0x55fb2d0764a0, L_0x55fb2d076bc0, C4<0>, C4<0>;
L_0x55fb2d0767a0 .functor AND 1, L_0x55fb2d0764a0, L_0x55fb2d076bc0, C4<1>, C4<1>;
v0x55fb2ccda050_0 .net "S", 0 0, L_0x55fb2d076610;  alias, 1 drivers
v0x55fb2ccda110_0 .net "a", 0 0, L_0x55fb2d0764a0;  alias, 1 drivers
v0x55fb2ccda200_0 .net "b", 0 0, L_0x55fb2d076bc0;  alias, 1 drivers
v0x55fb2ccda2d0_0 .net "cout", 0 0, L_0x55fb2d0767a0;  alias, 1 drivers
S_0x55fb2ccdaab0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccdace0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2ccdadc0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccdaab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0770a0 .functor OR 1, L_0x55fb2d076da0, L_0x55fb2d076fc0, C4<0>, C4<0>;
v0x55fb2ccdbc90_0 .net "S", 0 0, L_0x55fb2d076e30;  1 drivers
v0x55fb2ccdbd50_0 .net "a", 0 0, L_0x55fb2d077130;  1 drivers
v0x55fb2ccdbe20_0 .net "b", 0 0, L_0x55fb2d077260;  1 drivers
v0x55fb2ccdbf20_0 .net "c_1", 0 0, L_0x55fb2d076da0;  1 drivers
v0x55fb2ccdbff0_0 .net "c_2", 0 0, L_0x55fb2d076fc0;  1 drivers
v0x55fb2ccdc0e0_0 .net "cin", 0 0, L_0x55fb2d077390;  1 drivers
v0x55fb2ccdc1b0_0 .net "cout", 0 0, L_0x55fb2d0770a0;  1 drivers
v0x55fb2ccdc250_0 .net "h_1_out", 0 0, L_0x55fb2d076cf0;  1 drivers
S_0x55fb2ccdb020 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccdadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d076cf0 .functor XOR 1, L_0x55fb2d077130, L_0x55fb2d077260, C4<0>, C4<0>;
L_0x55fb2d076da0 .functor AND 1, L_0x55fb2d077130, L_0x55fb2d077260, C4<1>, C4<1>;
v0x55fb2ccdb290_0 .net "S", 0 0, L_0x55fb2d076cf0;  alias, 1 drivers
v0x55fb2ccdb370_0 .net "a", 0 0, L_0x55fb2d077130;  alias, 1 drivers
v0x55fb2ccdb430_0 .net "b", 0 0, L_0x55fb2d077260;  alias, 1 drivers
v0x55fb2ccdb500_0 .net "cout", 0 0, L_0x55fb2d076da0;  alias, 1 drivers
S_0x55fb2ccdb670 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccdadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d076e30 .functor XOR 1, L_0x55fb2d076cf0, L_0x55fb2d077390, C4<0>, C4<0>;
L_0x55fb2d076fc0 .functor AND 1, L_0x55fb2d076cf0, L_0x55fb2d077390, C4<1>, C4<1>;
v0x55fb2ccdb8e0_0 .net "S", 0 0, L_0x55fb2d076e30;  alias, 1 drivers
v0x55fb2ccdb9a0_0 .net "a", 0 0, L_0x55fb2d076cf0;  alias, 1 drivers
v0x55fb2ccdba90_0 .net "b", 0 0, L_0x55fb2d077390;  alias, 1 drivers
v0x55fb2ccdbb60_0 .net "cout", 0 0, L_0x55fb2d076fc0;  alias, 1 drivers
S_0x55fb2ccdc340 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccdc520 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2ccdc600 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccdc340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0778d0 .functor OR 1, L_0x55fb2d077670, L_0x55fb2d077840, C4<0>, C4<0>;
v0x55fb2ccdd500_0 .net "S", 0 0, L_0x55fb2d077700;  1 drivers
v0x55fb2ccdd5c0_0 .net "a", 0 0, L_0x55fb2d077960;  1 drivers
v0x55fb2ccdd690_0 .net "b", 0 0, L_0x55fb2d077a90;  1 drivers
v0x55fb2ccdd790_0 .net "c_1", 0 0, L_0x55fb2d077670;  1 drivers
v0x55fb2ccdd860_0 .net "c_2", 0 0, L_0x55fb2d077840;  1 drivers
v0x55fb2ccdd950_0 .net "cin", 0 0, L_0x55fb2d077b30;  1 drivers
v0x55fb2ccdda20_0 .net "cout", 0 0, L_0x55fb2d0778d0;  1 drivers
v0x55fb2ccddac0_0 .net "h_1_out", 0 0, L_0x55fb2d0775c0;  1 drivers
S_0x55fb2ccdc860 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccdc600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0775c0 .functor XOR 1, L_0x55fb2d077960, L_0x55fb2d077a90, C4<0>, C4<0>;
L_0x55fb2d077670 .functor AND 1, L_0x55fb2d077960, L_0x55fb2d077a90, C4<1>, C4<1>;
v0x55fb2ccdcb00_0 .net "S", 0 0, L_0x55fb2d0775c0;  alias, 1 drivers
v0x55fb2ccdcbe0_0 .net "a", 0 0, L_0x55fb2d077960;  alias, 1 drivers
v0x55fb2ccdcca0_0 .net "b", 0 0, L_0x55fb2d077a90;  alias, 1 drivers
v0x55fb2ccdcd70_0 .net "cout", 0 0, L_0x55fb2d077670;  alias, 1 drivers
S_0x55fb2ccdcee0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccdc600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d077700 .functor XOR 1, L_0x55fb2d0775c0, L_0x55fb2d077b30, C4<0>, C4<0>;
L_0x55fb2d077840 .functor AND 1, L_0x55fb2d0775c0, L_0x55fb2d077b30, C4<1>, C4<1>;
v0x55fb2ccdd150_0 .net "S", 0 0, L_0x55fb2d077700;  alias, 1 drivers
v0x55fb2ccdd210_0 .net "a", 0 0, L_0x55fb2d0775c0;  alias, 1 drivers
v0x55fb2ccdd300_0 .net "b", 0 0, L_0x55fb2d077b30;  alias, 1 drivers
v0x55fb2ccdd3d0_0 .net "cout", 0 0, L_0x55fb2d077840;  alias, 1 drivers
S_0x55fb2ccddbb0 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccddd90 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2ccdde70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccddbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d077f10 .functor OR 1, L_0x55fb2d077c10, L_0x55fb2d077e30, C4<0>, C4<0>;
v0x55fb2ccded70_0 .net "S", 0 0, L_0x55fb2d077ca0;  1 drivers
v0x55fb2ccdee30_0 .net "a", 0 0, L_0x55fb2d077fa0;  1 drivers
v0x55fb2ccdef00_0 .net "b", 0 0, L_0x55fb2d078160;  1 drivers
v0x55fb2ccdf000_0 .net "c_1", 0 0, L_0x55fb2d077c10;  1 drivers
v0x55fb2ccdf0d0_0 .net "c_2", 0 0, L_0x55fb2d077e30;  1 drivers
v0x55fb2ccdf1c0_0 .net "cin", 0 0, L_0x55fb2d078290;  1 drivers
v0x55fb2ccdf290_0 .net "cout", 0 0, L_0x55fb2d077f10;  1 drivers
v0x55fb2ccdf330_0 .net "h_1_out", 0 0, L_0x55fb2d077550;  1 drivers
S_0x55fb2ccde0d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccdde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d077550 .functor XOR 1, L_0x55fb2d077fa0, L_0x55fb2d078160, C4<0>, C4<0>;
L_0x55fb2d077c10 .functor AND 1, L_0x55fb2d077fa0, L_0x55fb2d078160, C4<1>, C4<1>;
v0x55fb2ccde370_0 .net "S", 0 0, L_0x55fb2d077550;  alias, 1 drivers
v0x55fb2ccde450_0 .net "a", 0 0, L_0x55fb2d077fa0;  alias, 1 drivers
v0x55fb2ccde510_0 .net "b", 0 0, L_0x55fb2d078160;  alias, 1 drivers
v0x55fb2ccde5e0_0 .net "cout", 0 0, L_0x55fb2d077c10;  alias, 1 drivers
S_0x55fb2ccde750 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccdde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d077ca0 .functor XOR 1, L_0x55fb2d077550, L_0x55fb2d078290, C4<0>, C4<0>;
L_0x55fb2d077e30 .functor AND 1, L_0x55fb2d077550, L_0x55fb2d078290, C4<1>, C4<1>;
v0x55fb2ccde9c0_0 .net "S", 0 0, L_0x55fb2d077ca0;  alias, 1 drivers
v0x55fb2ccdea80_0 .net "a", 0 0, L_0x55fb2d077550;  alias, 1 drivers
v0x55fb2ccdeb70_0 .net "b", 0 0, L_0x55fb2d078290;  alias, 1 drivers
v0x55fb2ccdec40_0 .net "cout", 0 0, L_0x55fb2d077e30;  alias, 1 drivers
S_0x55fb2ccdf420 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccdf600 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2ccdf6e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ccdf420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d078780 .functor OR 1, L_0x55fb2d078510, L_0x55fb2d0786a0, C4<0>, C4<0>;
v0x55fb2cce05e0_0 .net "S", 0 0, L_0x55fb2d0785a0;  1 drivers
v0x55fb2cce06a0_0 .net "a", 0 0, L_0x55fb2d078810;  1 drivers
v0x55fb2cce0770_0 .net "b", 0 0, L_0x55fb2d078940;  1 drivers
v0x55fb2cce0870_0 .net "c_1", 0 0, L_0x55fb2d078510;  1 drivers
v0x55fb2cce0940_0 .net "c_2", 0 0, L_0x55fb2d0786a0;  1 drivers
v0x55fb2cce0a30_0 .net "cin", 0 0, L_0x55fb2d0783c0;  1 drivers
v0x55fb2cce0b00_0 .net "cout", 0 0, L_0x55fb2d078780;  1 drivers
v0x55fb2cce0ba0_0 .net "h_1_out", 0 0, L_0x55fb2d078460;  1 drivers
S_0x55fb2ccdf940 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccdf6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d078460 .functor XOR 1, L_0x55fb2d078810, L_0x55fb2d078940, C4<0>, C4<0>;
L_0x55fb2d078510 .functor AND 1, L_0x55fb2d078810, L_0x55fb2d078940, C4<1>, C4<1>;
v0x55fb2ccdfbe0_0 .net "S", 0 0, L_0x55fb2d078460;  alias, 1 drivers
v0x55fb2ccdfcc0_0 .net "a", 0 0, L_0x55fb2d078810;  alias, 1 drivers
v0x55fb2ccdfd80_0 .net "b", 0 0, L_0x55fb2d078940;  alias, 1 drivers
v0x55fb2ccdfe50_0 .net "cout", 0 0, L_0x55fb2d078510;  alias, 1 drivers
S_0x55fb2ccdffc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccdf6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0785a0 .functor XOR 1, L_0x55fb2d078460, L_0x55fb2d0783c0, C4<0>, C4<0>;
L_0x55fb2d0786a0 .functor AND 1, L_0x55fb2d078460, L_0x55fb2d0783c0, C4<1>, C4<1>;
v0x55fb2cce0230_0 .net "S", 0 0, L_0x55fb2d0785a0;  alias, 1 drivers
v0x55fb2cce02f0_0 .net "a", 0 0, L_0x55fb2d078460;  alias, 1 drivers
v0x55fb2cce03e0_0 .net "b", 0 0, L_0x55fb2d0783c0;  alias, 1 drivers
v0x55fb2cce04b0_0 .net "cout", 0 0, L_0x55fb2d0786a0;  alias, 1 drivers
S_0x55fb2cce0c90 .scope generate, "genblk1[8]" "genblk1[8]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccdac90 .param/l "i" 0 2 39, +C4<01000>;
S_0x55fb2cce0f00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d078f60 .functor OR 1, L_0x55fb2d078c60, L_0x55fb2d078e80, C4<0>, C4<0>;
v0x55fb2cce1e00_0 .net "S", 0 0, L_0x55fb2d078cf0;  1 drivers
v0x55fb2cce1ec0_0 .net "a", 0 0, L_0x55fb2d078ff0;  1 drivers
v0x55fb2cce1f90_0 .net "b", 0 0, L_0x55fb2d078a70;  1 drivers
v0x55fb2cce2090_0 .net "c_1", 0 0, L_0x55fb2d078c60;  1 drivers
v0x55fb2cce2160_0 .net "c_2", 0 0, L_0x55fb2d078e80;  1 drivers
v0x55fb2cce2250_0 .net "cin", 0 0, L_0x55fb2d079270;  1 drivers
v0x55fb2cce2320_0 .net "cout", 0 0, L_0x55fb2d078f60;  1 drivers
v0x55fb2cce23c0_0 .net "h_1_out", 0 0, L_0x55fb2d078bb0;  1 drivers
S_0x55fb2cce1160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cce0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d078bb0 .functor XOR 1, L_0x55fb2d078ff0, L_0x55fb2d078a70, C4<0>, C4<0>;
L_0x55fb2d078c60 .functor AND 1, L_0x55fb2d078ff0, L_0x55fb2d078a70, C4<1>, C4<1>;
v0x55fb2cce1400_0 .net "S", 0 0, L_0x55fb2d078bb0;  alias, 1 drivers
v0x55fb2cce14e0_0 .net "a", 0 0, L_0x55fb2d078ff0;  alias, 1 drivers
v0x55fb2cce15a0_0 .net "b", 0 0, L_0x55fb2d078a70;  alias, 1 drivers
v0x55fb2cce1670_0 .net "cout", 0 0, L_0x55fb2d078c60;  alias, 1 drivers
S_0x55fb2cce17e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cce0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d078cf0 .functor XOR 1, L_0x55fb2d078bb0, L_0x55fb2d079270, C4<0>, C4<0>;
L_0x55fb2d078e80 .functor AND 1, L_0x55fb2d078bb0, L_0x55fb2d079270, C4<1>, C4<1>;
v0x55fb2cce1a50_0 .net "S", 0 0, L_0x55fb2d078cf0;  alias, 1 drivers
v0x55fb2cce1b10_0 .net "a", 0 0, L_0x55fb2d078bb0;  alias, 1 drivers
v0x55fb2cce1c00_0 .net "b", 0 0, L_0x55fb2d079270;  alias, 1 drivers
v0x55fb2cce1cd0_0 .net "cout", 0 0, L_0x55fb2d078e80;  alias, 1 drivers
S_0x55fb2cce24b0 .scope generate, "genblk1[9]" "genblk1[9]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2cce2690 .param/l "i" 0 2 39, +C4<01001>;
S_0x55fb2cce2770 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0797f0 .functor OR 1, L_0x55fb2d079580, L_0x55fb2d079710, C4<0>, C4<0>;
v0x55fb2cce3670_0 .net "S", 0 0, L_0x55fb2d079610;  1 drivers
v0x55fb2cce3730_0 .net "a", 0 0, L_0x55fb2d079880;  1 drivers
v0x55fb2cce3800_0 .net "b", 0 0, L_0x55fb2d0799b0;  1 drivers
v0x55fb2cce3900_0 .net "c_1", 0 0, L_0x55fb2d079580;  1 drivers
v0x55fb2cce39d0_0 .net "c_2", 0 0, L_0x55fb2d079710;  1 drivers
v0x55fb2cce3ac0_0 .net "cin", 0 0, L_0x55fb2d0794b0;  1 drivers
v0x55fb2cce3b90_0 .net "cout", 0 0, L_0x55fb2d0797f0;  1 drivers
v0x55fb2cce3c30_0 .net "h_1_out", 0 0, L_0x55fb2d079120;  1 drivers
S_0x55fb2cce29d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cce2770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d079120 .functor XOR 1, L_0x55fb2d079880, L_0x55fb2d0799b0, C4<0>, C4<0>;
L_0x55fb2d079580 .functor AND 1, L_0x55fb2d079880, L_0x55fb2d0799b0, C4<1>, C4<1>;
v0x55fb2cce2c70_0 .net "S", 0 0, L_0x55fb2d079120;  alias, 1 drivers
v0x55fb2cce2d50_0 .net "a", 0 0, L_0x55fb2d079880;  alias, 1 drivers
v0x55fb2cce2e10_0 .net "b", 0 0, L_0x55fb2d0799b0;  alias, 1 drivers
v0x55fb2cce2ee0_0 .net "cout", 0 0, L_0x55fb2d079580;  alias, 1 drivers
S_0x55fb2cce3050 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cce2770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d079610 .functor XOR 1, L_0x55fb2d079120, L_0x55fb2d0794b0, C4<0>, C4<0>;
L_0x55fb2d079710 .functor AND 1, L_0x55fb2d079120, L_0x55fb2d0794b0, C4<1>, C4<1>;
v0x55fb2cce32c0_0 .net "S", 0 0, L_0x55fb2d079610;  alias, 1 drivers
v0x55fb2cce3380_0 .net "a", 0 0, L_0x55fb2d079120;  alias, 1 drivers
v0x55fb2cce3470_0 .net "b", 0 0, L_0x55fb2d0794b0;  alias, 1 drivers
v0x55fb2cce3540_0 .net "cout", 0 0, L_0x55fb2d079710;  alias, 1 drivers
S_0x55fb2cce3d20 .scope generate, "genblk1[10]" "genblk1[10]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2cce3f00 .param/l "i" 0 2 39, +C4<01010>;
S_0x55fb2cce3fe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d079fe0 .functor OR 1, L_0x55fb2d079ce0, L_0x55fb2d079f00, C4<0>, C4<0>;
v0x55fb2cce4ee0_0 .net "S", 0 0, L_0x55fb2d079d70;  1 drivers
v0x55fb2cce4fa0_0 .net "a", 0 0, L_0x55fb2d07a070;  1 drivers
v0x55fb2cce5070_0 .net "b", 0 0, L_0x55fb2d07a290;  1 drivers
v0x55fb2cce5170_0 .net "c_1", 0 0, L_0x55fb2d079ce0;  1 drivers
v0x55fb2cce5240_0 .net "c_2", 0 0, L_0x55fb2d079f00;  1 drivers
v0x55fb2cce5330_0 .net "cin", 0 0, L_0x55fb2d07a3c0;  1 drivers
v0x55fb2cce5400_0 .net "cout", 0 0, L_0x55fb2d079fe0;  1 drivers
v0x55fb2cce54a0_0 .net "h_1_out", 0 0, L_0x55fb2d079c50;  1 drivers
S_0x55fb2cce4240 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cce3fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d079c50 .functor XOR 1, L_0x55fb2d07a070, L_0x55fb2d07a290, C4<0>, C4<0>;
L_0x55fb2d079ce0 .functor AND 1, L_0x55fb2d07a070, L_0x55fb2d07a290, C4<1>, C4<1>;
v0x55fb2cce44e0_0 .net "S", 0 0, L_0x55fb2d079c50;  alias, 1 drivers
v0x55fb2cce45c0_0 .net "a", 0 0, L_0x55fb2d07a070;  alias, 1 drivers
v0x55fb2cce4680_0 .net "b", 0 0, L_0x55fb2d07a290;  alias, 1 drivers
v0x55fb2cce4750_0 .net "cout", 0 0, L_0x55fb2d079ce0;  alias, 1 drivers
S_0x55fb2cce48c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cce3fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d079d70 .functor XOR 1, L_0x55fb2d079c50, L_0x55fb2d07a3c0, C4<0>, C4<0>;
L_0x55fb2d079f00 .functor AND 1, L_0x55fb2d079c50, L_0x55fb2d07a3c0, C4<1>, C4<1>;
v0x55fb2cce4b30_0 .net "S", 0 0, L_0x55fb2d079d70;  alias, 1 drivers
v0x55fb2cce4bf0_0 .net "a", 0 0, L_0x55fb2d079c50;  alias, 1 drivers
v0x55fb2cce4ce0_0 .net "b", 0 0, L_0x55fb2d07a3c0;  alias, 1 drivers
v0x55fb2cce4db0_0 .net "cout", 0 0, L_0x55fb2d079f00;  alias, 1 drivers
S_0x55fb2cce5590 .scope generate, "genblk1[11]" "genblk1[11]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2cce5770 .param/l "i" 0 2 39, +C4<01011>;
S_0x55fb2cce5850 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce5590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07a9a0 .functor OR 1, L_0x55fb2d07a6a0, L_0x55fb2d07a8c0, C4<0>, C4<0>;
v0x55fb2cce6750_0 .net "S", 0 0, L_0x55fb2d07a730;  1 drivers
v0x55fb2cce6810_0 .net "a", 0 0, L_0x55fb2d07aa30;  1 drivers
v0x55fb2cce68e0_0 .net "b", 0 0, L_0x55fb2d07ab60;  1 drivers
v0x55fb2cce69e0_0 .net "c_1", 0 0, L_0x55fb2d07a6a0;  1 drivers
v0x55fb2cce6ab0_0 .net "c_2", 0 0, L_0x55fb2d07a8c0;  1 drivers
v0x55fb2cce6ba0_0 .net "cin", 0 0, L_0x55fb2d07ada0;  1 drivers
v0x55fb2cce6c70_0 .net "cout", 0 0, L_0x55fb2d07a9a0;  1 drivers
v0x55fb2cce6d10_0 .net "h_1_out", 0 0, L_0x55fb2d07a5f0;  1 drivers
S_0x55fb2cce5ab0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cce5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07a5f0 .functor XOR 1, L_0x55fb2d07aa30, L_0x55fb2d07ab60, C4<0>, C4<0>;
L_0x55fb2d07a6a0 .functor AND 1, L_0x55fb2d07aa30, L_0x55fb2d07ab60, C4<1>, C4<1>;
v0x55fb2cce5d50_0 .net "S", 0 0, L_0x55fb2d07a5f0;  alias, 1 drivers
v0x55fb2cce5e30_0 .net "a", 0 0, L_0x55fb2d07aa30;  alias, 1 drivers
v0x55fb2cce5ef0_0 .net "b", 0 0, L_0x55fb2d07ab60;  alias, 1 drivers
v0x55fb2cce5fc0_0 .net "cout", 0 0, L_0x55fb2d07a6a0;  alias, 1 drivers
S_0x55fb2cce6130 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cce5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07a730 .functor XOR 1, L_0x55fb2d07a5f0, L_0x55fb2d07ada0, C4<0>, C4<0>;
L_0x55fb2d07a8c0 .functor AND 1, L_0x55fb2d07a5f0, L_0x55fb2d07ada0, C4<1>, C4<1>;
v0x55fb2cce63a0_0 .net "S", 0 0, L_0x55fb2d07a730;  alias, 1 drivers
v0x55fb2cce6460_0 .net "a", 0 0, L_0x55fb2d07a5f0;  alias, 1 drivers
v0x55fb2cce6550_0 .net "b", 0 0, L_0x55fb2d07ada0;  alias, 1 drivers
v0x55fb2cce6620_0 .net "cout", 0 0, L_0x55fb2d07a8c0;  alias, 1 drivers
S_0x55fb2cce6e00 .scope generate, "genblk1[12]" "genblk1[12]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2cce6fe0 .param/l "i" 0 2 39, +C4<01100>;
S_0x55fb2cce70c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce6e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07b280 .functor OR 1, L_0x55fb2d07af80, L_0x55fb2d07b1a0, C4<0>, C4<0>;
v0x55fb2cce7fc0_0 .net "S", 0 0, L_0x55fb2d07b010;  1 drivers
v0x55fb2cce8080_0 .net "a", 0 0, L_0x55fb2d07b310;  1 drivers
v0x55fb2cce8150_0 .net "b", 0 0, L_0x55fb2d07b560;  1 drivers
v0x55fb2cce8250_0 .net "c_1", 0 0, L_0x55fb2d07af80;  1 drivers
v0x55fb2cce8320_0 .net "c_2", 0 0, L_0x55fb2d07b1a0;  1 drivers
v0x55fb2cce8410_0 .net "cin", 0 0, L_0x55fb2d07b690;  1 drivers
v0x55fb2cce84e0_0 .net "cout", 0 0, L_0x55fb2d07b280;  1 drivers
v0x55fb2cce8580_0 .net "h_1_out", 0 0, L_0x55fb2d07aed0;  1 drivers
S_0x55fb2cce7320 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cce70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07aed0 .functor XOR 1, L_0x55fb2d07b310, L_0x55fb2d07b560, C4<0>, C4<0>;
L_0x55fb2d07af80 .functor AND 1, L_0x55fb2d07b310, L_0x55fb2d07b560, C4<1>, C4<1>;
v0x55fb2cce75c0_0 .net "S", 0 0, L_0x55fb2d07aed0;  alias, 1 drivers
v0x55fb2cce76a0_0 .net "a", 0 0, L_0x55fb2d07b310;  alias, 1 drivers
v0x55fb2cce7760_0 .net "b", 0 0, L_0x55fb2d07b560;  alias, 1 drivers
v0x55fb2cce7830_0 .net "cout", 0 0, L_0x55fb2d07af80;  alias, 1 drivers
S_0x55fb2cce79a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cce70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07b010 .functor XOR 1, L_0x55fb2d07aed0, L_0x55fb2d07b690, C4<0>, C4<0>;
L_0x55fb2d07b1a0 .functor AND 1, L_0x55fb2d07aed0, L_0x55fb2d07b690, C4<1>, C4<1>;
v0x55fb2cce7c10_0 .net "S", 0 0, L_0x55fb2d07b010;  alias, 1 drivers
v0x55fb2cce7cd0_0 .net "a", 0 0, L_0x55fb2d07aed0;  alias, 1 drivers
v0x55fb2cce7dc0_0 .net "b", 0 0, L_0x55fb2d07b690;  alias, 1 drivers
v0x55fb2cce7e90_0 .net "cout", 0 0, L_0x55fb2d07b1a0;  alias, 1 drivers
S_0x55fb2cce8670 .scope generate, "genblk1[13]" "genblk1[13]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2cce8850 .param/l "i" 0 2 39, +C4<01101>;
S_0x55fb2cce8930 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce8670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07bb80 .functor OR 1, L_0x55fb2d07b4f0, L_0x55fb2d07baa0, C4<0>, C4<0>;
v0x55fb2cce9830_0 .net "S", 0 0, L_0x55fb2d07b910;  1 drivers
v0x55fb2cce98f0_0 .net "a", 0 0, L_0x55fb2d07bc10;  1 drivers
v0x55fb2cce99c0_0 .net "b", 0 0, L_0x55fb2d07bf50;  1 drivers
v0x55fb2cce9ac0_0 .net "c_1", 0 0, L_0x55fb2d07b4f0;  1 drivers
v0x55fb2cce9b90_0 .net "c_2", 0 0, L_0x55fb2d07baa0;  1 drivers
v0x55fb2cce9c80_0 .net "cin", 0 0, L_0x55fb2d07c3d0;  1 drivers
v0x55fb2cce9d50_0 .net "cout", 0 0, L_0x55fb2d07bb80;  1 drivers
v0x55fb2cce9df0_0 .net "h_1_out", 0 0, L_0x55fb2d07b440;  1 drivers
S_0x55fb2cce8b90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cce8930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07b440 .functor XOR 1, L_0x55fb2d07bc10, L_0x55fb2d07bf50, C4<0>, C4<0>;
L_0x55fb2d07b4f0 .functor AND 1, L_0x55fb2d07bc10, L_0x55fb2d07bf50, C4<1>, C4<1>;
v0x55fb2cce8e30_0 .net "S", 0 0, L_0x55fb2d07b440;  alias, 1 drivers
v0x55fb2cce8f10_0 .net "a", 0 0, L_0x55fb2d07bc10;  alias, 1 drivers
v0x55fb2cce8fd0_0 .net "b", 0 0, L_0x55fb2d07bf50;  alias, 1 drivers
v0x55fb2cce90a0_0 .net "cout", 0 0, L_0x55fb2d07b4f0;  alias, 1 drivers
S_0x55fb2cce9210 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cce8930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07b910 .functor XOR 1, L_0x55fb2d07b440, L_0x55fb2d07c3d0, C4<0>, C4<0>;
L_0x55fb2d07baa0 .functor AND 1, L_0x55fb2d07b440, L_0x55fb2d07c3d0, C4<1>, C4<1>;
v0x55fb2cce9480_0 .net "S", 0 0, L_0x55fb2d07b910;  alias, 1 drivers
v0x55fb2cce9540_0 .net "a", 0 0, L_0x55fb2d07b440;  alias, 1 drivers
v0x55fb2cce9630_0 .net "b", 0 0, L_0x55fb2d07c3d0;  alias, 1 drivers
v0x55fb2cce9700_0 .net "cout", 0 0, L_0x55fb2d07baa0;  alias, 1 drivers
S_0x55fb2cce9ee0 .scope generate, "genblk1[14]" "genblk1[14]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2ccea0c0 .param/l "i" 0 2 39, +C4<01110>;
S_0x55fb2ccea1a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cce9ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07c8b0 .functor OR 1, L_0x55fb2d07c5b0, L_0x55fb2d07c7d0, C4<0>, C4<0>;
v0x55fb2cceb0a0_0 .net "S", 0 0, L_0x55fb2d07c640;  1 drivers
v0x55fb2cceb160_0 .net "a", 0 0, L_0x55fb2d07c940;  1 drivers
v0x55fb2cceb230_0 .net "b", 0 0, L_0x55fb2d07cbc0;  1 drivers
v0x55fb2cceb330_0 .net "c_1", 0 0, L_0x55fb2d07c5b0;  1 drivers
v0x55fb2cceb400_0 .net "c_2", 0 0, L_0x55fb2d07c7d0;  1 drivers
v0x55fb2cceb4f0_0 .net "cin", 0 0, L_0x55fb2d07ccf0;  1 drivers
v0x55fb2cceb5c0_0 .net "cout", 0 0, L_0x55fb2d07c8b0;  1 drivers
v0x55fb2cceb660_0 .net "h_1_out", 0 0, L_0x55fb2d07c500;  1 drivers
S_0x55fb2ccea400 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ccea1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07c500 .functor XOR 1, L_0x55fb2d07c940, L_0x55fb2d07cbc0, C4<0>, C4<0>;
L_0x55fb2d07c5b0 .functor AND 1, L_0x55fb2d07c940, L_0x55fb2d07cbc0, C4<1>, C4<1>;
v0x55fb2ccea6a0_0 .net "S", 0 0, L_0x55fb2d07c500;  alias, 1 drivers
v0x55fb2ccea780_0 .net "a", 0 0, L_0x55fb2d07c940;  alias, 1 drivers
v0x55fb2ccea840_0 .net "b", 0 0, L_0x55fb2d07cbc0;  alias, 1 drivers
v0x55fb2ccea910_0 .net "cout", 0 0, L_0x55fb2d07c5b0;  alias, 1 drivers
S_0x55fb2cceaa80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ccea1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07c640 .functor XOR 1, L_0x55fb2d07c500, L_0x55fb2d07ccf0, C4<0>, C4<0>;
L_0x55fb2d07c7d0 .functor AND 1, L_0x55fb2d07c500, L_0x55fb2d07ccf0, C4<1>, C4<1>;
v0x55fb2cceacf0_0 .net "S", 0 0, L_0x55fb2d07c640;  alias, 1 drivers
v0x55fb2cceadb0_0 .net "a", 0 0, L_0x55fb2d07c500;  alias, 1 drivers
v0x55fb2cceaea0_0 .net "b", 0 0, L_0x55fb2d07ccf0;  alias, 1 drivers
v0x55fb2cceaf70_0 .net "cout", 0 0, L_0x55fb2d07c7d0;  alias, 1 drivers
S_0x55fb2cceb750 .scope generate, "genblk1[15]" "genblk1[15]" 2 39, 2 39 0, S_0x55fb2ccd47a0;
 .timescale 0 0;
P_0x55fb2cceb930 .param/l "i" 0 2 39, +C4<01111>;
S_0x55fb2cceba10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cceb750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d07d330 .functor OR 1, L_0x55fb2d07d030, L_0x55fb2d07d250, C4<0>, C4<0>;
v0x55fb2ccec910_0 .net "S", 0 0, L_0x55fb2d07d0c0;  1 drivers
v0x55fb2ccec9d0_0 .net "a", 0 0, L_0x55fb2d07d3c0;  1 drivers
v0x55fb2ccecaa0_0 .net "b", 0 0, L_0x55fb2d07d4f0;  1 drivers
v0x55fb2ccecba0_0 .net "c_1", 0 0, L_0x55fb2d07d030;  1 drivers
v0x55fb2ccecc70_0 .net "c_2", 0 0, L_0x55fb2d07d250;  1 drivers
v0x55fb2ccecd60_0 .net "cin", 0 0, L_0x55fb2d07d790;  1 drivers
v0x55fb2ccece30_0 .net "cout", 0 0, L_0x55fb2d07d330;  1 drivers
v0x55fb2cceced0_0 .net "h_1_out", 0 0, L_0x55fb2d07cf80;  1 drivers
S_0x55fb2ccebc70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cceba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07cf80 .functor XOR 1, L_0x55fb2d07d3c0, L_0x55fb2d07d4f0, C4<0>, C4<0>;
L_0x55fb2d07d030 .functor AND 1, L_0x55fb2d07d3c0, L_0x55fb2d07d4f0, C4<1>, C4<1>;
v0x55fb2ccebf10_0 .net "S", 0 0, L_0x55fb2d07cf80;  alias, 1 drivers
v0x55fb2ccebff0_0 .net "a", 0 0, L_0x55fb2d07d3c0;  alias, 1 drivers
v0x55fb2ccec0b0_0 .net "b", 0 0, L_0x55fb2d07d4f0;  alias, 1 drivers
v0x55fb2ccec180_0 .net "cout", 0 0, L_0x55fb2d07d030;  alias, 1 drivers
S_0x55fb2ccec2f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cceba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d07d0c0 .functor XOR 1, L_0x55fb2d07cf80, L_0x55fb2d07d790, C4<0>, C4<0>;
L_0x55fb2d07d250 .functor AND 1, L_0x55fb2d07cf80, L_0x55fb2d07d790, C4<1>, C4<1>;
v0x55fb2ccec560_0 .net "S", 0 0, L_0x55fb2d07d0c0;  alias, 1 drivers
v0x55fb2ccec620_0 .net "a", 0 0, L_0x55fb2d07cf80;  alias, 1 drivers
v0x55fb2ccec710_0 .net "b", 0 0, L_0x55fb2d07d790;  alias, 1 drivers
v0x55fb2ccec7e0_0 .net "cout", 0 0, L_0x55fb2d07d250;  alias, 1 drivers
S_0x55fb2cd0d600 .scope module, "dut1" "karatsuba_4" 2 180, 2 118 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2cff08c0 .functor BUFZ 4, L_0x55fb2cff03a0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2cff0b90 .functor BUFZ 4, L_0x55fb2cff05e0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d00c290 .functor XOR 1, L_0x55fb2d001c50, L_0x55fb2d002b30, C4<0>, C4<0>;
o0x7fd0c51b1068 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2d00e580 .functor BUFZ 4, o0x7fd0c51b1068, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d00eb70 .functor BUFZ 4, L_0x55fb2d00e4e0, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c51b1248 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2d011e30 .functor BUFZ 4, o0x7fd0c51b1248, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d011fe0 .functor BUFZ 6, L_0x55fb2d011920, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2cd8e5c0_0 .net "X", 3 0, L_0x55fb2cff03a0;  alias, 1 drivers
v0x55fb2cd8e680_0 .net "Xe", 1 0, L_0x55fb2cff0820;  1 drivers
v0x55fb2cd8e720_0 .net "Xn", 1 0, L_0x55fb2cff06f0;  1 drivers
v0x55fb2cd8e7c0_0 .net "Y", 3 0, L_0x55fb2cff05e0;  alias, 1 drivers
v0x55fb2cd8e880_0 .net "Ye", 1 0, L_0x55fb2cff0af0;  1 drivers
v0x55fb2cd8e920_0 .net "Yn", 1 0, L_0x55fb2cff09c0;  1 drivers
v0x55fb2cd8e9e0_0 .net "Z", 7 0, o0x7fd0c5205258;  alias, 0 drivers
v0x55fb2cd8eaf0_0 .net *"_ivl_23", 3 0, L_0x55fb2d00e580;  1 drivers
v0x55fb2cd8ebd0_0 .net *"_ivl_27", 3 0, L_0x55fb2d00eb70;  1 drivers
v0x55fb2cd8ed40_0 .net *"_ivl_35", 3 0, L_0x55fb2d011e30;  1 drivers
v0x55fb2cd8ee20_0 .net *"_ivl_39", 5 0, L_0x55fb2d011fe0;  1 drivers
v0x55fb2cd8ef00_0 .net *"_ivl_4", 3 0, L_0x55fb2cff08c0;  1 drivers
v0x55fb2cd8efe0_0 .net *"_ivl_9", 3 0, L_0x55fb2cff0b90;  1 drivers
L_0x7fd0c513a8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8f0c0_0 .net "add", 0 0, L_0x7fd0c513a8f0;  1 drivers
L_0x7fd0c513ac50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51b3df8 .resolv tri, L_0x7fd0c513ac50, L_0x55fb2d00e8d0;
v0x55fb2cd8f270_0 .net8 "big_z0", 5 0, RS_0x7fd0c51b3df8;  2 drivers
v0x55fb2cd8f330_0 .net "big_z0_z1", 5 0, L_0x55fb2d011920;  1 drivers
L_0x7fd0c513ac98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c4928 .resolv tri, L_0x7fd0c513ac98, L_0x55fb2d00ea80;
v0x55fb2cd8f3f0_0 .net8 "big_z1", 5 0, RS_0x7fd0c51c4928;  2 drivers
L_0x7fd0c513ad28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51b7668 .resolv tri, L_0x7fd0c513ad28, L_0x55fb2d011ef0;
v0x55fb2cd8f5e0_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c51b7668;  2 drivers
L_0x7fd0c513ace0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51b7638 .resolv tri, L_0x7fd0c513ace0, L_0x55fb2d0119c0;
v0x55fb2cd8f6a0_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c51b7638;  2 drivers
v0x55fb2cd8f740_0 .net "cout_z0_z1", 0 0, L_0x55fb2d011c40;  1 drivers
v0x55fb2cd8f7e0_0 .net "cout_z1", 0 0, L_0x55fb2d00e720;  1 drivers
v0x55fb2cd8f8d0_0 .net "cout_z1_1", 0 0, L_0x55fb2d00c430;  1 drivers
v0x55fb2cd8f9c0_0 .net "dummy_cout", 0 0, L_0x55fb2d016580;  1 drivers
v0x55fb2cd8fa60_0 .net "signX", 0 0, L_0x55fb2d001c50;  1 drivers
v0x55fb2cd8fb50_0 .net "signY", 0 0, L_0x55fb2d002b30;  1 drivers
v0x55fb2cd8fc40_0 .net "sign_z3", 0 0, L_0x55fb2d00c290;  1 drivers
L_0x7fd0c513a8a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8fce0_0 .net "sub", 0 0, L_0x7fd0c513a8a8;  1 drivers
v0x55fb2cd8fe90_0 .net "z", 7 0, L_0x55fb2d016030;  1 drivers
v0x55fb2cd8ff30_0 .net "z0", 3 0, o0x7fd0c51b1068;  0 drivers
v0x55fb2cd8ffd0_0 .net "z1", 3 0, L_0x55fb2d00e4e0;  1 drivers
v0x55fb2cd90070_0 .net "z1_1", 3 0, L_0x55fb2d00c1f0;  1 drivers
v0x55fb2cd90130_0 .net "z2", 3 0, o0x7fd0c51b1248;  0 drivers
o0x7fd0c51b2538 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2cd901f0_0 .net "z3", 3 0, o0x7fd0c51b2538;  0 drivers
v0x55fb2cd90510_0 .net "z3_1", 1 0, L_0x55fb2d001a80;  1 drivers
v0x55fb2cd905d0_0 .net "z3_2", 1 0, L_0x55fb2d002960;  1 drivers
L_0x55fb2cff06f0 .part L_0x55fb2cff08c0, 2, 2;
L_0x55fb2cff0820 .part L_0x55fb2cff08c0, 0, 2;
L_0x55fb2cff09c0 .part L_0x55fb2cff0b90, 2, 2;
L_0x55fb2cff0af0 .part L_0x55fb2cff0b90, 0, 2;
L_0x55fb2d00e8d0 .part/pv L_0x55fb2d00e580, 0, 4, 6;
L_0x55fb2d00ea80 .part/pv L_0x55fb2d00eb70, 2, 4, 6;
L_0x55fb2d0119c0 .part/pv L_0x55fb2d011e30, 4, 4, 8;
L_0x55fb2d011ef0 .part/pv L_0x55fb2d011fe0, 0, 6, 8;
S_0x55fb2cd0d800 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd0da00 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513db90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d00a1f0 .functor XOR 4, L_0x7fd0c513db90, o0x7fd0c51b1248, C4<0000>, C4<0000>;
v0x55fb2cd144c0_0 .net *"_ivl_0", 3 0, L_0x7fd0c513db90;  1 drivers
v0x55fb2cd145c0_0 .net "a", 3 0, o0x7fd0c51b1068;  alias, 0 drivers
v0x55fb2cd14680_0 .net "a_or_s", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd14720_0 .net "b", 3 0, o0x7fd0c51b1248;  alias, 0 drivers
v0x55fb2cd147c0_0 .net "cout", 0 0, L_0x55fb2d00c430;  alias, 1 drivers
v0x55fb2cd148b0_0 .net "input_b", 3 0, L_0x55fb2d00a1f0;  1 drivers
v0x55fb2cd14980_0 .net "out", 3 0, L_0x55fb2d00c1f0;  alias, 1 drivers
S_0x55fb2cd0dbe0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd0d800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd0dde0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd13ec0_0 .net "S", 3 0, L_0x55fb2d00c1f0;  alias, 1 drivers
v0x55fb2cd13fa0_0 .net "a", 3 0, o0x7fd0c51b1068;  alias, 0 drivers
v0x55fb2cd14080_0 .net "b", 3 0, L_0x55fb2d00a1f0;  alias, 1 drivers
v0x55fb2cd14140_0 .net "carin", 3 0, L_0x55fb2d00c300;  1 drivers
v0x55fb2cd14220_0 .net "cin", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd14360_0 .net "cout", 0 0, L_0x55fb2d00c430;  alias, 1 drivers
L_0x55fb2d00a9f0 .part o0x7fd0c51b1068, 1, 1;
L_0x55fb2d00abb0 .part L_0x55fb2d00a1f0, 1, 1;
L_0x55fb2d00ace0 .part L_0x55fb2d00c300, 0, 1;
L_0x55fb2d00b120 .part o0x7fd0c51b1068, 2, 1;
L_0x55fb2d00b250 .part L_0x55fb2d00a1f0, 2, 1;
L_0x55fb2d00b410 .part L_0x55fb2d00c300, 1, 1;
L_0x55fb2d00b8a0 .part o0x7fd0c51b1068, 3, 1;
L_0x55fb2d00b9d0 .part L_0x55fb2d00a1f0, 3, 1;
L_0x55fb2d00bb50 .part L_0x55fb2d00c300, 2, 1;
L_0x55fb2d00bf90 .part o0x7fd0c51b1068, 0, 1;
L_0x55fb2d00c0c0 .part L_0x55fb2d00a1f0, 0, 1;
L_0x55fb2d00c1f0 .concat8 [ 1 1 1 1], L_0x55fb2d00bd60, L_0x55fb2d00a770, L_0x55fb2d00aef0, L_0x55fb2d00b620;
L_0x55fb2d00c300 .concat8 [ 1 1 1 1], L_0x55fb2d00bf20, L_0x55fb2d00a980, L_0x55fb2d00b0b0, L_0x55fb2d00b830;
L_0x55fb2d00c430 .part L_0x55fb2d00c300, 3, 1;
S_0x55fb2cd0df60 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd0dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00bf20 .functor OR 1, L_0x55fb2d00bcf0, L_0x55fb2d00beb0, C4<0>, C4<0>;
v0x55fb2cd0eeb0_0 .net "S", 0 0, L_0x55fb2d00bd60;  1 drivers
v0x55fb2cd0ef70_0 .net "a", 0 0, L_0x55fb2d00bf90;  1 drivers
v0x55fb2cd0f040_0 .net "b", 0 0, L_0x55fb2d00c0c0;  1 drivers
v0x55fb2cd0f140_0 .net "c_1", 0 0, L_0x55fb2d00bcf0;  1 drivers
v0x55fb2cd0f210_0 .net "c_2", 0 0, L_0x55fb2d00beb0;  1 drivers
v0x55fb2cd0f300_0 .net "cin", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd0f3d0_0 .net "cout", 0 0, L_0x55fb2d00bf20;  1 drivers
v0x55fb2cd0f470_0 .net "h_1_out", 0 0, L_0x55fb2d00bc80;  1 drivers
S_0x55fb2cd0e210 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd0df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00bc80 .functor XOR 1, L_0x55fb2d00bf90, L_0x55fb2d00c0c0, C4<0>, C4<0>;
L_0x55fb2d00bcf0 .functor AND 1, L_0x55fb2d00bf90, L_0x55fb2d00c0c0, C4<1>, C4<1>;
v0x55fb2cd0e4b0_0 .net "S", 0 0, L_0x55fb2d00bc80;  alias, 1 drivers
v0x55fb2cd0e590_0 .net "a", 0 0, L_0x55fb2d00bf90;  alias, 1 drivers
v0x55fb2cd0e650_0 .net "b", 0 0, L_0x55fb2d00c0c0;  alias, 1 drivers
v0x55fb2cd0e720_0 .net "cout", 0 0, L_0x55fb2d00bcf0;  alias, 1 drivers
S_0x55fb2cd0e890 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd0df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00bd60 .functor XOR 1, L_0x55fb2d00bc80, L_0x7fd0c513a8f0, C4<0>, C4<0>;
L_0x55fb2d00beb0 .functor AND 1, L_0x55fb2d00bc80, L_0x7fd0c513a8f0, C4<1>, C4<1>;
v0x55fb2cd0eb00_0 .net "S", 0 0, L_0x55fb2d00bd60;  alias, 1 drivers
v0x55fb2cd0ebc0_0 .net "a", 0 0, L_0x55fb2d00bc80;  alias, 1 drivers
v0x55fb2cd0ecb0_0 .net "b", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd0ed80_0 .net "cout", 0 0, L_0x55fb2d00beb0;  alias, 1 drivers
S_0x55fb2cd0f560 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd0dbe0;
 .timescale 0 0;
P_0x55fb2cd0f760 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd0f820 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd0f560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00a980 .functor OR 1, L_0x55fb2d00a6b0, L_0x55fb2d00a8c0, C4<0>, C4<0>;
v0x55fb2cd10720_0 .net "S", 0 0, L_0x55fb2d00a770;  1 drivers
v0x55fb2cd107e0_0 .net "a", 0 0, L_0x55fb2d00a9f0;  1 drivers
v0x55fb2cd108b0_0 .net "b", 0 0, L_0x55fb2d00abb0;  1 drivers
v0x55fb2cd109b0_0 .net "c_1", 0 0, L_0x55fb2d00a6b0;  1 drivers
v0x55fb2cd10a80_0 .net "c_2", 0 0, L_0x55fb2d00a8c0;  1 drivers
v0x55fb2cd10b70_0 .net "cin", 0 0, L_0x55fb2d00ace0;  1 drivers
v0x55fb2cd10c40_0 .net "cout", 0 0, L_0x55fb2d00a980;  1 drivers
v0x55fb2cd10ce0_0 .net "h_1_out", 0 0, L_0x55fb2d00a5a0;  1 drivers
S_0x55fb2cd0fa80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd0f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00a5a0 .functor XOR 1, L_0x55fb2d00a9f0, L_0x55fb2d00abb0, C4<0>, C4<0>;
L_0x55fb2d00a6b0 .functor AND 1, L_0x55fb2d00a9f0, L_0x55fb2d00abb0, C4<1>, C4<1>;
v0x55fb2cd0fd20_0 .net "S", 0 0, L_0x55fb2d00a5a0;  alias, 1 drivers
v0x55fb2cd0fe00_0 .net "a", 0 0, L_0x55fb2d00a9f0;  alias, 1 drivers
v0x55fb2cd0fec0_0 .net "b", 0 0, L_0x55fb2d00abb0;  alias, 1 drivers
v0x55fb2cd0ff90_0 .net "cout", 0 0, L_0x55fb2d00a6b0;  alias, 1 drivers
S_0x55fb2cd10100 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd0f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00a770 .functor XOR 1, L_0x55fb2d00a5a0, L_0x55fb2d00ace0, C4<0>, C4<0>;
L_0x55fb2d00a8c0 .functor AND 1, L_0x55fb2d00a5a0, L_0x55fb2d00ace0, C4<1>, C4<1>;
v0x55fb2cd10370_0 .net "S", 0 0, L_0x55fb2d00a770;  alias, 1 drivers
v0x55fb2cd10430_0 .net "a", 0 0, L_0x55fb2d00a5a0;  alias, 1 drivers
v0x55fb2cd10520_0 .net "b", 0 0, L_0x55fb2d00ace0;  alias, 1 drivers
v0x55fb2cd105f0_0 .net "cout", 0 0, L_0x55fb2d00a8c0;  alias, 1 drivers
S_0x55fb2cd10dd0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd0dbe0;
 .timescale 0 0;
P_0x55fb2cd10fb0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd11070 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd10dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00b0b0 .functor OR 1, L_0x55fb2d00ae80, L_0x55fb2d00aff0, C4<0>, C4<0>;
v0x55fb2cd11fa0_0 .net "S", 0 0, L_0x55fb2d00aef0;  1 drivers
v0x55fb2cd12060_0 .net "a", 0 0, L_0x55fb2d00b120;  1 drivers
v0x55fb2cd12130_0 .net "b", 0 0, L_0x55fb2d00b250;  1 drivers
v0x55fb2cd12230_0 .net "c_1", 0 0, L_0x55fb2d00ae80;  1 drivers
v0x55fb2cd12300_0 .net "c_2", 0 0, L_0x55fb2d00aff0;  1 drivers
v0x55fb2cd123f0_0 .net "cin", 0 0, L_0x55fb2d00b410;  1 drivers
v0x55fb2cd124c0_0 .net "cout", 0 0, L_0x55fb2d00b0b0;  1 drivers
v0x55fb2cd12560_0 .net "h_1_out", 0 0, L_0x55fb2d00ae10;  1 drivers
S_0x55fb2cd11300 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd11070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00ae10 .functor XOR 1, L_0x55fb2d00b120, L_0x55fb2d00b250, C4<0>, C4<0>;
L_0x55fb2d00ae80 .functor AND 1, L_0x55fb2d00b120, L_0x55fb2d00b250, C4<1>, C4<1>;
v0x55fb2cd115a0_0 .net "S", 0 0, L_0x55fb2d00ae10;  alias, 1 drivers
v0x55fb2cd11680_0 .net "a", 0 0, L_0x55fb2d00b120;  alias, 1 drivers
v0x55fb2cd11740_0 .net "b", 0 0, L_0x55fb2d00b250;  alias, 1 drivers
v0x55fb2cd11810_0 .net "cout", 0 0, L_0x55fb2d00ae80;  alias, 1 drivers
S_0x55fb2cd11980 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd11070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00aef0 .functor XOR 1, L_0x55fb2d00ae10, L_0x55fb2d00b410, C4<0>, C4<0>;
L_0x55fb2d00aff0 .functor AND 1, L_0x55fb2d00ae10, L_0x55fb2d00b410, C4<1>, C4<1>;
v0x55fb2cd11bf0_0 .net "S", 0 0, L_0x55fb2d00aef0;  alias, 1 drivers
v0x55fb2cd11cb0_0 .net "a", 0 0, L_0x55fb2d00ae10;  alias, 1 drivers
v0x55fb2cd11da0_0 .net "b", 0 0, L_0x55fb2d00b410;  alias, 1 drivers
v0x55fb2cd11e70_0 .net "cout", 0 0, L_0x55fb2d00aff0;  alias, 1 drivers
S_0x55fb2cd12650 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd0dbe0;
 .timescale 0 0;
P_0x55fb2cd12830 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd12910 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd12650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00b830 .functor OR 1, L_0x55fb2d00b5b0, L_0x55fb2d00b770, C4<0>, C4<0>;
v0x55fb2cd13810_0 .net "S", 0 0, L_0x55fb2d00b620;  1 drivers
v0x55fb2cd138d0_0 .net "a", 0 0, L_0x55fb2d00b8a0;  1 drivers
v0x55fb2cd139a0_0 .net "b", 0 0, L_0x55fb2d00b9d0;  1 drivers
v0x55fb2cd13aa0_0 .net "c_1", 0 0, L_0x55fb2d00b5b0;  1 drivers
v0x55fb2cd13b70_0 .net "c_2", 0 0, L_0x55fb2d00b770;  1 drivers
v0x55fb2cd13c60_0 .net "cin", 0 0, L_0x55fb2d00bb50;  1 drivers
v0x55fb2cd13d30_0 .net "cout", 0 0, L_0x55fb2d00b830;  1 drivers
v0x55fb2cd13dd0_0 .net "h_1_out", 0 0, L_0x55fb2d00b540;  1 drivers
S_0x55fb2cd12b70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd12910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00b540 .functor XOR 1, L_0x55fb2d00b8a0, L_0x55fb2d00b9d0, C4<0>, C4<0>;
L_0x55fb2d00b5b0 .functor AND 1, L_0x55fb2d00b8a0, L_0x55fb2d00b9d0, C4<1>, C4<1>;
v0x55fb2cd12e10_0 .net "S", 0 0, L_0x55fb2d00b540;  alias, 1 drivers
v0x55fb2cd12ef0_0 .net "a", 0 0, L_0x55fb2d00b8a0;  alias, 1 drivers
v0x55fb2cd12fb0_0 .net "b", 0 0, L_0x55fb2d00b9d0;  alias, 1 drivers
v0x55fb2cd13080_0 .net "cout", 0 0, L_0x55fb2d00b5b0;  alias, 1 drivers
S_0x55fb2cd131f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd12910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00b620 .functor XOR 1, L_0x55fb2d00b540, L_0x55fb2d00bb50, C4<0>, C4<0>;
L_0x55fb2d00b770 .functor AND 1, L_0x55fb2d00b540, L_0x55fb2d00bb50, C4<1>, C4<1>;
v0x55fb2cd13460_0 .net "S", 0 0, L_0x55fb2d00b620;  alias, 1 drivers
v0x55fb2cd13520_0 .net "a", 0 0, L_0x55fb2d00b540;  alias, 1 drivers
v0x55fb2cd13610_0 .net "b", 0 0, L_0x55fb2d00bb50;  alias, 1 drivers
v0x55fb2cd136e0_0 .net "cout", 0 0, L_0x55fb2d00b770;  alias, 1 drivers
S_0x55fb2cd14b00 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd14d00 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2d00c710 .functor XOR 4, L_0x55fb2d00c670, o0x7fd0c51b2538, C4<0000>, C4<0000>;
v0x55fb2cd1b740_0 .net *"_ivl_0", 3 0, L_0x55fb2d00c670;  1 drivers
L_0x7fd0c513ac08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd1b840_0 .net *"_ivl_3", 2 0, L_0x7fd0c513ac08;  1 drivers
v0x55fb2cd1b920_0 .net "a", 3 0, L_0x55fb2d00c1f0;  alias, 1 drivers
v0x55fb2cd1b9c0_0 .net "a_or_s", 0 0, L_0x55fb2d00c290;  alias, 1 drivers
v0x55fb2cd1ba60_0 .net "b", 3 0, o0x7fd0c51b2538;  alias, 0 drivers
v0x55fb2cd1bb90_0 .net "cout", 0 0, L_0x55fb2d00e720;  alias, 1 drivers
v0x55fb2cd1bc30_0 .net "input_b", 3 0, L_0x55fb2d00c710;  1 drivers
v0x55fb2cd1bcd0_0 .net "out", 3 0, L_0x55fb2d00e4e0;  alias, 1 drivers
L_0x55fb2d00c670 .concat [ 1 3 0 0], L_0x55fb2d00c290, L_0x7fd0c513ac08;
S_0x55fb2cd14e50 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd14b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd15030 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd1b110_0 .net "S", 3 0, L_0x55fb2d00e4e0;  alias, 1 drivers
v0x55fb2cd1b1f0_0 .net "a", 3 0, L_0x55fb2d00c1f0;  alias, 1 drivers
v0x55fb2cd1b300_0 .net "b", 3 0, L_0x55fb2d00c710;  alias, 1 drivers
v0x55fb2cd1b3c0_0 .net "carin", 3 0, L_0x55fb2d00e5f0;  1 drivers
v0x55fb2cd1b4a0_0 .net "cin", 0 0, L_0x55fb2d00c290;  alias, 1 drivers
v0x55fb2cd1b5e0_0 .net "cout", 0 0, L_0x55fb2d00e720;  alias, 1 drivers
L_0x55fb2d00cc20 .part L_0x55fb2d00c1f0, 1, 1;
L_0x55fb2d00cd50 .part L_0x55fb2d00c710, 1, 1;
L_0x55fb2d00ce80 .part L_0x55fb2d00e5f0, 0, 1;
L_0x55fb2d00d310 .part L_0x55fb2d00c1f0, 2, 1;
L_0x55fb2d00d440 .part L_0x55fb2d00c710, 2, 1;
L_0x55fb2d00d600 .part L_0x55fb2d00e5f0, 1, 1;
L_0x55fb2d00da90 .part L_0x55fb2d00c1f0, 3, 1;
L_0x55fb2d00dcd0 .part L_0x55fb2d00c710, 3, 1;
L_0x55fb2d00ddc0 .part L_0x55fb2d00e5f0, 2, 1;
L_0x55fb2d00e310 .part L_0x55fb2d00c1f0, 0, 1;
L_0x55fb2d00e3b0 .part L_0x55fb2d00c710, 0, 1;
L_0x55fb2d00e4e0 .concat8 [ 1 1 1 1], L_0x55fb2d00dfd0, L_0x55fb2d00c9a0, L_0x55fb2d00d090, L_0x55fb2d00d810;
L_0x55fb2d00e5f0 .concat8 [ 1 1 1 1], L_0x55fb2d00e2a0, L_0x55fb2d00cbb0, L_0x55fb2d00d2a0, L_0x55fb2d00da20;
L_0x55fb2d00e720 .part L_0x55fb2d00e5f0, 3, 1;
S_0x55fb2cd151b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd14e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00e2a0 .functor OR 1, L_0x55fb2d00df60, L_0x55fb2d00e120, C4<0>, C4<0>;
v0x55fb2cd16100_0 .net "S", 0 0, L_0x55fb2d00dfd0;  1 drivers
v0x55fb2cd161c0_0 .net "a", 0 0, L_0x55fb2d00e310;  1 drivers
v0x55fb2cd16290_0 .net "b", 0 0, L_0x55fb2d00e3b0;  1 drivers
v0x55fb2cd16390_0 .net "c_1", 0 0, L_0x55fb2d00df60;  1 drivers
v0x55fb2cd16460_0 .net "c_2", 0 0, L_0x55fb2d00e120;  1 drivers
v0x55fb2cd16550_0 .net "cin", 0 0, L_0x55fb2d00c290;  alias, 1 drivers
v0x55fb2cd16620_0 .net "cout", 0 0, L_0x55fb2d00e2a0;  1 drivers
v0x55fb2cd166c0_0 .net "h_1_out", 0 0, L_0x55fb2d00def0;  1 drivers
S_0x55fb2cd15460 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd151b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00def0 .functor XOR 1, L_0x55fb2d00e310, L_0x55fb2d00e3b0, C4<0>, C4<0>;
L_0x55fb2d00df60 .functor AND 1, L_0x55fb2d00e310, L_0x55fb2d00e3b0, C4<1>, C4<1>;
v0x55fb2cd15700_0 .net "S", 0 0, L_0x55fb2d00def0;  alias, 1 drivers
v0x55fb2cd157e0_0 .net "a", 0 0, L_0x55fb2d00e310;  alias, 1 drivers
v0x55fb2cd158a0_0 .net "b", 0 0, L_0x55fb2d00e3b0;  alias, 1 drivers
v0x55fb2cd15970_0 .net "cout", 0 0, L_0x55fb2d00df60;  alias, 1 drivers
S_0x55fb2cd15ae0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd151b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00dfd0 .functor XOR 1, L_0x55fb2d00def0, L_0x55fb2d00c290, C4<0>, C4<0>;
L_0x55fb2d00e120 .functor AND 1, L_0x55fb2d00def0, L_0x55fb2d00c290, C4<1>, C4<1>;
v0x55fb2cd15d50_0 .net "S", 0 0, L_0x55fb2d00dfd0;  alias, 1 drivers
v0x55fb2cd15e10_0 .net "a", 0 0, L_0x55fb2d00def0;  alias, 1 drivers
v0x55fb2cd15f00_0 .net "b", 0 0, L_0x55fb2d00c290;  alias, 1 drivers
v0x55fb2cd15fd0_0 .net "cout", 0 0, L_0x55fb2d00e120;  alias, 1 drivers
S_0x55fb2cd167b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd14e50;
 .timescale 0 0;
P_0x55fb2cd169b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd16a70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd167b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00cbb0 .functor OR 1, L_0x55fb2d00c8e0, L_0x55fb2d00caf0, C4<0>, C4<0>;
v0x55fb2cd17970_0 .net "S", 0 0, L_0x55fb2d00c9a0;  1 drivers
v0x55fb2cd17a30_0 .net "a", 0 0, L_0x55fb2d00cc20;  1 drivers
v0x55fb2cd17b00_0 .net "b", 0 0, L_0x55fb2d00cd50;  1 drivers
v0x55fb2cd17c00_0 .net "c_1", 0 0, L_0x55fb2d00c8e0;  1 drivers
v0x55fb2cd17cd0_0 .net "c_2", 0 0, L_0x55fb2d00caf0;  1 drivers
v0x55fb2cd17dc0_0 .net "cin", 0 0, L_0x55fb2d00ce80;  1 drivers
v0x55fb2cd17e90_0 .net "cout", 0 0, L_0x55fb2d00cbb0;  1 drivers
v0x55fb2cd17f30_0 .net "h_1_out", 0 0, L_0x55fb2d00c7d0;  1 drivers
S_0x55fb2cd16cd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd16a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00c7d0 .functor XOR 1, L_0x55fb2d00cc20, L_0x55fb2d00cd50, C4<0>, C4<0>;
L_0x55fb2d00c8e0 .functor AND 1, L_0x55fb2d00cc20, L_0x55fb2d00cd50, C4<1>, C4<1>;
v0x55fb2cd16f70_0 .net "S", 0 0, L_0x55fb2d00c7d0;  alias, 1 drivers
v0x55fb2cd17050_0 .net "a", 0 0, L_0x55fb2d00cc20;  alias, 1 drivers
v0x55fb2cd17110_0 .net "b", 0 0, L_0x55fb2d00cd50;  alias, 1 drivers
v0x55fb2cd171e0_0 .net "cout", 0 0, L_0x55fb2d00c8e0;  alias, 1 drivers
S_0x55fb2cd17350 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd16a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00c9a0 .functor XOR 1, L_0x55fb2d00c7d0, L_0x55fb2d00ce80, C4<0>, C4<0>;
L_0x55fb2d00caf0 .functor AND 1, L_0x55fb2d00c7d0, L_0x55fb2d00ce80, C4<1>, C4<1>;
v0x55fb2cd175c0_0 .net "S", 0 0, L_0x55fb2d00c9a0;  alias, 1 drivers
v0x55fb2cd17680_0 .net "a", 0 0, L_0x55fb2d00c7d0;  alias, 1 drivers
v0x55fb2cd17770_0 .net "b", 0 0, L_0x55fb2d00ce80;  alias, 1 drivers
v0x55fb2cd17840_0 .net "cout", 0 0, L_0x55fb2d00caf0;  alias, 1 drivers
S_0x55fb2cd18020 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd14e50;
 .timescale 0 0;
P_0x55fb2cd18200 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd182c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd18020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00d2a0 .functor OR 1, L_0x55fb2d00d020, L_0x55fb2d00d1e0, C4<0>, C4<0>;
v0x55fb2cd191f0_0 .net "S", 0 0, L_0x55fb2d00d090;  1 drivers
v0x55fb2cd192b0_0 .net "a", 0 0, L_0x55fb2d00d310;  1 drivers
v0x55fb2cd19380_0 .net "b", 0 0, L_0x55fb2d00d440;  1 drivers
v0x55fb2cd19480_0 .net "c_1", 0 0, L_0x55fb2d00d020;  1 drivers
v0x55fb2cd19550_0 .net "c_2", 0 0, L_0x55fb2d00d1e0;  1 drivers
v0x55fb2cd19640_0 .net "cin", 0 0, L_0x55fb2d00d600;  1 drivers
v0x55fb2cd19710_0 .net "cout", 0 0, L_0x55fb2d00d2a0;  1 drivers
v0x55fb2cd197b0_0 .net "h_1_out", 0 0, L_0x55fb2d00cfb0;  1 drivers
S_0x55fb2cd18550 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00cfb0 .functor XOR 1, L_0x55fb2d00d310, L_0x55fb2d00d440, C4<0>, C4<0>;
L_0x55fb2d00d020 .functor AND 1, L_0x55fb2d00d310, L_0x55fb2d00d440, C4<1>, C4<1>;
v0x55fb2cd187f0_0 .net "S", 0 0, L_0x55fb2d00cfb0;  alias, 1 drivers
v0x55fb2cd188d0_0 .net "a", 0 0, L_0x55fb2d00d310;  alias, 1 drivers
v0x55fb2cd18990_0 .net "b", 0 0, L_0x55fb2d00d440;  alias, 1 drivers
v0x55fb2cd18a60_0 .net "cout", 0 0, L_0x55fb2d00d020;  alias, 1 drivers
S_0x55fb2cd18bd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00d090 .functor XOR 1, L_0x55fb2d00cfb0, L_0x55fb2d00d600, C4<0>, C4<0>;
L_0x55fb2d00d1e0 .functor AND 1, L_0x55fb2d00cfb0, L_0x55fb2d00d600, C4<1>, C4<1>;
v0x55fb2cd18e40_0 .net "S", 0 0, L_0x55fb2d00d090;  alias, 1 drivers
v0x55fb2cd18f00_0 .net "a", 0 0, L_0x55fb2d00cfb0;  alias, 1 drivers
v0x55fb2cd18ff0_0 .net "b", 0 0, L_0x55fb2d00d600;  alias, 1 drivers
v0x55fb2cd190c0_0 .net "cout", 0 0, L_0x55fb2d00d1e0;  alias, 1 drivers
S_0x55fb2cd198a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd14e50;
 .timescale 0 0;
P_0x55fb2cd19a80 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd19b60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd198a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00da20 .functor OR 1, L_0x55fb2d00d7a0, L_0x55fb2d00d960, C4<0>, C4<0>;
v0x55fb2cd1aa60_0 .net "S", 0 0, L_0x55fb2d00d810;  1 drivers
v0x55fb2cd1ab20_0 .net "a", 0 0, L_0x55fb2d00da90;  1 drivers
v0x55fb2cd1abf0_0 .net "b", 0 0, L_0x55fb2d00dcd0;  1 drivers
v0x55fb2cd1acf0_0 .net "c_1", 0 0, L_0x55fb2d00d7a0;  1 drivers
v0x55fb2cd1adc0_0 .net "c_2", 0 0, L_0x55fb2d00d960;  1 drivers
v0x55fb2cd1aeb0_0 .net "cin", 0 0, L_0x55fb2d00ddc0;  1 drivers
v0x55fb2cd1af80_0 .net "cout", 0 0, L_0x55fb2d00da20;  1 drivers
v0x55fb2cd1b020_0 .net "h_1_out", 0 0, L_0x55fb2d00d730;  1 drivers
S_0x55fb2cd19dc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd19b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00d730 .functor XOR 1, L_0x55fb2d00da90, L_0x55fb2d00dcd0, C4<0>, C4<0>;
L_0x55fb2d00d7a0 .functor AND 1, L_0x55fb2d00da90, L_0x55fb2d00dcd0, C4<1>, C4<1>;
v0x55fb2cd1a060_0 .net "S", 0 0, L_0x55fb2d00d730;  alias, 1 drivers
v0x55fb2cd1a140_0 .net "a", 0 0, L_0x55fb2d00da90;  alias, 1 drivers
v0x55fb2cd1a200_0 .net "b", 0 0, L_0x55fb2d00dcd0;  alias, 1 drivers
v0x55fb2cd1a2d0_0 .net "cout", 0 0, L_0x55fb2d00d7a0;  alias, 1 drivers
S_0x55fb2cd1a440 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd19b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00d810 .functor XOR 1, L_0x55fb2d00d730, L_0x55fb2d00ddc0, C4<0>, C4<0>;
L_0x55fb2d00d960 .functor AND 1, L_0x55fb2d00d730, L_0x55fb2d00ddc0, C4<1>, C4<1>;
v0x55fb2cd1a6b0_0 .net "S", 0 0, L_0x55fb2d00d810;  alias, 1 drivers
v0x55fb2cd1a770_0 .net "a", 0 0, L_0x55fb2d00d730;  alias, 1 drivers
v0x55fb2cd1a860_0 .net "b", 0 0, L_0x55fb2d00ddc0;  alias, 1 drivers
v0x55fb2cd1a930_0 .net "cout", 0 0, L_0x55fb2d00d960;  alias, 1 drivers
S_0x55fb2cd1be20 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd1c000 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513dbd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d00ec30 .functor XOR 6, L_0x7fd0c513dbd8, RS_0x7fd0c51b3df8, C4<000000>, C4<000000>;
v0x55fb2cd25a70_0 .net *"_ivl_0", 5 0, L_0x7fd0c513dbd8;  1 drivers
v0x55fb2cd25b70_0 .net8 "a", 5 0, RS_0x7fd0c51b3df8;  alias, 2 drivers
v0x55fb2cd25c30_0 .net "a_or_s", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd25d00_0 .net8 "b", 5 0, RS_0x7fd0c51b3df8;  alias, 2 drivers
v0x55fb2cd25df0_0 .net "cout", 0 0, L_0x55fb2d011c40;  alias, 1 drivers
v0x55fb2cd25ee0_0 .net "input_b", 5 0, L_0x55fb2d00ec30;  1 drivers
v0x55fb2cd25f80_0 .net "out", 5 0, L_0x55fb2d011920;  alias, 1 drivers
S_0x55fb2cd1c180 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd1be20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd1c360 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2cd254c0_0 .net "S", 5 0, L_0x55fb2d011920;  alias, 1 drivers
v0x55fb2cd255a0_0 .net8 "a", 5 0, RS_0x7fd0c51b3df8;  alias, 2 drivers
v0x55fb2cd25680_0 .net "b", 5 0, L_0x55fb2d00ec30;  alias, 1 drivers
v0x55fb2cd25740_0 .net "carin", 5 0, L_0x55fb2d011a60;  1 drivers
v0x55fb2cd25820_0 .net "cin", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd25910_0 .net "cout", 0 0, L_0x55fb2d011c40;  alias, 1 drivers
L_0x55fb2d00f0f0 .part RS_0x7fd0c51b3df8, 1, 1;
L_0x55fb2d00f220 .part L_0x55fb2d00ec30, 1, 1;
L_0x55fb2d00f350 .part L_0x55fb2d011a60, 0, 1;
L_0x55fb2d00f7e0 .part RS_0x7fd0c51b3df8, 2, 1;
L_0x55fb2d00fa20 .part L_0x55fb2d00ec30, 2, 1;
L_0x55fb2d00fb50 .part L_0x55fb2d011a60, 1, 1;
L_0x55fb2d00ffe0 .part RS_0x7fd0c51b3df8, 3, 1;
L_0x55fb2d010110 .part L_0x55fb2d00ec30, 3, 1;
L_0x55fb2d010290 .part L_0x55fb2d011a60, 2, 1;
L_0x55fb2d010720 .part RS_0x7fd0c51b3df8, 4, 1;
L_0x55fb2d010850 .part L_0x55fb2d00ec30, 4, 1;
L_0x55fb2d010980 .part L_0x55fb2d011a60, 3, 1;
L_0x55fb2d010e70 .part RS_0x7fd0c51b3df8, 5, 1;
L_0x55fb2d010fa0 .part L_0x55fb2d00ec30, 5, 1;
L_0x55fb2d011150 .part L_0x55fb2d011a60, 4, 1;
L_0x55fb2d011520 .part RS_0x7fd0c51b3df8, 0, 1;
L_0x55fb2d0116e0 .part L_0x55fb2d00ec30, 0, 1;
LS_0x55fb2d011920_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0112f0, L_0x55fb2d00ee70, L_0x55fb2d00f560, L_0x55fb2d00fd60;
LS_0x55fb2d011920_0_4 .concat8 [ 1 1 0 0], L_0x55fb2d0104a0, L_0x55fb2d010c90;
L_0x55fb2d011920 .concat8 [ 4 2 0 0], LS_0x55fb2d011920_0_0, LS_0x55fb2d011920_0_4;
LS_0x55fb2d011a60_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0114b0, L_0x55fb2d00f080, L_0x55fb2d00f770, L_0x55fb2d00ff70;
LS_0x55fb2d011a60_0_4 .concat8 [ 1 1 0 0], L_0x55fb2d0106b0, L_0x55fb2d010e00;
L_0x55fb2d011a60 .concat8 [ 4 2 0 0], LS_0x55fb2d011a60_0_0, LS_0x55fb2d011a60_0_4;
L_0x55fb2d011c40 .part L_0x55fb2d011a60, 5, 1;
S_0x55fb2cd1c4e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd1c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0114b0 .functor OR 1, L_0x55fb2d011280, L_0x55fb2d011440, C4<0>, C4<0>;
v0x55fb2cd1d410_0 .net "S", 0 0, L_0x55fb2d0112f0;  1 drivers
v0x55fb2cd1d4d0_0 .net "a", 0 0, L_0x55fb2d011520;  1 drivers
v0x55fb2cd1d5a0_0 .net "b", 0 0, L_0x55fb2d0116e0;  1 drivers
v0x55fb2cd1d6a0_0 .net "c_1", 0 0, L_0x55fb2d011280;  1 drivers
v0x55fb2cd1d770_0 .net "c_2", 0 0, L_0x55fb2d011440;  1 drivers
v0x55fb2cd1d810_0 .net "cin", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd1d8b0_0 .net "cout", 0 0, L_0x55fb2d0114b0;  1 drivers
v0x55fb2cd1d950_0 .net "h_1_out", 0 0, L_0x55fb2d010b40;  1 drivers
S_0x55fb2cd1c790 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd1c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d010b40 .functor XOR 1, L_0x55fb2d011520, L_0x55fb2d0116e0, C4<0>, C4<0>;
L_0x55fb2d011280 .functor AND 1, L_0x55fb2d011520, L_0x55fb2d0116e0, C4<1>, C4<1>;
v0x55fb2cd1ca30_0 .net "S", 0 0, L_0x55fb2d010b40;  alias, 1 drivers
v0x55fb2cd1cb10_0 .net "a", 0 0, L_0x55fb2d011520;  alias, 1 drivers
v0x55fb2cd1cbd0_0 .net "b", 0 0, L_0x55fb2d0116e0;  alias, 1 drivers
v0x55fb2cd1cca0_0 .net "cout", 0 0, L_0x55fb2d011280;  alias, 1 drivers
S_0x55fb2cd1ce10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd1c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0112f0 .functor XOR 1, L_0x55fb2d010b40, L_0x7fd0c513a8f0, C4<0>, C4<0>;
L_0x55fb2d011440 .functor AND 1, L_0x55fb2d010b40, L_0x7fd0c513a8f0, C4<1>, C4<1>;
v0x55fb2cd1d080_0 .net "S", 0 0, L_0x55fb2d0112f0;  alias, 1 drivers
v0x55fb2cd1d140_0 .net "a", 0 0, L_0x55fb2d010b40;  alias, 1 drivers
v0x55fb2cd1d230_0 .net "b", 0 0, L_0x7fd0c513a8f0;  alias, 1 drivers
v0x55fb2cd1d300_0 .net "cout", 0 0, L_0x55fb2d011440;  alias, 1 drivers
S_0x55fb2cd1da40 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd1c180;
 .timescale 0 0;
P_0x55fb2cd1dc60 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd1dd20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd1da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00f080 .functor OR 1, L_0x55fb2d00edb0, L_0x55fb2d00efc0, C4<0>, C4<0>;
v0x55fb2cd1ec20_0 .net "S", 0 0, L_0x55fb2d00ee70;  1 drivers
v0x55fb2cd1ece0_0 .net "a", 0 0, L_0x55fb2d00f0f0;  1 drivers
v0x55fb2cd1edb0_0 .net "b", 0 0, L_0x55fb2d00f220;  1 drivers
v0x55fb2cd1eeb0_0 .net "c_1", 0 0, L_0x55fb2d00edb0;  1 drivers
v0x55fb2cd1ef80_0 .net "c_2", 0 0, L_0x55fb2d00efc0;  1 drivers
v0x55fb2cd1f070_0 .net "cin", 0 0, L_0x55fb2d00f350;  1 drivers
v0x55fb2cd1f140_0 .net "cout", 0 0, L_0x55fb2d00f080;  1 drivers
v0x55fb2cd1f1e0_0 .net "h_1_out", 0 0, L_0x55fb2d00eca0;  1 drivers
S_0x55fb2cd1df80 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd1dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00eca0 .functor XOR 1, L_0x55fb2d00f0f0, L_0x55fb2d00f220, C4<0>, C4<0>;
L_0x55fb2d00edb0 .functor AND 1, L_0x55fb2d00f0f0, L_0x55fb2d00f220, C4<1>, C4<1>;
v0x55fb2cd1e220_0 .net "S", 0 0, L_0x55fb2d00eca0;  alias, 1 drivers
v0x55fb2cd1e300_0 .net "a", 0 0, L_0x55fb2d00f0f0;  alias, 1 drivers
v0x55fb2cd1e3c0_0 .net "b", 0 0, L_0x55fb2d00f220;  alias, 1 drivers
v0x55fb2cd1e490_0 .net "cout", 0 0, L_0x55fb2d00edb0;  alias, 1 drivers
S_0x55fb2cd1e600 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd1dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00ee70 .functor XOR 1, L_0x55fb2d00eca0, L_0x55fb2d00f350, C4<0>, C4<0>;
L_0x55fb2d00efc0 .functor AND 1, L_0x55fb2d00eca0, L_0x55fb2d00f350, C4<1>, C4<1>;
v0x55fb2cd1e870_0 .net "S", 0 0, L_0x55fb2d00ee70;  alias, 1 drivers
v0x55fb2cd1e930_0 .net "a", 0 0, L_0x55fb2d00eca0;  alias, 1 drivers
v0x55fb2cd1ea20_0 .net "b", 0 0, L_0x55fb2d00f350;  alias, 1 drivers
v0x55fb2cd1eaf0_0 .net "cout", 0 0, L_0x55fb2d00efc0;  alias, 1 drivers
S_0x55fb2cd1f2d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd1c180;
 .timescale 0 0;
P_0x55fb2cd1f4b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd1f570 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd1f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00f770 .functor OR 1, L_0x55fb2d00f4f0, L_0x55fb2d00f6b0, C4<0>, C4<0>;
v0x55fb2cd204a0_0 .net "S", 0 0, L_0x55fb2d00f560;  1 drivers
v0x55fb2cd20560_0 .net "a", 0 0, L_0x55fb2d00f7e0;  1 drivers
v0x55fb2cd20630_0 .net "b", 0 0, L_0x55fb2d00fa20;  1 drivers
v0x55fb2cd20730_0 .net "c_1", 0 0, L_0x55fb2d00f4f0;  1 drivers
v0x55fb2cd20800_0 .net "c_2", 0 0, L_0x55fb2d00f6b0;  1 drivers
v0x55fb2cd208f0_0 .net "cin", 0 0, L_0x55fb2d00fb50;  1 drivers
v0x55fb2cd209c0_0 .net "cout", 0 0, L_0x55fb2d00f770;  1 drivers
v0x55fb2cd20a60_0 .net "h_1_out", 0 0, L_0x55fb2d00f480;  1 drivers
S_0x55fb2cd1f800 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd1f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00f480 .functor XOR 1, L_0x55fb2d00f7e0, L_0x55fb2d00fa20, C4<0>, C4<0>;
L_0x55fb2d00f4f0 .functor AND 1, L_0x55fb2d00f7e0, L_0x55fb2d00fa20, C4<1>, C4<1>;
v0x55fb2cd1faa0_0 .net "S", 0 0, L_0x55fb2d00f480;  alias, 1 drivers
v0x55fb2cd1fb80_0 .net "a", 0 0, L_0x55fb2d00f7e0;  alias, 1 drivers
v0x55fb2cd1fc40_0 .net "b", 0 0, L_0x55fb2d00fa20;  alias, 1 drivers
v0x55fb2cd1fd10_0 .net "cout", 0 0, L_0x55fb2d00f4f0;  alias, 1 drivers
S_0x55fb2cd1fe80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd1f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00f560 .functor XOR 1, L_0x55fb2d00f480, L_0x55fb2d00fb50, C4<0>, C4<0>;
L_0x55fb2d00f6b0 .functor AND 1, L_0x55fb2d00f480, L_0x55fb2d00fb50, C4<1>, C4<1>;
v0x55fb2cd200f0_0 .net "S", 0 0, L_0x55fb2d00f560;  alias, 1 drivers
v0x55fb2cd201b0_0 .net "a", 0 0, L_0x55fb2d00f480;  alias, 1 drivers
v0x55fb2cd202a0_0 .net "b", 0 0, L_0x55fb2d00fb50;  alias, 1 drivers
v0x55fb2cd20370_0 .net "cout", 0 0, L_0x55fb2d00f6b0;  alias, 1 drivers
S_0x55fb2cd20b50 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd1c180;
 .timescale 0 0;
P_0x55fb2cd20d30 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd20e10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd20b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d00ff70 .functor OR 1, L_0x55fb2d00fcf0, L_0x55fb2d00feb0, C4<0>, C4<0>;
v0x55fb2cd21d10_0 .net "S", 0 0, L_0x55fb2d00fd60;  1 drivers
v0x55fb2cd21dd0_0 .net "a", 0 0, L_0x55fb2d00ffe0;  1 drivers
v0x55fb2cd21ea0_0 .net "b", 0 0, L_0x55fb2d010110;  1 drivers
v0x55fb2cd21fa0_0 .net "c_1", 0 0, L_0x55fb2d00fcf0;  1 drivers
v0x55fb2cd22070_0 .net "c_2", 0 0, L_0x55fb2d00feb0;  1 drivers
v0x55fb2cd22160_0 .net "cin", 0 0, L_0x55fb2d010290;  1 drivers
v0x55fb2cd22230_0 .net "cout", 0 0, L_0x55fb2d00ff70;  1 drivers
v0x55fb2cd222d0_0 .net "h_1_out", 0 0, L_0x55fb2d00fc80;  1 drivers
S_0x55fb2cd21070 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd20e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00fc80 .functor XOR 1, L_0x55fb2d00ffe0, L_0x55fb2d010110, C4<0>, C4<0>;
L_0x55fb2d00fcf0 .functor AND 1, L_0x55fb2d00ffe0, L_0x55fb2d010110, C4<1>, C4<1>;
v0x55fb2cd21310_0 .net "S", 0 0, L_0x55fb2d00fc80;  alias, 1 drivers
v0x55fb2cd213f0_0 .net "a", 0 0, L_0x55fb2d00ffe0;  alias, 1 drivers
v0x55fb2cd214b0_0 .net "b", 0 0, L_0x55fb2d010110;  alias, 1 drivers
v0x55fb2cd21580_0 .net "cout", 0 0, L_0x55fb2d00fcf0;  alias, 1 drivers
S_0x55fb2cd216f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd20e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d00fd60 .functor XOR 1, L_0x55fb2d00fc80, L_0x55fb2d010290, C4<0>, C4<0>;
L_0x55fb2d00feb0 .functor AND 1, L_0x55fb2d00fc80, L_0x55fb2d010290, C4<1>, C4<1>;
v0x55fb2cd21960_0 .net "S", 0 0, L_0x55fb2d00fd60;  alias, 1 drivers
v0x55fb2cd21a20_0 .net "a", 0 0, L_0x55fb2d00fc80;  alias, 1 drivers
v0x55fb2cd21b10_0 .net "b", 0 0, L_0x55fb2d010290;  alias, 1 drivers
v0x55fb2cd21be0_0 .net "cout", 0 0, L_0x55fb2d00feb0;  alias, 1 drivers
S_0x55fb2cd223c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cd1c180;
 .timescale 0 0;
P_0x55fb2cd225f0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cd226d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd223c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0106b0 .functor OR 1, L_0x55fb2d010430, L_0x55fb2d0105f0, C4<0>, C4<0>;
v0x55fb2cd235a0_0 .net "S", 0 0, L_0x55fb2d0104a0;  1 drivers
v0x55fb2cd23660_0 .net "a", 0 0, L_0x55fb2d010720;  1 drivers
v0x55fb2cd23730_0 .net "b", 0 0, L_0x55fb2d010850;  1 drivers
v0x55fb2cd23830_0 .net "c_1", 0 0, L_0x55fb2d010430;  1 drivers
v0x55fb2cd23900_0 .net "c_2", 0 0, L_0x55fb2d0105f0;  1 drivers
v0x55fb2cd239f0_0 .net "cin", 0 0, L_0x55fb2d010980;  1 drivers
v0x55fb2cd23ac0_0 .net "cout", 0 0, L_0x55fb2d0106b0;  1 drivers
v0x55fb2cd23b60_0 .net "h_1_out", 0 0, L_0x55fb2d0103c0;  1 drivers
S_0x55fb2cd22930 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd226d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0103c0 .functor XOR 1, L_0x55fb2d010720, L_0x55fb2d010850, C4<0>, C4<0>;
L_0x55fb2d010430 .functor AND 1, L_0x55fb2d010720, L_0x55fb2d010850, C4<1>, C4<1>;
v0x55fb2cd22ba0_0 .net "S", 0 0, L_0x55fb2d0103c0;  alias, 1 drivers
v0x55fb2cd22c80_0 .net "a", 0 0, L_0x55fb2d010720;  alias, 1 drivers
v0x55fb2cd22d40_0 .net "b", 0 0, L_0x55fb2d010850;  alias, 1 drivers
v0x55fb2cd22e10_0 .net "cout", 0 0, L_0x55fb2d010430;  alias, 1 drivers
S_0x55fb2cd22f80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd226d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0104a0 .functor XOR 1, L_0x55fb2d0103c0, L_0x55fb2d010980, C4<0>, C4<0>;
L_0x55fb2d0105f0 .functor AND 1, L_0x55fb2d0103c0, L_0x55fb2d010980, C4<1>, C4<1>;
v0x55fb2cd231f0_0 .net "S", 0 0, L_0x55fb2d0104a0;  alias, 1 drivers
v0x55fb2cd232b0_0 .net "a", 0 0, L_0x55fb2d0103c0;  alias, 1 drivers
v0x55fb2cd233a0_0 .net "b", 0 0, L_0x55fb2d010980;  alias, 1 drivers
v0x55fb2cd23470_0 .net "cout", 0 0, L_0x55fb2d0105f0;  alias, 1 drivers
S_0x55fb2cd23c50 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cd1c180;
 .timescale 0 0;
P_0x55fb2cd23e30 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cd23f10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd23c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d010e00 .functor OR 1, L_0x55fb2d010c20, L_0x55fb2d010d90, C4<0>, C4<0>;
v0x55fb2cd24e10_0 .net "S", 0 0, L_0x55fb2d010c90;  1 drivers
v0x55fb2cd24ed0_0 .net "a", 0 0, L_0x55fb2d010e70;  1 drivers
v0x55fb2cd24fa0_0 .net "b", 0 0, L_0x55fb2d010fa0;  1 drivers
v0x55fb2cd250a0_0 .net "c_1", 0 0, L_0x55fb2d010c20;  1 drivers
v0x55fb2cd25170_0 .net "c_2", 0 0, L_0x55fb2d010d90;  1 drivers
v0x55fb2cd25260_0 .net "cin", 0 0, L_0x55fb2d011150;  1 drivers
v0x55fb2cd25330_0 .net "cout", 0 0, L_0x55fb2d010e00;  1 drivers
v0x55fb2cd253d0_0 .net "h_1_out", 0 0, L_0x55fb2d010bb0;  1 drivers
S_0x55fb2cd24170 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd23f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d010bb0 .functor XOR 1, L_0x55fb2d010e70, L_0x55fb2d010fa0, C4<0>, C4<0>;
L_0x55fb2d010c20 .functor AND 1, L_0x55fb2d010e70, L_0x55fb2d010fa0, C4<1>, C4<1>;
v0x55fb2cd24410_0 .net "S", 0 0, L_0x55fb2d010bb0;  alias, 1 drivers
v0x55fb2cd244f0_0 .net "a", 0 0, L_0x55fb2d010e70;  alias, 1 drivers
v0x55fb2cd245b0_0 .net "b", 0 0, L_0x55fb2d010fa0;  alias, 1 drivers
v0x55fb2cd24680_0 .net "cout", 0 0, L_0x55fb2d010c20;  alias, 1 drivers
S_0x55fb2cd247f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd23f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d010c90 .functor XOR 1, L_0x55fb2d010bb0, L_0x55fb2d011150, C4<0>, C4<0>;
L_0x55fb2d010d90 .functor AND 1, L_0x55fb2d010bb0, L_0x55fb2d011150, C4<1>, C4<1>;
v0x55fb2cd24a60_0 .net "S", 0 0, L_0x55fb2d010c90;  alias, 1 drivers
v0x55fb2cd24b20_0 .net "a", 0 0, L_0x55fb2d010bb0;  alias, 1 drivers
v0x55fb2cd24c10_0 .net "b", 0 0, L_0x55fb2d011150;  alias, 1 drivers
v0x55fb2cd24ce0_0 .net "cout", 0 0, L_0x55fb2d010d90;  alias, 1 drivers
S_0x55fb2cd260e0 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd262c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513da70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d000bc0 .functor XOR 2, L_0x7fd0c513da70, L_0x55fb2cff0820, C4<00>, C4<00>;
v0x55fb2cd29c90_0 .net *"_ivl_0", 1 0, L_0x7fd0c513da70;  1 drivers
v0x55fb2cd29d90_0 .net "a", 1 0, L_0x55fb2cff06f0;  alias, 1 drivers
v0x55fb2cd29e50_0 .net "a_or_s", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd29ef0_0 .net "b", 1 0, L_0x55fb2cff0820;  alias, 1 drivers
v0x55fb2cd29f90_0 .net "cout", 0 0, L_0x55fb2d001c50;  alias, 1 drivers
v0x55fb2cd2a080_0 .net "input_b", 1 0, L_0x55fb2d000bc0;  1 drivers
v0x55fb2cd2a150_0 .net "out", 1 0, L_0x55fb2d001a80;  alias, 1 drivers
S_0x55fb2cd264a0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd260e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd266a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd29690_0 .net "S", 1 0, L_0x55fb2d001a80;  alias, 1 drivers
v0x55fb2cd29770_0 .net "a", 1 0, L_0x55fb2cff06f0;  alias, 1 drivers
v0x55fb2cd29850_0 .net "b", 1 0, L_0x55fb2d000bc0;  alias, 1 drivers
v0x55fb2cd29910_0 .net "carin", 1 0, L_0x55fb2d001bb0;  1 drivers
v0x55fb2cd299f0_0 .net "cin", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd29b30_0 .net "cout", 0 0, L_0x55fb2d001c50;  alias, 1 drivers
L_0x55fb2d001140 .part L_0x55fb2cff06f0, 1, 1;
L_0x55fb2d001270 .part L_0x55fb2d000bc0, 1, 1;
L_0x55fb2d0013a0 .part L_0x55fb2d001bb0, 0, 1;
L_0x55fb2d001790 .part L_0x55fb2cff06f0, 0, 1;
L_0x55fb2d0018c0 .part L_0x55fb2d000bc0, 0, 1;
L_0x55fb2d001a80 .concat8 [ 1 1 0 0], L_0x55fb2d0015b0, L_0x55fb2d000f60;
L_0x55fb2d001bb0 .concat8 [ 1 1 0 0], L_0x55fb2d001720, L_0x55fb2d0010d0;
L_0x55fb2d001c50 .part L_0x55fb2d001bb0, 1, 1;
S_0x55fb2cd26820 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd264a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d001720 .functor OR 1, L_0x55fb2d001540, L_0x55fb2d0016b0, C4<0>, C4<0>;
v0x55fb2cd27770_0 .net "S", 0 0, L_0x55fb2d0015b0;  1 drivers
v0x55fb2cd27830_0 .net "a", 0 0, L_0x55fb2d001790;  1 drivers
v0x55fb2cd27900_0 .net "b", 0 0, L_0x55fb2d0018c0;  1 drivers
v0x55fb2cd27a00_0 .net "c_1", 0 0, L_0x55fb2d001540;  1 drivers
v0x55fb2cd27ad0_0 .net "c_2", 0 0, L_0x55fb2d0016b0;  1 drivers
v0x55fb2cd27bc0_0 .net "cin", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd27c90_0 .net "cout", 0 0, L_0x55fb2d001720;  1 drivers
v0x55fb2cd27d30_0 .net "h_1_out", 0 0, L_0x55fb2d0014d0;  1 drivers
S_0x55fb2cd26ad0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd26820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0014d0 .functor XOR 1, L_0x55fb2d001790, L_0x55fb2d0018c0, C4<0>, C4<0>;
L_0x55fb2d001540 .functor AND 1, L_0x55fb2d001790, L_0x55fb2d0018c0, C4<1>, C4<1>;
v0x55fb2cd26d70_0 .net "S", 0 0, L_0x55fb2d0014d0;  alias, 1 drivers
v0x55fb2cd26e50_0 .net "a", 0 0, L_0x55fb2d001790;  alias, 1 drivers
v0x55fb2cd26f10_0 .net "b", 0 0, L_0x55fb2d0018c0;  alias, 1 drivers
v0x55fb2cd26fe0_0 .net "cout", 0 0, L_0x55fb2d001540;  alias, 1 drivers
S_0x55fb2cd27150 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd26820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0015b0 .functor XOR 1, L_0x55fb2d0014d0, L_0x7fd0c513a8a8, C4<0>, C4<0>;
L_0x55fb2d0016b0 .functor AND 1, L_0x55fb2d0014d0, L_0x7fd0c513a8a8, C4<1>, C4<1>;
v0x55fb2cd273c0_0 .net "S", 0 0, L_0x55fb2d0015b0;  alias, 1 drivers
v0x55fb2cd27480_0 .net "a", 0 0, L_0x55fb2d0014d0;  alias, 1 drivers
v0x55fb2cd27570_0 .net "b", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd27640_0 .net "cout", 0 0, L_0x55fb2d0016b0;  alias, 1 drivers
S_0x55fb2cd27e20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd264a0;
 .timescale 0 0;
P_0x55fb2cd28020 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd280e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd27e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0010d0 .functor OR 1, L_0x55fb2d000ef0, L_0x55fb2d001060, C4<0>, C4<0>;
v0x55fb2cd28fe0_0 .net "S", 0 0, L_0x55fb2d000f60;  1 drivers
v0x55fb2cd290a0_0 .net "a", 0 0, L_0x55fb2d001140;  1 drivers
v0x55fb2cd29170_0 .net "b", 0 0, L_0x55fb2d001270;  1 drivers
v0x55fb2cd29270_0 .net "c_1", 0 0, L_0x55fb2d000ef0;  1 drivers
v0x55fb2cd29340_0 .net "c_2", 0 0, L_0x55fb2d001060;  1 drivers
v0x55fb2cd29430_0 .net "cin", 0 0, L_0x55fb2d0013a0;  1 drivers
v0x55fb2cd29500_0 .net "cout", 0 0, L_0x55fb2d0010d0;  1 drivers
v0x55fb2cd295a0_0 .net "h_1_out", 0 0, L_0x55fb2d000e80;  1 drivers
S_0x55fb2cd28340 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd280e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d000e80 .functor XOR 1, L_0x55fb2d001140, L_0x55fb2d001270, C4<0>, C4<0>;
L_0x55fb2d000ef0 .functor AND 1, L_0x55fb2d001140, L_0x55fb2d001270, C4<1>, C4<1>;
v0x55fb2cd285e0_0 .net "S", 0 0, L_0x55fb2d000e80;  alias, 1 drivers
v0x55fb2cd286c0_0 .net "a", 0 0, L_0x55fb2d001140;  alias, 1 drivers
v0x55fb2cd28780_0 .net "b", 0 0, L_0x55fb2d001270;  alias, 1 drivers
v0x55fb2cd28850_0 .net "cout", 0 0, L_0x55fb2d000ef0;  alias, 1 drivers
S_0x55fb2cd289c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd280e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d000f60 .functor XOR 1, L_0x55fb2d000e80, L_0x55fb2d0013a0, C4<0>, C4<0>;
L_0x55fb2d001060 .functor AND 1, L_0x55fb2d000e80, L_0x55fb2d0013a0, C4<1>, C4<1>;
v0x55fb2cd28c30_0 .net "S", 0 0, L_0x55fb2d000f60;  alias, 1 drivers
v0x55fb2cd28cf0_0 .net "a", 0 0, L_0x55fb2d000e80;  alias, 1 drivers
v0x55fb2cd28de0_0 .net "b", 0 0, L_0x55fb2d0013a0;  alias, 1 drivers
v0x55fb2cd28eb0_0 .net "cout", 0 0, L_0x55fb2d001060;  alias, 1 drivers
S_0x55fb2cd2a2d0 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd2a500 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513dab8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d001cf0 .functor XOR 2, L_0x7fd0c513dab8, L_0x55fb2cff0af0, C4<00>, C4<00>;
v0x55fb2cd2dd40_0 .net *"_ivl_0", 1 0, L_0x7fd0c513dab8;  1 drivers
v0x55fb2cd2de40_0 .net "a", 1 0, L_0x55fb2cff09c0;  alias, 1 drivers
v0x55fb2cd2df00_0 .net "a_or_s", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd2dfd0_0 .net "b", 1 0, L_0x55fb2cff0af0;  alias, 1 drivers
v0x55fb2cd2e070_0 .net "cout", 0 0, L_0x55fb2d002b30;  alias, 1 drivers
v0x55fb2cd2e160_0 .net "input_b", 1 0, L_0x55fb2d001cf0;  1 drivers
v0x55fb2cd2e230_0 .net "out", 1 0, L_0x55fb2d002960;  alias, 1 drivers
S_0x55fb2cd2a620 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd2a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd2a820 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd2d790_0 .net "S", 1 0, L_0x55fb2d002960;  alias, 1 drivers
v0x55fb2cd2d870_0 .net "a", 1 0, L_0x55fb2cff09c0;  alias, 1 drivers
v0x55fb2cd2d950_0 .net "b", 1 0, L_0x55fb2d001cf0;  alias, 1 drivers
v0x55fb2cd2da10_0 .net "carin", 1 0, L_0x55fb2d002a90;  1 drivers
v0x55fb2cd2daf0_0 .net "cin", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd2dbe0_0 .net "cout", 0 0, L_0x55fb2d002b30;  alias, 1 drivers
L_0x55fb2d002020 .part L_0x55fb2cff09c0, 1, 1;
L_0x55fb2d002150 .part L_0x55fb2d001cf0, 1, 1;
L_0x55fb2d002280 .part L_0x55fb2d002a90, 0, 1;
L_0x55fb2d002670 .part L_0x55fb2cff09c0, 0, 1;
L_0x55fb2d0027a0 .part L_0x55fb2d001cf0, 0, 1;
L_0x55fb2d002960 .concat8 [ 1 1 0 0], L_0x55fb2d002490, L_0x55fb2d001e40;
L_0x55fb2d002a90 .concat8 [ 1 1 0 0], L_0x55fb2d002600, L_0x55fb2d001fb0;
L_0x55fb2d002b30 .part L_0x55fb2d002a90, 1, 1;
S_0x55fb2cd2a9a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd2a620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d002600 .functor OR 1, L_0x55fb2d002420, L_0x55fb2d002590, C4<0>, C4<0>;
v0x55fb2cd2b8d0_0 .net "S", 0 0, L_0x55fb2d002490;  1 drivers
v0x55fb2cd2b990_0 .net "a", 0 0, L_0x55fb2d002670;  1 drivers
v0x55fb2cd2ba60_0 .net "b", 0 0, L_0x55fb2d0027a0;  1 drivers
v0x55fb2cd2bb60_0 .net "c_1", 0 0, L_0x55fb2d002420;  1 drivers
v0x55fb2cd2bc30_0 .net "c_2", 0 0, L_0x55fb2d002590;  1 drivers
v0x55fb2cd2bcd0_0 .net "cin", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd2bd70_0 .net "cout", 0 0, L_0x55fb2d002600;  1 drivers
v0x55fb2cd2be10_0 .net "h_1_out", 0 0, L_0x55fb2d0023b0;  1 drivers
S_0x55fb2cd2ac50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd2a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0023b0 .functor XOR 1, L_0x55fb2d002670, L_0x55fb2d0027a0, C4<0>, C4<0>;
L_0x55fb2d002420 .functor AND 1, L_0x55fb2d002670, L_0x55fb2d0027a0, C4<1>, C4<1>;
v0x55fb2cd2aef0_0 .net "S", 0 0, L_0x55fb2d0023b0;  alias, 1 drivers
v0x55fb2cd2afd0_0 .net "a", 0 0, L_0x55fb2d002670;  alias, 1 drivers
v0x55fb2cd2b090_0 .net "b", 0 0, L_0x55fb2d0027a0;  alias, 1 drivers
v0x55fb2cd2b160_0 .net "cout", 0 0, L_0x55fb2d002420;  alias, 1 drivers
S_0x55fb2cd2b2d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd2a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d002490 .functor XOR 1, L_0x55fb2d0023b0, L_0x7fd0c513a8a8, C4<0>, C4<0>;
L_0x55fb2d002590 .functor AND 1, L_0x55fb2d0023b0, L_0x7fd0c513a8a8, C4<1>, C4<1>;
v0x55fb2cd2b540_0 .net "S", 0 0, L_0x55fb2d002490;  alias, 1 drivers
v0x55fb2cd2b600_0 .net "a", 0 0, L_0x55fb2d0023b0;  alias, 1 drivers
v0x55fb2cd2b6f0_0 .net "b", 0 0, L_0x7fd0c513a8a8;  alias, 1 drivers
v0x55fb2cd2b7c0_0 .net "cout", 0 0, L_0x55fb2d002590;  alias, 1 drivers
S_0x55fb2cd2bf00 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd2a620;
 .timescale 0 0;
P_0x55fb2cd2c120 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd2c1e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd2bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d001fb0 .functor OR 1, L_0x55fb2d001dd0, L_0x55fb2d001f40, C4<0>, C4<0>;
v0x55fb2cd2d0e0_0 .net "S", 0 0, L_0x55fb2d001e40;  1 drivers
v0x55fb2cd2d1a0_0 .net "a", 0 0, L_0x55fb2d002020;  1 drivers
v0x55fb2cd2d270_0 .net "b", 0 0, L_0x55fb2d002150;  1 drivers
v0x55fb2cd2d370_0 .net "c_1", 0 0, L_0x55fb2d001dd0;  1 drivers
v0x55fb2cd2d440_0 .net "c_2", 0 0, L_0x55fb2d001f40;  1 drivers
v0x55fb2cd2d530_0 .net "cin", 0 0, L_0x55fb2d002280;  1 drivers
v0x55fb2cd2d600_0 .net "cout", 0 0, L_0x55fb2d001fb0;  1 drivers
v0x55fb2cd2d6a0_0 .net "h_1_out", 0 0, L_0x55fb2d001d60;  1 drivers
S_0x55fb2cd2c440 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd2c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d001d60 .functor XOR 1, L_0x55fb2d002020, L_0x55fb2d002150, C4<0>, C4<0>;
L_0x55fb2d001dd0 .functor AND 1, L_0x55fb2d002020, L_0x55fb2d002150, C4<1>, C4<1>;
v0x55fb2cd2c6e0_0 .net "S", 0 0, L_0x55fb2d001d60;  alias, 1 drivers
v0x55fb2cd2c7c0_0 .net "a", 0 0, L_0x55fb2d002020;  alias, 1 drivers
v0x55fb2cd2c880_0 .net "b", 0 0, L_0x55fb2d002150;  alias, 1 drivers
v0x55fb2cd2c950_0 .net "cout", 0 0, L_0x55fb2d001dd0;  alias, 1 drivers
S_0x55fb2cd2cac0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd2c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d001e40 .functor XOR 1, L_0x55fb2d001d60, L_0x55fb2d002280, C4<0>, C4<0>;
L_0x55fb2d001f40 .functor AND 1, L_0x55fb2d001d60, L_0x55fb2d002280, C4<1>, C4<1>;
v0x55fb2cd2cd30_0 .net "S", 0 0, L_0x55fb2d001e40;  alias, 1 drivers
v0x55fb2cd2cdf0_0 .net "a", 0 0, L_0x55fb2d001d60;  alias, 1 drivers
v0x55fb2cd2cee0_0 .net "b", 0 0, L_0x55fb2d002280;  alias, 1 drivers
v0x55fb2cd2cfb0_0 .net "cout", 0 0, L_0x55fb2d001f40;  alias, 1 drivers
S_0x55fb2cd2e3b0 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd2e590 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2cd3a8a0_0 .net "S", 7 0, L_0x55fb2d016030;  alias, 1 drivers
v0x55fb2cd3a980_0 .net8 "a", 7 0, RS_0x7fd0c51b7638;  alias, 2 drivers
v0x55fb2cd3aa60_0 .net8 "b", 7 0, RS_0x7fd0c51b7668;  alias, 2 drivers
v0x55fb2cd3ab20_0 .net "carin", 7 0, L_0x55fb2d015ee0;  1 drivers
v0x55fb2cd3ac00_0 .net "cin", 0 0, L_0x55fb2d011c40;  alias, 1 drivers
v0x55fb2cd3acf0_0 .net "cout", 0 0, L_0x55fb2d016580;  alias, 1 drivers
L_0x55fb2d012450 .part RS_0x7fd0c51b7638, 1, 1;
L_0x55fb2d012610 .part RS_0x7fd0c51b7668, 1, 1;
L_0x55fb2d0127d0 .part L_0x55fb2d015ee0, 0, 1;
L_0x55fb2d012c20 .part RS_0x7fd0c51b7638, 2, 1;
L_0x55fb2d012d50 .part RS_0x7fd0c51b7668, 2, 1;
L_0x55fb2d012e80 .part L_0x55fb2d015ee0, 1, 1;
L_0x55fb2d013480 .part RS_0x7fd0c51b7638, 3, 1;
L_0x55fb2d0135b0 .part RS_0x7fd0c51b7668, 3, 1;
L_0x55fb2d013730 .part L_0x55fb2d015ee0, 2, 1;
L_0x55fb2d013ca0 .part RS_0x7fd0c51b7638, 4, 1;
L_0x55fb2d013dd0 .part RS_0x7fd0c51b7668, 4, 1;
L_0x55fb2d013f00 .part L_0x55fb2d015ee0, 3, 1;
L_0x55fb2d0144d0 .part RS_0x7fd0c51b7638, 5, 1;
L_0x55fb2d014710 .part RS_0x7fd0c51b7668, 5, 1;
L_0x55fb2d0148c0 .part L_0x55fb2d015ee0, 4, 1;
L_0x55fb2d014d30 .part RS_0x7fd0c51b7638, 6, 1;
L_0x55fb2d014ef0 .part RS_0x7fd0c51b7668, 6, 1;
L_0x55fb2d015020 .part L_0x55fb2d015ee0, 5, 1;
L_0x55fb2d0155a0 .part RS_0x7fd0c51b7638, 7, 1;
L_0x55fb2d0156d0 .part RS_0x7fd0c51b7668, 7, 1;
L_0x55fb2d015150 .part L_0x55fb2d015ee0, 6, 1;
L_0x55fb2d015e40 .part RS_0x7fd0c51b7638, 0, 1;
L_0x55fb2d015800 .part RS_0x7fd0c51b7668, 0, 1;
LS_0x55fb2d016030_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d015a80, L_0x55fb2d0121d0, L_0x55fb2d0129e0, L_0x55fb2d013180;
LS_0x55fb2d016030_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d0139a0, L_0x55fb2d014270, L_0x55fb2d014a30, L_0x55fb2d015330;
L_0x55fb2d016030 .concat8 [ 4 4 0 0], LS_0x55fb2d016030_0_0, LS_0x55fb2d016030_0_4;
LS_0x55fb2d015ee0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d015db0, L_0x55fb2d0123e0, L_0x55fb2d012b90, L_0x55fb2d0133f0;
LS_0x55fb2d015ee0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d013c10, L_0x55fb2d014440, L_0x55fb2d014ca0, L_0x55fb2d015510;
L_0x55fb2d015ee0 .concat8 [ 4 4 0 0], LS_0x55fb2d015ee0_0_0, LS_0x55fb2d015ee0_0_4;
L_0x55fb2d016580 .part L_0x55fb2d015ee0, 7, 1;
S_0x55fb2cd2e770 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d015db0 .functor OR 1, L_0x55fb2d0159f0, L_0x55fb2d015c10, C4<0>, C4<0>;
v0x55fb2cd2f6c0_0 .net "S", 0 0, L_0x55fb2d015a80;  1 drivers
v0x55fb2cd2f780_0 .net "a", 0 0, L_0x55fb2d015e40;  1 drivers
v0x55fb2cd2f850_0 .net "b", 0 0, L_0x55fb2d015800;  1 drivers
v0x55fb2cd2f950_0 .net "c_1", 0 0, L_0x55fb2d0159f0;  1 drivers
v0x55fb2cd2fa20_0 .net "c_2", 0 0, L_0x55fb2d015c10;  1 drivers
v0x55fb2cd2fb10_0 .net "cin", 0 0, L_0x55fb2d011c40;  alias, 1 drivers
v0x55fb2cd2fbb0_0 .net "cout", 0 0, L_0x55fb2d015db0;  1 drivers
v0x55fb2cd2fc50_0 .net "h_1_out", 0 0, L_0x55fb2d015940;  1 drivers
S_0x55fb2cd2ea20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd2e770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d015940 .functor XOR 1, L_0x55fb2d015e40, L_0x55fb2d015800, C4<0>, C4<0>;
L_0x55fb2d0159f0 .functor AND 1, L_0x55fb2d015e40, L_0x55fb2d015800, C4<1>, C4<1>;
v0x55fb2cd2ecc0_0 .net "S", 0 0, L_0x55fb2d015940;  alias, 1 drivers
v0x55fb2cd2eda0_0 .net "a", 0 0, L_0x55fb2d015e40;  alias, 1 drivers
v0x55fb2cd2ee60_0 .net "b", 0 0, L_0x55fb2d015800;  alias, 1 drivers
v0x55fb2cd2ef30_0 .net "cout", 0 0, L_0x55fb2d0159f0;  alias, 1 drivers
S_0x55fb2cd2f0a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd2e770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d015a80 .functor XOR 1, L_0x55fb2d015940, L_0x55fb2d011c40, C4<0>, C4<0>;
L_0x55fb2d015c10 .functor AND 1, L_0x55fb2d015940, L_0x55fb2d011c40, C4<1>, C4<1>;
v0x55fb2cd2f310_0 .net "S", 0 0, L_0x55fb2d015a80;  alias, 1 drivers
v0x55fb2cd2f3d0_0 .net "a", 0 0, L_0x55fb2d015940;  alias, 1 drivers
v0x55fb2cd2f4c0_0 .net "b", 0 0, L_0x55fb2d011c40;  alias, 1 drivers
v0x55fb2cd2f5e0_0 .net "cout", 0 0, L_0x55fb2d015c10;  alias, 1 drivers
S_0x55fb2cd2fd40 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd2ff60 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd30020 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd2fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0123e0 .functor OR 1, L_0x55fb2d012110, L_0x55fb2d012320, C4<0>, C4<0>;
v0x55fb2cd30f20_0 .net "S", 0 0, L_0x55fb2d0121d0;  1 drivers
v0x55fb2cd30fe0_0 .net "a", 0 0, L_0x55fb2d012450;  1 drivers
v0x55fb2cd310b0_0 .net "b", 0 0, L_0x55fb2d012610;  1 drivers
v0x55fb2cd311b0_0 .net "c_1", 0 0, L_0x55fb2d012110;  1 drivers
v0x55fb2cd31280_0 .net "c_2", 0 0, L_0x55fb2d012320;  1 drivers
v0x55fb2cd31370_0 .net "cin", 0 0, L_0x55fb2d0127d0;  1 drivers
v0x55fb2cd31440_0 .net "cout", 0 0, L_0x55fb2d0123e0;  1 drivers
v0x55fb2cd314e0_0 .net "h_1_out", 0 0, L_0x55fb2d012050;  1 drivers
S_0x55fb2cd30280 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd30020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d012050 .functor XOR 1, L_0x55fb2d012450, L_0x55fb2d012610, C4<0>, C4<0>;
L_0x55fb2d012110 .functor AND 1, L_0x55fb2d012450, L_0x55fb2d012610, C4<1>, C4<1>;
v0x55fb2cd30520_0 .net "S", 0 0, L_0x55fb2d012050;  alias, 1 drivers
v0x55fb2cd30600_0 .net "a", 0 0, L_0x55fb2d012450;  alias, 1 drivers
v0x55fb2cd306c0_0 .net "b", 0 0, L_0x55fb2d012610;  alias, 1 drivers
v0x55fb2cd30790_0 .net "cout", 0 0, L_0x55fb2d012110;  alias, 1 drivers
S_0x55fb2cd30900 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd30020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0121d0 .functor XOR 1, L_0x55fb2d012050, L_0x55fb2d0127d0, C4<0>, C4<0>;
L_0x55fb2d012320 .functor AND 1, L_0x55fb2d012050, L_0x55fb2d0127d0, C4<1>, C4<1>;
v0x55fb2cd30b70_0 .net "S", 0 0, L_0x55fb2d0121d0;  alias, 1 drivers
v0x55fb2cd30c30_0 .net "a", 0 0, L_0x55fb2d012050;  alias, 1 drivers
v0x55fb2cd30d20_0 .net "b", 0 0, L_0x55fb2d0127d0;  alias, 1 drivers
v0x55fb2cd30df0_0 .net "cout", 0 0, L_0x55fb2d012320;  alias, 1 drivers
S_0x55fb2cd315d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd317b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd31870 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd315d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d012b90 .functor OR 1, L_0x55fb2d012970, L_0x55fb2d012b00, C4<0>, C4<0>;
v0x55fb2cd327a0_0 .net "S", 0 0, L_0x55fb2d0129e0;  1 drivers
v0x55fb2cd32860_0 .net "a", 0 0, L_0x55fb2d012c20;  1 drivers
v0x55fb2cd32930_0 .net "b", 0 0, L_0x55fb2d012d50;  1 drivers
v0x55fb2cd32a30_0 .net "c_1", 0 0, L_0x55fb2d012970;  1 drivers
v0x55fb2cd32b00_0 .net "c_2", 0 0, L_0x55fb2d012b00;  1 drivers
v0x55fb2cd32bf0_0 .net "cin", 0 0, L_0x55fb2d012e80;  1 drivers
v0x55fb2cd32cc0_0 .net "cout", 0 0, L_0x55fb2d012b90;  1 drivers
v0x55fb2cd32d60_0 .net "h_1_out", 0 0, L_0x55fb2d012900;  1 drivers
S_0x55fb2cd31b00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd31870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d012900 .functor XOR 1, L_0x55fb2d012c20, L_0x55fb2d012d50, C4<0>, C4<0>;
L_0x55fb2d012970 .functor AND 1, L_0x55fb2d012c20, L_0x55fb2d012d50, C4<1>, C4<1>;
v0x55fb2cd31da0_0 .net "S", 0 0, L_0x55fb2d012900;  alias, 1 drivers
v0x55fb2cd31e80_0 .net "a", 0 0, L_0x55fb2d012c20;  alias, 1 drivers
v0x55fb2cd31f40_0 .net "b", 0 0, L_0x55fb2d012d50;  alias, 1 drivers
v0x55fb2cd32010_0 .net "cout", 0 0, L_0x55fb2d012970;  alias, 1 drivers
S_0x55fb2cd32180 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd31870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0129e0 .functor XOR 1, L_0x55fb2d012900, L_0x55fb2d012e80, C4<0>, C4<0>;
L_0x55fb2d012b00 .functor AND 1, L_0x55fb2d012900, L_0x55fb2d012e80, C4<1>, C4<1>;
v0x55fb2cd323f0_0 .net "S", 0 0, L_0x55fb2d0129e0;  alias, 1 drivers
v0x55fb2cd324b0_0 .net "a", 0 0, L_0x55fb2d012900;  alias, 1 drivers
v0x55fb2cd325a0_0 .net "b", 0 0, L_0x55fb2d012e80;  alias, 1 drivers
v0x55fb2cd32670_0 .net "cout", 0 0, L_0x55fb2d012b00;  alias, 1 drivers
S_0x55fb2cd32e50 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd33030 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd33110 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd32e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0133f0 .functor OR 1, L_0x55fb2d0130a0, L_0x55fb2d013310, C4<0>, C4<0>;
v0x55fb2cd34010_0 .net "S", 0 0, L_0x55fb2d013180;  1 drivers
v0x55fb2cd340d0_0 .net "a", 0 0, L_0x55fb2d013480;  1 drivers
v0x55fb2cd341a0_0 .net "b", 0 0, L_0x55fb2d0135b0;  1 drivers
v0x55fb2cd342a0_0 .net "c_1", 0 0, L_0x55fb2d0130a0;  1 drivers
v0x55fb2cd34370_0 .net "c_2", 0 0, L_0x55fb2d013310;  1 drivers
v0x55fb2cd34460_0 .net "cin", 0 0, L_0x55fb2d013730;  1 drivers
v0x55fb2cd34530_0 .net "cout", 0 0, L_0x55fb2d0133f0;  1 drivers
v0x55fb2cd345d0_0 .net "h_1_out", 0 0, L_0x55fb2d012ff0;  1 drivers
S_0x55fb2cd33370 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd33110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d012ff0 .functor XOR 1, L_0x55fb2d013480, L_0x55fb2d0135b0, C4<0>, C4<0>;
L_0x55fb2d0130a0 .functor AND 1, L_0x55fb2d013480, L_0x55fb2d0135b0, C4<1>, C4<1>;
v0x55fb2cd33610_0 .net "S", 0 0, L_0x55fb2d012ff0;  alias, 1 drivers
v0x55fb2cd336f0_0 .net "a", 0 0, L_0x55fb2d013480;  alias, 1 drivers
v0x55fb2cd337b0_0 .net "b", 0 0, L_0x55fb2d0135b0;  alias, 1 drivers
v0x55fb2cd33880_0 .net "cout", 0 0, L_0x55fb2d0130a0;  alias, 1 drivers
S_0x55fb2cd339f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd33110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d013180 .functor XOR 1, L_0x55fb2d012ff0, L_0x55fb2d013730, C4<0>, C4<0>;
L_0x55fb2d013310 .functor AND 1, L_0x55fb2d012ff0, L_0x55fb2d013730, C4<1>, C4<1>;
v0x55fb2cd33c60_0 .net "S", 0 0, L_0x55fb2d013180;  alias, 1 drivers
v0x55fb2cd33d20_0 .net "a", 0 0, L_0x55fb2d012ff0;  alias, 1 drivers
v0x55fb2cd33e10_0 .net "b", 0 0, L_0x55fb2d013730;  alias, 1 drivers
v0x55fb2cd33ee0_0 .net "cout", 0 0, L_0x55fb2d013310;  alias, 1 drivers
S_0x55fb2cd346c0 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd348f0 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cd349d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd346c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d013c10 .functor OR 1, L_0x55fb2d013910, L_0x55fb2d013b30, C4<0>, C4<0>;
v0x55fb2cd358a0_0 .net "S", 0 0, L_0x55fb2d0139a0;  1 drivers
v0x55fb2cd35960_0 .net "a", 0 0, L_0x55fb2d013ca0;  1 drivers
v0x55fb2cd35a30_0 .net "b", 0 0, L_0x55fb2d013dd0;  1 drivers
v0x55fb2cd35b30_0 .net "c_1", 0 0, L_0x55fb2d013910;  1 drivers
v0x55fb2cd35c00_0 .net "c_2", 0 0, L_0x55fb2d013b30;  1 drivers
v0x55fb2cd35cf0_0 .net "cin", 0 0, L_0x55fb2d013f00;  1 drivers
v0x55fb2cd35dc0_0 .net "cout", 0 0, L_0x55fb2d013c10;  1 drivers
v0x55fb2cd35e60_0 .net "h_1_out", 0 0, L_0x55fb2d013860;  1 drivers
S_0x55fb2cd34c30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd349d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d013860 .functor XOR 1, L_0x55fb2d013ca0, L_0x55fb2d013dd0, C4<0>, C4<0>;
L_0x55fb2d013910 .functor AND 1, L_0x55fb2d013ca0, L_0x55fb2d013dd0, C4<1>, C4<1>;
v0x55fb2cd34ea0_0 .net "S", 0 0, L_0x55fb2d013860;  alias, 1 drivers
v0x55fb2cd34f80_0 .net "a", 0 0, L_0x55fb2d013ca0;  alias, 1 drivers
v0x55fb2cd35040_0 .net "b", 0 0, L_0x55fb2d013dd0;  alias, 1 drivers
v0x55fb2cd35110_0 .net "cout", 0 0, L_0x55fb2d013910;  alias, 1 drivers
S_0x55fb2cd35280 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd349d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0139a0 .functor XOR 1, L_0x55fb2d013860, L_0x55fb2d013f00, C4<0>, C4<0>;
L_0x55fb2d013b30 .functor AND 1, L_0x55fb2d013860, L_0x55fb2d013f00, C4<1>, C4<1>;
v0x55fb2cd354f0_0 .net "S", 0 0, L_0x55fb2d0139a0;  alias, 1 drivers
v0x55fb2cd355b0_0 .net "a", 0 0, L_0x55fb2d013860;  alias, 1 drivers
v0x55fb2cd356a0_0 .net "b", 0 0, L_0x55fb2d013f00;  alias, 1 drivers
v0x55fb2cd35770_0 .net "cout", 0 0, L_0x55fb2d013b30;  alias, 1 drivers
S_0x55fb2cd35f50 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd36130 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cd36210 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd35f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d014440 .functor OR 1, L_0x55fb2d0141e0, L_0x55fb2d0143b0, C4<0>, C4<0>;
v0x55fb2cd37110_0 .net "S", 0 0, L_0x55fb2d014270;  1 drivers
v0x55fb2cd371d0_0 .net "a", 0 0, L_0x55fb2d0144d0;  1 drivers
v0x55fb2cd372a0_0 .net "b", 0 0, L_0x55fb2d014710;  1 drivers
v0x55fb2cd373a0_0 .net "c_1", 0 0, L_0x55fb2d0141e0;  1 drivers
v0x55fb2cd37470_0 .net "c_2", 0 0, L_0x55fb2d0143b0;  1 drivers
v0x55fb2cd37560_0 .net "cin", 0 0, L_0x55fb2d0148c0;  1 drivers
v0x55fb2cd37630_0 .net "cout", 0 0, L_0x55fb2d014440;  1 drivers
v0x55fb2cd376d0_0 .net "h_1_out", 0 0, L_0x55fb2d014130;  1 drivers
S_0x55fb2cd36470 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd36210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d014130 .functor XOR 1, L_0x55fb2d0144d0, L_0x55fb2d014710, C4<0>, C4<0>;
L_0x55fb2d0141e0 .functor AND 1, L_0x55fb2d0144d0, L_0x55fb2d014710, C4<1>, C4<1>;
v0x55fb2cd36710_0 .net "S", 0 0, L_0x55fb2d014130;  alias, 1 drivers
v0x55fb2cd367f0_0 .net "a", 0 0, L_0x55fb2d0144d0;  alias, 1 drivers
v0x55fb2cd368b0_0 .net "b", 0 0, L_0x55fb2d014710;  alias, 1 drivers
v0x55fb2cd36980_0 .net "cout", 0 0, L_0x55fb2d0141e0;  alias, 1 drivers
S_0x55fb2cd36af0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd36210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d014270 .functor XOR 1, L_0x55fb2d014130, L_0x55fb2d0148c0, C4<0>, C4<0>;
L_0x55fb2d0143b0 .functor AND 1, L_0x55fb2d014130, L_0x55fb2d0148c0, C4<1>, C4<1>;
v0x55fb2cd36d60_0 .net "S", 0 0, L_0x55fb2d014270;  alias, 1 drivers
v0x55fb2cd36e20_0 .net "a", 0 0, L_0x55fb2d014130;  alias, 1 drivers
v0x55fb2cd36f10_0 .net "b", 0 0, L_0x55fb2d0148c0;  alias, 1 drivers
v0x55fb2cd36fe0_0 .net "cout", 0 0, L_0x55fb2d0143b0;  alias, 1 drivers
S_0x55fb2cd377c0 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd379a0 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cd37a80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d014ca0 .functor OR 1, L_0x55fb2d0149a0, L_0x55fb2d014bc0, C4<0>, C4<0>;
v0x55fb2cd38980_0 .net "S", 0 0, L_0x55fb2d014a30;  1 drivers
v0x55fb2cd38a40_0 .net "a", 0 0, L_0x55fb2d014d30;  1 drivers
v0x55fb2cd38b10_0 .net "b", 0 0, L_0x55fb2d014ef0;  1 drivers
v0x55fb2cd38c10_0 .net "c_1", 0 0, L_0x55fb2d0149a0;  1 drivers
v0x55fb2cd38ce0_0 .net "c_2", 0 0, L_0x55fb2d014bc0;  1 drivers
v0x55fb2cd38dd0_0 .net "cin", 0 0, L_0x55fb2d015020;  1 drivers
v0x55fb2cd38ea0_0 .net "cout", 0 0, L_0x55fb2d014ca0;  1 drivers
v0x55fb2cd38f40_0 .net "h_1_out", 0 0, L_0x55fb2d0140c0;  1 drivers
S_0x55fb2cd37ce0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd37a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0140c0 .functor XOR 1, L_0x55fb2d014d30, L_0x55fb2d014ef0, C4<0>, C4<0>;
L_0x55fb2d0149a0 .functor AND 1, L_0x55fb2d014d30, L_0x55fb2d014ef0, C4<1>, C4<1>;
v0x55fb2cd37f80_0 .net "S", 0 0, L_0x55fb2d0140c0;  alias, 1 drivers
v0x55fb2cd38060_0 .net "a", 0 0, L_0x55fb2d014d30;  alias, 1 drivers
v0x55fb2cd38120_0 .net "b", 0 0, L_0x55fb2d014ef0;  alias, 1 drivers
v0x55fb2cd381f0_0 .net "cout", 0 0, L_0x55fb2d0149a0;  alias, 1 drivers
S_0x55fb2cd38360 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd37a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d014a30 .functor XOR 1, L_0x55fb2d0140c0, L_0x55fb2d015020, C4<0>, C4<0>;
L_0x55fb2d014bc0 .functor AND 1, L_0x55fb2d0140c0, L_0x55fb2d015020, C4<1>, C4<1>;
v0x55fb2cd385d0_0 .net "S", 0 0, L_0x55fb2d014a30;  alias, 1 drivers
v0x55fb2cd38690_0 .net "a", 0 0, L_0x55fb2d0140c0;  alias, 1 drivers
v0x55fb2cd38780_0 .net "b", 0 0, L_0x55fb2d015020;  alias, 1 drivers
v0x55fb2cd38850_0 .net "cout", 0 0, L_0x55fb2d014bc0;  alias, 1 drivers
S_0x55fb2cd39030 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cd2e3b0;
 .timescale 0 0;
P_0x55fb2cd39210 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cd392f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd39030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d015510 .functor OR 1, L_0x55fb2d0152a0, L_0x55fb2d015430, C4<0>, C4<0>;
v0x55fb2cd3a1f0_0 .net "S", 0 0, L_0x55fb2d015330;  1 drivers
v0x55fb2cd3a2b0_0 .net "a", 0 0, L_0x55fb2d0155a0;  1 drivers
v0x55fb2cd3a380_0 .net "b", 0 0, L_0x55fb2d0156d0;  1 drivers
v0x55fb2cd3a480_0 .net "c_1", 0 0, L_0x55fb2d0152a0;  1 drivers
v0x55fb2cd3a550_0 .net "c_2", 0 0, L_0x55fb2d015430;  1 drivers
v0x55fb2cd3a640_0 .net "cin", 0 0, L_0x55fb2d015150;  1 drivers
v0x55fb2cd3a710_0 .net "cout", 0 0, L_0x55fb2d015510;  1 drivers
v0x55fb2cd3a7b0_0 .net "h_1_out", 0 0, L_0x55fb2d0151f0;  1 drivers
S_0x55fb2cd39550 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd392f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0151f0 .functor XOR 1, L_0x55fb2d0155a0, L_0x55fb2d0156d0, C4<0>, C4<0>;
L_0x55fb2d0152a0 .functor AND 1, L_0x55fb2d0155a0, L_0x55fb2d0156d0, C4<1>, C4<1>;
v0x55fb2cd397f0_0 .net "S", 0 0, L_0x55fb2d0151f0;  alias, 1 drivers
v0x55fb2cd398d0_0 .net "a", 0 0, L_0x55fb2d0155a0;  alias, 1 drivers
v0x55fb2cd39990_0 .net "b", 0 0, L_0x55fb2d0156d0;  alias, 1 drivers
v0x55fb2cd39a60_0 .net "cout", 0 0, L_0x55fb2d0152a0;  alias, 1 drivers
S_0x55fb2cd39bd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd392f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d015330 .functor XOR 1, L_0x55fb2d0151f0, L_0x55fb2d015150, C4<0>, C4<0>;
L_0x55fb2d015430 .functor AND 1, L_0x55fb2d0151f0, L_0x55fb2d015150, C4<1>, C4<1>;
v0x55fb2cd39e40_0 .net "S", 0 0, L_0x55fb2d015330;  alias, 1 drivers
v0x55fb2cd39f00_0 .net "a", 0 0, L_0x55fb2d0151f0;  alias, 1 drivers
v0x55fb2cd39ff0_0 .net "b", 0 0, L_0x55fb2d015150;  alias, 1 drivers
v0x55fb2cd3a0c0_0 .net "cout", 0 0, L_0x55fb2d015430;  alias, 1 drivers
S_0x55fb2cd3ae50 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cff0dd0 .functor BUFZ 2, L_0x55fb2cff0820, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff1060 .functor BUFZ 2, L_0x55fb2cff0af0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff1160 .functor AND 1, L_0x55fb2cff0d30, L_0x55fb2cff0f70, C4<1>, C4<1>;
L_0x55fb2cff12c0 .functor AND 1, L_0x55fb2cff0c90, L_0x55fb2cff0ed0, C4<1>, C4<1>;
L_0x55fb2cff1f40 .functor AND 1, L_0x55fb2cff1840, L_0x55fb2cff1d80, C4<1>, C4<1>;
L_0x55fb2cff3390 .functor XOR 1, L_0x55fb2cff1990, L_0x55fb2cff1ed0, C4<0>, C4<0>;
L_0x55fb2cff4ad0 .functor BUFZ 2, L_0x55fb2cff11d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff4c30 .functor BUFZ 2, L_0x55fb2cff4700, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff69c0 .functor BUFZ 2, L_0x55fb2cff1330, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff6b60 .functor BUFZ 3, L_0x55fb2cff6660, C4<000>, C4<000>, C4<000>;
v0x55fb2cd54650_0 .net "X", 1 0, L_0x55fb2cff0820;  alias, 1 drivers
v0x55fb2cd54730_0 .net "Xe", 0 0, L_0x55fb2cff0d30;  1 drivers
v0x55fb2cd54800_0 .net "Xn", 0 0, L_0x55fb2cff0c90;  1 drivers
v0x55fb2cd54960_0 .net "Y", 1 0, L_0x55fb2cff0af0;  alias, 1 drivers
v0x55fb2cd54a30_0 .net "Ye", 0 0, L_0x55fb2cff0f70;  1 drivers
v0x55fb2cd54ad0_0 .net "Yn", 0 0, L_0x55fb2cff0ed0;  1 drivers
v0x55fb2cd54c00_0 .net "Z", 3 0, o0x7fd0c51b1068;  alias, 0 drivers
v0x55fb2cd54ca0_0 .net *"_ivl_12", 0 0, L_0x55fb2cff1160;  1 drivers
L_0x7fd0c513a308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd54d40_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513a308;  1 drivers
v0x55fb2cd54e90_0 .net *"_ivl_21", 0 0, L_0x55fb2cff12c0;  1 drivers
L_0x7fd0c513a350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd54f70_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513a350;  1 drivers
v0x55fb2cd55050_0 .net *"_ivl_34", 0 0, L_0x55fb2cff1f40;  1 drivers
L_0x7fd0c513a428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd55130_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513a428;  1 drivers
v0x55fb2cd55210_0 .net *"_ivl_4", 1 0, L_0x55fb2cff0dd0;  1 drivers
v0x55fb2cd552f0_0 .net *"_ivl_50", 1 0, L_0x55fb2cff4ad0;  1 drivers
v0x55fb2cd553d0_0 .net *"_ivl_54", 1 0, L_0x55fb2cff4c30;  1 drivers
v0x55fb2cd554b0_0 .net *"_ivl_62", 1 0, L_0x55fb2cff69c0;  1 drivers
v0x55fb2cd55590_0 .net *"_ivl_66", 2 0, L_0x55fb2cff6b60;  1 drivers
v0x55fb2cd55670_0 .net *"_ivl_9", 1 0, L_0x55fb2cff1060;  1 drivers
L_0x7fd0c513a3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd55750_0 .net "add", 0 0, L_0x7fd0c513a3e0;  1 drivers
L_0x7fd0c513a4b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51b99d8 .resolv tri, L_0x7fd0c513a4b8, L_0x55fb2cff49e0;
v0x55fb2cd55900_0 .net8 "big_z0", 2 0, RS_0x7fd0c51b99d8;  2 drivers
v0x55fb2cd559c0_0 .net "big_z0_z1", 2 0, L_0x55fb2cff6660;  1 drivers
L_0x7fd0c513a500 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51bbc88 .resolv tri, L_0x7fd0c513a500, L_0x55fb2cff4b40;
v0x55fb2cd55a80_0 .net8 "big_z1", 2 0, RS_0x7fd0c51bbc88;  2 drivers
L_0x7fd0c513a590 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51bb8c8 .resolv tri, L_0x7fd0c513a590, L_0x55fb2cff6ac0;
v0x55fb2cd55b60_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51bb8c8;  2 drivers
L_0x7fd0c513a548 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51bb898 .resolv tri, L_0x7fd0c513a548, L_0x55fb2cff6920;
v0x55fb2cd55c20_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51bb898;  2 drivers
v0x55fb2cd55cc0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cff67f0;  1 drivers
v0x55fb2cd55d60_0 .net "cout_z1", 0 0, L_0x55fb2cff4860;  1 drivers
v0x55fb2cd55e00_0 .net "cout_z1_1", 0 0, L_0x55fb2cff32a0;  1 drivers
v0x55fb2cd55ef0_0 .net "dummy_cout", 0 0, L_0x55fb2cff8e80;  1 drivers
v0x55fb2cd55f90_0 .net "signX", 0 0, L_0x55fb2cff1990;  1 drivers
v0x55fb2cd56080_0 .net "signY", 0 0, L_0x55fb2cff1ed0;  1 drivers
v0x55fb2cd56170_0 .net "sign_z3", 0 0, L_0x55fb2cff3390;  1 drivers
L_0x7fd0c513a398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd56210_0 .net "sub", 0 0, L_0x7fd0c513a398;  1 drivers
v0x55fb2cd564c0_0 .net "z", 3 0, L_0x55fb2cff8bf0;  1 drivers
v0x55fb2cd56560_0 .net "z0", 1 0, L_0x55fb2cff11d0;  1 drivers
v0x55fb2cd56600_0 .net "z1", 1 0, L_0x55fb2cff4700;  1 drivers
v0x55fb2cd566f0_0 .net "z1_1", 1 0, L_0x55fb2cff3140;  1 drivers
v0x55fb2cd567b0_0 .net "z2", 1 0, L_0x55fb2cff1330;  1 drivers
v0x55fb2cd56870_0 .net "z3", 1 0, L_0x55fb2cff1fb0;  1 drivers
v0x55fb2cd56910_0 .net "z3_1", 0 0, L_0x55fb2cff1840;  1 drivers
v0x55fb2cd569b0_0 .net "z3_2", 0 0, L_0x55fb2cff1d80;  1 drivers
L_0x55fb2cff0c90 .part L_0x55fb2cff0dd0, 1, 1;
L_0x55fb2cff0d30 .part L_0x55fb2cff0dd0, 0, 1;
L_0x55fb2cff0ed0 .part L_0x55fb2cff1060, 1, 1;
L_0x55fb2cff0f70 .part L_0x55fb2cff1060, 0, 1;
L_0x55fb2cff11d0 .concat8 [ 1 1 0 0], L_0x55fb2cff1160, L_0x7fd0c513a308;
L_0x55fb2cff1330 .concat8 [ 1 1 0 0], L_0x55fb2cff12c0, L_0x7fd0c513a350;
L_0x55fb2cff1fb0 .concat8 [ 1 1 0 0], L_0x55fb2cff1f40, L_0x7fd0c513a428;
L_0x55fb2cff49e0 .part/pv L_0x55fb2cff4ad0, 0, 2, 3;
L_0x55fb2cff4b40 .part/pv L_0x55fb2cff4c30, 1, 2, 3;
L_0x55fb2cff6920 .part/pv L_0x55fb2cff69c0, 2, 2, 4;
L_0x55fb2cff6ac0 .part/pv L_0x55fb2cff6b60, 0, 3, 4;
S_0x55fb2cd3b050 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cd3ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd3b250 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cff2140 .functor XOR 2, L_0x7fd0c513d950, L_0x55fb2cff1330, C4<00>, C4<00>;
v0x55fb2cd3ec20_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d950;  1 drivers
v0x55fb2cd3ed20_0 .net "a", 1 0, L_0x55fb2cff11d0;  alias, 1 drivers
v0x55fb2cd3ede0_0 .net "a_or_s", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd3ee80_0 .net "b", 1 0, L_0x55fb2cff1330;  alias, 1 drivers
v0x55fb2cd3ef20_0 .net "cout", 0 0, L_0x55fb2cff32a0;  alias, 1 drivers
v0x55fb2cd3f010_0 .net "input_b", 1 0, L_0x55fb2cff2140;  1 drivers
v0x55fb2cd3f0e0_0 .net "out", 1 0, L_0x55fb2cff3140;  alias, 1 drivers
S_0x55fb2cd3b430 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd3b050;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd3b630 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd3e620_0 .net "S", 1 0, L_0x55fb2cff3140;  alias, 1 drivers
v0x55fb2cd3e700_0 .net "a", 1 0, L_0x55fb2cff11d0;  alias, 1 drivers
v0x55fb2cd3e7e0_0 .net "b", 1 0, L_0x55fb2cff2140;  alias, 1 drivers
v0x55fb2cd3e8a0_0 .net "carin", 1 0, L_0x55fb2cff31e0;  1 drivers
v0x55fb2cd3e980_0 .net "cin", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd3eac0_0 .net "cout", 0 0, L_0x55fb2cff32a0;  alias, 1 drivers
L_0x55fb2cff2690 .part L_0x55fb2cff11d0, 1, 1;
L_0x55fb2cff2870 .part L_0x55fb2cff2140, 1, 1;
L_0x55fb2cff29a0 .part L_0x55fb2cff31e0, 0, 1;
L_0x55fb2cff2e50 .part L_0x55fb2cff11d0, 0, 1;
L_0x55fb2cff2f80 .part L_0x55fb2cff2140, 0, 1;
L_0x55fb2cff3140 .concat8 [ 1 1 0 0], L_0x55fb2cff2bf0, L_0x55fb2cff23d0;
L_0x55fb2cff31e0 .concat8 [ 1 1 0 0], L_0x55fb2cff2dc0, L_0x55fb2cff2600;
L_0x55fb2cff32a0 .part L_0x55fb2cff31e0, 1, 1;
S_0x55fb2cd3b7b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd3b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff2dc0 .functor OR 1, L_0x55fb2cff2b60, L_0x55fb2cff2d30, C4<0>, C4<0>;
v0x55fb2cd3c700_0 .net "S", 0 0, L_0x55fb2cff2bf0;  1 drivers
v0x55fb2cd3c7c0_0 .net "a", 0 0, L_0x55fb2cff2e50;  1 drivers
v0x55fb2cd3c890_0 .net "b", 0 0, L_0x55fb2cff2f80;  1 drivers
v0x55fb2cd3c990_0 .net "c_1", 0 0, L_0x55fb2cff2b60;  1 drivers
v0x55fb2cd3ca60_0 .net "c_2", 0 0, L_0x55fb2cff2d30;  1 drivers
v0x55fb2cd3cb50_0 .net "cin", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd3cc20_0 .net "cout", 0 0, L_0x55fb2cff2dc0;  1 drivers
v0x55fb2cd3ccc0_0 .net "h_1_out", 0 0, L_0x55fb2cff2ad0;  1 drivers
S_0x55fb2cd3ba60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd3b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff2ad0 .functor XOR 1, L_0x55fb2cff2e50, L_0x55fb2cff2f80, C4<0>, C4<0>;
L_0x55fb2cff2b60 .functor AND 1, L_0x55fb2cff2e50, L_0x55fb2cff2f80, C4<1>, C4<1>;
v0x55fb2cd3bd00_0 .net "S", 0 0, L_0x55fb2cff2ad0;  alias, 1 drivers
v0x55fb2cd3bde0_0 .net "a", 0 0, L_0x55fb2cff2e50;  alias, 1 drivers
v0x55fb2cd3bea0_0 .net "b", 0 0, L_0x55fb2cff2f80;  alias, 1 drivers
v0x55fb2cd3bf70_0 .net "cout", 0 0, L_0x55fb2cff2b60;  alias, 1 drivers
S_0x55fb2cd3c0e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd3b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff2bf0 .functor XOR 1, L_0x55fb2cff2ad0, L_0x7fd0c513a3e0, C4<0>, C4<0>;
L_0x55fb2cff2d30 .functor AND 1, L_0x55fb2cff2ad0, L_0x7fd0c513a3e0, C4<1>, C4<1>;
v0x55fb2cd3c350_0 .net "S", 0 0, L_0x55fb2cff2bf0;  alias, 1 drivers
v0x55fb2cd3c410_0 .net "a", 0 0, L_0x55fb2cff2ad0;  alias, 1 drivers
v0x55fb2cd3c500_0 .net "b", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd3c5d0_0 .net "cout", 0 0, L_0x55fb2cff2d30;  alias, 1 drivers
S_0x55fb2cd3cdb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd3b430;
 .timescale 0 0;
P_0x55fb2cd3cfb0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd3d070 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd3cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff2600 .functor OR 1, L_0x55fb2cff2310, L_0x55fb2cff2520, C4<0>, C4<0>;
v0x55fb2cd3df70_0 .net "S", 0 0, L_0x55fb2cff23d0;  1 drivers
v0x55fb2cd3e030_0 .net "a", 0 0, L_0x55fb2cff2690;  1 drivers
v0x55fb2cd3e100_0 .net "b", 0 0, L_0x55fb2cff2870;  1 drivers
v0x55fb2cd3e200_0 .net "c_1", 0 0, L_0x55fb2cff2310;  1 drivers
v0x55fb2cd3e2d0_0 .net "c_2", 0 0, L_0x55fb2cff2520;  1 drivers
v0x55fb2cd3e3c0_0 .net "cin", 0 0, L_0x55fb2cff29a0;  1 drivers
v0x55fb2cd3e490_0 .net "cout", 0 0, L_0x55fb2cff2600;  1 drivers
v0x55fb2cd3e530_0 .net "h_1_out", 0 0, L_0x55fb2cff2200;  1 drivers
S_0x55fb2cd3d2d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd3d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff2200 .functor XOR 1, L_0x55fb2cff2690, L_0x55fb2cff2870, C4<0>, C4<0>;
L_0x55fb2cff2310 .functor AND 1, L_0x55fb2cff2690, L_0x55fb2cff2870, C4<1>, C4<1>;
v0x55fb2cd3d570_0 .net "S", 0 0, L_0x55fb2cff2200;  alias, 1 drivers
v0x55fb2cd3d650_0 .net "a", 0 0, L_0x55fb2cff2690;  alias, 1 drivers
v0x55fb2cd3d710_0 .net "b", 0 0, L_0x55fb2cff2870;  alias, 1 drivers
v0x55fb2cd3d7e0_0 .net "cout", 0 0, L_0x55fb2cff2310;  alias, 1 drivers
S_0x55fb2cd3d950 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd3d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff23d0 .functor XOR 1, L_0x55fb2cff2200, L_0x55fb2cff29a0, C4<0>, C4<0>;
L_0x55fb2cff2520 .functor AND 1, L_0x55fb2cff2200, L_0x55fb2cff29a0, C4<1>, C4<1>;
v0x55fb2cd3dbc0_0 .net "S", 0 0, L_0x55fb2cff23d0;  alias, 1 drivers
v0x55fb2cd3dc80_0 .net "a", 0 0, L_0x55fb2cff2200;  alias, 1 drivers
v0x55fb2cd3dd70_0 .net "b", 0 0, L_0x55fb2cff29a0;  alias, 1 drivers
v0x55fb2cd3de40_0 .net "cout", 0 0, L_0x55fb2cff2520;  alias, 1 drivers
S_0x55fb2cd3f260 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cd3ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd3f460 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cff3600 .functor XOR 2, L_0x55fb2cff3540, L_0x55fb2cff1fb0, C4<00>, C4<00>;
v0x55fb2cd42db0_0 .net *"_ivl_0", 1 0, L_0x55fb2cff3540;  1 drivers
L_0x7fd0c513a470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd42eb0_0 .net *"_ivl_3", 0 0, L_0x7fd0c513a470;  1 drivers
v0x55fb2cd42f90_0 .net "a", 1 0, L_0x55fb2cff3140;  alias, 1 drivers
v0x55fb2cd43030_0 .net "a_or_s", 0 0, L_0x55fb2cff3390;  alias, 1 drivers
v0x55fb2cd430d0_0 .net "b", 1 0, L_0x55fb2cff1fb0;  alias, 1 drivers
v0x55fb2cd43200_0 .net "cout", 0 0, L_0x55fb2cff4860;  alias, 1 drivers
v0x55fb2cd432a0_0 .net "input_b", 1 0, L_0x55fb2cff3600;  1 drivers
v0x55fb2cd43340_0 .net "out", 1 0, L_0x55fb2cff4700;  alias, 1 drivers
L_0x55fb2cff3540 .concat [ 1 1 0 0], L_0x55fb2cff3390, L_0x7fd0c513a470;
S_0x55fb2cd3f5b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd3f260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd3f790 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd42780_0 .net "S", 1 0, L_0x55fb2cff4700;  alias, 1 drivers
v0x55fb2cd42860_0 .net "a", 1 0, L_0x55fb2cff3140;  alias, 1 drivers
v0x55fb2cd42970_0 .net "b", 1 0, L_0x55fb2cff3600;  alias, 1 drivers
v0x55fb2cd42a30_0 .net "carin", 1 0, L_0x55fb2cff47a0;  1 drivers
v0x55fb2cd42b10_0 .net "cin", 0 0, L_0x55fb2cff3390;  alias, 1 drivers
v0x55fb2cd42c50_0 .net "cout", 0 0, L_0x55fb2cff4860;  alias, 1 drivers
L_0x55fb2cff3c10 .part L_0x55fb2cff3140, 1, 1;
L_0x55fb2cff3d60 .part L_0x55fb2cff3600, 1, 1;
L_0x55fb2cff3e90 .part L_0x55fb2cff47a0, 0, 1;
L_0x55fb2cff44a0 .part L_0x55fb2cff3140, 0, 1;
L_0x55fb2cff4540 .part L_0x55fb2cff3600, 0, 1;
L_0x55fb2cff4700 .concat8 [ 1 1 0 0], L_0x55fb2cff40e0, L_0x55fb2cff3910;
L_0x55fb2cff47a0 .concat8 [ 1 1 0 0], L_0x55fb2cff4410, L_0x55fb2cff3b80;
L_0x55fb2cff4860 .part L_0x55fb2cff47a0, 1, 1;
S_0x55fb2cd3f910 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd3f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff4410 .functor OR 1, L_0x55fb2cff4050, L_0x55fb2cff4270, C4<0>, C4<0>;
v0x55fb2cd40860_0 .net "S", 0 0, L_0x55fb2cff40e0;  1 drivers
v0x55fb2cd40920_0 .net "a", 0 0, L_0x55fb2cff44a0;  1 drivers
v0x55fb2cd409f0_0 .net "b", 0 0, L_0x55fb2cff4540;  1 drivers
v0x55fb2cd40af0_0 .net "c_1", 0 0, L_0x55fb2cff4050;  1 drivers
v0x55fb2cd40bc0_0 .net "c_2", 0 0, L_0x55fb2cff4270;  1 drivers
v0x55fb2cd40cb0_0 .net "cin", 0 0, L_0x55fb2cff3390;  alias, 1 drivers
v0x55fb2cd40d80_0 .net "cout", 0 0, L_0x55fb2cff4410;  1 drivers
v0x55fb2cd40e20_0 .net "h_1_out", 0 0, L_0x55fb2cff3fc0;  1 drivers
S_0x55fb2cd3fbc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd3f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff3fc0 .functor XOR 1, L_0x55fb2cff44a0, L_0x55fb2cff4540, C4<0>, C4<0>;
L_0x55fb2cff4050 .functor AND 1, L_0x55fb2cff44a0, L_0x55fb2cff4540, C4<1>, C4<1>;
v0x55fb2cd3fe60_0 .net "S", 0 0, L_0x55fb2cff3fc0;  alias, 1 drivers
v0x55fb2cd3ff40_0 .net "a", 0 0, L_0x55fb2cff44a0;  alias, 1 drivers
v0x55fb2cd40000_0 .net "b", 0 0, L_0x55fb2cff4540;  alias, 1 drivers
v0x55fb2cd400d0_0 .net "cout", 0 0, L_0x55fb2cff4050;  alias, 1 drivers
S_0x55fb2cd40240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd3f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff40e0 .functor XOR 1, L_0x55fb2cff3fc0, L_0x55fb2cff3390, C4<0>, C4<0>;
L_0x55fb2cff4270 .functor AND 1, L_0x55fb2cff3fc0, L_0x55fb2cff3390, C4<1>, C4<1>;
v0x55fb2cd404b0_0 .net "S", 0 0, L_0x55fb2cff40e0;  alias, 1 drivers
v0x55fb2cd40570_0 .net "a", 0 0, L_0x55fb2cff3fc0;  alias, 1 drivers
v0x55fb2cd40660_0 .net "b", 0 0, L_0x55fb2cff3390;  alias, 1 drivers
v0x55fb2cd40730_0 .net "cout", 0 0, L_0x55fb2cff4270;  alias, 1 drivers
S_0x55fb2cd40f10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd3f5b0;
 .timescale 0 0;
P_0x55fb2cd41110 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd411d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd40f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff3b80 .functor OR 1, L_0x55fb2cff3830, L_0x55fb2cff3aa0, C4<0>, C4<0>;
v0x55fb2cd420d0_0 .net "S", 0 0, L_0x55fb2cff3910;  1 drivers
v0x55fb2cd42190_0 .net "a", 0 0, L_0x55fb2cff3c10;  1 drivers
v0x55fb2cd42260_0 .net "b", 0 0, L_0x55fb2cff3d60;  1 drivers
v0x55fb2cd42360_0 .net "c_1", 0 0, L_0x55fb2cff3830;  1 drivers
v0x55fb2cd42430_0 .net "c_2", 0 0, L_0x55fb2cff3aa0;  1 drivers
v0x55fb2cd42520_0 .net "cin", 0 0, L_0x55fb2cff3e90;  1 drivers
v0x55fb2cd425f0_0 .net "cout", 0 0, L_0x55fb2cff3b80;  1 drivers
v0x55fb2cd42690_0 .net "h_1_out", 0 0, L_0x55fb2cff36e0;  1 drivers
S_0x55fb2cd41430 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd411d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff36e0 .functor XOR 1, L_0x55fb2cff3c10, L_0x55fb2cff3d60, C4<0>, C4<0>;
L_0x55fb2cff3830 .functor AND 1, L_0x55fb2cff3c10, L_0x55fb2cff3d60, C4<1>, C4<1>;
v0x55fb2cd416d0_0 .net "S", 0 0, L_0x55fb2cff36e0;  alias, 1 drivers
v0x55fb2cd417b0_0 .net "a", 0 0, L_0x55fb2cff3c10;  alias, 1 drivers
v0x55fb2cd41870_0 .net "b", 0 0, L_0x55fb2cff3d60;  alias, 1 drivers
v0x55fb2cd41940_0 .net "cout", 0 0, L_0x55fb2cff3830;  alias, 1 drivers
S_0x55fb2cd41ab0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd411d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff3910 .functor XOR 1, L_0x55fb2cff36e0, L_0x55fb2cff3e90, C4<0>, C4<0>;
L_0x55fb2cff3aa0 .functor AND 1, L_0x55fb2cff36e0, L_0x55fb2cff3e90, C4<1>, C4<1>;
v0x55fb2cd41d20_0 .net "S", 0 0, L_0x55fb2cff3910;  alias, 1 drivers
v0x55fb2cd41de0_0 .net "a", 0 0, L_0x55fb2cff36e0;  alias, 1 drivers
v0x55fb2cd41ed0_0 .net "b", 0 0, L_0x55fb2cff3e90;  alias, 1 drivers
v0x55fb2cd41fa0_0 .net "cout", 0 0, L_0x55fb2cff3aa0;  alias, 1 drivers
S_0x55fb2cd43490 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cd3ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd43670 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513d998 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cff4dd0 .functor XOR 3, L_0x7fd0c513d998, RS_0x7fd0c51b99d8, C4<000>, C4<000>;
v0x55fb2cd48770_0 .net *"_ivl_0", 2 0, L_0x7fd0c513d998;  1 drivers
v0x55fb2cd48870_0 .net8 "a", 2 0, RS_0x7fd0c51b99d8;  alias, 2 drivers
v0x55fb2cd48930_0 .net "a_or_s", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd48a00_0 .net8 "b", 2 0, RS_0x7fd0c51b99d8;  alias, 2 drivers
v0x55fb2cd48af0_0 .net "cout", 0 0, L_0x55fb2cff67f0;  alias, 1 drivers
v0x55fb2cd48be0_0 .net "input_b", 2 0, L_0x55fb2cff4dd0;  1 drivers
v0x55fb2cd48c80_0 .net "out", 2 0, L_0x55fb2cff6660;  alias, 1 drivers
S_0x55fb2cd437f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd43490;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd439d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cd481c0_0 .net "S", 2 0, L_0x55fb2cff6660;  alias, 1 drivers
v0x55fb2cd482a0_0 .net8 "a", 2 0, RS_0x7fd0c51b99d8;  alias, 2 drivers
v0x55fb2cd48380_0 .net "b", 2 0, L_0x55fb2cff4dd0;  alias, 1 drivers
v0x55fb2cd48440_0 .net "carin", 2 0, L_0x55fb2cff6700;  1 drivers
v0x55fb2cd48520_0 .net "cin", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd48610_0 .net "cout", 0 0, L_0x55fb2cff67f0;  alias, 1 drivers
L_0x55fb2cff5370 .part RS_0x7fd0c51b99d8, 1, 1;
L_0x55fb2cff54c0 .part L_0x55fb2cff4dd0, 1, 1;
L_0x55fb2cff55f0 .part L_0x55fb2cff6700, 0, 1;
L_0x55fb2cff5b40 .part RS_0x7fd0c51b99d8, 2, 1;
L_0x55fb2cff5d80 .part L_0x55fb2cff4dd0, 2, 1;
L_0x55fb2cff5eb0 .part L_0x55fb2cff6700, 1, 1;
L_0x55fb2cff63b0 .part RS_0x7fd0c51b99d8, 0, 1;
L_0x55fb2cff64e0 .part L_0x55fb2cff4dd0, 0, 1;
L_0x55fb2cff6660 .concat8 [ 1 1 1 0], L_0x55fb2cff6100, L_0x55fb2cff5070, L_0x55fb2cff5840;
L_0x55fb2cff6700 .concat8 [ 1 1 1 0], L_0x55fb2cff6320, L_0x55fb2cff52e0, L_0x55fb2cff5ab0;
L_0x55fb2cff67f0 .part L_0x55fb2cff6700, 2, 1;
S_0x55fb2cd43b50 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd437f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff6320 .functor OR 1, L_0x55fb2cff6070, L_0x55fb2cff6290, C4<0>, C4<0>;
v0x55fb2cd44a80_0 .net "S", 0 0, L_0x55fb2cff6100;  1 drivers
v0x55fb2cd44b40_0 .net "a", 0 0, L_0x55fb2cff63b0;  1 drivers
v0x55fb2cd44c10_0 .net "b", 0 0, L_0x55fb2cff64e0;  1 drivers
v0x55fb2cd44d10_0 .net "c_1", 0 0, L_0x55fb2cff6070;  1 drivers
v0x55fb2cd44de0_0 .net "c_2", 0 0, L_0x55fb2cff6290;  1 drivers
v0x55fb2cd44e80_0 .net "cin", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd44f20_0 .net "cout", 0 0, L_0x55fb2cff6320;  1 drivers
v0x55fb2cd44fc0_0 .net "h_1_out", 0 0, L_0x55fb2cff5fe0;  1 drivers
S_0x55fb2cd43e00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd43b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff5fe0 .functor XOR 1, L_0x55fb2cff63b0, L_0x55fb2cff64e0, C4<0>, C4<0>;
L_0x55fb2cff6070 .functor AND 1, L_0x55fb2cff63b0, L_0x55fb2cff64e0, C4<1>, C4<1>;
v0x55fb2cd440a0_0 .net "S", 0 0, L_0x55fb2cff5fe0;  alias, 1 drivers
v0x55fb2cd44180_0 .net "a", 0 0, L_0x55fb2cff63b0;  alias, 1 drivers
v0x55fb2cd44240_0 .net "b", 0 0, L_0x55fb2cff64e0;  alias, 1 drivers
v0x55fb2cd44310_0 .net "cout", 0 0, L_0x55fb2cff6070;  alias, 1 drivers
S_0x55fb2cd44480 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd43b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff6100 .functor XOR 1, L_0x55fb2cff5fe0, L_0x7fd0c513a3e0, C4<0>, C4<0>;
L_0x55fb2cff6290 .functor AND 1, L_0x55fb2cff5fe0, L_0x7fd0c513a3e0, C4<1>, C4<1>;
v0x55fb2cd446f0_0 .net "S", 0 0, L_0x55fb2cff6100;  alias, 1 drivers
v0x55fb2cd447b0_0 .net "a", 0 0, L_0x55fb2cff5fe0;  alias, 1 drivers
v0x55fb2cd448a0_0 .net "b", 0 0, L_0x7fd0c513a3e0;  alias, 1 drivers
v0x55fb2cd44970_0 .net "cout", 0 0, L_0x55fb2cff6290;  alias, 1 drivers
S_0x55fb2cd450b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd437f0;
 .timescale 0 0;
P_0x55fb2cd452d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd45390 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd450b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff52e0 .functor OR 1, L_0x55fb2cff4f90, L_0x55fb2cff5200, C4<0>, C4<0>;
v0x55fb2cd46290_0 .net "S", 0 0, L_0x55fb2cff5070;  1 drivers
v0x55fb2cd46350_0 .net "a", 0 0, L_0x55fb2cff5370;  1 drivers
v0x55fb2cd46420_0 .net "b", 0 0, L_0x55fb2cff54c0;  1 drivers
v0x55fb2cd46520_0 .net "c_1", 0 0, L_0x55fb2cff4f90;  1 drivers
v0x55fb2cd465f0_0 .net "c_2", 0 0, L_0x55fb2cff5200;  1 drivers
v0x55fb2cd466e0_0 .net "cin", 0 0, L_0x55fb2cff55f0;  1 drivers
v0x55fb2cd467b0_0 .net "cout", 0 0, L_0x55fb2cff52e0;  1 drivers
v0x55fb2cd46850_0 .net "h_1_out", 0 0, L_0x55fb2cff4e40;  1 drivers
S_0x55fb2cd455f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd45390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff4e40 .functor XOR 1, L_0x55fb2cff5370, L_0x55fb2cff54c0, C4<0>, C4<0>;
L_0x55fb2cff4f90 .functor AND 1, L_0x55fb2cff5370, L_0x55fb2cff54c0, C4<1>, C4<1>;
v0x55fb2cd45890_0 .net "S", 0 0, L_0x55fb2cff4e40;  alias, 1 drivers
v0x55fb2cd45970_0 .net "a", 0 0, L_0x55fb2cff5370;  alias, 1 drivers
v0x55fb2cd45a30_0 .net "b", 0 0, L_0x55fb2cff54c0;  alias, 1 drivers
v0x55fb2cd45b00_0 .net "cout", 0 0, L_0x55fb2cff4f90;  alias, 1 drivers
S_0x55fb2cd45c70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd45390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff5070 .functor XOR 1, L_0x55fb2cff4e40, L_0x55fb2cff55f0, C4<0>, C4<0>;
L_0x55fb2cff5200 .functor AND 1, L_0x55fb2cff4e40, L_0x55fb2cff55f0, C4<1>, C4<1>;
v0x55fb2cd45ee0_0 .net "S", 0 0, L_0x55fb2cff5070;  alias, 1 drivers
v0x55fb2cd45fa0_0 .net "a", 0 0, L_0x55fb2cff4e40;  alias, 1 drivers
v0x55fb2cd46090_0 .net "b", 0 0, L_0x55fb2cff55f0;  alias, 1 drivers
v0x55fb2cd46160_0 .net "cout", 0 0, L_0x55fb2cff5200;  alias, 1 drivers
S_0x55fb2cd46940 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd437f0;
 .timescale 0 0;
P_0x55fb2cd46b20 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd46be0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd46940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff5ab0 .functor OR 1, L_0x55fb2cff57b0, L_0x55fb2cff59d0, C4<0>, C4<0>;
v0x55fb2cd47b10_0 .net "S", 0 0, L_0x55fb2cff5840;  1 drivers
v0x55fb2cd47bd0_0 .net "a", 0 0, L_0x55fb2cff5b40;  1 drivers
v0x55fb2cd47ca0_0 .net "b", 0 0, L_0x55fb2cff5d80;  1 drivers
v0x55fb2cd47da0_0 .net "c_1", 0 0, L_0x55fb2cff57b0;  1 drivers
v0x55fb2cd47e70_0 .net "c_2", 0 0, L_0x55fb2cff59d0;  1 drivers
v0x55fb2cd47f60_0 .net "cin", 0 0, L_0x55fb2cff5eb0;  1 drivers
v0x55fb2cd48030_0 .net "cout", 0 0, L_0x55fb2cff5ab0;  1 drivers
v0x55fb2cd480d0_0 .net "h_1_out", 0 0, L_0x55fb2cff5720;  1 drivers
S_0x55fb2cd46e70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd46be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff5720 .functor XOR 1, L_0x55fb2cff5b40, L_0x55fb2cff5d80, C4<0>, C4<0>;
L_0x55fb2cff57b0 .functor AND 1, L_0x55fb2cff5b40, L_0x55fb2cff5d80, C4<1>, C4<1>;
v0x55fb2cd47110_0 .net "S", 0 0, L_0x55fb2cff5720;  alias, 1 drivers
v0x55fb2cd471f0_0 .net "a", 0 0, L_0x55fb2cff5b40;  alias, 1 drivers
v0x55fb2cd472b0_0 .net "b", 0 0, L_0x55fb2cff5d80;  alias, 1 drivers
v0x55fb2cd47380_0 .net "cout", 0 0, L_0x55fb2cff57b0;  alias, 1 drivers
S_0x55fb2cd474f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd46be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff5840 .functor XOR 1, L_0x55fb2cff5720, L_0x55fb2cff5eb0, C4<0>, C4<0>;
L_0x55fb2cff59d0 .functor AND 1, L_0x55fb2cff5720, L_0x55fb2cff5eb0, C4<1>, C4<1>;
v0x55fb2cd47760_0 .net "S", 0 0, L_0x55fb2cff5840;  alias, 1 drivers
v0x55fb2cd47820_0 .net "a", 0 0, L_0x55fb2cff5720;  alias, 1 drivers
v0x55fb2cd47910_0 .net "b", 0 0, L_0x55fb2cff5eb0;  alias, 1 drivers
v0x55fb2cd479e0_0 .net "cout", 0 0, L_0x55fb2cff59d0;  alias, 1 drivers
S_0x55fb2cd48de0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cd3ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd48fc0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cff14c0 .functor XOR 1, L_0x7fd0c513a398, L_0x55fb2cff0d30, C4<0>, C4<0>;
v0x55fb2cd4b170_0 .net "a", 0 0, L_0x55fb2cff0c90;  alias, 1 drivers
v0x55fb2cd4b250_0 .net "a_or_s", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4b310_0 .net "b", 0 0, L_0x55fb2cff0d30;  alias, 1 drivers
v0x55fb2cd4b3b0_0 .net "cout", 0 0, L_0x55fb2cff1990;  alias, 1 drivers
v0x55fb2cd4b450_0 .net "input_b", 0 0, L_0x55fb2cff14c0;  1 drivers
v0x55fb2cd4b540_0 .net "out", 0 0, L_0x55fb2cff1840;  alias, 1 drivers
S_0x55fb2cd491a0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd48de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd493a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cff1990 .functor BUFZ 1, L_0x55fb2cff1920, C4<0>, C4<0>, C4<0>;
v0x55fb2cd4ab20_0 .net "S", 0 0, L_0x55fb2cff1840;  alias, 1 drivers
v0x55fb2cd4ac30_0 .net "a", 0 0, L_0x55fb2cff0c90;  alias, 1 drivers
v0x55fb2cd4ad40_0 .net "b", 0 0, L_0x55fb2cff14c0;  alias, 1 drivers
v0x55fb2cd4ae30_0 .net "carin", 0 0, L_0x55fb2cff1920;  1 drivers
v0x55fb2cd4aef0_0 .net "cin", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4b030_0 .net "cout", 0 0, L_0x55fb2cff1990;  alias, 1 drivers
S_0x55fb2cd49520 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd491a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff1920 .functor OR 1, L_0x55fb2cff16c0, L_0x55fb2cff18b0, C4<0>, C4<0>;
v0x55fb2cd4a470_0 .net "S", 0 0, L_0x55fb2cff1840;  alias, 1 drivers
v0x55fb2cd4a530_0 .net "a", 0 0, L_0x55fb2cff0c90;  alias, 1 drivers
v0x55fb2cd4a600_0 .net "b", 0 0, L_0x55fb2cff14c0;  alias, 1 drivers
v0x55fb2cd4a700_0 .net "c_1", 0 0, L_0x55fb2cff16c0;  1 drivers
v0x55fb2cd4a7d0_0 .net "c_2", 0 0, L_0x55fb2cff18b0;  1 drivers
v0x55fb2cd4a8c0_0 .net "cin", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4a990_0 .net "cout", 0 0, L_0x55fb2cff1920;  alias, 1 drivers
v0x55fb2cd4aa30_0 .net "h_1_out", 0 0, L_0x55fb2cff1650;  1 drivers
S_0x55fb2cd497d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd49520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff1650 .functor XOR 1, L_0x55fb2cff0c90, L_0x55fb2cff14c0, C4<0>, C4<0>;
L_0x55fb2cff16c0 .functor AND 1, L_0x55fb2cff0c90, L_0x55fb2cff14c0, C4<1>, C4<1>;
v0x55fb2cd49a70_0 .net "S", 0 0, L_0x55fb2cff1650;  alias, 1 drivers
v0x55fb2cd49b50_0 .net "a", 0 0, L_0x55fb2cff0c90;  alias, 1 drivers
v0x55fb2cd49c10_0 .net "b", 0 0, L_0x55fb2cff14c0;  alias, 1 drivers
v0x55fb2cd49ce0_0 .net "cout", 0 0, L_0x55fb2cff16c0;  alias, 1 drivers
S_0x55fb2cd49e50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd49520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff1840 .functor XOR 1, L_0x55fb2cff1650, L_0x7fd0c513a398, C4<0>, C4<0>;
L_0x55fb2cff18b0 .functor AND 1, L_0x55fb2cff1650, L_0x7fd0c513a398, C4<1>, C4<1>;
v0x55fb2cd4a0c0_0 .net "S", 0 0, L_0x55fb2cff1840;  alias, 1 drivers
v0x55fb2cd4a180_0 .net "a", 0 0, L_0x55fb2cff1650;  alias, 1 drivers
v0x55fb2cd4a270_0 .net "b", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4a340_0 .net "cout", 0 0, L_0x55fb2cff18b0;  alias, 1 drivers
S_0x55fb2cd4b6a0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cd3ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd4b8d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cff1a00 .functor XOR 1, L_0x7fd0c513a398, L_0x55fb2cff0f70, C4<0>, C4<0>;
v0x55fb2cd4d890_0 .net "a", 0 0, L_0x55fb2cff0ed0;  alias, 1 drivers
v0x55fb2cd4d970_0 .net "a_or_s", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4da30_0 .net "b", 0 0, L_0x55fb2cff0f70;  alias, 1 drivers
v0x55fb2cd4dad0_0 .net "cout", 0 0, L_0x55fb2cff1ed0;  alias, 1 drivers
v0x55fb2cd4db70_0 .net "input_b", 0 0, L_0x55fb2cff1a00;  1 drivers
v0x55fb2cd4dc60_0 .net "out", 0 0, L_0x55fb2cff1d80;  alias, 1 drivers
S_0x55fb2cd4b9f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd4b6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd4bbf0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cff1ed0 .functor BUFZ 1, L_0x55fb2cff1e60, C4<0>, C4<0>, C4<0>;
v0x55fb2cd4d270_0 .net "S", 0 0, L_0x55fb2cff1d80;  alias, 1 drivers
v0x55fb2cd4d3a0_0 .net "a", 0 0, L_0x55fb2cff0ed0;  alias, 1 drivers
v0x55fb2cd4d4b0_0 .net "b", 0 0, L_0x55fb2cff1a00;  alias, 1 drivers
v0x55fb2cd4d5a0_0 .net "carin", 0 0, L_0x55fb2cff1e60;  1 drivers
v0x55fb2cd4d660_0 .net "cin", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4d750_0 .net "cout", 0 0, L_0x55fb2cff1ed0;  alias, 1 drivers
S_0x55fb2cd4bd10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd4b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff1e60 .functor OR 1, L_0x55fb2cff1c00, L_0x55fb2cff1df0, C4<0>, C4<0>;
v0x55fb2cd4cc40_0 .net "S", 0 0, L_0x55fb2cff1d80;  alias, 1 drivers
v0x55fb2cd4cd00_0 .net "a", 0 0, L_0x55fb2cff0ed0;  alias, 1 drivers
v0x55fb2cd4cdd0_0 .net "b", 0 0, L_0x55fb2cff1a00;  alias, 1 drivers
v0x55fb2cd4ced0_0 .net "c_1", 0 0, L_0x55fb2cff1c00;  1 drivers
v0x55fb2cd4cfa0_0 .net "c_2", 0 0, L_0x55fb2cff1df0;  1 drivers
v0x55fb2cd4d040_0 .net "cin", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4d0e0_0 .net "cout", 0 0, L_0x55fb2cff1e60;  alias, 1 drivers
v0x55fb2cd4d180_0 .net "h_1_out", 0 0, L_0x55fb2cff1b90;  1 drivers
S_0x55fb2cd4bfc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd4bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff1b90 .functor XOR 1, L_0x55fb2cff0ed0, L_0x55fb2cff1a00, C4<0>, C4<0>;
L_0x55fb2cff1c00 .functor AND 1, L_0x55fb2cff0ed0, L_0x55fb2cff1a00, C4<1>, C4<1>;
v0x55fb2cd4c260_0 .net "S", 0 0, L_0x55fb2cff1b90;  alias, 1 drivers
v0x55fb2cd4c340_0 .net "a", 0 0, L_0x55fb2cff0ed0;  alias, 1 drivers
v0x55fb2cd4c400_0 .net "b", 0 0, L_0x55fb2cff1a00;  alias, 1 drivers
v0x55fb2cd4c4d0_0 .net "cout", 0 0, L_0x55fb2cff1c00;  alias, 1 drivers
S_0x55fb2cd4c640 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd4bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff1d80 .functor XOR 1, L_0x55fb2cff1b90, L_0x7fd0c513a398, C4<0>, C4<0>;
L_0x55fb2cff1df0 .functor AND 1, L_0x55fb2cff1b90, L_0x7fd0c513a398, C4<1>, C4<1>;
v0x55fb2cd4c8b0_0 .net "S", 0 0, L_0x55fb2cff1d80;  alias, 1 drivers
v0x55fb2cd4c970_0 .net "a", 0 0, L_0x55fb2cff1b90;  alias, 1 drivers
v0x55fb2cd4ca60_0 .net "b", 0 0, L_0x7fd0c513a398;  alias, 1 drivers
v0x55fb2cd4cb30_0 .net "cout", 0 0, L_0x55fb2cff1df0;  alias, 1 drivers
S_0x55fb2cd4ddc0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cd3ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd4dfa0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd540a0_0 .net "S", 3 0, L_0x55fb2cff8bf0;  alias, 1 drivers
v0x55fb2cd54180_0 .net8 "a", 3 0, RS_0x7fd0c51bb898;  alias, 2 drivers
v0x55fb2cd54260_0 .net8 "b", 3 0, RS_0x7fd0c51bb8c8;  alias, 2 drivers
v0x55fb2cd54320_0 .net "carin", 3 0, L_0x55fb2cff8d00;  1 drivers
v0x55fb2cd54400_0 .net "cin", 0 0, L_0x55fb2cff67f0;  alias, 1 drivers
v0x55fb2cd544f0_0 .net "cout", 0 0, L_0x55fb2cff8e80;  alias, 1 drivers
L_0x55fb2cff70f0 .part RS_0x7fd0c51bb898, 1, 1;
L_0x55fb2cff72d0 .part RS_0x7fd0c51bb8c8, 1, 1;
L_0x55fb2cff7490 .part L_0x55fb2cff8d00, 0, 1;
L_0x55fb2cff7940 .part RS_0x7fd0c51bb898, 2, 1;
L_0x55fb2cff7a70 .part RS_0x7fd0c51bb8c8, 2, 1;
L_0x55fb2cff7ba0 .part L_0x55fb2cff8d00, 1, 1;
L_0x55fb2cff8140 .part RS_0x7fd0c51bb898, 3, 1;
L_0x55fb2cff8270 .part RS_0x7fd0c51bb8c8, 3, 1;
L_0x55fb2cff83f0 .part L_0x55fb2cff8d00, 2, 1;
L_0x55fb2cff8a20 .part RS_0x7fd0c51bb898, 0, 1;
L_0x55fb2cff8ac0 .part RS_0x7fd0c51bb8c8, 0, 1;
L_0x55fb2cff8bf0 .concat8 [ 1 1 1 1], L_0x55fb2cff8660, L_0x55fb2cff6df0, L_0x55fb2cff76e0, L_0x55fb2cff7e40;
L_0x55fb2cff8d00 .concat8 [ 1 1 1 1], L_0x55fb2cff8990, L_0x55fb2cff7060, L_0x55fb2cff78b0, L_0x55fb2cff80b0;
L_0x55fb2cff8e80 .part L_0x55fb2cff8d00, 3, 1;
S_0x55fb2cd4e150 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd4ddc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff8990 .functor OR 1, L_0x55fb2cff85d0, L_0x55fb2cff87f0, C4<0>, C4<0>;
v0x55fb2cd4f0a0_0 .net "S", 0 0, L_0x55fb2cff8660;  1 drivers
v0x55fb2cd4f160_0 .net "a", 0 0, L_0x55fb2cff8a20;  1 drivers
v0x55fb2cd4f230_0 .net "b", 0 0, L_0x55fb2cff8ac0;  1 drivers
v0x55fb2cd4f330_0 .net "c_1", 0 0, L_0x55fb2cff85d0;  1 drivers
v0x55fb2cd4f400_0 .net "c_2", 0 0, L_0x55fb2cff87f0;  1 drivers
v0x55fb2cd4f4f0_0 .net "cin", 0 0, L_0x55fb2cff67f0;  alias, 1 drivers
v0x55fb2cd4f590_0 .net "cout", 0 0, L_0x55fb2cff8990;  1 drivers
v0x55fb2cd4f630_0 .net "h_1_out", 0 0, L_0x55fb2cff8520;  1 drivers
S_0x55fb2cd4e400 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd4e150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff8520 .functor XOR 1, L_0x55fb2cff8a20, L_0x55fb2cff8ac0, C4<0>, C4<0>;
L_0x55fb2cff85d0 .functor AND 1, L_0x55fb2cff8a20, L_0x55fb2cff8ac0, C4<1>, C4<1>;
v0x55fb2cd4e6a0_0 .net "S", 0 0, L_0x55fb2cff8520;  alias, 1 drivers
v0x55fb2cd4e780_0 .net "a", 0 0, L_0x55fb2cff8a20;  alias, 1 drivers
v0x55fb2cd4e840_0 .net "b", 0 0, L_0x55fb2cff8ac0;  alias, 1 drivers
v0x55fb2cd4e910_0 .net "cout", 0 0, L_0x55fb2cff85d0;  alias, 1 drivers
S_0x55fb2cd4ea80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd4e150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff8660 .functor XOR 1, L_0x55fb2cff8520, L_0x55fb2cff67f0, C4<0>, C4<0>;
L_0x55fb2cff87f0 .functor AND 1, L_0x55fb2cff8520, L_0x55fb2cff67f0, C4<1>, C4<1>;
v0x55fb2cd4ecf0_0 .net "S", 0 0, L_0x55fb2cff8660;  alias, 1 drivers
v0x55fb2cd4edb0_0 .net "a", 0 0, L_0x55fb2cff8520;  alias, 1 drivers
v0x55fb2cd4eea0_0 .net "b", 0 0, L_0x55fb2cff67f0;  alias, 1 drivers
v0x55fb2cd4efc0_0 .net "cout", 0 0, L_0x55fb2cff87f0;  alias, 1 drivers
S_0x55fb2cd4f720 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd4ddc0;
 .timescale 0 0;
P_0x55fb2cd4f940 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd4fa00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd4f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff7060 .functor OR 1, L_0x55fb2cff6d10, L_0x55fb2cff6f80, C4<0>, C4<0>;
v0x55fb2cd50900_0 .net "S", 0 0, L_0x55fb2cff6df0;  1 drivers
v0x55fb2cd509c0_0 .net "a", 0 0, L_0x55fb2cff70f0;  1 drivers
v0x55fb2cd50a90_0 .net "b", 0 0, L_0x55fb2cff72d0;  1 drivers
v0x55fb2cd50b90_0 .net "c_1", 0 0, L_0x55fb2cff6d10;  1 drivers
v0x55fb2cd50c60_0 .net "c_2", 0 0, L_0x55fb2cff6f80;  1 drivers
v0x55fb2cd50d50_0 .net "cin", 0 0, L_0x55fb2cff7490;  1 drivers
v0x55fb2cd50e20_0 .net "cout", 0 0, L_0x55fb2cff7060;  1 drivers
v0x55fb2cd50ec0_0 .net "h_1_out", 0 0, L_0x55fb2cff6c60;  1 drivers
S_0x55fb2cd4fc60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd4fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff6c60 .functor XOR 1, L_0x55fb2cff70f0, L_0x55fb2cff72d0, C4<0>, C4<0>;
L_0x55fb2cff6d10 .functor AND 1, L_0x55fb2cff70f0, L_0x55fb2cff72d0, C4<1>, C4<1>;
v0x55fb2cd4ff00_0 .net "S", 0 0, L_0x55fb2cff6c60;  alias, 1 drivers
v0x55fb2cd4ffe0_0 .net "a", 0 0, L_0x55fb2cff70f0;  alias, 1 drivers
v0x55fb2cd500a0_0 .net "b", 0 0, L_0x55fb2cff72d0;  alias, 1 drivers
v0x55fb2cd50170_0 .net "cout", 0 0, L_0x55fb2cff6d10;  alias, 1 drivers
S_0x55fb2cd502e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd4fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff6df0 .functor XOR 1, L_0x55fb2cff6c60, L_0x55fb2cff7490, C4<0>, C4<0>;
L_0x55fb2cff6f80 .functor AND 1, L_0x55fb2cff6c60, L_0x55fb2cff7490, C4<1>, C4<1>;
v0x55fb2cd50550_0 .net "S", 0 0, L_0x55fb2cff6df0;  alias, 1 drivers
v0x55fb2cd50610_0 .net "a", 0 0, L_0x55fb2cff6c60;  alias, 1 drivers
v0x55fb2cd50700_0 .net "b", 0 0, L_0x55fb2cff7490;  alias, 1 drivers
v0x55fb2cd507d0_0 .net "cout", 0 0, L_0x55fb2cff6f80;  alias, 1 drivers
S_0x55fb2cd50fb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd4ddc0;
 .timescale 0 0;
P_0x55fb2cd51190 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd51250 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd50fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff78b0 .functor OR 1, L_0x55fb2cff7650, L_0x55fb2cff7820, C4<0>, C4<0>;
v0x55fb2cd52180_0 .net "S", 0 0, L_0x55fb2cff76e0;  1 drivers
v0x55fb2cd52240_0 .net "a", 0 0, L_0x55fb2cff7940;  1 drivers
v0x55fb2cd52310_0 .net "b", 0 0, L_0x55fb2cff7a70;  1 drivers
v0x55fb2cd52410_0 .net "c_1", 0 0, L_0x55fb2cff7650;  1 drivers
v0x55fb2cd524e0_0 .net "c_2", 0 0, L_0x55fb2cff7820;  1 drivers
v0x55fb2cd525d0_0 .net "cin", 0 0, L_0x55fb2cff7ba0;  1 drivers
v0x55fb2cd526a0_0 .net "cout", 0 0, L_0x55fb2cff78b0;  1 drivers
v0x55fb2cd52740_0 .net "h_1_out", 0 0, L_0x55fb2cff75c0;  1 drivers
S_0x55fb2cd514e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd51250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff75c0 .functor XOR 1, L_0x55fb2cff7940, L_0x55fb2cff7a70, C4<0>, C4<0>;
L_0x55fb2cff7650 .functor AND 1, L_0x55fb2cff7940, L_0x55fb2cff7a70, C4<1>, C4<1>;
v0x55fb2cd51780_0 .net "S", 0 0, L_0x55fb2cff75c0;  alias, 1 drivers
v0x55fb2cd51860_0 .net "a", 0 0, L_0x55fb2cff7940;  alias, 1 drivers
v0x55fb2cd51920_0 .net "b", 0 0, L_0x55fb2cff7a70;  alias, 1 drivers
v0x55fb2cd519f0_0 .net "cout", 0 0, L_0x55fb2cff7650;  alias, 1 drivers
S_0x55fb2cd51b60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd51250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff76e0 .functor XOR 1, L_0x55fb2cff75c0, L_0x55fb2cff7ba0, C4<0>, C4<0>;
L_0x55fb2cff7820 .functor AND 1, L_0x55fb2cff75c0, L_0x55fb2cff7ba0, C4<1>, C4<1>;
v0x55fb2cd51dd0_0 .net "S", 0 0, L_0x55fb2cff76e0;  alias, 1 drivers
v0x55fb2cd51e90_0 .net "a", 0 0, L_0x55fb2cff75c0;  alias, 1 drivers
v0x55fb2cd51f80_0 .net "b", 0 0, L_0x55fb2cff7ba0;  alias, 1 drivers
v0x55fb2cd52050_0 .net "cout", 0 0, L_0x55fb2cff7820;  alias, 1 drivers
S_0x55fb2cd52830 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd4ddc0;
 .timescale 0 0;
P_0x55fb2cd52a10 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd52af0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd52830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff80b0 .functor OR 1, L_0x55fb2cff7d60, L_0x55fb2cff7fd0, C4<0>, C4<0>;
v0x55fb2cd539f0_0 .net "S", 0 0, L_0x55fb2cff7e40;  1 drivers
v0x55fb2cd53ab0_0 .net "a", 0 0, L_0x55fb2cff8140;  1 drivers
v0x55fb2cd53b80_0 .net "b", 0 0, L_0x55fb2cff8270;  1 drivers
v0x55fb2cd53c80_0 .net "c_1", 0 0, L_0x55fb2cff7d60;  1 drivers
v0x55fb2cd53d50_0 .net "c_2", 0 0, L_0x55fb2cff7fd0;  1 drivers
v0x55fb2cd53e40_0 .net "cin", 0 0, L_0x55fb2cff83f0;  1 drivers
v0x55fb2cd53f10_0 .net "cout", 0 0, L_0x55fb2cff80b0;  1 drivers
v0x55fb2cd53fb0_0 .net "h_1_out", 0 0, L_0x55fb2cff7cd0;  1 drivers
S_0x55fb2cd52d50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd52af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff7cd0 .functor XOR 1, L_0x55fb2cff8140, L_0x55fb2cff8270, C4<0>, C4<0>;
L_0x55fb2cff7d60 .functor AND 1, L_0x55fb2cff8140, L_0x55fb2cff8270, C4<1>, C4<1>;
v0x55fb2cd52ff0_0 .net "S", 0 0, L_0x55fb2cff7cd0;  alias, 1 drivers
v0x55fb2cd530d0_0 .net "a", 0 0, L_0x55fb2cff8140;  alias, 1 drivers
v0x55fb2cd53190_0 .net "b", 0 0, L_0x55fb2cff8270;  alias, 1 drivers
v0x55fb2cd53260_0 .net "cout", 0 0, L_0x55fb2cff7d60;  alias, 1 drivers
S_0x55fb2cd533d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd52af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff7e40 .functor XOR 1, L_0x55fb2cff7cd0, L_0x55fb2cff83f0, C4<0>, C4<0>;
L_0x55fb2cff7fd0 .functor AND 1, L_0x55fb2cff7cd0, L_0x55fb2cff83f0, C4<1>, C4<1>;
v0x55fb2cd53640_0 .net "S", 0 0, L_0x55fb2cff7e40;  alias, 1 drivers
v0x55fb2cd53700_0 .net "a", 0 0, L_0x55fb2cff7cd0;  alias, 1 drivers
v0x55fb2cd537f0_0 .net "b", 0 0, L_0x55fb2cff83f0;  alias, 1 drivers
v0x55fb2cd538c0_0 .net "cout", 0 0, L_0x55fb2cff7fd0;  alias, 1 drivers
S_0x55fb2cd56b40 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2cff8c90 .functor BUFZ 2, L_0x55fb2cff06f0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff9370 .functor BUFZ 2, L_0x55fb2cff09c0, C4<00>, C4<00>, C4<00>;
L_0x55fb2cff93e0 .functor AND 1, L_0x55fb2cff9010, L_0x55fb2cff9230, C4<1>, C4<1>;
L_0x55fb2cff9590 .functor AND 1, L_0x55fb2cff8f70, L_0x55fb2cff9190, C4<1>, C4<1>;
L_0x55fb2cffa4d0 .functor AND 1, L_0x55fb2cff9b70, L_0x55fb2cffa230, C4<1>, C4<1>;
L_0x55fb2cffb9e0 .functor XOR 1, L_0x55fb2cff9d60, L_0x55fb2cffa420, C4<0>, C4<0>;
L_0x55fb2cffd120 .functor BUFZ 2, L_0x55fb2cff9450, C4<00>, C4<00>, C4<00>;
L_0x55fb2cffd280 .functor BUFZ 2, L_0x55fb2cffcd50, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf63eb0 .functor BUFZ 2, L_0x55fb2cff9600, C4<00>, C4<00>, C4<00>;
L_0x55fb2cf64050 .functor BUFZ 3, L_0x55fb2cffe1b0, C4<000>, C4<000>, C4<000>;
v0x55fb2cd70250_0 .net "X", 1 0, L_0x55fb2cff06f0;  alias, 1 drivers
v0x55fb2cd70330_0 .net "Xe", 0 0, L_0x55fb2cff9010;  1 drivers
v0x55fb2cd703f0_0 .net "Xn", 0 0, L_0x55fb2cff8f70;  1 drivers
v0x55fb2cd70520_0 .net "Y", 1 0, L_0x55fb2cff09c0;  alias, 1 drivers
v0x55fb2cd705c0_0 .net "Ye", 0 0, L_0x55fb2cff9230;  1 drivers
v0x55fb2cd706b0_0 .net "Yn", 0 0, L_0x55fb2cff9190;  1 drivers
v0x55fb2cd707e0_0 .net "Z", 3 0, o0x7fd0c51b1248;  alias, 0 drivers
v0x55fb2cd70880_0 .net *"_ivl_12", 0 0, L_0x55fb2cff93e0;  1 drivers
L_0x7fd0c513a5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd70920_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513a5d8;  1 drivers
v0x55fb2cd70a70_0 .net *"_ivl_21", 0 0, L_0x55fb2cff9590;  1 drivers
L_0x7fd0c513a620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd70b50_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513a620;  1 drivers
v0x55fb2cd70c30_0 .net *"_ivl_34", 0 0, L_0x55fb2cffa4d0;  1 drivers
L_0x7fd0c513a6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd70d10_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513a6f8;  1 drivers
v0x55fb2cd70df0_0 .net *"_ivl_4", 1 0, L_0x55fb2cff8c90;  1 drivers
v0x55fb2cd70ed0_0 .net *"_ivl_50", 1 0, L_0x55fb2cffd120;  1 drivers
v0x55fb2cd70fb0_0 .net *"_ivl_54", 1 0, L_0x55fb2cffd280;  1 drivers
v0x55fb2cd71090_0 .net *"_ivl_62", 1 0, L_0x55fb2cf63eb0;  1 drivers
v0x55fb2cd71280_0 .net *"_ivl_66", 2 0, L_0x55fb2cf64050;  1 drivers
v0x55fb2cd71360_0 .net *"_ivl_9", 1 0, L_0x55fb2cff9370;  1 drivers
L_0x7fd0c513a6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd71440_0 .net "add", 0 0, L_0x7fd0c513a6b0;  1 drivers
L_0x7fd0c513a788 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51bdf38 .resolv tri, L_0x7fd0c513a788, L_0x55fb2cffd030;
v0x55fb2cd715f0_0 .net8 "big_z0", 2 0, RS_0x7fd0c51bdf38;  2 drivers
v0x55fb2cd716b0_0 .net "big_z0_z1", 2 0, L_0x55fb2cffe1b0;  1 drivers
L_0x7fd0c513a7d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c01e8 .resolv tri, L_0x7fd0c513a7d0, L_0x55fb2cffd190;
v0x55fb2cd71770_0 .net8 "big_z1", 2 0, RS_0x7fd0c51c01e8;  2 drivers
L_0x7fd0c513a860 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51bfe28 .resolv tri, L_0x7fd0c513a860, L_0x55fb2cf63fb0;
v0x55fb2cd71850_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51bfe28;  2 drivers
L_0x7fd0c513a818 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51bfdf8 .resolv tri, L_0x7fd0c513a818, L_0x55fb2cf63e10;
v0x55fb2cd71910_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51bfdf8;  2 drivers
v0x55fb2cd719e0_0 .net "cout_z0_z1", 0 0, L_0x55fb2cffe2f0;  1 drivers
v0x55fb2cd71a80_0 .net "cout_z1", 0 0, L_0x55fb2cffceb0;  1 drivers
v0x55fb2cd71b20_0 .net "cout_z1_1", 0 0, L_0x55fb2cffb8f0;  1 drivers
v0x55fb2cd71c10_0 .net "dummy_cout", 0 0, L_0x55fb2d000d60;  1 drivers
v0x55fb2cd71cb0_0 .net "signX", 0 0, L_0x55fb2cff9d60;  1 drivers
v0x55fb2cd71da0_0 .net "signY", 0 0, L_0x55fb2cffa420;  1 drivers
v0x55fb2cd71e90_0 .net "sign_z3", 0 0, L_0x55fb2cffb9e0;  1 drivers
L_0x7fd0c513a668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd71f30_0 .net "sub", 0 0, L_0x7fd0c513a668;  1 drivers
v0x55fb2cd721e0_0 .net "z", 3 0, L_0x55fb2d000b20;  1 drivers
v0x55fb2cd72280_0 .net "z0", 1 0, L_0x55fb2cff9450;  1 drivers
v0x55fb2cd72320_0 .net "z1", 1 0, L_0x55fb2cffcd50;  1 drivers
v0x55fb2cd72410_0 .net "z1_1", 1 0, L_0x55fb2cffb790;  1 drivers
v0x55fb2cd724d0_0 .net "z2", 1 0, L_0x55fb2cff9600;  1 drivers
v0x55fb2cd72590_0 .net "z3", 1 0, L_0x55fb2cffa560;  1 drivers
v0x55fb2cd72630_0 .net "z3_1", 0 0, L_0x55fb2cff9b70;  1 drivers
v0x55fb2cd726d0_0 .net "z3_2", 0 0, L_0x55fb2cffa230;  1 drivers
L_0x55fb2cff8f70 .part L_0x55fb2cff8c90, 1, 1;
L_0x55fb2cff9010 .part L_0x55fb2cff8c90, 0, 1;
L_0x55fb2cff9190 .part L_0x55fb2cff9370, 1, 1;
L_0x55fb2cff9230 .part L_0x55fb2cff9370, 0, 1;
L_0x55fb2cff9450 .concat8 [ 1 1 0 0], L_0x55fb2cff93e0, L_0x7fd0c513a5d8;
L_0x55fb2cff9600 .concat8 [ 1 1 0 0], L_0x55fb2cff9590, L_0x7fd0c513a620;
L_0x55fb2cffa560 .concat8 [ 1 1 0 0], L_0x55fb2cffa4d0, L_0x7fd0c513a6f8;
L_0x55fb2cffd030 .part/pv L_0x55fb2cffd120, 0, 2, 3;
L_0x55fb2cffd190 .part/pv L_0x55fb2cffd280, 1, 2, 3;
L_0x55fb2cf63e10 .part/pv L_0x55fb2cf63eb0, 2, 2, 4;
L_0x55fb2cf63fb0 .part/pv L_0x55fb2cf64050, 0, 3, 4;
S_0x55fb2cd56cd0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cd56b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd56e80 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513d9e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cffa6f0 .functor XOR 2, L_0x7fd0c513d9e0, L_0x55fb2cff9600, C4<00>, C4<00>;
v0x55fb2cd5a820_0 .net *"_ivl_0", 1 0, L_0x7fd0c513d9e0;  1 drivers
v0x55fb2cd5a920_0 .net "a", 1 0, L_0x55fb2cff9450;  alias, 1 drivers
v0x55fb2cd5a9e0_0 .net "a_or_s", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd5aa80_0 .net "b", 1 0, L_0x55fb2cff9600;  alias, 1 drivers
v0x55fb2cd5ab20_0 .net "cout", 0 0, L_0x55fb2cffb8f0;  alias, 1 drivers
v0x55fb2cd5ac10_0 .net "input_b", 1 0, L_0x55fb2cffa6f0;  1 drivers
v0x55fb2cd5ace0_0 .net "out", 1 0, L_0x55fb2cffb790;  alias, 1 drivers
S_0x55fb2cd57030 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd56cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd57230 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd5a220_0 .net "S", 1 0, L_0x55fb2cffb790;  alias, 1 drivers
v0x55fb2cd5a300_0 .net "a", 1 0, L_0x55fb2cff9450;  alias, 1 drivers
v0x55fb2cd5a3e0_0 .net "b", 1 0, L_0x55fb2cffa6f0;  alias, 1 drivers
v0x55fb2cd5a4a0_0 .net "carin", 1 0, L_0x55fb2cffb830;  1 drivers
v0x55fb2cd5a580_0 .net "cin", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd5a6c0_0 .net "cout", 0 0, L_0x55fb2cffb8f0;  alias, 1 drivers
L_0x55fb2cfface0 .part L_0x55fb2cff9450, 1, 1;
L_0x55fb2cffaec0 .part L_0x55fb2cffa6f0, 1, 1;
L_0x55fb2cffaff0 .part L_0x55fb2cffb830, 0, 1;
L_0x55fb2cffb4a0 .part L_0x55fb2cff9450, 0, 1;
L_0x55fb2cffb5d0 .part L_0x55fb2cffa6f0, 0, 1;
L_0x55fb2cffb790 .concat8 [ 1 1 0 0], L_0x55fb2cffb240, L_0x55fb2cffa9e0;
L_0x55fb2cffb830 .concat8 [ 1 1 0 0], L_0x55fb2cffb410, L_0x55fb2cffac50;
L_0x55fb2cffb8f0 .part L_0x55fb2cffb830, 1, 1;
S_0x55fb2cd573b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd57030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cffb410 .functor OR 1, L_0x55fb2cffb1b0, L_0x55fb2cffb380, C4<0>, C4<0>;
v0x55fb2cd58300_0 .net "S", 0 0, L_0x55fb2cffb240;  1 drivers
v0x55fb2cd583c0_0 .net "a", 0 0, L_0x55fb2cffb4a0;  1 drivers
v0x55fb2cd58490_0 .net "b", 0 0, L_0x55fb2cffb5d0;  1 drivers
v0x55fb2cd58590_0 .net "c_1", 0 0, L_0x55fb2cffb1b0;  1 drivers
v0x55fb2cd58660_0 .net "c_2", 0 0, L_0x55fb2cffb380;  1 drivers
v0x55fb2cd58750_0 .net "cin", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd58820_0 .net "cout", 0 0, L_0x55fb2cffb410;  1 drivers
v0x55fb2cd588c0_0 .net "h_1_out", 0 0, L_0x55fb2cffb120;  1 drivers
S_0x55fb2cd57660 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd573b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffb120 .functor XOR 1, L_0x55fb2cffb4a0, L_0x55fb2cffb5d0, C4<0>, C4<0>;
L_0x55fb2cffb1b0 .functor AND 1, L_0x55fb2cffb4a0, L_0x55fb2cffb5d0, C4<1>, C4<1>;
v0x55fb2cd57900_0 .net "S", 0 0, L_0x55fb2cffb120;  alias, 1 drivers
v0x55fb2cd579e0_0 .net "a", 0 0, L_0x55fb2cffb4a0;  alias, 1 drivers
v0x55fb2cd57aa0_0 .net "b", 0 0, L_0x55fb2cffb5d0;  alias, 1 drivers
v0x55fb2cd57b70_0 .net "cout", 0 0, L_0x55fb2cffb1b0;  alias, 1 drivers
S_0x55fb2cd57ce0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd573b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffb240 .functor XOR 1, L_0x55fb2cffb120, L_0x7fd0c513a6b0, C4<0>, C4<0>;
L_0x55fb2cffb380 .functor AND 1, L_0x55fb2cffb120, L_0x7fd0c513a6b0, C4<1>, C4<1>;
v0x55fb2cd57f50_0 .net "S", 0 0, L_0x55fb2cffb240;  alias, 1 drivers
v0x55fb2cd58010_0 .net "a", 0 0, L_0x55fb2cffb120;  alias, 1 drivers
v0x55fb2cd58100_0 .net "b", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd581d0_0 .net "cout", 0 0, L_0x55fb2cffb380;  alias, 1 drivers
S_0x55fb2cd589b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd57030;
 .timescale 0 0;
P_0x55fb2cd58bb0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd58c70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd589b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cffac50 .functor OR 1, L_0x55fb2cffa900, L_0x55fb2cffab70, C4<0>, C4<0>;
v0x55fb2cd59b70_0 .net "S", 0 0, L_0x55fb2cffa9e0;  1 drivers
v0x55fb2cd59c30_0 .net "a", 0 0, L_0x55fb2cfface0;  1 drivers
v0x55fb2cd59d00_0 .net "b", 0 0, L_0x55fb2cffaec0;  1 drivers
v0x55fb2cd59e00_0 .net "c_1", 0 0, L_0x55fb2cffa900;  1 drivers
v0x55fb2cd59ed0_0 .net "c_2", 0 0, L_0x55fb2cffab70;  1 drivers
v0x55fb2cd59fc0_0 .net "cin", 0 0, L_0x55fb2cffaff0;  1 drivers
v0x55fb2cd5a090_0 .net "cout", 0 0, L_0x55fb2cffac50;  1 drivers
v0x55fb2cd5a130_0 .net "h_1_out", 0 0, L_0x55fb2cffa7b0;  1 drivers
S_0x55fb2cd58ed0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd58c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffa7b0 .functor XOR 1, L_0x55fb2cfface0, L_0x55fb2cffaec0, C4<0>, C4<0>;
L_0x55fb2cffa900 .functor AND 1, L_0x55fb2cfface0, L_0x55fb2cffaec0, C4<1>, C4<1>;
v0x55fb2cd59170_0 .net "S", 0 0, L_0x55fb2cffa7b0;  alias, 1 drivers
v0x55fb2cd59250_0 .net "a", 0 0, L_0x55fb2cfface0;  alias, 1 drivers
v0x55fb2cd59310_0 .net "b", 0 0, L_0x55fb2cffaec0;  alias, 1 drivers
v0x55fb2cd593e0_0 .net "cout", 0 0, L_0x55fb2cffa900;  alias, 1 drivers
S_0x55fb2cd59550 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd58c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffa9e0 .functor XOR 1, L_0x55fb2cffa7b0, L_0x55fb2cffaff0, C4<0>, C4<0>;
L_0x55fb2cffab70 .functor AND 1, L_0x55fb2cffa7b0, L_0x55fb2cffaff0, C4<1>, C4<1>;
v0x55fb2cd597c0_0 .net "S", 0 0, L_0x55fb2cffa9e0;  alias, 1 drivers
v0x55fb2cd59880_0 .net "a", 0 0, L_0x55fb2cffa7b0;  alias, 1 drivers
v0x55fb2cd59970_0 .net "b", 0 0, L_0x55fb2cffaff0;  alias, 1 drivers
v0x55fb2cd59a40_0 .net "cout", 0 0, L_0x55fb2cffab70;  alias, 1 drivers
S_0x55fb2cd5ae60 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cd56b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd5b060 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2cffbc50 .functor XOR 2, L_0x55fb2cffbb90, L_0x55fb2cffa560, C4<00>, C4<00>;
v0x55fb2cd5e9b0_0 .net *"_ivl_0", 1 0, L_0x55fb2cffbb90;  1 drivers
L_0x7fd0c513a740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd5eab0_0 .net *"_ivl_3", 0 0, L_0x7fd0c513a740;  1 drivers
v0x55fb2cd5eb90_0 .net "a", 1 0, L_0x55fb2cffb790;  alias, 1 drivers
v0x55fb2cd5ec30_0 .net "a_or_s", 0 0, L_0x55fb2cffb9e0;  alias, 1 drivers
v0x55fb2cd5ecd0_0 .net "b", 1 0, L_0x55fb2cffa560;  alias, 1 drivers
v0x55fb2cd5ee00_0 .net "cout", 0 0, L_0x55fb2cffceb0;  alias, 1 drivers
v0x55fb2cd5eea0_0 .net "input_b", 1 0, L_0x55fb2cffbc50;  1 drivers
v0x55fb2cd5ef40_0 .net "out", 1 0, L_0x55fb2cffcd50;  alias, 1 drivers
L_0x55fb2cffbb90 .concat [ 1 1 0 0], L_0x55fb2cffb9e0, L_0x7fd0c513a740;
S_0x55fb2cd5b1b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd5ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd5b390 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd5e380_0 .net "S", 1 0, L_0x55fb2cffcd50;  alias, 1 drivers
v0x55fb2cd5e460_0 .net "a", 1 0, L_0x55fb2cffb790;  alias, 1 drivers
v0x55fb2cd5e570_0 .net "b", 1 0, L_0x55fb2cffbc50;  alias, 1 drivers
v0x55fb2cd5e630_0 .net "carin", 1 0, L_0x55fb2cffcdf0;  1 drivers
v0x55fb2cd5e710_0 .net "cin", 0 0, L_0x55fb2cffb9e0;  alias, 1 drivers
v0x55fb2cd5e850_0 .net "cout", 0 0, L_0x55fb2cffceb0;  alias, 1 drivers
L_0x55fb2cffc260 .part L_0x55fb2cffb790, 1, 1;
L_0x55fb2cffc3b0 .part L_0x55fb2cffbc50, 1, 1;
L_0x55fb2cffc4e0 .part L_0x55fb2cffcdf0, 0, 1;
L_0x55fb2cffcaf0 .part L_0x55fb2cffb790, 0, 1;
L_0x55fb2cffcb90 .part L_0x55fb2cffbc50, 0, 1;
L_0x55fb2cffcd50 .concat8 [ 1 1 0 0], L_0x55fb2cffc730, L_0x55fb2cffbf60;
L_0x55fb2cffcdf0 .concat8 [ 1 1 0 0], L_0x55fb2cffca60, L_0x55fb2cffc1d0;
L_0x55fb2cffceb0 .part L_0x55fb2cffcdf0, 1, 1;
S_0x55fb2cd5b510 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd5b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cffca60 .functor OR 1, L_0x55fb2cffc6a0, L_0x55fb2cffc8c0, C4<0>, C4<0>;
v0x55fb2cd5c460_0 .net "S", 0 0, L_0x55fb2cffc730;  1 drivers
v0x55fb2cd5c520_0 .net "a", 0 0, L_0x55fb2cffcaf0;  1 drivers
v0x55fb2cd5c5f0_0 .net "b", 0 0, L_0x55fb2cffcb90;  1 drivers
v0x55fb2cd5c6f0_0 .net "c_1", 0 0, L_0x55fb2cffc6a0;  1 drivers
v0x55fb2cd5c7c0_0 .net "c_2", 0 0, L_0x55fb2cffc8c0;  1 drivers
v0x55fb2cd5c8b0_0 .net "cin", 0 0, L_0x55fb2cffb9e0;  alias, 1 drivers
v0x55fb2cd5c980_0 .net "cout", 0 0, L_0x55fb2cffca60;  1 drivers
v0x55fb2cd5ca20_0 .net "h_1_out", 0 0, L_0x55fb2cffc610;  1 drivers
S_0x55fb2cd5b7c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd5b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffc610 .functor XOR 1, L_0x55fb2cffcaf0, L_0x55fb2cffcb90, C4<0>, C4<0>;
L_0x55fb2cffc6a0 .functor AND 1, L_0x55fb2cffcaf0, L_0x55fb2cffcb90, C4<1>, C4<1>;
v0x55fb2cd5ba60_0 .net "S", 0 0, L_0x55fb2cffc610;  alias, 1 drivers
v0x55fb2cd5bb40_0 .net "a", 0 0, L_0x55fb2cffcaf0;  alias, 1 drivers
v0x55fb2cd5bc00_0 .net "b", 0 0, L_0x55fb2cffcb90;  alias, 1 drivers
v0x55fb2cd5bcd0_0 .net "cout", 0 0, L_0x55fb2cffc6a0;  alias, 1 drivers
S_0x55fb2cd5be40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd5b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffc730 .functor XOR 1, L_0x55fb2cffc610, L_0x55fb2cffb9e0, C4<0>, C4<0>;
L_0x55fb2cffc8c0 .functor AND 1, L_0x55fb2cffc610, L_0x55fb2cffb9e0, C4<1>, C4<1>;
v0x55fb2cd5c0b0_0 .net "S", 0 0, L_0x55fb2cffc730;  alias, 1 drivers
v0x55fb2cd5c170_0 .net "a", 0 0, L_0x55fb2cffc610;  alias, 1 drivers
v0x55fb2cd5c260_0 .net "b", 0 0, L_0x55fb2cffb9e0;  alias, 1 drivers
v0x55fb2cd5c330_0 .net "cout", 0 0, L_0x55fb2cffc8c0;  alias, 1 drivers
S_0x55fb2cd5cb10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd5b1b0;
 .timescale 0 0;
P_0x55fb2cd5cd10 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd5cdd0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd5cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cffc1d0 .functor OR 1, L_0x55fb2cffbe80, L_0x55fb2cffc0f0, C4<0>, C4<0>;
v0x55fb2cd5dcd0_0 .net "S", 0 0, L_0x55fb2cffbf60;  1 drivers
v0x55fb2cd5dd90_0 .net "a", 0 0, L_0x55fb2cffc260;  1 drivers
v0x55fb2cd5de60_0 .net "b", 0 0, L_0x55fb2cffc3b0;  1 drivers
v0x55fb2cd5df60_0 .net "c_1", 0 0, L_0x55fb2cffbe80;  1 drivers
v0x55fb2cd5e030_0 .net "c_2", 0 0, L_0x55fb2cffc0f0;  1 drivers
v0x55fb2cd5e120_0 .net "cin", 0 0, L_0x55fb2cffc4e0;  1 drivers
v0x55fb2cd5e1f0_0 .net "cout", 0 0, L_0x55fb2cffc1d0;  1 drivers
v0x55fb2cd5e290_0 .net "h_1_out", 0 0, L_0x55fb2cffbd30;  1 drivers
S_0x55fb2cd5d030 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd5cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffbd30 .functor XOR 1, L_0x55fb2cffc260, L_0x55fb2cffc3b0, C4<0>, C4<0>;
L_0x55fb2cffbe80 .functor AND 1, L_0x55fb2cffc260, L_0x55fb2cffc3b0, C4<1>, C4<1>;
v0x55fb2cd5d2d0_0 .net "S", 0 0, L_0x55fb2cffbd30;  alias, 1 drivers
v0x55fb2cd5d3b0_0 .net "a", 0 0, L_0x55fb2cffc260;  alias, 1 drivers
v0x55fb2cd5d470_0 .net "b", 0 0, L_0x55fb2cffc3b0;  alias, 1 drivers
v0x55fb2cd5d540_0 .net "cout", 0 0, L_0x55fb2cffbe80;  alias, 1 drivers
S_0x55fb2cd5d6b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd5cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffbf60 .functor XOR 1, L_0x55fb2cffbd30, L_0x55fb2cffc4e0, C4<0>, C4<0>;
L_0x55fb2cffc0f0 .functor AND 1, L_0x55fb2cffbd30, L_0x55fb2cffc4e0, C4<1>, C4<1>;
v0x55fb2cd5d920_0 .net "S", 0 0, L_0x55fb2cffbf60;  alias, 1 drivers
v0x55fb2cd5d9e0_0 .net "a", 0 0, L_0x55fb2cffbd30;  alias, 1 drivers
v0x55fb2cd5dad0_0 .net "b", 0 0, L_0x55fb2cffc4e0;  alias, 1 drivers
v0x55fb2cd5dba0_0 .net "cout", 0 0, L_0x55fb2cffc0f0;  alias, 1 drivers
S_0x55fb2cd5f090 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cd56b40;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd5f270 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513da28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2cffd420 .functor XOR 3, L_0x7fd0c513da28, RS_0x7fd0c51bdf38, C4<000>, C4<000>;
v0x55fb2cd64370_0 .net *"_ivl_0", 2 0, L_0x7fd0c513da28;  1 drivers
v0x55fb2cd64470_0 .net8 "a", 2 0, RS_0x7fd0c51bdf38;  alias, 2 drivers
v0x55fb2cd64530_0 .net "a_or_s", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd64600_0 .net8 "b", 2 0, RS_0x7fd0c51bdf38;  alias, 2 drivers
v0x55fb2cd646f0_0 .net "cout", 0 0, L_0x55fb2cffe2f0;  alias, 1 drivers
v0x55fb2cd647e0_0 .net "input_b", 2 0, L_0x55fb2cffd420;  1 drivers
v0x55fb2cd64880_0 .net "out", 2 0, L_0x55fb2cffe1b0;  alias, 1 drivers
S_0x55fb2cd5f3f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd5f090;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd5f5d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cd63dc0_0 .net "S", 2 0, L_0x55fb2cffe1b0;  alias, 1 drivers
v0x55fb2cd63ea0_0 .net8 "a", 2 0, RS_0x7fd0c51bdf38;  alias, 2 drivers
v0x55fb2cd63f80_0 .net "b", 2 0, L_0x55fb2cffd420;  alias, 1 drivers
v0x55fb2cd64040_0 .net "carin", 2 0, L_0x55fb2cffe250;  1 drivers
v0x55fb2cd64120_0 .net "cin", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd64210_0 .net "cout", 0 0, L_0x55fb2cffe2f0;  alias, 1 drivers
L_0x55fb2cffd9c0 .part RS_0x7fd0c51bdf38, 1, 1;
L_0x55fb2cffdb10 .part L_0x55fb2cffd420, 1, 1;
L_0x55fb2cffdc40 .part L_0x55fb2cffe250, 0, 1;
L_0x55fb2c7539b0 .part RS_0x7fd0c51bdf38, 2, 1;
L_0x55fb2c762140 .part L_0x55fb2cffd420, 2, 1;
L_0x55fb2c770e00 .part L_0x55fb2cffe250, 1, 1;
L_0x55fb2c5b9510 .part RS_0x7fd0c51bdf38, 0, 1;
L_0x55fb2cffe080 .part L_0x55fb2cffd420, 0, 1;
L_0x55fb2cffe1b0 .concat8 [ 1 1 1 0], L_0x55fb2c796830, L_0x55fb2cffd6c0, L_0x55fb2cffde90;
L_0x55fb2cffe250 .concat8 [ 1 1 1 0], L_0x55fb2c54e830, L_0x55fb2cffd930, L_0x55fb2c4489e0;
L_0x55fb2cffe2f0 .part L_0x55fb2cffe250, 2, 1;
S_0x55fb2cd5f750 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd5f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c54e830 .functor OR 1, L_0x55fb2c78eee0, L_0x55fb2c5a1d90, C4<0>, C4<0>;
v0x55fb2cd60680_0 .net "S", 0 0, L_0x55fb2c796830;  1 drivers
v0x55fb2cd60740_0 .net "a", 0 0, L_0x55fb2c5b9510;  1 drivers
v0x55fb2cd60810_0 .net "b", 0 0, L_0x55fb2cffe080;  1 drivers
v0x55fb2cd60910_0 .net "c_1", 0 0, L_0x55fb2c78eee0;  1 drivers
v0x55fb2cd609e0_0 .net "c_2", 0 0, L_0x55fb2c5a1d90;  1 drivers
v0x55fb2cd60a80_0 .net "cin", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd60b20_0 .net "cout", 0 0, L_0x55fb2c54e830;  1 drivers
v0x55fb2cd60bc0_0 .net "h_1_out", 0 0, L_0x55fb2c787590;  1 drivers
S_0x55fb2cd5fa00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c787590 .functor XOR 1, L_0x55fb2c5b9510, L_0x55fb2cffe080, C4<0>, C4<0>;
L_0x55fb2c78eee0 .functor AND 1, L_0x55fb2c5b9510, L_0x55fb2cffe080, C4<1>, C4<1>;
v0x55fb2cd5fca0_0 .net "S", 0 0, L_0x55fb2c787590;  alias, 1 drivers
v0x55fb2cd5fd80_0 .net "a", 0 0, L_0x55fb2c5b9510;  alias, 1 drivers
v0x55fb2cd5fe40_0 .net "b", 0 0, L_0x55fb2cffe080;  alias, 1 drivers
v0x55fb2cd5ff10_0 .net "cout", 0 0, L_0x55fb2c78eee0;  alias, 1 drivers
S_0x55fb2cd60080 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd5f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2c796830 .functor XOR 1, L_0x55fb2c787590, L_0x7fd0c513a6b0, C4<0>, C4<0>;
L_0x55fb2c5a1d90 .functor AND 1, L_0x55fb2c787590, L_0x7fd0c513a6b0, C4<1>, C4<1>;
v0x55fb2cd602f0_0 .net "S", 0 0, L_0x55fb2c796830;  alias, 1 drivers
v0x55fb2cd603b0_0 .net "a", 0 0, L_0x55fb2c787590;  alias, 1 drivers
v0x55fb2cd604a0_0 .net "b", 0 0, L_0x7fd0c513a6b0;  alias, 1 drivers
v0x55fb2cd60570_0 .net "cout", 0 0, L_0x55fb2c5a1d90;  alias, 1 drivers
S_0x55fb2cd60cb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd5f3f0;
 .timescale 0 0;
P_0x55fb2cd60ed0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd60f90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd60cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cffd930 .functor OR 1, L_0x55fb2cffd5e0, L_0x55fb2cffd850, C4<0>, C4<0>;
v0x55fb2cd61e90_0 .net "S", 0 0, L_0x55fb2cffd6c0;  1 drivers
v0x55fb2cd61f50_0 .net "a", 0 0, L_0x55fb2cffd9c0;  1 drivers
v0x55fb2cd62020_0 .net "b", 0 0, L_0x55fb2cffdb10;  1 drivers
v0x55fb2cd62120_0 .net "c_1", 0 0, L_0x55fb2cffd5e0;  1 drivers
v0x55fb2cd621f0_0 .net "c_2", 0 0, L_0x55fb2cffd850;  1 drivers
v0x55fb2cd622e0_0 .net "cin", 0 0, L_0x55fb2cffdc40;  1 drivers
v0x55fb2cd623b0_0 .net "cout", 0 0, L_0x55fb2cffd930;  1 drivers
v0x55fb2cd62450_0 .net "h_1_out", 0 0, L_0x55fb2cffd490;  1 drivers
S_0x55fb2cd611f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd60f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffd490 .functor XOR 1, L_0x55fb2cffd9c0, L_0x55fb2cffdb10, C4<0>, C4<0>;
L_0x55fb2cffd5e0 .functor AND 1, L_0x55fb2cffd9c0, L_0x55fb2cffdb10, C4<1>, C4<1>;
v0x55fb2cd61490_0 .net "S", 0 0, L_0x55fb2cffd490;  alias, 1 drivers
v0x55fb2cd61570_0 .net "a", 0 0, L_0x55fb2cffd9c0;  alias, 1 drivers
v0x55fb2cd61630_0 .net "b", 0 0, L_0x55fb2cffdb10;  alias, 1 drivers
v0x55fb2cd61700_0 .net "cout", 0 0, L_0x55fb2cffd5e0;  alias, 1 drivers
S_0x55fb2cd61870 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd60f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffd6c0 .functor XOR 1, L_0x55fb2cffd490, L_0x55fb2cffdc40, C4<0>, C4<0>;
L_0x55fb2cffd850 .functor AND 1, L_0x55fb2cffd490, L_0x55fb2cffdc40, C4<1>, C4<1>;
v0x55fb2cd61ae0_0 .net "S", 0 0, L_0x55fb2cffd6c0;  alias, 1 drivers
v0x55fb2cd61ba0_0 .net "a", 0 0, L_0x55fb2cffd490;  alias, 1 drivers
v0x55fb2cd61c90_0 .net "b", 0 0, L_0x55fb2cffdc40;  alias, 1 drivers
v0x55fb2cd61d60_0 .net "cout", 0 0, L_0x55fb2cffd850;  alias, 1 drivers
S_0x55fb2cd62540 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd5f3f0;
 .timescale 0 0;
P_0x55fb2cd62720 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd627e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd62540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2c4489e0 .functor OR 1, L_0x55fb2cffde00, L_0x55fb2c42b530, C4<0>, C4<0>;
v0x55fb2cd63710_0 .net "S", 0 0, L_0x55fb2cffde90;  1 drivers
v0x55fb2cd637d0_0 .net "a", 0 0, L_0x55fb2c7539b0;  1 drivers
v0x55fb2cd638a0_0 .net "b", 0 0, L_0x55fb2c762140;  1 drivers
v0x55fb2cd639a0_0 .net "c_1", 0 0, L_0x55fb2cffde00;  1 drivers
v0x55fb2cd63a70_0 .net "c_2", 0 0, L_0x55fb2c42b530;  1 drivers
v0x55fb2cd63b60_0 .net "cin", 0 0, L_0x55fb2c770e00;  1 drivers
v0x55fb2cd63c30_0 .net "cout", 0 0, L_0x55fb2c4489e0;  1 drivers
v0x55fb2cd63cd0_0 .net "h_1_out", 0 0, L_0x55fb2cffdd70;  1 drivers
S_0x55fb2cd62a70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd627e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffdd70 .functor XOR 1, L_0x55fb2c7539b0, L_0x55fb2c762140, C4<0>, C4<0>;
L_0x55fb2cffde00 .functor AND 1, L_0x55fb2c7539b0, L_0x55fb2c762140, C4<1>, C4<1>;
v0x55fb2cd62d10_0 .net "S", 0 0, L_0x55fb2cffdd70;  alias, 1 drivers
v0x55fb2cd62df0_0 .net "a", 0 0, L_0x55fb2c7539b0;  alias, 1 drivers
v0x55fb2cd62eb0_0 .net "b", 0 0, L_0x55fb2c762140;  alias, 1 drivers
v0x55fb2cd62f80_0 .net "cout", 0 0, L_0x55fb2cffde00;  alias, 1 drivers
S_0x55fb2cd630f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd627e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffde90 .functor XOR 1, L_0x55fb2cffdd70, L_0x55fb2c770e00, C4<0>, C4<0>;
L_0x55fb2c42b530 .functor AND 1, L_0x55fb2cffdd70, L_0x55fb2c770e00, C4<1>, C4<1>;
v0x55fb2cd63360_0 .net "S", 0 0, L_0x55fb2cffde90;  alias, 1 drivers
v0x55fb2cd63420_0 .net "a", 0 0, L_0x55fb2cffdd70;  alias, 1 drivers
v0x55fb2cd63510_0 .net "b", 0 0, L_0x55fb2c770e00;  alias, 1 drivers
v0x55fb2cd635e0_0 .net "cout", 0 0, L_0x55fb2c42b530;  alias, 1 drivers
S_0x55fb2cd649e0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cd56b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd64bc0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cff9790 .functor XOR 1, L_0x7fd0c513a668, L_0x55fb2cff9010, C4<0>, C4<0>;
v0x55fb2cd66d70_0 .net "a", 0 0, L_0x55fb2cff8f70;  alias, 1 drivers
v0x55fb2cd66e50_0 .net "a_or_s", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd66f10_0 .net "b", 0 0, L_0x55fb2cff9010;  alias, 1 drivers
v0x55fb2cd66fb0_0 .net "cout", 0 0, L_0x55fb2cff9d60;  alias, 1 drivers
v0x55fb2cd67050_0 .net "input_b", 0 0, L_0x55fb2cff9790;  1 drivers
v0x55fb2cd67140_0 .net "out", 0 0, L_0x55fb2cff9b70;  alias, 1 drivers
S_0x55fb2cd64da0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd649e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd64fa0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cff9d60 .functor BUFZ 1, L_0x55fb2cff9cb0, C4<0>, C4<0>, C4<0>;
v0x55fb2cd66720_0 .net "S", 0 0, L_0x55fb2cff9b70;  alias, 1 drivers
v0x55fb2cd66830_0 .net "a", 0 0, L_0x55fb2cff8f70;  alias, 1 drivers
v0x55fb2cd66940_0 .net "b", 0 0, L_0x55fb2cff9790;  alias, 1 drivers
v0x55fb2cd66a30_0 .net "carin", 0 0, L_0x55fb2cff9cb0;  1 drivers
v0x55fb2cd66af0_0 .net "cin", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd66c30_0 .net "cout", 0 0, L_0x55fb2cff9d60;  alias, 1 drivers
S_0x55fb2cd65120 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd64da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cff9cb0 .functor OR 1, L_0x55fb2cff99d0, L_0x55fb2cff9c20, C4<0>, C4<0>;
v0x55fb2cd66070_0 .net "S", 0 0, L_0x55fb2cff9b70;  alias, 1 drivers
v0x55fb2cd66130_0 .net "a", 0 0, L_0x55fb2cff8f70;  alias, 1 drivers
v0x55fb2cd66200_0 .net "b", 0 0, L_0x55fb2cff9790;  alias, 1 drivers
v0x55fb2cd66300_0 .net "c_1", 0 0, L_0x55fb2cff99d0;  1 drivers
v0x55fb2cd663d0_0 .net "c_2", 0 0, L_0x55fb2cff9c20;  1 drivers
v0x55fb2cd664c0_0 .net "cin", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd66590_0 .net "cout", 0 0, L_0x55fb2cff9cb0;  alias, 1 drivers
v0x55fb2cd66630_0 .net "h_1_out", 0 0, L_0x55fb2cff9920;  1 drivers
S_0x55fb2cd653d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd65120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff9920 .functor XOR 1, L_0x55fb2cff8f70, L_0x55fb2cff9790, C4<0>, C4<0>;
L_0x55fb2cff99d0 .functor AND 1, L_0x55fb2cff8f70, L_0x55fb2cff9790, C4<1>, C4<1>;
v0x55fb2cd65670_0 .net "S", 0 0, L_0x55fb2cff9920;  alias, 1 drivers
v0x55fb2cd65750_0 .net "a", 0 0, L_0x55fb2cff8f70;  alias, 1 drivers
v0x55fb2cd65810_0 .net "b", 0 0, L_0x55fb2cff9790;  alias, 1 drivers
v0x55fb2cd658e0_0 .net "cout", 0 0, L_0x55fb2cff99d0;  alias, 1 drivers
S_0x55fb2cd65a50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd65120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff9b70 .functor XOR 1, L_0x55fb2cff9920, L_0x7fd0c513a668, C4<0>, C4<0>;
L_0x55fb2cff9c20 .functor AND 1, L_0x55fb2cff9920, L_0x7fd0c513a668, C4<1>, C4<1>;
v0x55fb2cd65cc0_0 .net "S", 0 0, L_0x55fb2cff9b70;  alias, 1 drivers
v0x55fb2cd65d80_0 .net "a", 0 0, L_0x55fb2cff9920;  alias, 1 drivers
v0x55fb2cd65e70_0 .net "b", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd65f40_0 .net "cout", 0 0, L_0x55fb2cff9c20;  alias, 1 drivers
S_0x55fb2cd672a0 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cd56b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd674d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2cff9e10 .functor XOR 1, L_0x7fd0c513a668, L_0x55fb2cff9230, C4<0>, C4<0>;
v0x55fb2cd69490_0 .net "a", 0 0, L_0x55fb2cff9190;  alias, 1 drivers
v0x55fb2cd69570_0 .net "a_or_s", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd69630_0 .net "b", 0 0, L_0x55fb2cff9230;  alias, 1 drivers
v0x55fb2cd696d0_0 .net "cout", 0 0, L_0x55fb2cffa420;  alias, 1 drivers
v0x55fb2cd69770_0 .net "input_b", 0 0, L_0x55fb2cff9e10;  1 drivers
v0x55fb2cd69860_0 .net "out", 0 0, L_0x55fb2cffa230;  alias, 1 drivers
S_0x55fb2cd675f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd672a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd677f0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2cffa420 .functor BUFZ 1, L_0x55fb2cffa370, C4<0>, C4<0>, C4<0>;
v0x55fb2cd68e70_0 .net "S", 0 0, L_0x55fb2cffa230;  alias, 1 drivers
v0x55fb2cd68fa0_0 .net "a", 0 0, L_0x55fb2cff9190;  alias, 1 drivers
v0x55fb2cd690b0_0 .net "b", 0 0, L_0x55fb2cff9e10;  alias, 1 drivers
v0x55fb2cd691a0_0 .net "carin", 0 0, L_0x55fb2cffa370;  1 drivers
v0x55fb2cd69260_0 .net "cin", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd69350_0 .net "cout", 0 0, L_0x55fb2cffa420;  alias, 1 drivers
S_0x55fb2cd67910 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd675f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cffa370 .functor OR 1, L_0x55fb2cffa090, L_0x55fb2cffa2e0, C4<0>, C4<0>;
v0x55fb2cd68840_0 .net "S", 0 0, L_0x55fb2cffa230;  alias, 1 drivers
v0x55fb2cd68900_0 .net "a", 0 0, L_0x55fb2cff9190;  alias, 1 drivers
v0x55fb2cd689d0_0 .net "b", 0 0, L_0x55fb2cff9e10;  alias, 1 drivers
v0x55fb2cd68ad0_0 .net "c_1", 0 0, L_0x55fb2cffa090;  1 drivers
v0x55fb2cd68ba0_0 .net "c_2", 0 0, L_0x55fb2cffa2e0;  1 drivers
v0x55fb2cd68c40_0 .net "cin", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd68ce0_0 .net "cout", 0 0, L_0x55fb2cffa370;  alias, 1 drivers
v0x55fb2cd68d80_0 .net "h_1_out", 0 0, L_0x55fb2cff9fe0;  1 drivers
S_0x55fb2cd67bc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd67910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cff9fe0 .functor XOR 1, L_0x55fb2cff9190, L_0x55fb2cff9e10, C4<0>, C4<0>;
L_0x55fb2cffa090 .functor AND 1, L_0x55fb2cff9190, L_0x55fb2cff9e10, C4<1>, C4<1>;
v0x55fb2cd67e60_0 .net "S", 0 0, L_0x55fb2cff9fe0;  alias, 1 drivers
v0x55fb2cd67f40_0 .net "a", 0 0, L_0x55fb2cff9190;  alias, 1 drivers
v0x55fb2cd68000_0 .net "b", 0 0, L_0x55fb2cff9e10;  alias, 1 drivers
v0x55fb2cd680d0_0 .net "cout", 0 0, L_0x55fb2cffa090;  alias, 1 drivers
S_0x55fb2cd68240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd67910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffa230 .functor XOR 1, L_0x55fb2cff9fe0, L_0x7fd0c513a668, C4<0>, C4<0>;
L_0x55fb2cffa2e0 .functor AND 1, L_0x55fb2cff9fe0, L_0x7fd0c513a668, C4<1>, C4<1>;
v0x55fb2cd684b0_0 .net "S", 0 0, L_0x55fb2cffa230;  alias, 1 drivers
v0x55fb2cd68570_0 .net "a", 0 0, L_0x55fb2cff9fe0;  alias, 1 drivers
v0x55fb2cd68660_0 .net "b", 0 0, L_0x7fd0c513a668;  alias, 1 drivers
v0x55fb2cd68730_0 .net "cout", 0 0, L_0x55fb2cffa2e0;  alias, 1 drivers
S_0x55fb2cd699c0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cd56b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd69ba0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd6fca0_0 .net "S", 3 0, L_0x55fb2d000b20;  alias, 1 drivers
v0x55fb2cd6fd80_0 .net8 "a", 3 0, RS_0x7fd0c51bfdf8;  alias, 2 drivers
v0x55fb2cd6fe60_0 .net8 "b", 3 0, RS_0x7fd0c51bfe28;  alias, 2 drivers
v0x55fb2cd6ff20_0 .net "carin", 3 0, L_0x55fb2d000c30;  1 drivers
v0x55fb2cd70000_0 .net "cin", 0 0, L_0x55fb2cffe2f0;  alias, 1 drivers
v0x55fb2cd700f0_0 .net "cout", 0 0, L_0x55fb2d000d60;  alias, 1 drivers
L_0x55fb2cfff430 .part RS_0x7fd0c51bfdf8, 1, 1;
L_0x55fb2cfff5f0 .part RS_0x7fd0c51bfe28, 1, 1;
L_0x55fb2cfff7b0 .part L_0x55fb2d000c30, 0, 1;
L_0x55fb2cfffba0 .part RS_0x7fd0c51bfdf8, 2, 1;
L_0x55fb2cfffcd0 .part RS_0x7fd0c51bfe28, 2, 1;
L_0x55fb2cfffe00 .part L_0x55fb2d000c30, 1, 1;
L_0x55fb2d0001f0 .part RS_0x7fd0c51bfdf8, 3, 1;
L_0x55fb2d000320 .part RS_0x7fd0c51bfe28, 3, 1;
L_0x55fb2d000450 .part L_0x55fb2d000c30, 2, 1;
L_0x55fb2d000950 .part RS_0x7fd0c51bfdf8, 0, 1;
L_0x55fb2d0009f0 .part RS_0x7fd0c51bfe28, 0, 1;
L_0x55fb2d000b20 .concat8 [ 1 1 1 1], L_0x55fb2d000660, L_0x55fb2cf642c0, L_0x55fb2cfff9c0, L_0x55fb2d000010;
L_0x55fb2d000c30 .concat8 [ 1 1 1 1], L_0x55fb2d0008e0, L_0x55fb2cf64530, L_0x55fb2cfffb30, L_0x55fb2d000180;
L_0x55fb2d000d60 .part L_0x55fb2d000c30, 3, 1;
S_0x55fb2cd69d50 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd699c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0008e0 .functor OR 1, L_0x55fb2d0005f0, L_0x55fb2d000760, C4<0>, C4<0>;
v0x55fb2cd6aca0_0 .net "S", 0 0, L_0x55fb2d000660;  1 drivers
v0x55fb2cd6ad60_0 .net "a", 0 0, L_0x55fb2d000950;  1 drivers
v0x55fb2cd6ae30_0 .net "b", 0 0, L_0x55fb2d0009f0;  1 drivers
v0x55fb2cd6af30_0 .net "c_1", 0 0, L_0x55fb2d0005f0;  1 drivers
v0x55fb2cd6b000_0 .net "c_2", 0 0, L_0x55fb2d000760;  1 drivers
v0x55fb2cd6b0f0_0 .net "cin", 0 0, L_0x55fb2cffe2f0;  alias, 1 drivers
v0x55fb2cd6b190_0 .net "cout", 0 0, L_0x55fb2d0008e0;  1 drivers
v0x55fb2cd6b230_0 .net "h_1_out", 0 0, L_0x55fb2d000580;  1 drivers
S_0x55fb2cd6a000 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd69d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d000580 .functor XOR 1, L_0x55fb2d000950, L_0x55fb2d0009f0, C4<0>, C4<0>;
L_0x55fb2d0005f0 .functor AND 1, L_0x55fb2d000950, L_0x55fb2d0009f0, C4<1>, C4<1>;
v0x55fb2cd6a2a0_0 .net "S", 0 0, L_0x55fb2d000580;  alias, 1 drivers
v0x55fb2cd6a380_0 .net "a", 0 0, L_0x55fb2d000950;  alias, 1 drivers
v0x55fb2cd6a440_0 .net "b", 0 0, L_0x55fb2d0009f0;  alias, 1 drivers
v0x55fb2cd6a510_0 .net "cout", 0 0, L_0x55fb2d0005f0;  alias, 1 drivers
S_0x55fb2cd6a680 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd69d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d000660 .functor XOR 1, L_0x55fb2d000580, L_0x55fb2cffe2f0, C4<0>, C4<0>;
L_0x55fb2d000760 .functor AND 1, L_0x55fb2d000580, L_0x55fb2cffe2f0, C4<1>, C4<1>;
v0x55fb2cd6a8f0_0 .net "S", 0 0, L_0x55fb2d000660;  alias, 1 drivers
v0x55fb2cd6a9b0_0 .net "a", 0 0, L_0x55fb2d000580;  alias, 1 drivers
v0x55fb2cd6aaa0_0 .net "b", 0 0, L_0x55fb2cffe2f0;  alias, 1 drivers
v0x55fb2cd6abc0_0 .net "cout", 0 0, L_0x55fb2d000760;  alias, 1 drivers
S_0x55fb2cd6b320 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd699c0;
 .timescale 0 0;
P_0x55fb2cd6b540 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd6b600 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd6b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cf64530 .functor OR 1, L_0x55fb2cf641e0, L_0x55fb2cf64450, C4<0>, C4<0>;
v0x55fb2cd6c500_0 .net "S", 0 0, L_0x55fb2cf642c0;  1 drivers
v0x55fb2cd6c5c0_0 .net "a", 0 0, L_0x55fb2cfff430;  1 drivers
v0x55fb2cd6c690_0 .net "b", 0 0, L_0x55fb2cfff5f0;  1 drivers
v0x55fb2cd6c790_0 .net "c_1", 0 0, L_0x55fb2cf641e0;  1 drivers
v0x55fb2cd6c860_0 .net "c_2", 0 0, L_0x55fb2cf64450;  1 drivers
v0x55fb2cd6c950_0 .net "cin", 0 0, L_0x55fb2cfff7b0;  1 drivers
v0x55fb2cd6ca20_0 .net "cout", 0 0, L_0x55fb2cf64530;  1 drivers
v0x55fb2cd6cac0_0 .net "h_1_out", 0 0, L_0x55fb2cf64150;  1 drivers
S_0x55fb2cd6b860 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd6b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf64150 .functor XOR 1, L_0x55fb2cfff430, L_0x55fb2cfff5f0, C4<0>, C4<0>;
L_0x55fb2cf641e0 .functor AND 1, L_0x55fb2cfff430, L_0x55fb2cfff5f0, C4<1>, C4<1>;
v0x55fb2cd6bb00_0 .net "S", 0 0, L_0x55fb2cf64150;  alias, 1 drivers
v0x55fb2cd6bbe0_0 .net "a", 0 0, L_0x55fb2cfff430;  alias, 1 drivers
v0x55fb2cd6bca0_0 .net "b", 0 0, L_0x55fb2cfff5f0;  alias, 1 drivers
v0x55fb2cd6bd70_0 .net "cout", 0 0, L_0x55fb2cf641e0;  alias, 1 drivers
S_0x55fb2cd6bee0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd6b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cf642c0 .functor XOR 1, L_0x55fb2cf64150, L_0x55fb2cfff7b0, C4<0>, C4<0>;
L_0x55fb2cf64450 .functor AND 1, L_0x55fb2cf64150, L_0x55fb2cfff7b0, C4<1>, C4<1>;
v0x55fb2cd6c150_0 .net "S", 0 0, L_0x55fb2cf642c0;  alias, 1 drivers
v0x55fb2cd6c210_0 .net "a", 0 0, L_0x55fb2cf64150;  alias, 1 drivers
v0x55fb2cd6c300_0 .net "b", 0 0, L_0x55fb2cfff7b0;  alias, 1 drivers
v0x55fb2cd6c3d0_0 .net "cout", 0 0, L_0x55fb2cf64450;  alias, 1 drivers
S_0x55fb2cd6cbb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd699c0;
 .timescale 0 0;
P_0x55fb2cd6cd90 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd6ce50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd6cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2cfffb30 .functor OR 1, L_0x55fb2cfff950, L_0x55fb2cfffac0, C4<0>, C4<0>;
v0x55fb2cd6dd80_0 .net "S", 0 0, L_0x55fb2cfff9c0;  1 drivers
v0x55fb2cd6de40_0 .net "a", 0 0, L_0x55fb2cfffba0;  1 drivers
v0x55fb2cd6df10_0 .net "b", 0 0, L_0x55fb2cfffcd0;  1 drivers
v0x55fb2cd6e010_0 .net "c_1", 0 0, L_0x55fb2cfff950;  1 drivers
v0x55fb2cd6e0e0_0 .net "c_2", 0 0, L_0x55fb2cfffac0;  1 drivers
v0x55fb2cd6e1d0_0 .net "cin", 0 0, L_0x55fb2cfffe00;  1 drivers
v0x55fb2cd6e2a0_0 .net "cout", 0 0, L_0x55fb2cfffb30;  1 drivers
v0x55fb2cd6e340_0 .net "h_1_out", 0 0, L_0x55fb2cfff8e0;  1 drivers
S_0x55fb2cd6d0e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd6ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfff8e0 .functor XOR 1, L_0x55fb2cfffba0, L_0x55fb2cfffcd0, C4<0>, C4<0>;
L_0x55fb2cfff950 .functor AND 1, L_0x55fb2cfffba0, L_0x55fb2cfffcd0, C4<1>, C4<1>;
v0x55fb2cd6d380_0 .net "S", 0 0, L_0x55fb2cfff8e0;  alias, 1 drivers
v0x55fb2cd6d460_0 .net "a", 0 0, L_0x55fb2cfffba0;  alias, 1 drivers
v0x55fb2cd6d520_0 .net "b", 0 0, L_0x55fb2cfffcd0;  alias, 1 drivers
v0x55fb2cd6d5f0_0 .net "cout", 0 0, L_0x55fb2cfff950;  alias, 1 drivers
S_0x55fb2cd6d760 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd6ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cfff9c0 .functor XOR 1, L_0x55fb2cfff8e0, L_0x55fb2cfffe00, C4<0>, C4<0>;
L_0x55fb2cfffac0 .functor AND 1, L_0x55fb2cfff8e0, L_0x55fb2cfffe00, C4<1>, C4<1>;
v0x55fb2cd6d9d0_0 .net "S", 0 0, L_0x55fb2cfff9c0;  alias, 1 drivers
v0x55fb2cd6da90_0 .net "a", 0 0, L_0x55fb2cfff8e0;  alias, 1 drivers
v0x55fb2cd6db80_0 .net "b", 0 0, L_0x55fb2cfffe00;  alias, 1 drivers
v0x55fb2cd6dc50_0 .net "cout", 0 0, L_0x55fb2cfffac0;  alias, 1 drivers
S_0x55fb2cd6e430 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd699c0;
 .timescale 0 0;
P_0x55fb2cd6e610 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd6e6f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd6e430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d000180 .functor OR 1, L_0x55fb2cffffa0, L_0x55fb2d000110, C4<0>, C4<0>;
v0x55fb2cd6f5f0_0 .net "S", 0 0, L_0x55fb2d000010;  1 drivers
v0x55fb2cd6f6b0_0 .net "a", 0 0, L_0x55fb2d0001f0;  1 drivers
v0x55fb2cd6f780_0 .net "b", 0 0, L_0x55fb2d000320;  1 drivers
v0x55fb2cd6f880_0 .net "c_1", 0 0, L_0x55fb2cffffa0;  1 drivers
v0x55fb2cd6f950_0 .net "c_2", 0 0, L_0x55fb2d000110;  1 drivers
v0x55fb2cd6fa40_0 .net "cin", 0 0, L_0x55fb2d000450;  1 drivers
v0x55fb2cd6fb10_0 .net "cout", 0 0, L_0x55fb2d000180;  1 drivers
v0x55fb2cd6fbb0_0 .net "h_1_out", 0 0, L_0x55fb2cffff30;  1 drivers
S_0x55fb2cd6e950 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd6e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2cffff30 .functor XOR 1, L_0x55fb2d0001f0, L_0x55fb2d000320, C4<0>, C4<0>;
L_0x55fb2cffffa0 .functor AND 1, L_0x55fb2d0001f0, L_0x55fb2d000320, C4<1>, C4<1>;
v0x55fb2cd6ebf0_0 .net "S", 0 0, L_0x55fb2cffff30;  alias, 1 drivers
v0x55fb2cd6ecd0_0 .net "a", 0 0, L_0x55fb2d0001f0;  alias, 1 drivers
v0x55fb2cd6ed90_0 .net "b", 0 0, L_0x55fb2d000320;  alias, 1 drivers
v0x55fb2cd6ee60_0 .net "cout", 0 0, L_0x55fb2cffffa0;  alias, 1 drivers
S_0x55fb2cd6efd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd6e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d000010 .functor XOR 1, L_0x55fb2cffff30, L_0x55fb2d000450, C4<0>, C4<0>;
L_0x55fb2d000110 .functor AND 1, L_0x55fb2cffff30, L_0x55fb2d000450, C4<1>, C4<1>;
v0x55fb2cd6f240_0 .net "S", 0 0, L_0x55fb2d000010;  alias, 1 drivers
v0x55fb2cd6f300_0 .net "a", 0 0, L_0x55fb2cffff30;  alias, 1 drivers
v0x55fb2cd6f3f0_0 .net "b", 0 0, L_0x55fb2d000450;  alias, 1 drivers
v0x55fb2cd6f4c0_0 .net "cout", 0 0, L_0x55fb2d000110;  alias, 1 drivers
S_0x55fb2cd72860 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2cd0d600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d002d10 .functor BUFZ 2, L_0x55fb2d001a80, C4<00>, C4<00>, C4<00>;
L_0x55fb2d002ec0 .functor BUFZ 2, L_0x55fb2d002960, C4<00>, C4<00>, C4<00>;
L_0x55fb2d002f30 .functor AND 1, L_0x55fb2d002c70, L_0x55fb2d002e20, C4<1>, C4<1>;
L_0x55fb2d0030e0 .functor AND 1, L_0x55fb2d002bd0, L_0x55fb2d002d80, C4<1>, C4<1>;
L_0x55fb2d003e00 .functor AND 1, L_0x55fb2d003660, L_0x55fb2d003bf0, C4<1>, C4<1>;
L_0x55fb2d005110 .functor XOR 1, L_0x55fb2d003800, L_0x55fb2d003d90, C4<0>, C4<0>;
L_0x55fb2d006610 .functor BUFZ 2, L_0x55fb2d002fa0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d006770 .functor BUFZ 2, L_0x55fb2d006260, C4<00>, C4<00>, C4<00>;
L_0x55fb2d008280 .functor BUFZ 2, L_0x55fb2d003150, C4<00>, C4<00>, C4<00>;
L_0x55fb2d008420 .functor BUFZ 3, L_0x55fb2d007f20, C4<000>, C4<000>, C4<000>;
v0x55fb2cd8bfb0_0 .net "X", 1 0, L_0x55fb2d001a80;  alias, 1 drivers
v0x55fb2cd8c090_0 .net "Xe", 0 0, L_0x55fb2d002c70;  1 drivers
v0x55fb2cd8c150_0 .net "Xn", 0 0, L_0x55fb2d002bd0;  1 drivers
v0x55fb2cd8c280_0 .net "Y", 1 0, L_0x55fb2d002960;  alias, 1 drivers
v0x55fb2cd8c320_0 .net "Ye", 0 0, L_0x55fb2d002e20;  1 drivers
v0x55fb2cd8c410_0 .net "Yn", 0 0, L_0x55fb2d002d80;  1 drivers
v0x55fb2cd8c540_0 .net "Z", 3 0, o0x7fd0c51b2538;  alias, 0 drivers
v0x55fb2cd8c5e0_0 .net *"_ivl_12", 0 0, L_0x55fb2d002f30;  1 drivers
L_0x7fd0c513a938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8c680_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513a938;  1 drivers
v0x55fb2cd8c7d0_0 .net *"_ivl_21", 0 0, L_0x55fb2d0030e0;  1 drivers
L_0x7fd0c513a980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8c8b0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513a980;  1 drivers
v0x55fb2cd8c990_0 .net *"_ivl_34", 0 0, L_0x55fb2d003e00;  1 drivers
L_0x7fd0c513aa58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8ca70_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513aa58;  1 drivers
v0x55fb2cd8cb50_0 .net *"_ivl_4", 1 0, L_0x55fb2d002d10;  1 drivers
v0x55fb2cd8cc30_0 .net *"_ivl_50", 1 0, L_0x55fb2d006610;  1 drivers
v0x55fb2cd8cd10_0 .net *"_ivl_54", 1 0, L_0x55fb2d006770;  1 drivers
v0x55fb2cd8cdf0_0 .net *"_ivl_62", 1 0, L_0x55fb2d008280;  1 drivers
v0x55fb2cd8cfe0_0 .net *"_ivl_66", 2 0, L_0x55fb2d008420;  1 drivers
v0x55fb2cd8d0c0_0 .net *"_ivl_9", 1 0, L_0x55fb2d002ec0;  1 drivers
L_0x7fd0c513aa10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8d1a0_0 .net "add", 0 0, L_0x7fd0c513aa10;  1 drivers
L_0x7fd0c513aae8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c2498 .resolv tri, L_0x7fd0c513aae8, L_0x55fb2d006520;
v0x55fb2cd8d350_0 .net8 "big_z0", 2 0, RS_0x7fd0c51c2498;  2 drivers
v0x55fb2cd8d410_0 .net "big_z0_z1", 2 0, L_0x55fb2d007f20;  1 drivers
L_0x7fd0c513ab30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c4748 .resolv tri, L_0x7fd0c513ab30, L_0x55fb2d006680;
v0x55fb2cd8d4d0_0 .net8 "big_z1", 2 0, RS_0x7fd0c51c4748;  2 drivers
L_0x7fd0c513abc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c4388 .resolv tri, L_0x7fd0c513abc0, L_0x55fb2d008380;
v0x55fb2cd8d5b0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51c4388;  2 drivers
L_0x7fd0c513ab78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c4358 .resolv tri, L_0x7fd0c513ab78, L_0x55fb2d0081e0;
v0x55fb2cd8d670_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51c4358;  2 drivers
v0x55fb2cd8d740_0 .net "cout_z0_z1", 0 0, L_0x55fb2d0080b0;  1 drivers
v0x55fb2cd8d7e0_0 .net "cout_z1", 0 0, L_0x55fb2d0063a0;  1 drivers
v0x55fb2cd8d880_0 .net "cout_z1_1", 0 0, L_0x55fb2d005020;  1 drivers
v0x55fb2cd8d970_0 .net "dummy_cout", 0 0, L_0x55fb2d00a3e0;  1 drivers
v0x55fb2cd8da10_0 .net "signX", 0 0, L_0x55fb2d003800;  1 drivers
v0x55fb2cd8db00_0 .net "signY", 0 0, L_0x55fb2d003d90;  1 drivers
v0x55fb2cd8dbf0_0 .net "sign_z3", 0 0, L_0x55fb2d005110;  1 drivers
L_0x7fd0c513a9c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd8dc90_0 .net "sub", 0 0, L_0x7fd0c513a9c8;  1 drivers
v0x55fb2cd8df40_0 .net "z", 3 0, L_0x55fb2d00a150;  1 drivers
v0x55fb2cd8dfe0_0 .net "z0", 1 0, L_0x55fb2d002fa0;  1 drivers
v0x55fb2cd8e080_0 .net "z1", 1 0, L_0x55fb2d006260;  1 drivers
v0x55fb2cd8e170_0 .net "z1_1", 1 0, L_0x55fb2d004ee0;  1 drivers
v0x55fb2cd8e230_0 .net "z2", 1 0, L_0x55fb2d003150;  1 drivers
v0x55fb2cd8e2f0_0 .net "z3", 1 0, L_0x55fb2d003e70;  1 drivers
v0x55fb2cd8e390_0 .net "z3_1", 0 0, L_0x55fb2d003660;  1 drivers
v0x55fb2cd8e430_0 .net "z3_2", 0 0, L_0x55fb2d003bf0;  1 drivers
L_0x55fb2d002bd0 .part L_0x55fb2d002d10, 1, 1;
L_0x55fb2d002c70 .part L_0x55fb2d002d10, 0, 1;
L_0x55fb2d002d80 .part L_0x55fb2d002ec0, 1, 1;
L_0x55fb2d002e20 .part L_0x55fb2d002ec0, 0, 1;
L_0x55fb2d002fa0 .concat8 [ 1 1 0 0], L_0x55fb2d002f30, L_0x7fd0c513a938;
L_0x55fb2d003150 .concat8 [ 1 1 0 0], L_0x55fb2d0030e0, L_0x7fd0c513a980;
L_0x55fb2d003e70 .concat8 [ 1 1 0 0], L_0x55fb2d003e00, L_0x7fd0c513aa58;
L_0x55fb2d006520 .part/pv L_0x55fb2d006610, 0, 2, 3;
L_0x55fb2d006680 .part/pv L_0x55fb2d006770, 1, 2, 3;
L_0x55fb2d0081e0 .part/pv L_0x55fb2d008280, 2, 2, 4;
L_0x55fb2d008380 .part/pv L_0x55fb2d008420, 0, 3, 4;
S_0x55fb2cd72a80 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cd72860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd5e520 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513db00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d004000 .functor XOR 2, L_0x7fd0c513db00, L_0x55fb2d003150, C4<00>, C4<00>;
v0x55fb2cd76580_0 .net *"_ivl_0", 1 0, L_0x7fd0c513db00;  1 drivers
v0x55fb2cd76680_0 .net "a", 1 0, L_0x55fb2d002fa0;  alias, 1 drivers
v0x55fb2cd76740_0 .net "a_or_s", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd767e0_0 .net "b", 1 0, L_0x55fb2d003150;  alias, 1 drivers
v0x55fb2cd76880_0 .net "cout", 0 0, L_0x55fb2d005020;  alias, 1 drivers
v0x55fb2cd76970_0 .net "input_b", 1 0, L_0x55fb2d004000;  1 drivers
v0x55fb2cd76a40_0 .net "out", 1 0, L_0x55fb2d004ee0;  alias, 1 drivers
S_0x55fb2cd72d90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd72a80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd72f90 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd75f80_0 .net "S", 1 0, L_0x55fb2d004ee0;  alias, 1 drivers
v0x55fb2cd76060_0 .net "a", 1 0, L_0x55fb2d002fa0;  alias, 1 drivers
v0x55fb2cd76140_0 .net "b", 1 0, L_0x55fb2d004000;  alias, 1 drivers
v0x55fb2cd76200_0 .net "carin", 1 0, L_0x55fb2d004f80;  1 drivers
v0x55fb2cd762e0_0 .net "cin", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd76420_0 .net "cout", 0 0, L_0x55fb2d005020;  alias, 1 drivers
L_0x55fb2d004510 .part L_0x55fb2d002fa0, 1, 1;
L_0x55fb2d0046d0 .part L_0x55fb2d004000, 1, 1;
L_0x55fb2d004800 .part L_0x55fb2d004f80, 0, 1;
L_0x55fb2d004bf0 .part L_0x55fb2d002fa0, 0, 1;
L_0x55fb2d004d20 .part L_0x55fb2d004000, 0, 1;
L_0x55fb2d004ee0 .concat8 [ 1 1 0 0], L_0x55fb2d004a10, L_0x55fb2d004290;
L_0x55fb2d004f80 .concat8 [ 1 1 0 0], L_0x55fb2d004b80, L_0x55fb2d0044a0;
L_0x55fb2d005020 .part L_0x55fb2d004f80, 1, 1;
S_0x55fb2cd73110 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd72d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d004b80 .functor OR 1, L_0x55fb2d0049a0, L_0x55fb2d004b10, C4<0>, C4<0>;
v0x55fb2cd74060_0 .net "S", 0 0, L_0x55fb2d004a10;  1 drivers
v0x55fb2cd74120_0 .net "a", 0 0, L_0x55fb2d004bf0;  1 drivers
v0x55fb2cd741f0_0 .net "b", 0 0, L_0x55fb2d004d20;  1 drivers
v0x55fb2cd742f0_0 .net "c_1", 0 0, L_0x55fb2d0049a0;  1 drivers
v0x55fb2cd743c0_0 .net "c_2", 0 0, L_0x55fb2d004b10;  1 drivers
v0x55fb2cd744b0_0 .net "cin", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd74580_0 .net "cout", 0 0, L_0x55fb2d004b80;  1 drivers
v0x55fb2cd74620_0 .net "h_1_out", 0 0, L_0x55fb2d004930;  1 drivers
S_0x55fb2cd733c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd73110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d004930 .functor XOR 1, L_0x55fb2d004bf0, L_0x55fb2d004d20, C4<0>, C4<0>;
L_0x55fb2d0049a0 .functor AND 1, L_0x55fb2d004bf0, L_0x55fb2d004d20, C4<1>, C4<1>;
v0x55fb2cd73660_0 .net "S", 0 0, L_0x55fb2d004930;  alias, 1 drivers
v0x55fb2cd73740_0 .net "a", 0 0, L_0x55fb2d004bf0;  alias, 1 drivers
v0x55fb2cd73800_0 .net "b", 0 0, L_0x55fb2d004d20;  alias, 1 drivers
v0x55fb2cd738d0_0 .net "cout", 0 0, L_0x55fb2d0049a0;  alias, 1 drivers
S_0x55fb2cd73a40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd73110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d004a10 .functor XOR 1, L_0x55fb2d004930, L_0x7fd0c513aa10, C4<0>, C4<0>;
L_0x55fb2d004b10 .functor AND 1, L_0x55fb2d004930, L_0x7fd0c513aa10, C4<1>, C4<1>;
v0x55fb2cd73cb0_0 .net "S", 0 0, L_0x55fb2d004a10;  alias, 1 drivers
v0x55fb2cd73d70_0 .net "a", 0 0, L_0x55fb2d004930;  alias, 1 drivers
v0x55fb2cd73e60_0 .net "b", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd73f30_0 .net "cout", 0 0, L_0x55fb2d004b10;  alias, 1 drivers
S_0x55fb2cd74710 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd72d90;
 .timescale 0 0;
P_0x55fb2cd74910 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd749d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd74710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0044a0 .functor OR 1, L_0x55fb2d0041d0, L_0x55fb2d0043e0, C4<0>, C4<0>;
v0x55fb2cd758d0_0 .net "S", 0 0, L_0x55fb2d004290;  1 drivers
v0x55fb2cd75990_0 .net "a", 0 0, L_0x55fb2d004510;  1 drivers
v0x55fb2cd75a60_0 .net "b", 0 0, L_0x55fb2d0046d0;  1 drivers
v0x55fb2cd75b60_0 .net "c_1", 0 0, L_0x55fb2d0041d0;  1 drivers
v0x55fb2cd75c30_0 .net "c_2", 0 0, L_0x55fb2d0043e0;  1 drivers
v0x55fb2cd75d20_0 .net "cin", 0 0, L_0x55fb2d004800;  1 drivers
v0x55fb2cd75df0_0 .net "cout", 0 0, L_0x55fb2d0044a0;  1 drivers
v0x55fb2cd75e90_0 .net "h_1_out", 0 0, L_0x55fb2d0040c0;  1 drivers
S_0x55fb2cd74c30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd749d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0040c0 .functor XOR 1, L_0x55fb2d004510, L_0x55fb2d0046d0, C4<0>, C4<0>;
L_0x55fb2d0041d0 .functor AND 1, L_0x55fb2d004510, L_0x55fb2d0046d0, C4<1>, C4<1>;
v0x55fb2cd74ed0_0 .net "S", 0 0, L_0x55fb2d0040c0;  alias, 1 drivers
v0x55fb2cd74fb0_0 .net "a", 0 0, L_0x55fb2d004510;  alias, 1 drivers
v0x55fb2cd75070_0 .net "b", 0 0, L_0x55fb2d0046d0;  alias, 1 drivers
v0x55fb2cd75140_0 .net "cout", 0 0, L_0x55fb2d0041d0;  alias, 1 drivers
S_0x55fb2cd752b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd749d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d004290 .functor XOR 1, L_0x55fb2d0040c0, L_0x55fb2d004800, C4<0>, C4<0>;
L_0x55fb2d0043e0 .functor AND 1, L_0x55fb2d0040c0, L_0x55fb2d004800, C4<1>, C4<1>;
v0x55fb2cd75520_0 .net "S", 0 0, L_0x55fb2d004290;  alias, 1 drivers
v0x55fb2cd755e0_0 .net "a", 0 0, L_0x55fb2d0040c0;  alias, 1 drivers
v0x55fb2cd756d0_0 .net "b", 0 0, L_0x55fb2d004800;  alias, 1 drivers
v0x55fb2cd757a0_0 .net "cout", 0 0, L_0x55fb2d0043e0;  alias, 1 drivers
S_0x55fb2cd76bc0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cd72860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd76dc0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d005340 .functor XOR 2, L_0x55fb2d0052a0, L_0x55fb2d003e70, C4<00>, C4<00>;
v0x55fb2cd7a710_0 .net *"_ivl_0", 1 0, L_0x55fb2d0052a0;  1 drivers
L_0x7fd0c513aaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd7a810_0 .net *"_ivl_3", 0 0, L_0x7fd0c513aaa0;  1 drivers
v0x55fb2cd7a8f0_0 .net "a", 1 0, L_0x55fb2d004ee0;  alias, 1 drivers
v0x55fb2cd7a990_0 .net "a_or_s", 0 0, L_0x55fb2d005110;  alias, 1 drivers
v0x55fb2cd7aa30_0 .net "b", 1 0, L_0x55fb2d003e70;  alias, 1 drivers
v0x55fb2cd7ab60_0 .net "cout", 0 0, L_0x55fb2d0063a0;  alias, 1 drivers
v0x55fb2cd7ac00_0 .net "input_b", 1 0, L_0x55fb2d005340;  1 drivers
v0x55fb2cd7aca0_0 .net "out", 1 0, L_0x55fb2d006260;  alias, 1 drivers
L_0x55fb2d0052a0 .concat [ 1 1 0 0], L_0x55fb2d005110, L_0x7fd0c513aaa0;
S_0x55fb2cd76f10 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd76bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd770f0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cd7a0e0_0 .net "S", 1 0, L_0x55fb2d006260;  alias, 1 drivers
v0x55fb2cd7a1c0_0 .net "a", 1 0, L_0x55fb2d004ee0;  alias, 1 drivers
v0x55fb2cd7a2d0_0 .net "b", 1 0, L_0x55fb2d005340;  alias, 1 drivers
v0x55fb2cd7a390_0 .net "carin", 1 0, L_0x55fb2d006300;  1 drivers
v0x55fb2cd7a470_0 .net "cin", 0 0, L_0x55fb2d005110;  alias, 1 drivers
v0x55fb2cd7a5b0_0 .net "cout", 0 0, L_0x55fb2d0063a0;  alias, 1 drivers
L_0x55fb2d005850 .part L_0x55fb2d004ee0, 1, 1;
L_0x55fb2d005980 .part L_0x55fb2d005340, 1, 1;
L_0x55fb2d005ab0 .part L_0x55fb2d006300, 0, 1;
L_0x55fb2d006000 .part L_0x55fb2d004ee0, 0, 1;
L_0x55fb2d0060a0 .part L_0x55fb2d005340, 0, 1;
L_0x55fb2d006260 .concat8 [ 1 1 0 0], L_0x55fb2d005cc0, L_0x55fb2d0055d0;
L_0x55fb2d006300 .concat8 [ 1 1 0 0], L_0x55fb2d005f90, L_0x55fb2d0057e0;
L_0x55fb2d0063a0 .part L_0x55fb2d006300, 1, 1;
S_0x55fb2cd77270 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd76f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d005f90 .functor OR 1, L_0x55fb2d005c50, L_0x55fb2d005e10, C4<0>, C4<0>;
v0x55fb2cd781c0_0 .net "S", 0 0, L_0x55fb2d005cc0;  1 drivers
v0x55fb2cd78280_0 .net "a", 0 0, L_0x55fb2d006000;  1 drivers
v0x55fb2cd78350_0 .net "b", 0 0, L_0x55fb2d0060a0;  1 drivers
v0x55fb2cd78450_0 .net "c_1", 0 0, L_0x55fb2d005c50;  1 drivers
v0x55fb2cd78520_0 .net "c_2", 0 0, L_0x55fb2d005e10;  1 drivers
v0x55fb2cd78610_0 .net "cin", 0 0, L_0x55fb2d005110;  alias, 1 drivers
v0x55fb2cd786e0_0 .net "cout", 0 0, L_0x55fb2d005f90;  1 drivers
v0x55fb2cd78780_0 .net "h_1_out", 0 0, L_0x55fb2d005be0;  1 drivers
S_0x55fb2cd77520 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd77270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d005be0 .functor XOR 1, L_0x55fb2d006000, L_0x55fb2d0060a0, C4<0>, C4<0>;
L_0x55fb2d005c50 .functor AND 1, L_0x55fb2d006000, L_0x55fb2d0060a0, C4<1>, C4<1>;
v0x55fb2cd777c0_0 .net "S", 0 0, L_0x55fb2d005be0;  alias, 1 drivers
v0x55fb2cd778a0_0 .net "a", 0 0, L_0x55fb2d006000;  alias, 1 drivers
v0x55fb2cd77960_0 .net "b", 0 0, L_0x55fb2d0060a0;  alias, 1 drivers
v0x55fb2cd77a30_0 .net "cout", 0 0, L_0x55fb2d005c50;  alias, 1 drivers
S_0x55fb2cd77ba0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd77270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d005cc0 .functor XOR 1, L_0x55fb2d005be0, L_0x55fb2d005110, C4<0>, C4<0>;
L_0x55fb2d005e10 .functor AND 1, L_0x55fb2d005be0, L_0x55fb2d005110, C4<1>, C4<1>;
v0x55fb2cd77e10_0 .net "S", 0 0, L_0x55fb2d005cc0;  alias, 1 drivers
v0x55fb2cd77ed0_0 .net "a", 0 0, L_0x55fb2d005be0;  alias, 1 drivers
v0x55fb2cd77fc0_0 .net "b", 0 0, L_0x55fb2d005110;  alias, 1 drivers
v0x55fb2cd78090_0 .net "cout", 0 0, L_0x55fb2d005e10;  alias, 1 drivers
S_0x55fb2cd78870 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd76f10;
 .timescale 0 0;
P_0x55fb2cd78a70 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd78b30 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0057e0 .functor OR 1, L_0x55fb2d005510, L_0x55fb2d005720, C4<0>, C4<0>;
v0x55fb2cd79a30_0 .net "S", 0 0, L_0x55fb2d0055d0;  1 drivers
v0x55fb2cd79af0_0 .net "a", 0 0, L_0x55fb2d005850;  1 drivers
v0x55fb2cd79bc0_0 .net "b", 0 0, L_0x55fb2d005980;  1 drivers
v0x55fb2cd79cc0_0 .net "c_1", 0 0, L_0x55fb2d005510;  1 drivers
v0x55fb2cd79d90_0 .net "c_2", 0 0, L_0x55fb2d005720;  1 drivers
v0x55fb2cd79e80_0 .net "cin", 0 0, L_0x55fb2d005ab0;  1 drivers
v0x55fb2cd79f50_0 .net "cout", 0 0, L_0x55fb2d0057e0;  1 drivers
v0x55fb2cd79ff0_0 .net "h_1_out", 0 0, L_0x55fb2d005400;  1 drivers
S_0x55fb2cd78d90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd78b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d005400 .functor XOR 1, L_0x55fb2d005850, L_0x55fb2d005980, C4<0>, C4<0>;
L_0x55fb2d005510 .functor AND 1, L_0x55fb2d005850, L_0x55fb2d005980, C4<1>, C4<1>;
v0x55fb2cd79030_0 .net "S", 0 0, L_0x55fb2d005400;  alias, 1 drivers
v0x55fb2cd79110_0 .net "a", 0 0, L_0x55fb2d005850;  alias, 1 drivers
v0x55fb2cd791d0_0 .net "b", 0 0, L_0x55fb2d005980;  alias, 1 drivers
v0x55fb2cd792a0_0 .net "cout", 0 0, L_0x55fb2d005510;  alias, 1 drivers
S_0x55fb2cd79410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd78b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0055d0 .functor XOR 1, L_0x55fb2d005400, L_0x55fb2d005ab0, C4<0>, C4<0>;
L_0x55fb2d005720 .functor AND 1, L_0x55fb2d005400, L_0x55fb2d005ab0, C4<1>, C4<1>;
v0x55fb2cd79680_0 .net "S", 0 0, L_0x55fb2d0055d0;  alias, 1 drivers
v0x55fb2cd79740_0 .net "a", 0 0, L_0x55fb2d005400;  alias, 1 drivers
v0x55fb2cd79830_0 .net "b", 0 0, L_0x55fb2d005ab0;  alias, 1 drivers
v0x55fb2cd79900_0 .net "cout", 0 0, L_0x55fb2d005720;  alias, 1 drivers
S_0x55fb2cd7adf0 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cd72860;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd7afd0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513db48 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d006910 .functor XOR 3, L_0x7fd0c513db48, RS_0x7fd0c51c2498, C4<000>, C4<000>;
v0x55fb2cd800d0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513db48;  1 drivers
v0x55fb2cd801d0_0 .net8 "a", 2 0, RS_0x7fd0c51c2498;  alias, 2 drivers
v0x55fb2cd80290_0 .net "a_or_s", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd80360_0 .net8 "b", 2 0, RS_0x7fd0c51c2498;  alias, 2 drivers
v0x55fb2cd80450_0 .net "cout", 0 0, L_0x55fb2d0080b0;  alias, 1 drivers
v0x55fb2cd80540_0 .net "input_b", 2 0, L_0x55fb2d006910;  1 drivers
v0x55fb2cd805e0_0 .net "out", 2 0, L_0x55fb2d007f20;  alias, 1 drivers
S_0x55fb2cd7b150 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd7adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd7b330 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cd7fb20_0 .net "S", 2 0, L_0x55fb2d007f20;  alias, 1 drivers
v0x55fb2cd7fc00_0 .net8 "a", 2 0, RS_0x7fd0c51c2498;  alias, 2 drivers
v0x55fb2cd7fce0_0 .net "b", 2 0, L_0x55fb2d006910;  alias, 1 drivers
v0x55fb2cd7fda0_0 .net "carin", 2 0, L_0x55fb2d007fc0;  1 drivers
v0x55fb2cd7fe80_0 .net "cin", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd7ff70_0 .net "cout", 0 0, L_0x55fb2d0080b0;  alias, 1 drivers
L_0x55fb2d006dd0 .part RS_0x7fd0c51c2498, 1, 1;
L_0x55fb2d006f00 .part L_0x55fb2d006910, 1, 1;
L_0x55fb2d007030 .part L_0x55fb2d007fc0, 0, 1;
L_0x55fb2d0074c0 .part RS_0x7fd0c51c2498, 2, 1;
L_0x55fb2d007700 .part L_0x55fb2d006910, 2, 1;
L_0x55fb2d007830 .part L_0x55fb2d007fc0, 1, 1;
L_0x55fb2d007c70 .part RS_0x7fd0c51c2498, 0, 1;
L_0x55fb2d007da0 .part L_0x55fb2d006910, 0, 1;
L_0x55fb2d007f20 .concat8 [ 1 1 1 0], L_0x55fb2d007a40, L_0x55fb2d006b50, L_0x55fb2d007240;
L_0x55fb2d007fc0 .concat8 [ 1 1 1 0], L_0x55fb2d007c00, L_0x55fb2d006d60, L_0x55fb2d007450;
L_0x55fb2d0080b0 .part L_0x55fb2d007fc0, 2, 1;
S_0x55fb2cd7b4b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd7b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d007c00 .functor OR 1, L_0x55fb2d0079d0, L_0x55fb2d007b90, C4<0>, C4<0>;
v0x55fb2cd7c3e0_0 .net "S", 0 0, L_0x55fb2d007a40;  1 drivers
v0x55fb2cd7c4a0_0 .net "a", 0 0, L_0x55fb2d007c70;  1 drivers
v0x55fb2cd7c570_0 .net "b", 0 0, L_0x55fb2d007da0;  1 drivers
v0x55fb2cd7c670_0 .net "c_1", 0 0, L_0x55fb2d0079d0;  1 drivers
v0x55fb2cd7c740_0 .net "c_2", 0 0, L_0x55fb2d007b90;  1 drivers
v0x55fb2cd7c7e0_0 .net "cin", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd7c880_0 .net "cout", 0 0, L_0x55fb2d007c00;  1 drivers
v0x55fb2cd7c920_0 .net "h_1_out", 0 0, L_0x55fb2d007960;  1 drivers
S_0x55fb2cd7b760 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd7b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d007960 .functor XOR 1, L_0x55fb2d007c70, L_0x55fb2d007da0, C4<0>, C4<0>;
L_0x55fb2d0079d0 .functor AND 1, L_0x55fb2d007c70, L_0x55fb2d007da0, C4<1>, C4<1>;
v0x55fb2cd7ba00_0 .net "S", 0 0, L_0x55fb2d007960;  alias, 1 drivers
v0x55fb2cd7bae0_0 .net "a", 0 0, L_0x55fb2d007c70;  alias, 1 drivers
v0x55fb2cd7bba0_0 .net "b", 0 0, L_0x55fb2d007da0;  alias, 1 drivers
v0x55fb2cd7bc70_0 .net "cout", 0 0, L_0x55fb2d0079d0;  alias, 1 drivers
S_0x55fb2cd7bde0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd7b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d007a40 .functor XOR 1, L_0x55fb2d007960, L_0x7fd0c513aa10, C4<0>, C4<0>;
L_0x55fb2d007b90 .functor AND 1, L_0x55fb2d007960, L_0x7fd0c513aa10, C4<1>, C4<1>;
v0x55fb2cd7c050_0 .net "S", 0 0, L_0x55fb2d007a40;  alias, 1 drivers
v0x55fb2cd7c110_0 .net "a", 0 0, L_0x55fb2d007960;  alias, 1 drivers
v0x55fb2cd7c200_0 .net "b", 0 0, L_0x7fd0c513aa10;  alias, 1 drivers
v0x55fb2cd7c2d0_0 .net "cout", 0 0, L_0x55fb2d007b90;  alias, 1 drivers
S_0x55fb2cd7ca10 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd7b150;
 .timescale 0 0;
P_0x55fb2cd7cc30 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd7ccf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd7ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d006d60 .functor OR 1, L_0x55fb2d006a90, L_0x55fb2d006ca0, C4<0>, C4<0>;
v0x55fb2cd7dbf0_0 .net "S", 0 0, L_0x55fb2d006b50;  1 drivers
v0x55fb2cd7dcb0_0 .net "a", 0 0, L_0x55fb2d006dd0;  1 drivers
v0x55fb2cd7dd80_0 .net "b", 0 0, L_0x55fb2d006f00;  1 drivers
v0x55fb2cd7de80_0 .net "c_1", 0 0, L_0x55fb2d006a90;  1 drivers
v0x55fb2cd7df50_0 .net "c_2", 0 0, L_0x55fb2d006ca0;  1 drivers
v0x55fb2cd7e040_0 .net "cin", 0 0, L_0x55fb2d007030;  1 drivers
v0x55fb2cd7e110_0 .net "cout", 0 0, L_0x55fb2d006d60;  1 drivers
v0x55fb2cd7e1b0_0 .net "h_1_out", 0 0, L_0x55fb2d006980;  1 drivers
S_0x55fb2cd7cf50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd7ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d006980 .functor XOR 1, L_0x55fb2d006dd0, L_0x55fb2d006f00, C4<0>, C4<0>;
L_0x55fb2d006a90 .functor AND 1, L_0x55fb2d006dd0, L_0x55fb2d006f00, C4<1>, C4<1>;
v0x55fb2cd7d1f0_0 .net "S", 0 0, L_0x55fb2d006980;  alias, 1 drivers
v0x55fb2cd7d2d0_0 .net "a", 0 0, L_0x55fb2d006dd0;  alias, 1 drivers
v0x55fb2cd7d390_0 .net "b", 0 0, L_0x55fb2d006f00;  alias, 1 drivers
v0x55fb2cd7d460_0 .net "cout", 0 0, L_0x55fb2d006a90;  alias, 1 drivers
S_0x55fb2cd7d5d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd7ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d006b50 .functor XOR 1, L_0x55fb2d006980, L_0x55fb2d007030, C4<0>, C4<0>;
L_0x55fb2d006ca0 .functor AND 1, L_0x55fb2d006980, L_0x55fb2d007030, C4<1>, C4<1>;
v0x55fb2cd7d840_0 .net "S", 0 0, L_0x55fb2d006b50;  alias, 1 drivers
v0x55fb2cd7d900_0 .net "a", 0 0, L_0x55fb2d006980;  alias, 1 drivers
v0x55fb2cd7d9f0_0 .net "b", 0 0, L_0x55fb2d007030;  alias, 1 drivers
v0x55fb2cd7dac0_0 .net "cout", 0 0, L_0x55fb2d006ca0;  alias, 1 drivers
S_0x55fb2cd7e2a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd7b150;
 .timescale 0 0;
P_0x55fb2cd7e480 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd7e540 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd7e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d007450 .functor OR 1, L_0x55fb2d0071d0, L_0x55fb2d007390, C4<0>, C4<0>;
v0x55fb2cd7f470_0 .net "S", 0 0, L_0x55fb2d007240;  1 drivers
v0x55fb2cd7f530_0 .net "a", 0 0, L_0x55fb2d0074c0;  1 drivers
v0x55fb2cd7f600_0 .net "b", 0 0, L_0x55fb2d007700;  1 drivers
v0x55fb2cd7f700_0 .net "c_1", 0 0, L_0x55fb2d0071d0;  1 drivers
v0x55fb2cd7f7d0_0 .net "c_2", 0 0, L_0x55fb2d007390;  1 drivers
v0x55fb2cd7f8c0_0 .net "cin", 0 0, L_0x55fb2d007830;  1 drivers
v0x55fb2cd7f990_0 .net "cout", 0 0, L_0x55fb2d007450;  1 drivers
v0x55fb2cd7fa30_0 .net "h_1_out", 0 0, L_0x55fb2d007160;  1 drivers
S_0x55fb2cd7e7d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd7e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d007160 .functor XOR 1, L_0x55fb2d0074c0, L_0x55fb2d007700, C4<0>, C4<0>;
L_0x55fb2d0071d0 .functor AND 1, L_0x55fb2d0074c0, L_0x55fb2d007700, C4<1>, C4<1>;
v0x55fb2cd7ea70_0 .net "S", 0 0, L_0x55fb2d007160;  alias, 1 drivers
v0x55fb2cd7eb50_0 .net "a", 0 0, L_0x55fb2d0074c0;  alias, 1 drivers
v0x55fb2cd7ec10_0 .net "b", 0 0, L_0x55fb2d007700;  alias, 1 drivers
v0x55fb2cd7ece0_0 .net "cout", 0 0, L_0x55fb2d0071d0;  alias, 1 drivers
S_0x55fb2cd7ee50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd7e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d007240 .functor XOR 1, L_0x55fb2d007160, L_0x55fb2d007830, C4<0>, C4<0>;
L_0x55fb2d007390 .functor AND 1, L_0x55fb2d007160, L_0x55fb2d007830, C4<1>, C4<1>;
v0x55fb2cd7f0c0_0 .net "S", 0 0, L_0x55fb2d007240;  alias, 1 drivers
v0x55fb2cd7f180_0 .net "a", 0 0, L_0x55fb2d007160;  alias, 1 drivers
v0x55fb2cd7f270_0 .net "b", 0 0, L_0x55fb2d007830;  alias, 1 drivers
v0x55fb2cd7f340_0 .net "cout", 0 0, L_0x55fb2d007390;  alias, 1 drivers
S_0x55fb2cd80740 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cd72860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd80920 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d0032e0 .functor XOR 1, L_0x7fd0c513a9c8, L_0x55fb2d002c70, C4<0>, C4<0>;
v0x55fb2cd82ad0_0 .net "a", 0 0, L_0x55fb2d002bd0;  alias, 1 drivers
v0x55fb2cd82bb0_0 .net "a_or_s", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd82c70_0 .net "b", 0 0, L_0x55fb2d002c70;  alias, 1 drivers
v0x55fb2cd82d10_0 .net "cout", 0 0, L_0x55fb2d003800;  alias, 1 drivers
v0x55fb2cd82db0_0 .net "input_b", 0 0, L_0x55fb2d0032e0;  1 drivers
v0x55fb2cd82ea0_0 .net "out", 0 0, L_0x55fb2d003660;  alias, 1 drivers
S_0x55fb2cd80b00 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd80740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd80d00 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d003800 .functor BUFZ 1, L_0x55fb2d003740, C4<0>, C4<0>, C4<0>;
v0x55fb2cd82480_0 .net "S", 0 0, L_0x55fb2d003660;  alias, 1 drivers
v0x55fb2cd82590_0 .net "a", 0 0, L_0x55fb2d002bd0;  alias, 1 drivers
v0x55fb2cd826a0_0 .net "b", 0 0, L_0x55fb2d0032e0;  alias, 1 drivers
v0x55fb2cd82790_0 .net "carin", 0 0, L_0x55fb2d003740;  1 drivers
v0x55fb2cd82850_0 .net "cin", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd82990_0 .net "cout", 0 0, L_0x55fb2d003800;  alias, 1 drivers
S_0x55fb2cd80e80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd80b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d003740 .functor OR 1, L_0x55fb2d0034e0, L_0x55fb2d0036d0, C4<0>, C4<0>;
v0x55fb2cd81dd0_0 .net "S", 0 0, L_0x55fb2d003660;  alias, 1 drivers
v0x55fb2cd81e90_0 .net "a", 0 0, L_0x55fb2d002bd0;  alias, 1 drivers
v0x55fb2cd81f60_0 .net "b", 0 0, L_0x55fb2d0032e0;  alias, 1 drivers
v0x55fb2cd82060_0 .net "c_1", 0 0, L_0x55fb2d0034e0;  1 drivers
v0x55fb2cd82130_0 .net "c_2", 0 0, L_0x55fb2d0036d0;  1 drivers
v0x55fb2cd82220_0 .net "cin", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd822f0_0 .net "cout", 0 0, L_0x55fb2d003740;  alias, 1 drivers
v0x55fb2cd82390_0 .net "h_1_out", 0 0, L_0x55fb2d003470;  1 drivers
S_0x55fb2cd81130 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd80e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d003470 .functor XOR 1, L_0x55fb2d002bd0, L_0x55fb2d0032e0, C4<0>, C4<0>;
L_0x55fb2d0034e0 .functor AND 1, L_0x55fb2d002bd0, L_0x55fb2d0032e0, C4<1>, C4<1>;
v0x55fb2cd813d0_0 .net "S", 0 0, L_0x55fb2d003470;  alias, 1 drivers
v0x55fb2cd814b0_0 .net "a", 0 0, L_0x55fb2d002bd0;  alias, 1 drivers
v0x55fb2cd81570_0 .net "b", 0 0, L_0x55fb2d0032e0;  alias, 1 drivers
v0x55fb2cd81640_0 .net "cout", 0 0, L_0x55fb2d0034e0;  alias, 1 drivers
S_0x55fb2cd817b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd80e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d003660 .functor XOR 1, L_0x55fb2d003470, L_0x7fd0c513a9c8, C4<0>, C4<0>;
L_0x55fb2d0036d0 .functor AND 1, L_0x55fb2d003470, L_0x7fd0c513a9c8, C4<1>, C4<1>;
v0x55fb2cd81a20_0 .net "S", 0 0, L_0x55fb2d003660;  alias, 1 drivers
v0x55fb2cd81ae0_0 .net "a", 0 0, L_0x55fb2d003470;  alias, 1 drivers
v0x55fb2cd81bd0_0 .net "b", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd81ca0_0 .net "cout", 0 0, L_0x55fb2d0036d0;  alias, 1 drivers
S_0x55fb2cd83000 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cd72860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd83230 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d003870 .functor XOR 1, L_0x7fd0c513a9c8, L_0x55fb2d002e20, C4<0>, C4<0>;
v0x55fb2cd851f0_0 .net "a", 0 0, L_0x55fb2d002d80;  alias, 1 drivers
v0x55fb2cd852d0_0 .net "a_or_s", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd85390_0 .net "b", 0 0, L_0x55fb2d002e20;  alias, 1 drivers
v0x55fb2cd85430_0 .net "cout", 0 0, L_0x55fb2d003d90;  alias, 1 drivers
v0x55fb2cd854d0_0 .net "input_b", 0 0, L_0x55fb2d003870;  1 drivers
v0x55fb2cd855c0_0 .net "out", 0 0, L_0x55fb2d003bf0;  alias, 1 drivers
S_0x55fb2cd83350 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd83000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd83550 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d003d90 .functor BUFZ 1, L_0x55fb2d003cd0, C4<0>, C4<0>, C4<0>;
v0x55fb2cd84bd0_0 .net "S", 0 0, L_0x55fb2d003bf0;  alias, 1 drivers
v0x55fb2cd84d00_0 .net "a", 0 0, L_0x55fb2d002d80;  alias, 1 drivers
v0x55fb2cd84e10_0 .net "b", 0 0, L_0x55fb2d003870;  alias, 1 drivers
v0x55fb2cd84f00_0 .net "carin", 0 0, L_0x55fb2d003cd0;  1 drivers
v0x55fb2cd84fc0_0 .net "cin", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd850b0_0 .net "cout", 0 0, L_0x55fb2d003d90;  alias, 1 drivers
S_0x55fb2cd83670 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd83350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d003cd0 .functor OR 1, L_0x55fb2d003a70, L_0x55fb2d003c60, C4<0>, C4<0>;
v0x55fb2cd845a0_0 .net "S", 0 0, L_0x55fb2d003bf0;  alias, 1 drivers
v0x55fb2cd84660_0 .net "a", 0 0, L_0x55fb2d002d80;  alias, 1 drivers
v0x55fb2cd84730_0 .net "b", 0 0, L_0x55fb2d003870;  alias, 1 drivers
v0x55fb2cd84830_0 .net "c_1", 0 0, L_0x55fb2d003a70;  1 drivers
v0x55fb2cd84900_0 .net "c_2", 0 0, L_0x55fb2d003c60;  1 drivers
v0x55fb2cd849a0_0 .net "cin", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd84a40_0 .net "cout", 0 0, L_0x55fb2d003cd0;  alias, 1 drivers
v0x55fb2cd84ae0_0 .net "h_1_out", 0 0, L_0x55fb2d003a00;  1 drivers
S_0x55fb2cd83920 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd83670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d003a00 .functor XOR 1, L_0x55fb2d002d80, L_0x55fb2d003870, C4<0>, C4<0>;
L_0x55fb2d003a70 .functor AND 1, L_0x55fb2d002d80, L_0x55fb2d003870, C4<1>, C4<1>;
v0x55fb2cd83bc0_0 .net "S", 0 0, L_0x55fb2d003a00;  alias, 1 drivers
v0x55fb2cd83ca0_0 .net "a", 0 0, L_0x55fb2d002d80;  alias, 1 drivers
v0x55fb2cd83d60_0 .net "b", 0 0, L_0x55fb2d003870;  alias, 1 drivers
v0x55fb2cd83e30_0 .net "cout", 0 0, L_0x55fb2d003a70;  alias, 1 drivers
S_0x55fb2cd83fa0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd83670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d003bf0 .functor XOR 1, L_0x55fb2d003a00, L_0x7fd0c513a9c8, C4<0>, C4<0>;
L_0x55fb2d003c60 .functor AND 1, L_0x55fb2d003a00, L_0x7fd0c513a9c8, C4<1>, C4<1>;
v0x55fb2cd84210_0 .net "S", 0 0, L_0x55fb2d003bf0;  alias, 1 drivers
v0x55fb2cd842d0_0 .net "a", 0 0, L_0x55fb2d003a00;  alias, 1 drivers
v0x55fb2cd843c0_0 .net "b", 0 0, L_0x7fd0c513a9c8;  alias, 1 drivers
v0x55fb2cd84490_0 .net "cout", 0 0, L_0x55fb2d003c60;  alias, 1 drivers
S_0x55fb2cd85720 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cd72860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd85900 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd8ba00_0 .net "S", 3 0, L_0x55fb2d00a150;  alias, 1 drivers
v0x55fb2cd8bae0_0 .net8 "a", 3 0, RS_0x7fd0c51c4358;  alias, 2 drivers
v0x55fb2cd8bbc0_0 .net8 "b", 3 0, RS_0x7fd0c51c4388;  alias, 2 drivers
v0x55fb2cd8bc80_0 .net "carin", 3 0, L_0x55fb2d00a260;  1 drivers
v0x55fb2cd8bd60_0 .net "cin", 0 0, L_0x55fb2d0080b0;  alias, 1 drivers
v0x55fb2cd8be50_0 .net "cout", 0 0, L_0x55fb2d00a3e0;  alias, 1 drivers
L_0x55fb2d0088d0 .part RS_0x7fd0c51c4358, 1, 1;
L_0x55fb2d008a90 .part RS_0x7fd0c51c4388, 1, 1;
L_0x55fb2d008c50 .part L_0x55fb2d00a260, 0, 1;
L_0x55fb2d009040 .part RS_0x7fd0c51c4358, 2, 1;
L_0x55fb2d009170 .part RS_0x7fd0c51c4388, 2, 1;
L_0x55fb2d0092a0 .part L_0x55fb2d00a260, 1, 1;
L_0x55fb2d009780 .part RS_0x7fd0c51c4358, 3, 1;
L_0x55fb2d0098b0 .part RS_0x7fd0c51c4388, 3, 1;
L_0x55fb2d009a30 .part L_0x55fb2d00a260, 2, 1;
L_0x55fb2d009f80 .part RS_0x7fd0c51c4358, 0, 1;
L_0x55fb2d00a020 .part RS_0x7fd0c51c4388, 0, 1;
L_0x55fb2d00a150 .concat8 [ 1 1 1 1], L_0x55fb2d009c40, L_0x55fb2d008650, L_0x55fb2d008e60, L_0x55fb2d009500;
L_0x55fb2d00a260 .concat8 [ 1 1 1 1], L_0x55fb2d009f10, L_0x55fb2d008860, L_0x55fb2d008fd0, L_0x55fb2d009710;
L_0x55fb2d00a3e0 .part L_0x55fb2d00a260, 3, 1;
S_0x55fb2cd85ab0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd85720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d009f10 .functor OR 1, L_0x55fb2d009bd0, L_0x55fb2d009d90, C4<0>, C4<0>;
v0x55fb2cd86a00_0 .net "S", 0 0, L_0x55fb2d009c40;  1 drivers
v0x55fb2cd86ac0_0 .net "a", 0 0, L_0x55fb2d009f80;  1 drivers
v0x55fb2cd86b90_0 .net "b", 0 0, L_0x55fb2d00a020;  1 drivers
v0x55fb2cd86c90_0 .net "c_1", 0 0, L_0x55fb2d009bd0;  1 drivers
v0x55fb2cd86d60_0 .net "c_2", 0 0, L_0x55fb2d009d90;  1 drivers
v0x55fb2cd86e50_0 .net "cin", 0 0, L_0x55fb2d0080b0;  alias, 1 drivers
v0x55fb2cd86ef0_0 .net "cout", 0 0, L_0x55fb2d009f10;  1 drivers
v0x55fb2cd86f90_0 .net "h_1_out", 0 0, L_0x55fb2d009b60;  1 drivers
S_0x55fb2cd85d60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd85ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d009b60 .functor XOR 1, L_0x55fb2d009f80, L_0x55fb2d00a020, C4<0>, C4<0>;
L_0x55fb2d009bd0 .functor AND 1, L_0x55fb2d009f80, L_0x55fb2d00a020, C4<1>, C4<1>;
v0x55fb2cd86000_0 .net "S", 0 0, L_0x55fb2d009b60;  alias, 1 drivers
v0x55fb2cd860e0_0 .net "a", 0 0, L_0x55fb2d009f80;  alias, 1 drivers
v0x55fb2cd861a0_0 .net "b", 0 0, L_0x55fb2d00a020;  alias, 1 drivers
v0x55fb2cd86270_0 .net "cout", 0 0, L_0x55fb2d009bd0;  alias, 1 drivers
S_0x55fb2cd863e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd85ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d009c40 .functor XOR 1, L_0x55fb2d009b60, L_0x55fb2d0080b0, C4<0>, C4<0>;
L_0x55fb2d009d90 .functor AND 1, L_0x55fb2d009b60, L_0x55fb2d0080b0, C4<1>, C4<1>;
v0x55fb2cd86650_0 .net "S", 0 0, L_0x55fb2d009c40;  alias, 1 drivers
v0x55fb2cd86710_0 .net "a", 0 0, L_0x55fb2d009b60;  alias, 1 drivers
v0x55fb2cd86800_0 .net "b", 0 0, L_0x55fb2d0080b0;  alias, 1 drivers
v0x55fb2cd86920_0 .net "cout", 0 0, L_0x55fb2d009d90;  alias, 1 drivers
S_0x55fb2cd87080 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd85720;
 .timescale 0 0;
P_0x55fb2cd872a0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd87360 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd87080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d008860 .functor OR 1, L_0x55fb2d008590, L_0x55fb2d0087a0, C4<0>, C4<0>;
v0x55fb2cd88260_0 .net "S", 0 0, L_0x55fb2d008650;  1 drivers
v0x55fb2cd88320_0 .net "a", 0 0, L_0x55fb2d0088d0;  1 drivers
v0x55fb2cd883f0_0 .net "b", 0 0, L_0x55fb2d008a90;  1 drivers
v0x55fb2cd884f0_0 .net "c_1", 0 0, L_0x55fb2d008590;  1 drivers
v0x55fb2cd885c0_0 .net "c_2", 0 0, L_0x55fb2d0087a0;  1 drivers
v0x55fb2cd886b0_0 .net "cin", 0 0, L_0x55fb2d008c50;  1 drivers
v0x55fb2cd88780_0 .net "cout", 0 0, L_0x55fb2d008860;  1 drivers
v0x55fb2cd88820_0 .net "h_1_out", 0 0, L_0x55fb2d008520;  1 drivers
S_0x55fb2cd875c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd87360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d008520 .functor XOR 1, L_0x55fb2d0088d0, L_0x55fb2d008a90, C4<0>, C4<0>;
L_0x55fb2d008590 .functor AND 1, L_0x55fb2d0088d0, L_0x55fb2d008a90, C4<1>, C4<1>;
v0x55fb2cd87860_0 .net "S", 0 0, L_0x55fb2d008520;  alias, 1 drivers
v0x55fb2cd87940_0 .net "a", 0 0, L_0x55fb2d0088d0;  alias, 1 drivers
v0x55fb2cd87a00_0 .net "b", 0 0, L_0x55fb2d008a90;  alias, 1 drivers
v0x55fb2cd87ad0_0 .net "cout", 0 0, L_0x55fb2d008590;  alias, 1 drivers
S_0x55fb2cd87c40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd87360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d008650 .functor XOR 1, L_0x55fb2d008520, L_0x55fb2d008c50, C4<0>, C4<0>;
L_0x55fb2d0087a0 .functor AND 1, L_0x55fb2d008520, L_0x55fb2d008c50, C4<1>, C4<1>;
v0x55fb2cd87eb0_0 .net "S", 0 0, L_0x55fb2d008650;  alias, 1 drivers
v0x55fb2cd87f70_0 .net "a", 0 0, L_0x55fb2d008520;  alias, 1 drivers
v0x55fb2cd88060_0 .net "b", 0 0, L_0x55fb2d008c50;  alias, 1 drivers
v0x55fb2cd88130_0 .net "cout", 0 0, L_0x55fb2d0087a0;  alias, 1 drivers
S_0x55fb2cd88910 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd85720;
 .timescale 0 0;
P_0x55fb2cd88af0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd88bb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd88910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d008fd0 .functor OR 1, L_0x55fb2d008df0, L_0x55fb2d008f60, C4<0>, C4<0>;
v0x55fb2cd89ae0_0 .net "S", 0 0, L_0x55fb2d008e60;  1 drivers
v0x55fb2cd89ba0_0 .net "a", 0 0, L_0x55fb2d009040;  1 drivers
v0x55fb2cd89c70_0 .net "b", 0 0, L_0x55fb2d009170;  1 drivers
v0x55fb2cd89d70_0 .net "c_1", 0 0, L_0x55fb2d008df0;  1 drivers
v0x55fb2cd89e40_0 .net "c_2", 0 0, L_0x55fb2d008f60;  1 drivers
v0x55fb2cd89f30_0 .net "cin", 0 0, L_0x55fb2d0092a0;  1 drivers
v0x55fb2cd8a000_0 .net "cout", 0 0, L_0x55fb2d008fd0;  1 drivers
v0x55fb2cd8a0a0_0 .net "h_1_out", 0 0, L_0x55fb2d008d80;  1 drivers
S_0x55fb2cd88e40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d008d80 .functor XOR 1, L_0x55fb2d009040, L_0x55fb2d009170, C4<0>, C4<0>;
L_0x55fb2d008df0 .functor AND 1, L_0x55fb2d009040, L_0x55fb2d009170, C4<1>, C4<1>;
v0x55fb2cd890e0_0 .net "S", 0 0, L_0x55fb2d008d80;  alias, 1 drivers
v0x55fb2cd891c0_0 .net "a", 0 0, L_0x55fb2d009040;  alias, 1 drivers
v0x55fb2cd89280_0 .net "b", 0 0, L_0x55fb2d009170;  alias, 1 drivers
v0x55fb2cd89350_0 .net "cout", 0 0, L_0x55fb2d008df0;  alias, 1 drivers
S_0x55fb2cd894c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d008e60 .functor XOR 1, L_0x55fb2d008d80, L_0x55fb2d0092a0, C4<0>, C4<0>;
L_0x55fb2d008f60 .functor AND 1, L_0x55fb2d008d80, L_0x55fb2d0092a0, C4<1>, C4<1>;
v0x55fb2cd89730_0 .net "S", 0 0, L_0x55fb2d008e60;  alias, 1 drivers
v0x55fb2cd897f0_0 .net "a", 0 0, L_0x55fb2d008d80;  alias, 1 drivers
v0x55fb2cd898e0_0 .net "b", 0 0, L_0x55fb2d0092a0;  alias, 1 drivers
v0x55fb2cd899b0_0 .net "cout", 0 0, L_0x55fb2d008f60;  alias, 1 drivers
S_0x55fb2cd8a190 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd85720;
 .timescale 0 0;
P_0x55fb2cd8a370 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd8a450 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd8a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d009710 .functor OR 1, L_0x55fb2d009440, L_0x55fb2d009650, C4<0>, C4<0>;
v0x55fb2cd8b350_0 .net "S", 0 0, L_0x55fb2d009500;  1 drivers
v0x55fb2cd8b410_0 .net "a", 0 0, L_0x55fb2d009780;  1 drivers
v0x55fb2cd8b4e0_0 .net "b", 0 0, L_0x55fb2d0098b0;  1 drivers
v0x55fb2cd8b5e0_0 .net "c_1", 0 0, L_0x55fb2d009440;  1 drivers
v0x55fb2cd8b6b0_0 .net "c_2", 0 0, L_0x55fb2d009650;  1 drivers
v0x55fb2cd8b7a0_0 .net "cin", 0 0, L_0x55fb2d009a30;  1 drivers
v0x55fb2cd8b870_0 .net "cout", 0 0, L_0x55fb2d009710;  1 drivers
v0x55fb2cd8b910_0 .net "h_1_out", 0 0, L_0x55fb2d0093d0;  1 drivers
S_0x55fb2cd8a6b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd8a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0093d0 .functor XOR 1, L_0x55fb2d009780, L_0x55fb2d0098b0, C4<0>, C4<0>;
L_0x55fb2d009440 .functor AND 1, L_0x55fb2d009780, L_0x55fb2d0098b0, C4<1>, C4<1>;
v0x55fb2cd8a950_0 .net "S", 0 0, L_0x55fb2d0093d0;  alias, 1 drivers
v0x55fb2cd8aa30_0 .net "a", 0 0, L_0x55fb2d009780;  alias, 1 drivers
v0x55fb2cd8aaf0_0 .net "b", 0 0, L_0x55fb2d0098b0;  alias, 1 drivers
v0x55fb2cd8abc0_0 .net "cout", 0 0, L_0x55fb2d009440;  alias, 1 drivers
S_0x55fb2cd8ad30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd8a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d009500 .functor XOR 1, L_0x55fb2d0093d0, L_0x55fb2d009a30, C4<0>, C4<0>;
L_0x55fb2d009650 .functor AND 1, L_0x55fb2d0093d0, L_0x55fb2d009a30, C4<1>, C4<1>;
v0x55fb2cd8afa0_0 .net "S", 0 0, L_0x55fb2d009500;  alias, 1 drivers
v0x55fb2cd8b060_0 .net "a", 0 0, L_0x55fb2d0093d0;  alias, 1 drivers
v0x55fb2cd8b150_0 .net "b", 0 0, L_0x55fb2d009a30;  alias, 1 drivers
v0x55fb2cd8b220_0 .net "cout", 0 0, L_0x55fb2d009650;  alias, 1 drivers
S_0x55fb2cd90710 .scope module, "dut2" "karatsuba_4" 2 181, 2 118 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2d0167f0 .functor BUFZ 4, L_0x55fb2cfefe10, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d016a30 .functor BUFZ 4, L_0x55fb2cff04b0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d031f50 .functor XOR 1, L_0x55fb2d026f20, L_0x55fb2d028030, C4<0>, C4<0>;
o0x7fd0c51c59d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2d034600 .functor BUFZ 4, o0x7fd0c51c59d8, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d034bf0 .functor BUFZ 4, L_0x55fb2d034560, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c51c5bb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2d0383d0 .functor BUFZ 4, o0x7fd0c51c5bb8, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d038580 .functor BUFZ 6, L_0x55fb2d037ec0, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2ce11550_0 .net "X", 3 0, L_0x55fb2cfefe10;  alias, 1 drivers
v0x55fb2ce11610_0 .net "Xe", 1 0, L_0x55fb2d016750;  1 drivers
v0x55fb2ce116d0_0 .net "Xn", 1 0, L_0x55fb2d0160d0;  1 drivers
v0x55fb2ce11770_0 .net "Y", 3 0, L_0x55fb2cff04b0;  alias, 1 drivers
v0x55fb2ce11830_0 .net "Ye", 1 0, L_0x55fb2d016990;  1 drivers
v0x55fb2ce11990_0 .net "Yn", 1 0, L_0x55fb2d016860;  1 drivers
v0x55fb2ce11a50_0 .net "Z", 7 0, o0x7fd0c5205438;  alias, 0 drivers
v0x55fb2ce11b10_0 .net *"_ivl_23", 3 0, L_0x55fb2d034600;  1 drivers
v0x55fb2ce11bd0_0 .net *"_ivl_27", 3 0, L_0x55fb2d034bf0;  1 drivers
v0x55fb2ce11d40_0 .net *"_ivl_35", 3 0, L_0x55fb2d0383d0;  1 drivers
v0x55fb2ce11e20_0 .net *"_ivl_39", 5 0, L_0x55fb2d038580;  1 drivers
v0x55fb2ce11f00_0 .net *"_ivl_4", 3 0, L_0x55fb2d0167f0;  1 drivers
v0x55fb2ce11fe0_0 .net *"_ivl_9", 3 0, L_0x55fb2d016a30;  1 drivers
L_0x7fd0c513b358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce120c0_0 .net "add", 0 0, L_0x7fd0c513b358;  1 drivers
L_0x7fd0c513b6b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51c8768 .resolv tri, L_0x7fd0c513b6b8, L_0x55fb2d034950;
v0x55fb2ce12270_0 .net8 "big_z0", 5 0, RS_0x7fd0c51c8768;  2 drivers
v0x55fb2ce12330_0 .net "big_z0_z1", 5 0, L_0x55fb2d037ec0;  1 drivers
L_0x7fd0c513b700 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d9298 .resolv tri, L_0x7fd0c513b700, L_0x55fb2d034b00;
v0x55fb2ce123f0_0 .net8 "big_z1", 5 0, RS_0x7fd0c51d9298;  2 drivers
L_0x7fd0c513b790 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51cbfd8 .resolv tri, L_0x7fd0c513b790, L_0x55fb2d038490;
v0x55fb2ce125e0_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c51cbfd8;  2 drivers
L_0x7fd0c513b748 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51cbfa8 .resolv tri, L_0x7fd0c513b748, L_0x55fb2d037f60;
v0x55fb2ce126a0_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c51cbfa8;  2 drivers
v0x55fb2ce12740_0 .net "cout_z0_z1", 0 0, L_0x55fb2d0381e0;  1 drivers
v0x55fb2ce127e0_0 .net "cout_z1", 0 0, L_0x55fb2d0347a0;  1 drivers
v0x55fb2ce128d0_0 .net "cout_z1_1", 0 0, L_0x55fb2d0320f0;  1 drivers
v0x55fb2ce129c0_0 .net "dummy_cout", 0 0, L_0x55fb2d03cc60;  1 drivers
v0x55fb2ce12a60_0 .net "signX", 0 0, L_0x55fb2d026f20;  1 drivers
v0x55fb2ce12b50_0 .net "signY", 0 0, L_0x55fb2d028030;  1 drivers
v0x55fb2ce12c40_0 .net "sign_z3", 0 0, L_0x55fb2d031f50;  1 drivers
L_0x7fd0c513b310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce12ce0_0 .net "sub", 0 0, L_0x7fd0c513b310;  1 drivers
v0x55fb2ce12e90_0 .net "z", 7 0, L_0x55fb2d03c710;  1 drivers
v0x55fb2ce12f30_0 .net "z0", 3 0, o0x7fd0c51c59d8;  0 drivers
v0x55fb2ce12fd0_0 .net "z1", 3 0, L_0x55fb2d034560;  1 drivers
v0x55fb2ce13070_0 .net "z1_1", 3 0, L_0x55fb2d031eb0;  1 drivers
v0x55fb2ce13130_0 .net "z2", 3 0, o0x7fd0c51c5bb8;  0 drivers
o0x7fd0c51c6ea8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2ce131f0_0 .net "z3", 3 0, o0x7fd0c51c6ea8;  0 drivers
v0x55fb2ce13510_0 .net "z3_1", 1 0, L_0x55fb2d026d50;  1 drivers
v0x55fb2ce135d0_0 .net "z3_2", 1 0, L_0x55fb2d027e60;  1 drivers
L_0x55fb2d0160d0 .part L_0x55fb2d0167f0, 2, 2;
L_0x55fb2d016750 .part L_0x55fb2d0167f0, 0, 2;
L_0x55fb2d016860 .part L_0x55fb2d016a30, 2, 2;
L_0x55fb2d016990 .part L_0x55fb2d016a30, 0, 2;
L_0x55fb2d034950 .part/pv L_0x55fb2d034600, 0, 4, 6;
L_0x55fb2d034b00 .part/pv L_0x55fb2d034bf0, 2, 4, 6;
L_0x55fb2d037f60 .part/pv L_0x55fb2d0383d0, 4, 4, 8;
L_0x55fb2d038490 .part/pv L_0x55fb2d038580, 0, 6, 8;
S_0x55fb2cd90940 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd90b40 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513de60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d02fb30 .functor XOR 4, L_0x7fd0c513de60, o0x7fd0c51c5bb8, C4<0000>, C4<0000>;
v0x55fb2cd97450_0 .net *"_ivl_0", 3 0, L_0x7fd0c513de60;  1 drivers
v0x55fb2cd97550_0 .net "a", 3 0, o0x7fd0c51c59d8;  alias, 0 drivers
v0x55fb2cd97610_0 .net "a_or_s", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cd976b0_0 .net "b", 3 0, o0x7fd0c51c5bb8;  alias, 0 drivers
v0x55fb2cd97750_0 .net "cout", 0 0, L_0x55fb2d0320f0;  alias, 1 drivers
v0x55fb2cd97840_0 .net "input_b", 3 0, L_0x55fb2d02fb30;  1 drivers
v0x55fb2cd97910_0 .net "out", 3 0, L_0x55fb2d031eb0;  alias, 1 drivers
S_0x55fb2cd90c60 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd90940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd90e60 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd96e50_0 .net "S", 3 0, L_0x55fb2d031eb0;  alias, 1 drivers
v0x55fb2cd96f30_0 .net "a", 3 0, o0x7fd0c51c59d8;  alias, 0 drivers
v0x55fb2cd97010_0 .net "b", 3 0, L_0x55fb2d02fb30;  alias, 1 drivers
v0x55fb2cd970d0_0 .net "carin", 3 0, L_0x55fb2d031fc0;  1 drivers
v0x55fb2cd971b0_0 .net "cin", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cd972f0_0 .net "cout", 0 0, L_0x55fb2d0320f0;  alias, 1 drivers
L_0x55fb2d030430 .part o0x7fd0c51c59d8, 1, 1;
L_0x55fb2d030610 .part L_0x55fb2d02fb30, 1, 1;
L_0x55fb2d030740 .part L_0x55fb2d031fc0, 0, 1;
L_0x55fb2d030c40 .part o0x7fd0c51c59d8, 2, 1;
L_0x55fb2d030d70 .part L_0x55fb2d02fb30, 2, 1;
L_0x55fb2d030f30 .part L_0x55fb2d031fc0, 1, 1;
L_0x55fb2d031480 .part o0x7fd0c51c59d8, 3, 1;
L_0x55fb2d0315b0 .part L_0x55fb2d02fb30, 3, 1;
L_0x55fb2d031730 .part L_0x55fb2d031fc0, 2, 1;
L_0x55fb2d031c50 .part o0x7fd0c51c59d8, 0, 1;
L_0x55fb2d031d80 .part L_0x55fb2d02fb30, 0, 1;
L_0x55fb2d031eb0 .concat8 [ 1 1 1 1], L_0x55fb2d0319a0, L_0x55fb2d030130, L_0x55fb2d030990, L_0x55fb2d031180;
L_0x55fb2d031fc0 .concat8 [ 1 1 1 1], L_0x55fb2d031bc0, L_0x55fb2d0303a0, L_0x55fb2d030bb0, L_0x55fb2d0313f0;
L_0x55fb2d0320f0 .part L_0x55fb2d031fc0, 3, 1;
S_0x55fb2cd90f80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd90c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d031bc0 .functor OR 1, L_0x55fb2d031910, L_0x55fb2d031b30, C4<0>, C4<0>;
v0x55fb2cd91e40_0 .net "S", 0 0, L_0x55fb2d0319a0;  1 drivers
v0x55fb2cd91f00_0 .net "a", 0 0, L_0x55fb2d031c50;  1 drivers
v0x55fb2cd91fd0_0 .net "b", 0 0, L_0x55fb2d031d80;  1 drivers
v0x55fb2cd920d0_0 .net "c_1", 0 0, L_0x55fb2d031910;  1 drivers
v0x55fb2cd921a0_0 .net "c_2", 0 0, L_0x55fb2d031b30;  1 drivers
v0x55fb2cd92290_0 .net "cin", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cd92360_0 .net "cout", 0 0, L_0x55fb2d031bc0;  1 drivers
v0x55fb2cd92400_0 .net "h_1_out", 0 0, L_0x55fb2d031860;  1 drivers
S_0x55fb2cd91200 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd90f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d031860 .functor XOR 1, L_0x55fb2d031c50, L_0x55fb2d031d80, C4<0>, C4<0>;
L_0x55fb2d031910 .functor AND 1, L_0x55fb2d031c50, L_0x55fb2d031d80, C4<1>, C4<1>;
v0x55fb2cd91470_0 .net "S", 0 0, L_0x55fb2d031860;  alias, 1 drivers
v0x55fb2cd91550_0 .net "a", 0 0, L_0x55fb2d031c50;  alias, 1 drivers
v0x55fb2cd91610_0 .net "b", 0 0, L_0x55fb2d031d80;  alias, 1 drivers
v0x55fb2cd916b0_0 .net "cout", 0 0, L_0x55fb2d031910;  alias, 1 drivers
S_0x55fb2cd91820 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd90f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0319a0 .functor XOR 1, L_0x55fb2d031860, L_0x7fd0c513b358, C4<0>, C4<0>;
L_0x55fb2d031b30 .functor AND 1, L_0x55fb2d031860, L_0x7fd0c513b358, C4<1>, C4<1>;
v0x55fb2cd91a90_0 .net "S", 0 0, L_0x55fb2d0319a0;  alias, 1 drivers
v0x55fb2cd91b50_0 .net "a", 0 0, L_0x55fb2d031860;  alias, 1 drivers
v0x55fb2cd91c40_0 .net "b", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cd91d10_0 .net "cout", 0 0, L_0x55fb2d031b30;  alias, 1 drivers
S_0x55fb2cd924f0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd90c60;
 .timescale 0 0;
P_0x55fb2cd926f0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd927b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd924f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0303a0 .functor OR 1, L_0x55fb2d030050, L_0x55fb2d0302c0, C4<0>, C4<0>;
v0x55fb2cd936b0_0 .net "S", 0 0, L_0x55fb2d030130;  1 drivers
v0x55fb2cd93770_0 .net "a", 0 0, L_0x55fb2d030430;  1 drivers
v0x55fb2cd93840_0 .net "b", 0 0, L_0x55fb2d030610;  1 drivers
v0x55fb2cd93940_0 .net "c_1", 0 0, L_0x55fb2d030050;  1 drivers
v0x55fb2cd93a10_0 .net "c_2", 0 0, L_0x55fb2d0302c0;  1 drivers
v0x55fb2cd93b00_0 .net "cin", 0 0, L_0x55fb2d030740;  1 drivers
v0x55fb2cd93bd0_0 .net "cout", 0 0, L_0x55fb2d0303a0;  1 drivers
v0x55fb2cd93c70_0 .net "h_1_out", 0 0, L_0x55fb2d02ff00;  1 drivers
S_0x55fb2cd92a10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd927b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02ff00 .functor XOR 1, L_0x55fb2d030430, L_0x55fb2d030610, C4<0>, C4<0>;
L_0x55fb2d030050 .functor AND 1, L_0x55fb2d030430, L_0x55fb2d030610, C4<1>, C4<1>;
v0x55fb2cd92cb0_0 .net "S", 0 0, L_0x55fb2d02ff00;  alias, 1 drivers
v0x55fb2cd92d90_0 .net "a", 0 0, L_0x55fb2d030430;  alias, 1 drivers
v0x55fb2cd92e50_0 .net "b", 0 0, L_0x55fb2d030610;  alias, 1 drivers
v0x55fb2cd92f20_0 .net "cout", 0 0, L_0x55fb2d030050;  alias, 1 drivers
S_0x55fb2cd93090 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd927b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d030130 .functor XOR 1, L_0x55fb2d02ff00, L_0x55fb2d030740, C4<0>, C4<0>;
L_0x55fb2d0302c0 .functor AND 1, L_0x55fb2d02ff00, L_0x55fb2d030740, C4<1>, C4<1>;
v0x55fb2cd93300_0 .net "S", 0 0, L_0x55fb2d030130;  alias, 1 drivers
v0x55fb2cd933c0_0 .net "a", 0 0, L_0x55fb2d02ff00;  alias, 1 drivers
v0x55fb2cd934b0_0 .net "b", 0 0, L_0x55fb2d030740;  alias, 1 drivers
v0x55fb2cd93580_0 .net "cout", 0 0, L_0x55fb2d0302c0;  alias, 1 drivers
S_0x55fb2cd93d60 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd90c60;
 .timescale 0 0;
P_0x55fb2cd93f40 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd94000 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd93d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d030bb0 .functor OR 1, L_0x55fb2d030900, L_0x55fb2d030ad0, C4<0>, C4<0>;
v0x55fb2cd94f30_0 .net "S", 0 0, L_0x55fb2d030990;  1 drivers
v0x55fb2cd94ff0_0 .net "a", 0 0, L_0x55fb2d030c40;  1 drivers
v0x55fb2cd950c0_0 .net "b", 0 0, L_0x55fb2d030d70;  1 drivers
v0x55fb2cd951c0_0 .net "c_1", 0 0, L_0x55fb2d030900;  1 drivers
v0x55fb2cd95290_0 .net "c_2", 0 0, L_0x55fb2d030ad0;  1 drivers
v0x55fb2cd95380_0 .net "cin", 0 0, L_0x55fb2d030f30;  1 drivers
v0x55fb2cd95450_0 .net "cout", 0 0, L_0x55fb2d030bb0;  1 drivers
v0x55fb2cd954f0_0 .net "h_1_out", 0 0, L_0x55fb2d030870;  1 drivers
S_0x55fb2cd94290 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd94000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d030870 .functor XOR 1, L_0x55fb2d030c40, L_0x55fb2d030d70, C4<0>, C4<0>;
L_0x55fb2d030900 .functor AND 1, L_0x55fb2d030c40, L_0x55fb2d030d70, C4<1>, C4<1>;
v0x55fb2cd94530_0 .net "S", 0 0, L_0x55fb2d030870;  alias, 1 drivers
v0x55fb2cd94610_0 .net "a", 0 0, L_0x55fb2d030c40;  alias, 1 drivers
v0x55fb2cd946d0_0 .net "b", 0 0, L_0x55fb2d030d70;  alias, 1 drivers
v0x55fb2cd947a0_0 .net "cout", 0 0, L_0x55fb2d030900;  alias, 1 drivers
S_0x55fb2cd94910 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd94000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d030990 .functor XOR 1, L_0x55fb2d030870, L_0x55fb2d030f30, C4<0>, C4<0>;
L_0x55fb2d030ad0 .functor AND 1, L_0x55fb2d030870, L_0x55fb2d030f30, C4<1>, C4<1>;
v0x55fb2cd94b80_0 .net "S", 0 0, L_0x55fb2d030990;  alias, 1 drivers
v0x55fb2cd94c40_0 .net "a", 0 0, L_0x55fb2d030870;  alias, 1 drivers
v0x55fb2cd94d30_0 .net "b", 0 0, L_0x55fb2d030f30;  alias, 1 drivers
v0x55fb2cd94e00_0 .net "cout", 0 0, L_0x55fb2d030ad0;  alias, 1 drivers
S_0x55fb2cd955e0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd90c60;
 .timescale 0 0;
P_0x55fb2cd957c0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd958a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd955e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0313f0 .functor OR 1, L_0x55fb2d0310f0, L_0x55fb2d031310, C4<0>, C4<0>;
v0x55fb2cd967a0_0 .net "S", 0 0, L_0x55fb2d031180;  1 drivers
v0x55fb2cd96860_0 .net "a", 0 0, L_0x55fb2d031480;  1 drivers
v0x55fb2cd96930_0 .net "b", 0 0, L_0x55fb2d0315b0;  1 drivers
v0x55fb2cd96a30_0 .net "c_1", 0 0, L_0x55fb2d0310f0;  1 drivers
v0x55fb2cd96b00_0 .net "c_2", 0 0, L_0x55fb2d031310;  1 drivers
v0x55fb2cd96bf0_0 .net "cin", 0 0, L_0x55fb2d031730;  1 drivers
v0x55fb2cd96cc0_0 .net "cout", 0 0, L_0x55fb2d0313f0;  1 drivers
v0x55fb2cd96d60_0 .net "h_1_out", 0 0, L_0x55fb2d031060;  1 drivers
S_0x55fb2cd95b00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd958a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d031060 .functor XOR 1, L_0x55fb2d031480, L_0x55fb2d0315b0, C4<0>, C4<0>;
L_0x55fb2d0310f0 .functor AND 1, L_0x55fb2d031480, L_0x55fb2d0315b0, C4<1>, C4<1>;
v0x55fb2cd95da0_0 .net "S", 0 0, L_0x55fb2d031060;  alias, 1 drivers
v0x55fb2cd95e80_0 .net "a", 0 0, L_0x55fb2d031480;  alias, 1 drivers
v0x55fb2cd95f40_0 .net "b", 0 0, L_0x55fb2d0315b0;  alias, 1 drivers
v0x55fb2cd96010_0 .net "cout", 0 0, L_0x55fb2d0310f0;  alias, 1 drivers
S_0x55fb2cd96180 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd958a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d031180 .functor XOR 1, L_0x55fb2d031060, L_0x55fb2d031730, C4<0>, C4<0>;
L_0x55fb2d031310 .functor AND 1, L_0x55fb2d031060, L_0x55fb2d031730, C4<1>, C4<1>;
v0x55fb2cd963f0_0 .net "S", 0 0, L_0x55fb2d031180;  alias, 1 drivers
v0x55fb2cd964b0_0 .net "a", 0 0, L_0x55fb2d031060;  alias, 1 drivers
v0x55fb2cd965a0_0 .net "b", 0 0, L_0x55fb2d031730;  alias, 1 drivers
v0x55fb2cd96670_0 .net "cout", 0 0, L_0x55fb2d031310;  alias, 1 drivers
S_0x55fb2cd97a90 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd97c90 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2d032410 .functor XOR 4, L_0x55fb2d032350, o0x7fd0c51c6ea8, C4<0000>, C4<0000>;
v0x55fb2cd9e6d0_0 .net *"_ivl_0", 3 0, L_0x55fb2d032350;  1 drivers
L_0x7fd0c513b670 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2cd9e7d0_0 .net *"_ivl_3", 2 0, L_0x7fd0c513b670;  1 drivers
v0x55fb2cd9e8b0_0 .net "a", 3 0, L_0x55fb2d031eb0;  alias, 1 drivers
v0x55fb2cd9e950_0 .net "a_or_s", 0 0, L_0x55fb2d031f50;  alias, 1 drivers
v0x55fb2cd9e9f0_0 .net "b", 3 0, o0x7fd0c51c6ea8;  alias, 0 drivers
v0x55fb2cd9eb20_0 .net "cout", 0 0, L_0x55fb2d0347a0;  alias, 1 drivers
v0x55fb2cd9ebc0_0 .net "input_b", 3 0, L_0x55fb2d032410;  1 drivers
v0x55fb2cd9ec60_0 .net "out", 3 0, L_0x55fb2d034560;  alias, 1 drivers
L_0x55fb2d032350 .concat [ 1 3 0 0], L_0x55fb2d031f50, L_0x7fd0c513b670;
S_0x55fb2cd97de0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd97a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd97fc0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cd9e0a0_0 .net "S", 3 0, L_0x55fb2d034560;  alias, 1 drivers
v0x55fb2cd9e180_0 .net "a", 3 0, L_0x55fb2d031eb0;  alias, 1 drivers
v0x55fb2cd9e290_0 .net "b", 3 0, L_0x55fb2d032410;  alias, 1 drivers
v0x55fb2cd9e350_0 .net "carin", 3 0, L_0x55fb2d034670;  1 drivers
v0x55fb2cd9e430_0 .net "cin", 0 0, L_0x55fb2d031f50;  alias, 1 drivers
v0x55fb2cd9e570_0 .net "cout", 0 0, L_0x55fb2d0347a0;  alias, 1 drivers
L_0x55fb2d032a20 .part L_0x55fb2d031eb0, 1, 1;
L_0x55fb2d032b70 .part L_0x55fb2d032410, 1, 1;
L_0x55fb2d032ca0 .part L_0x55fb2d034670, 0, 1;
L_0x55fb2d0331f0 .part L_0x55fb2d031eb0, 2, 1;
L_0x55fb2d033320 .part L_0x55fb2d032410, 2, 1;
L_0x55fb2d0334e0 .part L_0x55fb2d034670, 1, 1;
L_0x55fb2d033a30 .part L_0x55fb2d031eb0, 3, 1;
L_0x55fb2d033c70 .part L_0x55fb2d032410, 3, 1;
L_0x55fb2d033d60 .part L_0x55fb2d034670, 2, 1;
L_0x55fb2d034390 .part L_0x55fb2d031eb0, 0, 1;
L_0x55fb2d034430 .part L_0x55fb2d032410, 0, 1;
L_0x55fb2d034560 .concat8 [ 1 1 1 1], L_0x55fb2d033fd0, L_0x55fb2d032720, L_0x55fb2d032ef0, L_0x55fb2d033730;
L_0x55fb2d034670 .concat8 [ 1 1 1 1], L_0x55fb2d034300, L_0x55fb2d032990, L_0x55fb2d033160, L_0x55fb2d0339a0;
L_0x55fb2d0347a0 .part L_0x55fb2d034670, 3, 1;
S_0x55fb2cd98140 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd97de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d034300 .functor OR 1, L_0x55fb2d033f40, L_0x55fb2d034160, C4<0>, C4<0>;
v0x55fb2cd99090_0 .net "S", 0 0, L_0x55fb2d033fd0;  1 drivers
v0x55fb2cd99150_0 .net "a", 0 0, L_0x55fb2d034390;  1 drivers
v0x55fb2cd99220_0 .net "b", 0 0, L_0x55fb2d034430;  1 drivers
v0x55fb2cd99320_0 .net "c_1", 0 0, L_0x55fb2d033f40;  1 drivers
v0x55fb2cd993f0_0 .net "c_2", 0 0, L_0x55fb2d034160;  1 drivers
v0x55fb2cd994e0_0 .net "cin", 0 0, L_0x55fb2d031f50;  alias, 1 drivers
v0x55fb2cd995b0_0 .net "cout", 0 0, L_0x55fb2d034300;  1 drivers
v0x55fb2cd99650_0 .net "h_1_out", 0 0, L_0x55fb2d033e90;  1 drivers
S_0x55fb2cd983f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd98140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d033e90 .functor XOR 1, L_0x55fb2d034390, L_0x55fb2d034430, C4<0>, C4<0>;
L_0x55fb2d033f40 .functor AND 1, L_0x55fb2d034390, L_0x55fb2d034430, C4<1>, C4<1>;
v0x55fb2cd98690_0 .net "S", 0 0, L_0x55fb2d033e90;  alias, 1 drivers
v0x55fb2cd98770_0 .net "a", 0 0, L_0x55fb2d034390;  alias, 1 drivers
v0x55fb2cd98830_0 .net "b", 0 0, L_0x55fb2d034430;  alias, 1 drivers
v0x55fb2cd98900_0 .net "cout", 0 0, L_0x55fb2d033f40;  alias, 1 drivers
S_0x55fb2cd98a70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd98140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d033fd0 .functor XOR 1, L_0x55fb2d033e90, L_0x55fb2d031f50, C4<0>, C4<0>;
L_0x55fb2d034160 .functor AND 1, L_0x55fb2d033e90, L_0x55fb2d031f50, C4<1>, C4<1>;
v0x55fb2cd98ce0_0 .net "S", 0 0, L_0x55fb2d033fd0;  alias, 1 drivers
v0x55fb2cd98da0_0 .net "a", 0 0, L_0x55fb2d033e90;  alias, 1 drivers
v0x55fb2cd98e90_0 .net "b", 0 0, L_0x55fb2d031f50;  alias, 1 drivers
v0x55fb2cd98f60_0 .net "cout", 0 0, L_0x55fb2d034160;  alias, 1 drivers
S_0x55fb2cd99740 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd97de0;
 .timescale 0 0;
P_0x55fb2cd99940 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cd99a00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd99740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d032990 .functor OR 1, L_0x55fb2d032640, L_0x55fb2d0328b0, C4<0>, C4<0>;
v0x55fb2cd9a900_0 .net "S", 0 0, L_0x55fb2d032720;  1 drivers
v0x55fb2cd9a9c0_0 .net "a", 0 0, L_0x55fb2d032a20;  1 drivers
v0x55fb2cd9aa90_0 .net "b", 0 0, L_0x55fb2d032b70;  1 drivers
v0x55fb2cd9ab90_0 .net "c_1", 0 0, L_0x55fb2d032640;  1 drivers
v0x55fb2cd9ac60_0 .net "c_2", 0 0, L_0x55fb2d0328b0;  1 drivers
v0x55fb2cd9ad50_0 .net "cin", 0 0, L_0x55fb2d032ca0;  1 drivers
v0x55fb2cd9ae20_0 .net "cout", 0 0, L_0x55fb2d032990;  1 drivers
v0x55fb2cd9aec0_0 .net "h_1_out", 0 0, L_0x55fb2d0324f0;  1 drivers
S_0x55fb2cd99c60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd99a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0324f0 .functor XOR 1, L_0x55fb2d032a20, L_0x55fb2d032b70, C4<0>, C4<0>;
L_0x55fb2d032640 .functor AND 1, L_0x55fb2d032a20, L_0x55fb2d032b70, C4<1>, C4<1>;
v0x55fb2cd99f00_0 .net "S", 0 0, L_0x55fb2d0324f0;  alias, 1 drivers
v0x55fb2cd99fe0_0 .net "a", 0 0, L_0x55fb2d032a20;  alias, 1 drivers
v0x55fb2cd9a0a0_0 .net "b", 0 0, L_0x55fb2d032b70;  alias, 1 drivers
v0x55fb2cd9a170_0 .net "cout", 0 0, L_0x55fb2d032640;  alias, 1 drivers
S_0x55fb2cd9a2e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd99a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d032720 .functor XOR 1, L_0x55fb2d0324f0, L_0x55fb2d032ca0, C4<0>, C4<0>;
L_0x55fb2d0328b0 .functor AND 1, L_0x55fb2d0324f0, L_0x55fb2d032ca0, C4<1>, C4<1>;
v0x55fb2cd9a550_0 .net "S", 0 0, L_0x55fb2d032720;  alias, 1 drivers
v0x55fb2cd9a610_0 .net "a", 0 0, L_0x55fb2d0324f0;  alias, 1 drivers
v0x55fb2cd9a700_0 .net "b", 0 0, L_0x55fb2d032ca0;  alias, 1 drivers
v0x55fb2cd9a7d0_0 .net "cout", 0 0, L_0x55fb2d0328b0;  alias, 1 drivers
S_0x55fb2cd9afb0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd97de0;
 .timescale 0 0;
P_0x55fb2cd9b190 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cd9b250 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd9afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d033160 .functor OR 1, L_0x55fb2d032e60, L_0x55fb2d033080, C4<0>, C4<0>;
v0x55fb2cd9c180_0 .net "S", 0 0, L_0x55fb2d032ef0;  1 drivers
v0x55fb2cd9c240_0 .net "a", 0 0, L_0x55fb2d0331f0;  1 drivers
v0x55fb2cd9c310_0 .net "b", 0 0, L_0x55fb2d033320;  1 drivers
v0x55fb2cd9c410_0 .net "c_1", 0 0, L_0x55fb2d032e60;  1 drivers
v0x55fb2cd9c4e0_0 .net "c_2", 0 0, L_0x55fb2d033080;  1 drivers
v0x55fb2cd9c5d0_0 .net "cin", 0 0, L_0x55fb2d0334e0;  1 drivers
v0x55fb2cd9c6a0_0 .net "cout", 0 0, L_0x55fb2d033160;  1 drivers
v0x55fb2cd9c740_0 .net "h_1_out", 0 0, L_0x55fb2d032dd0;  1 drivers
S_0x55fb2cd9b4e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd9b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d032dd0 .functor XOR 1, L_0x55fb2d0331f0, L_0x55fb2d033320, C4<0>, C4<0>;
L_0x55fb2d032e60 .functor AND 1, L_0x55fb2d0331f0, L_0x55fb2d033320, C4<1>, C4<1>;
v0x55fb2cd9b780_0 .net "S", 0 0, L_0x55fb2d032dd0;  alias, 1 drivers
v0x55fb2cd9b860_0 .net "a", 0 0, L_0x55fb2d0331f0;  alias, 1 drivers
v0x55fb2cd9b920_0 .net "b", 0 0, L_0x55fb2d033320;  alias, 1 drivers
v0x55fb2cd9b9f0_0 .net "cout", 0 0, L_0x55fb2d032e60;  alias, 1 drivers
S_0x55fb2cd9bb60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd9b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d032ef0 .functor XOR 1, L_0x55fb2d032dd0, L_0x55fb2d0334e0, C4<0>, C4<0>;
L_0x55fb2d033080 .functor AND 1, L_0x55fb2d032dd0, L_0x55fb2d0334e0, C4<1>, C4<1>;
v0x55fb2cd9bdd0_0 .net "S", 0 0, L_0x55fb2d032ef0;  alias, 1 drivers
v0x55fb2cd9be90_0 .net "a", 0 0, L_0x55fb2d032dd0;  alias, 1 drivers
v0x55fb2cd9bf80_0 .net "b", 0 0, L_0x55fb2d0334e0;  alias, 1 drivers
v0x55fb2cd9c050_0 .net "cout", 0 0, L_0x55fb2d033080;  alias, 1 drivers
S_0x55fb2cd9c830 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd97de0;
 .timescale 0 0;
P_0x55fb2cd9ca10 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cd9caf0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cd9c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0339a0 .functor OR 1, L_0x55fb2d0336a0, L_0x55fb2d0338c0, C4<0>, C4<0>;
v0x55fb2cd9d9f0_0 .net "S", 0 0, L_0x55fb2d033730;  1 drivers
v0x55fb2cd9dab0_0 .net "a", 0 0, L_0x55fb2d033a30;  1 drivers
v0x55fb2cd9db80_0 .net "b", 0 0, L_0x55fb2d033c70;  1 drivers
v0x55fb2cd9dc80_0 .net "c_1", 0 0, L_0x55fb2d0336a0;  1 drivers
v0x55fb2cd9dd50_0 .net "c_2", 0 0, L_0x55fb2d0338c0;  1 drivers
v0x55fb2cd9de40_0 .net "cin", 0 0, L_0x55fb2d033d60;  1 drivers
v0x55fb2cd9df10_0 .net "cout", 0 0, L_0x55fb2d0339a0;  1 drivers
v0x55fb2cd9dfb0_0 .net "h_1_out", 0 0, L_0x55fb2d033610;  1 drivers
S_0x55fb2cd9cd50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd9caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d033610 .functor XOR 1, L_0x55fb2d033a30, L_0x55fb2d033c70, C4<0>, C4<0>;
L_0x55fb2d0336a0 .functor AND 1, L_0x55fb2d033a30, L_0x55fb2d033c70, C4<1>, C4<1>;
v0x55fb2cd9cff0_0 .net "S", 0 0, L_0x55fb2d033610;  alias, 1 drivers
v0x55fb2cd9d0d0_0 .net "a", 0 0, L_0x55fb2d033a30;  alias, 1 drivers
v0x55fb2cd9d190_0 .net "b", 0 0, L_0x55fb2d033c70;  alias, 1 drivers
v0x55fb2cd9d260_0 .net "cout", 0 0, L_0x55fb2d0336a0;  alias, 1 drivers
S_0x55fb2cd9d3d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd9caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d033730 .functor XOR 1, L_0x55fb2d033610, L_0x55fb2d033d60, C4<0>, C4<0>;
L_0x55fb2d0338c0 .functor AND 1, L_0x55fb2d033610, L_0x55fb2d033d60, C4<1>, C4<1>;
v0x55fb2cd9d640_0 .net "S", 0 0, L_0x55fb2d033730;  alias, 1 drivers
v0x55fb2cd9d700_0 .net "a", 0 0, L_0x55fb2d033610;  alias, 1 drivers
v0x55fb2cd9d7f0_0 .net "b", 0 0, L_0x55fb2d033d60;  alias, 1 drivers
v0x55fb2cd9d8c0_0 .net "cout", 0 0, L_0x55fb2d0338c0;  alias, 1 drivers
S_0x55fb2cd9edb0 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd9ef90 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513dea8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d034cb0 .functor XOR 6, L_0x7fd0c513dea8, RS_0x7fd0c51c8768, C4<000000>, C4<000000>;
v0x55fb2cda8a00_0 .net *"_ivl_0", 5 0, L_0x7fd0c513dea8;  1 drivers
v0x55fb2cda8b00_0 .net8 "a", 5 0, RS_0x7fd0c51c8768;  alias, 2 drivers
v0x55fb2cda8bc0_0 .net "a_or_s", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cda8c90_0 .net8 "b", 5 0, RS_0x7fd0c51c8768;  alias, 2 drivers
v0x55fb2cda8d80_0 .net "cout", 0 0, L_0x55fb2d0381e0;  alias, 1 drivers
v0x55fb2cda8e70_0 .net "input_b", 5 0, L_0x55fb2d034cb0;  1 drivers
v0x55fb2cda8f10_0 .net "out", 5 0, L_0x55fb2d037ec0;  alias, 1 drivers
S_0x55fb2cd9f110 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cd9edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cd9f2f0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2cda8450_0 .net "S", 5 0, L_0x55fb2d037ec0;  alias, 1 drivers
v0x55fb2cda8530_0 .net8 "a", 5 0, RS_0x7fd0c51c8768;  alias, 2 drivers
v0x55fb2cda8610_0 .net "b", 5 0, L_0x55fb2d034cb0;  alias, 1 drivers
v0x55fb2cda86d0_0 .net "carin", 5 0, L_0x55fb2d038000;  1 drivers
v0x55fb2cda87b0_0 .net "cin", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cda88a0_0 .net "cout", 0 0, L_0x55fb2d0381e0;  alias, 1 drivers
L_0x55fb2d035250 .part RS_0x7fd0c51c8768, 1, 1;
L_0x55fb2d0353a0 .part L_0x55fb2d034cb0, 1, 1;
L_0x55fb2d0354d0 .part L_0x55fb2d038000, 0, 1;
L_0x55fb2d035a20 .part RS_0x7fd0c51c8768, 2, 1;
L_0x55fb2d035c60 .part L_0x55fb2d034cb0, 2, 1;
L_0x55fb2d035d90 .part L_0x55fb2d038000, 1, 1;
L_0x55fb2d0362e0 .part RS_0x7fd0c51c8768, 3, 1;
L_0x55fb2d036410 .part L_0x55fb2d034cb0, 3, 1;
L_0x55fb2d036590 .part L_0x55fb2d038000, 2, 1;
L_0x55fb2d036b00 .part RS_0x7fd0c51c8768, 4, 1;
L_0x55fb2d036c30 .part L_0x55fb2d034cb0, 4, 1;
L_0x55fb2d036d60 .part L_0x55fb2d038000, 3, 1;
L_0x55fb2d037330 .part RS_0x7fd0c51c8768, 5, 1;
L_0x55fb2d037460 .part L_0x55fb2d034cb0, 5, 1;
L_0x55fb2d037610 .part L_0x55fb2d038000, 4, 1;
L_0x55fb2d037ac0 .part RS_0x7fd0c51c8768, 0, 1;
L_0x55fb2d037c80 .part L_0x55fb2d034cb0, 0, 1;
LS_0x55fb2d037ec0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d037810, L_0x55fb2d034f50, L_0x55fb2d035720, L_0x55fb2d035fe0;
LS_0x55fb2d037ec0_0_4 .concat8 [ 1 1 0 0], L_0x55fb2d036800, L_0x55fb2d0370d0;
L_0x55fb2d037ec0 .concat8 [ 4 2 0 0], LS_0x55fb2d037ec0_0_0, LS_0x55fb2d037ec0_0_4;
LS_0x55fb2d038000_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d037a30, L_0x55fb2d0351c0, L_0x55fb2d035990, L_0x55fb2d036250;
LS_0x55fb2d038000_0_4 .concat8 [ 1 1 0 0], L_0x55fb2d036a70, L_0x55fb2d0372a0;
L_0x55fb2d038000 .concat8 [ 4 2 0 0], LS_0x55fb2d038000_0_0, LS_0x55fb2d038000_0_4;
L_0x55fb2d0381e0 .part L_0x55fb2d038000, 5, 1;
S_0x55fb2cd9f470 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cd9f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d037a30 .functor OR 1, L_0x55fb2d037780, L_0x55fb2d0379a0, C4<0>, C4<0>;
v0x55fb2cda03a0_0 .net "S", 0 0, L_0x55fb2d037810;  1 drivers
v0x55fb2cda0460_0 .net "a", 0 0, L_0x55fb2d037ac0;  1 drivers
v0x55fb2cda0530_0 .net "b", 0 0, L_0x55fb2d037c80;  1 drivers
v0x55fb2cda0630_0 .net "c_1", 0 0, L_0x55fb2d037780;  1 drivers
v0x55fb2cda0700_0 .net "c_2", 0 0, L_0x55fb2d0379a0;  1 drivers
v0x55fb2cda07a0_0 .net "cin", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cda0840_0 .net "cout", 0 0, L_0x55fb2d037a30;  1 drivers
v0x55fb2cda08e0_0 .net "h_1_out", 0 0, L_0x55fb2d036f20;  1 drivers
S_0x55fb2cd9f720 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cd9f470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d036f20 .functor XOR 1, L_0x55fb2d037ac0, L_0x55fb2d037c80, C4<0>, C4<0>;
L_0x55fb2d037780 .functor AND 1, L_0x55fb2d037ac0, L_0x55fb2d037c80, C4<1>, C4<1>;
v0x55fb2cd9f9c0_0 .net "S", 0 0, L_0x55fb2d036f20;  alias, 1 drivers
v0x55fb2cd9faa0_0 .net "a", 0 0, L_0x55fb2d037ac0;  alias, 1 drivers
v0x55fb2cd9fb60_0 .net "b", 0 0, L_0x55fb2d037c80;  alias, 1 drivers
v0x55fb2cd9fc30_0 .net "cout", 0 0, L_0x55fb2d037780;  alias, 1 drivers
S_0x55fb2cd9fda0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cd9f470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d037810 .functor XOR 1, L_0x55fb2d036f20, L_0x7fd0c513b358, C4<0>, C4<0>;
L_0x55fb2d0379a0 .functor AND 1, L_0x55fb2d036f20, L_0x7fd0c513b358, C4<1>, C4<1>;
v0x55fb2cda0010_0 .net "S", 0 0, L_0x55fb2d037810;  alias, 1 drivers
v0x55fb2cda00d0_0 .net "a", 0 0, L_0x55fb2d036f20;  alias, 1 drivers
v0x55fb2cda01c0_0 .net "b", 0 0, L_0x7fd0c513b358;  alias, 1 drivers
v0x55fb2cda0290_0 .net "cout", 0 0, L_0x55fb2d0379a0;  alias, 1 drivers
S_0x55fb2cda09d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cd9f110;
 .timescale 0 0;
P_0x55fb2cda0bf0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cda0cb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cda09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0351c0 .functor OR 1, L_0x55fb2d034e70, L_0x55fb2d0350e0, C4<0>, C4<0>;
v0x55fb2cda1bb0_0 .net "S", 0 0, L_0x55fb2d034f50;  1 drivers
v0x55fb2cda1c70_0 .net "a", 0 0, L_0x55fb2d035250;  1 drivers
v0x55fb2cda1d40_0 .net "b", 0 0, L_0x55fb2d0353a0;  1 drivers
v0x55fb2cda1e40_0 .net "c_1", 0 0, L_0x55fb2d034e70;  1 drivers
v0x55fb2cda1f10_0 .net "c_2", 0 0, L_0x55fb2d0350e0;  1 drivers
v0x55fb2cda2000_0 .net "cin", 0 0, L_0x55fb2d0354d0;  1 drivers
v0x55fb2cda20d0_0 .net "cout", 0 0, L_0x55fb2d0351c0;  1 drivers
v0x55fb2cda2170_0 .net "h_1_out", 0 0, L_0x55fb2d034d20;  1 drivers
S_0x55fb2cda0f10 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cda0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d034d20 .functor XOR 1, L_0x55fb2d035250, L_0x55fb2d0353a0, C4<0>, C4<0>;
L_0x55fb2d034e70 .functor AND 1, L_0x55fb2d035250, L_0x55fb2d0353a0, C4<1>, C4<1>;
v0x55fb2cda11b0_0 .net "S", 0 0, L_0x55fb2d034d20;  alias, 1 drivers
v0x55fb2cda1290_0 .net "a", 0 0, L_0x55fb2d035250;  alias, 1 drivers
v0x55fb2cda1350_0 .net "b", 0 0, L_0x55fb2d0353a0;  alias, 1 drivers
v0x55fb2cda1420_0 .net "cout", 0 0, L_0x55fb2d034e70;  alias, 1 drivers
S_0x55fb2cda1590 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cda0cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d034f50 .functor XOR 1, L_0x55fb2d034d20, L_0x55fb2d0354d0, C4<0>, C4<0>;
L_0x55fb2d0350e0 .functor AND 1, L_0x55fb2d034d20, L_0x55fb2d0354d0, C4<1>, C4<1>;
v0x55fb2cda1800_0 .net "S", 0 0, L_0x55fb2d034f50;  alias, 1 drivers
v0x55fb2cda18c0_0 .net "a", 0 0, L_0x55fb2d034d20;  alias, 1 drivers
v0x55fb2cda19b0_0 .net "b", 0 0, L_0x55fb2d0354d0;  alias, 1 drivers
v0x55fb2cda1a80_0 .net "cout", 0 0, L_0x55fb2d0350e0;  alias, 1 drivers
S_0x55fb2cda2260 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cd9f110;
 .timescale 0 0;
P_0x55fb2cda2440 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cda2500 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cda2260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d035990 .functor OR 1, L_0x55fb2d035690, L_0x55fb2d0358b0, C4<0>, C4<0>;
v0x55fb2cda3430_0 .net "S", 0 0, L_0x55fb2d035720;  1 drivers
v0x55fb2cda34f0_0 .net "a", 0 0, L_0x55fb2d035a20;  1 drivers
v0x55fb2cda35c0_0 .net "b", 0 0, L_0x55fb2d035c60;  1 drivers
v0x55fb2cda36c0_0 .net "c_1", 0 0, L_0x55fb2d035690;  1 drivers
v0x55fb2cda3790_0 .net "c_2", 0 0, L_0x55fb2d0358b0;  1 drivers
v0x55fb2cda3880_0 .net "cin", 0 0, L_0x55fb2d035d90;  1 drivers
v0x55fb2cda3950_0 .net "cout", 0 0, L_0x55fb2d035990;  1 drivers
v0x55fb2cda39f0_0 .net "h_1_out", 0 0, L_0x55fb2d035600;  1 drivers
S_0x55fb2cda2790 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cda2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d035600 .functor XOR 1, L_0x55fb2d035a20, L_0x55fb2d035c60, C4<0>, C4<0>;
L_0x55fb2d035690 .functor AND 1, L_0x55fb2d035a20, L_0x55fb2d035c60, C4<1>, C4<1>;
v0x55fb2cda2a30_0 .net "S", 0 0, L_0x55fb2d035600;  alias, 1 drivers
v0x55fb2cda2b10_0 .net "a", 0 0, L_0x55fb2d035a20;  alias, 1 drivers
v0x55fb2cda2bd0_0 .net "b", 0 0, L_0x55fb2d035c60;  alias, 1 drivers
v0x55fb2cda2ca0_0 .net "cout", 0 0, L_0x55fb2d035690;  alias, 1 drivers
S_0x55fb2cda2e10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cda2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d035720 .functor XOR 1, L_0x55fb2d035600, L_0x55fb2d035d90, C4<0>, C4<0>;
L_0x55fb2d0358b0 .functor AND 1, L_0x55fb2d035600, L_0x55fb2d035d90, C4<1>, C4<1>;
v0x55fb2cda3080_0 .net "S", 0 0, L_0x55fb2d035720;  alias, 1 drivers
v0x55fb2cda3140_0 .net "a", 0 0, L_0x55fb2d035600;  alias, 1 drivers
v0x55fb2cda3230_0 .net "b", 0 0, L_0x55fb2d035d90;  alias, 1 drivers
v0x55fb2cda3300_0 .net "cout", 0 0, L_0x55fb2d0358b0;  alias, 1 drivers
S_0x55fb2cda3ae0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cd9f110;
 .timescale 0 0;
P_0x55fb2cda3cc0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cda3da0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cda3ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d036250 .functor OR 1, L_0x55fb2d035f50, L_0x55fb2d036170, C4<0>, C4<0>;
v0x55fb2cda4ca0_0 .net "S", 0 0, L_0x55fb2d035fe0;  1 drivers
v0x55fb2cda4d60_0 .net "a", 0 0, L_0x55fb2d0362e0;  1 drivers
v0x55fb2cda4e30_0 .net "b", 0 0, L_0x55fb2d036410;  1 drivers
v0x55fb2cda4f30_0 .net "c_1", 0 0, L_0x55fb2d035f50;  1 drivers
v0x55fb2cda5000_0 .net "c_2", 0 0, L_0x55fb2d036170;  1 drivers
v0x55fb2cda50f0_0 .net "cin", 0 0, L_0x55fb2d036590;  1 drivers
v0x55fb2cda51c0_0 .net "cout", 0 0, L_0x55fb2d036250;  1 drivers
v0x55fb2cda5260_0 .net "h_1_out", 0 0, L_0x55fb2d035ec0;  1 drivers
S_0x55fb2cda4000 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cda3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d035ec0 .functor XOR 1, L_0x55fb2d0362e0, L_0x55fb2d036410, C4<0>, C4<0>;
L_0x55fb2d035f50 .functor AND 1, L_0x55fb2d0362e0, L_0x55fb2d036410, C4<1>, C4<1>;
v0x55fb2cda42a0_0 .net "S", 0 0, L_0x55fb2d035ec0;  alias, 1 drivers
v0x55fb2cda4380_0 .net "a", 0 0, L_0x55fb2d0362e0;  alias, 1 drivers
v0x55fb2cda4440_0 .net "b", 0 0, L_0x55fb2d036410;  alias, 1 drivers
v0x55fb2cda4510_0 .net "cout", 0 0, L_0x55fb2d035f50;  alias, 1 drivers
S_0x55fb2cda4680 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cda3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d035fe0 .functor XOR 1, L_0x55fb2d035ec0, L_0x55fb2d036590, C4<0>, C4<0>;
L_0x55fb2d036170 .functor AND 1, L_0x55fb2d035ec0, L_0x55fb2d036590, C4<1>, C4<1>;
v0x55fb2cda48f0_0 .net "S", 0 0, L_0x55fb2d035fe0;  alias, 1 drivers
v0x55fb2cda49b0_0 .net "a", 0 0, L_0x55fb2d035ec0;  alias, 1 drivers
v0x55fb2cda4aa0_0 .net "b", 0 0, L_0x55fb2d036590;  alias, 1 drivers
v0x55fb2cda4b70_0 .net "cout", 0 0, L_0x55fb2d036170;  alias, 1 drivers
S_0x55fb2cda5350 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cd9f110;
 .timescale 0 0;
P_0x55fb2cda5580 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cda5660 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cda5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d036a70 .functor OR 1, L_0x55fb2d036770, L_0x55fb2d036990, C4<0>, C4<0>;
v0x55fb2cda6530_0 .net "S", 0 0, L_0x55fb2d036800;  1 drivers
v0x55fb2cda65f0_0 .net "a", 0 0, L_0x55fb2d036b00;  1 drivers
v0x55fb2cda66c0_0 .net "b", 0 0, L_0x55fb2d036c30;  1 drivers
v0x55fb2cda67c0_0 .net "c_1", 0 0, L_0x55fb2d036770;  1 drivers
v0x55fb2cda6890_0 .net "c_2", 0 0, L_0x55fb2d036990;  1 drivers
v0x55fb2cda6980_0 .net "cin", 0 0, L_0x55fb2d036d60;  1 drivers
v0x55fb2cda6a50_0 .net "cout", 0 0, L_0x55fb2d036a70;  1 drivers
v0x55fb2cda6af0_0 .net "h_1_out", 0 0, L_0x55fb2d0366c0;  1 drivers
S_0x55fb2cda58c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cda5660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0366c0 .functor XOR 1, L_0x55fb2d036b00, L_0x55fb2d036c30, C4<0>, C4<0>;
L_0x55fb2d036770 .functor AND 1, L_0x55fb2d036b00, L_0x55fb2d036c30, C4<1>, C4<1>;
v0x55fb2cda5b30_0 .net "S", 0 0, L_0x55fb2d0366c0;  alias, 1 drivers
v0x55fb2cda5c10_0 .net "a", 0 0, L_0x55fb2d036b00;  alias, 1 drivers
v0x55fb2cda5cd0_0 .net "b", 0 0, L_0x55fb2d036c30;  alias, 1 drivers
v0x55fb2cda5da0_0 .net "cout", 0 0, L_0x55fb2d036770;  alias, 1 drivers
S_0x55fb2cda5f10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cda5660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d036800 .functor XOR 1, L_0x55fb2d0366c0, L_0x55fb2d036d60, C4<0>, C4<0>;
L_0x55fb2d036990 .functor AND 1, L_0x55fb2d0366c0, L_0x55fb2d036d60, C4<1>, C4<1>;
v0x55fb2cda6180_0 .net "S", 0 0, L_0x55fb2d036800;  alias, 1 drivers
v0x55fb2cda6240_0 .net "a", 0 0, L_0x55fb2d0366c0;  alias, 1 drivers
v0x55fb2cda6330_0 .net "b", 0 0, L_0x55fb2d036d60;  alias, 1 drivers
v0x55fb2cda6400_0 .net "cout", 0 0, L_0x55fb2d036990;  alias, 1 drivers
S_0x55fb2cda6be0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cd9f110;
 .timescale 0 0;
P_0x55fb2cda6dc0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cda6ea0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cda6be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0372a0 .functor OR 1, L_0x55fb2d037040, L_0x55fb2d037210, C4<0>, C4<0>;
v0x55fb2cda7da0_0 .net "S", 0 0, L_0x55fb2d0370d0;  1 drivers
v0x55fb2cda7e60_0 .net "a", 0 0, L_0x55fb2d037330;  1 drivers
v0x55fb2cda7f30_0 .net "b", 0 0, L_0x55fb2d037460;  1 drivers
v0x55fb2cda8030_0 .net "c_1", 0 0, L_0x55fb2d037040;  1 drivers
v0x55fb2cda8100_0 .net "c_2", 0 0, L_0x55fb2d037210;  1 drivers
v0x55fb2cda81f0_0 .net "cin", 0 0, L_0x55fb2d037610;  1 drivers
v0x55fb2cda82c0_0 .net "cout", 0 0, L_0x55fb2d0372a0;  1 drivers
v0x55fb2cda8360_0 .net "h_1_out", 0 0, L_0x55fb2d036f90;  1 drivers
S_0x55fb2cda7100 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cda6ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d036f90 .functor XOR 1, L_0x55fb2d037330, L_0x55fb2d037460, C4<0>, C4<0>;
L_0x55fb2d037040 .functor AND 1, L_0x55fb2d037330, L_0x55fb2d037460, C4<1>, C4<1>;
v0x55fb2cda73a0_0 .net "S", 0 0, L_0x55fb2d036f90;  alias, 1 drivers
v0x55fb2cda7480_0 .net "a", 0 0, L_0x55fb2d037330;  alias, 1 drivers
v0x55fb2cda7540_0 .net "b", 0 0, L_0x55fb2d037460;  alias, 1 drivers
v0x55fb2cda7610_0 .net "cout", 0 0, L_0x55fb2d037040;  alias, 1 drivers
S_0x55fb2cda7780 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cda6ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0370d0 .functor XOR 1, L_0x55fb2d036f90, L_0x55fb2d037610, C4<0>, C4<0>;
L_0x55fb2d037210 .functor AND 1, L_0x55fb2d036f90, L_0x55fb2d037610, C4<1>, C4<1>;
v0x55fb2cda79f0_0 .net "S", 0 0, L_0x55fb2d0370d0;  alias, 1 drivers
v0x55fb2cda7ab0_0 .net "a", 0 0, L_0x55fb2d036f90;  alias, 1 drivers
v0x55fb2cda7ba0_0 .net "b", 0 0, L_0x55fb2d037610;  alias, 1 drivers
v0x55fb2cda7c70_0 .net "cout", 0 0, L_0x55fb2d037210;  alias, 1 drivers
S_0x55fb2cda9070 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cda9250 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513dd40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d025bc0 .functor XOR 2, L_0x7fd0c513dd40, L_0x55fb2d016750, C4<00>, C4<00>;
v0x55fb2cdacc20_0 .net *"_ivl_0", 1 0, L_0x7fd0c513dd40;  1 drivers
v0x55fb2cdacd20_0 .net "a", 1 0, L_0x55fb2d0160d0;  alias, 1 drivers
v0x55fb2cdacde0_0 .net "a_or_s", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdace80_0 .net "b", 1 0, L_0x55fb2d016750;  alias, 1 drivers
v0x55fb2cdacf20_0 .net "cout", 0 0, L_0x55fb2d026f20;  alias, 1 drivers
v0x55fb2cdad010_0 .net "input_b", 1 0, L_0x55fb2d025bc0;  1 drivers
v0x55fb2cdad0e0_0 .net "out", 1 0, L_0x55fb2d026d50;  alias, 1 drivers
S_0x55fb2cda9430 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cda9070;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cda9630 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cdac620_0 .net "S", 1 0, L_0x55fb2d026d50;  alias, 1 drivers
v0x55fb2cdac700_0 .net "a", 1 0, L_0x55fb2d0160d0;  alias, 1 drivers
v0x55fb2cdac7e0_0 .net "b", 1 0, L_0x55fb2d025bc0;  alias, 1 drivers
v0x55fb2cdac8a0_0 .net "carin", 1 0, L_0x55fb2d026e80;  1 drivers
v0x55fb2cdac980_0 .net "cin", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdacac0_0 .net "cout", 0 0, L_0x55fb2d026f20;  alias, 1 drivers
L_0x55fb2d0263c0 .part L_0x55fb2d0160d0, 1, 1;
L_0x55fb2d0264f0 .part L_0x55fb2d025bc0, 1, 1;
L_0x55fb2d026620 .part L_0x55fb2d026e80, 0, 1;
L_0x55fb2d026a60 .part L_0x55fb2d0160d0, 0, 1;
L_0x55fb2d026b90 .part L_0x55fb2d025bc0, 0, 1;
L_0x55fb2d026d50 .concat8 [ 1 1 0 0], L_0x55fb2d026830, L_0x55fb2d026140;
L_0x55fb2d026e80 .concat8 [ 1 1 0 0], L_0x55fb2d0269f0, L_0x55fb2d026350;
L_0x55fb2d026f20 .part L_0x55fb2d026e80, 1, 1;
S_0x55fb2cda97b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cda9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0269f0 .functor OR 1, L_0x55fb2d0267c0, L_0x55fb2d026980, C4<0>, C4<0>;
v0x55fb2cdaa700_0 .net "S", 0 0, L_0x55fb2d026830;  1 drivers
v0x55fb2cdaa7c0_0 .net "a", 0 0, L_0x55fb2d026a60;  1 drivers
v0x55fb2cdaa890_0 .net "b", 0 0, L_0x55fb2d026b90;  1 drivers
v0x55fb2cdaa990_0 .net "c_1", 0 0, L_0x55fb2d0267c0;  1 drivers
v0x55fb2cdaaa60_0 .net "c_2", 0 0, L_0x55fb2d026980;  1 drivers
v0x55fb2cdaab50_0 .net "cin", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdaac20_0 .net "cout", 0 0, L_0x55fb2d0269f0;  1 drivers
v0x55fb2cdaacc0_0 .net "h_1_out", 0 0, L_0x55fb2d026750;  1 drivers
S_0x55fb2cda9a60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cda97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d026750 .functor XOR 1, L_0x55fb2d026a60, L_0x55fb2d026b90, C4<0>, C4<0>;
L_0x55fb2d0267c0 .functor AND 1, L_0x55fb2d026a60, L_0x55fb2d026b90, C4<1>, C4<1>;
v0x55fb2cda9d00_0 .net "S", 0 0, L_0x55fb2d026750;  alias, 1 drivers
v0x55fb2cda9de0_0 .net "a", 0 0, L_0x55fb2d026a60;  alias, 1 drivers
v0x55fb2cda9ea0_0 .net "b", 0 0, L_0x55fb2d026b90;  alias, 1 drivers
v0x55fb2cda9f70_0 .net "cout", 0 0, L_0x55fb2d0267c0;  alias, 1 drivers
S_0x55fb2cdaa0e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cda97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d026830 .functor XOR 1, L_0x55fb2d026750, L_0x7fd0c513b310, C4<0>, C4<0>;
L_0x55fb2d026980 .functor AND 1, L_0x55fb2d026750, L_0x7fd0c513b310, C4<1>, C4<1>;
v0x55fb2cdaa350_0 .net "S", 0 0, L_0x55fb2d026830;  alias, 1 drivers
v0x55fb2cdaa410_0 .net "a", 0 0, L_0x55fb2d026750;  alias, 1 drivers
v0x55fb2cdaa500_0 .net "b", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdaa5d0_0 .net "cout", 0 0, L_0x55fb2d026980;  alias, 1 drivers
S_0x55fb2cdaadb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cda9430;
 .timescale 0 0;
P_0x55fb2cdaafb0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdab070 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdaadb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d026350 .functor OR 1, L_0x55fb2d026080, L_0x55fb2d026290, C4<0>, C4<0>;
v0x55fb2cdabf70_0 .net "S", 0 0, L_0x55fb2d026140;  1 drivers
v0x55fb2cdac030_0 .net "a", 0 0, L_0x55fb2d0263c0;  1 drivers
v0x55fb2cdac100_0 .net "b", 0 0, L_0x55fb2d0264f0;  1 drivers
v0x55fb2cdac200_0 .net "c_1", 0 0, L_0x55fb2d026080;  1 drivers
v0x55fb2cdac2d0_0 .net "c_2", 0 0, L_0x55fb2d026290;  1 drivers
v0x55fb2cdac3c0_0 .net "cin", 0 0, L_0x55fb2d026620;  1 drivers
v0x55fb2cdac490_0 .net "cout", 0 0, L_0x55fb2d026350;  1 drivers
v0x55fb2cdac530_0 .net "h_1_out", 0 0, L_0x55fb2d025f70;  1 drivers
S_0x55fb2cdab2d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdab070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d025f70 .functor XOR 1, L_0x55fb2d0263c0, L_0x55fb2d0264f0, C4<0>, C4<0>;
L_0x55fb2d026080 .functor AND 1, L_0x55fb2d0263c0, L_0x55fb2d0264f0, C4<1>, C4<1>;
v0x55fb2cdab570_0 .net "S", 0 0, L_0x55fb2d025f70;  alias, 1 drivers
v0x55fb2cdab650_0 .net "a", 0 0, L_0x55fb2d0263c0;  alias, 1 drivers
v0x55fb2cdab710_0 .net "b", 0 0, L_0x55fb2d0264f0;  alias, 1 drivers
v0x55fb2cdab7e0_0 .net "cout", 0 0, L_0x55fb2d026080;  alias, 1 drivers
S_0x55fb2cdab950 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdab070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d026140 .functor XOR 1, L_0x55fb2d025f70, L_0x55fb2d026620, C4<0>, C4<0>;
L_0x55fb2d026290 .functor AND 1, L_0x55fb2d025f70, L_0x55fb2d026620, C4<1>, C4<1>;
v0x55fb2cdabbc0_0 .net "S", 0 0, L_0x55fb2d026140;  alias, 1 drivers
v0x55fb2cdabc80_0 .net "a", 0 0, L_0x55fb2d025f70;  alias, 1 drivers
v0x55fb2cdabd70_0 .net "b", 0 0, L_0x55fb2d026620;  alias, 1 drivers
v0x55fb2cdabe40_0 .net "cout", 0 0, L_0x55fb2d026290;  alias, 1 drivers
S_0x55fb2cdad260 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdad490 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513dd88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d027010 .functor XOR 2, L_0x7fd0c513dd88, L_0x55fb2d016990, C4<00>, C4<00>;
v0x55fb2cdb0cd0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513dd88;  1 drivers
v0x55fb2cdb0dd0_0 .net "a", 1 0, L_0x55fb2d016860;  alias, 1 drivers
v0x55fb2cdb0e90_0 .net "a_or_s", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdb0f60_0 .net "b", 1 0, L_0x55fb2d016990;  alias, 1 drivers
v0x55fb2cdb1000_0 .net "cout", 0 0, L_0x55fb2d028030;  alias, 1 drivers
v0x55fb2cdb10f0_0 .net "input_b", 1 0, L_0x55fb2d027010;  1 drivers
v0x55fb2cdb11c0_0 .net "out", 1 0, L_0x55fb2d027e60;  alias, 1 drivers
S_0x55fb2cdad5b0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdad260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdad7b0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cdb0720_0 .net "S", 1 0, L_0x55fb2d027e60;  alias, 1 drivers
v0x55fb2cdb0800_0 .net "a", 1 0, L_0x55fb2d016860;  alias, 1 drivers
v0x55fb2cdb08e0_0 .net "b", 1 0, L_0x55fb2d027010;  alias, 1 drivers
v0x55fb2cdb09a0_0 .net "carin", 1 0, L_0x55fb2d027f90;  1 drivers
v0x55fb2cdb0a80_0 .net "cin", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdb0b70_0 .net "cout", 0 0, L_0x55fb2d028030;  alias, 1 drivers
L_0x55fb2d0274d0 .part L_0x55fb2d016860, 1, 1;
L_0x55fb2d027600 .part L_0x55fb2d027010, 1, 1;
L_0x55fb2d027730 .part L_0x55fb2d027f90, 0, 1;
L_0x55fb2d027b70 .part L_0x55fb2d016860, 0, 1;
L_0x55fb2d027ca0 .part L_0x55fb2d027010, 0, 1;
L_0x55fb2d027e60 .concat8 [ 1 1 0 0], L_0x55fb2d027940, L_0x55fb2d027250;
L_0x55fb2d027f90 .concat8 [ 1 1 0 0], L_0x55fb2d027b00, L_0x55fb2d027460;
L_0x55fb2d028030 .part L_0x55fb2d027f90, 1, 1;
S_0x55fb2cdad930 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdad5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d027b00 .functor OR 1, L_0x55fb2d0278d0, L_0x55fb2d027a90, C4<0>, C4<0>;
v0x55fb2cdae860_0 .net "S", 0 0, L_0x55fb2d027940;  1 drivers
v0x55fb2cdae920_0 .net "a", 0 0, L_0x55fb2d027b70;  1 drivers
v0x55fb2cdae9f0_0 .net "b", 0 0, L_0x55fb2d027ca0;  1 drivers
v0x55fb2cdaeaf0_0 .net "c_1", 0 0, L_0x55fb2d0278d0;  1 drivers
v0x55fb2cdaebc0_0 .net "c_2", 0 0, L_0x55fb2d027a90;  1 drivers
v0x55fb2cdaec60_0 .net "cin", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdaed00_0 .net "cout", 0 0, L_0x55fb2d027b00;  1 drivers
v0x55fb2cdaeda0_0 .net "h_1_out", 0 0, L_0x55fb2d027860;  1 drivers
S_0x55fb2cdadbe0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdad930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d027860 .functor XOR 1, L_0x55fb2d027b70, L_0x55fb2d027ca0, C4<0>, C4<0>;
L_0x55fb2d0278d0 .functor AND 1, L_0x55fb2d027b70, L_0x55fb2d027ca0, C4<1>, C4<1>;
v0x55fb2cdade80_0 .net "S", 0 0, L_0x55fb2d027860;  alias, 1 drivers
v0x55fb2cdadf60_0 .net "a", 0 0, L_0x55fb2d027b70;  alias, 1 drivers
v0x55fb2cdae020_0 .net "b", 0 0, L_0x55fb2d027ca0;  alias, 1 drivers
v0x55fb2cdae0f0_0 .net "cout", 0 0, L_0x55fb2d0278d0;  alias, 1 drivers
S_0x55fb2cdae260 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdad930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d027940 .functor XOR 1, L_0x55fb2d027860, L_0x7fd0c513b310, C4<0>, C4<0>;
L_0x55fb2d027a90 .functor AND 1, L_0x55fb2d027860, L_0x7fd0c513b310, C4<1>, C4<1>;
v0x55fb2cdae4d0_0 .net "S", 0 0, L_0x55fb2d027940;  alias, 1 drivers
v0x55fb2cdae590_0 .net "a", 0 0, L_0x55fb2d027860;  alias, 1 drivers
v0x55fb2cdae680_0 .net "b", 0 0, L_0x7fd0c513b310;  alias, 1 drivers
v0x55fb2cdae750_0 .net "cout", 0 0, L_0x55fb2d027a90;  alias, 1 drivers
S_0x55fb2cdaee90 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdad5b0;
 .timescale 0 0;
P_0x55fb2cdaf0b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdaf170 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdaee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d027460 .functor OR 1, L_0x55fb2d027190, L_0x55fb2d0273a0, C4<0>, C4<0>;
v0x55fb2cdb0070_0 .net "S", 0 0, L_0x55fb2d027250;  1 drivers
v0x55fb2cdb0130_0 .net "a", 0 0, L_0x55fb2d0274d0;  1 drivers
v0x55fb2cdb0200_0 .net "b", 0 0, L_0x55fb2d027600;  1 drivers
v0x55fb2cdb0300_0 .net "c_1", 0 0, L_0x55fb2d027190;  1 drivers
v0x55fb2cdb03d0_0 .net "c_2", 0 0, L_0x55fb2d0273a0;  1 drivers
v0x55fb2cdb04c0_0 .net "cin", 0 0, L_0x55fb2d027730;  1 drivers
v0x55fb2cdb0590_0 .net "cout", 0 0, L_0x55fb2d027460;  1 drivers
v0x55fb2cdb0630_0 .net "h_1_out", 0 0, L_0x55fb2d027080;  1 drivers
S_0x55fb2cdaf3d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdaf170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d027080 .functor XOR 1, L_0x55fb2d0274d0, L_0x55fb2d027600, C4<0>, C4<0>;
L_0x55fb2d027190 .functor AND 1, L_0x55fb2d0274d0, L_0x55fb2d027600, C4<1>, C4<1>;
v0x55fb2cdaf670_0 .net "S", 0 0, L_0x55fb2d027080;  alias, 1 drivers
v0x55fb2cdaf750_0 .net "a", 0 0, L_0x55fb2d0274d0;  alias, 1 drivers
v0x55fb2cdaf810_0 .net "b", 0 0, L_0x55fb2d027600;  alias, 1 drivers
v0x55fb2cdaf8e0_0 .net "cout", 0 0, L_0x55fb2d027190;  alias, 1 drivers
S_0x55fb2cdafa50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdaf170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d027250 .functor XOR 1, L_0x55fb2d027080, L_0x55fb2d027730, C4<0>, C4<0>;
L_0x55fb2d0273a0 .functor AND 1, L_0x55fb2d027080, L_0x55fb2d027730, C4<1>, C4<1>;
v0x55fb2cdafcc0_0 .net "S", 0 0, L_0x55fb2d027250;  alias, 1 drivers
v0x55fb2cdafd80_0 .net "a", 0 0, L_0x55fb2d027080;  alias, 1 drivers
v0x55fb2cdafe70_0 .net "b", 0 0, L_0x55fb2d027730;  alias, 1 drivers
v0x55fb2cdaff40_0 .net "cout", 0 0, L_0x55fb2d0273a0;  alias, 1 drivers
S_0x55fb2cdb1340 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdb1520 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2cdbd830_0 .net "S", 7 0, L_0x55fb2d03c710;  alias, 1 drivers
v0x55fb2cdbd910_0 .net8 "a", 7 0, RS_0x7fd0c51cbfa8;  alias, 2 drivers
v0x55fb2cdbd9f0_0 .net8 "b", 7 0, RS_0x7fd0c51cbfd8;  alias, 2 drivers
v0x55fb2cdbdab0_0 .net "carin", 7 0, L_0x55fb2d03c5c0;  1 drivers
v0x55fb2cdbdb90_0 .net "cin", 0 0, L_0x55fb2d0381e0;  alias, 1 drivers
v0x55fb2cdbdc80_0 .net "cout", 0 0, L_0x55fb2d03cc60;  alias, 1 drivers
L_0x55fb2d038ad0 .part RS_0x7fd0c51cbfa8, 1, 1;
L_0x55fb2d038cb0 .part RS_0x7fd0c51cbfd8, 1, 1;
L_0x55fb2d038e70 .part L_0x55fb2d03c5c0, 0, 1;
L_0x55fb2d039320 .part RS_0x7fd0c51cbfa8, 2, 1;
L_0x55fb2d039450 .part RS_0x7fd0c51cbfd8, 2, 1;
L_0x55fb2d039580 .part L_0x55fb2d03c5c0, 1, 1;
L_0x55fb2d039b60 .part RS_0x7fd0c51cbfa8, 3, 1;
L_0x55fb2d039c90 .part RS_0x7fd0c51cbfd8, 3, 1;
L_0x55fb2d039e10 .part L_0x55fb2d03c5c0, 2, 1;
L_0x55fb2d03a380 .part RS_0x7fd0c51cbfa8, 4, 1;
L_0x55fb2d03a4b0 .part RS_0x7fd0c51cbfd8, 4, 1;
L_0x55fb2d03a5e0 .part L_0x55fb2d03c5c0, 3, 1;
L_0x55fb2d03abb0 .part RS_0x7fd0c51cbfa8, 5, 1;
L_0x55fb2d03adf0 .part RS_0x7fd0c51cbfd8, 5, 1;
L_0x55fb2d03afa0 .part L_0x55fb2d03c5c0, 4, 1;
L_0x55fb2d03b410 .part RS_0x7fd0c51cbfa8, 6, 1;
L_0x55fb2d03b5d0 .part RS_0x7fd0c51cbfd8, 6, 1;
L_0x55fb2d03b700 .part L_0x55fb2d03c5c0, 5, 1;
L_0x55fb2d03bc80 .part RS_0x7fd0c51cbfa8, 7, 1;
L_0x55fb2d03bdb0 .part RS_0x7fd0c51cbfd8, 7, 1;
L_0x55fb2d03b830 .part L_0x55fb2d03c5c0, 6, 1;
L_0x55fb2d03c520 .part RS_0x7fd0c51cbfa8, 0, 1;
L_0x55fb2d03bee0 .part RS_0x7fd0c51cbfd8, 0, 1;
LS_0x55fb2d03c710_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d03c160, L_0x55fb2d0387d0, L_0x55fb2d0390c0, L_0x55fb2d039860;
LS_0x55fb2d03c710_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d03a080, L_0x55fb2d03a950, L_0x55fb2d03b110, L_0x55fb2d03ba10;
L_0x55fb2d03c710 .concat8 [ 4 4 0 0], LS_0x55fb2d03c710_0_0, LS_0x55fb2d03c710_0_4;
LS_0x55fb2d03c5c0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d03c490, L_0x55fb2d038a40, L_0x55fb2d039290, L_0x55fb2d039ad0;
LS_0x55fb2d03c5c0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d03a2f0, L_0x55fb2d03ab20, L_0x55fb2d03b380, L_0x55fb2d03bbf0;
L_0x55fb2d03c5c0 .concat8 [ 4 4 0 0], LS_0x55fb2d03c5c0_0_0, LS_0x55fb2d03c5c0_0_4;
L_0x55fb2d03cc60 .part L_0x55fb2d03c5c0, 7, 1;
S_0x55fb2cdb1700 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdb1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03c490 .functor OR 1, L_0x55fb2d03c0d0, L_0x55fb2d03c2f0, C4<0>, C4<0>;
v0x55fb2cdb2650_0 .net "S", 0 0, L_0x55fb2d03c160;  1 drivers
v0x55fb2cdb2710_0 .net "a", 0 0, L_0x55fb2d03c520;  1 drivers
v0x55fb2cdb27e0_0 .net "b", 0 0, L_0x55fb2d03bee0;  1 drivers
v0x55fb2cdb28e0_0 .net "c_1", 0 0, L_0x55fb2d03c0d0;  1 drivers
v0x55fb2cdb29b0_0 .net "c_2", 0 0, L_0x55fb2d03c2f0;  1 drivers
v0x55fb2cdb2aa0_0 .net "cin", 0 0, L_0x55fb2d0381e0;  alias, 1 drivers
v0x55fb2cdb2b40_0 .net "cout", 0 0, L_0x55fb2d03c490;  1 drivers
v0x55fb2cdb2be0_0 .net "h_1_out", 0 0, L_0x55fb2d03c020;  1 drivers
S_0x55fb2cdb19b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdb1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03c020 .functor XOR 1, L_0x55fb2d03c520, L_0x55fb2d03bee0, C4<0>, C4<0>;
L_0x55fb2d03c0d0 .functor AND 1, L_0x55fb2d03c520, L_0x55fb2d03bee0, C4<1>, C4<1>;
v0x55fb2cdb1c50_0 .net "S", 0 0, L_0x55fb2d03c020;  alias, 1 drivers
v0x55fb2cdb1d30_0 .net "a", 0 0, L_0x55fb2d03c520;  alias, 1 drivers
v0x55fb2cdb1df0_0 .net "b", 0 0, L_0x55fb2d03bee0;  alias, 1 drivers
v0x55fb2cdb1ec0_0 .net "cout", 0 0, L_0x55fb2d03c0d0;  alias, 1 drivers
S_0x55fb2cdb2030 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdb1700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03c160 .functor XOR 1, L_0x55fb2d03c020, L_0x55fb2d0381e0, C4<0>, C4<0>;
L_0x55fb2d03c2f0 .functor AND 1, L_0x55fb2d03c020, L_0x55fb2d0381e0, C4<1>, C4<1>;
v0x55fb2cdb22a0_0 .net "S", 0 0, L_0x55fb2d03c160;  alias, 1 drivers
v0x55fb2cdb2360_0 .net "a", 0 0, L_0x55fb2d03c020;  alias, 1 drivers
v0x55fb2cdb2450_0 .net "b", 0 0, L_0x55fb2d0381e0;  alias, 1 drivers
v0x55fb2cdb2570_0 .net "cout", 0 0, L_0x55fb2d03c2f0;  alias, 1 drivers
S_0x55fb2cdb2cd0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdb2ef0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdb2fb0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdb2cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d038a40 .functor OR 1, L_0x55fb2d0386f0, L_0x55fb2d038960, C4<0>, C4<0>;
v0x55fb2cdb3eb0_0 .net "S", 0 0, L_0x55fb2d0387d0;  1 drivers
v0x55fb2cdb3f70_0 .net "a", 0 0, L_0x55fb2d038ad0;  1 drivers
v0x55fb2cdb4040_0 .net "b", 0 0, L_0x55fb2d038cb0;  1 drivers
v0x55fb2cdb4140_0 .net "c_1", 0 0, L_0x55fb2d0386f0;  1 drivers
v0x55fb2cdb4210_0 .net "c_2", 0 0, L_0x55fb2d038960;  1 drivers
v0x55fb2cdb4300_0 .net "cin", 0 0, L_0x55fb2d038e70;  1 drivers
v0x55fb2cdb43d0_0 .net "cout", 0 0, L_0x55fb2d038a40;  1 drivers
v0x55fb2cdb4470_0 .net "h_1_out", 0 0, L_0x55fb2d0385f0;  1 drivers
S_0x55fb2cdb3210 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdb2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0385f0 .functor XOR 1, L_0x55fb2d038ad0, L_0x55fb2d038cb0, C4<0>, C4<0>;
L_0x55fb2d0386f0 .functor AND 1, L_0x55fb2d038ad0, L_0x55fb2d038cb0, C4<1>, C4<1>;
v0x55fb2cdb34b0_0 .net "S", 0 0, L_0x55fb2d0385f0;  alias, 1 drivers
v0x55fb2cdb3590_0 .net "a", 0 0, L_0x55fb2d038ad0;  alias, 1 drivers
v0x55fb2cdb3650_0 .net "b", 0 0, L_0x55fb2d038cb0;  alias, 1 drivers
v0x55fb2cdb3720_0 .net "cout", 0 0, L_0x55fb2d0386f0;  alias, 1 drivers
S_0x55fb2cdb3890 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdb2fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0387d0 .functor XOR 1, L_0x55fb2d0385f0, L_0x55fb2d038e70, C4<0>, C4<0>;
L_0x55fb2d038960 .functor AND 1, L_0x55fb2d0385f0, L_0x55fb2d038e70, C4<1>, C4<1>;
v0x55fb2cdb3b00_0 .net "S", 0 0, L_0x55fb2d0387d0;  alias, 1 drivers
v0x55fb2cdb3bc0_0 .net "a", 0 0, L_0x55fb2d0385f0;  alias, 1 drivers
v0x55fb2cdb3cb0_0 .net "b", 0 0, L_0x55fb2d038e70;  alias, 1 drivers
v0x55fb2cdb3d80_0 .net "cout", 0 0, L_0x55fb2d038960;  alias, 1 drivers
S_0x55fb2cdb4560 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdb4740 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cdb4800 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdb4560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d039290 .functor OR 1, L_0x55fb2d039030, L_0x55fb2d039200, C4<0>, C4<0>;
v0x55fb2cdb5730_0 .net "S", 0 0, L_0x55fb2d0390c0;  1 drivers
v0x55fb2cdb57f0_0 .net "a", 0 0, L_0x55fb2d039320;  1 drivers
v0x55fb2cdb58c0_0 .net "b", 0 0, L_0x55fb2d039450;  1 drivers
v0x55fb2cdb59c0_0 .net "c_1", 0 0, L_0x55fb2d039030;  1 drivers
v0x55fb2cdb5a90_0 .net "c_2", 0 0, L_0x55fb2d039200;  1 drivers
v0x55fb2cdb5b80_0 .net "cin", 0 0, L_0x55fb2d039580;  1 drivers
v0x55fb2cdb5c50_0 .net "cout", 0 0, L_0x55fb2d039290;  1 drivers
v0x55fb2cdb5cf0_0 .net "h_1_out", 0 0, L_0x55fb2d038fa0;  1 drivers
S_0x55fb2cdb4a90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdb4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d038fa0 .functor XOR 1, L_0x55fb2d039320, L_0x55fb2d039450, C4<0>, C4<0>;
L_0x55fb2d039030 .functor AND 1, L_0x55fb2d039320, L_0x55fb2d039450, C4<1>, C4<1>;
v0x55fb2cdb4d30_0 .net "S", 0 0, L_0x55fb2d038fa0;  alias, 1 drivers
v0x55fb2cdb4e10_0 .net "a", 0 0, L_0x55fb2d039320;  alias, 1 drivers
v0x55fb2cdb4ed0_0 .net "b", 0 0, L_0x55fb2d039450;  alias, 1 drivers
v0x55fb2cdb4fa0_0 .net "cout", 0 0, L_0x55fb2d039030;  alias, 1 drivers
S_0x55fb2cdb5110 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdb4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0390c0 .functor XOR 1, L_0x55fb2d038fa0, L_0x55fb2d039580, C4<0>, C4<0>;
L_0x55fb2d039200 .functor AND 1, L_0x55fb2d038fa0, L_0x55fb2d039580, C4<1>, C4<1>;
v0x55fb2cdb5380_0 .net "S", 0 0, L_0x55fb2d0390c0;  alias, 1 drivers
v0x55fb2cdb5440_0 .net "a", 0 0, L_0x55fb2d038fa0;  alias, 1 drivers
v0x55fb2cdb5530_0 .net "b", 0 0, L_0x55fb2d039580;  alias, 1 drivers
v0x55fb2cdb5600_0 .net "cout", 0 0, L_0x55fb2d039200;  alias, 1 drivers
S_0x55fb2cdb5de0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdb5fc0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cdb60a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdb5de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d039ad0 .functor OR 1, L_0x55fb2d039780, L_0x55fb2d0399f0, C4<0>, C4<0>;
v0x55fb2cdb6fa0_0 .net "S", 0 0, L_0x55fb2d039860;  1 drivers
v0x55fb2cdb7060_0 .net "a", 0 0, L_0x55fb2d039b60;  1 drivers
v0x55fb2cdb7130_0 .net "b", 0 0, L_0x55fb2d039c90;  1 drivers
v0x55fb2cdb7230_0 .net "c_1", 0 0, L_0x55fb2d039780;  1 drivers
v0x55fb2cdb7300_0 .net "c_2", 0 0, L_0x55fb2d0399f0;  1 drivers
v0x55fb2cdb73f0_0 .net "cin", 0 0, L_0x55fb2d039e10;  1 drivers
v0x55fb2cdb74c0_0 .net "cout", 0 0, L_0x55fb2d039ad0;  1 drivers
v0x55fb2cdb7560_0 .net "h_1_out", 0 0, L_0x55fb2d0396f0;  1 drivers
S_0x55fb2cdb6300 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdb60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0396f0 .functor XOR 1, L_0x55fb2d039b60, L_0x55fb2d039c90, C4<0>, C4<0>;
L_0x55fb2d039780 .functor AND 1, L_0x55fb2d039b60, L_0x55fb2d039c90, C4<1>, C4<1>;
v0x55fb2cdb65a0_0 .net "S", 0 0, L_0x55fb2d0396f0;  alias, 1 drivers
v0x55fb2cdb6680_0 .net "a", 0 0, L_0x55fb2d039b60;  alias, 1 drivers
v0x55fb2cdb6740_0 .net "b", 0 0, L_0x55fb2d039c90;  alias, 1 drivers
v0x55fb2cdb6810_0 .net "cout", 0 0, L_0x55fb2d039780;  alias, 1 drivers
S_0x55fb2cdb6980 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdb60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d039860 .functor XOR 1, L_0x55fb2d0396f0, L_0x55fb2d039e10, C4<0>, C4<0>;
L_0x55fb2d0399f0 .functor AND 1, L_0x55fb2d0396f0, L_0x55fb2d039e10, C4<1>, C4<1>;
v0x55fb2cdb6bf0_0 .net "S", 0 0, L_0x55fb2d039860;  alias, 1 drivers
v0x55fb2cdb6cb0_0 .net "a", 0 0, L_0x55fb2d0396f0;  alias, 1 drivers
v0x55fb2cdb6da0_0 .net "b", 0 0, L_0x55fb2d039e10;  alias, 1 drivers
v0x55fb2cdb6e70_0 .net "cout", 0 0, L_0x55fb2d0399f0;  alias, 1 drivers
S_0x55fb2cdb7650 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdb7880 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2cdb7960 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdb7650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03a2f0 .functor OR 1, L_0x55fb2d039ff0, L_0x55fb2d03a210, C4<0>, C4<0>;
v0x55fb2cdb8830_0 .net "S", 0 0, L_0x55fb2d03a080;  1 drivers
v0x55fb2cdb88f0_0 .net "a", 0 0, L_0x55fb2d03a380;  1 drivers
v0x55fb2cdb89c0_0 .net "b", 0 0, L_0x55fb2d03a4b0;  1 drivers
v0x55fb2cdb8ac0_0 .net "c_1", 0 0, L_0x55fb2d039ff0;  1 drivers
v0x55fb2cdb8b90_0 .net "c_2", 0 0, L_0x55fb2d03a210;  1 drivers
v0x55fb2cdb8c80_0 .net "cin", 0 0, L_0x55fb2d03a5e0;  1 drivers
v0x55fb2cdb8d50_0 .net "cout", 0 0, L_0x55fb2d03a2f0;  1 drivers
v0x55fb2cdb8df0_0 .net "h_1_out", 0 0, L_0x55fb2d039f40;  1 drivers
S_0x55fb2cdb7bc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdb7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d039f40 .functor XOR 1, L_0x55fb2d03a380, L_0x55fb2d03a4b0, C4<0>, C4<0>;
L_0x55fb2d039ff0 .functor AND 1, L_0x55fb2d03a380, L_0x55fb2d03a4b0, C4<1>, C4<1>;
v0x55fb2cdb7e30_0 .net "S", 0 0, L_0x55fb2d039f40;  alias, 1 drivers
v0x55fb2cdb7f10_0 .net "a", 0 0, L_0x55fb2d03a380;  alias, 1 drivers
v0x55fb2cdb7fd0_0 .net "b", 0 0, L_0x55fb2d03a4b0;  alias, 1 drivers
v0x55fb2cdb80a0_0 .net "cout", 0 0, L_0x55fb2d039ff0;  alias, 1 drivers
S_0x55fb2cdb8210 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdb7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03a080 .functor XOR 1, L_0x55fb2d039f40, L_0x55fb2d03a5e0, C4<0>, C4<0>;
L_0x55fb2d03a210 .functor AND 1, L_0x55fb2d039f40, L_0x55fb2d03a5e0, C4<1>, C4<1>;
v0x55fb2cdb8480_0 .net "S", 0 0, L_0x55fb2d03a080;  alias, 1 drivers
v0x55fb2cdb8540_0 .net "a", 0 0, L_0x55fb2d039f40;  alias, 1 drivers
v0x55fb2cdb8630_0 .net "b", 0 0, L_0x55fb2d03a5e0;  alias, 1 drivers
v0x55fb2cdb8700_0 .net "cout", 0 0, L_0x55fb2d03a210;  alias, 1 drivers
S_0x55fb2cdb8ee0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdb90c0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2cdb91a0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdb8ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03ab20 .functor OR 1, L_0x55fb2d03a8c0, L_0x55fb2d03aa90, C4<0>, C4<0>;
v0x55fb2cdba0a0_0 .net "S", 0 0, L_0x55fb2d03a950;  1 drivers
v0x55fb2cdba160_0 .net "a", 0 0, L_0x55fb2d03abb0;  1 drivers
v0x55fb2cdba230_0 .net "b", 0 0, L_0x55fb2d03adf0;  1 drivers
v0x55fb2cdba330_0 .net "c_1", 0 0, L_0x55fb2d03a8c0;  1 drivers
v0x55fb2cdba400_0 .net "c_2", 0 0, L_0x55fb2d03aa90;  1 drivers
v0x55fb2cdba4f0_0 .net "cin", 0 0, L_0x55fb2d03afa0;  1 drivers
v0x55fb2cdba5c0_0 .net "cout", 0 0, L_0x55fb2d03ab20;  1 drivers
v0x55fb2cdba660_0 .net "h_1_out", 0 0, L_0x55fb2d03a810;  1 drivers
S_0x55fb2cdb9400 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdb91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03a810 .functor XOR 1, L_0x55fb2d03abb0, L_0x55fb2d03adf0, C4<0>, C4<0>;
L_0x55fb2d03a8c0 .functor AND 1, L_0x55fb2d03abb0, L_0x55fb2d03adf0, C4<1>, C4<1>;
v0x55fb2cdb96a0_0 .net "S", 0 0, L_0x55fb2d03a810;  alias, 1 drivers
v0x55fb2cdb9780_0 .net "a", 0 0, L_0x55fb2d03abb0;  alias, 1 drivers
v0x55fb2cdb9840_0 .net "b", 0 0, L_0x55fb2d03adf0;  alias, 1 drivers
v0x55fb2cdb9910_0 .net "cout", 0 0, L_0x55fb2d03a8c0;  alias, 1 drivers
S_0x55fb2cdb9a80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdb91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03a950 .functor XOR 1, L_0x55fb2d03a810, L_0x55fb2d03afa0, C4<0>, C4<0>;
L_0x55fb2d03aa90 .functor AND 1, L_0x55fb2d03a810, L_0x55fb2d03afa0, C4<1>, C4<1>;
v0x55fb2cdb9cf0_0 .net "S", 0 0, L_0x55fb2d03a950;  alias, 1 drivers
v0x55fb2cdb9db0_0 .net "a", 0 0, L_0x55fb2d03a810;  alias, 1 drivers
v0x55fb2cdb9ea0_0 .net "b", 0 0, L_0x55fb2d03afa0;  alias, 1 drivers
v0x55fb2cdb9f70_0 .net "cout", 0 0, L_0x55fb2d03aa90;  alias, 1 drivers
S_0x55fb2cdba750 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdba930 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2cdbaa10 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdba750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03b380 .functor OR 1, L_0x55fb2d03b080, L_0x55fb2d03b2a0, C4<0>, C4<0>;
v0x55fb2cdbb910_0 .net "S", 0 0, L_0x55fb2d03b110;  1 drivers
v0x55fb2cdbb9d0_0 .net "a", 0 0, L_0x55fb2d03b410;  1 drivers
v0x55fb2cdbbaa0_0 .net "b", 0 0, L_0x55fb2d03b5d0;  1 drivers
v0x55fb2cdbbba0_0 .net "c_1", 0 0, L_0x55fb2d03b080;  1 drivers
v0x55fb2cdbbc70_0 .net "c_2", 0 0, L_0x55fb2d03b2a0;  1 drivers
v0x55fb2cdbbd60_0 .net "cin", 0 0, L_0x55fb2d03b700;  1 drivers
v0x55fb2cdbbe30_0 .net "cout", 0 0, L_0x55fb2d03b380;  1 drivers
v0x55fb2cdbbed0_0 .net "h_1_out", 0 0, L_0x55fb2d03a7a0;  1 drivers
S_0x55fb2cdbac70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdbaa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03a7a0 .functor XOR 1, L_0x55fb2d03b410, L_0x55fb2d03b5d0, C4<0>, C4<0>;
L_0x55fb2d03b080 .functor AND 1, L_0x55fb2d03b410, L_0x55fb2d03b5d0, C4<1>, C4<1>;
v0x55fb2cdbaf10_0 .net "S", 0 0, L_0x55fb2d03a7a0;  alias, 1 drivers
v0x55fb2cdbaff0_0 .net "a", 0 0, L_0x55fb2d03b410;  alias, 1 drivers
v0x55fb2cdbb0b0_0 .net "b", 0 0, L_0x55fb2d03b5d0;  alias, 1 drivers
v0x55fb2cdbb180_0 .net "cout", 0 0, L_0x55fb2d03b080;  alias, 1 drivers
S_0x55fb2cdbb2f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdbaa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03b110 .functor XOR 1, L_0x55fb2d03a7a0, L_0x55fb2d03b700, C4<0>, C4<0>;
L_0x55fb2d03b2a0 .functor AND 1, L_0x55fb2d03a7a0, L_0x55fb2d03b700, C4<1>, C4<1>;
v0x55fb2cdbb560_0 .net "S", 0 0, L_0x55fb2d03b110;  alias, 1 drivers
v0x55fb2cdbb620_0 .net "a", 0 0, L_0x55fb2d03a7a0;  alias, 1 drivers
v0x55fb2cdbb710_0 .net "b", 0 0, L_0x55fb2d03b700;  alias, 1 drivers
v0x55fb2cdbb7e0_0 .net "cout", 0 0, L_0x55fb2d03b2a0;  alias, 1 drivers
S_0x55fb2cdbbfc0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2cdb1340;
 .timescale 0 0;
P_0x55fb2cdbc1a0 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2cdbc280 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdbbfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d03bbf0 .functor OR 1, L_0x55fb2d03b980, L_0x55fb2d03bb10, C4<0>, C4<0>;
v0x55fb2cdbd180_0 .net "S", 0 0, L_0x55fb2d03ba10;  1 drivers
v0x55fb2cdbd240_0 .net "a", 0 0, L_0x55fb2d03bc80;  1 drivers
v0x55fb2cdbd310_0 .net "b", 0 0, L_0x55fb2d03bdb0;  1 drivers
v0x55fb2cdbd410_0 .net "c_1", 0 0, L_0x55fb2d03b980;  1 drivers
v0x55fb2cdbd4e0_0 .net "c_2", 0 0, L_0x55fb2d03bb10;  1 drivers
v0x55fb2cdbd5d0_0 .net "cin", 0 0, L_0x55fb2d03b830;  1 drivers
v0x55fb2cdbd6a0_0 .net "cout", 0 0, L_0x55fb2d03bbf0;  1 drivers
v0x55fb2cdbd740_0 .net "h_1_out", 0 0, L_0x55fb2d03b8d0;  1 drivers
S_0x55fb2cdbc4e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdbc280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03b8d0 .functor XOR 1, L_0x55fb2d03bc80, L_0x55fb2d03bdb0, C4<0>, C4<0>;
L_0x55fb2d03b980 .functor AND 1, L_0x55fb2d03bc80, L_0x55fb2d03bdb0, C4<1>, C4<1>;
v0x55fb2cdbc780_0 .net "S", 0 0, L_0x55fb2d03b8d0;  alias, 1 drivers
v0x55fb2cdbc860_0 .net "a", 0 0, L_0x55fb2d03bc80;  alias, 1 drivers
v0x55fb2cdbc920_0 .net "b", 0 0, L_0x55fb2d03bdb0;  alias, 1 drivers
v0x55fb2cdbc9f0_0 .net "cout", 0 0, L_0x55fb2d03b980;  alias, 1 drivers
S_0x55fb2cdbcb60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdbc280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d03ba10 .functor XOR 1, L_0x55fb2d03b8d0, L_0x55fb2d03b830, C4<0>, C4<0>;
L_0x55fb2d03bb10 .functor AND 1, L_0x55fb2d03b8d0, L_0x55fb2d03b830, C4<1>, C4<1>;
v0x55fb2cdbcdd0_0 .net "S", 0 0, L_0x55fb2d03ba10;  alias, 1 drivers
v0x55fb2cdbce90_0 .net "a", 0 0, L_0x55fb2d03b8d0;  alias, 1 drivers
v0x55fb2cdbcf80_0 .net "b", 0 0, L_0x55fb2d03b830;  alias, 1 drivers
v0x55fb2cdbd050_0 .net "cout", 0 0, L_0x55fb2d03bb10;  alias, 1 drivers
S_0x55fb2cdbdde0 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d016c80 .functor BUFZ 2, L_0x55fb2d016750, C4<00>, C4<00>, C4<00>;
L_0x55fb2d016f30 .functor BUFZ 2, L_0x55fb2d016990, C4<00>, C4<00>, C4<00>;
L_0x55fb2d017030 .functor AND 1, L_0x55fb2d016b40, L_0x55fb2d016e40, C4<1>, C4<1>;
L_0x55fb2d017190 .functor AND 1, L_0x55fb2d016aa0, L_0x55fb2d016da0, C4<1>, C4<1>;
L_0x55fb2d0180d0 .functor AND 1, L_0x55fb2d017770, L_0x55fb2d017e30, C4<1>, C4<1>;
L_0x55fb2d019620 .functor XOR 1, L_0x55fb2d017960, L_0x55fb2d018020, C4<0>, C4<0>;
L_0x55fb2d01ada0 .functor BUFZ 2, L_0x55fb2d0170a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d01af00 .functor BUFZ 2, L_0x55fb2d01a990, C4<00>, C4<00>, C4<00>;
L_0x55fb2d01cc90 .functor BUFZ 2, L_0x55fb2d017200, C4<00>, C4<00>, C4<00>;
L_0x55fb2d01ce30 .functor BUFZ 3, L_0x55fb2d01c930, C4<000>, C4<000>, C4<000>;
v0x55fb2cdd75e0_0 .net "X", 1 0, L_0x55fb2d016750;  alias, 1 drivers
v0x55fb2cdd76c0_0 .net "Xe", 0 0, L_0x55fb2d016b40;  1 drivers
v0x55fb2cdd7790_0 .net "Xn", 0 0, L_0x55fb2d016aa0;  1 drivers
v0x55fb2cdd78f0_0 .net "Y", 1 0, L_0x55fb2d016990;  alias, 1 drivers
v0x55fb2cdd79c0_0 .net "Ye", 0 0, L_0x55fb2d016e40;  1 drivers
v0x55fb2cdd7a60_0 .net "Yn", 0 0, L_0x55fb2d016da0;  1 drivers
v0x55fb2cdd7b90_0 .net "Z", 3 0, o0x7fd0c51c59d8;  alias, 0 drivers
v0x55fb2cdd7c30_0 .net *"_ivl_12", 0 0, L_0x55fb2d017030;  1 drivers
L_0x7fd0c513ad70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdd7cd0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513ad70;  1 drivers
v0x55fb2cdd7e20_0 .net *"_ivl_21", 0 0, L_0x55fb2d017190;  1 drivers
L_0x7fd0c513adb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdd7f00_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513adb8;  1 drivers
v0x55fb2cdd7fe0_0 .net *"_ivl_34", 0 0, L_0x55fb2d0180d0;  1 drivers
L_0x7fd0c513ae90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdd80c0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513ae90;  1 drivers
v0x55fb2cdd81a0_0 .net *"_ivl_4", 1 0, L_0x55fb2d016c80;  1 drivers
v0x55fb2cdd8280_0 .net *"_ivl_50", 1 0, L_0x55fb2d01ada0;  1 drivers
v0x55fb2cdd8360_0 .net *"_ivl_54", 1 0, L_0x55fb2d01af00;  1 drivers
v0x55fb2cdd8440_0 .net *"_ivl_62", 1 0, L_0x55fb2d01cc90;  1 drivers
v0x55fb2cdd8520_0 .net *"_ivl_66", 2 0, L_0x55fb2d01ce30;  1 drivers
v0x55fb2cdd8600_0 .net *"_ivl_9", 1 0, L_0x55fb2d016f30;  1 drivers
L_0x7fd0c513ae48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdd86e0_0 .net "add", 0 0, L_0x7fd0c513ae48;  1 drivers
L_0x7fd0c513af20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51ce348 .resolv tri, L_0x7fd0c513af20, L_0x55fb2d01acb0;
v0x55fb2cdd8890_0 .net8 "big_z0", 2 0, RS_0x7fd0c51ce348;  2 drivers
v0x55fb2cdd8950_0 .net "big_z0_z1", 2 0, L_0x55fb2d01c930;  1 drivers
L_0x7fd0c513af68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d05f8 .resolv tri, L_0x7fd0c513af68, L_0x55fb2d01ae10;
v0x55fb2cdd8a10_0 .net8 "big_z1", 2 0, RS_0x7fd0c51d05f8;  2 drivers
L_0x7fd0c513aff8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d0238 .resolv tri, L_0x7fd0c513aff8, L_0x55fb2d01cd90;
v0x55fb2cdd8af0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51d0238;  2 drivers
L_0x7fd0c513afb0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d0208 .resolv tri, L_0x7fd0c513afb0, L_0x55fb2d01cbf0;
v0x55fb2cdd8bb0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51d0208;  2 drivers
v0x55fb2cdd8c50_0 .net "cout_z0_z1", 0 0, L_0x55fb2d01cac0;  1 drivers
v0x55fb2cdd8cf0_0 .net "cout_z1", 0 0, L_0x55fb2d01ab30;  1 drivers
v0x55fb2cdd8d90_0 .net "cout_z1_1", 0 0, L_0x55fb2d019530;  1 drivers
v0x55fb2cdd8e80_0 .net "dummy_cout", 0 0, L_0x55fb2d01f100;  1 drivers
v0x55fb2cdd8f20_0 .net "signX", 0 0, L_0x55fb2d017960;  1 drivers
v0x55fb2cdd9010_0 .net "signY", 0 0, L_0x55fb2d018020;  1 drivers
v0x55fb2cdd9100_0 .net "sign_z3", 0 0, L_0x55fb2d019620;  1 drivers
L_0x7fd0c513ae00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdd91a0_0 .net "sub", 0 0, L_0x7fd0c513ae00;  1 drivers
v0x55fb2cdd9450_0 .net "z", 3 0, L_0x55fb2d01eec0;  1 drivers
v0x55fb2cdd94f0_0 .net "z0", 1 0, L_0x55fb2d0170a0;  1 drivers
v0x55fb2cdd9590_0 .net "z1", 1 0, L_0x55fb2d01a990;  1 drivers
v0x55fb2cdd9680_0 .net "z1_1", 1 0, L_0x55fb2d019390;  1 drivers
v0x55fb2cdd9740_0 .net "z2", 1 0, L_0x55fb2d017200;  1 drivers
v0x55fb2cdd9800_0 .net "z3", 1 0, L_0x55fb2d018160;  1 drivers
v0x55fb2cdd98a0_0 .net "z3_1", 0 0, L_0x55fb2d017770;  1 drivers
v0x55fb2cdd9940_0 .net "z3_2", 0 0, L_0x55fb2d017e30;  1 drivers
L_0x55fb2d016aa0 .part L_0x55fb2d016c80, 1, 1;
L_0x55fb2d016b40 .part L_0x55fb2d016c80, 0, 1;
L_0x55fb2d016da0 .part L_0x55fb2d016f30, 1, 1;
L_0x55fb2d016e40 .part L_0x55fb2d016f30, 0, 1;
L_0x55fb2d0170a0 .concat8 [ 1 1 0 0], L_0x55fb2d017030, L_0x7fd0c513ad70;
L_0x55fb2d017200 .concat8 [ 1 1 0 0], L_0x55fb2d017190, L_0x7fd0c513adb8;
L_0x55fb2d018160 .concat8 [ 1 1 0 0], L_0x55fb2d0180d0, L_0x7fd0c513ae90;
L_0x55fb2d01acb0 .part/pv L_0x55fb2d01ada0, 0, 2, 3;
L_0x55fb2d01ae10 .part/pv L_0x55fb2d01af00, 1, 2, 3;
L_0x55fb2d01cbf0 .part/pv L_0x55fb2d01cc90, 2, 2, 4;
L_0x55fb2d01cd90 .part/pv L_0x55fb2d01ce30, 0, 3, 4;
S_0x55fb2cdbdfe0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cdbdde0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdbe1e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513dc20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d0182f0 .functor XOR 2, L_0x7fd0c513dc20, L_0x55fb2d017200, C4<00>, C4<00>;
v0x55fb2cdc1bb0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513dc20;  1 drivers
v0x55fb2cdc1cb0_0 .net "a", 1 0, L_0x55fb2d0170a0;  alias, 1 drivers
v0x55fb2cdc1d70_0 .net "a_or_s", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdc1e10_0 .net "b", 1 0, L_0x55fb2d017200;  alias, 1 drivers
v0x55fb2cdc1eb0_0 .net "cout", 0 0, L_0x55fb2d019530;  alias, 1 drivers
v0x55fb2cdc1fa0_0 .net "input_b", 1 0, L_0x55fb2d0182f0;  1 drivers
v0x55fb2cdc2070_0 .net "out", 1 0, L_0x55fb2d019390;  alias, 1 drivers
S_0x55fb2cdbe3c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdbdfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdbe5c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cdc15b0_0 .net "S", 1 0, L_0x55fb2d019390;  alias, 1 drivers
v0x55fb2cdc1690_0 .net "a", 1 0, L_0x55fb2d0170a0;  alias, 1 drivers
v0x55fb2cdc1770_0 .net "b", 1 0, L_0x55fb2d0182f0;  alias, 1 drivers
v0x55fb2cdc1830_0 .net "carin", 1 0, L_0x55fb2d019470;  1 drivers
v0x55fb2cdc1910_0 .net "cin", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdc1a50_0 .net "cout", 0 0, L_0x55fb2d019530;  alias, 1 drivers
L_0x55fb2d0188e0 .part L_0x55fb2d0170a0, 1, 1;
L_0x55fb2d018ac0 .part L_0x55fb2d0182f0, 1, 1;
L_0x55fb2d018bf0 .part L_0x55fb2d019470, 0, 1;
L_0x55fb2d0190a0 .part L_0x55fb2d0170a0, 0, 1;
L_0x55fb2d0191d0 .part L_0x55fb2d0182f0, 0, 1;
L_0x55fb2d019390 .concat8 [ 1 1 0 0], L_0x55fb2d018e40, L_0x55fb2d0185e0;
L_0x55fb2d019470 .concat8 [ 1 1 0 0], L_0x55fb2d019010, L_0x55fb2d018850;
L_0x55fb2d019530 .part L_0x55fb2d019470, 1, 1;
S_0x55fb2cdbe740 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdbe3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d019010 .functor OR 1, L_0x55fb2d018db0, L_0x55fb2d018f80, C4<0>, C4<0>;
v0x55fb2cdbf690_0 .net "S", 0 0, L_0x55fb2d018e40;  1 drivers
v0x55fb2cdbf750_0 .net "a", 0 0, L_0x55fb2d0190a0;  1 drivers
v0x55fb2cdbf820_0 .net "b", 0 0, L_0x55fb2d0191d0;  1 drivers
v0x55fb2cdbf920_0 .net "c_1", 0 0, L_0x55fb2d018db0;  1 drivers
v0x55fb2cdbf9f0_0 .net "c_2", 0 0, L_0x55fb2d018f80;  1 drivers
v0x55fb2cdbfae0_0 .net "cin", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdbfbb0_0 .net "cout", 0 0, L_0x55fb2d019010;  1 drivers
v0x55fb2cdbfc50_0 .net "h_1_out", 0 0, L_0x55fb2d018d20;  1 drivers
S_0x55fb2cdbe9f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdbe740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d018d20 .functor XOR 1, L_0x55fb2d0190a0, L_0x55fb2d0191d0, C4<0>, C4<0>;
L_0x55fb2d018db0 .functor AND 1, L_0x55fb2d0190a0, L_0x55fb2d0191d0, C4<1>, C4<1>;
v0x55fb2cdbec90_0 .net "S", 0 0, L_0x55fb2d018d20;  alias, 1 drivers
v0x55fb2cdbed70_0 .net "a", 0 0, L_0x55fb2d0190a0;  alias, 1 drivers
v0x55fb2cdbee30_0 .net "b", 0 0, L_0x55fb2d0191d0;  alias, 1 drivers
v0x55fb2cdbef00_0 .net "cout", 0 0, L_0x55fb2d018db0;  alias, 1 drivers
S_0x55fb2cdbf070 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdbe740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d018e40 .functor XOR 1, L_0x55fb2d018d20, L_0x7fd0c513ae48, C4<0>, C4<0>;
L_0x55fb2d018f80 .functor AND 1, L_0x55fb2d018d20, L_0x7fd0c513ae48, C4<1>, C4<1>;
v0x55fb2cdbf2e0_0 .net "S", 0 0, L_0x55fb2d018e40;  alias, 1 drivers
v0x55fb2cdbf3a0_0 .net "a", 0 0, L_0x55fb2d018d20;  alias, 1 drivers
v0x55fb2cdbf490_0 .net "b", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdbf560_0 .net "cout", 0 0, L_0x55fb2d018f80;  alias, 1 drivers
S_0x55fb2cdbfd40 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdbe3c0;
 .timescale 0 0;
P_0x55fb2cdbff40 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdc0000 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdbfd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d018850 .functor OR 1, L_0x55fb2d018500, L_0x55fb2d018770, C4<0>, C4<0>;
v0x55fb2cdc0f00_0 .net "S", 0 0, L_0x55fb2d0185e0;  1 drivers
v0x55fb2cdc0fc0_0 .net "a", 0 0, L_0x55fb2d0188e0;  1 drivers
v0x55fb2cdc1090_0 .net "b", 0 0, L_0x55fb2d018ac0;  1 drivers
v0x55fb2cdc1190_0 .net "c_1", 0 0, L_0x55fb2d018500;  1 drivers
v0x55fb2cdc1260_0 .net "c_2", 0 0, L_0x55fb2d018770;  1 drivers
v0x55fb2cdc1350_0 .net "cin", 0 0, L_0x55fb2d018bf0;  1 drivers
v0x55fb2cdc1420_0 .net "cout", 0 0, L_0x55fb2d018850;  1 drivers
v0x55fb2cdc14c0_0 .net "h_1_out", 0 0, L_0x55fb2d0183b0;  1 drivers
S_0x55fb2cdc0260 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdc0000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0183b0 .functor XOR 1, L_0x55fb2d0188e0, L_0x55fb2d018ac0, C4<0>, C4<0>;
L_0x55fb2d018500 .functor AND 1, L_0x55fb2d0188e0, L_0x55fb2d018ac0, C4<1>, C4<1>;
v0x55fb2cdc0500_0 .net "S", 0 0, L_0x55fb2d0183b0;  alias, 1 drivers
v0x55fb2cdc05e0_0 .net "a", 0 0, L_0x55fb2d0188e0;  alias, 1 drivers
v0x55fb2cdc06a0_0 .net "b", 0 0, L_0x55fb2d018ac0;  alias, 1 drivers
v0x55fb2cdc0770_0 .net "cout", 0 0, L_0x55fb2d018500;  alias, 1 drivers
S_0x55fb2cdc08e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdc0000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0185e0 .functor XOR 1, L_0x55fb2d0183b0, L_0x55fb2d018bf0, C4<0>, C4<0>;
L_0x55fb2d018770 .functor AND 1, L_0x55fb2d0183b0, L_0x55fb2d018bf0, C4<1>, C4<1>;
v0x55fb2cdc0b50_0 .net "S", 0 0, L_0x55fb2d0185e0;  alias, 1 drivers
v0x55fb2cdc0c10_0 .net "a", 0 0, L_0x55fb2d0183b0;  alias, 1 drivers
v0x55fb2cdc0d00_0 .net "b", 0 0, L_0x55fb2d018bf0;  alias, 1 drivers
v0x55fb2cdc0dd0_0 .net "cout", 0 0, L_0x55fb2d018770;  alias, 1 drivers
S_0x55fb2cdc21f0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cdbdde0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdc23f0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d019890 .functor XOR 2, L_0x55fb2d0197d0, L_0x55fb2d018160, C4<00>, C4<00>;
v0x55fb2cdc5d40_0 .net *"_ivl_0", 1 0, L_0x55fb2d0197d0;  1 drivers
L_0x7fd0c513aed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdc5e40_0 .net *"_ivl_3", 0 0, L_0x7fd0c513aed8;  1 drivers
v0x55fb2cdc5f20_0 .net "a", 1 0, L_0x55fb2d019390;  alias, 1 drivers
v0x55fb2cdc5fc0_0 .net "a_or_s", 0 0, L_0x55fb2d019620;  alias, 1 drivers
v0x55fb2cdc6060_0 .net "b", 1 0, L_0x55fb2d018160;  alias, 1 drivers
v0x55fb2cdc6190_0 .net "cout", 0 0, L_0x55fb2d01ab30;  alias, 1 drivers
v0x55fb2cdc6230_0 .net "input_b", 1 0, L_0x55fb2d019890;  1 drivers
v0x55fb2cdc62d0_0 .net "out", 1 0, L_0x55fb2d01a990;  alias, 1 drivers
L_0x55fb2d0197d0 .concat [ 1 1 0 0], L_0x55fb2d019620, L_0x7fd0c513aed8;
S_0x55fb2cdc2540 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdc21f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdc2720 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cdc5710_0 .net "S", 1 0, L_0x55fb2d01a990;  alias, 1 drivers
v0x55fb2cdc57f0_0 .net "a", 1 0, L_0x55fb2d019390;  alias, 1 drivers
v0x55fb2cdc5900_0 .net "b", 1 0, L_0x55fb2d019890;  alias, 1 drivers
v0x55fb2cdc59c0_0 .net "carin", 1 0, L_0x55fb2d01aa70;  1 drivers
v0x55fb2cdc5aa0_0 .net "cin", 0 0, L_0x55fb2d019620;  alias, 1 drivers
v0x55fb2cdc5be0_0 .net "cout", 0 0, L_0x55fb2d01ab30;  alias, 1 drivers
L_0x55fb2d019ea0 .part L_0x55fb2d019390, 1, 1;
L_0x55fb2d019ff0 .part L_0x55fb2d019890, 1, 1;
L_0x55fb2d01a120 .part L_0x55fb2d01aa70, 0, 1;
L_0x55fb2d01a730 .part L_0x55fb2d019390, 0, 1;
L_0x55fb2d01a7d0 .part L_0x55fb2d019890, 0, 1;
L_0x55fb2d01a990 .concat8 [ 1 1 0 0], L_0x55fb2d01a370, L_0x55fb2d019ba0;
L_0x55fb2d01aa70 .concat8 [ 1 1 0 0], L_0x55fb2d01a6a0, L_0x55fb2d019e10;
L_0x55fb2d01ab30 .part L_0x55fb2d01aa70, 1, 1;
S_0x55fb2cdc28a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdc2540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01a6a0 .functor OR 1, L_0x55fb2d01a2e0, L_0x55fb2d01a500, C4<0>, C4<0>;
v0x55fb2cdc37f0_0 .net "S", 0 0, L_0x55fb2d01a370;  1 drivers
v0x55fb2cdc38b0_0 .net "a", 0 0, L_0x55fb2d01a730;  1 drivers
v0x55fb2cdc3980_0 .net "b", 0 0, L_0x55fb2d01a7d0;  1 drivers
v0x55fb2cdc3a80_0 .net "c_1", 0 0, L_0x55fb2d01a2e0;  1 drivers
v0x55fb2cdc3b50_0 .net "c_2", 0 0, L_0x55fb2d01a500;  1 drivers
v0x55fb2cdc3c40_0 .net "cin", 0 0, L_0x55fb2d019620;  alias, 1 drivers
v0x55fb2cdc3d10_0 .net "cout", 0 0, L_0x55fb2d01a6a0;  1 drivers
v0x55fb2cdc3db0_0 .net "h_1_out", 0 0, L_0x55fb2d01a250;  1 drivers
S_0x55fb2cdc2b50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdc28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01a250 .functor XOR 1, L_0x55fb2d01a730, L_0x55fb2d01a7d0, C4<0>, C4<0>;
L_0x55fb2d01a2e0 .functor AND 1, L_0x55fb2d01a730, L_0x55fb2d01a7d0, C4<1>, C4<1>;
v0x55fb2cdc2df0_0 .net "S", 0 0, L_0x55fb2d01a250;  alias, 1 drivers
v0x55fb2cdc2ed0_0 .net "a", 0 0, L_0x55fb2d01a730;  alias, 1 drivers
v0x55fb2cdc2f90_0 .net "b", 0 0, L_0x55fb2d01a7d0;  alias, 1 drivers
v0x55fb2cdc3060_0 .net "cout", 0 0, L_0x55fb2d01a2e0;  alias, 1 drivers
S_0x55fb2cdc31d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdc28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01a370 .functor XOR 1, L_0x55fb2d01a250, L_0x55fb2d019620, C4<0>, C4<0>;
L_0x55fb2d01a500 .functor AND 1, L_0x55fb2d01a250, L_0x55fb2d019620, C4<1>, C4<1>;
v0x55fb2cdc3440_0 .net "S", 0 0, L_0x55fb2d01a370;  alias, 1 drivers
v0x55fb2cdc3500_0 .net "a", 0 0, L_0x55fb2d01a250;  alias, 1 drivers
v0x55fb2cdc35f0_0 .net "b", 0 0, L_0x55fb2d019620;  alias, 1 drivers
v0x55fb2cdc36c0_0 .net "cout", 0 0, L_0x55fb2d01a500;  alias, 1 drivers
S_0x55fb2cdc3ea0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdc2540;
 .timescale 0 0;
P_0x55fb2cdc40a0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdc4160 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdc3ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d019e10 .functor OR 1, L_0x55fb2d019ac0, L_0x55fb2d019d30, C4<0>, C4<0>;
v0x55fb2cdc5060_0 .net "S", 0 0, L_0x55fb2d019ba0;  1 drivers
v0x55fb2cdc5120_0 .net "a", 0 0, L_0x55fb2d019ea0;  1 drivers
v0x55fb2cdc51f0_0 .net "b", 0 0, L_0x55fb2d019ff0;  1 drivers
v0x55fb2cdc52f0_0 .net "c_1", 0 0, L_0x55fb2d019ac0;  1 drivers
v0x55fb2cdc53c0_0 .net "c_2", 0 0, L_0x55fb2d019d30;  1 drivers
v0x55fb2cdc54b0_0 .net "cin", 0 0, L_0x55fb2d01a120;  1 drivers
v0x55fb2cdc5580_0 .net "cout", 0 0, L_0x55fb2d019e10;  1 drivers
v0x55fb2cdc5620_0 .net "h_1_out", 0 0, L_0x55fb2d019970;  1 drivers
S_0x55fb2cdc43c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdc4160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d019970 .functor XOR 1, L_0x55fb2d019ea0, L_0x55fb2d019ff0, C4<0>, C4<0>;
L_0x55fb2d019ac0 .functor AND 1, L_0x55fb2d019ea0, L_0x55fb2d019ff0, C4<1>, C4<1>;
v0x55fb2cdc4660_0 .net "S", 0 0, L_0x55fb2d019970;  alias, 1 drivers
v0x55fb2cdc4740_0 .net "a", 0 0, L_0x55fb2d019ea0;  alias, 1 drivers
v0x55fb2cdc4800_0 .net "b", 0 0, L_0x55fb2d019ff0;  alias, 1 drivers
v0x55fb2cdc48d0_0 .net "cout", 0 0, L_0x55fb2d019ac0;  alias, 1 drivers
S_0x55fb2cdc4a40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdc4160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d019ba0 .functor XOR 1, L_0x55fb2d019970, L_0x55fb2d01a120, C4<0>, C4<0>;
L_0x55fb2d019d30 .functor AND 1, L_0x55fb2d019970, L_0x55fb2d01a120, C4<1>, C4<1>;
v0x55fb2cdc4cb0_0 .net "S", 0 0, L_0x55fb2d019ba0;  alias, 1 drivers
v0x55fb2cdc4d70_0 .net "a", 0 0, L_0x55fb2d019970;  alias, 1 drivers
v0x55fb2cdc4e60_0 .net "b", 0 0, L_0x55fb2d01a120;  alias, 1 drivers
v0x55fb2cdc4f30_0 .net "cout", 0 0, L_0x55fb2d019d30;  alias, 1 drivers
S_0x55fb2cdc6420 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cdbdde0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdc6600 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513dc68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d01b0a0 .functor XOR 3, L_0x7fd0c513dc68, RS_0x7fd0c51ce348, C4<000>, C4<000>;
v0x55fb2cdcb700_0 .net *"_ivl_0", 2 0, L_0x7fd0c513dc68;  1 drivers
v0x55fb2cdcb800_0 .net8 "a", 2 0, RS_0x7fd0c51ce348;  alias, 2 drivers
v0x55fb2cdcb8c0_0 .net "a_or_s", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdcb990_0 .net8 "b", 2 0, RS_0x7fd0c51ce348;  alias, 2 drivers
v0x55fb2cdcba80_0 .net "cout", 0 0, L_0x55fb2d01cac0;  alias, 1 drivers
v0x55fb2cdcbb70_0 .net "input_b", 2 0, L_0x55fb2d01b0a0;  1 drivers
v0x55fb2cdcbc10_0 .net "out", 2 0, L_0x55fb2d01c930;  alias, 1 drivers
S_0x55fb2cdc6780 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdc6420;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdc6960 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cdcb150_0 .net "S", 2 0, L_0x55fb2d01c930;  alias, 1 drivers
v0x55fb2cdcb230_0 .net8 "a", 2 0, RS_0x7fd0c51ce348;  alias, 2 drivers
v0x55fb2cdcb310_0 .net "b", 2 0, L_0x55fb2d01b0a0;  alias, 1 drivers
v0x55fb2cdcb3d0_0 .net "carin", 2 0, L_0x55fb2d01c9d0;  1 drivers
v0x55fb2cdcb4b0_0 .net "cin", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdcb5a0_0 .net "cout", 0 0, L_0x55fb2d01cac0;  alias, 1 drivers
L_0x55fb2d01b640 .part RS_0x7fd0c51ce348, 1, 1;
L_0x55fb2d01b790 .part L_0x55fb2d01b0a0, 1, 1;
L_0x55fb2d01b8c0 .part L_0x55fb2d01c9d0, 0, 1;
L_0x55fb2d01be10 .part RS_0x7fd0c51ce348, 2, 1;
L_0x55fb2d01c050 .part L_0x55fb2d01b0a0, 2, 1;
L_0x55fb2d01c180 .part L_0x55fb2d01c9d0, 1, 1;
L_0x55fb2d01c680 .part RS_0x7fd0c51ce348, 0, 1;
L_0x55fb2d01c7b0 .part L_0x55fb2d01b0a0, 0, 1;
L_0x55fb2d01c930 .concat8 [ 1 1 1 0], L_0x55fb2d01c3d0, L_0x55fb2d01b340, L_0x55fb2d01bb10;
L_0x55fb2d01c9d0 .concat8 [ 1 1 1 0], L_0x55fb2d01c5f0, L_0x55fb2d01b5b0, L_0x55fb2d01bd80;
L_0x55fb2d01cac0 .part L_0x55fb2d01c9d0, 2, 1;
S_0x55fb2cdc6ae0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdc6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01c5f0 .functor OR 1, L_0x55fb2d01c340, L_0x55fb2d01c560, C4<0>, C4<0>;
v0x55fb2cdc7a10_0 .net "S", 0 0, L_0x55fb2d01c3d0;  1 drivers
v0x55fb2cdc7ad0_0 .net "a", 0 0, L_0x55fb2d01c680;  1 drivers
v0x55fb2cdc7ba0_0 .net "b", 0 0, L_0x55fb2d01c7b0;  1 drivers
v0x55fb2cdc7ca0_0 .net "c_1", 0 0, L_0x55fb2d01c340;  1 drivers
v0x55fb2cdc7d70_0 .net "c_2", 0 0, L_0x55fb2d01c560;  1 drivers
v0x55fb2cdc7e10_0 .net "cin", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdc7eb0_0 .net "cout", 0 0, L_0x55fb2d01c5f0;  1 drivers
v0x55fb2cdc7f50_0 .net "h_1_out", 0 0, L_0x55fb2d01c2b0;  1 drivers
S_0x55fb2cdc6d90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdc6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01c2b0 .functor XOR 1, L_0x55fb2d01c680, L_0x55fb2d01c7b0, C4<0>, C4<0>;
L_0x55fb2d01c340 .functor AND 1, L_0x55fb2d01c680, L_0x55fb2d01c7b0, C4<1>, C4<1>;
v0x55fb2cdc7030_0 .net "S", 0 0, L_0x55fb2d01c2b0;  alias, 1 drivers
v0x55fb2cdc7110_0 .net "a", 0 0, L_0x55fb2d01c680;  alias, 1 drivers
v0x55fb2cdc71d0_0 .net "b", 0 0, L_0x55fb2d01c7b0;  alias, 1 drivers
v0x55fb2cdc72a0_0 .net "cout", 0 0, L_0x55fb2d01c340;  alias, 1 drivers
S_0x55fb2cdc7410 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdc6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01c3d0 .functor XOR 1, L_0x55fb2d01c2b0, L_0x7fd0c513ae48, C4<0>, C4<0>;
L_0x55fb2d01c560 .functor AND 1, L_0x55fb2d01c2b0, L_0x7fd0c513ae48, C4<1>, C4<1>;
v0x55fb2cdc7680_0 .net "S", 0 0, L_0x55fb2d01c3d0;  alias, 1 drivers
v0x55fb2cdc7740_0 .net "a", 0 0, L_0x55fb2d01c2b0;  alias, 1 drivers
v0x55fb2cdc7830_0 .net "b", 0 0, L_0x7fd0c513ae48;  alias, 1 drivers
v0x55fb2cdc7900_0 .net "cout", 0 0, L_0x55fb2d01c560;  alias, 1 drivers
S_0x55fb2cdc8040 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdc6780;
 .timescale 0 0;
P_0x55fb2cdc8260 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdc8320 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdc8040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01b5b0 .functor OR 1, L_0x55fb2d01b260, L_0x55fb2d01b4d0, C4<0>, C4<0>;
v0x55fb2cdc9220_0 .net "S", 0 0, L_0x55fb2d01b340;  1 drivers
v0x55fb2cdc92e0_0 .net "a", 0 0, L_0x55fb2d01b640;  1 drivers
v0x55fb2cdc93b0_0 .net "b", 0 0, L_0x55fb2d01b790;  1 drivers
v0x55fb2cdc94b0_0 .net "c_1", 0 0, L_0x55fb2d01b260;  1 drivers
v0x55fb2cdc9580_0 .net "c_2", 0 0, L_0x55fb2d01b4d0;  1 drivers
v0x55fb2cdc9670_0 .net "cin", 0 0, L_0x55fb2d01b8c0;  1 drivers
v0x55fb2cdc9740_0 .net "cout", 0 0, L_0x55fb2d01b5b0;  1 drivers
v0x55fb2cdc97e0_0 .net "h_1_out", 0 0, L_0x55fb2d01b110;  1 drivers
S_0x55fb2cdc8580 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdc8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01b110 .functor XOR 1, L_0x55fb2d01b640, L_0x55fb2d01b790, C4<0>, C4<0>;
L_0x55fb2d01b260 .functor AND 1, L_0x55fb2d01b640, L_0x55fb2d01b790, C4<1>, C4<1>;
v0x55fb2cdc8820_0 .net "S", 0 0, L_0x55fb2d01b110;  alias, 1 drivers
v0x55fb2cdc8900_0 .net "a", 0 0, L_0x55fb2d01b640;  alias, 1 drivers
v0x55fb2cdc89c0_0 .net "b", 0 0, L_0x55fb2d01b790;  alias, 1 drivers
v0x55fb2cdc8a90_0 .net "cout", 0 0, L_0x55fb2d01b260;  alias, 1 drivers
S_0x55fb2cdc8c00 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdc8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01b340 .functor XOR 1, L_0x55fb2d01b110, L_0x55fb2d01b8c0, C4<0>, C4<0>;
L_0x55fb2d01b4d0 .functor AND 1, L_0x55fb2d01b110, L_0x55fb2d01b8c0, C4<1>, C4<1>;
v0x55fb2cdc8e70_0 .net "S", 0 0, L_0x55fb2d01b340;  alias, 1 drivers
v0x55fb2cdc8f30_0 .net "a", 0 0, L_0x55fb2d01b110;  alias, 1 drivers
v0x55fb2cdc9020_0 .net "b", 0 0, L_0x55fb2d01b8c0;  alias, 1 drivers
v0x55fb2cdc90f0_0 .net "cout", 0 0, L_0x55fb2d01b4d0;  alias, 1 drivers
S_0x55fb2cdc98d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cdc6780;
 .timescale 0 0;
P_0x55fb2cdc9ab0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cdc9b70 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdc98d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01bd80 .functor OR 1, L_0x55fb2d01ba80, L_0x55fb2d01bca0, C4<0>, C4<0>;
v0x55fb2cdcaaa0_0 .net "S", 0 0, L_0x55fb2d01bb10;  1 drivers
v0x55fb2cdcab60_0 .net "a", 0 0, L_0x55fb2d01be10;  1 drivers
v0x55fb2cdcac30_0 .net "b", 0 0, L_0x55fb2d01c050;  1 drivers
v0x55fb2cdcad30_0 .net "c_1", 0 0, L_0x55fb2d01ba80;  1 drivers
v0x55fb2cdcae00_0 .net "c_2", 0 0, L_0x55fb2d01bca0;  1 drivers
v0x55fb2cdcaef0_0 .net "cin", 0 0, L_0x55fb2d01c180;  1 drivers
v0x55fb2cdcafc0_0 .net "cout", 0 0, L_0x55fb2d01bd80;  1 drivers
v0x55fb2cdcb060_0 .net "h_1_out", 0 0, L_0x55fb2d01b9f0;  1 drivers
S_0x55fb2cdc9e00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdc9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01b9f0 .functor XOR 1, L_0x55fb2d01be10, L_0x55fb2d01c050, C4<0>, C4<0>;
L_0x55fb2d01ba80 .functor AND 1, L_0x55fb2d01be10, L_0x55fb2d01c050, C4<1>, C4<1>;
v0x55fb2cdca0a0_0 .net "S", 0 0, L_0x55fb2d01b9f0;  alias, 1 drivers
v0x55fb2cdca180_0 .net "a", 0 0, L_0x55fb2d01be10;  alias, 1 drivers
v0x55fb2cdca240_0 .net "b", 0 0, L_0x55fb2d01c050;  alias, 1 drivers
v0x55fb2cdca310_0 .net "cout", 0 0, L_0x55fb2d01ba80;  alias, 1 drivers
S_0x55fb2cdca480 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdc9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01bb10 .functor XOR 1, L_0x55fb2d01b9f0, L_0x55fb2d01c180, C4<0>, C4<0>;
L_0x55fb2d01bca0 .functor AND 1, L_0x55fb2d01b9f0, L_0x55fb2d01c180, C4<1>, C4<1>;
v0x55fb2cdca6f0_0 .net "S", 0 0, L_0x55fb2d01bb10;  alias, 1 drivers
v0x55fb2cdca7b0_0 .net "a", 0 0, L_0x55fb2d01b9f0;  alias, 1 drivers
v0x55fb2cdca8a0_0 .net "b", 0 0, L_0x55fb2d01c180;  alias, 1 drivers
v0x55fb2cdca970_0 .net "cout", 0 0, L_0x55fb2d01bca0;  alias, 1 drivers
S_0x55fb2cdcbd70 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cdbdde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdcbf50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d017390 .functor XOR 1, L_0x7fd0c513ae00, L_0x55fb2d016b40, C4<0>, C4<0>;
v0x55fb2cdce100_0 .net "a", 0 0, L_0x55fb2d016aa0;  alias, 1 drivers
v0x55fb2cdce1e0_0 .net "a_or_s", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdce2a0_0 .net "b", 0 0, L_0x55fb2d016b40;  alias, 1 drivers
v0x55fb2cdce340_0 .net "cout", 0 0, L_0x55fb2d017960;  alias, 1 drivers
v0x55fb2cdce3e0_0 .net "input_b", 0 0, L_0x55fb2d017390;  1 drivers
v0x55fb2cdce4d0_0 .net "out", 0 0, L_0x55fb2d017770;  alias, 1 drivers
S_0x55fb2cdcc130 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdcbd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdcc330 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d017960 .functor BUFZ 1, L_0x55fb2d0178b0, C4<0>, C4<0>, C4<0>;
v0x55fb2cdcdab0_0 .net "S", 0 0, L_0x55fb2d017770;  alias, 1 drivers
v0x55fb2cdcdbc0_0 .net "a", 0 0, L_0x55fb2d016aa0;  alias, 1 drivers
v0x55fb2cdcdcd0_0 .net "b", 0 0, L_0x55fb2d017390;  alias, 1 drivers
v0x55fb2cdcddc0_0 .net "carin", 0 0, L_0x55fb2d0178b0;  1 drivers
v0x55fb2cdcde80_0 .net "cin", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdcdfc0_0 .net "cout", 0 0, L_0x55fb2d017960;  alias, 1 drivers
S_0x55fb2cdcc4b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdcc130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0178b0 .functor OR 1, L_0x55fb2d0175d0, L_0x55fb2d017820, C4<0>, C4<0>;
v0x55fb2cdcd400_0 .net "S", 0 0, L_0x55fb2d017770;  alias, 1 drivers
v0x55fb2cdcd4c0_0 .net "a", 0 0, L_0x55fb2d016aa0;  alias, 1 drivers
v0x55fb2cdcd590_0 .net "b", 0 0, L_0x55fb2d017390;  alias, 1 drivers
v0x55fb2cdcd690_0 .net "c_1", 0 0, L_0x55fb2d0175d0;  1 drivers
v0x55fb2cdcd760_0 .net "c_2", 0 0, L_0x55fb2d017820;  1 drivers
v0x55fb2cdcd850_0 .net "cin", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdcd920_0 .net "cout", 0 0, L_0x55fb2d0178b0;  alias, 1 drivers
v0x55fb2cdcd9c0_0 .net "h_1_out", 0 0, L_0x55fb2d017520;  1 drivers
S_0x55fb2cdcc760 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdcc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d017520 .functor XOR 1, L_0x55fb2d016aa0, L_0x55fb2d017390, C4<0>, C4<0>;
L_0x55fb2d0175d0 .functor AND 1, L_0x55fb2d016aa0, L_0x55fb2d017390, C4<1>, C4<1>;
v0x55fb2cdcca00_0 .net "S", 0 0, L_0x55fb2d017520;  alias, 1 drivers
v0x55fb2cdccae0_0 .net "a", 0 0, L_0x55fb2d016aa0;  alias, 1 drivers
v0x55fb2cdccba0_0 .net "b", 0 0, L_0x55fb2d017390;  alias, 1 drivers
v0x55fb2cdccc70_0 .net "cout", 0 0, L_0x55fb2d0175d0;  alias, 1 drivers
S_0x55fb2cdccde0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdcc4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d017770 .functor XOR 1, L_0x55fb2d017520, L_0x7fd0c513ae00, C4<0>, C4<0>;
L_0x55fb2d017820 .functor AND 1, L_0x55fb2d017520, L_0x7fd0c513ae00, C4<1>, C4<1>;
v0x55fb2cdcd050_0 .net "S", 0 0, L_0x55fb2d017770;  alias, 1 drivers
v0x55fb2cdcd110_0 .net "a", 0 0, L_0x55fb2d017520;  alias, 1 drivers
v0x55fb2cdcd200_0 .net "b", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdcd2d0_0 .net "cout", 0 0, L_0x55fb2d017820;  alias, 1 drivers
S_0x55fb2cdce630 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cdbdde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdce860 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d017a10 .functor XOR 1, L_0x7fd0c513ae00, L_0x55fb2d016e40, C4<0>, C4<0>;
v0x55fb2cdd0820_0 .net "a", 0 0, L_0x55fb2d016da0;  alias, 1 drivers
v0x55fb2cdd0900_0 .net "a_or_s", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdd09c0_0 .net "b", 0 0, L_0x55fb2d016e40;  alias, 1 drivers
v0x55fb2cdd0a60_0 .net "cout", 0 0, L_0x55fb2d018020;  alias, 1 drivers
v0x55fb2cdd0b00_0 .net "input_b", 0 0, L_0x55fb2d017a10;  1 drivers
v0x55fb2cdd0bf0_0 .net "out", 0 0, L_0x55fb2d017e30;  alias, 1 drivers
S_0x55fb2cdce980 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdce630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdceb80 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d018020 .functor BUFZ 1, L_0x55fb2d017f70, C4<0>, C4<0>, C4<0>;
v0x55fb2cdd0200_0 .net "S", 0 0, L_0x55fb2d017e30;  alias, 1 drivers
v0x55fb2cdd0330_0 .net "a", 0 0, L_0x55fb2d016da0;  alias, 1 drivers
v0x55fb2cdd0440_0 .net "b", 0 0, L_0x55fb2d017a10;  alias, 1 drivers
v0x55fb2cdd0530_0 .net "carin", 0 0, L_0x55fb2d017f70;  1 drivers
v0x55fb2cdd05f0_0 .net "cin", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdd06e0_0 .net "cout", 0 0, L_0x55fb2d018020;  alias, 1 drivers
S_0x55fb2cdceca0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdce980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d017f70 .functor OR 1, L_0x55fb2d017c90, L_0x55fb2d017ee0, C4<0>, C4<0>;
v0x55fb2cdcfbd0_0 .net "S", 0 0, L_0x55fb2d017e30;  alias, 1 drivers
v0x55fb2cdcfc90_0 .net "a", 0 0, L_0x55fb2d016da0;  alias, 1 drivers
v0x55fb2cdcfd60_0 .net "b", 0 0, L_0x55fb2d017a10;  alias, 1 drivers
v0x55fb2cdcfe60_0 .net "c_1", 0 0, L_0x55fb2d017c90;  1 drivers
v0x55fb2cdcff30_0 .net "c_2", 0 0, L_0x55fb2d017ee0;  1 drivers
v0x55fb2cdcffd0_0 .net "cin", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdd0070_0 .net "cout", 0 0, L_0x55fb2d017f70;  alias, 1 drivers
v0x55fb2cdd0110_0 .net "h_1_out", 0 0, L_0x55fb2d017be0;  1 drivers
S_0x55fb2cdcef50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdceca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d017be0 .functor XOR 1, L_0x55fb2d016da0, L_0x55fb2d017a10, C4<0>, C4<0>;
L_0x55fb2d017c90 .functor AND 1, L_0x55fb2d016da0, L_0x55fb2d017a10, C4<1>, C4<1>;
v0x55fb2cdcf1f0_0 .net "S", 0 0, L_0x55fb2d017be0;  alias, 1 drivers
v0x55fb2cdcf2d0_0 .net "a", 0 0, L_0x55fb2d016da0;  alias, 1 drivers
v0x55fb2cdcf390_0 .net "b", 0 0, L_0x55fb2d017a10;  alias, 1 drivers
v0x55fb2cdcf460_0 .net "cout", 0 0, L_0x55fb2d017c90;  alias, 1 drivers
S_0x55fb2cdcf5d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdceca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d017e30 .functor XOR 1, L_0x55fb2d017be0, L_0x7fd0c513ae00, C4<0>, C4<0>;
L_0x55fb2d017ee0 .functor AND 1, L_0x55fb2d017be0, L_0x7fd0c513ae00, C4<1>, C4<1>;
v0x55fb2cdcf840_0 .net "S", 0 0, L_0x55fb2d017e30;  alias, 1 drivers
v0x55fb2cdcf900_0 .net "a", 0 0, L_0x55fb2d017be0;  alias, 1 drivers
v0x55fb2cdcf9f0_0 .net "b", 0 0, L_0x7fd0c513ae00;  alias, 1 drivers
v0x55fb2cdcfac0_0 .net "cout", 0 0, L_0x55fb2d017ee0;  alias, 1 drivers
S_0x55fb2cdd0d50 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cdbdde0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdd0f30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cdd7030_0 .net "S", 3 0, L_0x55fb2d01eec0;  alias, 1 drivers
v0x55fb2cdd7110_0 .net8 "a", 3 0, RS_0x7fd0c51d0208;  alias, 2 drivers
v0x55fb2cdd71f0_0 .net8 "b", 3 0, RS_0x7fd0c51d0238;  alias, 2 drivers
v0x55fb2cdd72b0_0 .net "carin", 3 0, L_0x55fb2d01efd0;  1 drivers
v0x55fb2cdd7390_0 .net "cin", 0 0, L_0x55fb2d01cac0;  alias, 1 drivers
v0x55fb2cdd7480_0 .net "cout", 0 0, L_0x55fb2d01f100;  alias, 1 drivers
L_0x55fb2d01d3c0 .part RS_0x7fd0c51d0208, 1, 1;
L_0x55fb2d01d5a0 .part RS_0x7fd0c51d0238, 1, 1;
L_0x55fb2d01d760 .part L_0x55fb2d01efd0, 0, 1;
L_0x55fb2d01dc10 .part RS_0x7fd0c51d0208, 2, 1;
L_0x55fb2d01dd40 .part RS_0x7fd0c51d0238, 2, 1;
L_0x55fb2d01de70 .part L_0x55fb2d01efd0, 1, 1;
L_0x55fb2d01e410 .part RS_0x7fd0c51d0208, 3, 1;
L_0x55fb2d01e540 .part RS_0x7fd0c51d0238, 3, 1;
L_0x55fb2d01e6c0 .part L_0x55fb2d01efd0, 2, 1;
L_0x55fb2d01ecf0 .part RS_0x7fd0c51d0208, 0, 1;
L_0x55fb2d01ed90 .part RS_0x7fd0c51d0238, 0, 1;
L_0x55fb2d01eec0 .concat8 [ 1 1 1 1], L_0x55fb2d01e930, L_0x55fb2d01d0c0, L_0x55fb2d01d9b0, L_0x55fb2d01e110;
L_0x55fb2d01efd0 .concat8 [ 1 1 1 1], L_0x55fb2d01ec60, L_0x55fb2d01d330, L_0x55fb2d01db80, L_0x55fb2d01e380;
L_0x55fb2d01f100 .part L_0x55fb2d01efd0, 3, 1;
S_0x55fb2cdd10e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdd0d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01ec60 .functor OR 1, L_0x55fb2d01e8a0, L_0x55fb2d01eac0, C4<0>, C4<0>;
v0x55fb2cdd2030_0 .net "S", 0 0, L_0x55fb2d01e930;  1 drivers
v0x55fb2cdd20f0_0 .net "a", 0 0, L_0x55fb2d01ecf0;  1 drivers
v0x55fb2cdd21c0_0 .net "b", 0 0, L_0x55fb2d01ed90;  1 drivers
v0x55fb2cdd22c0_0 .net "c_1", 0 0, L_0x55fb2d01e8a0;  1 drivers
v0x55fb2cdd2390_0 .net "c_2", 0 0, L_0x55fb2d01eac0;  1 drivers
v0x55fb2cdd2480_0 .net "cin", 0 0, L_0x55fb2d01cac0;  alias, 1 drivers
v0x55fb2cdd2520_0 .net "cout", 0 0, L_0x55fb2d01ec60;  1 drivers
v0x55fb2cdd25c0_0 .net "h_1_out", 0 0, L_0x55fb2d01e7f0;  1 drivers
S_0x55fb2cdd1390 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdd10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01e7f0 .functor XOR 1, L_0x55fb2d01ecf0, L_0x55fb2d01ed90, C4<0>, C4<0>;
L_0x55fb2d01e8a0 .functor AND 1, L_0x55fb2d01ecf0, L_0x55fb2d01ed90, C4<1>, C4<1>;
v0x55fb2cdd1630_0 .net "S", 0 0, L_0x55fb2d01e7f0;  alias, 1 drivers
v0x55fb2cdd1710_0 .net "a", 0 0, L_0x55fb2d01ecf0;  alias, 1 drivers
v0x55fb2cdd17d0_0 .net "b", 0 0, L_0x55fb2d01ed90;  alias, 1 drivers
v0x55fb2cdd18a0_0 .net "cout", 0 0, L_0x55fb2d01e8a0;  alias, 1 drivers
S_0x55fb2cdd1a10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdd10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01e930 .functor XOR 1, L_0x55fb2d01e7f0, L_0x55fb2d01cac0, C4<0>, C4<0>;
L_0x55fb2d01eac0 .functor AND 1, L_0x55fb2d01e7f0, L_0x55fb2d01cac0, C4<1>, C4<1>;
v0x55fb2cdd1c80_0 .net "S", 0 0, L_0x55fb2d01e930;  alias, 1 drivers
v0x55fb2cdd1d40_0 .net "a", 0 0, L_0x55fb2d01e7f0;  alias, 1 drivers
v0x55fb2cdd1e30_0 .net "b", 0 0, L_0x55fb2d01cac0;  alias, 1 drivers
v0x55fb2cdd1f50_0 .net "cout", 0 0, L_0x55fb2d01eac0;  alias, 1 drivers
S_0x55fb2cdd26b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdd0d50;
 .timescale 0 0;
P_0x55fb2cdd28d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdd2990 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdd26b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01d330 .functor OR 1, L_0x55fb2d01cfe0, L_0x55fb2d01d250, C4<0>, C4<0>;
v0x55fb2cdd3890_0 .net "S", 0 0, L_0x55fb2d01d0c0;  1 drivers
v0x55fb2cdd3950_0 .net "a", 0 0, L_0x55fb2d01d3c0;  1 drivers
v0x55fb2cdd3a20_0 .net "b", 0 0, L_0x55fb2d01d5a0;  1 drivers
v0x55fb2cdd3b20_0 .net "c_1", 0 0, L_0x55fb2d01cfe0;  1 drivers
v0x55fb2cdd3bf0_0 .net "c_2", 0 0, L_0x55fb2d01d250;  1 drivers
v0x55fb2cdd3ce0_0 .net "cin", 0 0, L_0x55fb2d01d760;  1 drivers
v0x55fb2cdd3db0_0 .net "cout", 0 0, L_0x55fb2d01d330;  1 drivers
v0x55fb2cdd3e50_0 .net "h_1_out", 0 0, L_0x55fb2d01cf30;  1 drivers
S_0x55fb2cdd2bf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdd2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01cf30 .functor XOR 1, L_0x55fb2d01d3c0, L_0x55fb2d01d5a0, C4<0>, C4<0>;
L_0x55fb2d01cfe0 .functor AND 1, L_0x55fb2d01d3c0, L_0x55fb2d01d5a0, C4<1>, C4<1>;
v0x55fb2cdd2e90_0 .net "S", 0 0, L_0x55fb2d01cf30;  alias, 1 drivers
v0x55fb2cdd2f70_0 .net "a", 0 0, L_0x55fb2d01d3c0;  alias, 1 drivers
v0x55fb2cdd3030_0 .net "b", 0 0, L_0x55fb2d01d5a0;  alias, 1 drivers
v0x55fb2cdd3100_0 .net "cout", 0 0, L_0x55fb2d01cfe0;  alias, 1 drivers
S_0x55fb2cdd3270 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdd2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01d0c0 .functor XOR 1, L_0x55fb2d01cf30, L_0x55fb2d01d760, C4<0>, C4<0>;
L_0x55fb2d01d250 .functor AND 1, L_0x55fb2d01cf30, L_0x55fb2d01d760, C4<1>, C4<1>;
v0x55fb2cdd34e0_0 .net "S", 0 0, L_0x55fb2d01d0c0;  alias, 1 drivers
v0x55fb2cdd35a0_0 .net "a", 0 0, L_0x55fb2d01cf30;  alias, 1 drivers
v0x55fb2cdd3690_0 .net "b", 0 0, L_0x55fb2d01d760;  alias, 1 drivers
v0x55fb2cdd3760_0 .net "cout", 0 0, L_0x55fb2d01d250;  alias, 1 drivers
S_0x55fb2cdd3f40 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cdd0d50;
 .timescale 0 0;
P_0x55fb2cdd4120 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cdd41e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdd3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01db80 .functor OR 1, L_0x55fb2d01d920, L_0x55fb2d01daf0, C4<0>, C4<0>;
v0x55fb2cdd5110_0 .net "S", 0 0, L_0x55fb2d01d9b0;  1 drivers
v0x55fb2cdd51d0_0 .net "a", 0 0, L_0x55fb2d01dc10;  1 drivers
v0x55fb2cdd52a0_0 .net "b", 0 0, L_0x55fb2d01dd40;  1 drivers
v0x55fb2cdd53a0_0 .net "c_1", 0 0, L_0x55fb2d01d920;  1 drivers
v0x55fb2cdd5470_0 .net "c_2", 0 0, L_0x55fb2d01daf0;  1 drivers
v0x55fb2cdd5560_0 .net "cin", 0 0, L_0x55fb2d01de70;  1 drivers
v0x55fb2cdd5630_0 .net "cout", 0 0, L_0x55fb2d01db80;  1 drivers
v0x55fb2cdd56d0_0 .net "h_1_out", 0 0, L_0x55fb2d01d890;  1 drivers
S_0x55fb2cdd4470 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdd41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01d890 .functor XOR 1, L_0x55fb2d01dc10, L_0x55fb2d01dd40, C4<0>, C4<0>;
L_0x55fb2d01d920 .functor AND 1, L_0x55fb2d01dc10, L_0x55fb2d01dd40, C4<1>, C4<1>;
v0x55fb2cdd4710_0 .net "S", 0 0, L_0x55fb2d01d890;  alias, 1 drivers
v0x55fb2cdd47f0_0 .net "a", 0 0, L_0x55fb2d01dc10;  alias, 1 drivers
v0x55fb2cdd48b0_0 .net "b", 0 0, L_0x55fb2d01dd40;  alias, 1 drivers
v0x55fb2cdd4980_0 .net "cout", 0 0, L_0x55fb2d01d920;  alias, 1 drivers
S_0x55fb2cdd4af0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdd41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01d9b0 .functor XOR 1, L_0x55fb2d01d890, L_0x55fb2d01de70, C4<0>, C4<0>;
L_0x55fb2d01daf0 .functor AND 1, L_0x55fb2d01d890, L_0x55fb2d01de70, C4<1>, C4<1>;
v0x55fb2cdd4d60_0 .net "S", 0 0, L_0x55fb2d01d9b0;  alias, 1 drivers
v0x55fb2cdd4e20_0 .net "a", 0 0, L_0x55fb2d01d890;  alias, 1 drivers
v0x55fb2cdd4f10_0 .net "b", 0 0, L_0x55fb2d01de70;  alias, 1 drivers
v0x55fb2cdd4fe0_0 .net "cout", 0 0, L_0x55fb2d01daf0;  alias, 1 drivers
S_0x55fb2cdd57c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cdd0d50;
 .timescale 0 0;
P_0x55fb2cdd59a0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cdd5a80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdd57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01e380 .functor OR 1, L_0x55fb2d01e030, L_0x55fb2d01e2a0, C4<0>, C4<0>;
v0x55fb2cdd6980_0 .net "S", 0 0, L_0x55fb2d01e110;  1 drivers
v0x55fb2cdd6a40_0 .net "a", 0 0, L_0x55fb2d01e410;  1 drivers
v0x55fb2cdd6b10_0 .net "b", 0 0, L_0x55fb2d01e540;  1 drivers
v0x55fb2cdd6c10_0 .net "c_1", 0 0, L_0x55fb2d01e030;  1 drivers
v0x55fb2cdd6ce0_0 .net "c_2", 0 0, L_0x55fb2d01e2a0;  1 drivers
v0x55fb2cdd6dd0_0 .net "cin", 0 0, L_0x55fb2d01e6c0;  1 drivers
v0x55fb2cdd6ea0_0 .net "cout", 0 0, L_0x55fb2d01e380;  1 drivers
v0x55fb2cdd6f40_0 .net "h_1_out", 0 0, L_0x55fb2d01dfa0;  1 drivers
S_0x55fb2cdd5ce0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdd5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01dfa0 .functor XOR 1, L_0x55fb2d01e410, L_0x55fb2d01e540, C4<0>, C4<0>;
L_0x55fb2d01e030 .functor AND 1, L_0x55fb2d01e410, L_0x55fb2d01e540, C4<1>, C4<1>;
v0x55fb2cdd5f80_0 .net "S", 0 0, L_0x55fb2d01dfa0;  alias, 1 drivers
v0x55fb2cdd6060_0 .net "a", 0 0, L_0x55fb2d01e410;  alias, 1 drivers
v0x55fb2cdd6120_0 .net "b", 0 0, L_0x55fb2d01e540;  alias, 1 drivers
v0x55fb2cdd61f0_0 .net "cout", 0 0, L_0x55fb2d01e030;  alias, 1 drivers
S_0x55fb2cdd6360 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdd5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01e110 .functor XOR 1, L_0x55fb2d01dfa0, L_0x55fb2d01e6c0, C4<0>, C4<0>;
L_0x55fb2d01e2a0 .functor AND 1, L_0x55fb2d01dfa0, L_0x55fb2d01e6c0, C4<1>, C4<1>;
v0x55fb2cdd65d0_0 .net "S", 0 0, L_0x55fb2d01e110;  alias, 1 drivers
v0x55fb2cdd6690_0 .net "a", 0 0, L_0x55fb2d01dfa0;  alias, 1 drivers
v0x55fb2cdd6780_0 .net "b", 0 0, L_0x55fb2d01e6c0;  alias, 1 drivers
v0x55fb2cdd6850_0 .net "cout", 0 0, L_0x55fb2d01e2a0;  alias, 1 drivers
S_0x55fb2cdd9ad0 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d01ef60 .functor BUFZ 2, L_0x55fb2d0160d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d01f420 .functor BUFZ 2, L_0x55fb2d016860, C4<00>, C4<00>, C4<00>;
L_0x55fb2d01f490 .functor AND 1, L_0x55fb2d01f240, L_0x55fb2d01f380, C4<1>, C4<1>;
L_0x55fb2d01f5a0 .functor AND 1, L_0x55fb2d01f1a0, L_0x55fb2d01f2e0, C4<1>, C4<1>;
L_0x55fb2d020130 .functor AND 1, L_0x55fb2d01fa30, L_0x55fb2d01ff70, C4<1>, C4<1>;
L_0x55fb2d021120 .functor XOR 1, L_0x55fb2d01fb80, L_0x55fb2d0200c0, C4<0>, C4<0>;
L_0x55fb2d022350 .functor BUFZ 2, L_0x55fb2d01f500, C4<00>, C4<00>, C4<00>;
L_0x55fb2d022460 .functor BUFZ 2, L_0x55fb2d022040, C4<00>, C4<00>, C4<00>;
L_0x55fb2d023bb0 .functor BUFZ 2, L_0x55fb2d01f610, C4<00>, C4<00>, C4<00>;
L_0x55fb2d023d50 .functor BUFZ 3, L_0x55fb2d0238a0, C4<000>, C4<000>, C4<000>;
v0x55fb2cdf31e0_0 .net "X", 1 0, L_0x55fb2d0160d0;  alias, 1 drivers
v0x55fb2cdf32c0_0 .net "Xe", 0 0, L_0x55fb2d01f240;  1 drivers
v0x55fb2cdf3380_0 .net "Xn", 0 0, L_0x55fb2d01f1a0;  1 drivers
v0x55fb2cdf34b0_0 .net "Y", 1 0, L_0x55fb2d016860;  alias, 1 drivers
v0x55fb2cdf3550_0 .net "Ye", 0 0, L_0x55fb2d01f380;  1 drivers
v0x55fb2cdf3640_0 .net "Yn", 0 0, L_0x55fb2d01f2e0;  1 drivers
v0x55fb2cdf3770_0 .net "Z", 3 0, o0x7fd0c51c5bb8;  alias, 0 drivers
v0x55fb2cdf3810_0 .net *"_ivl_12", 0 0, L_0x55fb2d01f490;  1 drivers
L_0x7fd0c513b040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdf38b0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513b040;  1 drivers
v0x55fb2cdf3a00_0 .net *"_ivl_21", 0 0, L_0x55fb2d01f5a0;  1 drivers
L_0x7fd0c513b088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdf3ae0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513b088;  1 drivers
v0x55fb2cdf3bc0_0 .net *"_ivl_34", 0 0, L_0x55fb2d020130;  1 drivers
L_0x7fd0c513b160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdf3ca0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513b160;  1 drivers
v0x55fb2cdf3d80_0 .net *"_ivl_4", 1 0, L_0x55fb2d01ef60;  1 drivers
v0x55fb2cdf3e60_0 .net *"_ivl_50", 1 0, L_0x55fb2d022350;  1 drivers
v0x55fb2cdf3f40_0 .net *"_ivl_54", 1 0, L_0x55fb2d022460;  1 drivers
v0x55fb2cdf4020_0 .net *"_ivl_62", 1 0, L_0x55fb2d023bb0;  1 drivers
v0x55fb2cdf4210_0 .net *"_ivl_66", 2 0, L_0x55fb2d023d50;  1 drivers
v0x55fb2cdf42f0_0 .net *"_ivl_9", 1 0, L_0x55fb2d01f420;  1 drivers
L_0x7fd0c513b118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdf43d0_0 .net "add", 0 0, L_0x7fd0c513b118;  1 drivers
L_0x7fd0c513b1f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d28a8 .resolv tri, L_0x7fd0c513b1f0, L_0x55fb2d0222b0;
v0x55fb2cdf4580_0 .net8 "big_z0", 2 0, RS_0x7fd0c51d28a8;  2 drivers
v0x55fb2cdf4640_0 .net "big_z0_z1", 2 0, L_0x55fb2d0238a0;  1 drivers
L_0x7fd0c513b238 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d4b58 .resolv tri, L_0x7fd0c513b238, L_0x55fb2d0223c0;
v0x55fb2cdf4700_0 .net8 "big_z1", 2 0, RS_0x7fd0c51d4b58;  2 drivers
L_0x7fd0c513b2c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d4798 .resolv tri, L_0x7fd0c513b2c8, L_0x55fb2d023cb0;
v0x55fb2cdf47e0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51d4798;  2 drivers
L_0x7fd0c513b280 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d4768 .resolv tri, L_0x7fd0c513b280, L_0x55fb2d023b10;
v0x55fb2cdf48a0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51d4768;  2 drivers
v0x55fb2cdf4970_0 .net "cout_z0_z1", 0 0, L_0x55fb2d0239e0;  1 drivers
v0x55fb2cdf4a10_0 .net "cout_z1", 0 0, L_0x55fb2d022180;  1 drivers
v0x55fb2cdf4ab0_0 .net "cout_z1_1", 0 0, L_0x55fb2d021080;  1 drivers
v0x55fb2cdf4ba0_0 .net "dummy_cout", 0 0, L_0x55fb2d025db0;  1 drivers
v0x55fb2cdf4c40_0 .net "signX", 0 0, L_0x55fb2d01fb80;  1 drivers
v0x55fb2cdf4d30_0 .net "signY", 0 0, L_0x55fb2d0200c0;  1 drivers
v0x55fb2cdf4e20_0 .net "sign_z3", 0 0, L_0x55fb2d021120;  1 drivers
L_0x7fd0c513b0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdf4ec0_0 .net "sub", 0 0, L_0x7fd0c513b0d0;  1 drivers
v0x55fb2cdf5170_0 .net "z", 3 0, L_0x55fb2d025b20;  1 drivers
v0x55fb2cdf5210_0 .net "z0", 1 0, L_0x55fb2d01f500;  1 drivers
v0x55fb2cdf52b0_0 .net "z1", 1 0, L_0x55fb2d022040;  1 drivers
v0x55fb2cdf53a0_0 .net "z1_1", 1 0, L_0x55fb2d020f40;  1 drivers
v0x55fb2cdf5460_0 .net "z2", 1 0, L_0x55fb2d01f610;  1 drivers
v0x55fb2cdf5520_0 .net "z3", 1 0, L_0x55fb2d0201a0;  1 drivers
v0x55fb2cdf55c0_0 .net "z3_1", 0 0, L_0x55fb2d01fa30;  1 drivers
v0x55fb2cdf5660_0 .net "z3_2", 0 0, L_0x55fb2d01ff70;  1 drivers
L_0x55fb2d01f1a0 .part L_0x55fb2d01ef60, 1, 1;
L_0x55fb2d01f240 .part L_0x55fb2d01ef60, 0, 1;
L_0x55fb2d01f2e0 .part L_0x55fb2d01f420, 1, 1;
L_0x55fb2d01f380 .part L_0x55fb2d01f420, 0, 1;
L_0x55fb2d01f500 .concat8 [ 1 1 0 0], L_0x55fb2d01f490, L_0x7fd0c513b040;
L_0x55fb2d01f610 .concat8 [ 1 1 0 0], L_0x55fb2d01f5a0, L_0x7fd0c513b088;
L_0x55fb2d0201a0 .concat8 [ 1 1 0 0], L_0x55fb2d020130, L_0x7fd0c513b160;
L_0x55fb2d0222b0 .part/pv L_0x55fb2d022350, 0, 2, 3;
L_0x55fb2d0223c0 .part/pv L_0x55fb2d022460, 1, 2, 3;
L_0x55fb2d023b10 .part/pv L_0x55fb2d023bb0, 2, 2, 4;
L_0x55fb2d023cb0 .part/pv L_0x55fb2d023d50, 0, 3, 4;
S_0x55fb2cdd9c60 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cdd9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdd9e10 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513dcb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d020240 .functor XOR 2, L_0x7fd0c513dcb0, L_0x55fb2d01f610, C4<00>, C4<00>;
v0x55fb2cddd7b0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513dcb0;  1 drivers
v0x55fb2cddd8b0_0 .net "a", 1 0, L_0x55fb2d01f500;  alias, 1 drivers
v0x55fb2cddd970_0 .net "a_or_s", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cddda10_0 .net "b", 1 0, L_0x55fb2d01f610;  alias, 1 drivers
v0x55fb2cdddab0_0 .net "cout", 0 0, L_0x55fb2d021080;  alias, 1 drivers
v0x55fb2cdddba0_0 .net "input_b", 1 0, L_0x55fb2d020240;  1 drivers
v0x55fb2cdddc70_0 .net "out", 1 0, L_0x55fb2d020f40;  alias, 1 drivers
S_0x55fb2cdd9fc0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdd9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdda1c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cddd1b0_0 .net "S", 1 0, L_0x55fb2d020f40;  alias, 1 drivers
v0x55fb2cddd290_0 .net "a", 1 0, L_0x55fb2d01f500;  alias, 1 drivers
v0x55fb2cddd370_0 .net "b", 1 0, L_0x55fb2d020240;  alias, 1 drivers
v0x55fb2cddd430_0 .net "carin", 1 0, L_0x55fb2d020fe0;  1 drivers
v0x55fb2cddd510_0 .net "cin", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cddd650_0 .net "cout", 0 0, L_0x55fb2d021080;  alias, 1 drivers
L_0x55fb2d020570 .part L_0x55fb2d01f500, 1, 1;
L_0x55fb2d020730 .part L_0x55fb2d020240, 1, 1;
L_0x55fb2d020860 .part L_0x55fb2d020fe0, 0, 1;
L_0x55fb2d020c50 .part L_0x55fb2d01f500, 0, 1;
L_0x55fb2d020d80 .part L_0x55fb2d020240, 0, 1;
L_0x55fb2d020f40 .concat8 [ 1 1 0 0], L_0x55fb2d020a70, L_0x55fb2d020390;
L_0x55fb2d020fe0 .concat8 [ 1 1 0 0], L_0x55fb2d020be0, L_0x55fb2d020500;
L_0x55fb2d021080 .part L_0x55fb2d020fe0, 1, 1;
S_0x55fb2cdda340 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdd9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d020be0 .functor OR 1, L_0x55fb2d020a00, L_0x55fb2d020b70, C4<0>, C4<0>;
v0x55fb2cddb290_0 .net "S", 0 0, L_0x55fb2d020a70;  1 drivers
v0x55fb2cddb350_0 .net "a", 0 0, L_0x55fb2d020c50;  1 drivers
v0x55fb2cddb420_0 .net "b", 0 0, L_0x55fb2d020d80;  1 drivers
v0x55fb2cddb520_0 .net "c_1", 0 0, L_0x55fb2d020a00;  1 drivers
v0x55fb2cddb5f0_0 .net "c_2", 0 0, L_0x55fb2d020b70;  1 drivers
v0x55fb2cddb6e0_0 .net "cin", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cddb7b0_0 .net "cout", 0 0, L_0x55fb2d020be0;  1 drivers
v0x55fb2cddb850_0 .net "h_1_out", 0 0, L_0x55fb2d020990;  1 drivers
S_0x55fb2cdda5f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdda340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d020990 .functor XOR 1, L_0x55fb2d020c50, L_0x55fb2d020d80, C4<0>, C4<0>;
L_0x55fb2d020a00 .functor AND 1, L_0x55fb2d020c50, L_0x55fb2d020d80, C4<1>, C4<1>;
v0x55fb2cdda890_0 .net "S", 0 0, L_0x55fb2d020990;  alias, 1 drivers
v0x55fb2cdda970_0 .net "a", 0 0, L_0x55fb2d020c50;  alias, 1 drivers
v0x55fb2cddaa30_0 .net "b", 0 0, L_0x55fb2d020d80;  alias, 1 drivers
v0x55fb2cddab00_0 .net "cout", 0 0, L_0x55fb2d020a00;  alias, 1 drivers
S_0x55fb2cddac70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdda340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d020a70 .functor XOR 1, L_0x55fb2d020990, L_0x7fd0c513b118, C4<0>, C4<0>;
L_0x55fb2d020b70 .functor AND 1, L_0x55fb2d020990, L_0x7fd0c513b118, C4<1>, C4<1>;
v0x55fb2cddaee0_0 .net "S", 0 0, L_0x55fb2d020a70;  alias, 1 drivers
v0x55fb2cddafa0_0 .net "a", 0 0, L_0x55fb2d020990;  alias, 1 drivers
v0x55fb2cddb090_0 .net "b", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cddb160_0 .net "cout", 0 0, L_0x55fb2d020b70;  alias, 1 drivers
S_0x55fb2cddb940 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdd9fc0;
 .timescale 0 0;
P_0x55fb2cddbb40 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cddbc00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cddb940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d020500 .functor OR 1, L_0x55fb2d020320, L_0x55fb2d020490, C4<0>, C4<0>;
v0x55fb2cddcb00_0 .net "S", 0 0, L_0x55fb2d020390;  1 drivers
v0x55fb2cddcbc0_0 .net "a", 0 0, L_0x55fb2d020570;  1 drivers
v0x55fb2cddcc90_0 .net "b", 0 0, L_0x55fb2d020730;  1 drivers
v0x55fb2cddcd90_0 .net "c_1", 0 0, L_0x55fb2d020320;  1 drivers
v0x55fb2cddce60_0 .net "c_2", 0 0, L_0x55fb2d020490;  1 drivers
v0x55fb2cddcf50_0 .net "cin", 0 0, L_0x55fb2d020860;  1 drivers
v0x55fb2cddd020_0 .net "cout", 0 0, L_0x55fb2d020500;  1 drivers
v0x55fb2cddd0c0_0 .net "h_1_out", 0 0, L_0x55fb2d0202b0;  1 drivers
S_0x55fb2cddbe60 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cddbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0202b0 .functor XOR 1, L_0x55fb2d020570, L_0x55fb2d020730, C4<0>, C4<0>;
L_0x55fb2d020320 .functor AND 1, L_0x55fb2d020570, L_0x55fb2d020730, C4<1>, C4<1>;
v0x55fb2cddc100_0 .net "S", 0 0, L_0x55fb2d0202b0;  alias, 1 drivers
v0x55fb2cddc1e0_0 .net "a", 0 0, L_0x55fb2d020570;  alias, 1 drivers
v0x55fb2cddc2a0_0 .net "b", 0 0, L_0x55fb2d020730;  alias, 1 drivers
v0x55fb2cddc370_0 .net "cout", 0 0, L_0x55fb2d020320;  alias, 1 drivers
S_0x55fb2cddc4e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cddbc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d020390 .functor XOR 1, L_0x55fb2d0202b0, L_0x55fb2d020860, C4<0>, C4<0>;
L_0x55fb2d020490 .functor AND 1, L_0x55fb2d0202b0, L_0x55fb2d020860, C4<1>, C4<1>;
v0x55fb2cddc750_0 .net "S", 0 0, L_0x55fb2d020390;  alias, 1 drivers
v0x55fb2cddc810_0 .net "a", 0 0, L_0x55fb2d0202b0;  alias, 1 drivers
v0x55fb2cddc900_0 .net "b", 0 0, L_0x55fb2d020860;  alias, 1 drivers
v0x55fb2cddc9d0_0 .net "cout", 0 0, L_0x55fb2d020490;  alias, 1 drivers
S_0x55fb2cddddf0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cdd9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdddff0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d021350 .functor XOR 2, L_0x55fb2d0212b0, L_0x55fb2d0201a0, C4<00>, C4<00>;
v0x55fb2cde1940_0 .net *"_ivl_0", 1 0, L_0x55fb2d0212b0;  1 drivers
L_0x7fd0c513b1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cde1a40_0 .net *"_ivl_3", 0 0, L_0x7fd0c513b1a8;  1 drivers
v0x55fb2cde1b20_0 .net "a", 1 0, L_0x55fb2d020f40;  alias, 1 drivers
v0x55fb2cde1bc0_0 .net "a_or_s", 0 0, L_0x55fb2d021120;  alias, 1 drivers
v0x55fb2cde1c60_0 .net "b", 1 0, L_0x55fb2d0201a0;  alias, 1 drivers
v0x55fb2cde1d90_0 .net "cout", 0 0, L_0x55fb2d022180;  alias, 1 drivers
v0x55fb2cde1e30_0 .net "input_b", 1 0, L_0x55fb2d021350;  1 drivers
v0x55fb2cde1ed0_0 .net "out", 1 0, L_0x55fb2d022040;  alias, 1 drivers
L_0x55fb2d0212b0 .concat [ 1 1 0 0], L_0x55fb2d021120, L_0x7fd0c513b1a8;
S_0x55fb2cdde140 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cddddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdde320 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cde1310_0 .net "S", 1 0, L_0x55fb2d022040;  alias, 1 drivers
v0x55fb2cde13f0_0 .net "a", 1 0, L_0x55fb2d020f40;  alias, 1 drivers
v0x55fb2cde1500_0 .net "b", 1 0, L_0x55fb2d021350;  alias, 1 drivers
v0x55fb2cde15c0_0 .net "carin", 1 0, L_0x55fb2d0220e0;  1 drivers
v0x55fb2cde16a0_0 .net "cin", 0 0, L_0x55fb2d021120;  alias, 1 drivers
v0x55fb2cde17e0_0 .net "cout", 0 0, L_0x55fb2d022180;  alias, 1 drivers
L_0x55fb2d021680 .part L_0x55fb2d020f40, 1, 1;
L_0x55fb2d0217b0 .part L_0x55fb2d021350, 1, 1;
L_0x55fb2d0218e0 .part L_0x55fb2d0220e0, 0, 1;
L_0x55fb2d021de0 .part L_0x55fb2d020f40, 0, 1;
L_0x55fb2d021e80 .part L_0x55fb2d021350, 0, 1;
L_0x55fb2d022040 .concat8 [ 1 1 0 0], L_0x55fb2d021af0, L_0x55fb2d0214a0;
L_0x55fb2d0220e0 .concat8 [ 1 1 0 0], L_0x55fb2d021d70, L_0x55fb2d021610;
L_0x55fb2d022180 .part L_0x55fb2d0220e0, 1, 1;
S_0x55fb2cdde4a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdde140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d021d70 .functor OR 1, L_0x55fb2d021a80, L_0x55fb2d021bf0, C4<0>, C4<0>;
v0x55fb2cddf3f0_0 .net "S", 0 0, L_0x55fb2d021af0;  1 drivers
v0x55fb2cddf4b0_0 .net "a", 0 0, L_0x55fb2d021de0;  1 drivers
v0x55fb2cddf580_0 .net "b", 0 0, L_0x55fb2d021e80;  1 drivers
v0x55fb2cddf680_0 .net "c_1", 0 0, L_0x55fb2d021a80;  1 drivers
v0x55fb2cddf750_0 .net "c_2", 0 0, L_0x55fb2d021bf0;  1 drivers
v0x55fb2cddf840_0 .net "cin", 0 0, L_0x55fb2d021120;  alias, 1 drivers
v0x55fb2cddf910_0 .net "cout", 0 0, L_0x55fb2d021d70;  1 drivers
v0x55fb2cddf9b0_0 .net "h_1_out", 0 0, L_0x55fb2d021a10;  1 drivers
S_0x55fb2cdde750 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdde4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d021a10 .functor XOR 1, L_0x55fb2d021de0, L_0x55fb2d021e80, C4<0>, C4<0>;
L_0x55fb2d021a80 .functor AND 1, L_0x55fb2d021de0, L_0x55fb2d021e80, C4<1>, C4<1>;
v0x55fb2cdde9f0_0 .net "S", 0 0, L_0x55fb2d021a10;  alias, 1 drivers
v0x55fb2cddead0_0 .net "a", 0 0, L_0x55fb2d021de0;  alias, 1 drivers
v0x55fb2cddeb90_0 .net "b", 0 0, L_0x55fb2d021e80;  alias, 1 drivers
v0x55fb2cddec60_0 .net "cout", 0 0, L_0x55fb2d021a80;  alias, 1 drivers
S_0x55fb2cddedd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdde4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d021af0 .functor XOR 1, L_0x55fb2d021a10, L_0x55fb2d021120, C4<0>, C4<0>;
L_0x55fb2d021bf0 .functor AND 1, L_0x55fb2d021a10, L_0x55fb2d021120, C4<1>, C4<1>;
v0x55fb2cddf040_0 .net "S", 0 0, L_0x55fb2d021af0;  alias, 1 drivers
v0x55fb2cddf100_0 .net "a", 0 0, L_0x55fb2d021a10;  alias, 1 drivers
v0x55fb2cddf1f0_0 .net "b", 0 0, L_0x55fb2d021120;  alias, 1 drivers
v0x55fb2cddf2c0_0 .net "cout", 0 0, L_0x55fb2d021bf0;  alias, 1 drivers
S_0x55fb2cddfaa0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdde140;
 .timescale 0 0;
P_0x55fb2cddfca0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cddfd60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cddfaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d021610 .functor OR 1, L_0x55fb2d021430, L_0x55fb2d0215a0, C4<0>, C4<0>;
v0x55fb2cde0c60_0 .net "S", 0 0, L_0x55fb2d0214a0;  1 drivers
v0x55fb2cde0d20_0 .net "a", 0 0, L_0x55fb2d021680;  1 drivers
v0x55fb2cde0df0_0 .net "b", 0 0, L_0x55fb2d0217b0;  1 drivers
v0x55fb2cde0ef0_0 .net "c_1", 0 0, L_0x55fb2d021430;  1 drivers
v0x55fb2cde0fc0_0 .net "c_2", 0 0, L_0x55fb2d0215a0;  1 drivers
v0x55fb2cde10b0_0 .net "cin", 0 0, L_0x55fb2d0218e0;  1 drivers
v0x55fb2cde1180_0 .net "cout", 0 0, L_0x55fb2d021610;  1 drivers
v0x55fb2cde1220_0 .net "h_1_out", 0 0, L_0x55fb2d0213c0;  1 drivers
S_0x55fb2cddffc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cddfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0213c0 .functor XOR 1, L_0x55fb2d021680, L_0x55fb2d0217b0, C4<0>, C4<0>;
L_0x55fb2d021430 .functor AND 1, L_0x55fb2d021680, L_0x55fb2d0217b0, C4<1>, C4<1>;
v0x55fb2cde0260_0 .net "S", 0 0, L_0x55fb2d0213c0;  alias, 1 drivers
v0x55fb2cde0340_0 .net "a", 0 0, L_0x55fb2d021680;  alias, 1 drivers
v0x55fb2cde0400_0 .net "b", 0 0, L_0x55fb2d0217b0;  alias, 1 drivers
v0x55fb2cde04d0_0 .net "cout", 0 0, L_0x55fb2d021430;  alias, 1 drivers
S_0x55fb2cde0640 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cddfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0214a0 .functor XOR 1, L_0x55fb2d0213c0, L_0x55fb2d0218e0, C4<0>, C4<0>;
L_0x55fb2d0215a0 .functor AND 1, L_0x55fb2d0213c0, L_0x55fb2d0218e0, C4<1>, C4<1>;
v0x55fb2cde08b0_0 .net "S", 0 0, L_0x55fb2d0214a0;  alias, 1 drivers
v0x55fb2cde0970_0 .net "a", 0 0, L_0x55fb2d0213c0;  alias, 1 drivers
v0x55fb2cde0a60_0 .net "b", 0 0, L_0x55fb2d0218e0;  alias, 1 drivers
v0x55fb2cde0b30_0 .net "cout", 0 0, L_0x55fb2d0215a0;  alias, 1 drivers
S_0x55fb2cde2020 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cdd9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cde2200 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513dcf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d022560 .functor XOR 3, L_0x7fd0c513dcf8, RS_0x7fd0c51d28a8, C4<000>, C4<000>;
v0x55fb2cde7300_0 .net *"_ivl_0", 2 0, L_0x7fd0c513dcf8;  1 drivers
v0x55fb2cde7400_0 .net8 "a", 2 0, RS_0x7fd0c51d28a8;  alias, 2 drivers
v0x55fb2cde74c0_0 .net "a_or_s", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cde7590_0 .net8 "b", 2 0, RS_0x7fd0c51d28a8;  alias, 2 drivers
v0x55fb2cde7680_0 .net "cout", 0 0, L_0x55fb2d0239e0;  alias, 1 drivers
v0x55fb2cde7770_0 .net "input_b", 2 0, L_0x55fb2d022560;  1 drivers
v0x55fb2cde7810_0 .net "out", 2 0, L_0x55fb2d0238a0;  alias, 1 drivers
S_0x55fb2cde2380 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cde2020;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cde2560 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cde6d50_0 .net "S", 2 0, L_0x55fb2d0238a0;  alias, 1 drivers
v0x55fb2cde6e30_0 .net8 "a", 2 0, RS_0x7fd0c51d28a8;  alias, 2 drivers
v0x55fb2cde6f10_0 .net "b", 2 0, L_0x55fb2d022560;  alias, 1 drivers
v0x55fb2cde6fd0_0 .net "carin", 2 0, L_0x55fb2d023940;  1 drivers
v0x55fb2cde70b0_0 .net "cin", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cde71a0_0 .net "cout", 0 0, L_0x55fb2d0239e0;  alias, 1 drivers
L_0x55fb2d022890 .part RS_0x7fd0c51d28a8, 1, 1;
L_0x55fb2d0229c0 .part L_0x55fb2d022560, 1, 1;
L_0x55fb2d022af0 .part L_0x55fb2d023940, 0, 1;
L_0x55fb2d022ee0 .part RS_0x7fd0c51d28a8, 2, 1;
L_0x55fb2d023120 .part L_0x55fb2d022560, 2, 1;
L_0x55fb2d023250 .part L_0x55fb2d023940, 1, 1;
L_0x55fb2d023640 .part RS_0x7fd0c51d28a8, 0, 1;
L_0x55fb2d023770 .part L_0x55fb2d022560, 0, 1;
L_0x55fb2d0238a0 .concat8 [ 1 1 1 0], L_0x55fb2d023460, L_0x55fb2d0226b0, L_0x55fb2d022d00;
L_0x55fb2d023940 .concat8 [ 1 1 1 0], L_0x55fb2d0235d0, L_0x55fb2d022820, L_0x55fb2d022e70;
L_0x55fb2d0239e0 .part L_0x55fb2d023940, 2, 1;
S_0x55fb2cde26e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cde2380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0235d0 .functor OR 1, L_0x55fb2d0233f0, L_0x55fb2d023560, C4<0>, C4<0>;
v0x55fb2cde3610_0 .net "S", 0 0, L_0x55fb2d023460;  1 drivers
v0x55fb2cde36d0_0 .net "a", 0 0, L_0x55fb2d023640;  1 drivers
v0x55fb2cde37a0_0 .net "b", 0 0, L_0x55fb2d023770;  1 drivers
v0x55fb2cde38a0_0 .net "c_1", 0 0, L_0x55fb2d0233f0;  1 drivers
v0x55fb2cde3970_0 .net "c_2", 0 0, L_0x55fb2d023560;  1 drivers
v0x55fb2cde3a10_0 .net "cin", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cde3ab0_0 .net "cout", 0 0, L_0x55fb2d0235d0;  1 drivers
v0x55fb2cde3b50_0 .net "h_1_out", 0 0, L_0x55fb2d023380;  1 drivers
S_0x55fb2cde2990 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cde26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d023380 .functor XOR 1, L_0x55fb2d023640, L_0x55fb2d023770, C4<0>, C4<0>;
L_0x55fb2d0233f0 .functor AND 1, L_0x55fb2d023640, L_0x55fb2d023770, C4<1>, C4<1>;
v0x55fb2cde2c30_0 .net "S", 0 0, L_0x55fb2d023380;  alias, 1 drivers
v0x55fb2cde2d10_0 .net "a", 0 0, L_0x55fb2d023640;  alias, 1 drivers
v0x55fb2cde2dd0_0 .net "b", 0 0, L_0x55fb2d023770;  alias, 1 drivers
v0x55fb2cde2ea0_0 .net "cout", 0 0, L_0x55fb2d0233f0;  alias, 1 drivers
S_0x55fb2cde3010 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cde26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d023460 .functor XOR 1, L_0x55fb2d023380, L_0x7fd0c513b118, C4<0>, C4<0>;
L_0x55fb2d023560 .functor AND 1, L_0x55fb2d023380, L_0x7fd0c513b118, C4<1>, C4<1>;
v0x55fb2cde3280_0 .net "S", 0 0, L_0x55fb2d023460;  alias, 1 drivers
v0x55fb2cde3340_0 .net "a", 0 0, L_0x55fb2d023380;  alias, 1 drivers
v0x55fb2cde3430_0 .net "b", 0 0, L_0x7fd0c513b118;  alias, 1 drivers
v0x55fb2cde3500_0 .net "cout", 0 0, L_0x55fb2d023560;  alias, 1 drivers
S_0x55fb2cde3c40 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cde2380;
 .timescale 0 0;
P_0x55fb2cde3e60 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cde3f20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cde3c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d022820 .functor OR 1, L_0x55fb2d022640, L_0x55fb2d0227b0, C4<0>, C4<0>;
v0x55fb2cde4e20_0 .net "S", 0 0, L_0x55fb2d0226b0;  1 drivers
v0x55fb2cde4ee0_0 .net "a", 0 0, L_0x55fb2d022890;  1 drivers
v0x55fb2cde4fb0_0 .net "b", 0 0, L_0x55fb2d0229c0;  1 drivers
v0x55fb2cde50b0_0 .net "c_1", 0 0, L_0x55fb2d022640;  1 drivers
v0x55fb2cde5180_0 .net "c_2", 0 0, L_0x55fb2d0227b0;  1 drivers
v0x55fb2cde5270_0 .net "cin", 0 0, L_0x55fb2d022af0;  1 drivers
v0x55fb2cde5340_0 .net "cout", 0 0, L_0x55fb2d022820;  1 drivers
v0x55fb2cde53e0_0 .net "h_1_out", 0 0, L_0x55fb2d0225d0;  1 drivers
S_0x55fb2cde4180 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cde3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0225d0 .functor XOR 1, L_0x55fb2d022890, L_0x55fb2d0229c0, C4<0>, C4<0>;
L_0x55fb2d022640 .functor AND 1, L_0x55fb2d022890, L_0x55fb2d0229c0, C4<1>, C4<1>;
v0x55fb2cde4420_0 .net "S", 0 0, L_0x55fb2d0225d0;  alias, 1 drivers
v0x55fb2cde4500_0 .net "a", 0 0, L_0x55fb2d022890;  alias, 1 drivers
v0x55fb2cde45c0_0 .net "b", 0 0, L_0x55fb2d0229c0;  alias, 1 drivers
v0x55fb2cde4690_0 .net "cout", 0 0, L_0x55fb2d022640;  alias, 1 drivers
S_0x55fb2cde4800 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cde3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0226b0 .functor XOR 1, L_0x55fb2d0225d0, L_0x55fb2d022af0, C4<0>, C4<0>;
L_0x55fb2d0227b0 .functor AND 1, L_0x55fb2d0225d0, L_0x55fb2d022af0, C4<1>, C4<1>;
v0x55fb2cde4a70_0 .net "S", 0 0, L_0x55fb2d0226b0;  alias, 1 drivers
v0x55fb2cde4b30_0 .net "a", 0 0, L_0x55fb2d0225d0;  alias, 1 drivers
v0x55fb2cde4c20_0 .net "b", 0 0, L_0x55fb2d022af0;  alias, 1 drivers
v0x55fb2cde4cf0_0 .net "cout", 0 0, L_0x55fb2d0227b0;  alias, 1 drivers
S_0x55fb2cde54d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cde2380;
 .timescale 0 0;
P_0x55fb2cde56b0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cde5770 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cde54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d022e70 .functor OR 1, L_0x55fb2d022c90, L_0x55fb2d022e00, C4<0>, C4<0>;
v0x55fb2cde66a0_0 .net "S", 0 0, L_0x55fb2d022d00;  1 drivers
v0x55fb2cde6760_0 .net "a", 0 0, L_0x55fb2d022ee0;  1 drivers
v0x55fb2cde6830_0 .net "b", 0 0, L_0x55fb2d023120;  1 drivers
v0x55fb2cde6930_0 .net "c_1", 0 0, L_0x55fb2d022c90;  1 drivers
v0x55fb2cde6a00_0 .net "c_2", 0 0, L_0x55fb2d022e00;  1 drivers
v0x55fb2cde6af0_0 .net "cin", 0 0, L_0x55fb2d023250;  1 drivers
v0x55fb2cde6bc0_0 .net "cout", 0 0, L_0x55fb2d022e70;  1 drivers
v0x55fb2cde6c60_0 .net "h_1_out", 0 0, L_0x55fb2d022c20;  1 drivers
S_0x55fb2cde5a00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cde5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d022c20 .functor XOR 1, L_0x55fb2d022ee0, L_0x55fb2d023120, C4<0>, C4<0>;
L_0x55fb2d022c90 .functor AND 1, L_0x55fb2d022ee0, L_0x55fb2d023120, C4<1>, C4<1>;
v0x55fb2cde5ca0_0 .net "S", 0 0, L_0x55fb2d022c20;  alias, 1 drivers
v0x55fb2cde5d80_0 .net "a", 0 0, L_0x55fb2d022ee0;  alias, 1 drivers
v0x55fb2cde5e40_0 .net "b", 0 0, L_0x55fb2d023120;  alias, 1 drivers
v0x55fb2cde5f10_0 .net "cout", 0 0, L_0x55fb2d022c90;  alias, 1 drivers
S_0x55fb2cde6080 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cde5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d022d00 .functor XOR 1, L_0x55fb2d022c20, L_0x55fb2d023250, C4<0>, C4<0>;
L_0x55fb2d022e00 .functor AND 1, L_0x55fb2d022c20, L_0x55fb2d023250, C4<1>, C4<1>;
v0x55fb2cde62f0_0 .net "S", 0 0, L_0x55fb2d022d00;  alias, 1 drivers
v0x55fb2cde63b0_0 .net "a", 0 0, L_0x55fb2d022c20;  alias, 1 drivers
v0x55fb2cde64a0_0 .net "b", 0 0, L_0x55fb2d023250;  alias, 1 drivers
v0x55fb2cde6570_0 .net "cout", 0 0, L_0x55fb2d022e00;  alias, 1 drivers
S_0x55fb2cde7970 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cdd9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cde7b50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d01f6b0 .functor XOR 1, L_0x7fd0c513b0d0, L_0x55fb2d01f240, C4<0>, C4<0>;
v0x55fb2cde9d00_0 .net "a", 0 0, L_0x55fb2d01f1a0;  alias, 1 drivers
v0x55fb2cde9de0_0 .net "a_or_s", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cde9ea0_0 .net "b", 0 0, L_0x55fb2d01f240;  alias, 1 drivers
v0x55fb2cde9f40_0 .net "cout", 0 0, L_0x55fb2d01fb80;  alias, 1 drivers
v0x55fb2cde9fe0_0 .net "input_b", 0 0, L_0x55fb2d01f6b0;  1 drivers
v0x55fb2cdea0d0_0 .net "out", 0 0, L_0x55fb2d01fa30;  alias, 1 drivers
S_0x55fb2cde7d30 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cde7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cde7f30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d01fb80 .functor BUFZ 1, L_0x55fb2d01fb10, C4<0>, C4<0>, C4<0>;
v0x55fb2cde96b0_0 .net "S", 0 0, L_0x55fb2d01fa30;  alias, 1 drivers
v0x55fb2cde97c0_0 .net "a", 0 0, L_0x55fb2d01f1a0;  alias, 1 drivers
v0x55fb2cde98d0_0 .net "b", 0 0, L_0x55fb2d01f6b0;  alias, 1 drivers
v0x55fb2cde99c0_0 .net "carin", 0 0, L_0x55fb2d01fb10;  1 drivers
v0x55fb2cde9a80_0 .net "cin", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cde9bc0_0 .net "cout", 0 0, L_0x55fb2d01fb80;  alias, 1 drivers
S_0x55fb2cde80b0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cde7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d01fb10 .functor OR 1, L_0x55fb2d01f8b0, L_0x55fb2d01faa0, C4<0>, C4<0>;
v0x55fb2cde9000_0 .net "S", 0 0, L_0x55fb2d01fa30;  alias, 1 drivers
v0x55fb2cde90c0_0 .net "a", 0 0, L_0x55fb2d01f1a0;  alias, 1 drivers
v0x55fb2cde9190_0 .net "b", 0 0, L_0x55fb2d01f6b0;  alias, 1 drivers
v0x55fb2cde9290_0 .net "c_1", 0 0, L_0x55fb2d01f8b0;  1 drivers
v0x55fb2cde9360_0 .net "c_2", 0 0, L_0x55fb2d01faa0;  1 drivers
v0x55fb2cde9450_0 .net "cin", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cde9520_0 .net "cout", 0 0, L_0x55fb2d01fb10;  alias, 1 drivers
v0x55fb2cde95c0_0 .net "h_1_out", 0 0, L_0x55fb2d01f840;  1 drivers
S_0x55fb2cde8360 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cde80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01f840 .functor XOR 1, L_0x55fb2d01f1a0, L_0x55fb2d01f6b0, C4<0>, C4<0>;
L_0x55fb2d01f8b0 .functor AND 1, L_0x55fb2d01f1a0, L_0x55fb2d01f6b0, C4<1>, C4<1>;
v0x55fb2cde8600_0 .net "S", 0 0, L_0x55fb2d01f840;  alias, 1 drivers
v0x55fb2cde86e0_0 .net "a", 0 0, L_0x55fb2d01f1a0;  alias, 1 drivers
v0x55fb2cde87a0_0 .net "b", 0 0, L_0x55fb2d01f6b0;  alias, 1 drivers
v0x55fb2cde8870_0 .net "cout", 0 0, L_0x55fb2d01f8b0;  alias, 1 drivers
S_0x55fb2cde89e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cde80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01fa30 .functor XOR 1, L_0x55fb2d01f840, L_0x7fd0c513b0d0, C4<0>, C4<0>;
L_0x55fb2d01faa0 .functor AND 1, L_0x55fb2d01f840, L_0x7fd0c513b0d0, C4<1>, C4<1>;
v0x55fb2cde8c50_0 .net "S", 0 0, L_0x55fb2d01fa30;  alias, 1 drivers
v0x55fb2cde8d10_0 .net "a", 0 0, L_0x55fb2d01f840;  alias, 1 drivers
v0x55fb2cde8e00_0 .net "b", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cde8ed0_0 .net "cout", 0 0, L_0x55fb2d01faa0;  alias, 1 drivers
S_0x55fb2cdea230 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cdd9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdea460 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d01fbf0 .functor XOR 1, L_0x7fd0c513b0d0, L_0x55fb2d01f380, C4<0>, C4<0>;
v0x55fb2cdec420_0 .net "a", 0 0, L_0x55fb2d01f2e0;  alias, 1 drivers
v0x55fb2cdec500_0 .net "a_or_s", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cdec5c0_0 .net "b", 0 0, L_0x55fb2d01f380;  alias, 1 drivers
v0x55fb2cdec660_0 .net "cout", 0 0, L_0x55fb2d0200c0;  alias, 1 drivers
v0x55fb2cdec700_0 .net "input_b", 0 0, L_0x55fb2d01fbf0;  1 drivers
v0x55fb2cdec7f0_0 .net "out", 0 0, L_0x55fb2d01ff70;  alias, 1 drivers
S_0x55fb2cdea580 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdea230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdea780 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d0200c0 .functor BUFZ 1, L_0x55fb2d020050, C4<0>, C4<0>, C4<0>;
v0x55fb2cdebe00_0 .net "S", 0 0, L_0x55fb2d01ff70;  alias, 1 drivers
v0x55fb2cdebf30_0 .net "a", 0 0, L_0x55fb2d01f2e0;  alias, 1 drivers
v0x55fb2cdec040_0 .net "b", 0 0, L_0x55fb2d01fbf0;  alias, 1 drivers
v0x55fb2cdec130_0 .net "carin", 0 0, L_0x55fb2d020050;  1 drivers
v0x55fb2cdec1f0_0 .net "cin", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cdec2e0_0 .net "cout", 0 0, L_0x55fb2d0200c0;  alias, 1 drivers
S_0x55fb2cdea8a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdea580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d020050 .functor OR 1, L_0x55fb2d01fdf0, L_0x55fb2d01ffe0, C4<0>, C4<0>;
v0x55fb2cdeb7d0_0 .net "S", 0 0, L_0x55fb2d01ff70;  alias, 1 drivers
v0x55fb2cdeb890_0 .net "a", 0 0, L_0x55fb2d01f2e0;  alias, 1 drivers
v0x55fb2cdeb960_0 .net "b", 0 0, L_0x55fb2d01fbf0;  alias, 1 drivers
v0x55fb2cdeba60_0 .net "c_1", 0 0, L_0x55fb2d01fdf0;  1 drivers
v0x55fb2cdebb30_0 .net "c_2", 0 0, L_0x55fb2d01ffe0;  1 drivers
v0x55fb2cdebbd0_0 .net "cin", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cdebc70_0 .net "cout", 0 0, L_0x55fb2d020050;  alias, 1 drivers
v0x55fb2cdebd10_0 .net "h_1_out", 0 0, L_0x55fb2d01fd80;  1 drivers
S_0x55fb2cdeab50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdea8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01fd80 .functor XOR 1, L_0x55fb2d01f2e0, L_0x55fb2d01fbf0, C4<0>, C4<0>;
L_0x55fb2d01fdf0 .functor AND 1, L_0x55fb2d01f2e0, L_0x55fb2d01fbf0, C4<1>, C4<1>;
v0x55fb2cdeadf0_0 .net "S", 0 0, L_0x55fb2d01fd80;  alias, 1 drivers
v0x55fb2cdeaed0_0 .net "a", 0 0, L_0x55fb2d01f2e0;  alias, 1 drivers
v0x55fb2cdeaf90_0 .net "b", 0 0, L_0x55fb2d01fbf0;  alias, 1 drivers
v0x55fb2cdeb060_0 .net "cout", 0 0, L_0x55fb2d01fdf0;  alias, 1 drivers
S_0x55fb2cdeb1d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdea8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d01ff70 .functor XOR 1, L_0x55fb2d01fd80, L_0x7fd0c513b0d0, C4<0>, C4<0>;
L_0x55fb2d01ffe0 .functor AND 1, L_0x55fb2d01fd80, L_0x7fd0c513b0d0, C4<1>, C4<1>;
v0x55fb2cdeb440_0 .net "S", 0 0, L_0x55fb2d01ff70;  alias, 1 drivers
v0x55fb2cdeb500_0 .net "a", 0 0, L_0x55fb2d01fd80;  alias, 1 drivers
v0x55fb2cdeb5f0_0 .net "b", 0 0, L_0x7fd0c513b0d0;  alias, 1 drivers
v0x55fb2cdeb6c0_0 .net "cout", 0 0, L_0x55fb2d01ffe0;  alias, 1 drivers
S_0x55fb2cdec950 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cdd9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdecb30 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2cdf2c30_0 .net "S", 3 0, L_0x55fb2d025b20;  alias, 1 drivers
v0x55fb2cdf2d10_0 .net8 "a", 3 0, RS_0x7fd0c51d4768;  alias, 2 drivers
v0x55fb2cdf2df0_0 .net8 "b", 3 0, RS_0x7fd0c51d4798;  alias, 2 drivers
v0x55fb2cdf2eb0_0 .net "carin", 3 0, L_0x55fb2d025c30;  1 drivers
v0x55fb2cdf2f90_0 .net "cin", 0 0, L_0x55fb2d0239e0;  alias, 1 drivers
v0x55fb2cdf3080_0 .net "cout", 0 0, L_0x55fb2d025db0;  alias, 1 drivers
L_0x55fb2d024200 .part RS_0x7fd0c51d4768, 1, 1;
L_0x55fb2d0243c0 .part RS_0x7fd0c51d4798, 1, 1;
L_0x55fb2d024580 .part L_0x55fb2d025c30, 0, 1;
L_0x55fb2d024a10 .part RS_0x7fd0c51d4768, 2, 1;
L_0x55fb2d024b40 .part RS_0x7fd0c51d4798, 2, 1;
L_0x55fb2d024c70 .part L_0x55fb2d025c30, 1, 1;
L_0x55fb2d025150 .part RS_0x7fd0c51d4768, 3, 1;
L_0x55fb2d025280 .part RS_0x7fd0c51d4798, 3, 1;
L_0x55fb2d025400 .part L_0x55fb2d025c30, 2, 1;
L_0x55fb2d025950 .part RS_0x7fd0c51d4768, 0, 1;
L_0x55fb2d0259f0 .part RS_0x7fd0c51d4798, 0, 1;
L_0x55fb2d025b20 .concat8 [ 1 1 1 1], L_0x55fb2d025610, L_0x55fb2d023f80, L_0x55fb2d024790, L_0x55fb2d024ed0;
L_0x55fb2d025c30 .concat8 [ 1 1 1 1], L_0x55fb2d0258e0, L_0x55fb2d024190, L_0x55fb2d0249a0, L_0x55fb2d0250e0;
L_0x55fb2d025db0 .part L_0x55fb2d025c30, 3, 1;
S_0x55fb2cdecce0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdec950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0258e0 .functor OR 1, L_0x55fb2d0255a0, L_0x55fb2d025760, C4<0>, C4<0>;
v0x55fb2cdedc30_0 .net "S", 0 0, L_0x55fb2d025610;  1 drivers
v0x55fb2cdedcf0_0 .net "a", 0 0, L_0x55fb2d025950;  1 drivers
v0x55fb2cdeddc0_0 .net "b", 0 0, L_0x55fb2d0259f0;  1 drivers
v0x55fb2cdedec0_0 .net "c_1", 0 0, L_0x55fb2d0255a0;  1 drivers
v0x55fb2cdedf90_0 .net "c_2", 0 0, L_0x55fb2d025760;  1 drivers
v0x55fb2cdee080_0 .net "cin", 0 0, L_0x55fb2d0239e0;  alias, 1 drivers
v0x55fb2cdee120_0 .net "cout", 0 0, L_0x55fb2d0258e0;  1 drivers
v0x55fb2cdee1c0_0 .net "h_1_out", 0 0, L_0x55fb2d025530;  1 drivers
S_0x55fb2cdecf90 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdecce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d025530 .functor XOR 1, L_0x55fb2d025950, L_0x55fb2d0259f0, C4<0>, C4<0>;
L_0x55fb2d0255a0 .functor AND 1, L_0x55fb2d025950, L_0x55fb2d0259f0, C4<1>, C4<1>;
v0x55fb2cded230_0 .net "S", 0 0, L_0x55fb2d025530;  alias, 1 drivers
v0x55fb2cded310_0 .net "a", 0 0, L_0x55fb2d025950;  alias, 1 drivers
v0x55fb2cded3d0_0 .net "b", 0 0, L_0x55fb2d0259f0;  alias, 1 drivers
v0x55fb2cded4a0_0 .net "cout", 0 0, L_0x55fb2d0255a0;  alias, 1 drivers
S_0x55fb2cded610 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdecce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d025610 .functor XOR 1, L_0x55fb2d025530, L_0x55fb2d0239e0, C4<0>, C4<0>;
L_0x55fb2d025760 .functor AND 1, L_0x55fb2d025530, L_0x55fb2d0239e0, C4<1>, C4<1>;
v0x55fb2cded880_0 .net "S", 0 0, L_0x55fb2d025610;  alias, 1 drivers
v0x55fb2cded940_0 .net "a", 0 0, L_0x55fb2d025530;  alias, 1 drivers
v0x55fb2cdeda30_0 .net "b", 0 0, L_0x55fb2d0239e0;  alias, 1 drivers
v0x55fb2cdedb50_0 .net "cout", 0 0, L_0x55fb2d025760;  alias, 1 drivers
S_0x55fb2cdee2b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdec950;
 .timescale 0 0;
P_0x55fb2cdee4d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdee590 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdee2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d024190 .functor OR 1, L_0x55fb2d023ec0, L_0x55fb2d0240d0, C4<0>, C4<0>;
v0x55fb2cdef490_0 .net "S", 0 0, L_0x55fb2d023f80;  1 drivers
v0x55fb2cdef550_0 .net "a", 0 0, L_0x55fb2d024200;  1 drivers
v0x55fb2cdef620_0 .net "b", 0 0, L_0x55fb2d0243c0;  1 drivers
v0x55fb2cdef720_0 .net "c_1", 0 0, L_0x55fb2d023ec0;  1 drivers
v0x55fb2cdef7f0_0 .net "c_2", 0 0, L_0x55fb2d0240d0;  1 drivers
v0x55fb2cdef8e0_0 .net "cin", 0 0, L_0x55fb2d024580;  1 drivers
v0x55fb2cdef9b0_0 .net "cout", 0 0, L_0x55fb2d024190;  1 drivers
v0x55fb2cdefa50_0 .net "h_1_out", 0 0, L_0x55fb2d023e50;  1 drivers
S_0x55fb2cdee7f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdee590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d023e50 .functor XOR 1, L_0x55fb2d024200, L_0x55fb2d0243c0, C4<0>, C4<0>;
L_0x55fb2d023ec0 .functor AND 1, L_0x55fb2d024200, L_0x55fb2d0243c0, C4<1>, C4<1>;
v0x55fb2cdeea90_0 .net "S", 0 0, L_0x55fb2d023e50;  alias, 1 drivers
v0x55fb2cdeeb70_0 .net "a", 0 0, L_0x55fb2d024200;  alias, 1 drivers
v0x55fb2cdeec30_0 .net "b", 0 0, L_0x55fb2d0243c0;  alias, 1 drivers
v0x55fb2cdeed00_0 .net "cout", 0 0, L_0x55fb2d023ec0;  alias, 1 drivers
S_0x55fb2cdeee70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdee590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d023f80 .functor XOR 1, L_0x55fb2d023e50, L_0x55fb2d024580, C4<0>, C4<0>;
L_0x55fb2d0240d0 .functor AND 1, L_0x55fb2d023e50, L_0x55fb2d024580, C4<1>, C4<1>;
v0x55fb2cdef0e0_0 .net "S", 0 0, L_0x55fb2d023f80;  alias, 1 drivers
v0x55fb2cdef1a0_0 .net "a", 0 0, L_0x55fb2d023e50;  alias, 1 drivers
v0x55fb2cdef290_0 .net "b", 0 0, L_0x55fb2d024580;  alias, 1 drivers
v0x55fb2cdef360_0 .net "cout", 0 0, L_0x55fb2d0240d0;  alias, 1 drivers
S_0x55fb2cdefb40 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cdec950;
 .timescale 0 0;
P_0x55fb2cdefd20 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cdefde0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdefb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0249a0 .functor OR 1, L_0x55fb2d024720, L_0x55fb2d0248e0, C4<0>, C4<0>;
v0x55fb2cdf0d10_0 .net "S", 0 0, L_0x55fb2d024790;  1 drivers
v0x55fb2cdf0dd0_0 .net "a", 0 0, L_0x55fb2d024a10;  1 drivers
v0x55fb2cdf0ea0_0 .net "b", 0 0, L_0x55fb2d024b40;  1 drivers
v0x55fb2cdf0fa0_0 .net "c_1", 0 0, L_0x55fb2d024720;  1 drivers
v0x55fb2cdf1070_0 .net "c_2", 0 0, L_0x55fb2d0248e0;  1 drivers
v0x55fb2cdf1160_0 .net "cin", 0 0, L_0x55fb2d024c70;  1 drivers
v0x55fb2cdf1230_0 .net "cout", 0 0, L_0x55fb2d0249a0;  1 drivers
v0x55fb2cdf12d0_0 .net "h_1_out", 0 0, L_0x55fb2d0246b0;  1 drivers
S_0x55fb2cdf0070 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdefde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0246b0 .functor XOR 1, L_0x55fb2d024a10, L_0x55fb2d024b40, C4<0>, C4<0>;
L_0x55fb2d024720 .functor AND 1, L_0x55fb2d024a10, L_0x55fb2d024b40, C4<1>, C4<1>;
v0x55fb2cdf0310_0 .net "S", 0 0, L_0x55fb2d0246b0;  alias, 1 drivers
v0x55fb2cdf03f0_0 .net "a", 0 0, L_0x55fb2d024a10;  alias, 1 drivers
v0x55fb2cdf04b0_0 .net "b", 0 0, L_0x55fb2d024b40;  alias, 1 drivers
v0x55fb2cdf0580_0 .net "cout", 0 0, L_0x55fb2d024720;  alias, 1 drivers
S_0x55fb2cdf06f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdefde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d024790 .functor XOR 1, L_0x55fb2d0246b0, L_0x55fb2d024c70, C4<0>, C4<0>;
L_0x55fb2d0248e0 .functor AND 1, L_0x55fb2d0246b0, L_0x55fb2d024c70, C4<1>, C4<1>;
v0x55fb2cdf0960_0 .net "S", 0 0, L_0x55fb2d024790;  alias, 1 drivers
v0x55fb2cdf0a20_0 .net "a", 0 0, L_0x55fb2d0246b0;  alias, 1 drivers
v0x55fb2cdf0b10_0 .net "b", 0 0, L_0x55fb2d024c70;  alias, 1 drivers
v0x55fb2cdf0be0_0 .net "cout", 0 0, L_0x55fb2d0248e0;  alias, 1 drivers
S_0x55fb2cdf13c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2cdec950;
 .timescale 0 0;
P_0x55fb2cdf15a0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2cdf1680 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdf13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0250e0 .functor OR 1, L_0x55fb2d024e10, L_0x55fb2d025020, C4<0>, C4<0>;
v0x55fb2cdf2580_0 .net "S", 0 0, L_0x55fb2d024ed0;  1 drivers
v0x55fb2cdf2640_0 .net "a", 0 0, L_0x55fb2d025150;  1 drivers
v0x55fb2cdf2710_0 .net "b", 0 0, L_0x55fb2d025280;  1 drivers
v0x55fb2cdf2810_0 .net "c_1", 0 0, L_0x55fb2d024e10;  1 drivers
v0x55fb2cdf28e0_0 .net "c_2", 0 0, L_0x55fb2d025020;  1 drivers
v0x55fb2cdf29d0_0 .net "cin", 0 0, L_0x55fb2d025400;  1 drivers
v0x55fb2cdf2aa0_0 .net "cout", 0 0, L_0x55fb2d0250e0;  1 drivers
v0x55fb2cdf2b40_0 .net "h_1_out", 0 0, L_0x55fb2d024da0;  1 drivers
S_0x55fb2cdf18e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdf1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d024da0 .functor XOR 1, L_0x55fb2d025150, L_0x55fb2d025280, C4<0>, C4<0>;
L_0x55fb2d024e10 .functor AND 1, L_0x55fb2d025150, L_0x55fb2d025280, C4<1>, C4<1>;
v0x55fb2cdf1b80_0 .net "S", 0 0, L_0x55fb2d024da0;  alias, 1 drivers
v0x55fb2cdf1c60_0 .net "a", 0 0, L_0x55fb2d025150;  alias, 1 drivers
v0x55fb2cdf1d20_0 .net "b", 0 0, L_0x55fb2d025280;  alias, 1 drivers
v0x55fb2cdf1df0_0 .net "cout", 0 0, L_0x55fb2d024e10;  alias, 1 drivers
S_0x55fb2cdf1f60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdf1680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d024ed0 .functor XOR 1, L_0x55fb2d024da0, L_0x55fb2d025400, C4<0>, C4<0>;
L_0x55fb2d025020 .functor AND 1, L_0x55fb2d024da0, L_0x55fb2d025400, C4<1>, C4<1>;
v0x55fb2cdf21d0_0 .net "S", 0 0, L_0x55fb2d024ed0;  alias, 1 drivers
v0x55fb2cdf2290_0 .net "a", 0 0, L_0x55fb2d024da0;  alias, 1 drivers
v0x55fb2cdf2380_0 .net "b", 0 0, L_0x55fb2d025400;  alias, 1 drivers
v0x55fb2cdf2450_0 .net "cout", 0 0, L_0x55fb2d025020;  alias, 1 drivers
S_0x55fb2cdf57f0 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2cd90710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d0282b0 .functor BUFZ 2, L_0x55fb2d026d50, C4<00>, C4<00>, C4<00>;
L_0x55fb2d028500 .functor BUFZ 2, L_0x55fb2d027e60, C4<00>, C4<00>, C4<00>;
L_0x55fb2d028570 .functor AND 1, L_0x55fb2d0281c0, L_0x55fb2d0283c0, C4<1>, C4<1>;
L_0x55fb2d028720 .functor AND 1, L_0x55fb2d028120, L_0x55fb2d028320, C4<1>, C4<1>;
L_0x55fb2d0293a0 .functor AND 1, L_0x55fb2d028ca0, L_0x55fb2d0291e0, C4<1>, C4<1>;
L_0x55fb2d02a6b0 .functor XOR 1, L_0x55fb2d028df0, L_0x55fb2d029330, C4<0>, C4<0>;
L_0x55fb2d02bbb0 .functor BUFZ 2, L_0x55fb2d0285e0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d02bd10 .functor BUFZ 2, L_0x55fb2d02b800, C4<00>, C4<00>, C4<00>;
L_0x55fb2d02d860 .functor BUFZ 2, L_0x55fb2d028790, C4<00>, C4<00>, C4<00>;
L_0x55fb2d02da00 .functor BUFZ 3, L_0x55fb2d02d500, C4<000>, C4<000>, C4<000>;
v0x55fb2ce0ef40_0 .net "X", 1 0, L_0x55fb2d026d50;  alias, 1 drivers
v0x55fb2ce0f020_0 .net "Xe", 0 0, L_0x55fb2d0281c0;  1 drivers
v0x55fb2ce0f0e0_0 .net "Xn", 0 0, L_0x55fb2d028120;  1 drivers
v0x55fb2ce0f210_0 .net "Y", 1 0, L_0x55fb2d027e60;  alias, 1 drivers
v0x55fb2ce0f2b0_0 .net "Ye", 0 0, L_0x55fb2d0283c0;  1 drivers
v0x55fb2ce0f3a0_0 .net "Yn", 0 0, L_0x55fb2d028320;  1 drivers
v0x55fb2ce0f4d0_0 .net "Z", 3 0, o0x7fd0c51c6ea8;  alias, 0 drivers
v0x55fb2ce0f570_0 .net *"_ivl_12", 0 0, L_0x55fb2d028570;  1 drivers
L_0x7fd0c513b3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce0f610_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513b3a0;  1 drivers
v0x55fb2ce0f760_0 .net *"_ivl_21", 0 0, L_0x55fb2d028720;  1 drivers
L_0x7fd0c513b3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce0f840_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513b3e8;  1 drivers
v0x55fb2ce0f920_0 .net *"_ivl_34", 0 0, L_0x55fb2d0293a0;  1 drivers
L_0x7fd0c513b4c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce0fa00_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513b4c0;  1 drivers
v0x55fb2ce0fae0_0 .net *"_ivl_4", 1 0, L_0x55fb2d0282b0;  1 drivers
v0x55fb2ce0fbc0_0 .net *"_ivl_50", 1 0, L_0x55fb2d02bbb0;  1 drivers
v0x55fb2ce0fca0_0 .net *"_ivl_54", 1 0, L_0x55fb2d02bd10;  1 drivers
v0x55fb2ce0fd80_0 .net *"_ivl_62", 1 0, L_0x55fb2d02d860;  1 drivers
v0x55fb2ce0ff70_0 .net *"_ivl_66", 2 0, L_0x55fb2d02da00;  1 drivers
v0x55fb2ce10050_0 .net *"_ivl_9", 1 0, L_0x55fb2d028500;  1 drivers
L_0x7fd0c513b478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce10130_0 .net "add", 0 0, L_0x7fd0c513b478;  1 drivers
L_0x7fd0c513b550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d6e08 .resolv tri, L_0x7fd0c513b550, L_0x55fb2d02bac0;
v0x55fb2ce102e0_0 .net8 "big_z0", 2 0, RS_0x7fd0c51d6e08;  2 drivers
v0x55fb2ce103a0_0 .net "big_z0_z1", 2 0, L_0x55fb2d02d500;  1 drivers
L_0x7fd0c513b598 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d90b8 .resolv tri, L_0x7fd0c513b598, L_0x55fb2d02bc20;
v0x55fb2ce10460_0 .net8 "big_z1", 2 0, RS_0x7fd0c51d90b8;  2 drivers
L_0x7fd0c513b628 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d8cf8 .resolv tri, L_0x7fd0c513b628, L_0x55fb2d02d960;
v0x55fb2ce10540_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c51d8cf8;  2 drivers
L_0x7fd0c513b5e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51d8cc8 .resolv tri, L_0x7fd0c513b5e0, L_0x55fb2d02d7c0;
v0x55fb2ce10600_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51d8cc8;  2 drivers
v0x55fb2ce106d0_0 .net "cout_z0_z1", 0 0, L_0x55fb2d02d690;  1 drivers
v0x55fb2ce10770_0 .net "cout_z1", 0 0, L_0x55fb2d02b940;  1 drivers
v0x55fb2ce10810_0 .net "cout_z1_1", 0 0, L_0x55fb2d02a5c0;  1 drivers
v0x55fb2ce10900_0 .net "dummy_cout", 0 0, L_0x55fb2d02fd20;  1 drivers
v0x55fb2ce109a0_0 .net "signX", 0 0, L_0x55fb2d028df0;  1 drivers
v0x55fb2ce10a90_0 .net "signY", 0 0, L_0x55fb2d029330;  1 drivers
v0x55fb2ce10b80_0 .net "sign_z3", 0 0, L_0x55fb2d02a6b0;  1 drivers
L_0x7fd0c513b430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce10c20_0 .net "sub", 0 0, L_0x7fd0c513b430;  1 drivers
v0x55fb2ce10ed0_0 .net "z", 3 0, L_0x55fb2d02fa90;  1 drivers
v0x55fb2ce10f70_0 .net "z0", 1 0, L_0x55fb2d0285e0;  1 drivers
v0x55fb2ce11010_0 .net "z1", 1 0, L_0x55fb2d02b800;  1 drivers
v0x55fb2ce11100_0 .net "z1_1", 1 0, L_0x55fb2d02a480;  1 drivers
v0x55fb2ce111c0_0 .net "z2", 1 0, L_0x55fb2d028790;  1 drivers
v0x55fb2ce11280_0 .net "z3", 1 0, L_0x55fb2d029410;  1 drivers
v0x55fb2ce11320_0 .net "z3_1", 0 0, L_0x55fb2d028ca0;  1 drivers
v0x55fb2ce113c0_0 .net "z3_2", 0 0, L_0x55fb2d0291e0;  1 drivers
L_0x55fb2d028120 .part L_0x55fb2d0282b0, 1, 1;
L_0x55fb2d0281c0 .part L_0x55fb2d0282b0, 0, 1;
L_0x55fb2d028320 .part L_0x55fb2d028500, 1, 1;
L_0x55fb2d0283c0 .part L_0x55fb2d028500, 0, 1;
L_0x55fb2d0285e0 .concat8 [ 1 1 0 0], L_0x55fb2d028570, L_0x7fd0c513b3a0;
L_0x55fb2d028790 .concat8 [ 1 1 0 0], L_0x55fb2d028720, L_0x7fd0c513b3e8;
L_0x55fb2d029410 .concat8 [ 1 1 0 0], L_0x55fb2d0293a0, L_0x7fd0c513b4c0;
L_0x55fb2d02bac0 .part/pv L_0x55fb2d02bbb0, 0, 2, 3;
L_0x55fb2d02bc20 .part/pv L_0x55fb2d02bd10, 1, 2, 3;
L_0x55fb2d02d7c0 .part/pv L_0x55fb2d02d860, 2, 2, 4;
L_0x55fb2d02d960 .part/pv L_0x55fb2d02da00, 0, 3, 4;
S_0x55fb2cdf5a10 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2cdf57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cde14b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513ddd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d0295a0 .functor XOR 2, L_0x7fd0c513ddd0, L_0x55fb2d028790, C4<00>, C4<00>;
v0x55fb2cdf9510_0 .net *"_ivl_0", 1 0, L_0x7fd0c513ddd0;  1 drivers
v0x55fb2cdf9610_0 .net "a", 1 0, L_0x55fb2d0285e0;  alias, 1 drivers
v0x55fb2cdf96d0_0 .net "a_or_s", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2cdf9770_0 .net "b", 1 0, L_0x55fb2d028790;  alias, 1 drivers
v0x55fb2cdf9810_0 .net "cout", 0 0, L_0x55fb2d02a5c0;  alias, 1 drivers
v0x55fb2cdf9900_0 .net "input_b", 1 0, L_0x55fb2d0295a0;  1 drivers
v0x55fb2cdf99d0_0 .net "out", 1 0, L_0x55fb2d02a480;  alias, 1 drivers
S_0x55fb2cdf5d20 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdf5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdf5f20 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cdf8f10_0 .net "S", 1 0, L_0x55fb2d02a480;  alias, 1 drivers
v0x55fb2cdf8ff0_0 .net "a", 1 0, L_0x55fb2d0285e0;  alias, 1 drivers
v0x55fb2cdf90d0_0 .net "b", 1 0, L_0x55fb2d0295a0;  alias, 1 drivers
v0x55fb2cdf9190_0 .net "carin", 1 0, L_0x55fb2d02a520;  1 drivers
v0x55fb2cdf9270_0 .net "cin", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2cdf93b0_0 .net "cout", 0 0, L_0x55fb2d02a5c0;  alias, 1 drivers
L_0x55fb2d029ab0 .part L_0x55fb2d0285e0, 1, 1;
L_0x55fb2d029c70 .part L_0x55fb2d0295a0, 1, 1;
L_0x55fb2d029da0 .part L_0x55fb2d02a520, 0, 1;
L_0x55fb2d02a190 .part L_0x55fb2d0285e0, 0, 1;
L_0x55fb2d02a2c0 .part L_0x55fb2d0295a0, 0, 1;
L_0x55fb2d02a480 .concat8 [ 1 1 0 0], L_0x55fb2d029fb0, L_0x55fb2d029830;
L_0x55fb2d02a520 .concat8 [ 1 1 0 0], L_0x55fb2d02a120, L_0x55fb2d029a40;
L_0x55fb2d02a5c0 .part L_0x55fb2d02a520, 1, 1;
S_0x55fb2cdf60a0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdf5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02a120 .functor OR 1, L_0x55fb2d029f40, L_0x55fb2d02a0b0, C4<0>, C4<0>;
v0x55fb2cdf6ff0_0 .net "S", 0 0, L_0x55fb2d029fb0;  1 drivers
v0x55fb2cdf70b0_0 .net "a", 0 0, L_0x55fb2d02a190;  1 drivers
v0x55fb2cdf7180_0 .net "b", 0 0, L_0x55fb2d02a2c0;  1 drivers
v0x55fb2cdf7280_0 .net "c_1", 0 0, L_0x55fb2d029f40;  1 drivers
v0x55fb2cdf7350_0 .net "c_2", 0 0, L_0x55fb2d02a0b0;  1 drivers
v0x55fb2cdf7440_0 .net "cin", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2cdf7510_0 .net "cout", 0 0, L_0x55fb2d02a120;  1 drivers
v0x55fb2cdf75b0_0 .net "h_1_out", 0 0, L_0x55fb2d029ed0;  1 drivers
S_0x55fb2cdf6350 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdf60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d029ed0 .functor XOR 1, L_0x55fb2d02a190, L_0x55fb2d02a2c0, C4<0>, C4<0>;
L_0x55fb2d029f40 .functor AND 1, L_0x55fb2d02a190, L_0x55fb2d02a2c0, C4<1>, C4<1>;
v0x55fb2cdf65f0_0 .net "S", 0 0, L_0x55fb2d029ed0;  alias, 1 drivers
v0x55fb2cdf66d0_0 .net "a", 0 0, L_0x55fb2d02a190;  alias, 1 drivers
v0x55fb2cdf6790_0 .net "b", 0 0, L_0x55fb2d02a2c0;  alias, 1 drivers
v0x55fb2cdf6860_0 .net "cout", 0 0, L_0x55fb2d029f40;  alias, 1 drivers
S_0x55fb2cdf69d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdf60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d029fb0 .functor XOR 1, L_0x55fb2d029ed0, L_0x7fd0c513b478, C4<0>, C4<0>;
L_0x55fb2d02a0b0 .functor AND 1, L_0x55fb2d029ed0, L_0x7fd0c513b478, C4<1>, C4<1>;
v0x55fb2cdf6c40_0 .net "S", 0 0, L_0x55fb2d029fb0;  alias, 1 drivers
v0x55fb2cdf6d00_0 .net "a", 0 0, L_0x55fb2d029ed0;  alias, 1 drivers
v0x55fb2cdf6df0_0 .net "b", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2cdf6ec0_0 .net "cout", 0 0, L_0x55fb2d02a0b0;  alias, 1 drivers
S_0x55fb2cdf76a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdf5d20;
 .timescale 0 0;
P_0x55fb2cdf78a0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdf7960 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdf76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d029a40 .functor OR 1, L_0x55fb2d029770, L_0x55fb2d029980, C4<0>, C4<0>;
v0x55fb2cdf8860_0 .net "S", 0 0, L_0x55fb2d029830;  1 drivers
v0x55fb2cdf8920_0 .net "a", 0 0, L_0x55fb2d029ab0;  1 drivers
v0x55fb2cdf89f0_0 .net "b", 0 0, L_0x55fb2d029c70;  1 drivers
v0x55fb2cdf8af0_0 .net "c_1", 0 0, L_0x55fb2d029770;  1 drivers
v0x55fb2cdf8bc0_0 .net "c_2", 0 0, L_0x55fb2d029980;  1 drivers
v0x55fb2cdf8cb0_0 .net "cin", 0 0, L_0x55fb2d029da0;  1 drivers
v0x55fb2cdf8d80_0 .net "cout", 0 0, L_0x55fb2d029a40;  1 drivers
v0x55fb2cdf8e20_0 .net "h_1_out", 0 0, L_0x55fb2d029660;  1 drivers
S_0x55fb2cdf7bc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdf7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d029660 .functor XOR 1, L_0x55fb2d029ab0, L_0x55fb2d029c70, C4<0>, C4<0>;
L_0x55fb2d029770 .functor AND 1, L_0x55fb2d029ab0, L_0x55fb2d029c70, C4<1>, C4<1>;
v0x55fb2cdf7e60_0 .net "S", 0 0, L_0x55fb2d029660;  alias, 1 drivers
v0x55fb2cdf7f40_0 .net "a", 0 0, L_0x55fb2d029ab0;  alias, 1 drivers
v0x55fb2cdf8000_0 .net "b", 0 0, L_0x55fb2d029c70;  alias, 1 drivers
v0x55fb2cdf80d0_0 .net "cout", 0 0, L_0x55fb2d029770;  alias, 1 drivers
S_0x55fb2cdf8240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdf7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d029830 .functor XOR 1, L_0x55fb2d029660, L_0x55fb2d029da0, C4<0>, C4<0>;
L_0x55fb2d029980 .functor AND 1, L_0x55fb2d029660, L_0x55fb2d029da0, C4<1>, C4<1>;
v0x55fb2cdf84b0_0 .net "S", 0 0, L_0x55fb2d029830;  alias, 1 drivers
v0x55fb2cdf8570_0 .net "a", 0 0, L_0x55fb2d029660;  alias, 1 drivers
v0x55fb2cdf8660_0 .net "b", 0 0, L_0x55fb2d029da0;  alias, 1 drivers
v0x55fb2cdf8730_0 .net "cout", 0 0, L_0x55fb2d029980;  alias, 1 drivers
S_0x55fb2cdf9b50 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2cdf57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdf9d50 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d02a8e0 .functor XOR 2, L_0x55fb2d02a840, L_0x55fb2d029410, C4<00>, C4<00>;
v0x55fb2cdfd6a0_0 .net *"_ivl_0", 1 0, L_0x55fb2d02a840;  1 drivers
L_0x7fd0c513b508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cdfd7a0_0 .net *"_ivl_3", 0 0, L_0x7fd0c513b508;  1 drivers
v0x55fb2cdfd880_0 .net "a", 1 0, L_0x55fb2d02a480;  alias, 1 drivers
v0x55fb2cdfd920_0 .net "a_or_s", 0 0, L_0x55fb2d02a6b0;  alias, 1 drivers
v0x55fb2cdfd9c0_0 .net "b", 1 0, L_0x55fb2d029410;  alias, 1 drivers
v0x55fb2cdfdaf0_0 .net "cout", 0 0, L_0x55fb2d02b940;  alias, 1 drivers
v0x55fb2cdfdb90_0 .net "input_b", 1 0, L_0x55fb2d02a8e0;  1 drivers
v0x55fb2cdfdc30_0 .net "out", 1 0, L_0x55fb2d02b800;  alias, 1 drivers
L_0x55fb2d02a840 .concat [ 1 1 0 0], L_0x55fb2d02a6b0, L_0x7fd0c513b508;
S_0x55fb2cdf9ea0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdf9b50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdfa080 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cdfd070_0 .net "S", 1 0, L_0x55fb2d02b800;  alias, 1 drivers
v0x55fb2cdfd150_0 .net "a", 1 0, L_0x55fb2d02a480;  alias, 1 drivers
v0x55fb2cdfd260_0 .net "b", 1 0, L_0x55fb2d02a8e0;  alias, 1 drivers
v0x55fb2cdfd320_0 .net "carin", 1 0, L_0x55fb2d02b8a0;  1 drivers
v0x55fb2cdfd400_0 .net "cin", 0 0, L_0x55fb2d02a6b0;  alias, 1 drivers
v0x55fb2cdfd540_0 .net "cout", 0 0, L_0x55fb2d02b940;  alias, 1 drivers
L_0x55fb2d02adf0 .part L_0x55fb2d02a480, 1, 1;
L_0x55fb2d02af20 .part L_0x55fb2d02a8e0, 1, 1;
L_0x55fb2d02b050 .part L_0x55fb2d02b8a0, 0, 1;
L_0x55fb2d02b5a0 .part L_0x55fb2d02a480, 0, 1;
L_0x55fb2d02b640 .part L_0x55fb2d02a8e0, 0, 1;
L_0x55fb2d02b800 .concat8 [ 1 1 0 0], L_0x55fb2d02b260, L_0x55fb2d02ab70;
L_0x55fb2d02b8a0 .concat8 [ 1 1 0 0], L_0x55fb2d02b530, L_0x55fb2d02ad80;
L_0x55fb2d02b940 .part L_0x55fb2d02b8a0, 1, 1;
S_0x55fb2cdfa200 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdf9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02b530 .functor OR 1, L_0x55fb2d02b1f0, L_0x55fb2d02b3b0, C4<0>, C4<0>;
v0x55fb2cdfb150_0 .net "S", 0 0, L_0x55fb2d02b260;  1 drivers
v0x55fb2cdfb210_0 .net "a", 0 0, L_0x55fb2d02b5a0;  1 drivers
v0x55fb2cdfb2e0_0 .net "b", 0 0, L_0x55fb2d02b640;  1 drivers
v0x55fb2cdfb3e0_0 .net "c_1", 0 0, L_0x55fb2d02b1f0;  1 drivers
v0x55fb2cdfb4b0_0 .net "c_2", 0 0, L_0x55fb2d02b3b0;  1 drivers
v0x55fb2cdfb5a0_0 .net "cin", 0 0, L_0x55fb2d02a6b0;  alias, 1 drivers
v0x55fb2cdfb670_0 .net "cout", 0 0, L_0x55fb2d02b530;  1 drivers
v0x55fb2cdfb710_0 .net "h_1_out", 0 0, L_0x55fb2d02b180;  1 drivers
S_0x55fb2cdfa4b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdfa200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02b180 .functor XOR 1, L_0x55fb2d02b5a0, L_0x55fb2d02b640, C4<0>, C4<0>;
L_0x55fb2d02b1f0 .functor AND 1, L_0x55fb2d02b5a0, L_0x55fb2d02b640, C4<1>, C4<1>;
v0x55fb2cdfa750_0 .net "S", 0 0, L_0x55fb2d02b180;  alias, 1 drivers
v0x55fb2cdfa830_0 .net "a", 0 0, L_0x55fb2d02b5a0;  alias, 1 drivers
v0x55fb2cdfa8f0_0 .net "b", 0 0, L_0x55fb2d02b640;  alias, 1 drivers
v0x55fb2cdfa9c0_0 .net "cout", 0 0, L_0x55fb2d02b1f0;  alias, 1 drivers
S_0x55fb2cdfab30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdfa200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02b260 .functor XOR 1, L_0x55fb2d02b180, L_0x55fb2d02a6b0, C4<0>, C4<0>;
L_0x55fb2d02b3b0 .functor AND 1, L_0x55fb2d02b180, L_0x55fb2d02a6b0, C4<1>, C4<1>;
v0x55fb2cdfada0_0 .net "S", 0 0, L_0x55fb2d02b260;  alias, 1 drivers
v0x55fb2cdfae60_0 .net "a", 0 0, L_0x55fb2d02b180;  alias, 1 drivers
v0x55fb2cdfaf50_0 .net "b", 0 0, L_0x55fb2d02a6b0;  alias, 1 drivers
v0x55fb2cdfb020_0 .net "cout", 0 0, L_0x55fb2d02b3b0;  alias, 1 drivers
S_0x55fb2cdfb800 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdf9ea0;
 .timescale 0 0;
P_0x55fb2cdfba00 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdfbac0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdfb800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02ad80 .functor OR 1, L_0x55fb2d02aab0, L_0x55fb2d02acc0, C4<0>, C4<0>;
v0x55fb2cdfc9c0_0 .net "S", 0 0, L_0x55fb2d02ab70;  1 drivers
v0x55fb2cdfca80_0 .net "a", 0 0, L_0x55fb2d02adf0;  1 drivers
v0x55fb2cdfcb50_0 .net "b", 0 0, L_0x55fb2d02af20;  1 drivers
v0x55fb2cdfcc50_0 .net "c_1", 0 0, L_0x55fb2d02aab0;  1 drivers
v0x55fb2cdfcd20_0 .net "c_2", 0 0, L_0x55fb2d02acc0;  1 drivers
v0x55fb2cdfce10_0 .net "cin", 0 0, L_0x55fb2d02b050;  1 drivers
v0x55fb2cdfcee0_0 .net "cout", 0 0, L_0x55fb2d02ad80;  1 drivers
v0x55fb2cdfcf80_0 .net "h_1_out", 0 0, L_0x55fb2d02a9a0;  1 drivers
S_0x55fb2cdfbd20 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdfbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02a9a0 .functor XOR 1, L_0x55fb2d02adf0, L_0x55fb2d02af20, C4<0>, C4<0>;
L_0x55fb2d02aab0 .functor AND 1, L_0x55fb2d02adf0, L_0x55fb2d02af20, C4<1>, C4<1>;
v0x55fb2cdfbfc0_0 .net "S", 0 0, L_0x55fb2d02a9a0;  alias, 1 drivers
v0x55fb2cdfc0a0_0 .net "a", 0 0, L_0x55fb2d02adf0;  alias, 1 drivers
v0x55fb2cdfc160_0 .net "b", 0 0, L_0x55fb2d02af20;  alias, 1 drivers
v0x55fb2cdfc230_0 .net "cout", 0 0, L_0x55fb2d02aab0;  alias, 1 drivers
S_0x55fb2cdfc3a0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdfbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02ab70 .functor XOR 1, L_0x55fb2d02a9a0, L_0x55fb2d02b050, C4<0>, C4<0>;
L_0x55fb2d02acc0 .functor AND 1, L_0x55fb2d02a9a0, L_0x55fb2d02b050, C4<1>, C4<1>;
v0x55fb2cdfc610_0 .net "S", 0 0, L_0x55fb2d02ab70;  alias, 1 drivers
v0x55fb2cdfc6d0_0 .net "a", 0 0, L_0x55fb2d02a9a0;  alias, 1 drivers
v0x55fb2cdfc7c0_0 .net "b", 0 0, L_0x55fb2d02b050;  alias, 1 drivers
v0x55fb2cdfc890_0 .net "cout", 0 0, L_0x55fb2d02acc0;  alias, 1 drivers
S_0x55fb2cdfdd80 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2cdf57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdfdf60 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513de18 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d02beb0 .functor XOR 3, L_0x7fd0c513de18, RS_0x7fd0c51d6e08, C4<000>, C4<000>;
v0x55fb2ce03060_0 .net *"_ivl_0", 2 0, L_0x7fd0c513de18;  1 drivers
v0x55fb2ce03160_0 .net8 "a", 2 0, RS_0x7fd0c51d6e08;  alias, 2 drivers
v0x55fb2ce03220_0 .net "a_or_s", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2ce032f0_0 .net8 "b", 2 0, RS_0x7fd0c51d6e08;  alias, 2 drivers
v0x55fb2ce033e0_0 .net "cout", 0 0, L_0x55fb2d02d690;  alias, 1 drivers
v0x55fb2ce034d0_0 .net "input_b", 2 0, L_0x55fb2d02beb0;  1 drivers
v0x55fb2ce03570_0 .net "out", 2 0, L_0x55fb2d02d500;  alias, 1 drivers
S_0x55fb2cdfe0e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cdfdd80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cdfe2c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2ce02ab0_0 .net "S", 2 0, L_0x55fb2d02d500;  alias, 1 drivers
v0x55fb2ce02b90_0 .net8 "a", 2 0, RS_0x7fd0c51d6e08;  alias, 2 drivers
v0x55fb2ce02c70_0 .net "b", 2 0, L_0x55fb2d02beb0;  alias, 1 drivers
v0x55fb2ce02d30_0 .net "carin", 2 0, L_0x55fb2d02d5a0;  1 drivers
v0x55fb2ce02e10_0 .net "cin", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2ce02f00_0 .net "cout", 0 0, L_0x55fb2d02d690;  alias, 1 drivers
L_0x55fb2d02c370 .part RS_0x7fd0c51d6e08, 1, 1;
L_0x55fb2d02c4a0 .part L_0x55fb2d02beb0, 1, 1;
L_0x55fb2d02c5d0 .part L_0x55fb2d02d5a0, 0, 1;
L_0x55fb2d02ca60 .part RS_0x7fd0c51d6e08, 2, 1;
L_0x55fb2d02cca0 .part L_0x55fb2d02beb0, 2, 1;
L_0x55fb2d02cdd0 .part L_0x55fb2d02d5a0, 1, 1;
L_0x55fb2d02d250 .part RS_0x7fd0c51d6e08, 0, 1;
L_0x55fb2d02d380 .part L_0x55fb2d02beb0, 0, 1;
L_0x55fb2d02d500 .concat8 [ 1 1 1 0], L_0x55fb2d02cfe0, L_0x55fb2d02c0f0, L_0x55fb2d02c7e0;
L_0x55fb2d02d5a0 .concat8 [ 1 1 1 0], L_0x55fb2d02d1c0, L_0x55fb2d02c300, L_0x55fb2d02c9f0;
L_0x55fb2d02d690 .part L_0x55fb2d02d5a0, 2, 1;
S_0x55fb2cdfe440 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cdfe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02d1c0 .functor OR 1, L_0x55fb2d02cf70, L_0x55fb2d02d130, C4<0>, C4<0>;
v0x55fb2cdff370_0 .net "S", 0 0, L_0x55fb2d02cfe0;  1 drivers
v0x55fb2cdff430_0 .net "a", 0 0, L_0x55fb2d02d250;  1 drivers
v0x55fb2cdff500_0 .net "b", 0 0, L_0x55fb2d02d380;  1 drivers
v0x55fb2cdff600_0 .net "c_1", 0 0, L_0x55fb2d02cf70;  1 drivers
v0x55fb2cdff6d0_0 .net "c_2", 0 0, L_0x55fb2d02d130;  1 drivers
v0x55fb2cdff770_0 .net "cin", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2cdff810_0 .net "cout", 0 0, L_0x55fb2d02d1c0;  1 drivers
v0x55fb2cdff8b0_0 .net "h_1_out", 0 0, L_0x55fb2d02cf00;  1 drivers
S_0x55fb2cdfe6f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdfe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02cf00 .functor XOR 1, L_0x55fb2d02d250, L_0x55fb2d02d380, C4<0>, C4<0>;
L_0x55fb2d02cf70 .functor AND 1, L_0x55fb2d02d250, L_0x55fb2d02d380, C4<1>, C4<1>;
v0x55fb2cdfe990_0 .net "S", 0 0, L_0x55fb2d02cf00;  alias, 1 drivers
v0x55fb2cdfea70_0 .net "a", 0 0, L_0x55fb2d02d250;  alias, 1 drivers
v0x55fb2cdfeb30_0 .net "b", 0 0, L_0x55fb2d02d380;  alias, 1 drivers
v0x55fb2cdfec00_0 .net "cout", 0 0, L_0x55fb2d02cf70;  alias, 1 drivers
S_0x55fb2cdfed70 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdfe440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02cfe0 .functor XOR 1, L_0x55fb2d02cf00, L_0x7fd0c513b478, C4<0>, C4<0>;
L_0x55fb2d02d130 .functor AND 1, L_0x55fb2d02cf00, L_0x7fd0c513b478, C4<1>, C4<1>;
v0x55fb2cdfefe0_0 .net "S", 0 0, L_0x55fb2d02cfe0;  alias, 1 drivers
v0x55fb2cdff0a0_0 .net "a", 0 0, L_0x55fb2d02cf00;  alias, 1 drivers
v0x55fb2cdff190_0 .net "b", 0 0, L_0x7fd0c513b478;  alias, 1 drivers
v0x55fb2cdff260_0 .net "cout", 0 0, L_0x55fb2d02d130;  alias, 1 drivers
S_0x55fb2cdff9a0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cdfe0e0;
 .timescale 0 0;
P_0x55fb2cdffbc0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cdffc80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cdff9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02c300 .functor OR 1, L_0x55fb2d02c030, L_0x55fb2d02c240, C4<0>, C4<0>;
v0x55fb2ce00b80_0 .net "S", 0 0, L_0x55fb2d02c0f0;  1 drivers
v0x55fb2ce00c40_0 .net "a", 0 0, L_0x55fb2d02c370;  1 drivers
v0x55fb2ce00d10_0 .net "b", 0 0, L_0x55fb2d02c4a0;  1 drivers
v0x55fb2ce00e10_0 .net "c_1", 0 0, L_0x55fb2d02c030;  1 drivers
v0x55fb2ce00ee0_0 .net "c_2", 0 0, L_0x55fb2d02c240;  1 drivers
v0x55fb2ce00fd0_0 .net "cin", 0 0, L_0x55fb2d02c5d0;  1 drivers
v0x55fb2ce010a0_0 .net "cout", 0 0, L_0x55fb2d02c300;  1 drivers
v0x55fb2ce01140_0 .net "h_1_out", 0 0, L_0x55fb2d02bf20;  1 drivers
S_0x55fb2cdffee0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cdffc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02bf20 .functor XOR 1, L_0x55fb2d02c370, L_0x55fb2d02c4a0, C4<0>, C4<0>;
L_0x55fb2d02c030 .functor AND 1, L_0x55fb2d02c370, L_0x55fb2d02c4a0, C4<1>, C4<1>;
v0x55fb2ce00180_0 .net "S", 0 0, L_0x55fb2d02bf20;  alias, 1 drivers
v0x55fb2ce00260_0 .net "a", 0 0, L_0x55fb2d02c370;  alias, 1 drivers
v0x55fb2ce00320_0 .net "b", 0 0, L_0x55fb2d02c4a0;  alias, 1 drivers
v0x55fb2ce003f0_0 .net "cout", 0 0, L_0x55fb2d02c030;  alias, 1 drivers
S_0x55fb2ce00560 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cdffc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02c0f0 .functor XOR 1, L_0x55fb2d02bf20, L_0x55fb2d02c5d0, C4<0>, C4<0>;
L_0x55fb2d02c240 .functor AND 1, L_0x55fb2d02bf20, L_0x55fb2d02c5d0, C4<1>, C4<1>;
v0x55fb2ce007d0_0 .net "S", 0 0, L_0x55fb2d02c0f0;  alias, 1 drivers
v0x55fb2ce00890_0 .net "a", 0 0, L_0x55fb2d02bf20;  alias, 1 drivers
v0x55fb2ce00980_0 .net "b", 0 0, L_0x55fb2d02c5d0;  alias, 1 drivers
v0x55fb2ce00a50_0 .net "cout", 0 0, L_0x55fb2d02c240;  alias, 1 drivers
S_0x55fb2ce01230 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cdfe0e0;
 .timescale 0 0;
P_0x55fb2ce01410 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce014d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce01230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02c9f0 .functor OR 1, L_0x55fb2d02c770, L_0x55fb2d02c930, C4<0>, C4<0>;
v0x55fb2ce02400_0 .net "S", 0 0, L_0x55fb2d02c7e0;  1 drivers
v0x55fb2ce024c0_0 .net "a", 0 0, L_0x55fb2d02ca60;  1 drivers
v0x55fb2ce02590_0 .net "b", 0 0, L_0x55fb2d02cca0;  1 drivers
v0x55fb2ce02690_0 .net "c_1", 0 0, L_0x55fb2d02c770;  1 drivers
v0x55fb2ce02760_0 .net "c_2", 0 0, L_0x55fb2d02c930;  1 drivers
v0x55fb2ce02850_0 .net "cin", 0 0, L_0x55fb2d02cdd0;  1 drivers
v0x55fb2ce02920_0 .net "cout", 0 0, L_0x55fb2d02c9f0;  1 drivers
v0x55fb2ce029c0_0 .net "h_1_out", 0 0, L_0x55fb2d02c700;  1 drivers
S_0x55fb2ce01760 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce014d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02c700 .functor XOR 1, L_0x55fb2d02ca60, L_0x55fb2d02cca0, C4<0>, C4<0>;
L_0x55fb2d02c770 .functor AND 1, L_0x55fb2d02ca60, L_0x55fb2d02cca0, C4<1>, C4<1>;
v0x55fb2ce01a00_0 .net "S", 0 0, L_0x55fb2d02c700;  alias, 1 drivers
v0x55fb2ce01ae0_0 .net "a", 0 0, L_0x55fb2d02ca60;  alias, 1 drivers
v0x55fb2ce01ba0_0 .net "b", 0 0, L_0x55fb2d02cca0;  alias, 1 drivers
v0x55fb2ce01c70_0 .net "cout", 0 0, L_0x55fb2d02c770;  alias, 1 drivers
S_0x55fb2ce01de0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce014d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02c7e0 .functor XOR 1, L_0x55fb2d02c700, L_0x55fb2d02cdd0, C4<0>, C4<0>;
L_0x55fb2d02c930 .functor AND 1, L_0x55fb2d02c700, L_0x55fb2d02cdd0, C4<1>, C4<1>;
v0x55fb2ce02050_0 .net "S", 0 0, L_0x55fb2d02c7e0;  alias, 1 drivers
v0x55fb2ce02110_0 .net "a", 0 0, L_0x55fb2d02c700;  alias, 1 drivers
v0x55fb2ce02200_0 .net "b", 0 0, L_0x55fb2d02cdd0;  alias, 1 drivers
v0x55fb2ce022d0_0 .net "cout", 0 0, L_0x55fb2d02c930;  alias, 1 drivers
S_0x55fb2ce036d0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2cdf57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce038b0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d028920 .functor XOR 1, L_0x7fd0c513b430, L_0x55fb2d0281c0, C4<0>, C4<0>;
v0x55fb2ce05a60_0 .net "a", 0 0, L_0x55fb2d028120;  alias, 1 drivers
v0x55fb2ce05b40_0 .net "a_or_s", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce05c00_0 .net "b", 0 0, L_0x55fb2d0281c0;  alias, 1 drivers
v0x55fb2ce05ca0_0 .net "cout", 0 0, L_0x55fb2d028df0;  alias, 1 drivers
v0x55fb2ce05d40_0 .net "input_b", 0 0, L_0x55fb2d028920;  1 drivers
v0x55fb2ce05e30_0 .net "out", 0 0, L_0x55fb2d028ca0;  alias, 1 drivers
S_0x55fb2ce03a90 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce036d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce03c90 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d028df0 .functor BUFZ 1, L_0x55fb2d028d80, C4<0>, C4<0>, C4<0>;
v0x55fb2ce05410_0 .net "S", 0 0, L_0x55fb2d028ca0;  alias, 1 drivers
v0x55fb2ce05520_0 .net "a", 0 0, L_0x55fb2d028120;  alias, 1 drivers
v0x55fb2ce05630_0 .net "b", 0 0, L_0x55fb2d028920;  alias, 1 drivers
v0x55fb2ce05720_0 .net "carin", 0 0, L_0x55fb2d028d80;  1 drivers
v0x55fb2ce057e0_0 .net "cin", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce05920_0 .net "cout", 0 0, L_0x55fb2d028df0;  alias, 1 drivers
S_0x55fb2ce03e10 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce03a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d028d80 .functor OR 1, L_0x55fb2d028b20, L_0x55fb2d028d10, C4<0>, C4<0>;
v0x55fb2ce04d60_0 .net "S", 0 0, L_0x55fb2d028ca0;  alias, 1 drivers
v0x55fb2ce04e20_0 .net "a", 0 0, L_0x55fb2d028120;  alias, 1 drivers
v0x55fb2ce04ef0_0 .net "b", 0 0, L_0x55fb2d028920;  alias, 1 drivers
v0x55fb2ce04ff0_0 .net "c_1", 0 0, L_0x55fb2d028b20;  1 drivers
v0x55fb2ce050c0_0 .net "c_2", 0 0, L_0x55fb2d028d10;  1 drivers
v0x55fb2ce051b0_0 .net "cin", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce05280_0 .net "cout", 0 0, L_0x55fb2d028d80;  alias, 1 drivers
v0x55fb2ce05320_0 .net "h_1_out", 0 0, L_0x55fb2d028ab0;  1 drivers
S_0x55fb2ce040c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce03e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d028ab0 .functor XOR 1, L_0x55fb2d028120, L_0x55fb2d028920, C4<0>, C4<0>;
L_0x55fb2d028b20 .functor AND 1, L_0x55fb2d028120, L_0x55fb2d028920, C4<1>, C4<1>;
v0x55fb2ce04360_0 .net "S", 0 0, L_0x55fb2d028ab0;  alias, 1 drivers
v0x55fb2ce04440_0 .net "a", 0 0, L_0x55fb2d028120;  alias, 1 drivers
v0x55fb2ce04500_0 .net "b", 0 0, L_0x55fb2d028920;  alias, 1 drivers
v0x55fb2ce045d0_0 .net "cout", 0 0, L_0x55fb2d028b20;  alias, 1 drivers
S_0x55fb2ce04740 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce03e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d028ca0 .functor XOR 1, L_0x55fb2d028ab0, L_0x7fd0c513b430, C4<0>, C4<0>;
L_0x55fb2d028d10 .functor AND 1, L_0x55fb2d028ab0, L_0x7fd0c513b430, C4<1>, C4<1>;
v0x55fb2ce049b0_0 .net "S", 0 0, L_0x55fb2d028ca0;  alias, 1 drivers
v0x55fb2ce04a70_0 .net "a", 0 0, L_0x55fb2d028ab0;  alias, 1 drivers
v0x55fb2ce04b60_0 .net "b", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce04c30_0 .net "cout", 0 0, L_0x55fb2d028d10;  alias, 1 drivers
S_0x55fb2ce05f90 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2cdf57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce061c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d028e60 .functor XOR 1, L_0x7fd0c513b430, L_0x55fb2d0283c0, C4<0>, C4<0>;
v0x55fb2ce08180_0 .net "a", 0 0, L_0x55fb2d028320;  alias, 1 drivers
v0x55fb2ce08260_0 .net "a_or_s", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce08320_0 .net "b", 0 0, L_0x55fb2d0283c0;  alias, 1 drivers
v0x55fb2ce083c0_0 .net "cout", 0 0, L_0x55fb2d029330;  alias, 1 drivers
v0x55fb2ce08460_0 .net "input_b", 0 0, L_0x55fb2d028e60;  1 drivers
v0x55fb2ce08550_0 .net "out", 0 0, L_0x55fb2d0291e0;  alias, 1 drivers
S_0x55fb2ce062e0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce05f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce064e0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d029330 .functor BUFZ 1, L_0x55fb2d0292c0, C4<0>, C4<0>, C4<0>;
v0x55fb2ce07b60_0 .net "S", 0 0, L_0x55fb2d0291e0;  alias, 1 drivers
v0x55fb2ce07c90_0 .net "a", 0 0, L_0x55fb2d028320;  alias, 1 drivers
v0x55fb2ce07da0_0 .net "b", 0 0, L_0x55fb2d028e60;  alias, 1 drivers
v0x55fb2ce07e90_0 .net "carin", 0 0, L_0x55fb2d0292c0;  1 drivers
v0x55fb2ce07f50_0 .net "cin", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce08040_0 .net "cout", 0 0, L_0x55fb2d029330;  alias, 1 drivers
S_0x55fb2ce06600 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce062e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0292c0 .functor OR 1, L_0x55fb2d029060, L_0x55fb2d029250, C4<0>, C4<0>;
v0x55fb2ce07530_0 .net "S", 0 0, L_0x55fb2d0291e0;  alias, 1 drivers
v0x55fb2ce075f0_0 .net "a", 0 0, L_0x55fb2d028320;  alias, 1 drivers
v0x55fb2ce076c0_0 .net "b", 0 0, L_0x55fb2d028e60;  alias, 1 drivers
v0x55fb2ce077c0_0 .net "c_1", 0 0, L_0x55fb2d029060;  1 drivers
v0x55fb2ce07890_0 .net "c_2", 0 0, L_0x55fb2d029250;  1 drivers
v0x55fb2ce07930_0 .net "cin", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce079d0_0 .net "cout", 0 0, L_0x55fb2d0292c0;  alias, 1 drivers
v0x55fb2ce07a70_0 .net "h_1_out", 0 0, L_0x55fb2d028ff0;  1 drivers
S_0x55fb2ce068b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce06600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d028ff0 .functor XOR 1, L_0x55fb2d028320, L_0x55fb2d028e60, C4<0>, C4<0>;
L_0x55fb2d029060 .functor AND 1, L_0x55fb2d028320, L_0x55fb2d028e60, C4<1>, C4<1>;
v0x55fb2ce06b50_0 .net "S", 0 0, L_0x55fb2d028ff0;  alias, 1 drivers
v0x55fb2ce06c30_0 .net "a", 0 0, L_0x55fb2d028320;  alias, 1 drivers
v0x55fb2ce06cf0_0 .net "b", 0 0, L_0x55fb2d028e60;  alias, 1 drivers
v0x55fb2ce06dc0_0 .net "cout", 0 0, L_0x55fb2d029060;  alias, 1 drivers
S_0x55fb2ce06f30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce06600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0291e0 .functor XOR 1, L_0x55fb2d028ff0, L_0x7fd0c513b430, C4<0>, C4<0>;
L_0x55fb2d029250 .functor AND 1, L_0x55fb2d028ff0, L_0x7fd0c513b430, C4<1>, C4<1>;
v0x55fb2ce071a0_0 .net "S", 0 0, L_0x55fb2d0291e0;  alias, 1 drivers
v0x55fb2ce07260_0 .net "a", 0 0, L_0x55fb2d028ff0;  alias, 1 drivers
v0x55fb2ce07350_0 .net "b", 0 0, L_0x7fd0c513b430;  alias, 1 drivers
v0x55fb2ce07420_0 .net "cout", 0 0, L_0x55fb2d029250;  alias, 1 drivers
S_0x55fb2ce086b0 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2cdf57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce08890 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ce0e990_0 .net "S", 3 0, L_0x55fb2d02fa90;  alias, 1 drivers
v0x55fb2ce0ea70_0 .net8 "a", 3 0, RS_0x7fd0c51d8cc8;  alias, 2 drivers
v0x55fb2ce0eb50_0 .net8 "b", 3 0, RS_0x7fd0c51d8cf8;  alias, 2 drivers
v0x55fb2ce0ec10_0 .net "carin", 3 0, L_0x55fb2d02fba0;  1 drivers
v0x55fb2ce0ecf0_0 .net "cin", 0 0, L_0x55fb2d02d690;  alias, 1 drivers
v0x55fb2ce0ede0_0 .net "cout", 0 0, L_0x55fb2d02fd20;  alias, 1 drivers
L_0x55fb2d02df90 .part RS_0x7fd0c51d8cc8, 1, 1;
L_0x55fb2d02e170 .part RS_0x7fd0c51d8cf8, 1, 1;
L_0x55fb2d02e330 .part L_0x55fb2d02fba0, 0, 1;
L_0x55fb2d02e7e0 .part RS_0x7fd0c51d8cc8, 2, 1;
L_0x55fb2d02e910 .part RS_0x7fd0c51d8cf8, 2, 1;
L_0x55fb2d02ea40 .part L_0x55fb2d02fba0, 1, 1;
L_0x55fb2d02efe0 .part RS_0x7fd0c51d8cc8, 3, 1;
L_0x55fb2d02f110 .part RS_0x7fd0c51d8cf8, 3, 1;
L_0x55fb2d02f290 .part L_0x55fb2d02fba0, 2, 1;
L_0x55fb2d02f8c0 .part RS_0x7fd0c51d8cc8, 0, 1;
L_0x55fb2d02f960 .part RS_0x7fd0c51d8cf8, 0, 1;
L_0x55fb2d02fa90 .concat8 [ 1 1 1 1], L_0x55fb2d02f500, L_0x55fb2d02dc90, L_0x55fb2d02e580, L_0x55fb2d02ece0;
L_0x55fb2d02fba0 .concat8 [ 1 1 1 1], L_0x55fb2d02f830, L_0x55fb2d02df00, L_0x55fb2d02e750, L_0x55fb2d02ef50;
L_0x55fb2d02fd20 .part L_0x55fb2d02fba0, 3, 1;
S_0x55fb2ce08a40 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce086b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02f830 .functor OR 1, L_0x55fb2d02f470, L_0x55fb2d02f690, C4<0>, C4<0>;
v0x55fb2ce09990_0 .net "S", 0 0, L_0x55fb2d02f500;  1 drivers
v0x55fb2ce09a50_0 .net "a", 0 0, L_0x55fb2d02f8c0;  1 drivers
v0x55fb2ce09b20_0 .net "b", 0 0, L_0x55fb2d02f960;  1 drivers
v0x55fb2ce09c20_0 .net "c_1", 0 0, L_0x55fb2d02f470;  1 drivers
v0x55fb2ce09cf0_0 .net "c_2", 0 0, L_0x55fb2d02f690;  1 drivers
v0x55fb2ce09de0_0 .net "cin", 0 0, L_0x55fb2d02d690;  alias, 1 drivers
v0x55fb2ce09e80_0 .net "cout", 0 0, L_0x55fb2d02f830;  1 drivers
v0x55fb2ce09f20_0 .net "h_1_out", 0 0, L_0x55fb2d02f3c0;  1 drivers
S_0x55fb2ce08cf0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce08a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02f3c0 .functor XOR 1, L_0x55fb2d02f8c0, L_0x55fb2d02f960, C4<0>, C4<0>;
L_0x55fb2d02f470 .functor AND 1, L_0x55fb2d02f8c0, L_0x55fb2d02f960, C4<1>, C4<1>;
v0x55fb2ce08f90_0 .net "S", 0 0, L_0x55fb2d02f3c0;  alias, 1 drivers
v0x55fb2ce09070_0 .net "a", 0 0, L_0x55fb2d02f8c0;  alias, 1 drivers
v0x55fb2ce09130_0 .net "b", 0 0, L_0x55fb2d02f960;  alias, 1 drivers
v0x55fb2ce09200_0 .net "cout", 0 0, L_0x55fb2d02f470;  alias, 1 drivers
S_0x55fb2ce09370 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce08a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02f500 .functor XOR 1, L_0x55fb2d02f3c0, L_0x55fb2d02d690, C4<0>, C4<0>;
L_0x55fb2d02f690 .functor AND 1, L_0x55fb2d02f3c0, L_0x55fb2d02d690, C4<1>, C4<1>;
v0x55fb2ce095e0_0 .net "S", 0 0, L_0x55fb2d02f500;  alias, 1 drivers
v0x55fb2ce096a0_0 .net "a", 0 0, L_0x55fb2d02f3c0;  alias, 1 drivers
v0x55fb2ce09790_0 .net "b", 0 0, L_0x55fb2d02d690;  alias, 1 drivers
v0x55fb2ce098b0_0 .net "cout", 0 0, L_0x55fb2d02f690;  alias, 1 drivers
S_0x55fb2ce0a010 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce086b0;
 .timescale 0 0;
P_0x55fb2ce0a230 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce0a2f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce0a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02df00 .functor OR 1, L_0x55fb2d02dbb0, L_0x55fb2d02de20, C4<0>, C4<0>;
v0x55fb2ce0b1f0_0 .net "S", 0 0, L_0x55fb2d02dc90;  1 drivers
v0x55fb2ce0b2b0_0 .net "a", 0 0, L_0x55fb2d02df90;  1 drivers
v0x55fb2ce0b380_0 .net "b", 0 0, L_0x55fb2d02e170;  1 drivers
v0x55fb2ce0b480_0 .net "c_1", 0 0, L_0x55fb2d02dbb0;  1 drivers
v0x55fb2ce0b550_0 .net "c_2", 0 0, L_0x55fb2d02de20;  1 drivers
v0x55fb2ce0b640_0 .net "cin", 0 0, L_0x55fb2d02e330;  1 drivers
v0x55fb2ce0b710_0 .net "cout", 0 0, L_0x55fb2d02df00;  1 drivers
v0x55fb2ce0b7b0_0 .net "h_1_out", 0 0, L_0x55fb2d02db00;  1 drivers
S_0x55fb2ce0a550 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02db00 .functor XOR 1, L_0x55fb2d02df90, L_0x55fb2d02e170, C4<0>, C4<0>;
L_0x55fb2d02dbb0 .functor AND 1, L_0x55fb2d02df90, L_0x55fb2d02e170, C4<1>, C4<1>;
v0x55fb2ce0a7f0_0 .net "S", 0 0, L_0x55fb2d02db00;  alias, 1 drivers
v0x55fb2ce0a8d0_0 .net "a", 0 0, L_0x55fb2d02df90;  alias, 1 drivers
v0x55fb2ce0a990_0 .net "b", 0 0, L_0x55fb2d02e170;  alias, 1 drivers
v0x55fb2ce0aa60_0 .net "cout", 0 0, L_0x55fb2d02dbb0;  alias, 1 drivers
S_0x55fb2ce0abd0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02dc90 .functor XOR 1, L_0x55fb2d02db00, L_0x55fb2d02e330, C4<0>, C4<0>;
L_0x55fb2d02de20 .functor AND 1, L_0x55fb2d02db00, L_0x55fb2d02e330, C4<1>, C4<1>;
v0x55fb2ce0ae40_0 .net "S", 0 0, L_0x55fb2d02dc90;  alias, 1 drivers
v0x55fb2ce0af00_0 .net "a", 0 0, L_0x55fb2d02db00;  alias, 1 drivers
v0x55fb2ce0aff0_0 .net "b", 0 0, L_0x55fb2d02e330;  alias, 1 drivers
v0x55fb2ce0b0c0_0 .net "cout", 0 0, L_0x55fb2d02de20;  alias, 1 drivers
S_0x55fb2ce0b8a0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce086b0;
 .timescale 0 0;
P_0x55fb2ce0ba80 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce0bb40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce0b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02e750 .functor OR 1, L_0x55fb2d02e4f0, L_0x55fb2d02e6c0, C4<0>, C4<0>;
v0x55fb2ce0ca70_0 .net "S", 0 0, L_0x55fb2d02e580;  1 drivers
v0x55fb2ce0cb30_0 .net "a", 0 0, L_0x55fb2d02e7e0;  1 drivers
v0x55fb2ce0cc00_0 .net "b", 0 0, L_0x55fb2d02e910;  1 drivers
v0x55fb2ce0cd00_0 .net "c_1", 0 0, L_0x55fb2d02e4f0;  1 drivers
v0x55fb2ce0cdd0_0 .net "c_2", 0 0, L_0x55fb2d02e6c0;  1 drivers
v0x55fb2ce0cec0_0 .net "cin", 0 0, L_0x55fb2d02ea40;  1 drivers
v0x55fb2ce0cf90_0 .net "cout", 0 0, L_0x55fb2d02e750;  1 drivers
v0x55fb2ce0d030_0 .net "h_1_out", 0 0, L_0x55fb2d02e460;  1 drivers
S_0x55fb2ce0bdd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce0bb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02e460 .functor XOR 1, L_0x55fb2d02e7e0, L_0x55fb2d02e910, C4<0>, C4<0>;
L_0x55fb2d02e4f0 .functor AND 1, L_0x55fb2d02e7e0, L_0x55fb2d02e910, C4<1>, C4<1>;
v0x55fb2ce0c070_0 .net "S", 0 0, L_0x55fb2d02e460;  alias, 1 drivers
v0x55fb2ce0c150_0 .net "a", 0 0, L_0x55fb2d02e7e0;  alias, 1 drivers
v0x55fb2ce0c210_0 .net "b", 0 0, L_0x55fb2d02e910;  alias, 1 drivers
v0x55fb2ce0c2e0_0 .net "cout", 0 0, L_0x55fb2d02e4f0;  alias, 1 drivers
S_0x55fb2ce0c450 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce0bb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02e580 .functor XOR 1, L_0x55fb2d02e460, L_0x55fb2d02ea40, C4<0>, C4<0>;
L_0x55fb2d02e6c0 .functor AND 1, L_0x55fb2d02e460, L_0x55fb2d02ea40, C4<1>, C4<1>;
v0x55fb2ce0c6c0_0 .net "S", 0 0, L_0x55fb2d02e580;  alias, 1 drivers
v0x55fb2ce0c780_0 .net "a", 0 0, L_0x55fb2d02e460;  alias, 1 drivers
v0x55fb2ce0c870_0 .net "b", 0 0, L_0x55fb2d02ea40;  alias, 1 drivers
v0x55fb2ce0c940_0 .net "cout", 0 0, L_0x55fb2d02e6c0;  alias, 1 drivers
S_0x55fb2ce0d120 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce086b0;
 .timescale 0 0;
P_0x55fb2ce0d300 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce0d3e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce0d120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d02ef50 .functor OR 1, L_0x55fb2d02ec00, L_0x55fb2d02ee70, C4<0>, C4<0>;
v0x55fb2ce0e2e0_0 .net "S", 0 0, L_0x55fb2d02ece0;  1 drivers
v0x55fb2ce0e3a0_0 .net "a", 0 0, L_0x55fb2d02efe0;  1 drivers
v0x55fb2ce0e470_0 .net "b", 0 0, L_0x55fb2d02f110;  1 drivers
v0x55fb2ce0e570_0 .net "c_1", 0 0, L_0x55fb2d02ec00;  1 drivers
v0x55fb2ce0e640_0 .net "c_2", 0 0, L_0x55fb2d02ee70;  1 drivers
v0x55fb2ce0e730_0 .net "cin", 0 0, L_0x55fb2d02f290;  1 drivers
v0x55fb2ce0e800_0 .net "cout", 0 0, L_0x55fb2d02ef50;  1 drivers
v0x55fb2ce0e8a0_0 .net "h_1_out", 0 0, L_0x55fb2d02eb70;  1 drivers
S_0x55fb2ce0d640 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce0d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02eb70 .functor XOR 1, L_0x55fb2d02efe0, L_0x55fb2d02f110, C4<0>, C4<0>;
L_0x55fb2d02ec00 .functor AND 1, L_0x55fb2d02efe0, L_0x55fb2d02f110, C4<1>, C4<1>;
v0x55fb2ce0d8e0_0 .net "S", 0 0, L_0x55fb2d02eb70;  alias, 1 drivers
v0x55fb2ce0d9c0_0 .net "a", 0 0, L_0x55fb2d02efe0;  alias, 1 drivers
v0x55fb2ce0da80_0 .net "b", 0 0, L_0x55fb2d02f110;  alias, 1 drivers
v0x55fb2ce0db50_0 .net "cout", 0 0, L_0x55fb2d02ec00;  alias, 1 drivers
S_0x55fb2ce0dcc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce0d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d02ece0 .functor XOR 1, L_0x55fb2d02eb70, L_0x55fb2d02f290, C4<0>, C4<0>;
L_0x55fb2d02ee70 .functor AND 1, L_0x55fb2d02eb70, L_0x55fb2d02f290, C4<1>, C4<1>;
v0x55fb2ce0df30_0 .net "S", 0 0, L_0x55fb2d02ece0;  alias, 1 drivers
v0x55fb2ce0dff0_0 .net "a", 0 0, L_0x55fb2d02eb70;  alias, 1 drivers
v0x55fb2ce0e0e0_0 .net "b", 0 0, L_0x55fb2d02f290;  alias, 1 drivers
v0x55fb2ce0e1b0_0 .net "cout", 0 0, L_0x55fb2d02ee70;  alias, 1 drivers
S_0x55fb2ce13710 .scope module, "dut3" "karatsuba_4" 2 192, 2 118 0, S_0x55fb2cc98490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x55fb2d040fb0 .functor BUFZ 4, L_0x55fb2d03ede0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d041610 .functor BUFZ 4, L_0x55fb2d040e80, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d05ca80 .functor XOR 1, L_0x55fb2d050ed0, L_0x55fb2d0521e0, C4<0>, C4<0>;
o0x7fd0c51da348 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2d05f130 .functor BUFZ 4, o0x7fd0c51da348, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d05f720 .functor BUFZ 4, L_0x55fb2d05f090, C4<0000>, C4<0000>, C4<0000>;
o0x7fd0c51da528 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55fb2d062940 .functor BUFZ 4, o0x7fd0c51da528, C4<0000>, C4<0000>, C4<0000>;
L_0x55fb2d062a50 .functor BUFZ 6, L_0x55fb2d062610, C4<000000>, C4<000000>, C4<000000>;
v0x55fb2ceb4530_0 .net "X", 3 0, L_0x55fb2d03ede0;  alias, 1 drivers
v0x55fb2ceb45f0_0 .net "Xe", 1 0, L_0x55fb2d0413a0;  1 drivers
v0x55fb2ceb46b0_0 .net "Xn", 1 0, L_0x55fb2d041270;  1 drivers
v0x55fb2ceb4750_0 .net "Y", 3 0, L_0x55fb2d040e80;  alias, 1 drivers
v0x55fb2ceb4810_0 .net "Ye", 1 0, L_0x55fb2d041570;  1 drivers
v0x55fb2ceb4970_0 .net "Yn", 1 0, L_0x55fb2d041440;  1 drivers
v0x55fb2ceb4a30_0 .net "Z", 7 0, o0x7fd0c52076e8;  alias, 0 drivers
v0x55fb2ceb4af0_0 .net *"_ivl_23", 3 0, L_0x55fb2d05f130;  1 drivers
v0x55fb2ceb4bb0_0 .net *"_ivl_27", 3 0, L_0x55fb2d05f720;  1 drivers
v0x55fb2ceb4d20_0 .net *"_ivl_35", 3 0, L_0x55fb2d062940;  1 drivers
v0x55fb2ceb4e00_0 .net *"_ivl_39", 5 0, L_0x55fb2d062a50;  1 drivers
v0x55fb2ceb4ee0_0 .net *"_ivl_4", 3 0, L_0x55fb2d040fb0;  1 drivers
v0x55fb2ceb4fc0_0 .net *"_ivl_9", 3 0, L_0x55fb2d041610;  1 drivers
L_0x7fd0c513be50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb50a0_0 .net "add", 0 0, L_0x7fd0c513be50;  1 drivers
L_0x7fd0c513c1b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51dd0d8 .resolv tri, L_0x7fd0c513c1b0, L_0x55fb2d05f480;
v0x55fb2ceb5250_0 .net8 "big_z0", 5 0, RS_0x7fd0c51dd0d8;  2 drivers
v0x55fb2ceb5310_0 .net "big_z0_z1", 5 0, L_0x55fb2d062610;  1 drivers
L_0x7fd0c513c1f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518cc08 .resolv tri, L_0x7fd0c513c1f8, L_0x55fb2d05f630;
v0x55fb2ceb53d0_0 .net8 "big_z1", 5 0, RS_0x7fd0c518cc08;  2 drivers
L_0x7fd0c513c288 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c517f948 .resolv tri, L_0x7fd0c513c288, L_0x55fb2d0629b0;
v0x55fb2ceb55c0_0 .net8 "bigger_z0_z1", 7 0, RS_0x7fd0c517f948;  2 drivers
L_0x7fd0c513c240 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c517f918 .resolv tri, L_0x7fd0c513c240, L_0x55fb2d0626b0;
v0x55fb2ceb5680_0 .net8 "bigger_z2", 7 0, RS_0x7fd0c517f918;  2 drivers
v0x55fb2ceb5720_0 .net "cout_z0_z1", 0 0, L_0x55fb2d0627f0;  1 drivers
v0x55fb2ceb57c0_0 .net "cout_z1", 0 0, L_0x55fb2d05f2d0;  1 drivers
v0x55fb2ceb58b0_0 .net "cout_z1_1", 0 0, L_0x55fb2d05cc20;  1 drivers
v0x55fb2ceb59a0_0 .net "dummy_cout", 0 0, L_0x55fb2d066290;  1 drivers
v0x55fb2ceb5a40_0 .net "signX", 0 0, L_0x55fb2d050ed0;  1 drivers
v0x55fb2ceb5b30_0 .net "signY", 0 0, L_0x55fb2d0521e0;  1 drivers
v0x55fb2ceb5c20_0 .net "sign_z3", 0 0, L_0x55fb2d05ca80;  1 drivers
L_0x7fd0c513be08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb5cc0_0 .net "sub", 0 0, L_0x7fd0c513be08;  1 drivers
v0x55fb2ceb5e70_0 .net "z", 7 0, L_0x55fb2d066010;  1 drivers
v0x55fb2ceb5f10_0 .net "z0", 3 0, o0x7fd0c51da348;  0 drivers
v0x55fb2ceb5fb0_0 .net "z1", 3 0, L_0x55fb2d05f090;  1 drivers
v0x55fb2ceb6050_0 .net "z1_1", 3 0, L_0x55fb2d05c9e0;  1 drivers
v0x55fb2ceb6110_0 .net "z2", 3 0, o0x7fd0c51da528;  0 drivers
o0x7fd0c51db818 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55fb2ceb61d0_0 .net "z3", 3 0, o0x7fd0c51db818;  0 drivers
v0x55fb2ceb64f0_0 .net "z3_1", 1 0, L_0x55fb2d050ce0;  1 drivers
v0x55fb2ceb65b0_0 .net "z3_2", 1 0, L_0x55fb2d051ff0;  1 drivers
L_0x55fb2d041270 .part L_0x55fb2d040fb0, 2, 2;
L_0x55fb2d0413a0 .part L_0x55fb2d040fb0, 0, 2;
L_0x55fb2d041440 .part L_0x55fb2d041610, 2, 2;
L_0x55fb2d041570 .part L_0x55fb2d041610, 0, 2;
L_0x55fb2d05f480 .part/pv L_0x55fb2d05f130, 0, 4, 6;
L_0x55fb2d05f630 .part/pv L_0x55fb2d05f720, 2, 4, 6;
L_0x55fb2d0626b0 .part/pv L_0x55fb2d062940, 4, 4, 8;
L_0x55fb2d0629b0 .part/pv L_0x55fb2d062a50, 0, 6, 8;
S_0x55fb2ce138f0 .scope module, "A_1" "adder_subtractor_Nbit" 2 141, 2 48 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce13af0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x7fd0c513e1c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d05a660 .functor XOR 4, L_0x7fd0c513e1c0, o0x7fd0c51da528, C4<0000>, C4<0000>;
v0x55fb2ce1a430_0 .net *"_ivl_0", 3 0, L_0x7fd0c513e1c0;  1 drivers
v0x55fb2ce1a530_0 .net "a", 3 0, o0x7fd0c51da348;  alias, 0 drivers
v0x55fb2ce1a5f0_0 .net "a_or_s", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce1a690_0 .net "b", 3 0, o0x7fd0c51da528;  alias, 0 drivers
v0x55fb2ce1a730_0 .net "cout", 0 0, L_0x55fb2d05cc20;  alias, 1 drivers
v0x55fb2ce1a820_0 .net "input_b", 3 0, L_0x55fb2d05a660;  1 drivers
v0x55fb2ce1a8f0_0 .net "out", 3 0, L_0x55fb2d05c9e0;  alias, 1 drivers
S_0x55fb2ce13ca0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce138f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce13ea0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ce19e30_0 .net "S", 3 0, L_0x55fb2d05c9e0;  alias, 1 drivers
v0x55fb2ce19f10_0 .net "a", 3 0, o0x7fd0c51da348;  alias, 0 drivers
v0x55fb2ce19ff0_0 .net "b", 3 0, L_0x55fb2d05a660;  alias, 1 drivers
v0x55fb2ce1a0b0_0 .net "carin", 3 0, L_0x55fb2d05caf0;  1 drivers
v0x55fb2ce1a190_0 .net "cin", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce1a2d0_0 .net "cout", 0 0, L_0x55fb2d05cc20;  alias, 1 drivers
L_0x55fb2d05af60 .part o0x7fd0c51da348, 1, 1;
L_0x55fb2d05b140 .part L_0x55fb2d05a660, 1, 1;
L_0x55fb2d05b270 .part L_0x55fb2d05caf0, 0, 1;
L_0x55fb2d05b770 .part o0x7fd0c51da348, 2, 1;
L_0x55fb2d05b8a0 .part L_0x55fb2d05a660, 2, 1;
L_0x55fb2d05ba60 .part L_0x55fb2d05caf0, 1, 1;
L_0x55fb2d05bfb0 .part o0x7fd0c51da348, 3, 1;
L_0x55fb2d05c0e0 .part L_0x55fb2d05a660, 3, 1;
L_0x55fb2d05c260 .part L_0x55fb2d05caf0, 2, 1;
L_0x55fb2d05c780 .part o0x7fd0c51da348, 0, 1;
L_0x55fb2d05c8b0 .part L_0x55fb2d05a660, 0, 1;
L_0x55fb2d05c9e0 .concat8 [ 1 1 1 1], L_0x55fb2d05c4d0, L_0x55fb2d05ac60, L_0x55fb2d05b4c0, L_0x55fb2d05bcb0;
L_0x55fb2d05caf0 .concat8 [ 1 1 1 1], L_0x55fb2d05c6f0, L_0x55fb2d05aed0, L_0x55fb2d05b6e0, L_0x55fb2d05bf20;
L_0x55fb2d05cc20 .part L_0x55fb2d05caf0, 3, 1;
S_0x55fb2ce13fc0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce13ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05c6f0 .functor OR 1, L_0x55fb2d05c440, L_0x55fb2d05c660, C4<0>, C4<0>;
v0x55fb2ce14e20_0 .net "S", 0 0, L_0x55fb2d05c4d0;  1 drivers
v0x55fb2ce14ee0_0 .net "a", 0 0, L_0x55fb2d05c780;  1 drivers
v0x55fb2ce14fb0_0 .net "b", 0 0, L_0x55fb2d05c8b0;  1 drivers
v0x55fb2ce150b0_0 .net "c_1", 0 0, L_0x55fb2d05c440;  1 drivers
v0x55fb2ce15180_0 .net "c_2", 0 0, L_0x55fb2d05c660;  1 drivers
v0x55fb2ce15270_0 .net "cin", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce15340_0 .net "cout", 0 0, L_0x55fb2d05c6f0;  1 drivers
v0x55fb2ce153e0_0 .net "h_1_out", 0 0, L_0x55fb2d05c390;  1 drivers
S_0x55fb2ce14240 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce13fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05c390 .functor XOR 1, L_0x55fb2d05c780, L_0x55fb2d05c8b0, C4<0>, C4<0>;
L_0x55fb2d05c440 .functor AND 1, L_0x55fb2d05c780, L_0x55fb2d05c8b0, C4<1>, C4<1>;
v0x55fb2ce144b0_0 .net "S", 0 0, L_0x55fb2d05c390;  alias, 1 drivers
v0x55fb2ce14590_0 .net "a", 0 0, L_0x55fb2d05c780;  alias, 1 drivers
v0x55fb2ce14650_0 .net "b", 0 0, L_0x55fb2d05c8b0;  alias, 1 drivers
v0x55fb2ce146f0_0 .net "cout", 0 0, L_0x55fb2d05c440;  alias, 1 drivers
S_0x55fb2ce14830 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce13fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05c4d0 .functor XOR 1, L_0x55fb2d05c390, L_0x7fd0c513be50, C4<0>, C4<0>;
L_0x55fb2d05c660 .functor AND 1, L_0x55fb2d05c390, L_0x7fd0c513be50, C4<1>, C4<1>;
v0x55fb2ce14aa0_0 .net "S", 0 0, L_0x55fb2d05c4d0;  alias, 1 drivers
v0x55fb2ce14b60_0 .net "a", 0 0, L_0x55fb2d05c390;  alias, 1 drivers
v0x55fb2ce14c20_0 .net "b", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce14cf0_0 .net "cout", 0 0, L_0x55fb2d05c660;  alias, 1 drivers
S_0x55fb2ce154d0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce13ca0;
 .timescale 0 0;
P_0x55fb2ce156d0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce15790 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05aed0 .functor OR 1, L_0x55fb2d05ab80, L_0x55fb2d05adf0, C4<0>, C4<0>;
v0x55fb2ce16690_0 .net "S", 0 0, L_0x55fb2d05ac60;  1 drivers
v0x55fb2ce16750_0 .net "a", 0 0, L_0x55fb2d05af60;  1 drivers
v0x55fb2ce16820_0 .net "b", 0 0, L_0x55fb2d05b140;  1 drivers
v0x55fb2ce16920_0 .net "c_1", 0 0, L_0x55fb2d05ab80;  1 drivers
v0x55fb2ce169f0_0 .net "c_2", 0 0, L_0x55fb2d05adf0;  1 drivers
v0x55fb2ce16ae0_0 .net "cin", 0 0, L_0x55fb2d05b270;  1 drivers
v0x55fb2ce16bb0_0 .net "cout", 0 0, L_0x55fb2d05aed0;  1 drivers
v0x55fb2ce16c50_0 .net "h_1_out", 0 0, L_0x55fb2d05aa30;  1 drivers
S_0x55fb2ce159f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce15790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05aa30 .functor XOR 1, L_0x55fb2d05af60, L_0x55fb2d05b140, C4<0>, C4<0>;
L_0x55fb2d05ab80 .functor AND 1, L_0x55fb2d05af60, L_0x55fb2d05b140, C4<1>, C4<1>;
v0x55fb2ce15c90_0 .net "S", 0 0, L_0x55fb2d05aa30;  alias, 1 drivers
v0x55fb2ce15d70_0 .net "a", 0 0, L_0x55fb2d05af60;  alias, 1 drivers
v0x55fb2ce15e30_0 .net "b", 0 0, L_0x55fb2d05b140;  alias, 1 drivers
v0x55fb2ce15f00_0 .net "cout", 0 0, L_0x55fb2d05ab80;  alias, 1 drivers
S_0x55fb2ce16070 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce15790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05ac60 .functor XOR 1, L_0x55fb2d05aa30, L_0x55fb2d05b270, C4<0>, C4<0>;
L_0x55fb2d05adf0 .functor AND 1, L_0x55fb2d05aa30, L_0x55fb2d05b270, C4<1>, C4<1>;
v0x55fb2ce162e0_0 .net "S", 0 0, L_0x55fb2d05ac60;  alias, 1 drivers
v0x55fb2ce163a0_0 .net "a", 0 0, L_0x55fb2d05aa30;  alias, 1 drivers
v0x55fb2ce16490_0 .net "b", 0 0, L_0x55fb2d05b270;  alias, 1 drivers
v0x55fb2ce16560_0 .net "cout", 0 0, L_0x55fb2d05adf0;  alias, 1 drivers
S_0x55fb2ce16d40 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce13ca0;
 .timescale 0 0;
P_0x55fb2ce16f20 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce16fe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce16d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05b6e0 .functor OR 1, L_0x55fb2d05b430, L_0x55fb2d05b600, C4<0>, C4<0>;
v0x55fb2ce17f10_0 .net "S", 0 0, L_0x55fb2d05b4c0;  1 drivers
v0x55fb2ce17fd0_0 .net "a", 0 0, L_0x55fb2d05b770;  1 drivers
v0x55fb2ce180a0_0 .net "b", 0 0, L_0x55fb2d05b8a0;  1 drivers
v0x55fb2ce181a0_0 .net "c_1", 0 0, L_0x55fb2d05b430;  1 drivers
v0x55fb2ce18270_0 .net "c_2", 0 0, L_0x55fb2d05b600;  1 drivers
v0x55fb2ce18360_0 .net "cin", 0 0, L_0x55fb2d05ba60;  1 drivers
v0x55fb2ce18430_0 .net "cout", 0 0, L_0x55fb2d05b6e0;  1 drivers
v0x55fb2ce184d0_0 .net "h_1_out", 0 0, L_0x55fb2d05b3a0;  1 drivers
S_0x55fb2ce17270 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce16fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05b3a0 .functor XOR 1, L_0x55fb2d05b770, L_0x55fb2d05b8a0, C4<0>, C4<0>;
L_0x55fb2d05b430 .functor AND 1, L_0x55fb2d05b770, L_0x55fb2d05b8a0, C4<1>, C4<1>;
v0x55fb2ce17510_0 .net "S", 0 0, L_0x55fb2d05b3a0;  alias, 1 drivers
v0x55fb2ce175f0_0 .net "a", 0 0, L_0x55fb2d05b770;  alias, 1 drivers
v0x55fb2ce176b0_0 .net "b", 0 0, L_0x55fb2d05b8a0;  alias, 1 drivers
v0x55fb2ce17780_0 .net "cout", 0 0, L_0x55fb2d05b430;  alias, 1 drivers
S_0x55fb2ce178f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce16fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05b4c0 .functor XOR 1, L_0x55fb2d05b3a0, L_0x55fb2d05ba60, C4<0>, C4<0>;
L_0x55fb2d05b600 .functor AND 1, L_0x55fb2d05b3a0, L_0x55fb2d05ba60, C4<1>, C4<1>;
v0x55fb2ce17b60_0 .net "S", 0 0, L_0x55fb2d05b4c0;  alias, 1 drivers
v0x55fb2ce17c20_0 .net "a", 0 0, L_0x55fb2d05b3a0;  alias, 1 drivers
v0x55fb2ce17d10_0 .net "b", 0 0, L_0x55fb2d05ba60;  alias, 1 drivers
v0x55fb2ce17de0_0 .net "cout", 0 0, L_0x55fb2d05b600;  alias, 1 drivers
S_0x55fb2ce185c0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce13ca0;
 .timescale 0 0;
P_0x55fb2ce187a0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce18880 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce185c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05bf20 .functor OR 1, L_0x55fb2d05bc20, L_0x55fb2d05be40, C4<0>, C4<0>;
v0x55fb2ce19780_0 .net "S", 0 0, L_0x55fb2d05bcb0;  1 drivers
v0x55fb2ce19840_0 .net "a", 0 0, L_0x55fb2d05bfb0;  1 drivers
v0x55fb2ce19910_0 .net "b", 0 0, L_0x55fb2d05c0e0;  1 drivers
v0x55fb2ce19a10_0 .net "c_1", 0 0, L_0x55fb2d05bc20;  1 drivers
v0x55fb2ce19ae0_0 .net "c_2", 0 0, L_0x55fb2d05be40;  1 drivers
v0x55fb2ce19bd0_0 .net "cin", 0 0, L_0x55fb2d05c260;  1 drivers
v0x55fb2ce19ca0_0 .net "cout", 0 0, L_0x55fb2d05bf20;  1 drivers
v0x55fb2ce19d40_0 .net "h_1_out", 0 0, L_0x55fb2d05bb90;  1 drivers
S_0x55fb2ce18ae0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce18880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05bb90 .functor XOR 1, L_0x55fb2d05bfb0, L_0x55fb2d05c0e0, C4<0>, C4<0>;
L_0x55fb2d05bc20 .functor AND 1, L_0x55fb2d05bfb0, L_0x55fb2d05c0e0, C4<1>, C4<1>;
v0x55fb2ce18d80_0 .net "S", 0 0, L_0x55fb2d05bb90;  alias, 1 drivers
v0x55fb2ce18e60_0 .net "a", 0 0, L_0x55fb2d05bfb0;  alias, 1 drivers
v0x55fb2ce18f20_0 .net "b", 0 0, L_0x55fb2d05c0e0;  alias, 1 drivers
v0x55fb2ce18ff0_0 .net "cout", 0 0, L_0x55fb2d05bc20;  alias, 1 drivers
S_0x55fb2ce19160 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce18880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05bcb0 .functor XOR 1, L_0x55fb2d05bb90, L_0x55fb2d05c260, C4<0>, C4<0>;
L_0x55fb2d05be40 .functor AND 1, L_0x55fb2d05bb90, L_0x55fb2d05c260, C4<1>, C4<1>;
v0x55fb2ce193d0_0 .net "S", 0 0, L_0x55fb2d05bcb0;  alias, 1 drivers
v0x55fb2ce19490_0 .net "a", 0 0, L_0x55fb2d05bb90;  alias, 1 drivers
v0x55fb2ce19580_0 .net "b", 0 0, L_0x55fb2d05c260;  alias, 1 drivers
v0x55fb2ce19650_0 .net "cout", 0 0, L_0x55fb2d05be40;  alias, 1 drivers
S_0x55fb2ce1aa70 .scope module, "A_2" "adder_subtractor_Nbit" 2 146, 2 48 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 4 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce1ac70 .param/l "N" 0 2 48, +C4<00000000000000000000000000000100>;
L_0x55fb2d05cf40 .functor XOR 4, L_0x55fb2d05ce80, o0x7fd0c51db818, C4<0000>, C4<0000>;
v0x55fb2ce216b0_0 .net *"_ivl_0", 3 0, L_0x55fb2d05ce80;  1 drivers
L_0x7fd0c513c168 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce217b0_0 .net *"_ivl_3", 2 0, L_0x7fd0c513c168;  1 drivers
v0x55fb2ce21890_0 .net "a", 3 0, L_0x55fb2d05c9e0;  alias, 1 drivers
v0x55fb2ce21930_0 .net "a_or_s", 0 0, L_0x55fb2d05ca80;  alias, 1 drivers
v0x55fb2ce219d0_0 .net "b", 3 0, o0x7fd0c51db818;  alias, 0 drivers
v0x55fb2ce21b00_0 .net "cout", 0 0, L_0x55fb2d05f2d0;  alias, 1 drivers
v0x55fb2ce21ba0_0 .net "input_b", 3 0, L_0x55fb2d05cf40;  1 drivers
v0x55fb2ce21c40_0 .net "out", 3 0, L_0x55fb2d05f090;  alias, 1 drivers
L_0x55fb2d05ce80 .concat [ 1 3 0 0], L_0x55fb2d05ca80, L_0x7fd0c513c168;
S_0x55fb2ce1adc0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce1aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce1afa0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ce21080_0 .net "S", 3 0, L_0x55fb2d05f090;  alias, 1 drivers
v0x55fb2ce21160_0 .net "a", 3 0, L_0x55fb2d05c9e0;  alias, 1 drivers
v0x55fb2ce21270_0 .net "b", 3 0, L_0x55fb2d05cf40;  alias, 1 drivers
v0x55fb2ce21330_0 .net "carin", 3 0, L_0x55fb2d05f1a0;  1 drivers
v0x55fb2ce21410_0 .net "cin", 0 0, L_0x55fb2d05ca80;  alias, 1 drivers
v0x55fb2ce21550_0 .net "cout", 0 0, L_0x55fb2d05f2d0;  alias, 1 drivers
L_0x55fb2d05d550 .part L_0x55fb2d05c9e0, 1, 1;
L_0x55fb2d05d6a0 .part L_0x55fb2d05cf40, 1, 1;
L_0x55fb2d05d7d0 .part L_0x55fb2d05f1a0, 0, 1;
L_0x55fb2d05dd20 .part L_0x55fb2d05c9e0, 2, 1;
L_0x55fb2d05de50 .part L_0x55fb2d05cf40, 2, 1;
L_0x55fb2d05e010 .part L_0x55fb2d05f1a0, 1, 1;
L_0x55fb2d05e560 .part L_0x55fb2d05c9e0, 3, 1;
L_0x55fb2d05e7a0 .part L_0x55fb2d05cf40, 3, 1;
L_0x55fb2d05e890 .part L_0x55fb2d05f1a0, 2, 1;
L_0x55fb2d05eec0 .part L_0x55fb2d05c9e0, 0, 1;
L_0x55fb2d05ef60 .part L_0x55fb2d05cf40, 0, 1;
L_0x55fb2d05f090 .concat8 [ 1 1 1 1], L_0x55fb2d05eb00, L_0x55fb2d05d250, L_0x55fb2d05da20, L_0x55fb2d05e260;
L_0x55fb2d05f1a0 .concat8 [ 1 1 1 1], L_0x55fb2d05ee30, L_0x55fb2d05d4c0, L_0x55fb2d05dc90, L_0x55fb2d05e4d0;
L_0x55fb2d05f2d0 .part L_0x55fb2d05f1a0, 3, 1;
S_0x55fb2ce1b120 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce1adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05ee30 .functor OR 1, L_0x55fb2d05ea70, L_0x55fb2d05ec90, C4<0>, C4<0>;
v0x55fb2ce1c070_0 .net "S", 0 0, L_0x55fb2d05eb00;  1 drivers
v0x55fb2ce1c130_0 .net "a", 0 0, L_0x55fb2d05eec0;  1 drivers
v0x55fb2ce1c200_0 .net "b", 0 0, L_0x55fb2d05ef60;  1 drivers
v0x55fb2ce1c300_0 .net "c_1", 0 0, L_0x55fb2d05ea70;  1 drivers
v0x55fb2ce1c3d0_0 .net "c_2", 0 0, L_0x55fb2d05ec90;  1 drivers
v0x55fb2ce1c4c0_0 .net "cin", 0 0, L_0x55fb2d05ca80;  alias, 1 drivers
v0x55fb2ce1c590_0 .net "cout", 0 0, L_0x55fb2d05ee30;  1 drivers
v0x55fb2ce1c630_0 .net "h_1_out", 0 0, L_0x55fb2d05e9c0;  1 drivers
S_0x55fb2ce1b3d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce1b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05e9c0 .functor XOR 1, L_0x55fb2d05eec0, L_0x55fb2d05ef60, C4<0>, C4<0>;
L_0x55fb2d05ea70 .functor AND 1, L_0x55fb2d05eec0, L_0x55fb2d05ef60, C4<1>, C4<1>;
v0x55fb2ce1b670_0 .net "S", 0 0, L_0x55fb2d05e9c0;  alias, 1 drivers
v0x55fb2ce1b750_0 .net "a", 0 0, L_0x55fb2d05eec0;  alias, 1 drivers
v0x55fb2ce1b810_0 .net "b", 0 0, L_0x55fb2d05ef60;  alias, 1 drivers
v0x55fb2ce1b8e0_0 .net "cout", 0 0, L_0x55fb2d05ea70;  alias, 1 drivers
S_0x55fb2ce1ba50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce1b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05eb00 .functor XOR 1, L_0x55fb2d05e9c0, L_0x55fb2d05ca80, C4<0>, C4<0>;
L_0x55fb2d05ec90 .functor AND 1, L_0x55fb2d05e9c0, L_0x55fb2d05ca80, C4<1>, C4<1>;
v0x55fb2ce1bcc0_0 .net "S", 0 0, L_0x55fb2d05eb00;  alias, 1 drivers
v0x55fb2ce1bd80_0 .net "a", 0 0, L_0x55fb2d05e9c0;  alias, 1 drivers
v0x55fb2ce1be70_0 .net "b", 0 0, L_0x55fb2d05ca80;  alias, 1 drivers
v0x55fb2ce1bf40_0 .net "cout", 0 0, L_0x55fb2d05ec90;  alias, 1 drivers
S_0x55fb2ce1c720 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce1adc0;
 .timescale 0 0;
P_0x55fb2ce1c920 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce1c9e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce1c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05d4c0 .functor OR 1, L_0x55fb2d05d170, L_0x55fb2d05d3e0, C4<0>, C4<0>;
v0x55fb2ce1d8e0_0 .net "S", 0 0, L_0x55fb2d05d250;  1 drivers
v0x55fb2ce1d9a0_0 .net "a", 0 0, L_0x55fb2d05d550;  1 drivers
v0x55fb2ce1da70_0 .net "b", 0 0, L_0x55fb2d05d6a0;  1 drivers
v0x55fb2ce1db70_0 .net "c_1", 0 0, L_0x55fb2d05d170;  1 drivers
v0x55fb2ce1dc40_0 .net "c_2", 0 0, L_0x55fb2d05d3e0;  1 drivers
v0x55fb2ce1dd30_0 .net "cin", 0 0, L_0x55fb2d05d7d0;  1 drivers
v0x55fb2ce1de00_0 .net "cout", 0 0, L_0x55fb2d05d4c0;  1 drivers
v0x55fb2ce1dea0_0 .net "h_1_out", 0 0, L_0x55fb2d05d020;  1 drivers
S_0x55fb2ce1cc40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce1c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05d020 .functor XOR 1, L_0x55fb2d05d550, L_0x55fb2d05d6a0, C4<0>, C4<0>;
L_0x55fb2d05d170 .functor AND 1, L_0x55fb2d05d550, L_0x55fb2d05d6a0, C4<1>, C4<1>;
v0x55fb2ce1cee0_0 .net "S", 0 0, L_0x55fb2d05d020;  alias, 1 drivers
v0x55fb2ce1cfc0_0 .net "a", 0 0, L_0x55fb2d05d550;  alias, 1 drivers
v0x55fb2ce1d080_0 .net "b", 0 0, L_0x55fb2d05d6a0;  alias, 1 drivers
v0x55fb2ce1d150_0 .net "cout", 0 0, L_0x55fb2d05d170;  alias, 1 drivers
S_0x55fb2ce1d2c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce1c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05d250 .functor XOR 1, L_0x55fb2d05d020, L_0x55fb2d05d7d0, C4<0>, C4<0>;
L_0x55fb2d05d3e0 .functor AND 1, L_0x55fb2d05d020, L_0x55fb2d05d7d0, C4<1>, C4<1>;
v0x55fb2ce1d530_0 .net "S", 0 0, L_0x55fb2d05d250;  alias, 1 drivers
v0x55fb2ce1d5f0_0 .net "a", 0 0, L_0x55fb2d05d020;  alias, 1 drivers
v0x55fb2ce1d6e0_0 .net "b", 0 0, L_0x55fb2d05d7d0;  alias, 1 drivers
v0x55fb2ce1d7b0_0 .net "cout", 0 0, L_0x55fb2d05d3e0;  alias, 1 drivers
S_0x55fb2ce1df90 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce1adc0;
 .timescale 0 0;
P_0x55fb2ce1e170 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce1e230 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce1df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05dc90 .functor OR 1, L_0x55fb2d05d990, L_0x55fb2d05dbb0, C4<0>, C4<0>;
v0x55fb2ce1f160_0 .net "S", 0 0, L_0x55fb2d05da20;  1 drivers
v0x55fb2ce1f220_0 .net "a", 0 0, L_0x55fb2d05dd20;  1 drivers
v0x55fb2ce1f2f0_0 .net "b", 0 0, L_0x55fb2d05de50;  1 drivers
v0x55fb2ce1f3f0_0 .net "c_1", 0 0, L_0x55fb2d05d990;  1 drivers
v0x55fb2ce1f4c0_0 .net "c_2", 0 0, L_0x55fb2d05dbb0;  1 drivers
v0x55fb2ce1f5b0_0 .net "cin", 0 0, L_0x55fb2d05e010;  1 drivers
v0x55fb2ce1f680_0 .net "cout", 0 0, L_0x55fb2d05dc90;  1 drivers
v0x55fb2ce1f720_0 .net "h_1_out", 0 0, L_0x55fb2d05d900;  1 drivers
S_0x55fb2ce1e4c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce1e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05d900 .functor XOR 1, L_0x55fb2d05dd20, L_0x55fb2d05de50, C4<0>, C4<0>;
L_0x55fb2d05d990 .functor AND 1, L_0x55fb2d05dd20, L_0x55fb2d05de50, C4<1>, C4<1>;
v0x55fb2ce1e760_0 .net "S", 0 0, L_0x55fb2d05d900;  alias, 1 drivers
v0x55fb2ce1e840_0 .net "a", 0 0, L_0x55fb2d05dd20;  alias, 1 drivers
v0x55fb2ce1e900_0 .net "b", 0 0, L_0x55fb2d05de50;  alias, 1 drivers
v0x55fb2ce1e9d0_0 .net "cout", 0 0, L_0x55fb2d05d990;  alias, 1 drivers
S_0x55fb2ce1eb40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce1e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05da20 .functor XOR 1, L_0x55fb2d05d900, L_0x55fb2d05e010, C4<0>, C4<0>;
L_0x55fb2d05dbb0 .functor AND 1, L_0x55fb2d05d900, L_0x55fb2d05e010, C4<1>, C4<1>;
v0x55fb2ce1edb0_0 .net "S", 0 0, L_0x55fb2d05da20;  alias, 1 drivers
v0x55fb2ce1ee70_0 .net "a", 0 0, L_0x55fb2d05d900;  alias, 1 drivers
v0x55fb2ce1ef60_0 .net "b", 0 0, L_0x55fb2d05e010;  alias, 1 drivers
v0x55fb2ce1f030_0 .net "cout", 0 0, L_0x55fb2d05dbb0;  alias, 1 drivers
S_0x55fb2ce1f810 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce1adc0;
 .timescale 0 0;
P_0x55fb2ce1f9f0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce1fad0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce1f810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05e4d0 .functor OR 1, L_0x55fb2d05e1d0, L_0x55fb2d05e3f0, C4<0>, C4<0>;
v0x55fb2ce209d0_0 .net "S", 0 0, L_0x55fb2d05e260;  1 drivers
v0x55fb2ce20a90_0 .net "a", 0 0, L_0x55fb2d05e560;  1 drivers
v0x55fb2ce20b60_0 .net "b", 0 0, L_0x55fb2d05e7a0;  1 drivers
v0x55fb2ce20c60_0 .net "c_1", 0 0, L_0x55fb2d05e1d0;  1 drivers
v0x55fb2ce20d30_0 .net "c_2", 0 0, L_0x55fb2d05e3f0;  1 drivers
v0x55fb2ce20e20_0 .net "cin", 0 0, L_0x55fb2d05e890;  1 drivers
v0x55fb2ce20ef0_0 .net "cout", 0 0, L_0x55fb2d05e4d0;  1 drivers
v0x55fb2ce20f90_0 .net "h_1_out", 0 0, L_0x55fb2d05e140;  1 drivers
S_0x55fb2ce1fd30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce1fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05e140 .functor XOR 1, L_0x55fb2d05e560, L_0x55fb2d05e7a0, C4<0>, C4<0>;
L_0x55fb2d05e1d0 .functor AND 1, L_0x55fb2d05e560, L_0x55fb2d05e7a0, C4<1>, C4<1>;
v0x55fb2ce1ffd0_0 .net "S", 0 0, L_0x55fb2d05e140;  alias, 1 drivers
v0x55fb2ce200b0_0 .net "a", 0 0, L_0x55fb2d05e560;  alias, 1 drivers
v0x55fb2ce20170_0 .net "b", 0 0, L_0x55fb2d05e7a0;  alias, 1 drivers
v0x55fb2ce20240_0 .net "cout", 0 0, L_0x55fb2d05e1d0;  alias, 1 drivers
S_0x55fb2ce203b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce1fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05e260 .functor XOR 1, L_0x55fb2d05e140, L_0x55fb2d05e890, C4<0>, C4<0>;
L_0x55fb2d05e3f0 .functor AND 1, L_0x55fb2d05e140, L_0x55fb2d05e890, C4<1>, C4<1>;
v0x55fb2ce20620_0 .net "S", 0 0, L_0x55fb2d05e260;  alias, 1 drivers
v0x55fb2ce206e0_0 .net "a", 0 0, L_0x55fb2d05e140;  alias, 1 drivers
v0x55fb2ce207d0_0 .net "b", 0 0, L_0x55fb2d05e890;  alias, 1 drivers
v0x55fb2ce208a0_0 .net "cout", 0 0, L_0x55fb2d05e3f0;  alias, 1 drivers
S_0x55fb2ce21d90 .scope module, "A_3" "adder_subtractor_Nbit" 2 157, 2 48 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 6 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce21f70 .param/l "N" 0 2 48, +C4<00000000000000000000000000000110>;
L_0x7fd0c513e208 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d05f7e0 .functor XOR 6, L_0x7fd0c513e208, RS_0x7fd0c51dd0d8, C4<000000>, C4<000000>;
v0x55fb2ce2b9e0_0 .net *"_ivl_0", 5 0, L_0x7fd0c513e208;  1 drivers
v0x55fb2ce2bae0_0 .net8 "a", 5 0, RS_0x7fd0c51dd0d8;  alias, 2 drivers
v0x55fb2ce2bba0_0 .net "a_or_s", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce2bc70_0 .net8 "b", 5 0, RS_0x7fd0c51dd0d8;  alias, 2 drivers
v0x55fb2ce2bd60_0 .net "cout", 0 0, L_0x55fb2d0627f0;  alias, 1 drivers
v0x55fb2ce2be50_0 .net "input_b", 5 0, L_0x55fb2d05f7e0;  1 drivers
v0x55fb2ce2bef0_0 .net "out", 5 0, L_0x55fb2d062610;  alias, 1 drivers
S_0x55fb2ce220f0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce21d90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /INPUT 6 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 6 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce222d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000110>;
v0x55fb2ce2b430_0 .net "S", 5 0, L_0x55fb2d062610;  alias, 1 drivers
v0x55fb2ce2b510_0 .net8 "a", 5 0, RS_0x7fd0c51dd0d8;  alias, 2 drivers
v0x55fb2ce2b5f0_0 .net "b", 5 0, L_0x55fb2d05f7e0;  alias, 1 drivers
v0x55fb2ce2b6b0_0 .net "carin", 5 0, L_0x55fb2d062750;  1 drivers
v0x55fb2ce2b790_0 .net "cin", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce2b880_0 .net "cout", 0 0, L_0x55fb2d0627f0;  alias, 1 drivers
L_0x55fb2d05fd80 .part RS_0x7fd0c51dd0d8, 1, 1;
L_0x55fb2d05fed0 .part L_0x55fb2d05f7e0, 1, 1;
L_0x55fb2d060000 .part L_0x55fb2d062750, 0, 1;
L_0x55fb2d060550 .part RS_0x7fd0c51dd0d8, 2, 1;
L_0x55fb2d060790 .part L_0x55fb2d05f7e0, 2, 1;
L_0x55fb2d0608c0 .part L_0x55fb2d062750, 1, 1;
L_0x55fb2d060e10 .part RS_0x7fd0c51dd0d8, 3, 1;
L_0x55fb2d060f40 .part L_0x55fb2d05f7e0, 3, 1;
L_0x55fb2d061070 .part L_0x55fb2d062750, 2, 1;
L_0x55fb2d061460 .part RS_0x7fd0c51dd0d8, 4, 1;
L_0x55fb2d061590 .part L_0x55fb2d05f7e0, 4, 1;
L_0x55fb2d0616c0 .part L_0x55fb2d062750, 3, 1;
L_0x55fb2d061bb0 .part RS_0x7fd0c51dd0d8, 5, 1;
L_0x55fb2d061ce0 .part L_0x55fb2d05f7e0, 5, 1;
L_0x55fb2d061e90 .part L_0x55fb2d062750, 4, 1;
L_0x55fb2d062210 .part RS_0x7fd0c51dd0d8, 0, 1;
L_0x55fb2d0623d0 .part L_0x55fb2d05f7e0, 0, 1;
LS_0x55fb2d062610_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d062030, L_0x55fb2d05fa80, L_0x55fb2d060250, L_0x55fb2d060b10;
LS_0x55fb2d062610_0_4 .concat8 [ 1 1 0 0], L_0x55fb2d061280, L_0x55fb2d0619d0;
L_0x55fb2d062610 .concat8 [ 4 2 0 0], LS_0x55fb2d062610_0_0, LS_0x55fb2d062610_0_4;
LS_0x55fb2d062750_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d0621a0, L_0x55fb2d05fcf0, L_0x55fb2d0604c0, L_0x55fb2d060d80;
LS_0x55fb2d062750_0_4 .concat8 [ 1 1 0 0], L_0x55fb2d0613f0, L_0x55fb2d061b40;
L_0x55fb2d062750 .concat8 [ 4 2 0 0], LS_0x55fb2d062750_0_0, LS_0x55fb2d062750_0_4;
L_0x55fb2d0627f0 .part L_0x55fb2d062750, 5, 1;
S_0x55fb2ce22450 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce220f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0621a0 .functor OR 1, L_0x55fb2d061fc0, L_0x55fb2d062130, C4<0>, C4<0>;
v0x55fb2ce23380_0 .net "S", 0 0, L_0x55fb2d062030;  1 drivers
v0x55fb2ce23440_0 .net "a", 0 0, L_0x55fb2d062210;  1 drivers
v0x55fb2ce23510_0 .net "b", 0 0, L_0x55fb2d0623d0;  1 drivers
v0x55fb2ce23610_0 .net "c_1", 0 0, L_0x55fb2d061fc0;  1 drivers
v0x55fb2ce236e0_0 .net "c_2", 0 0, L_0x55fb2d062130;  1 drivers
v0x55fb2ce23780_0 .net "cin", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce23820_0 .net "cout", 0 0, L_0x55fb2d0621a0;  1 drivers
v0x55fb2ce238c0_0 .net "h_1_out", 0 0, L_0x55fb2d061880;  1 drivers
S_0x55fb2ce22700 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d061880 .functor XOR 1, L_0x55fb2d062210, L_0x55fb2d0623d0, C4<0>, C4<0>;
L_0x55fb2d061fc0 .functor AND 1, L_0x55fb2d062210, L_0x55fb2d0623d0, C4<1>, C4<1>;
v0x55fb2ce229a0_0 .net "S", 0 0, L_0x55fb2d061880;  alias, 1 drivers
v0x55fb2ce22a80_0 .net "a", 0 0, L_0x55fb2d062210;  alias, 1 drivers
v0x55fb2ce22b40_0 .net "b", 0 0, L_0x55fb2d0623d0;  alias, 1 drivers
v0x55fb2ce22c10_0 .net "cout", 0 0, L_0x55fb2d061fc0;  alias, 1 drivers
S_0x55fb2ce22d80 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d062030 .functor XOR 1, L_0x55fb2d061880, L_0x7fd0c513be50, C4<0>, C4<0>;
L_0x55fb2d062130 .functor AND 1, L_0x55fb2d061880, L_0x7fd0c513be50, C4<1>, C4<1>;
v0x55fb2ce22ff0_0 .net "S", 0 0, L_0x55fb2d062030;  alias, 1 drivers
v0x55fb2ce230b0_0 .net "a", 0 0, L_0x55fb2d061880;  alias, 1 drivers
v0x55fb2ce231a0_0 .net "b", 0 0, L_0x7fd0c513be50;  alias, 1 drivers
v0x55fb2ce23270_0 .net "cout", 0 0, L_0x55fb2d062130;  alias, 1 drivers
S_0x55fb2ce239b0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce220f0;
 .timescale 0 0;
P_0x55fb2ce23bd0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce23c90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce239b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05fcf0 .functor OR 1, L_0x55fb2d05f9a0, L_0x55fb2d05fc10, C4<0>, C4<0>;
v0x55fb2ce24b90_0 .net "S", 0 0, L_0x55fb2d05fa80;  1 drivers
v0x55fb2ce24c50_0 .net "a", 0 0, L_0x55fb2d05fd80;  1 drivers
v0x55fb2ce24d20_0 .net "b", 0 0, L_0x55fb2d05fed0;  1 drivers
v0x55fb2ce24e20_0 .net "c_1", 0 0, L_0x55fb2d05f9a0;  1 drivers
v0x55fb2ce24ef0_0 .net "c_2", 0 0, L_0x55fb2d05fc10;  1 drivers
v0x55fb2ce24fe0_0 .net "cin", 0 0, L_0x55fb2d060000;  1 drivers
v0x55fb2ce250b0_0 .net "cout", 0 0, L_0x55fb2d05fcf0;  1 drivers
v0x55fb2ce25150_0 .net "h_1_out", 0 0, L_0x55fb2d05f850;  1 drivers
S_0x55fb2ce23ef0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce23c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05f850 .functor XOR 1, L_0x55fb2d05fd80, L_0x55fb2d05fed0, C4<0>, C4<0>;
L_0x55fb2d05f9a0 .functor AND 1, L_0x55fb2d05fd80, L_0x55fb2d05fed0, C4<1>, C4<1>;
v0x55fb2ce24190_0 .net "S", 0 0, L_0x55fb2d05f850;  alias, 1 drivers
v0x55fb2ce24270_0 .net "a", 0 0, L_0x55fb2d05fd80;  alias, 1 drivers
v0x55fb2ce24330_0 .net "b", 0 0, L_0x55fb2d05fed0;  alias, 1 drivers
v0x55fb2ce24400_0 .net "cout", 0 0, L_0x55fb2d05f9a0;  alias, 1 drivers
S_0x55fb2ce24570 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce23c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05fa80 .functor XOR 1, L_0x55fb2d05f850, L_0x55fb2d060000, C4<0>, C4<0>;
L_0x55fb2d05fc10 .functor AND 1, L_0x55fb2d05f850, L_0x55fb2d060000, C4<1>, C4<1>;
v0x55fb2ce247e0_0 .net "S", 0 0, L_0x55fb2d05fa80;  alias, 1 drivers
v0x55fb2ce248a0_0 .net "a", 0 0, L_0x55fb2d05f850;  alias, 1 drivers
v0x55fb2ce24990_0 .net "b", 0 0, L_0x55fb2d060000;  alias, 1 drivers
v0x55fb2ce24a60_0 .net "cout", 0 0, L_0x55fb2d05fc10;  alias, 1 drivers
S_0x55fb2ce25240 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce220f0;
 .timescale 0 0;
P_0x55fb2ce25420 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce254e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce25240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0604c0 .functor OR 1, L_0x55fb2d0601c0, L_0x55fb2d0603e0, C4<0>, C4<0>;
v0x55fb2ce26410_0 .net "S", 0 0, L_0x55fb2d060250;  1 drivers
v0x55fb2ce264d0_0 .net "a", 0 0, L_0x55fb2d060550;  1 drivers
v0x55fb2ce265a0_0 .net "b", 0 0, L_0x55fb2d060790;  1 drivers
v0x55fb2ce266a0_0 .net "c_1", 0 0, L_0x55fb2d0601c0;  1 drivers
v0x55fb2ce26770_0 .net "c_2", 0 0, L_0x55fb2d0603e0;  1 drivers
v0x55fb2ce26860_0 .net "cin", 0 0, L_0x55fb2d0608c0;  1 drivers
v0x55fb2ce26930_0 .net "cout", 0 0, L_0x55fb2d0604c0;  1 drivers
v0x55fb2ce269d0_0 .net "h_1_out", 0 0, L_0x55fb2d060130;  1 drivers
S_0x55fb2ce25770 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce254e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d060130 .functor XOR 1, L_0x55fb2d060550, L_0x55fb2d060790, C4<0>, C4<0>;
L_0x55fb2d0601c0 .functor AND 1, L_0x55fb2d060550, L_0x55fb2d060790, C4<1>, C4<1>;
v0x55fb2ce25a10_0 .net "S", 0 0, L_0x55fb2d060130;  alias, 1 drivers
v0x55fb2ce25af0_0 .net "a", 0 0, L_0x55fb2d060550;  alias, 1 drivers
v0x55fb2ce25bb0_0 .net "b", 0 0, L_0x55fb2d060790;  alias, 1 drivers
v0x55fb2ce25c80_0 .net "cout", 0 0, L_0x55fb2d0601c0;  alias, 1 drivers
S_0x55fb2ce25df0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce254e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d060250 .functor XOR 1, L_0x55fb2d060130, L_0x55fb2d0608c0, C4<0>, C4<0>;
L_0x55fb2d0603e0 .functor AND 1, L_0x55fb2d060130, L_0x55fb2d0608c0, C4<1>, C4<1>;
v0x55fb2ce26060_0 .net "S", 0 0, L_0x55fb2d060250;  alias, 1 drivers
v0x55fb2ce26120_0 .net "a", 0 0, L_0x55fb2d060130;  alias, 1 drivers
v0x55fb2ce26210_0 .net "b", 0 0, L_0x55fb2d0608c0;  alias, 1 drivers
v0x55fb2ce262e0_0 .net "cout", 0 0, L_0x55fb2d0603e0;  alias, 1 drivers
S_0x55fb2ce26ac0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce220f0;
 .timescale 0 0;
P_0x55fb2ce26ca0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce26d80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce26ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d060d80 .functor OR 1, L_0x55fb2d060a80, L_0x55fb2d060ca0, C4<0>, C4<0>;
v0x55fb2ce27c80_0 .net "S", 0 0, L_0x55fb2d060b10;  1 drivers
v0x55fb2ce27d40_0 .net "a", 0 0, L_0x55fb2d060e10;  1 drivers
v0x55fb2ce27e10_0 .net "b", 0 0, L_0x55fb2d060f40;  1 drivers
v0x55fb2ce27f10_0 .net "c_1", 0 0, L_0x55fb2d060a80;  1 drivers
v0x55fb2ce27fe0_0 .net "c_2", 0 0, L_0x55fb2d060ca0;  1 drivers
v0x55fb2ce280d0_0 .net "cin", 0 0, L_0x55fb2d061070;  1 drivers
v0x55fb2ce281a0_0 .net "cout", 0 0, L_0x55fb2d060d80;  1 drivers
v0x55fb2ce28240_0 .net "h_1_out", 0 0, L_0x55fb2d0609f0;  1 drivers
S_0x55fb2ce26fe0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce26d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0609f0 .functor XOR 1, L_0x55fb2d060e10, L_0x55fb2d060f40, C4<0>, C4<0>;
L_0x55fb2d060a80 .functor AND 1, L_0x55fb2d060e10, L_0x55fb2d060f40, C4<1>, C4<1>;
v0x55fb2ce27280_0 .net "S", 0 0, L_0x55fb2d0609f0;  alias, 1 drivers
v0x55fb2ce27360_0 .net "a", 0 0, L_0x55fb2d060e10;  alias, 1 drivers
v0x55fb2ce27420_0 .net "b", 0 0, L_0x55fb2d060f40;  alias, 1 drivers
v0x55fb2ce274f0_0 .net "cout", 0 0, L_0x55fb2d060a80;  alias, 1 drivers
S_0x55fb2ce27660 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce26d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d060b10 .functor XOR 1, L_0x55fb2d0609f0, L_0x55fb2d061070, C4<0>, C4<0>;
L_0x55fb2d060ca0 .functor AND 1, L_0x55fb2d0609f0, L_0x55fb2d061070, C4<1>, C4<1>;
v0x55fb2ce278d0_0 .net "S", 0 0, L_0x55fb2d060b10;  alias, 1 drivers
v0x55fb2ce27990_0 .net "a", 0 0, L_0x55fb2d0609f0;  alias, 1 drivers
v0x55fb2ce27a80_0 .net "b", 0 0, L_0x55fb2d061070;  alias, 1 drivers
v0x55fb2ce27b50_0 .net "cout", 0 0, L_0x55fb2d060ca0;  alias, 1 drivers
S_0x55fb2ce28330 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2ce220f0;
 .timescale 0 0;
P_0x55fb2ce28560 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2ce28640 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce28330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0613f0 .functor OR 1, L_0x55fb2d061210, L_0x55fb2d061380, C4<0>, C4<0>;
v0x55fb2ce29510_0 .net "S", 0 0, L_0x55fb2d061280;  1 drivers
v0x55fb2ce295d0_0 .net "a", 0 0, L_0x55fb2d061460;  1 drivers
v0x55fb2ce296a0_0 .net "b", 0 0, L_0x55fb2d061590;  1 drivers
v0x55fb2ce297a0_0 .net "c_1", 0 0, L_0x55fb2d061210;  1 drivers
v0x55fb2ce29870_0 .net "c_2", 0 0, L_0x55fb2d061380;  1 drivers
v0x55fb2ce29960_0 .net "cin", 0 0, L_0x55fb2d0616c0;  1 drivers
v0x55fb2ce29a30_0 .net "cout", 0 0, L_0x55fb2d0613f0;  1 drivers
v0x55fb2ce29ad0_0 .net "h_1_out", 0 0, L_0x55fb2d0611a0;  1 drivers
S_0x55fb2ce288a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce28640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0611a0 .functor XOR 1, L_0x55fb2d061460, L_0x55fb2d061590, C4<0>, C4<0>;
L_0x55fb2d061210 .functor AND 1, L_0x55fb2d061460, L_0x55fb2d061590, C4<1>, C4<1>;
v0x55fb2ce28b10_0 .net "S", 0 0, L_0x55fb2d0611a0;  alias, 1 drivers
v0x55fb2ce28bf0_0 .net "a", 0 0, L_0x55fb2d061460;  alias, 1 drivers
v0x55fb2ce28cb0_0 .net "b", 0 0, L_0x55fb2d061590;  alias, 1 drivers
v0x55fb2ce28d80_0 .net "cout", 0 0, L_0x55fb2d061210;  alias, 1 drivers
S_0x55fb2ce28ef0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce28640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d061280 .functor XOR 1, L_0x55fb2d0611a0, L_0x55fb2d0616c0, C4<0>, C4<0>;
L_0x55fb2d061380 .functor AND 1, L_0x55fb2d0611a0, L_0x55fb2d0616c0, C4<1>, C4<1>;
v0x55fb2ce29160_0 .net "S", 0 0, L_0x55fb2d061280;  alias, 1 drivers
v0x55fb2ce29220_0 .net "a", 0 0, L_0x55fb2d0611a0;  alias, 1 drivers
v0x55fb2ce29310_0 .net "b", 0 0, L_0x55fb2d0616c0;  alias, 1 drivers
v0x55fb2ce293e0_0 .net "cout", 0 0, L_0x55fb2d061380;  alias, 1 drivers
S_0x55fb2ce29bc0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2ce220f0;
 .timescale 0 0;
P_0x55fb2ce29da0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2ce29e80 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce29bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d061b40 .functor OR 1, L_0x55fb2d061960, L_0x55fb2d061ad0, C4<0>, C4<0>;
v0x55fb2ce2ad80_0 .net "S", 0 0, L_0x55fb2d0619d0;  1 drivers
v0x55fb2ce2ae40_0 .net "a", 0 0, L_0x55fb2d061bb0;  1 drivers
v0x55fb2ce2af10_0 .net "b", 0 0, L_0x55fb2d061ce0;  1 drivers
v0x55fb2ce2b010_0 .net "c_1", 0 0, L_0x55fb2d061960;  1 drivers
v0x55fb2ce2b0e0_0 .net "c_2", 0 0, L_0x55fb2d061ad0;  1 drivers
v0x55fb2ce2b1d0_0 .net "cin", 0 0, L_0x55fb2d061e90;  1 drivers
v0x55fb2ce2b2a0_0 .net "cout", 0 0, L_0x55fb2d061b40;  1 drivers
v0x55fb2ce2b340_0 .net "h_1_out", 0 0, L_0x55fb2d0618f0;  1 drivers
S_0x55fb2ce2a0e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce29e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0618f0 .functor XOR 1, L_0x55fb2d061bb0, L_0x55fb2d061ce0, C4<0>, C4<0>;
L_0x55fb2d061960 .functor AND 1, L_0x55fb2d061bb0, L_0x55fb2d061ce0, C4<1>, C4<1>;
v0x55fb2ce2a380_0 .net "S", 0 0, L_0x55fb2d0618f0;  alias, 1 drivers
v0x55fb2ce2a460_0 .net "a", 0 0, L_0x55fb2d061bb0;  alias, 1 drivers
v0x55fb2ce2a520_0 .net "b", 0 0, L_0x55fb2d061ce0;  alias, 1 drivers
v0x55fb2ce2a5f0_0 .net "cout", 0 0, L_0x55fb2d061960;  alias, 1 drivers
S_0x55fb2ce2a760 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce29e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0619d0 .functor XOR 1, L_0x55fb2d0618f0, L_0x55fb2d061e90, C4<0>, C4<0>;
L_0x55fb2d061ad0 .functor AND 1, L_0x55fb2d0618f0, L_0x55fb2d061e90, C4<1>, C4<1>;
v0x55fb2ce2a9d0_0 .net "S", 0 0, L_0x55fb2d0619d0;  alias, 1 drivers
v0x55fb2ce2aa90_0 .net "a", 0 0, L_0x55fb2d0618f0;  alias, 1 drivers
v0x55fb2ce2ab80_0 .net "b", 0 0, L_0x55fb2d061e90;  alias, 1 drivers
v0x55fb2ce2ac50_0 .net "cout", 0 0, L_0x55fb2d061ad0;  alias, 1 drivers
S_0x55fb2ce2c050 .scope module, "S_1" "adder_subtractor_Nbit" 2 134, 2 48 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce2c230 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513e0a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d04f9b0 .functor XOR 2, L_0x7fd0c513e0a0, L_0x55fb2d0413a0, C4<00>, C4<00>;
v0x55fb2ce2fc00_0 .net *"_ivl_0", 1 0, L_0x7fd0c513e0a0;  1 drivers
v0x55fb2ce2fd00_0 .net "a", 1 0, L_0x55fb2d041270;  alias, 1 drivers
v0x55fb2ce2fdc0_0 .net "a_or_s", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce2fe60_0 .net "b", 1 0, L_0x55fb2d0413a0;  alias, 1 drivers
v0x55fb2ce2ff00_0 .net "cout", 0 0, L_0x55fb2d050ed0;  alias, 1 drivers
v0x55fb2ce2fff0_0 .net "input_b", 1 0, L_0x55fb2d04f9b0;  1 drivers
v0x55fb2ce300c0_0 .net "out", 1 0, L_0x55fb2d050ce0;  alias, 1 drivers
S_0x55fb2ce2c410 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce2c050;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce2c610 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce2f600_0 .net "S", 1 0, L_0x55fb2d050ce0;  alias, 1 drivers
v0x55fb2ce2f6e0_0 .net "a", 1 0, L_0x55fb2d041270;  alias, 1 drivers
v0x55fb2ce2f7c0_0 .net "b", 1 0, L_0x55fb2d04f9b0;  alias, 1 drivers
v0x55fb2ce2f880_0 .net "carin", 1 0, L_0x55fb2d050e10;  1 drivers
v0x55fb2ce2f960_0 .net "cin", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce2faa0_0 .net "cout", 0 0, L_0x55fb2d050ed0;  alias, 1 drivers
L_0x55fb2d050270 .part L_0x55fb2d041270, 1, 1;
L_0x55fb2d0503c0 .part L_0x55fb2d04f9b0, 1, 1;
L_0x55fb2d0504f0 .part L_0x55fb2d050e10, 0, 1;
L_0x55fb2d0509f0 .part L_0x55fb2d041270, 0, 1;
L_0x55fb2d050b20 .part L_0x55fb2d04f9b0, 0, 1;
L_0x55fb2d050ce0 .concat8 [ 1 1 0 0], L_0x55fb2d050740, L_0x55fb2d04ff70;
L_0x55fb2d050e10 .concat8 [ 1 1 0 0], L_0x55fb2d050960, L_0x55fb2d0501e0;
L_0x55fb2d050ed0 .part L_0x55fb2d050e10, 1, 1;
S_0x55fb2ce2c790 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce2c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d050960 .functor OR 1, L_0x55fb2d0506b0, L_0x55fb2d0508d0, C4<0>, C4<0>;
v0x55fb2ce2d6e0_0 .net "S", 0 0, L_0x55fb2d050740;  1 drivers
v0x55fb2ce2d7a0_0 .net "a", 0 0, L_0x55fb2d0509f0;  1 drivers
v0x55fb2ce2d870_0 .net "b", 0 0, L_0x55fb2d050b20;  1 drivers
v0x55fb2ce2d970_0 .net "c_1", 0 0, L_0x55fb2d0506b0;  1 drivers
v0x55fb2ce2da40_0 .net "c_2", 0 0, L_0x55fb2d0508d0;  1 drivers
v0x55fb2ce2db30_0 .net "cin", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce2dc00_0 .net "cout", 0 0, L_0x55fb2d050960;  1 drivers
v0x55fb2ce2dca0_0 .net "h_1_out", 0 0, L_0x55fb2d050620;  1 drivers
S_0x55fb2ce2ca40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce2c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d050620 .functor XOR 1, L_0x55fb2d0509f0, L_0x55fb2d050b20, C4<0>, C4<0>;
L_0x55fb2d0506b0 .functor AND 1, L_0x55fb2d0509f0, L_0x55fb2d050b20, C4<1>, C4<1>;
v0x55fb2ce2cce0_0 .net "S", 0 0, L_0x55fb2d050620;  alias, 1 drivers
v0x55fb2ce2cdc0_0 .net "a", 0 0, L_0x55fb2d0509f0;  alias, 1 drivers
v0x55fb2ce2ce80_0 .net "b", 0 0, L_0x55fb2d050b20;  alias, 1 drivers
v0x55fb2ce2cf50_0 .net "cout", 0 0, L_0x55fb2d0506b0;  alias, 1 drivers
S_0x55fb2ce2d0c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce2c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d050740 .functor XOR 1, L_0x55fb2d050620, L_0x7fd0c513be08, C4<0>, C4<0>;
L_0x55fb2d0508d0 .functor AND 1, L_0x55fb2d050620, L_0x7fd0c513be08, C4<1>, C4<1>;
v0x55fb2ce2d330_0 .net "S", 0 0, L_0x55fb2d050740;  alias, 1 drivers
v0x55fb2ce2d3f0_0 .net "a", 0 0, L_0x55fb2d050620;  alias, 1 drivers
v0x55fb2ce2d4e0_0 .net "b", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce2d5b0_0 .net "cout", 0 0, L_0x55fb2d0508d0;  alias, 1 drivers
S_0x55fb2ce2dd90 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce2c410;
 .timescale 0 0;
P_0x55fb2ce2df90 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce2e050 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce2dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0501e0 .functor OR 1, L_0x55fb2d04fe90, L_0x55fb2d050100, C4<0>, C4<0>;
v0x55fb2ce2ef50_0 .net "S", 0 0, L_0x55fb2d04ff70;  1 drivers
v0x55fb2ce2f010_0 .net "a", 0 0, L_0x55fb2d050270;  1 drivers
v0x55fb2ce2f0e0_0 .net "b", 0 0, L_0x55fb2d0503c0;  1 drivers
v0x55fb2ce2f1e0_0 .net "c_1", 0 0, L_0x55fb2d04fe90;  1 drivers
v0x55fb2ce2f2b0_0 .net "c_2", 0 0, L_0x55fb2d050100;  1 drivers
v0x55fb2ce2f3a0_0 .net "cin", 0 0, L_0x55fb2d0504f0;  1 drivers
v0x55fb2ce2f470_0 .net "cout", 0 0, L_0x55fb2d0501e0;  1 drivers
v0x55fb2ce2f510_0 .net "h_1_out", 0 0, L_0x55fb2d04fd60;  1 drivers
S_0x55fb2ce2e2b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce2e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04fd60 .functor XOR 1, L_0x55fb2d050270, L_0x55fb2d0503c0, C4<0>, C4<0>;
L_0x55fb2d04fe90 .functor AND 1, L_0x55fb2d050270, L_0x55fb2d0503c0, C4<1>, C4<1>;
v0x55fb2ce2e550_0 .net "S", 0 0, L_0x55fb2d04fd60;  alias, 1 drivers
v0x55fb2ce2e630_0 .net "a", 0 0, L_0x55fb2d050270;  alias, 1 drivers
v0x55fb2ce2e6f0_0 .net "b", 0 0, L_0x55fb2d0503c0;  alias, 1 drivers
v0x55fb2ce2e7c0_0 .net "cout", 0 0, L_0x55fb2d04fe90;  alias, 1 drivers
S_0x55fb2ce2e930 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce2e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04ff70 .functor XOR 1, L_0x55fb2d04fd60, L_0x55fb2d0504f0, C4<0>, C4<0>;
L_0x55fb2d050100 .functor AND 1, L_0x55fb2d04fd60, L_0x55fb2d0504f0, C4<1>, C4<1>;
v0x55fb2ce2eba0_0 .net "S", 0 0, L_0x55fb2d04ff70;  alias, 1 drivers
v0x55fb2ce2ec60_0 .net "a", 0 0, L_0x55fb2d04fd60;  alias, 1 drivers
v0x55fb2ce2ed50_0 .net "b", 0 0, L_0x55fb2d0504f0;  alias, 1 drivers
v0x55fb2ce2ee20_0 .net "cout", 0 0, L_0x55fb2d050100;  alias, 1 drivers
S_0x55fb2ce30240 .scope module, "S_2" "adder_subtractor_Nbit" 2 135, 2 48 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce30470 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513e0e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d050fc0 .functor XOR 2, L_0x7fd0c513e0e8, L_0x55fb2d041570, C4<00>, C4<00>;
v0x55fb2ce33cb0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513e0e8;  1 drivers
v0x55fb2ce33db0_0 .net "a", 1 0, L_0x55fb2d041440;  alias, 1 drivers
v0x55fb2ce33e70_0 .net "a_or_s", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce33f40_0 .net "b", 1 0, L_0x55fb2d041570;  alias, 1 drivers
v0x55fb2ce33fe0_0 .net "cout", 0 0, L_0x55fb2d0521e0;  alias, 1 drivers
v0x55fb2ce340d0_0 .net "input_b", 1 0, L_0x55fb2d050fc0;  1 drivers
v0x55fb2ce341a0_0 .net "out", 1 0, L_0x55fb2d051ff0;  alias, 1 drivers
S_0x55fb2ce30590 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce30240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce30790 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce33700_0 .net "S", 1 0, L_0x55fb2d051ff0;  alias, 1 drivers
v0x55fb2ce337e0_0 .net "a", 1 0, L_0x55fb2d041440;  alias, 1 drivers
v0x55fb2ce338c0_0 .net "b", 1 0, L_0x55fb2d050fc0;  alias, 1 drivers
v0x55fb2ce33980_0 .net "carin", 1 0, L_0x55fb2d052120;  1 drivers
v0x55fb2ce33a60_0 .net "cin", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce33b50_0 .net "cout", 0 0, L_0x55fb2d0521e0;  alias, 1 drivers
L_0x55fb2d051580 .part L_0x55fb2d041440, 1, 1;
L_0x55fb2d0516d0 .part L_0x55fb2d050fc0, 1, 1;
L_0x55fb2d051800 .part L_0x55fb2d052120, 0, 1;
L_0x55fb2d051d00 .part L_0x55fb2d041440, 0, 1;
L_0x55fb2d051e30 .part L_0x55fb2d050fc0, 0, 1;
L_0x55fb2d051ff0 .concat8 [ 1 1 0 0], L_0x55fb2d051a50, L_0x55fb2d051280;
L_0x55fb2d052120 .concat8 [ 1 1 0 0], L_0x55fb2d051c70, L_0x55fb2d0514f0;
L_0x55fb2d0521e0 .part L_0x55fb2d052120, 1, 1;
S_0x55fb2ce30910 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce30590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d051c70 .functor OR 1, L_0x55fb2d0519c0, L_0x55fb2d051be0, C4<0>, C4<0>;
v0x55fb2ce31840_0 .net "S", 0 0, L_0x55fb2d051a50;  1 drivers
v0x55fb2ce31900_0 .net "a", 0 0, L_0x55fb2d051d00;  1 drivers
v0x55fb2ce319d0_0 .net "b", 0 0, L_0x55fb2d051e30;  1 drivers
v0x55fb2ce31ad0_0 .net "c_1", 0 0, L_0x55fb2d0519c0;  1 drivers
v0x55fb2ce31ba0_0 .net "c_2", 0 0, L_0x55fb2d051be0;  1 drivers
v0x55fb2ce31c40_0 .net "cin", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce31ce0_0 .net "cout", 0 0, L_0x55fb2d051c70;  1 drivers
v0x55fb2ce31d80_0 .net "h_1_out", 0 0, L_0x55fb2d051930;  1 drivers
S_0x55fb2ce30bc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce30910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d051930 .functor XOR 1, L_0x55fb2d051d00, L_0x55fb2d051e30, C4<0>, C4<0>;
L_0x55fb2d0519c0 .functor AND 1, L_0x55fb2d051d00, L_0x55fb2d051e30, C4<1>, C4<1>;
v0x55fb2ce30e60_0 .net "S", 0 0, L_0x55fb2d051930;  alias, 1 drivers
v0x55fb2ce30f40_0 .net "a", 0 0, L_0x55fb2d051d00;  alias, 1 drivers
v0x55fb2ce31000_0 .net "b", 0 0, L_0x55fb2d051e30;  alias, 1 drivers
v0x55fb2ce310d0_0 .net "cout", 0 0, L_0x55fb2d0519c0;  alias, 1 drivers
S_0x55fb2ce31240 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce30910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d051a50 .functor XOR 1, L_0x55fb2d051930, L_0x7fd0c513be08, C4<0>, C4<0>;
L_0x55fb2d051be0 .functor AND 1, L_0x55fb2d051930, L_0x7fd0c513be08, C4<1>, C4<1>;
v0x55fb2ce314b0_0 .net "S", 0 0, L_0x55fb2d051a50;  alias, 1 drivers
v0x55fb2ce31570_0 .net "a", 0 0, L_0x55fb2d051930;  alias, 1 drivers
v0x55fb2ce31660_0 .net "b", 0 0, L_0x7fd0c513be08;  alias, 1 drivers
v0x55fb2ce31730_0 .net "cout", 0 0, L_0x55fb2d051be0;  alias, 1 drivers
S_0x55fb2ce31e70 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce30590;
 .timescale 0 0;
P_0x55fb2ce32090 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce32150 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce31e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0514f0 .functor OR 1, L_0x55fb2d0511a0, L_0x55fb2d051410, C4<0>, C4<0>;
v0x55fb2ce33050_0 .net "S", 0 0, L_0x55fb2d051280;  1 drivers
v0x55fb2ce33110_0 .net "a", 0 0, L_0x55fb2d051580;  1 drivers
v0x55fb2ce331e0_0 .net "b", 0 0, L_0x55fb2d0516d0;  1 drivers
v0x55fb2ce332e0_0 .net "c_1", 0 0, L_0x55fb2d0511a0;  1 drivers
v0x55fb2ce333b0_0 .net "c_2", 0 0, L_0x55fb2d051410;  1 drivers
v0x55fb2ce334a0_0 .net "cin", 0 0, L_0x55fb2d051800;  1 drivers
v0x55fb2ce33570_0 .net "cout", 0 0, L_0x55fb2d0514f0;  1 drivers
v0x55fb2ce33610_0 .net "h_1_out", 0 0, L_0x55fb2d051050;  1 drivers
S_0x55fb2ce323b0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce32150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d051050 .functor XOR 1, L_0x55fb2d051580, L_0x55fb2d0516d0, C4<0>, C4<0>;
L_0x55fb2d0511a0 .functor AND 1, L_0x55fb2d051580, L_0x55fb2d0516d0, C4<1>, C4<1>;
v0x55fb2ce32650_0 .net "S", 0 0, L_0x55fb2d051050;  alias, 1 drivers
v0x55fb2ce32730_0 .net "a", 0 0, L_0x55fb2d051580;  alias, 1 drivers
v0x55fb2ce327f0_0 .net "b", 0 0, L_0x55fb2d0516d0;  alias, 1 drivers
v0x55fb2ce328c0_0 .net "cout", 0 0, L_0x55fb2d0511a0;  alias, 1 drivers
S_0x55fb2ce32a30 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce32150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d051280 .functor XOR 1, L_0x55fb2d051050, L_0x55fb2d051800, C4<0>, C4<0>;
L_0x55fb2d051410 .functor AND 1, L_0x55fb2d051050, L_0x55fb2d051800, C4<1>, C4<1>;
v0x55fb2ce32ca0_0 .net "S", 0 0, L_0x55fb2d051280;  alias, 1 drivers
v0x55fb2ce32d60_0 .net "a", 0 0, L_0x55fb2d051050;  alias, 1 drivers
v0x55fb2ce32e50_0 .net "b", 0 0, L_0x55fb2d051800;  alias, 1 drivers
v0x55fb2ce32f20_0 .net "cout", 0 0, L_0x55fb2d051410;  alias, 1 drivers
S_0x55fb2ce34320 .scope module, "dut" "rca_Nbit" 2 166, 2 26 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce34500 .param/l "N" 0 2 26, +C4<00000000000000000000000000001000>;
v0x55fb2ce60810_0 .net "S", 7 0, L_0x55fb2d066010;  alias, 1 drivers
v0x55fb2ce608f0_0 .net8 "a", 7 0, RS_0x7fd0c517f918;  alias, 2 drivers
v0x55fb2ce609d0_0 .net8 "b", 7 0, RS_0x7fd0c517f948;  alias, 2 drivers
v0x55fb2ce60a90_0 .net "carin", 7 0, L_0x55fb2d065ec0;  1 drivers
v0x55fb2ce60b70_0 .net "cin", 0 0, L_0x55fb2d0627f0;  alias, 1 drivers
v0x55fb2ce60c60_0 .net "cout", 0 0, L_0x55fb2d066290;  alias, 1 drivers
L_0x55fb2d062d80 .part RS_0x7fd0c517f918, 1, 1;
L_0x55fb2d062f40 .part RS_0x7fd0c517f948, 1, 1;
L_0x55fb2d063100 .part L_0x55fb2d065ec0, 0, 1;
L_0x55fb2d0634f0 .part RS_0x7fd0c517f918, 2, 1;
L_0x55fb2d063620 .part RS_0x7fd0c517f948, 2, 1;
L_0x55fb2d063750 .part L_0x55fb2d065ec0, 1, 1;
L_0x55fb2d063b40 .part RS_0x7fd0c517f918, 3, 1;
L_0x55fb2d063c70 .part RS_0x7fd0c517f948, 3, 1;
L_0x55fb2d063da0 .part L_0x55fb2d065ec0, 2, 1;
L_0x55fb2d064190 .part RS_0x7fd0c517f918, 4, 1;
L_0x55fb2d0642c0 .part RS_0x7fd0c517f948, 4, 1;
L_0x55fb2d0643f0 .part L_0x55fb2d065ec0, 3, 1;
L_0x55fb2d0648e0 .part RS_0x7fd0c517f918, 5, 1;
L_0x55fb2d064b20 .part RS_0x7fd0c517f948, 5, 1;
L_0x55fb2d064cd0 .part L_0x55fb2d065ec0, 4, 1;
L_0x55fb2d064fc0 .part RS_0x7fd0c517f918, 6, 1;
L_0x55fb2d065180 .part RS_0x7fd0c517f948, 6, 1;
L_0x55fb2d0652b0 .part L_0x55fb2d065ec0, 5, 1;
L_0x55fb2d0656b0 .part RS_0x7fd0c517f918, 7, 1;
L_0x55fb2d0657e0 .part RS_0x7fd0c517f948, 7, 1;
L_0x55fb2d0653e0 .part L_0x55fb2d065ec0, 6, 1;
L_0x55fb2d065e20 .part RS_0x7fd0c517f918, 0, 1;
L_0x55fb2d065910 .part RS_0x7fd0c517f948, 0, 1;
LS_0x55fb2d066010_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d065b30, L_0x55fb2d062ba0, L_0x55fb2d063310, L_0x55fb2d063960;
LS_0x55fb2d066010_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d063fb0, L_0x55fb2d064700, L_0x55fb2d064de0, L_0x55fb2d065560;
L_0x55fb2d066010 .concat8 [ 4 4 0 0], LS_0x55fb2d066010_0_0, LS_0x55fb2d066010_0_4;
LS_0x55fb2d065ec0_0_0 .concat8 [ 1 1 1 1], L_0x55fb2d065db0, L_0x55fb2d062d10, L_0x55fb2d063480, L_0x55fb2d063ad0;
LS_0x55fb2d065ec0_0_4 .concat8 [ 1 1 1 1], L_0x55fb2d064120, L_0x55fb2d064870, L_0x55fb2d064f50, L_0x55fb2d065640;
L_0x55fb2d065ec0 .concat8 [ 4 4 0 0], LS_0x55fb2d065ec0_0_0, LS_0x55fb2d065ec0_0_4;
L_0x55fb2d066290 .part L_0x55fb2d065ec0, 7, 1;
S_0x55fb2ce346e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce34320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d065db0 .functor OR 1, L_0x55fb2d065ac0, L_0x55fb2d065c30, C4<0>, C4<0>;
v0x55fb2ce35630_0 .net "S", 0 0, L_0x55fb2d065b30;  1 drivers
v0x55fb2ce356f0_0 .net "a", 0 0, L_0x55fb2d065e20;  1 drivers
v0x55fb2ce357c0_0 .net "b", 0 0, L_0x55fb2d065910;  1 drivers
v0x55fb2ce358c0_0 .net "c_1", 0 0, L_0x55fb2d065ac0;  1 drivers
v0x55fb2ce35990_0 .net "c_2", 0 0, L_0x55fb2d065c30;  1 drivers
v0x55fb2ce35a80_0 .net "cin", 0 0, L_0x55fb2d0627f0;  alias, 1 drivers
v0x55fb2ce35b20_0 .net "cout", 0 0, L_0x55fb2d065db0;  1 drivers
v0x55fb2ce35bc0_0 .net "h_1_out", 0 0, L_0x55fb2d065a50;  1 drivers
S_0x55fb2ce34990 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce346e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d065a50 .functor XOR 1, L_0x55fb2d065e20, L_0x55fb2d065910, C4<0>, C4<0>;
L_0x55fb2d065ac0 .functor AND 1, L_0x55fb2d065e20, L_0x55fb2d065910, C4<1>, C4<1>;
v0x55fb2ce34c30_0 .net "S", 0 0, L_0x55fb2d065a50;  alias, 1 drivers
v0x55fb2ce34d10_0 .net "a", 0 0, L_0x55fb2d065e20;  alias, 1 drivers
v0x55fb2ce34dd0_0 .net "b", 0 0, L_0x55fb2d065910;  alias, 1 drivers
v0x55fb2ce34ea0_0 .net "cout", 0 0, L_0x55fb2d065ac0;  alias, 1 drivers
S_0x55fb2ce35010 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce346e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d065b30 .functor XOR 1, L_0x55fb2d065a50, L_0x55fb2d0627f0, C4<0>, C4<0>;
L_0x55fb2d065c30 .functor AND 1, L_0x55fb2d065a50, L_0x55fb2d0627f0, C4<1>, C4<1>;
v0x55fb2ce35280_0 .net "S", 0 0, L_0x55fb2d065b30;  alias, 1 drivers
v0x55fb2ce35340_0 .net "a", 0 0, L_0x55fb2d065a50;  alias, 1 drivers
v0x55fb2ce35430_0 .net "b", 0 0, L_0x55fb2d0627f0;  alias, 1 drivers
v0x55fb2ce35550_0 .net "cout", 0 0, L_0x55fb2d065c30;  alias, 1 drivers
S_0x55fb2ce35cb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce35ed0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce35f90 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce35cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d062d10 .functor OR 1, L_0x55fb2d062b30, L_0x55fb2d062ca0, C4<0>, C4<0>;
v0x55fb2ce36e90_0 .net "S", 0 0, L_0x55fb2d062ba0;  1 drivers
v0x55fb2ce36f50_0 .net "a", 0 0, L_0x55fb2d062d80;  1 drivers
v0x55fb2ce37020_0 .net "b", 0 0, L_0x55fb2d062f40;  1 drivers
v0x55fb2ce37120_0 .net "c_1", 0 0, L_0x55fb2d062b30;  1 drivers
v0x55fb2ce371f0_0 .net "c_2", 0 0, L_0x55fb2d062ca0;  1 drivers
v0x55fb2ce372e0_0 .net "cin", 0 0, L_0x55fb2d063100;  1 drivers
v0x55fb2ce373b0_0 .net "cout", 0 0, L_0x55fb2d062d10;  1 drivers
v0x55fb2ce37450_0 .net "h_1_out", 0 0, L_0x55fb2d062ac0;  1 drivers
S_0x55fb2ce361f0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce35f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d062ac0 .functor XOR 1, L_0x55fb2d062d80, L_0x55fb2d062f40, C4<0>, C4<0>;
L_0x55fb2d062b30 .functor AND 1, L_0x55fb2d062d80, L_0x55fb2d062f40, C4<1>, C4<1>;
v0x55fb2ce36490_0 .net "S", 0 0, L_0x55fb2d062ac0;  alias, 1 drivers
v0x55fb2ce36570_0 .net "a", 0 0, L_0x55fb2d062d80;  alias, 1 drivers
v0x55fb2ce36630_0 .net "b", 0 0, L_0x55fb2d062f40;  alias, 1 drivers
v0x55fb2ce36700_0 .net "cout", 0 0, L_0x55fb2d062b30;  alias, 1 drivers
S_0x55fb2ce36870 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce35f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d062ba0 .functor XOR 1, L_0x55fb2d062ac0, L_0x55fb2d063100, C4<0>, C4<0>;
L_0x55fb2d062ca0 .functor AND 1, L_0x55fb2d062ac0, L_0x55fb2d063100, C4<1>, C4<1>;
v0x55fb2ce36ae0_0 .net "S", 0 0, L_0x55fb2d062ba0;  alias, 1 drivers
v0x55fb2ce36ba0_0 .net "a", 0 0, L_0x55fb2d062ac0;  alias, 1 drivers
v0x55fb2ce36c90_0 .net "b", 0 0, L_0x55fb2d063100;  alias, 1 drivers
v0x55fb2ce36d60_0 .net "cout", 0 0, L_0x55fb2d062ca0;  alias, 1 drivers
S_0x55fb2ce37540 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce37720 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce377e0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce37540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d063480 .functor OR 1, L_0x55fb2d0632a0, L_0x55fb2d063410, C4<0>, C4<0>;
v0x55fb2ce38710_0 .net "S", 0 0, L_0x55fb2d063310;  1 drivers
v0x55fb2ce387d0_0 .net "a", 0 0, L_0x55fb2d0634f0;  1 drivers
v0x55fb2ce388a0_0 .net "b", 0 0, L_0x55fb2d063620;  1 drivers
v0x55fb2ce389a0_0 .net "c_1", 0 0, L_0x55fb2d0632a0;  1 drivers
v0x55fb2ce38a70_0 .net "c_2", 0 0, L_0x55fb2d063410;  1 drivers
v0x55fb2ce38b60_0 .net "cin", 0 0, L_0x55fb2d063750;  1 drivers
v0x55fb2ce38c30_0 .net "cout", 0 0, L_0x55fb2d063480;  1 drivers
v0x55fb2ce38cd0_0 .net "h_1_out", 0 0, L_0x55fb2d063230;  1 drivers
S_0x55fb2ce37a70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce377e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d063230 .functor XOR 1, L_0x55fb2d0634f0, L_0x55fb2d063620, C4<0>, C4<0>;
L_0x55fb2d0632a0 .functor AND 1, L_0x55fb2d0634f0, L_0x55fb2d063620, C4<1>, C4<1>;
v0x55fb2ce37d10_0 .net "S", 0 0, L_0x55fb2d063230;  alias, 1 drivers
v0x55fb2ce37df0_0 .net "a", 0 0, L_0x55fb2d0634f0;  alias, 1 drivers
v0x55fb2ce37eb0_0 .net "b", 0 0, L_0x55fb2d063620;  alias, 1 drivers
v0x55fb2ce37f80_0 .net "cout", 0 0, L_0x55fb2d0632a0;  alias, 1 drivers
S_0x55fb2ce380f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce377e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d063310 .functor XOR 1, L_0x55fb2d063230, L_0x55fb2d063750, C4<0>, C4<0>;
L_0x55fb2d063410 .functor AND 1, L_0x55fb2d063230, L_0x55fb2d063750, C4<1>, C4<1>;
v0x55fb2ce38360_0 .net "S", 0 0, L_0x55fb2d063310;  alias, 1 drivers
v0x55fb2ce38420_0 .net "a", 0 0, L_0x55fb2d063230;  alias, 1 drivers
v0x55fb2ce38510_0 .net "b", 0 0, L_0x55fb2d063750;  alias, 1 drivers
v0x55fb2ce385e0_0 .net "cout", 0 0, L_0x55fb2d063410;  alias, 1 drivers
S_0x55fb2ce38dc0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce38fa0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce39080 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce38dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d063ad0 .functor OR 1, L_0x55fb2d0638f0, L_0x55fb2d063a60, C4<0>, C4<0>;
v0x55fb2ce39f80_0 .net "S", 0 0, L_0x55fb2d063960;  1 drivers
v0x55fb2ce3a040_0 .net "a", 0 0, L_0x55fb2d063b40;  1 drivers
v0x55fb2ce3a110_0 .net "b", 0 0, L_0x55fb2d063c70;  1 drivers
v0x55fb2ce3a210_0 .net "c_1", 0 0, L_0x55fb2d0638f0;  1 drivers
v0x55fb2ce3a2e0_0 .net "c_2", 0 0, L_0x55fb2d063a60;  1 drivers
v0x55fb2ce3a3d0_0 .net "cin", 0 0, L_0x55fb2d063da0;  1 drivers
v0x55fb2ce3a4a0_0 .net "cout", 0 0, L_0x55fb2d063ad0;  1 drivers
v0x55fb2ce3a540_0 .net "h_1_out", 0 0, L_0x55fb2d063880;  1 drivers
S_0x55fb2ce392e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce39080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d063880 .functor XOR 1, L_0x55fb2d063b40, L_0x55fb2d063c70, C4<0>, C4<0>;
L_0x55fb2d0638f0 .functor AND 1, L_0x55fb2d063b40, L_0x55fb2d063c70, C4<1>, C4<1>;
v0x55fb2ce39580_0 .net "S", 0 0, L_0x55fb2d063880;  alias, 1 drivers
v0x55fb2ce39660_0 .net "a", 0 0, L_0x55fb2d063b40;  alias, 1 drivers
v0x55fb2ce39720_0 .net "b", 0 0, L_0x55fb2d063c70;  alias, 1 drivers
v0x55fb2ce397f0_0 .net "cout", 0 0, L_0x55fb2d0638f0;  alias, 1 drivers
S_0x55fb2ce39960 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce39080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d063960 .functor XOR 1, L_0x55fb2d063880, L_0x55fb2d063da0, C4<0>, C4<0>;
L_0x55fb2d063a60 .functor AND 1, L_0x55fb2d063880, L_0x55fb2d063da0, C4<1>, C4<1>;
v0x55fb2ce39bd0_0 .net "S", 0 0, L_0x55fb2d063960;  alias, 1 drivers
v0x55fb2ce39c90_0 .net "a", 0 0, L_0x55fb2d063880;  alias, 1 drivers
v0x55fb2ce39d80_0 .net "b", 0 0, L_0x55fb2d063da0;  alias, 1 drivers
v0x55fb2ce39e50_0 .net "cout", 0 0, L_0x55fb2d063a60;  alias, 1 drivers
S_0x55fb2ce3a630 .scope generate, "genblk1[4]" "genblk1[4]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce3a860 .param/l "i" 0 2 39, +C4<0100>;
S_0x55fb2ce3a940 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce3a630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d064120 .functor OR 1, L_0x55fb2d063f40, L_0x55fb2d0640b0, C4<0>, C4<0>;
v0x55fb2ce3b810_0 .net "S", 0 0, L_0x55fb2d063fb0;  1 drivers
v0x55fb2ce3b8d0_0 .net "a", 0 0, L_0x55fb2d064190;  1 drivers
v0x55fb2ce3b9a0_0 .net "b", 0 0, L_0x55fb2d0642c0;  1 drivers
v0x55fb2ce3baa0_0 .net "c_1", 0 0, L_0x55fb2d063f40;  1 drivers
v0x55fb2ce3bb70_0 .net "c_2", 0 0, L_0x55fb2d0640b0;  1 drivers
v0x55fb2ce3bc60_0 .net "cin", 0 0, L_0x55fb2d0643f0;  1 drivers
v0x55fb2ce3bd30_0 .net "cout", 0 0, L_0x55fb2d064120;  1 drivers
v0x55fb2ce3bdd0_0 .net "h_1_out", 0 0, L_0x55fb2d063ed0;  1 drivers
S_0x55fb2ce3aba0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce3a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d063ed0 .functor XOR 1, L_0x55fb2d064190, L_0x55fb2d0642c0, C4<0>, C4<0>;
L_0x55fb2d063f40 .functor AND 1, L_0x55fb2d064190, L_0x55fb2d0642c0, C4<1>, C4<1>;
v0x55fb2ce3ae10_0 .net "S", 0 0, L_0x55fb2d063ed0;  alias, 1 drivers
v0x55fb2ce3aef0_0 .net "a", 0 0, L_0x55fb2d064190;  alias, 1 drivers
v0x55fb2ce3afb0_0 .net "b", 0 0, L_0x55fb2d0642c0;  alias, 1 drivers
v0x55fb2ce3b080_0 .net "cout", 0 0, L_0x55fb2d063f40;  alias, 1 drivers
S_0x55fb2ce3b1f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce3a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d063fb0 .functor XOR 1, L_0x55fb2d063ed0, L_0x55fb2d0643f0, C4<0>, C4<0>;
L_0x55fb2d0640b0 .functor AND 1, L_0x55fb2d063ed0, L_0x55fb2d0643f0, C4<1>, C4<1>;
v0x55fb2ce3b460_0 .net "S", 0 0, L_0x55fb2d063fb0;  alias, 1 drivers
v0x55fb2ce3b520_0 .net "a", 0 0, L_0x55fb2d063ed0;  alias, 1 drivers
v0x55fb2ce3b610_0 .net "b", 0 0, L_0x55fb2d0643f0;  alias, 1 drivers
v0x55fb2ce3b6e0_0 .net "cout", 0 0, L_0x55fb2d0640b0;  alias, 1 drivers
S_0x55fb2ce3bec0 .scope generate, "genblk1[5]" "genblk1[5]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce3c0a0 .param/l "i" 0 2 39, +C4<0101>;
S_0x55fb2ce3c180 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce3bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d064870 .functor OR 1, L_0x55fb2d064690, L_0x55fb2d064800, C4<0>, C4<0>;
v0x55fb2ce3d080_0 .net "S", 0 0, L_0x55fb2d064700;  1 drivers
v0x55fb2ce3d140_0 .net "a", 0 0, L_0x55fb2d0648e0;  1 drivers
v0x55fb2ce3d210_0 .net "b", 0 0, L_0x55fb2d064b20;  1 drivers
v0x55fb2ce3d310_0 .net "c_1", 0 0, L_0x55fb2d064690;  1 drivers
v0x55fb2ce3d3e0_0 .net "c_2", 0 0, L_0x55fb2d064800;  1 drivers
v0x55fb2ce3d4d0_0 .net "cin", 0 0, L_0x55fb2d064cd0;  1 drivers
v0x55fb2ce3d5a0_0 .net "cout", 0 0, L_0x55fb2d064870;  1 drivers
v0x55fb2ce3d640_0 .net "h_1_out", 0 0, L_0x55fb2d064620;  1 drivers
S_0x55fb2ce3c3e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce3c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d064620 .functor XOR 1, L_0x55fb2d0648e0, L_0x55fb2d064b20, C4<0>, C4<0>;
L_0x55fb2d064690 .functor AND 1, L_0x55fb2d0648e0, L_0x55fb2d064b20, C4<1>, C4<1>;
v0x55fb2ce3c680_0 .net "S", 0 0, L_0x55fb2d064620;  alias, 1 drivers
v0x55fb2ce3c760_0 .net "a", 0 0, L_0x55fb2d0648e0;  alias, 1 drivers
v0x55fb2ce3c820_0 .net "b", 0 0, L_0x55fb2d064b20;  alias, 1 drivers
v0x55fb2ce3c8f0_0 .net "cout", 0 0, L_0x55fb2d064690;  alias, 1 drivers
S_0x55fb2ce3ca60 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce3c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d064700 .functor XOR 1, L_0x55fb2d064620, L_0x55fb2d064cd0, C4<0>, C4<0>;
L_0x55fb2d064800 .functor AND 1, L_0x55fb2d064620, L_0x55fb2d064cd0, C4<1>, C4<1>;
v0x55fb2ce3ccd0_0 .net "S", 0 0, L_0x55fb2d064700;  alias, 1 drivers
v0x55fb2ce3cd90_0 .net "a", 0 0, L_0x55fb2d064620;  alias, 1 drivers
v0x55fb2ce3ce80_0 .net "b", 0 0, L_0x55fb2d064cd0;  alias, 1 drivers
v0x55fb2ce3cf50_0 .net "cout", 0 0, L_0x55fb2d064800;  alias, 1 drivers
S_0x55fb2ce5d710 .scope generate, "genblk1[6]" "genblk1[6]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce5d910 .param/l "i" 0 2 39, +C4<0110>;
S_0x55fb2ce5d9f0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce5d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d064f50 .functor OR 1, L_0x55fb2d064d70, L_0x55fb2d064ee0, C4<0>, C4<0>;
v0x55fb2ce5e8f0_0 .net "S", 0 0, L_0x55fb2d064de0;  1 drivers
v0x55fb2ce5e9b0_0 .net "a", 0 0, L_0x55fb2d064fc0;  1 drivers
v0x55fb2ce5ea80_0 .net "b", 0 0, L_0x55fb2d065180;  1 drivers
v0x55fb2ce5eb80_0 .net "c_1", 0 0, L_0x55fb2d064d70;  1 drivers
v0x55fb2ce5ec50_0 .net "c_2", 0 0, L_0x55fb2d064ee0;  1 drivers
v0x55fb2ce5ed40_0 .net "cin", 0 0, L_0x55fb2d0652b0;  1 drivers
v0x55fb2ce5ee10_0 .net "cout", 0 0, L_0x55fb2d064f50;  1 drivers
v0x55fb2ce5eeb0_0 .net "h_1_out", 0 0, L_0x55fb2d0645b0;  1 drivers
S_0x55fb2ce5dc50 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce5d9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0645b0 .functor XOR 1, L_0x55fb2d064fc0, L_0x55fb2d065180, C4<0>, C4<0>;
L_0x55fb2d064d70 .functor AND 1, L_0x55fb2d064fc0, L_0x55fb2d065180, C4<1>, C4<1>;
v0x55fb2ce5def0_0 .net "S", 0 0, L_0x55fb2d0645b0;  alias, 1 drivers
v0x55fb2ce5dfd0_0 .net "a", 0 0, L_0x55fb2d064fc0;  alias, 1 drivers
v0x55fb2ce5e090_0 .net "b", 0 0, L_0x55fb2d065180;  alias, 1 drivers
v0x55fb2ce5e160_0 .net "cout", 0 0, L_0x55fb2d064d70;  alias, 1 drivers
S_0x55fb2ce5e2d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce5d9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d064de0 .functor XOR 1, L_0x55fb2d0645b0, L_0x55fb2d0652b0, C4<0>, C4<0>;
L_0x55fb2d064ee0 .functor AND 1, L_0x55fb2d0645b0, L_0x55fb2d0652b0, C4<1>, C4<1>;
v0x55fb2ce5e540_0 .net "S", 0 0, L_0x55fb2d064de0;  alias, 1 drivers
v0x55fb2ce5e600_0 .net "a", 0 0, L_0x55fb2d0645b0;  alias, 1 drivers
v0x55fb2ce5e6f0_0 .net "b", 0 0, L_0x55fb2d0652b0;  alias, 1 drivers
v0x55fb2ce5e7c0_0 .net "cout", 0 0, L_0x55fb2d064ee0;  alias, 1 drivers
S_0x55fb2ce5efa0 .scope generate, "genblk1[7]" "genblk1[7]" 2 39, 2 39 0, S_0x55fb2ce34320;
 .timescale 0 0;
P_0x55fb2ce5f180 .param/l "i" 0 2 39, +C4<0111>;
S_0x55fb2ce5f260 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce5efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d065640 .functor OR 1, L_0x55fb2d0654f0, L_0x55fb2d0655d0, C4<0>, C4<0>;
v0x55fb2ce60160_0 .net "S", 0 0, L_0x55fb2d065560;  1 drivers
v0x55fb2ce60220_0 .net "a", 0 0, L_0x55fb2d0656b0;  1 drivers
v0x55fb2ce602f0_0 .net "b", 0 0, L_0x55fb2d0657e0;  1 drivers
v0x55fb2ce603f0_0 .net "c_1", 0 0, L_0x55fb2d0654f0;  1 drivers
v0x55fb2ce604c0_0 .net "c_2", 0 0, L_0x55fb2d0655d0;  1 drivers
v0x55fb2ce605b0_0 .net "cin", 0 0, L_0x55fb2d0653e0;  1 drivers
v0x55fb2ce60680_0 .net "cout", 0 0, L_0x55fb2d065640;  1 drivers
v0x55fb2ce60720_0 .net "h_1_out", 0 0, L_0x55fb2d065480;  1 drivers
S_0x55fb2ce5f4c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce5f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d065480 .functor XOR 1, L_0x55fb2d0656b0, L_0x55fb2d0657e0, C4<0>, C4<0>;
L_0x55fb2d0654f0 .functor AND 1, L_0x55fb2d0656b0, L_0x55fb2d0657e0, C4<1>, C4<1>;
v0x55fb2ce5f760_0 .net "S", 0 0, L_0x55fb2d065480;  alias, 1 drivers
v0x55fb2ce5f840_0 .net "a", 0 0, L_0x55fb2d0656b0;  alias, 1 drivers
v0x55fb2ce5f900_0 .net "b", 0 0, L_0x55fb2d0657e0;  alias, 1 drivers
v0x55fb2ce5f9d0_0 .net "cout", 0 0, L_0x55fb2d0654f0;  alias, 1 drivers
S_0x55fb2ce5fb40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce5f260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d065560 .functor XOR 1, L_0x55fb2d065480, L_0x55fb2d0653e0, C4<0>, C4<0>;
L_0x55fb2d0655d0 .functor AND 1, L_0x55fb2d065480, L_0x55fb2d0653e0, C4<1>, C4<1>;
v0x55fb2ce5fdb0_0 .net "S", 0 0, L_0x55fb2d065560;  alias, 1 drivers
v0x55fb2ce5fe70_0 .net "a", 0 0, L_0x55fb2d065480;  alias, 1 drivers
v0x55fb2ce5ff60_0 .net "b", 0 0, L_0x55fb2d0653e0;  alias, 1 drivers
v0x55fb2ce60030_0 .net "cout", 0 0, L_0x55fb2d0655d0;  alias, 1 drivers
S_0x55fb2ce60dc0 .scope module, "dut1" "karatsuba_2" 2 128, 2 63 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d0417c0 .functor BUFZ 2, L_0x55fb2d0413a0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d041a00 .functor BUFZ 2, L_0x55fb2d041570, C4<00>, C4<00>, C4<00>;
L_0x55fb2d041b00 .functor AND 1, L_0x55fb2d041720, L_0x55fb2d041960, C4<1>, C4<1>;
L_0x55fb2d041c10 .functor AND 1, L_0x55fb2d041680, L_0x55fb2d0418c0, C4<1>, C4<1>;
L_0x55fb2d0427a0 .functor AND 1, L_0x55fb2d0420a0, L_0x55fb2d0425e0, C4<1>, C4<1>;
L_0x55fb2d043790 .functor XOR 1, L_0x55fb2d0421f0, L_0x55fb2d042730, C4<0>, C4<0>;
L_0x55fb2d0449c0 .functor BUFZ 2, L_0x55fb2d041b70, C4<00>, C4<00>, C4<00>;
L_0x55fb2d044ad0 .functor BUFZ 2, L_0x55fb2d0446b0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d046220 .functor BUFZ 2, L_0x55fb2d041c80, C4<00>, C4<00>, C4<00>;
L_0x55fb2d0463c0 .functor BUFZ 3, L_0x55fb2d045f10, C4<000>, C4<000>, C4<000>;
v0x55fb2ce7a5c0_0 .net "X", 1 0, L_0x55fb2d0413a0;  alias, 1 drivers
v0x55fb2ce7a6a0_0 .net "Xe", 0 0, L_0x55fb2d041720;  1 drivers
v0x55fb2ce7a770_0 .net "Xn", 0 0, L_0x55fb2d041680;  1 drivers
v0x55fb2ce7a8d0_0 .net "Y", 1 0, L_0x55fb2d041570;  alias, 1 drivers
v0x55fb2ce7a9a0_0 .net "Ye", 0 0, L_0x55fb2d041960;  1 drivers
v0x55fb2ce7aa40_0 .net "Yn", 0 0, L_0x55fb2d0418c0;  1 drivers
v0x55fb2ce7ab70_0 .net "Z", 3 0, o0x7fd0c51da348;  alias, 0 drivers
v0x55fb2ce7ac10_0 .net *"_ivl_12", 0 0, L_0x55fb2d041b00;  1 drivers
L_0x7fd0c513b868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce7acb0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513b868;  1 drivers
v0x55fb2ce7ae00_0 .net *"_ivl_21", 0 0, L_0x55fb2d041c10;  1 drivers
L_0x7fd0c513b8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce7aee0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513b8b0;  1 drivers
v0x55fb2ce7afc0_0 .net *"_ivl_34", 0 0, L_0x55fb2d0427a0;  1 drivers
L_0x7fd0c513b988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce7b0a0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513b988;  1 drivers
v0x55fb2ce7b180_0 .net *"_ivl_4", 1 0, L_0x55fb2d0417c0;  1 drivers
v0x55fb2ce7b260_0 .net *"_ivl_50", 1 0, L_0x55fb2d0449c0;  1 drivers
v0x55fb2ce7b340_0 .net *"_ivl_54", 1 0, L_0x55fb2d044ad0;  1 drivers
v0x55fb2ce7b420_0 .net *"_ivl_62", 1 0, L_0x55fb2d046220;  1 drivers
v0x55fb2ce7b500_0 .net *"_ivl_66", 2 0, L_0x55fb2d0463c0;  1 drivers
v0x55fb2ce7b5e0_0 .net *"_ivl_9", 1 0, L_0x55fb2d041a00;  1 drivers
L_0x7fd0c513b940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce7b6c0_0 .net "add", 0 0, L_0x7fd0c513b940;  1 drivers
L_0x7fd0c513ba18 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5181cb8 .resolv tri, L_0x7fd0c513ba18, L_0x55fb2d044920;
v0x55fb2ce7b870_0 .net8 "big_z0", 2 0, RS_0x7fd0c5181cb8;  2 drivers
v0x55fb2ce7b930_0 .net "big_z0_z1", 2 0, L_0x55fb2d045f10;  1 drivers
L_0x7fd0c513ba60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5183f68 .resolv tri, L_0x7fd0c513ba60, L_0x55fb2d044a30;
v0x55fb2ce7b9f0_0 .net8 "big_z1", 2 0, RS_0x7fd0c5183f68;  2 drivers
L_0x7fd0c513baf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5183ba8 .resolv tri, L_0x7fd0c513baf0, L_0x55fb2d046320;
v0x55fb2ce7bad0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5183ba8;  2 drivers
L_0x7fd0c513baa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5183b78 .resolv tri, L_0x7fd0c513baa8, L_0x55fb2d046180;
v0x55fb2ce7bb90_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c5183b78;  2 drivers
v0x55fb2ce7bc30_0 .net "cout_z0_z1", 0 0, L_0x55fb2d046050;  1 drivers
v0x55fb2ce7bcd0_0 .net "cout_z1", 0 0, L_0x55fb2d0447f0;  1 drivers
v0x55fb2ce7bd70_0 .net "cout_z1_1", 0 0, L_0x55fb2d0436f0;  1 drivers
v0x55fb2ce7be60_0 .net "dummy_cout", 0 0, L_0x55fb2d0481f0;  1 drivers
v0x55fb2ce7bf00_0 .net "signX", 0 0, L_0x55fb2d0421f0;  1 drivers
v0x55fb2ce7bff0_0 .net "signY", 0 0, L_0x55fb2d042730;  1 drivers
v0x55fb2ce7c0e0_0 .net "sign_z3", 0 0, L_0x55fb2d043790;  1 drivers
L_0x7fd0c513b8f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce7c180_0 .net "sub", 0 0, L_0x7fd0c513b8f8;  1 drivers
v0x55fb2ce7c430_0 .net "z", 3 0, L_0x55fb2d047f60;  1 drivers
v0x55fb2ce7c4d0_0 .net "z0", 1 0, L_0x55fb2d041b70;  1 drivers
v0x55fb2ce7c570_0 .net "z1", 1 0, L_0x55fb2d0446b0;  1 drivers
v0x55fb2ce7c660_0 .net "z1_1", 1 0, L_0x55fb2d0435b0;  1 drivers
v0x55fb2ce7c720_0 .net "z2", 1 0, L_0x55fb2d041c80;  1 drivers
v0x55fb2ce7c7e0_0 .net "z3", 1 0, L_0x55fb2d042810;  1 drivers
v0x55fb2ce7c880_0 .net "z3_1", 0 0, L_0x55fb2d0420a0;  1 drivers
v0x55fb2ce7c920_0 .net "z3_2", 0 0, L_0x55fb2d0425e0;  1 drivers
L_0x55fb2d041680 .part L_0x55fb2d0417c0, 1, 1;
L_0x55fb2d041720 .part L_0x55fb2d0417c0, 0, 1;
L_0x55fb2d0418c0 .part L_0x55fb2d041a00, 1, 1;
L_0x55fb2d041960 .part L_0x55fb2d041a00, 0, 1;
L_0x55fb2d041b70 .concat8 [ 1 1 0 0], L_0x55fb2d041b00, L_0x7fd0c513b868;
L_0x55fb2d041c80 .concat8 [ 1 1 0 0], L_0x55fb2d041c10, L_0x7fd0c513b8b0;
L_0x55fb2d042810 .concat8 [ 1 1 0 0], L_0x55fb2d0427a0, L_0x7fd0c513b988;
L_0x55fb2d044920 .part/pv L_0x55fb2d0449c0, 0, 2, 3;
L_0x55fb2d044a30 .part/pv L_0x55fb2d044ad0, 1, 2, 3;
L_0x55fb2d046180 .part/pv L_0x55fb2d046220, 2, 2, 4;
L_0x55fb2d046320 .part/pv L_0x55fb2d0463c0, 0, 3, 4;
S_0x55fb2ce60fc0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2ce60dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce611c0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513df80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d0428b0 .functor XOR 2, L_0x7fd0c513df80, L_0x55fb2d041c80, C4<00>, C4<00>;
v0x55fb2ce64b90_0 .net *"_ivl_0", 1 0, L_0x7fd0c513df80;  1 drivers
v0x55fb2ce64c90_0 .net "a", 1 0, L_0x55fb2d041b70;  alias, 1 drivers
v0x55fb2ce64d50_0 .net "a_or_s", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce64df0_0 .net "b", 1 0, L_0x55fb2d041c80;  alias, 1 drivers
v0x55fb2ce64e90_0 .net "cout", 0 0, L_0x55fb2d0436f0;  alias, 1 drivers
v0x55fb2ce64f80_0 .net "input_b", 1 0, L_0x55fb2d0428b0;  1 drivers
v0x55fb2ce65050_0 .net "out", 1 0, L_0x55fb2d0435b0;  alias, 1 drivers
S_0x55fb2ce613a0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce60fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce615a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce64590_0 .net "S", 1 0, L_0x55fb2d0435b0;  alias, 1 drivers
v0x55fb2ce64670_0 .net "a", 1 0, L_0x55fb2d041b70;  alias, 1 drivers
v0x55fb2ce64750_0 .net "b", 1 0, L_0x55fb2d0428b0;  alias, 1 drivers
v0x55fb2ce64810_0 .net "carin", 1 0, L_0x55fb2d043650;  1 drivers
v0x55fb2ce648f0_0 .net "cin", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce64a30_0 .net "cout", 0 0, L_0x55fb2d0436f0;  alias, 1 drivers
L_0x55fb2d042be0 .part L_0x55fb2d041b70, 1, 1;
L_0x55fb2d042da0 .part L_0x55fb2d0428b0, 1, 1;
L_0x55fb2d042ed0 .part L_0x55fb2d043650, 0, 1;
L_0x55fb2d0432c0 .part L_0x55fb2d041b70, 0, 1;
L_0x55fb2d0433f0 .part L_0x55fb2d0428b0, 0, 1;
L_0x55fb2d0435b0 .concat8 [ 1 1 0 0], L_0x55fb2d0430e0, L_0x55fb2d042a00;
L_0x55fb2d043650 .concat8 [ 1 1 0 0], L_0x55fb2d043250, L_0x55fb2d042b70;
L_0x55fb2d0436f0 .part L_0x55fb2d043650, 1, 1;
S_0x55fb2ce61720 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce613a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d043250 .functor OR 1, L_0x55fb2d043070, L_0x55fb2d0431e0, C4<0>, C4<0>;
v0x55fb2ce62670_0 .net "S", 0 0, L_0x55fb2d0430e0;  1 drivers
v0x55fb2ce62730_0 .net "a", 0 0, L_0x55fb2d0432c0;  1 drivers
v0x55fb2ce62800_0 .net "b", 0 0, L_0x55fb2d0433f0;  1 drivers
v0x55fb2ce62900_0 .net "c_1", 0 0, L_0x55fb2d043070;  1 drivers
v0x55fb2ce629d0_0 .net "c_2", 0 0, L_0x55fb2d0431e0;  1 drivers
v0x55fb2ce62ac0_0 .net "cin", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce62b90_0 .net "cout", 0 0, L_0x55fb2d043250;  1 drivers
v0x55fb2ce62c30_0 .net "h_1_out", 0 0, L_0x55fb2d043000;  1 drivers
S_0x55fb2ce619d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce61720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d043000 .functor XOR 1, L_0x55fb2d0432c0, L_0x55fb2d0433f0, C4<0>, C4<0>;
L_0x55fb2d043070 .functor AND 1, L_0x55fb2d0432c0, L_0x55fb2d0433f0, C4<1>, C4<1>;
v0x55fb2ce61c70_0 .net "S", 0 0, L_0x55fb2d043000;  alias, 1 drivers
v0x55fb2ce61d50_0 .net "a", 0 0, L_0x55fb2d0432c0;  alias, 1 drivers
v0x55fb2ce61e10_0 .net "b", 0 0, L_0x55fb2d0433f0;  alias, 1 drivers
v0x55fb2ce61ee0_0 .net "cout", 0 0, L_0x55fb2d043070;  alias, 1 drivers
S_0x55fb2ce62050 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce61720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0430e0 .functor XOR 1, L_0x55fb2d043000, L_0x7fd0c513b940, C4<0>, C4<0>;
L_0x55fb2d0431e0 .functor AND 1, L_0x55fb2d043000, L_0x7fd0c513b940, C4<1>, C4<1>;
v0x55fb2ce622c0_0 .net "S", 0 0, L_0x55fb2d0430e0;  alias, 1 drivers
v0x55fb2ce62380_0 .net "a", 0 0, L_0x55fb2d043000;  alias, 1 drivers
v0x55fb2ce62470_0 .net "b", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce62540_0 .net "cout", 0 0, L_0x55fb2d0431e0;  alias, 1 drivers
S_0x55fb2ce62d20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce613a0;
 .timescale 0 0;
P_0x55fb2ce62f20 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce62fe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce62d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d042b70 .functor OR 1, L_0x55fb2d042990, L_0x55fb2d042b00, C4<0>, C4<0>;
v0x55fb2ce63ee0_0 .net "S", 0 0, L_0x55fb2d042a00;  1 drivers
v0x55fb2ce63fa0_0 .net "a", 0 0, L_0x55fb2d042be0;  1 drivers
v0x55fb2ce64070_0 .net "b", 0 0, L_0x55fb2d042da0;  1 drivers
v0x55fb2ce64170_0 .net "c_1", 0 0, L_0x55fb2d042990;  1 drivers
v0x55fb2ce64240_0 .net "c_2", 0 0, L_0x55fb2d042b00;  1 drivers
v0x55fb2ce64330_0 .net "cin", 0 0, L_0x55fb2d042ed0;  1 drivers
v0x55fb2ce64400_0 .net "cout", 0 0, L_0x55fb2d042b70;  1 drivers
v0x55fb2ce644a0_0 .net "h_1_out", 0 0, L_0x55fb2d042920;  1 drivers
S_0x55fb2ce63240 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce62fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d042920 .functor XOR 1, L_0x55fb2d042be0, L_0x55fb2d042da0, C4<0>, C4<0>;
L_0x55fb2d042990 .functor AND 1, L_0x55fb2d042be0, L_0x55fb2d042da0, C4<1>, C4<1>;
v0x55fb2ce634e0_0 .net "S", 0 0, L_0x55fb2d042920;  alias, 1 drivers
v0x55fb2ce635c0_0 .net "a", 0 0, L_0x55fb2d042be0;  alias, 1 drivers
v0x55fb2ce63680_0 .net "b", 0 0, L_0x55fb2d042da0;  alias, 1 drivers
v0x55fb2ce63750_0 .net "cout", 0 0, L_0x55fb2d042990;  alias, 1 drivers
S_0x55fb2ce638c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce62fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d042a00 .functor XOR 1, L_0x55fb2d042920, L_0x55fb2d042ed0, C4<0>, C4<0>;
L_0x55fb2d042b00 .functor AND 1, L_0x55fb2d042920, L_0x55fb2d042ed0, C4<1>, C4<1>;
v0x55fb2ce63b30_0 .net "S", 0 0, L_0x55fb2d042a00;  alias, 1 drivers
v0x55fb2ce63bf0_0 .net "a", 0 0, L_0x55fb2d042920;  alias, 1 drivers
v0x55fb2ce63ce0_0 .net "b", 0 0, L_0x55fb2d042ed0;  alias, 1 drivers
v0x55fb2ce63db0_0 .net "cout", 0 0, L_0x55fb2d042b00;  alias, 1 drivers
S_0x55fb2ce651d0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2ce60dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce653d0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d0439c0 .functor XOR 2, L_0x55fb2d043920, L_0x55fb2d042810, C4<00>, C4<00>;
v0x55fb2ce68d20_0 .net *"_ivl_0", 1 0, L_0x55fb2d043920;  1 drivers
L_0x7fd0c513b9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce68e20_0 .net *"_ivl_3", 0 0, L_0x7fd0c513b9d0;  1 drivers
v0x55fb2ce68f00_0 .net "a", 1 0, L_0x55fb2d0435b0;  alias, 1 drivers
v0x55fb2ce68fa0_0 .net "a_or_s", 0 0, L_0x55fb2d043790;  alias, 1 drivers
v0x55fb2ce69040_0 .net "b", 1 0, L_0x55fb2d042810;  alias, 1 drivers
v0x55fb2ce69170_0 .net "cout", 0 0, L_0x55fb2d0447f0;  alias, 1 drivers
v0x55fb2ce69210_0 .net "input_b", 1 0, L_0x55fb2d0439c0;  1 drivers
v0x55fb2ce692b0_0 .net "out", 1 0, L_0x55fb2d0446b0;  alias, 1 drivers
L_0x55fb2d043920 .concat [ 1 1 0 0], L_0x55fb2d043790, L_0x7fd0c513b9d0;
S_0x55fb2ce65520 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce651d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce65700 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce686f0_0 .net "S", 1 0, L_0x55fb2d0446b0;  alias, 1 drivers
v0x55fb2ce687d0_0 .net "a", 1 0, L_0x55fb2d0435b0;  alias, 1 drivers
v0x55fb2ce688e0_0 .net "b", 1 0, L_0x55fb2d0439c0;  alias, 1 drivers
v0x55fb2ce689a0_0 .net "carin", 1 0, L_0x55fb2d044750;  1 drivers
v0x55fb2ce68a80_0 .net "cin", 0 0, L_0x55fb2d043790;  alias, 1 drivers
v0x55fb2ce68bc0_0 .net "cout", 0 0, L_0x55fb2d0447f0;  alias, 1 drivers
L_0x55fb2d043cf0 .part L_0x55fb2d0435b0, 1, 1;
L_0x55fb2d043e20 .part L_0x55fb2d0439c0, 1, 1;
L_0x55fb2d043f50 .part L_0x55fb2d044750, 0, 1;
L_0x55fb2d044450 .part L_0x55fb2d0435b0, 0, 1;
L_0x55fb2d0444f0 .part L_0x55fb2d0439c0, 0, 1;
L_0x55fb2d0446b0 .concat8 [ 1 1 0 0], L_0x55fb2d044160, L_0x55fb2d043b10;
L_0x55fb2d044750 .concat8 [ 1 1 0 0], L_0x55fb2d0443e0, L_0x55fb2d043c80;
L_0x55fb2d0447f0 .part L_0x55fb2d044750, 1, 1;
S_0x55fb2ce65880 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce65520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0443e0 .functor OR 1, L_0x55fb2d0440f0, L_0x55fb2d044260, C4<0>, C4<0>;
v0x55fb2ce667d0_0 .net "S", 0 0, L_0x55fb2d044160;  1 drivers
v0x55fb2ce66890_0 .net "a", 0 0, L_0x55fb2d044450;  1 drivers
v0x55fb2ce66960_0 .net "b", 0 0, L_0x55fb2d0444f0;  1 drivers
v0x55fb2ce66a60_0 .net "c_1", 0 0, L_0x55fb2d0440f0;  1 drivers
v0x55fb2ce66b30_0 .net "c_2", 0 0, L_0x55fb2d044260;  1 drivers
v0x55fb2ce66c20_0 .net "cin", 0 0, L_0x55fb2d043790;  alias, 1 drivers
v0x55fb2ce66cf0_0 .net "cout", 0 0, L_0x55fb2d0443e0;  1 drivers
v0x55fb2ce66d90_0 .net "h_1_out", 0 0, L_0x55fb2d044080;  1 drivers
S_0x55fb2ce65b30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce65880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d044080 .functor XOR 1, L_0x55fb2d044450, L_0x55fb2d0444f0, C4<0>, C4<0>;
L_0x55fb2d0440f0 .functor AND 1, L_0x55fb2d044450, L_0x55fb2d0444f0, C4<1>, C4<1>;
v0x55fb2ce65dd0_0 .net "S", 0 0, L_0x55fb2d044080;  alias, 1 drivers
v0x55fb2ce65eb0_0 .net "a", 0 0, L_0x55fb2d044450;  alias, 1 drivers
v0x55fb2ce65f70_0 .net "b", 0 0, L_0x55fb2d0444f0;  alias, 1 drivers
v0x55fb2ce66040_0 .net "cout", 0 0, L_0x55fb2d0440f0;  alias, 1 drivers
S_0x55fb2ce661b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce65880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d044160 .functor XOR 1, L_0x55fb2d044080, L_0x55fb2d043790, C4<0>, C4<0>;
L_0x55fb2d044260 .functor AND 1, L_0x55fb2d044080, L_0x55fb2d043790, C4<1>, C4<1>;
v0x55fb2ce66420_0 .net "S", 0 0, L_0x55fb2d044160;  alias, 1 drivers
v0x55fb2ce664e0_0 .net "a", 0 0, L_0x55fb2d044080;  alias, 1 drivers
v0x55fb2ce665d0_0 .net "b", 0 0, L_0x55fb2d043790;  alias, 1 drivers
v0x55fb2ce666a0_0 .net "cout", 0 0, L_0x55fb2d044260;  alias, 1 drivers
S_0x55fb2ce66e80 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce65520;
 .timescale 0 0;
P_0x55fb2ce67080 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce67140 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce66e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d043c80 .functor OR 1, L_0x55fb2d043aa0, L_0x55fb2d043c10, C4<0>, C4<0>;
v0x55fb2ce68040_0 .net "S", 0 0, L_0x55fb2d043b10;  1 drivers
v0x55fb2ce68100_0 .net "a", 0 0, L_0x55fb2d043cf0;  1 drivers
v0x55fb2ce681d0_0 .net "b", 0 0, L_0x55fb2d043e20;  1 drivers
v0x55fb2ce682d0_0 .net "c_1", 0 0, L_0x55fb2d043aa0;  1 drivers
v0x55fb2ce683a0_0 .net "c_2", 0 0, L_0x55fb2d043c10;  1 drivers
v0x55fb2ce68490_0 .net "cin", 0 0, L_0x55fb2d043f50;  1 drivers
v0x55fb2ce68560_0 .net "cout", 0 0, L_0x55fb2d043c80;  1 drivers
v0x55fb2ce68600_0 .net "h_1_out", 0 0, L_0x55fb2d043a30;  1 drivers
S_0x55fb2ce673a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce67140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d043a30 .functor XOR 1, L_0x55fb2d043cf0, L_0x55fb2d043e20, C4<0>, C4<0>;
L_0x55fb2d043aa0 .functor AND 1, L_0x55fb2d043cf0, L_0x55fb2d043e20, C4<1>, C4<1>;
v0x55fb2ce67640_0 .net "S", 0 0, L_0x55fb2d043a30;  alias, 1 drivers
v0x55fb2ce67720_0 .net "a", 0 0, L_0x55fb2d043cf0;  alias, 1 drivers
v0x55fb2ce677e0_0 .net "b", 0 0, L_0x55fb2d043e20;  alias, 1 drivers
v0x55fb2ce678b0_0 .net "cout", 0 0, L_0x55fb2d043aa0;  alias, 1 drivers
S_0x55fb2ce67a20 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce67140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d043b10 .functor XOR 1, L_0x55fb2d043a30, L_0x55fb2d043f50, C4<0>, C4<0>;
L_0x55fb2d043c10 .functor AND 1, L_0x55fb2d043a30, L_0x55fb2d043f50, C4<1>, C4<1>;
v0x55fb2ce67c90_0 .net "S", 0 0, L_0x55fb2d043b10;  alias, 1 drivers
v0x55fb2ce67d50_0 .net "a", 0 0, L_0x55fb2d043a30;  alias, 1 drivers
v0x55fb2ce67e40_0 .net "b", 0 0, L_0x55fb2d043f50;  alias, 1 drivers
v0x55fb2ce67f10_0 .net "cout", 0 0, L_0x55fb2d043c10;  alias, 1 drivers
S_0x55fb2ce69400 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2ce60dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce695e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513dfc8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d044bd0 .functor XOR 3, L_0x7fd0c513dfc8, RS_0x7fd0c5181cb8, C4<000>, C4<000>;
v0x55fb2ce6e6e0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513dfc8;  1 drivers
v0x55fb2ce6e7e0_0 .net8 "a", 2 0, RS_0x7fd0c5181cb8;  alias, 2 drivers
v0x55fb2ce6e8a0_0 .net "a_or_s", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce6e970_0 .net8 "b", 2 0, RS_0x7fd0c5181cb8;  alias, 2 drivers
v0x55fb2ce6ea60_0 .net "cout", 0 0, L_0x55fb2d046050;  alias, 1 drivers
v0x55fb2ce6eb50_0 .net "input_b", 2 0, L_0x55fb2d044bd0;  1 drivers
v0x55fb2ce6ebf0_0 .net "out", 2 0, L_0x55fb2d045f10;  alias, 1 drivers
S_0x55fb2ce69760 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce69400;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce69940 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2ce6e130_0 .net "S", 2 0, L_0x55fb2d045f10;  alias, 1 drivers
v0x55fb2ce6e210_0 .net8 "a", 2 0, RS_0x7fd0c5181cb8;  alias, 2 drivers
v0x55fb2ce6e2f0_0 .net "b", 2 0, L_0x55fb2d044bd0;  alias, 1 drivers
v0x55fb2ce6e3b0_0 .net "carin", 2 0, L_0x55fb2d045fb0;  1 drivers
v0x55fb2ce6e490_0 .net "cin", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce6e580_0 .net "cout", 0 0, L_0x55fb2d046050;  alias, 1 drivers
L_0x55fb2d044f00 .part RS_0x7fd0c5181cb8, 1, 1;
L_0x55fb2d045030 .part L_0x55fb2d044bd0, 1, 1;
L_0x55fb2d045160 .part L_0x55fb2d045fb0, 0, 1;
L_0x55fb2d045550 .part RS_0x7fd0c5181cb8, 2, 1;
L_0x55fb2d045790 .part L_0x55fb2d044bd0, 2, 1;
L_0x55fb2d0458c0 .part L_0x55fb2d045fb0, 1, 1;
L_0x55fb2d045cb0 .part RS_0x7fd0c5181cb8, 0, 1;
L_0x55fb2d045de0 .part L_0x55fb2d044bd0, 0, 1;
L_0x55fb2d045f10 .concat8 [ 1 1 1 0], L_0x55fb2d045ad0, L_0x55fb2d044d20, L_0x55fb2d045370;
L_0x55fb2d045fb0 .concat8 [ 1 1 1 0], L_0x55fb2d045c40, L_0x55fb2d044e90, L_0x55fb2d0454e0;
L_0x55fb2d046050 .part L_0x55fb2d045fb0, 2, 1;
S_0x55fb2ce69ac0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce69760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d045c40 .functor OR 1, L_0x55fb2d045a60, L_0x55fb2d045bd0, C4<0>, C4<0>;
v0x55fb2ce6a9f0_0 .net "S", 0 0, L_0x55fb2d045ad0;  1 drivers
v0x55fb2ce6aab0_0 .net "a", 0 0, L_0x55fb2d045cb0;  1 drivers
v0x55fb2ce6ab80_0 .net "b", 0 0, L_0x55fb2d045de0;  1 drivers
v0x55fb2ce6ac80_0 .net "c_1", 0 0, L_0x55fb2d045a60;  1 drivers
v0x55fb2ce6ad50_0 .net "c_2", 0 0, L_0x55fb2d045bd0;  1 drivers
v0x55fb2ce6adf0_0 .net "cin", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce6ae90_0 .net "cout", 0 0, L_0x55fb2d045c40;  1 drivers
v0x55fb2ce6af30_0 .net "h_1_out", 0 0, L_0x55fb2d0459f0;  1 drivers
S_0x55fb2ce69d70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce69ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0459f0 .functor XOR 1, L_0x55fb2d045cb0, L_0x55fb2d045de0, C4<0>, C4<0>;
L_0x55fb2d045a60 .functor AND 1, L_0x55fb2d045cb0, L_0x55fb2d045de0, C4<1>, C4<1>;
v0x55fb2ce6a010_0 .net "S", 0 0, L_0x55fb2d0459f0;  alias, 1 drivers
v0x55fb2ce6a0f0_0 .net "a", 0 0, L_0x55fb2d045cb0;  alias, 1 drivers
v0x55fb2ce6a1b0_0 .net "b", 0 0, L_0x55fb2d045de0;  alias, 1 drivers
v0x55fb2ce6a280_0 .net "cout", 0 0, L_0x55fb2d045a60;  alias, 1 drivers
S_0x55fb2ce6a3f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce69ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d045ad0 .functor XOR 1, L_0x55fb2d0459f0, L_0x7fd0c513b940, C4<0>, C4<0>;
L_0x55fb2d045bd0 .functor AND 1, L_0x55fb2d0459f0, L_0x7fd0c513b940, C4<1>, C4<1>;
v0x55fb2ce6a660_0 .net "S", 0 0, L_0x55fb2d045ad0;  alias, 1 drivers
v0x55fb2ce6a720_0 .net "a", 0 0, L_0x55fb2d0459f0;  alias, 1 drivers
v0x55fb2ce6a810_0 .net "b", 0 0, L_0x7fd0c513b940;  alias, 1 drivers
v0x55fb2ce6a8e0_0 .net "cout", 0 0, L_0x55fb2d045bd0;  alias, 1 drivers
S_0x55fb2ce6b020 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce69760;
 .timescale 0 0;
P_0x55fb2ce6b240 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce6b300 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce6b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d044e90 .functor OR 1, L_0x55fb2d044cb0, L_0x55fb2d044e20, C4<0>, C4<0>;
v0x55fb2ce6c200_0 .net "S", 0 0, L_0x55fb2d044d20;  1 drivers
v0x55fb2ce6c2c0_0 .net "a", 0 0, L_0x55fb2d044f00;  1 drivers
v0x55fb2ce6c390_0 .net "b", 0 0, L_0x55fb2d045030;  1 drivers
v0x55fb2ce6c490_0 .net "c_1", 0 0, L_0x55fb2d044cb0;  1 drivers
v0x55fb2ce6c560_0 .net "c_2", 0 0, L_0x55fb2d044e20;  1 drivers
v0x55fb2ce6c650_0 .net "cin", 0 0, L_0x55fb2d045160;  1 drivers
v0x55fb2ce6c720_0 .net "cout", 0 0, L_0x55fb2d044e90;  1 drivers
v0x55fb2ce6c7c0_0 .net "h_1_out", 0 0, L_0x55fb2d044c40;  1 drivers
S_0x55fb2ce6b560 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce6b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d044c40 .functor XOR 1, L_0x55fb2d044f00, L_0x55fb2d045030, C4<0>, C4<0>;
L_0x55fb2d044cb0 .functor AND 1, L_0x55fb2d044f00, L_0x55fb2d045030, C4<1>, C4<1>;
v0x55fb2ce6b800_0 .net "S", 0 0, L_0x55fb2d044c40;  alias, 1 drivers
v0x55fb2ce6b8e0_0 .net "a", 0 0, L_0x55fb2d044f00;  alias, 1 drivers
v0x55fb2ce6b9a0_0 .net "b", 0 0, L_0x55fb2d045030;  alias, 1 drivers
v0x55fb2ce6ba70_0 .net "cout", 0 0, L_0x55fb2d044cb0;  alias, 1 drivers
S_0x55fb2ce6bbe0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce6b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d044d20 .functor XOR 1, L_0x55fb2d044c40, L_0x55fb2d045160, C4<0>, C4<0>;
L_0x55fb2d044e20 .functor AND 1, L_0x55fb2d044c40, L_0x55fb2d045160, C4<1>, C4<1>;
v0x55fb2ce6be50_0 .net "S", 0 0, L_0x55fb2d044d20;  alias, 1 drivers
v0x55fb2ce6bf10_0 .net "a", 0 0, L_0x55fb2d044c40;  alias, 1 drivers
v0x55fb2ce6c000_0 .net "b", 0 0, L_0x55fb2d045160;  alias, 1 drivers
v0x55fb2ce6c0d0_0 .net "cout", 0 0, L_0x55fb2d044e20;  alias, 1 drivers
S_0x55fb2ce6c8b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce69760;
 .timescale 0 0;
P_0x55fb2ce6ca90 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce6cb50 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce6c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0454e0 .functor OR 1, L_0x55fb2d045300, L_0x55fb2d045470, C4<0>, C4<0>;
v0x55fb2ce6da80_0 .net "S", 0 0, L_0x55fb2d045370;  1 drivers
v0x55fb2ce6db40_0 .net "a", 0 0, L_0x55fb2d045550;  1 drivers
v0x55fb2ce6dc10_0 .net "b", 0 0, L_0x55fb2d045790;  1 drivers
v0x55fb2ce6dd10_0 .net "c_1", 0 0, L_0x55fb2d045300;  1 drivers
v0x55fb2ce6dde0_0 .net "c_2", 0 0, L_0x55fb2d045470;  1 drivers
v0x55fb2ce6ded0_0 .net "cin", 0 0, L_0x55fb2d0458c0;  1 drivers
v0x55fb2ce6dfa0_0 .net "cout", 0 0, L_0x55fb2d0454e0;  1 drivers
v0x55fb2ce6e040_0 .net "h_1_out", 0 0, L_0x55fb2d045290;  1 drivers
S_0x55fb2ce6cde0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce6cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d045290 .functor XOR 1, L_0x55fb2d045550, L_0x55fb2d045790, C4<0>, C4<0>;
L_0x55fb2d045300 .functor AND 1, L_0x55fb2d045550, L_0x55fb2d045790, C4<1>, C4<1>;
v0x55fb2ce6d080_0 .net "S", 0 0, L_0x55fb2d045290;  alias, 1 drivers
v0x55fb2ce6d160_0 .net "a", 0 0, L_0x55fb2d045550;  alias, 1 drivers
v0x55fb2ce6d220_0 .net "b", 0 0, L_0x55fb2d045790;  alias, 1 drivers
v0x55fb2ce6d2f0_0 .net "cout", 0 0, L_0x55fb2d045300;  alias, 1 drivers
S_0x55fb2ce6d460 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce6cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d045370 .functor XOR 1, L_0x55fb2d045290, L_0x55fb2d0458c0, C4<0>, C4<0>;
L_0x55fb2d045470 .functor AND 1, L_0x55fb2d045290, L_0x55fb2d0458c0, C4<1>, C4<1>;
v0x55fb2ce6d6d0_0 .net "S", 0 0, L_0x55fb2d045370;  alias, 1 drivers
v0x55fb2ce6d790_0 .net "a", 0 0, L_0x55fb2d045290;  alias, 1 drivers
v0x55fb2ce6d880_0 .net "b", 0 0, L_0x55fb2d0458c0;  alias, 1 drivers
v0x55fb2ce6d950_0 .net "cout", 0 0, L_0x55fb2d045470;  alias, 1 drivers
S_0x55fb2ce6ed50 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2ce60dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce6ef30 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d041d20 .functor XOR 1, L_0x7fd0c513b8f8, L_0x55fb2d041720, C4<0>, C4<0>;
v0x55fb2ce710e0_0 .net "a", 0 0, L_0x55fb2d041680;  alias, 1 drivers
v0x55fb2ce711c0_0 .net "a_or_s", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce71280_0 .net "b", 0 0, L_0x55fb2d041720;  alias, 1 drivers
v0x55fb2ce71320_0 .net "cout", 0 0, L_0x55fb2d0421f0;  alias, 1 drivers
v0x55fb2ce713c0_0 .net "input_b", 0 0, L_0x55fb2d041d20;  1 drivers
v0x55fb2ce714b0_0 .net "out", 0 0, L_0x55fb2d0420a0;  alias, 1 drivers
S_0x55fb2ce6f110 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce6ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce6f310 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d0421f0 .functor BUFZ 1, L_0x55fb2d042180, C4<0>, C4<0>, C4<0>;
v0x55fb2ce70a90_0 .net "S", 0 0, L_0x55fb2d0420a0;  alias, 1 drivers
v0x55fb2ce70ba0_0 .net "a", 0 0, L_0x55fb2d041680;  alias, 1 drivers
v0x55fb2ce70cb0_0 .net "b", 0 0, L_0x55fb2d041d20;  alias, 1 drivers
v0x55fb2ce70da0_0 .net "carin", 0 0, L_0x55fb2d042180;  1 drivers
v0x55fb2ce70e60_0 .net "cin", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce70fa0_0 .net "cout", 0 0, L_0x55fb2d0421f0;  alias, 1 drivers
S_0x55fb2ce6f490 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce6f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d042180 .functor OR 1, L_0x55fb2d041f20, L_0x55fb2d042110, C4<0>, C4<0>;
v0x55fb2ce703e0_0 .net "S", 0 0, L_0x55fb2d0420a0;  alias, 1 drivers
v0x55fb2ce704a0_0 .net "a", 0 0, L_0x55fb2d041680;  alias, 1 drivers
v0x55fb2ce70570_0 .net "b", 0 0, L_0x55fb2d041d20;  alias, 1 drivers
v0x55fb2ce70670_0 .net "c_1", 0 0, L_0x55fb2d041f20;  1 drivers
v0x55fb2ce70740_0 .net "c_2", 0 0, L_0x55fb2d042110;  1 drivers
v0x55fb2ce70830_0 .net "cin", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce70900_0 .net "cout", 0 0, L_0x55fb2d042180;  alias, 1 drivers
v0x55fb2ce709a0_0 .net "h_1_out", 0 0, L_0x55fb2d041eb0;  1 drivers
S_0x55fb2ce6f740 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce6f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d041eb0 .functor XOR 1, L_0x55fb2d041680, L_0x55fb2d041d20, C4<0>, C4<0>;
L_0x55fb2d041f20 .functor AND 1, L_0x55fb2d041680, L_0x55fb2d041d20, C4<1>, C4<1>;
v0x55fb2ce6f9e0_0 .net "S", 0 0, L_0x55fb2d041eb0;  alias, 1 drivers
v0x55fb2ce6fac0_0 .net "a", 0 0, L_0x55fb2d041680;  alias, 1 drivers
v0x55fb2ce6fb80_0 .net "b", 0 0, L_0x55fb2d041d20;  alias, 1 drivers
v0x55fb2ce6fc50_0 .net "cout", 0 0, L_0x55fb2d041f20;  alias, 1 drivers
S_0x55fb2ce6fdc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce6f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0420a0 .functor XOR 1, L_0x55fb2d041eb0, L_0x7fd0c513b8f8, C4<0>, C4<0>;
L_0x55fb2d042110 .functor AND 1, L_0x55fb2d041eb0, L_0x7fd0c513b8f8, C4<1>, C4<1>;
v0x55fb2ce70030_0 .net "S", 0 0, L_0x55fb2d0420a0;  alias, 1 drivers
v0x55fb2ce700f0_0 .net "a", 0 0, L_0x55fb2d041eb0;  alias, 1 drivers
v0x55fb2ce701e0_0 .net "b", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce702b0_0 .net "cout", 0 0, L_0x55fb2d042110;  alias, 1 drivers
S_0x55fb2ce71610 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2ce60dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce71840 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d042260 .functor XOR 1, L_0x7fd0c513b8f8, L_0x55fb2d041960, C4<0>, C4<0>;
v0x55fb2ce73800_0 .net "a", 0 0, L_0x55fb2d0418c0;  alias, 1 drivers
v0x55fb2ce738e0_0 .net "a_or_s", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce739a0_0 .net "b", 0 0, L_0x55fb2d041960;  alias, 1 drivers
v0x55fb2ce73a40_0 .net "cout", 0 0, L_0x55fb2d042730;  alias, 1 drivers
v0x55fb2ce73ae0_0 .net "input_b", 0 0, L_0x55fb2d042260;  1 drivers
v0x55fb2ce73bd0_0 .net "out", 0 0, L_0x55fb2d0425e0;  alias, 1 drivers
S_0x55fb2ce71960 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce71610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce71b60 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d042730 .functor BUFZ 1, L_0x55fb2d0426c0, C4<0>, C4<0>, C4<0>;
v0x55fb2ce731e0_0 .net "S", 0 0, L_0x55fb2d0425e0;  alias, 1 drivers
v0x55fb2ce73310_0 .net "a", 0 0, L_0x55fb2d0418c0;  alias, 1 drivers
v0x55fb2ce73420_0 .net "b", 0 0, L_0x55fb2d042260;  alias, 1 drivers
v0x55fb2ce73510_0 .net "carin", 0 0, L_0x55fb2d0426c0;  1 drivers
v0x55fb2ce735d0_0 .net "cin", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce736c0_0 .net "cout", 0 0, L_0x55fb2d042730;  alias, 1 drivers
S_0x55fb2ce71c80 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce71960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0426c0 .functor OR 1, L_0x55fb2d042460, L_0x55fb2d042650, C4<0>, C4<0>;
v0x55fb2ce72bb0_0 .net "S", 0 0, L_0x55fb2d0425e0;  alias, 1 drivers
v0x55fb2ce72c70_0 .net "a", 0 0, L_0x55fb2d0418c0;  alias, 1 drivers
v0x55fb2ce72d40_0 .net "b", 0 0, L_0x55fb2d042260;  alias, 1 drivers
v0x55fb2ce72e40_0 .net "c_1", 0 0, L_0x55fb2d042460;  1 drivers
v0x55fb2ce72f10_0 .net "c_2", 0 0, L_0x55fb2d042650;  1 drivers
v0x55fb2ce72fb0_0 .net "cin", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce73050_0 .net "cout", 0 0, L_0x55fb2d0426c0;  alias, 1 drivers
v0x55fb2ce730f0_0 .net "h_1_out", 0 0, L_0x55fb2d0423f0;  1 drivers
S_0x55fb2ce71f30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce71c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0423f0 .functor XOR 1, L_0x55fb2d0418c0, L_0x55fb2d042260, C4<0>, C4<0>;
L_0x55fb2d042460 .functor AND 1, L_0x55fb2d0418c0, L_0x55fb2d042260, C4<1>, C4<1>;
v0x55fb2ce721d0_0 .net "S", 0 0, L_0x55fb2d0423f0;  alias, 1 drivers
v0x55fb2ce722b0_0 .net "a", 0 0, L_0x55fb2d0418c0;  alias, 1 drivers
v0x55fb2ce72370_0 .net "b", 0 0, L_0x55fb2d042260;  alias, 1 drivers
v0x55fb2ce72440_0 .net "cout", 0 0, L_0x55fb2d042460;  alias, 1 drivers
S_0x55fb2ce725b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce71c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0425e0 .functor XOR 1, L_0x55fb2d0423f0, L_0x7fd0c513b8f8, C4<0>, C4<0>;
L_0x55fb2d042650 .functor AND 1, L_0x55fb2d0423f0, L_0x7fd0c513b8f8, C4<1>, C4<1>;
v0x55fb2ce72820_0 .net "S", 0 0, L_0x55fb2d0425e0;  alias, 1 drivers
v0x55fb2ce728e0_0 .net "a", 0 0, L_0x55fb2d0423f0;  alias, 1 drivers
v0x55fb2ce729d0_0 .net "b", 0 0, L_0x7fd0c513b8f8;  alias, 1 drivers
v0x55fb2ce72aa0_0 .net "cout", 0 0, L_0x55fb2d042650;  alias, 1 drivers
S_0x55fb2ce73d30 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2ce60dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce73f10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ce7a010_0 .net "S", 3 0, L_0x55fb2d047f60;  alias, 1 drivers
v0x55fb2ce7a0f0_0 .net8 "a", 3 0, RS_0x7fd0c5183b78;  alias, 2 drivers
v0x55fb2ce7a1d0_0 .net8 "b", 3 0, RS_0x7fd0c5183ba8;  alias, 2 drivers
v0x55fb2ce7a290_0 .net "carin", 3 0, L_0x55fb2d048070;  1 drivers
v0x55fb2ce7a370_0 .net "cin", 0 0, L_0x55fb2d046050;  alias, 1 drivers
v0x55fb2ce7a460_0 .net "cout", 0 0, L_0x55fb2d0481f0;  alias, 1 drivers
L_0x55fb2d046780 .part RS_0x7fd0c5183b78, 1, 1;
L_0x55fb2d046940 .part RS_0x7fd0c5183ba8, 1, 1;
L_0x55fb2d046b00 .part L_0x55fb2d048070, 0, 1;
L_0x55fb2d046ef0 .part RS_0x7fd0c5183b78, 2, 1;
L_0x55fb2d047020 .part RS_0x7fd0c5183ba8, 2, 1;
L_0x55fb2d047150 .part L_0x55fb2d048070, 1, 1;
L_0x55fb2d047590 .part RS_0x7fd0c5183b78, 3, 1;
L_0x55fb2d0476c0 .part RS_0x7fd0c5183ba8, 3, 1;
L_0x55fb2d047840 .part L_0x55fb2d048070, 2, 1;
L_0x55fb2d047d90 .part RS_0x7fd0c5183b78, 0, 1;
L_0x55fb2d047e30 .part RS_0x7fd0c5183ba8, 0, 1;
L_0x55fb2d047f60 .concat8 [ 1 1 1 1], L_0x55fb2d047a50, L_0x55fb2d0465a0, L_0x55fb2d046d10, L_0x55fb2d047360;
L_0x55fb2d048070 .concat8 [ 1 1 1 1], L_0x55fb2d047d20, L_0x55fb2d046710, L_0x55fb2d046e80, L_0x55fb2d047520;
L_0x55fb2d0481f0 .part L_0x55fb2d048070, 3, 1;
S_0x55fb2ce740c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce73d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d047d20 .functor OR 1, L_0x55fb2d0479e0, L_0x55fb2d047ba0, C4<0>, C4<0>;
v0x55fb2ce75010_0 .net "S", 0 0, L_0x55fb2d047a50;  1 drivers
v0x55fb2ce750d0_0 .net "a", 0 0, L_0x55fb2d047d90;  1 drivers
v0x55fb2ce751a0_0 .net "b", 0 0, L_0x55fb2d047e30;  1 drivers
v0x55fb2ce752a0_0 .net "c_1", 0 0, L_0x55fb2d0479e0;  1 drivers
v0x55fb2ce75370_0 .net "c_2", 0 0, L_0x55fb2d047ba0;  1 drivers
v0x55fb2ce75460_0 .net "cin", 0 0, L_0x55fb2d046050;  alias, 1 drivers
v0x55fb2ce75500_0 .net "cout", 0 0, L_0x55fb2d047d20;  1 drivers
v0x55fb2ce755a0_0 .net "h_1_out", 0 0, L_0x55fb2d047970;  1 drivers
S_0x55fb2ce74370 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce740c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d047970 .functor XOR 1, L_0x55fb2d047d90, L_0x55fb2d047e30, C4<0>, C4<0>;
L_0x55fb2d0479e0 .functor AND 1, L_0x55fb2d047d90, L_0x55fb2d047e30, C4<1>, C4<1>;
v0x55fb2ce74610_0 .net "S", 0 0, L_0x55fb2d047970;  alias, 1 drivers
v0x55fb2ce746f0_0 .net "a", 0 0, L_0x55fb2d047d90;  alias, 1 drivers
v0x55fb2ce747b0_0 .net "b", 0 0, L_0x55fb2d047e30;  alias, 1 drivers
v0x55fb2ce74880_0 .net "cout", 0 0, L_0x55fb2d0479e0;  alias, 1 drivers
S_0x55fb2ce749f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce740c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d047a50 .functor XOR 1, L_0x55fb2d047970, L_0x55fb2d046050, C4<0>, C4<0>;
L_0x55fb2d047ba0 .functor AND 1, L_0x55fb2d047970, L_0x55fb2d046050, C4<1>, C4<1>;
v0x55fb2ce74c60_0 .net "S", 0 0, L_0x55fb2d047a50;  alias, 1 drivers
v0x55fb2ce74d20_0 .net "a", 0 0, L_0x55fb2d047970;  alias, 1 drivers
v0x55fb2ce74e10_0 .net "b", 0 0, L_0x55fb2d046050;  alias, 1 drivers
v0x55fb2ce74f30_0 .net "cout", 0 0, L_0x55fb2d047ba0;  alias, 1 drivers
S_0x55fb2ce75690 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce73d30;
 .timescale 0 0;
P_0x55fb2ce758b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce75970 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce75690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d046710 .functor OR 1, L_0x55fb2d046530, L_0x55fb2d0466a0, C4<0>, C4<0>;
v0x55fb2ce76870_0 .net "S", 0 0, L_0x55fb2d0465a0;  1 drivers
v0x55fb2ce76930_0 .net "a", 0 0, L_0x55fb2d046780;  1 drivers
v0x55fb2ce76a00_0 .net "b", 0 0, L_0x55fb2d046940;  1 drivers
v0x55fb2ce76b00_0 .net "c_1", 0 0, L_0x55fb2d046530;  1 drivers
v0x55fb2ce76bd0_0 .net "c_2", 0 0, L_0x55fb2d0466a0;  1 drivers
v0x55fb2ce76cc0_0 .net "cin", 0 0, L_0x55fb2d046b00;  1 drivers
v0x55fb2ce76d90_0 .net "cout", 0 0, L_0x55fb2d046710;  1 drivers
v0x55fb2ce76e30_0 .net "h_1_out", 0 0, L_0x55fb2d0464c0;  1 drivers
S_0x55fb2ce75bd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce75970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0464c0 .functor XOR 1, L_0x55fb2d046780, L_0x55fb2d046940, C4<0>, C4<0>;
L_0x55fb2d046530 .functor AND 1, L_0x55fb2d046780, L_0x55fb2d046940, C4<1>, C4<1>;
v0x55fb2ce75e70_0 .net "S", 0 0, L_0x55fb2d0464c0;  alias, 1 drivers
v0x55fb2ce75f50_0 .net "a", 0 0, L_0x55fb2d046780;  alias, 1 drivers
v0x55fb2ce76010_0 .net "b", 0 0, L_0x55fb2d046940;  alias, 1 drivers
v0x55fb2ce760e0_0 .net "cout", 0 0, L_0x55fb2d046530;  alias, 1 drivers
S_0x55fb2ce76250 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce75970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0465a0 .functor XOR 1, L_0x55fb2d0464c0, L_0x55fb2d046b00, C4<0>, C4<0>;
L_0x55fb2d0466a0 .functor AND 1, L_0x55fb2d0464c0, L_0x55fb2d046b00, C4<1>, C4<1>;
v0x55fb2ce764c0_0 .net "S", 0 0, L_0x55fb2d0465a0;  alias, 1 drivers
v0x55fb2ce76580_0 .net "a", 0 0, L_0x55fb2d0464c0;  alias, 1 drivers
v0x55fb2ce76670_0 .net "b", 0 0, L_0x55fb2d046b00;  alias, 1 drivers
v0x55fb2ce76740_0 .net "cout", 0 0, L_0x55fb2d0466a0;  alias, 1 drivers
S_0x55fb2ce76f20 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce73d30;
 .timescale 0 0;
P_0x55fb2ce77100 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce771c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce76f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d046e80 .functor OR 1, L_0x55fb2d046ca0, L_0x55fb2d046e10, C4<0>, C4<0>;
v0x55fb2ce780f0_0 .net "S", 0 0, L_0x55fb2d046d10;  1 drivers
v0x55fb2ce781b0_0 .net "a", 0 0, L_0x55fb2d046ef0;  1 drivers
v0x55fb2ce78280_0 .net "b", 0 0, L_0x55fb2d047020;  1 drivers
v0x55fb2ce78380_0 .net "c_1", 0 0, L_0x55fb2d046ca0;  1 drivers
v0x55fb2ce78450_0 .net "c_2", 0 0, L_0x55fb2d046e10;  1 drivers
v0x55fb2ce78540_0 .net "cin", 0 0, L_0x55fb2d047150;  1 drivers
v0x55fb2ce78610_0 .net "cout", 0 0, L_0x55fb2d046e80;  1 drivers
v0x55fb2ce786b0_0 .net "h_1_out", 0 0, L_0x55fb2d046c30;  1 drivers
S_0x55fb2ce77450 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce771c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d046c30 .functor XOR 1, L_0x55fb2d046ef0, L_0x55fb2d047020, C4<0>, C4<0>;
L_0x55fb2d046ca0 .functor AND 1, L_0x55fb2d046ef0, L_0x55fb2d047020, C4<1>, C4<1>;
v0x55fb2ce776f0_0 .net "S", 0 0, L_0x55fb2d046c30;  alias, 1 drivers
v0x55fb2ce777d0_0 .net "a", 0 0, L_0x55fb2d046ef0;  alias, 1 drivers
v0x55fb2ce77890_0 .net "b", 0 0, L_0x55fb2d047020;  alias, 1 drivers
v0x55fb2ce77960_0 .net "cout", 0 0, L_0x55fb2d046ca0;  alias, 1 drivers
S_0x55fb2ce77ad0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce771c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d046d10 .functor XOR 1, L_0x55fb2d046c30, L_0x55fb2d047150, C4<0>, C4<0>;
L_0x55fb2d046e10 .functor AND 1, L_0x55fb2d046c30, L_0x55fb2d047150, C4<1>, C4<1>;
v0x55fb2ce77d40_0 .net "S", 0 0, L_0x55fb2d046d10;  alias, 1 drivers
v0x55fb2ce77e00_0 .net "a", 0 0, L_0x55fb2d046c30;  alias, 1 drivers
v0x55fb2ce77ef0_0 .net "b", 0 0, L_0x55fb2d047150;  alias, 1 drivers
v0x55fb2ce77fc0_0 .net "cout", 0 0, L_0x55fb2d046e10;  alias, 1 drivers
S_0x55fb2ce787a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce73d30;
 .timescale 0 0;
P_0x55fb2ce78980 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce78a60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce787a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d047520 .functor OR 1, L_0x55fb2d0472f0, L_0x55fb2d047460, C4<0>, C4<0>;
v0x55fb2ce79960_0 .net "S", 0 0, L_0x55fb2d047360;  1 drivers
v0x55fb2ce79a20_0 .net "a", 0 0, L_0x55fb2d047590;  1 drivers
v0x55fb2ce79af0_0 .net "b", 0 0, L_0x55fb2d0476c0;  1 drivers
v0x55fb2ce79bf0_0 .net "c_1", 0 0, L_0x55fb2d0472f0;  1 drivers
v0x55fb2ce79cc0_0 .net "c_2", 0 0, L_0x55fb2d047460;  1 drivers
v0x55fb2ce79db0_0 .net "cin", 0 0, L_0x55fb2d047840;  1 drivers
v0x55fb2ce79e80_0 .net "cout", 0 0, L_0x55fb2d047520;  1 drivers
v0x55fb2ce79f20_0 .net "h_1_out", 0 0, L_0x55fb2d047280;  1 drivers
S_0x55fb2ce78cc0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce78a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d047280 .functor XOR 1, L_0x55fb2d047590, L_0x55fb2d0476c0, C4<0>, C4<0>;
L_0x55fb2d0472f0 .functor AND 1, L_0x55fb2d047590, L_0x55fb2d0476c0, C4<1>, C4<1>;
v0x55fb2ce78f60_0 .net "S", 0 0, L_0x55fb2d047280;  alias, 1 drivers
v0x55fb2ce79040_0 .net "a", 0 0, L_0x55fb2d047590;  alias, 1 drivers
v0x55fb2ce79100_0 .net "b", 0 0, L_0x55fb2d0476c0;  alias, 1 drivers
v0x55fb2ce791d0_0 .net "cout", 0 0, L_0x55fb2d0472f0;  alias, 1 drivers
S_0x55fb2ce79340 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce78a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d047360 .functor XOR 1, L_0x55fb2d047280, L_0x55fb2d047840, C4<0>, C4<0>;
L_0x55fb2d047460 .functor AND 1, L_0x55fb2d047280, L_0x55fb2d047840, C4<1>, C4<1>;
v0x55fb2ce795b0_0 .net "S", 0 0, L_0x55fb2d047360;  alias, 1 drivers
v0x55fb2ce79670_0 .net "a", 0 0, L_0x55fb2d047280;  alias, 1 drivers
v0x55fb2ce79760_0 .net "b", 0 0, L_0x55fb2d047840;  alias, 1 drivers
v0x55fb2ce79830_0 .net "cout", 0 0, L_0x55fb2d047460;  alias, 1 drivers
S_0x55fb2ce7cab0 .scope module, "dut2" "karatsuba_2" 2 129, 2 63 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d048000 .functor BUFZ 2, L_0x55fb2d041270, C4<00>, C4<00>, C4<00>;
L_0x55fb2d048720 .functor BUFZ 2, L_0x55fb2d041440, C4<00>, C4<00>, C4<00>;
L_0x55fb2d048790 .functor AND 1, L_0x55fb2d048400, L_0x55fb2d0485e0, C4<1>, C4<1>;
L_0x55fb2d048940 .functor AND 1, L_0x55fb2d048360, L_0x55fb2d048540, C4<1>, C4<1>;
L_0x55fb2d0495c0 .functor AND 1, L_0x55fb2d048ec0, L_0x55fb2d049400, C4<1>, C4<1>;
L_0x55fb2d04a8d0 .functor XOR 1, L_0x55fb2d049010, L_0x55fb2d049550, C4<0>, C4<0>;
L_0x55fb2d04bdd0 .functor BUFZ 2, L_0x55fb2d048800, C4<00>, C4<00>, C4<00>;
L_0x55fb2d04bf30 .functor BUFZ 2, L_0x55fb2d04ba20, C4<00>, C4<00>, C4<00>;
L_0x55fb2d04da40 .functor BUFZ 2, L_0x55fb2d0489b0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d04dbe0 .functor BUFZ 3, L_0x55fb2d04d6e0, C4<000>, C4<000>, C4<000>;
v0x55fb2ce961c0_0 .net "X", 1 0, L_0x55fb2d041270;  alias, 1 drivers
v0x55fb2ce962a0_0 .net "Xe", 0 0, L_0x55fb2d048400;  1 drivers
v0x55fb2ce96360_0 .net "Xn", 0 0, L_0x55fb2d048360;  1 drivers
v0x55fb2ce96490_0 .net "Y", 1 0, L_0x55fb2d041440;  alias, 1 drivers
v0x55fb2ce96530_0 .net "Ye", 0 0, L_0x55fb2d0485e0;  1 drivers
v0x55fb2ce96620_0 .net "Yn", 0 0, L_0x55fb2d048540;  1 drivers
v0x55fb2ce96750_0 .net "Z", 3 0, o0x7fd0c51da528;  alias, 0 drivers
v0x55fb2ce967f0_0 .net *"_ivl_12", 0 0, L_0x55fb2d048790;  1 drivers
L_0x7fd0c513bb38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce96890_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513bb38;  1 drivers
v0x55fb2ce969e0_0 .net *"_ivl_21", 0 0, L_0x55fb2d048940;  1 drivers
L_0x7fd0c513bb80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce96ac0_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513bb80;  1 drivers
v0x55fb2ce96ba0_0 .net *"_ivl_34", 0 0, L_0x55fb2d0495c0;  1 drivers
L_0x7fd0c513bc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce96c80_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513bc58;  1 drivers
v0x55fb2ce96d60_0 .net *"_ivl_4", 1 0, L_0x55fb2d048000;  1 drivers
v0x55fb2ce96e40_0 .net *"_ivl_50", 1 0, L_0x55fb2d04bdd0;  1 drivers
v0x55fb2ce96f20_0 .net *"_ivl_54", 1 0, L_0x55fb2d04bf30;  1 drivers
v0x55fb2ce97000_0 .net *"_ivl_62", 1 0, L_0x55fb2d04da40;  1 drivers
v0x55fb2ce971f0_0 .net *"_ivl_66", 2 0, L_0x55fb2d04dbe0;  1 drivers
v0x55fb2ce972d0_0 .net *"_ivl_9", 1 0, L_0x55fb2d048720;  1 drivers
L_0x7fd0c513bc10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce973b0_0 .net "add", 0 0, L_0x7fd0c513bc10;  1 drivers
L_0x7fd0c513bce8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5186218 .resolv tri, L_0x7fd0c513bce8, L_0x55fb2d04bce0;
v0x55fb2ce97560_0 .net8 "big_z0", 2 0, RS_0x7fd0c5186218;  2 drivers
v0x55fb2ce97620_0 .net "big_z0_z1", 2 0, L_0x55fb2d04d6e0;  1 drivers
L_0x7fd0c513bd30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51884c8 .resolv tri, L_0x7fd0c513bd30, L_0x55fb2d04be40;
v0x55fb2ce976e0_0 .net8 "big_z1", 2 0, RS_0x7fd0c51884c8;  2 drivers
L_0x7fd0c513bdc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c5188108 .resolv tri, L_0x7fd0c513bdc0, L_0x55fb2d04db40;
v0x55fb2ce977c0_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c5188108;  2 drivers
L_0x7fd0c513bd78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c51880d8 .resolv tri, L_0x7fd0c513bd78, L_0x55fb2d04d9a0;
v0x55fb2ce97880_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c51880d8;  2 drivers
v0x55fb2ce97950_0 .net "cout_z0_z1", 0 0, L_0x55fb2d04d870;  1 drivers
v0x55fb2ce979f0_0 .net "cout_z1", 0 0, L_0x55fb2d04bb60;  1 drivers
v0x55fb2ce97a90_0 .net "cout_z1_1", 0 0, L_0x55fb2d04a7e0;  1 drivers
v0x55fb2ce97b80_0 .net "dummy_cout", 0 0, L_0x55fb2d04fba0;  1 drivers
v0x55fb2ce97c20_0 .net "signX", 0 0, L_0x55fb2d049010;  1 drivers
v0x55fb2ce97d10_0 .net "signY", 0 0, L_0x55fb2d049550;  1 drivers
v0x55fb2ce97e00_0 .net "sign_z3", 0 0, L_0x55fb2d04a8d0;  1 drivers
L_0x7fd0c513bbc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce97ea0_0 .net "sub", 0 0, L_0x7fd0c513bbc8;  1 drivers
v0x55fb2ce98150_0 .net "z", 3 0, L_0x55fb2d04f910;  1 drivers
v0x55fb2ce981f0_0 .net "z0", 1 0, L_0x55fb2d048800;  1 drivers
v0x55fb2ce98290_0 .net "z1", 1 0, L_0x55fb2d04ba20;  1 drivers
v0x55fb2ce98380_0 .net "z1_1", 1 0, L_0x55fb2d04a6a0;  1 drivers
v0x55fb2ce98440_0 .net "z2", 1 0, L_0x55fb2d0489b0;  1 drivers
v0x55fb2ce98500_0 .net "z3", 1 0, L_0x55fb2d049630;  1 drivers
v0x55fb2ce985a0_0 .net "z3_1", 0 0, L_0x55fb2d048ec0;  1 drivers
v0x55fb2ce98640_0 .net "z3_2", 0 0, L_0x55fb2d049400;  1 drivers
L_0x55fb2d048360 .part L_0x55fb2d048000, 1, 1;
L_0x55fb2d048400 .part L_0x55fb2d048000, 0, 1;
L_0x55fb2d048540 .part L_0x55fb2d048720, 1, 1;
L_0x55fb2d0485e0 .part L_0x55fb2d048720, 0, 1;
L_0x55fb2d048800 .concat8 [ 1 1 0 0], L_0x55fb2d048790, L_0x7fd0c513bb38;
L_0x55fb2d0489b0 .concat8 [ 1 1 0 0], L_0x55fb2d048940, L_0x7fd0c513bb80;
L_0x55fb2d049630 .concat8 [ 1 1 0 0], L_0x55fb2d0495c0, L_0x7fd0c513bc58;
L_0x55fb2d04bce0 .part/pv L_0x55fb2d04bdd0, 0, 2, 3;
L_0x55fb2d04be40 .part/pv L_0x55fb2d04bf30, 1, 2, 3;
L_0x55fb2d04d9a0 .part/pv L_0x55fb2d04da40, 2, 2, 4;
L_0x55fb2d04db40 .part/pv L_0x55fb2d04dbe0, 0, 3, 4;
S_0x55fb2ce7cc40 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2ce7cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce7cdf0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513e010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d0497c0 .functor XOR 2, L_0x7fd0c513e010, L_0x55fb2d0489b0, C4<00>, C4<00>;
v0x55fb2ce80790_0 .net *"_ivl_0", 1 0, L_0x7fd0c513e010;  1 drivers
v0x55fb2ce80890_0 .net "a", 1 0, L_0x55fb2d048800;  alias, 1 drivers
v0x55fb2ce80950_0 .net "a_or_s", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce809f0_0 .net "b", 1 0, L_0x55fb2d0489b0;  alias, 1 drivers
v0x55fb2ce80a90_0 .net "cout", 0 0, L_0x55fb2d04a7e0;  alias, 1 drivers
v0x55fb2ce80b80_0 .net "input_b", 1 0, L_0x55fb2d0497c0;  1 drivers
v0x55fb2ce80c50_0 .net "out", 1 0, L_0x55fb2d04a6a0;  alias, 1 drivers
S_0x55fb2ce7cfa0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce7cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce7d1a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce80190_0 .net "S", 1 0, L_0x55fb2d04a6a0;  alias, 1 drivers
v0x55fb2ce80270_0 .net "a", 1 0, L_0x55fb2d048800;  alias, 1 drivers
v0x55fb2ce80350_0 .net "b", 1 0, L_0x55fb2d0497c0;  alias, 1 drivers
v0x55fb2ce80410_0 .net "carin", 1 0, L_0x55fb2d04a740;  1 drivers
v0x55fb2ce804f0_0 .net "cin", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce80630_0 .net "cout", 0 0, L_0x55fb2d04a7e0;  alias, 1 drivers
L_0x55fb2d049cd0 .part L_0x55fb2d048800, 1, 1;
L_0x55fb2d049e90 .part L_0x55fb2d0497c0, 1, 1;
L_0x55fb2d049fc0 .part L_0x55fb2d04a740, 0, 1;
L_0x55fb2d04a3b0 .part L_0x55fb2d048800, 0, 1;
L_0x55fb2d04a4e0 .part L_0x55fb2d0497c0, 0, 1;
L_0x55fb2d04a6a0 .concat8 [ 1 1 0 0], L_0x55fb2d04a1d0, L_0x55fb2d049a50;
L_0x55fb2d04a740 .concat8 [ 1 1 0 0], L_0x55fb2d04a340, L_0x55fb2d049c60;
L_0x55fb2d04a7e0 .part L_0x55fb2d04a740, 1, 1;
S_0x55fb2ce7d320 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce7cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04a340 .functor OR 1, L_0x55fb2d04a160, L_0x55fb2d04a2d0, C4<0>, C4<0>;
v0x55fb2ce7e270_0 .net "S", 0 0, L_0x55fb2d04a1d0;  1 drivers
v0x55fb2ce7e330_0 .net "a", 0 0, L_0x55fb2d04a3b0;  1 drivers
v0x55fb2ce7e400_0 .net "b", 0 0, L_0x55fb2d04a4e0;  1 drivers
v0x55fb2ce7e500_0 .net "c_1", 0 0, L_0x55fb2d04a160;  1 drivers
v0x55fb2ce7e5d0_0 .net "c_2", 0 0, L_0x55fb2d04a2d0;  1 drivers
v0x55fb2ce7e6c0_0 .net "cin", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce7e790_0 .net "cout", 0 0, L_0x55fb2d04a340;  1 drivers
v0x55fb2ce7e830_0 .net "h_1_out", 0 0, L_0x55fb2d04a0f0;  1 drivers
S_0x55fb2ce7d5d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce7d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04a0f0 .functor XOR 1, L_0x55fb2d04a3b0, L_0x55fb2d04a4e0, C4<0>, C4<0>;
L_0x55fb2d04a160 .functor AND 1, L_0x55fb2d04a3b0, L_0x55fb2d04a4e0, C4<1>, C4<1>;
v0x55fb2ce7d870_0 .net "S", 0 0, L_0x55fb2d04a0f0;  alias, 1 drivers
v0x55fb2ce7d950_0 .net "a", 0 0, L_0x55fb2d04a3b0;  alias, 1 drivers
v0x55fb2ce7da10_0 .net "b", 0 0, L_0x55fb2d04a4e0;  alias, 1 drivers
v0x55fb2ce7dae0_0 .net "cout", 0 0, L_0x55fb2d04a160;  alias, 1 drivers
S_0x55fb2ce7dc50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce7d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04a1d0 .functor XOR 1, L_0x55fb2d04a0f0, L_0x7fd0c513bc10, C4<0>, C4<0>;
L_0x55fb2d04a2d0 .functor AND 1, L_0x55fb2d04a0f0, L_0x7fd0c513bc10, C4<1>, C4<1>;
v0x55fb2ce7dec0_0 .net "S", 0 0, L_0x55fb2d04a1d0;  alias, 1 drivers
v0x55fb2ce7df80_0 .net "a", 0 0, L_0x55fb2d04a0f0;  alias, 1 drivers
v0x55fb2ce7e070_0 .net "b", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce7e140_0 .net "cout", 0 0, L_0x55fb2d04a2d0;  alias, 1 drivers
S_0x55fb2ce7e920 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce7cfa0;
 .timescale 0 0;
P_0x55fb2ce7eb20 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce7ebe0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce7e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d049c60 .functor OR 1, L_0x55fb2d049990, L_0x55fb2d049ba0, C4<0>, C4<0>;
v0x55fb2ce7fae0_0 .net "S", 0 0, L_0x55fb2d049a50;  1 drivers
v0x55fb2ce7fba0_0 .net "a", 0 0, L_0x55fb2d049cd0;  1 drivers
v0x55fb2ce7fc70_0 .net "b", 0 0, L_0x55fb2d049e90;  1 drivers
v0x55fb2ce7fd70_0 .net "c_1", 0 0, L_0x55fb2d049990;  1 drivers
v0x55fb2ce7fe40_0 .net "c_2", 0 0, L_0x55fb2d049ba0;  1 drivers
v0x55fb2ce7ff30_0 .net "cin", 0 0, L_0x55fb2d049fc0;  1 drivers
v0x55fb2ce80000_0 .net "cout", 0 0, L_0x55fb2d049c60;  1 drivers
v0x55fb2ce800a0_0 .net "h_1_out", 0 0, L_0x55fb2d049880;  1 drivers
S_0x55fb2ce7ee40 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce7ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d049880 .functor XOR 1, L_0x55fb2d049cd0, L_0x55fb2d049e90, C4<0>, C4<0>;
L_0x55fb2d049990 .functor AND 1, L_0x55fb2d049cd0, L_0x55fb2d049e90, C4<1>, C4<1>;
v0x55fb2ce7f0e0_0 .net "S", 0 0, L_0x55fb2d049880;  alias, 1 drivers
v0x55fb2ce7f1c0_0 .net "a", 0 0, L_0x55fb2d049cd0;  alias, 1 drivers
v0x55fb2ce7f280_0 .net "b", 0 0, L_0x55fb2d049e90;  alias, 1 drivers
v0x55fb2ce7f350_0 .net "cout", 0 0, L_0x55fb2d049990;  alias, 1 drivers
S_0x55fb2ce7f4c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce7ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d049a50 .functor XOR 1, L_0x55fb2d049880, L_0x55fb2d049fc0, C4<0>, C4<0>;
L_0x55fb2d049ba0 .functor AND 1, L_0x55fb2d049880, L_0x55fb2d049fc0, C4<1>, C4<1>;
v0x55fb2ce7f730_0 .net "S", 0 0, L_0x55fb2d049a50;  alias, 1 drivers
v0x55fb2ce7f7f0_0 .net "a", 0 0, L_0x55fb2d049880;  alias, 1 drivers
v0x55fb2ce7f8e0_0 .net "b", 0 0, L_0x55fb2d049fc0;  alias, 1 drivers
v0x55fb2ce7f9b0_0 .net "cout", 0 0, L_0x55fb2d049ba0;  alias, 1 drivers
S_0x55fb2ce80dd0 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2ce7cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce80fd0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d04ab00 .functor XOR 2, L_0x55fb2d04aa60, L_0x55fb2d049630, C4<00>, C4<00>;
v0x55fb2ce84920_0 .net *"_ivl_0", 1 0, L_0x55fb2d04aa60;  1 drivers
L_0x7fd0c513bca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ce84a20_0 .net *"_ivl_3", 0 0, L_0x7fd0c513bca0;  1 drivers
v0x55fb2ce84b00_0 .net "a", 1 0, L_0x55fb2d04a6a0;  alias, 1 drivers
v0x55fb2ce84ba0_0 .net "a_or_s", 0 0, L_0x55fb2d04a8d0;  alias, 1 drivers
v0x55fb2ce84c40_0 .net "b", 1 0, L_0x55fb2d049630;  alias, 1 drivers
v0x55fb2ce84d70_0 .net "cout", 0 0, L_0x55fb2d04bb60;  alias, 1 drivers
v0x55fb2ce84e10_0 .net "input_b", 1 0, L_0x55fb2d04ab00;  1 drivers
v0x55fb2ce84eb0_0 .net "out", 1 0, L_0x55fb2d04ba20;  alias, 1 drivers
L_0x55fb2d04aa60 .concat [ 1 1 0 0], L_0x55fb2d04a8d0, L_0x7fd0c513bca0;
S_0x55fb2ce81120 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce80dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce81300 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce842f0_0 .net "S", 1 0, L_0x55fb2d04ba20;  alias, 1 drivers
v0x55fb2ce843d0_0 .net "a", 1 0, L_0x55fb2d04a6a0;  alias, 1 drivers
v0x55fb2ce844e0_0 .net "b", 1 0, L_0x55fb2d04ab00;  alias, 1 drivers
v0x55fb2ce845a0_0 .net "carin", 1 0, L_0x55fb2d04bac0;  1 drivers
v0x55fb2ce84680_0 .net "cin", 0 0, L_0x55fb2d04a8d0;  alias, 1 drivers
v0x55fb2ce847c0_0 .net "cout", 0 0, L_0x55fb2d04bb60;  alias, 1 drivers
L_0x55fb2d04b010 .part L_0x55fb2d04a6a0, 1, 1;
L_0x55fb2d04b140 .part L_0x55fb2d04ab00, 1, 1;
L_0x55fb2d04b270 .part L_0x55fb2d04bac0, 0, 1;
L_0x55fb2d04b7c0 .part L_0x55fb2d04a6a0, 0, 1;
L_0x55fb2d04b860 .part L_0x55fb2d04ab00, 0, 1;
L_0x55fb2d04ba20 .concat8 [ 1 1 0 0], L_0x55fb2d04b480, L_0x55fb2d04ad90;
L_0x55fb2d04bac0 .concat8 [ 1 1 0 0], L_0x55fb2d04b750, L_0x55fb2d04afa0;
L_0x55fb2d04bb60 .part L_0x55fb2d04bac0, 1, 1;
S_0x55fb2ce81480 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce81120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04b750 .functor OR 1, L_0x55fb2d04b410, L_0x55fb2d04b5d0, C4<0>, C4<0>;
v0x55fb2ce823d0_0 .net "S", 0 0, L_0x55fb2d04b480;  1 drivers
v0x55fb2ce82490_0 .net "a", 0 0, L_0x55fb2d04b7c0;  1 drivers
v0x55fb2ce82560_0 .net "b", 0 0, L_0x55fb2d04b860;  1 drivers
v0x55fb2ce82660_0 .net "c_1", 0 0, L_0x55fb2d04b410;  1 drivers
v0x55fb2ce82730_0 .net "c_2", 0 0, L_0x55fb2d04b5d0;  1 drivers
v0x55fb2ce82820_0 .net "cin", 0 0, L_0x55fb2d04a8d0;  alias, 1 drivers
v0x55fb2ce828f0_0 .net "cout", 0 0, L_0x55fb2d04b750;  1 drivers
v0x55fb2ce82990_0 .net "h_1_out", 0 0, L_0x55fb2d04b3a0;  1 drivers
S_0x55fb2ce81730 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce81480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04b3a0 .functor XOR 1, L_0x55fb2d04b7c0, L_0x55fb2d04b860, C4<0>, C4<0>;
L_0x55fb2d04b410 .functor AND 1, L_0x55fb2d04b7c0, L_0x55fb2d04b860, C4<1>, C4<1>;
v0x55fb2ce819d0_0 .net "S", 0 0, L_0x55fb2d04b3a0;  alias, 1 drivers
v0x55fb2ce81ab0_0 .net "a", 0 0, L_0x55fb2d04b7c0;  alias, 1 drivers
v0x55fb2ce81b70_0 .net "b", 0 0, L_0x55fb2d04b860;  alias, 1 drivers
v0x55fb2ce81c40_0 .net "cout", 0 0, L_0x55fb2d04b410;  alias, 1 drivers
S_0x55fb2ce81db0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce81480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04b480 .functor XOR 1, L_0x55fb2d04b3a0, L_0x55fb2d04a8d0, C4<0>, C4<0>;
L_0x55fb2d04b5d0 .functor AND 1, L_0x55fb2d04b3a0, L_0x55fb2d04a8d0, C4<1>, C4<1>;
v0x55fb2ce82020_0 .net "S", 0 0, L_0x55fb2d04b480;  alias, 1 drivers
v0x55fb2ce820e0_0 .net "a", 0 0, L_0x55fb2d04b3a0;  alias, 1 drivers
v0x55fb2ce821d0_0 .net "b", 0 0, L_0x55fb2d04a8d0;  alias, 1 drivers
v0x55fb2ce822a0_0 .net "cout", 0 0, L_0x55fb2d04b5d0;  alias, 1 drivers
S_0x55fb2ce82a80 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce81120;
 .timescale 0 0;
P_0x55fb2ce82c80 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce82d40 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce82a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04afa0 .functor OR 1, L_0x55fb2d04acd0, L_0x55fb2d04aee0, C4<0>, C4<0>;
v0x55fb2ce83c40_0 .net "S", 0 0, L_0x55fb2d04ad90;  1 drivers
v0x55fb2ce83d00_0 .net "a", 0 0, L_0x55fb2d04b010;  1 drivers
v0x55fb2ce83dd0_0 .net "b", 0 0, L_0x55fb2d04b140;  1 drivers
v0x55fb2ce83ed0_0 .net "c_1", 0 0, L_0x55fb2d04acd0;  1 drivers
v0x55fb2ce83fa0_0 .net "c_2", 0 0, L_0x55fb2d04aee0;  1 drivers
v0x55fb2ce84090_0 .net "cin", 0 0, L_0x55fb2d04b270;  1 drivers
v0x55fb2ce84160_0 .net "cout", 0 0, L_0x55fb2d04afa0;  1 drivers
v0x55fb2ce84200_0 .net "h_1_out", 0 0, L_0x55fb2d04abc0;  1 drivers
S_0x55fb2ce82fa0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce82d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04abc0 .functor XOR 1, L_0x55fb2d04b010, L_0x55fb2d04b140, C4<0>, C4<0>;
L_0x55fb2d04acd0 .functor AND 1, L_0x55fb2d04b010, L_0x55fb2d04b140, C4<1>, C4<1>;
v0x55fb2ce83240_0 .net "S", 0 0, L_0x55fb2d04abc0;  alias, 1 drivers
v0x55fb2ce83320_0 .net "a", 0 0, L_0x55fb2d04b010;  alias, 1 drivers
v0x55fb2ce833e0_0 .net "b", 0 0, L_0x55fb2d04b140;  alias, 1 drivers
v0x55fb2ce834b0_0 .net "cout", 0 0, L_0x55fb2d04acd0;  alias, 1 drivers
S_0x55fb2ce83620 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce82d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04ad90 .functor XOR 1, L_0x55fb2d04abc0, L_0x55fb2d04b270, C4<0>, C4<0>;
L_0x55fb2d04aee0 .functor AND 1, L_0x55fb2d04abc0, L_0x55fb2d04b270, C4<1>, C4<1>;
v0x55fb2ce83890_0 .net "S", 0 0, L_0x55fb2d04ad90;  alias, 1 drivers
v0x55fb2ce83950_0 .net "a", 0 0, L_0x55fb2d04abc0;  alias, 1 drivers
v0x55fb2ce83a40_0 .net "b", 0 0, L_0x55fb2d04b270;  alias, 1 drivers
v0x55fb2ce83b10_0 .net "cout", 0 0, L_0x55fb2d04aee0;  alias, 1 drivers
S_0x55fb2ce85000 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2ce7cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce851e0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513e058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d04c0d0 .functor XOR 3, L_0x7fd0c513e058, RS_0x7fd0c5186218, C4<000>, C4<000>;
v0x55fb2ce8a2e0_0 .net *"_ivl_0", 2 0, L_0x7fd0c513e058;  1 drivers
v0x55fb2ce8a3e0_0 .net8 "a", 2 0, RS_0x7fd0c5186218;  alias, 2 drivers
v0x55fb2ce8a4a0_0 .net "a_or_s", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce8a570_0 .net8 "b", 2 0, RS_0x7fd0c5186218;  alias, 2 drivers
v0x55fb2ce8a660_0 .net "cout", 0 0, L_0x55fb2d04d870;  alias, 1 drivers
v0x55fb2ce8a750_0 .net "input_b", 2 0, L_0x55fb2d04c0d0;  1 drivers
v0x55fb2ce8a7f0_0 .net "out", 2 0, L_0x55fb2d04d6e0;  alias, 1 drivers
S_0x55fb2ce85360 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce85000;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce85540 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2ce89d30_0 .net "S", 2 0, L_0x55fb2d04d6e0;  alias, 1 drivers
v0x55fb2ce89e10_0 .net8 "a", 2 0, RS_0x7fd0c5186218;  alias, 2 drivers
v0x55fb2ce89ef0_0 .net "b", 2 0, L_0x55fb2d04c0d0;  alias, 1 drivers
v0x55fb2ce89fb0_0 .net "carin", 2 0, L_0x55fb2d04d780;  1 drivers
v0x55fb2ce8a090_0 .net "cin", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce8a180_0 .net "cout", 0 0, L_0x55fb2d04d870;  alias, 1 drivers
L_0x55fb2d04c590 .part RS_0x7fd0c5186218, 1, 1;
L_0x55fb2d04c6c0 .part L_0x55fb2d04c0d0, 1, 1;
L_0x55fb2d04c7f0 .part L_0x55fb2d04d780, 0, 1;
L_0x55fb2d04cc80 .part RS_0x7fd0c5186218, 2, 1;
L_0x55fb2d04cec0 .part L_0x55fb2d04c0d0, 2, 1;
L_0x55fb2d04cff0 .part L_0x55fb2d04d780, 1, 1;
L_0x55fb2d04d430 .part RS_0x7fd0c5186218, 0, 1;
L_0x55fb2d04d560 .part L_0x55fb2d04c0d0, 0, 1;
L_0x55fb2d04d6e0 .concat8 [ 1 1 1 0], L_0x55fb2d04d200, L_0x55fb2d04c310, L_0x55fb2d04ca00;
L_0x55fb2d04d780 .concat8 [ 1 1 1 0], L_0x55fb2d04d3c0, L_0x55fb2d04c520, L_0x55fb2d04cc10;
L_0x55fb2d04d870 .part L_0x55fb2d04d780, 2, 1;
S_0x55fb2ce856c0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce85360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04d3c0 .functor OR 1, L_0x55fb2d04d190, L_0x55fb2d04d350, C4<0>, C4<0>;
v0x55fb2ce865f0_0 .net "S", 0 0, L_0x55fb2d04d200;  1 drivers
v0x55fb2ce866b0_0 .net "a", 0 0, L_0x55fb2d04d430;  1 drivers
v0x55fb2ce86780_0 .net "b", 0 0, L_0x55fb2d04d560;  1 drivers
v0x55fb2ce86880_0 .net "c_1", 0 0, L_0x55fb2d04d190;  1 drivers
v0x55fb2ce86950_0 .net "c_2", 0 0, L_0x55fb2d04d350;  1 drivers
v0x55fb2ce869f0_0 .net "cin", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce86a90_0 .net "cout", 0 0, L_0x55fb2d04d3c0;  1 drivers
v0x55fb2ce86b30_0 .net "h_1_out", 0 0, L_0x55fb2d04d120;  1 drivers
S_0x55fb2ce85970 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce856c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04d120 .functor XOR 1, L_0x55fb2d04d430, L_0x55fb2d04d560, C4<0>, C4<0>;
L_0x55fb2d04d190 .functor AND 1, L_0x55fb2d04d430, L_0x55fb2d04d560, C4<1>, C4<1>;
v0x55fb2ce85c10_0 .net "S", 0 0, L_0x55fb2d04d120;  alias, 1 drivers
v0x55fb2ce85cf0_0 .net "a", 0 0, L_0x55fb2d04d430;  alias, 1 drivers
v0x55fb2ce85db0_0 .net "b", 0 0, L_0x55fb2d04d560;  alias, 1 drivers
v0x55fb2ce85e80_0 .net "cout", 0 0, L_0x55fb2d04d190;  alias, 1 drivers
S_0x55fb2ce85ff0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce856c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04d200 .functor XOR 1, L_0x55fb2d04d120, L_0x7fd0c513bc10, C4<0>, C4<0>;
L_0x55fb2d04d350 .functor AND 1, L_0x55fb2d04d120, L_0x7fd0c513bc10, C4<1>, C4<1>;
v0x55fb2ce86260_0 .net "S", 0 0, L_0x55fb2d04d200;  alias, 1 drivers
v0x55fb2ce86320_0 .net "a", 0 0, L_0x55fb2d04d120;  alias, 1 drivers
v0x55fb2ce86410_0 .net "b", 0 0, L_0x7fd0c513bc10;  alias, 1 drivers
v0x55fb2ce864e0_0 .net "cout", 0 0, L_0x55fb2d04d350;  alias, 1 drivers
S_0x55fb2ce86c20 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce85360;
 .timescale 0 0;
P_0x55fb2ce86e40 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce86f00 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce86c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04c520 .functor OR 1, L_0x55fb2d04c250, L_0x55fb2d04c460, C4<0>, C4<0>;
v0x55fb2ce87e00_0 .net "S", 0 0, L_0x55fb2d04c310;  1 drivers
v0x55fb2ce87ec0_0 .net "a", 0 0, L_0x55fb2d04c590;  1 drivers
v0x55fb2ce87f90_0 .net "b", 0 0, L_0x55fb2d04c6c0;  1 drivers
v0x55fb2ce88090_0 .net "c_1", 0 0, L_0x55fb2d04c250;  1 drivers
v0x55fb2ce88160_0 .net "c_2", 0 0, L_0x55fb2d04c460;  1 drivers
v0x55fb2ce88250_0 .net "cin", 0 0, L_0x55fb2d04c7f0;  1 drivers
v0x55fb2ce88320_0 .net "cout", 0 0, L_0x55fb2d04c520;  1 drivers
v0x55fb2ce883c0_0 .net "h_1_out", 0 0, L_0x55fb2d04c140;  1 drivers
S_0x55fb2ce87160 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce86f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04c140 .functor XOR 1, L_0x55fb2d04c590, L_0x55fb2d04c6c0, C4<0>, C4<0>;
L_0x55fb2d04c250 .functor AND 1, L_0x55fb2d04c590, L_0x55fb2d04c6c0, C4<1>, C4<1>;
v0x55fb2ce87400_0 .net "S", 0 0, L_0x55fb2d04c140;  alias, 1 drivers
v0x55fb2ce874e0_0 .net "a", 0 0, L_0x55fb2d04c590;  alias, 1 drivers
v0x55fb2ce875a0_0 .net "b", 0 0, L_0x55fb2d04c6c0;  alias, 1 drivers
v0x55fb2ce87670_0 .net "cout", 0 0, L_0x55fb2d04c250;  alias, 1 drivers
S_0x55fb2ce877e0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce86f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04c310 .functor XOR 1, L_0x55fb2d04c140, L_0x55fb2d04c7f0, C4<0>, C4<0>;
L_0x55fb2d04c460 .functor AND 1, L_0x55fb2d04c140, L_0x55fb2d04c7f0, C4<1>, C4<1>;
v0x55fb2ce87a50_0 .net "S", 0 0, L_0x55fb2d04c310;  alias, 1 drivers
v0x55fb2ce87b10_0 .net "a", 0 0, L_0x55fb2d04c140;  alias, 1 drivers
v0x55fb2ce87c00_0 .net "b", 0 0, L_0x55fb2d04c7f0;  alias, 1 drivers
v0x55fb2ce87cd0_0 .net "cout", 0 0, L_0x55fb2d04c460;  alias, 1 drivers
S_0x55fb2ce884b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce85360;
 .timescale 0 0;
P_0x55fb2ce88690 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce88750 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce884b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04cc10 .functor OR 1, L_0x55fb2d04c990, L_0x55fb2d04cb50, C4<0>, C4<0>;
v0x55fb2ce89680_0 .net "S", 0 0, L_0x55fb2d04ca00;  1 drivers
v0x55fb2ce89740_0 .net "a", 0 0, L_0x55fb2d04cc80;  1 drivers
v0x55fb2ce89810_0 .net "b", 0 0, L_0x55fb2d04cec0;  1 drivers
v0x55fb2ce89910_0 .net "c_1", 0 0, L_0x55fb2d04c990;  1 drivers
v0x55fb2ce899e0_0 .net "c_2", 0 0, L_0x55fb2d04cb50;  1 drivers
v0x55fb2ce89ad0_0 .net "cin", 0 0, L_0x55fb2d04cff0;  1 drivers
v0x55fb2ce89ba0_0 .net "cout", 0 0, L_0x55fb2d04cc10;  1 drivers
v0x55fb2ce89c40_0 .net "h_1_out", 0 0, L_0x55fb2d04c920;  1 drivers
S_0x55fb2ce889e0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce88750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04c920 .functor XOR 1, L_0x55fb2d04cc80, L_0x55fb2d04cec0, C4<0>, C4<0>;
L_0x55fb2d04c990 .functor AND 1, L_0x55fb2d04cc80, L_0x55fb2d04cec0, C4<1>, C4<1>;
v0x55fb2ce88c80_0 .net "S", 0 0, L_0x55fb2d04c920;  alias, 1 drivers
v0x55fb2ce88d60_0 .net "a", 0 0, L_0x55fb2d04cc80;  alias, 1 drivers
v0x55fb2ce88e20_0 .net "b", 0 0, L_0x55fb2d04cec0;  alias, 1 drivers
v0x55fb2ce88ef0_0 .net "cout", 0 0, L_0x55fb2d04c990;  alias, 1 drivers
S_0x55fb2ce89060 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce88750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04ca00 .functor XOR 1, L_0x55fb2d04c920, L_0x55fb2d04cff0, C4<0>, C4<0>;
L_0x55fb2d04cb50 .functor AND 1, L_0x55fb2d04c920, L_0x55fb2d04cff0, C4<1>, C4<1>;
v0x55fb2ce892d0_0 .net "S", 0 0, L_0x55fb2d04ca00;  alias, 1 drivers
v0x55fb2ce89390_0 .net "a", 0 0, L_0x55fb2d04c920;  alias, 1 drivers
v0x55fb2ce89480_0 .net "b", 0 0, L_0x55fb2d04cff0;  alias, 1 drivers
v0x55fb2ce89550_0 .net "cout", 0 0, L_0x55fb2d04cb50;  alias, 1 drivers
S_0x55fb2ce8a950 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2ce7cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce8ab30 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d048b40 .functor XOR 1, L_0x7fd0c513bbc8, L_0x55fb2d048400, C4<0>, C4<0>;
v0x55fb2ce8cce0_0 .net "a", 0 0, L_0x55fb2d048360;  alias, 1 drivers
v0x55fb2ce8cdc0_0 .net "a_or_s", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8ce80_0 .net "b", 0 0, L_0x55fb2d048400;  alias, 1 drivers
v0x55fb2ce8cf20_0 .net "cout", 0 0, L_0x55fb2d049010;  alias, 1 drivers
v0x55fb2ce8cfc0_0 .net "input_b", 0 0, L_0x55fb2d048b40;  1 drivers
v0x55fb2ce8d0b0_0 .net "out", 0 0, L_0x55fb2d048ec0;  alias, 1 drivers
S_0x55fb2ce8ad10 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce8a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce8af10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d049010 .functor BUFZ 1, L_0x55fb2d048fa0, C4<0>, C4<0>, C4<0>;
v0x55fb2ce8c690_0 .net "S", 0 0, L_0x55fb2d048ec0;  alias, 1 drivers
v0x55fb2ce8c7a0_0 .net "a", 0 0, L_0x55fb2d048360;  alias, 1 drivers
v0x55fb2ce8c8b0_0 .net "b", 0 0, L_0x55fb2d048b40;  alias, 1 drivers
v0x55fb2ce8c9a0_0 .net "carin", 0 0, L_0x55fb2d048fa0;  1 drivers
v0x55fb2ce8ca60_0 .net "cin", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8cba0_0 .net "cout", 0 0, L_0x55fb2d049010;  alias, 1 drivers
S_0x55fb2ce8b090 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce8ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d048fa0 .functor OR 1, L_0x55fb2d048d40, L_0x55fb2d048f30, C4<0>, C4<0>;
v0x55fb2ce8bfe0_0 .net "S", 0 0, L_0x55fb2d048ec0;  alias, 1 drivers
v0x55fb2ce8c0a0_0 .net "a", 0 0, L_0x55fb2d048360;  alias, 1 drivers
v0x55fb2ce8c170_0 .net "b", 0 0, L_0x55fb2d048b40;  alias, 1 drivers
v0x55fb2ce8c270_0 .net "c_1", 0 0, L_0x55fb2d048d40;  1 drivers
v0x55fb2ce8c340_0 .net "c_2", 0 0, L_0x55fb2d048f30;  1 drivers
v0x55fb2ce8c430_0 .net "cin", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8c500_0 .net "cout", 0 0, L_0x55fb2d048fa0;  alias, 1 drivers
v0x55fb2ce8c5a0_0 .net "h_1_out", 0 0, L_0x55fb2d048cd0;  1 drivers
S_0x55fb2ce8b340 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce8b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d048cd0 .functor XOR 1, L_0x55fb2d048360, L_0x55fb2d048b40, C4<0>, C4<0>;
L_0x55fb2d048d40 .functor AND 1, L_0x55fb2d048360, L_0x55fb2d048b40, C4<1>, C4<1>;
v0x55fb2ce8b5e0_0 .net "S", 0 0, L_0x55fb2d048cd0;  alias, 1 drivers
v0x55fb2ce8b6c0_0 .net "a", 0 0, L_0x55fb2d048360;  alias, 1 drivers
v0x55fb2ce8b780_0 .net "b", 0 0, L_0x55fb2d048b40;  alias, 1 drivers
v0x55fb2ce8b850_0 .net "cout", 0 0, L_0x55fb2d048d40;  alias, 1 drivers
S_0x55fb2ce8b9c0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce8b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d048ec0 .functor XOR 1, L_0x55fb2d048cd0, L_0x7fd0c513bbc8, C4<0>, C4<0>;
L_0x55fb2d048f30 .functor AND 1, L_0x55fb2d048cd0, L_0x7fd0c513bbc8, C4<1>, C4<1>;
v0x55fb2ce8bc30_0 .net "S", 0 0, L_0x55fb2d048ec0;  alias, 1 drivers
v0x55fb2ce8bcf0_0 .net "a", 0 0, L_0x55fb2d048cd0;  alias, 1 drivers
v0x55fb2ce8bde0_0 .net "b", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8beb0_0 .net "cout", 0 0, L_0x55fb2d048f30;  alias, 1 drivers
S_0x55fb2ce8d210 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2ce7cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce8d440 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d049080 .functor XOR 1, L_0x7fd0c513bbc8, L_0x55fb2d0485e0, C4<0>, C4<0>;
v0x55fb2ce8f400_0 .net "a", 0 0, L_0x55fb2d048540;  alias, 1 drivers
v0x55fb2ce8f4e0_0 .net "a_or_s", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8f5a0_0 .net "b", 0 0, L_0x55fb2d0485e0;  alias, 1 drivers
v0x55fb2ce8f640_0 .net "cout", 0 0, L_0x55fb2d049550;  alias, 1 drivers
v0x55fb2ce8f6e0_0 .net "input_b", 0 0, L_0x55fb2d049080;  1 drivers
v0x55fb2ce8f7d0_0 .net "out", 0 0, L_0x55fb2d049400;  alias, 1 drivers
S_0x55fb2ce8d560 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce8d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce8d760 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d049550 .functor BUFZ 1, L_0x55fb2d0494e0, C4<0>, C4<0>, C4<0>;
v0x55fb2ce8ede0_0 .net "S", 0 0, L_0x55fb2d049400;  alias, 1 drivers
v0x55fb2ce8ef10_0 .net "a", 0 0, L_0x55fb2d048540;  alias, 1 drivers
v0x55fb2ce8f020_0 .net "b", 0 0, L_0x55fb2d049080;  alias, 1 drivers
v0x55fb2ce8f110_0 .net "carin", 0 0, L_0x55fb2d0494e0;  1 drivers
v0x55fb2ce8f1d0_0 .net "cin", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8f2c0_0 .net "cout", 0 0, L_0x55fb2d049550;  alias, 1 drivers
S_0x55fb2ce8d880 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce8d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0494e0 .functor OR 1, L_0x55fb2d049280, L_0x55fb2d049470, C4<0>, C4<0>;
v0x55fb2ce8e7b0_0 .net "S", 0 0, L_0x55fb2d049400;  alias, 1 drivers
v0x55fb2ce8e870_0 .net "a", 0 0, L_0x55fb2d048540;  alias, 1 drivers
v0x55fb2ce8e940_0 .net "b", 0 0, L_0x55fb2d049080;  alias, 1 drivers
v0x55fb2ce8ea40_0 .net "c_1", 0 0, L_0x55fb2d049280;  1 drivers
v0x55fb2ce8eb10_0 .net "c_2", 0 0, L_0x55fb2d049470;  1 drivers
v0x55fb2ce8ebb0_0 .net "cin", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8ec50_0 .net "cout", 0 0, L_0x55fb2d0494e0;  alias, 1 drivers
v0x55fb2ce8ecf0_0 .net "h_1_out", 0 0, L_0x55fb2d049210;  1 drivers
S_0x55fb2ce8db30 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce8d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d049210 .functor XOR 1, L_0x55fb2d048540, L_0x55fb2d049080, C4<0>, C4<0>;
L_0x55fb2d049280 .functor AND 1, L_0x55fb2d048540, L_0x55fb2d049080, C4<1>, C4<1>;
v0x55fb2ce8ddd0_0 .net "S", 0 0, L_0x55fb2d049210;  alias, 1 drivers
v0x55fb2ce8deb0_0 .net "a", 0 0, L_0x55fb2d048540;  alias, 1 drivers
v0x55fb2ce8df70_0 .net "b", 0 0, L_0x55fb2d049080;  alias, 1 drivers
v0x55fb2ce8e040_0 .net "cout", 0 0, L_0x55fb2d049280;  alias, 1 drivers
S_0x55fb2ce8e1b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce8d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d049400 .functor XOR 1, L_0x55fb2d049210, L_0x7fd0c513bbc8, C4<0>, C4<0>;
L_0x55fb2d049470 .functor AND 1, L_0x55fb2d049210, L_0x7fd0c513bbc8, C4<1>, C4<1>;
v0x55fb2ce8e420_0 .net "S", 0 0, L_0x55fb2d049400;  alias, 1 drivers
v0x55fb2ce8e4e0_0 .net "a", 0 0, L_0x55fb2d049210;  alias, 1 drivers
v0x55fb2ce8e5d0_0 .net "b", 0 0, L_0x7fd0c513bbc8;  alias, 1 drivers
v0x55fb2ce8e6a0_0 .net "cout", 0 0, L_0x55fb2d049470;  alias, 1 drivers
S_0x55fb2ce8f930 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2ce7cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce8fb10 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ce95c10_0 .net "S", 3 0, L_0x55fb2d04f910;  alias, 1 drivers
v0x55fb2ce95cf0_0 .net8 "a", 3 0, RS_0x7fd0c51880d8;  alias, 2 drivers
v0x55fb2ce95dd0_0 .net8 "b", 3 0, RS_0x7fd0c5188108;  alias, 2 drivers
v0x55fb2ce95e90_0 .net "carin", 3 0, L_0x55fb2d04fa20;  1 drivers
v0x55fb2ce95f70_0 .net "cin", 0 0, L_0x55fb2d04d870;  alias, 1 drivers
v0x55fb2ce96060_0 .net "cout", 0 0, L_0x55fb2d04fba0;  alias, 1 drivers
L_0x55fb2d04e090 .part RS_0x7fd0c51880d8, 1, 1;
L_0x55fb2d04e250 .part RS_0x7fd0c5188108, 1, 1;
L_0x55fb2d04e410 .part L_0x55fb2d04fa20, 0, 1;
L_0x55fb2d04e800 .part RS_0x7fd0c51880d8, 2, 1;
L_0x55fb2d04e930 .part RS_0x7fd0c5188108, 2, 1;
L_0x55fb2d04ea60 .part L_0x55fb2d04fa20, 1, 1;
L_0x55fb2d04ef40 .part RS_0x7fd0c51880d8, 3, 1;
L_0x55fb2d04f070 .part RS_0x7fd0c5188108, 3, 1;
L_0x55fb2d04f1f0 .part L_0x55fb2d04fa20, 2, 1;
L_0x55fb2d04f740 .part RS_0x7fd0c51880d8, 0, 1;
L_0x55fb2d04f7e0 .part RS_0x7fd0c5188108, 0, 1;
L_0x55fb2d04f910 .concat8 [ 1 1 1 1], L_0x55fb2d04f400, L_0x55fb2d04de10, L_0x55fb2d04e620, L_0x55fb2d04ecc0;
L_0x55fb2d04fa20 .concat8 [ 1 1 1 1], L_0x55fb2d04f6d0, L_0x55fb2d04e020, L_0x55fb2d04e790, L_0x55fb2d04eed0;
L_0x55fb2d04fba0 .part L_0x55fb2d04fa20, 3, 1;
S_0x55fb2ce8fcc0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce8f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04f6d0 .functor OR 1, L_0x55fb2d04f390, L_0x55fb2d04f550, C4<0>, C4<0>;
v0x55fb2ce90c10_0 .net "S", 0 0, L_0x55fb2d04f400;  1 drivers
v0x55fb2ce90cd0_0 .net "a", 0 0, L_0x55fb2d04f740;  1 drivers
v0x55fb2ce90da0_0 .net "b", 0 0, L_0x55fb2d04f7e0;  1 drivers
v0x55fb2ce90ea0_0 .net "c_1", 0 0, L_0x55fb2d04f390;  1 drivers
v0x55fb2ce90f70_0 .net "c_2", 0 0, L_0x55fb2d04f550;  1 drivers
v0x55fb2ce91060_0 .net "cin", 0 0, L_0x55fb2d04d870;  alias, 1 drivers
v0x55fb2ce91100_0 .net "cout", 0 0, L_0x55fb2d04f6d0;  1 drivers
v0x55fb2ce911a0_0 .net "h_1_out", 0 0, L_0x55fb2d04f320;  1 drivers
S_0x55fb2ce8ff70 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce8fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04f320 .functor XOR 1, L_0x55fb2d04f740, L_0x55fb2d04f7e0, C4<0>, C4<0>;
L_0x55fb2d04f390 .functor AND 1, L_0x55fb2d04f740, L_0x55fb2d04f7e0, C4<1>, C4<1>;
v0x55fb2ce90210_0 .net "S", 0 0, L_0x55fb2d04f320;  alias, 1 drivers
v0x55fb2ce902f0_0 .net "a", 0 0, L_0x55fb2d04f740;  alias, 1 drivers
v0x55fb2ce903b0_0 .net "b", 0 0, L_0x55fb2d04f7e0;  alias, 1 drivers
v0x55fb2ce90480_0 .net "cout", 0 0, L_0x55fb2d04f390;  alias, 1 drivers
S_0x55fb2ce905f0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce8fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04f400 .functor XOR 1, L_0x55fb2d04f320, L_0x55fb2d04d870, C4<0>, C4<0>;
L_0x55fb2d04f550 .functor AND 1, L_0x55fb2d04f320, L_0x55fb2d04d870, C4<1>, C4<1>;
v0x55fb2ce90860_0 .net "S", 0 0, L_0x55fb2d04f400;  alias, 1 drivers
v0x55fb2ce90920_0 .net "a", 0 0, L_0x55fb2d04f320;  alias, 1 drivers
v0x55fb2ce90a10_0 .net "b", 0 0, L_0x55fb2d04d870;  alias, 1 drivers
v0x55fb2ce90b30_0 .net "cout", 0 0, L_0x55fb2d04f550;  alias, 1 drivers
S_0x55fb2ce91290 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce8f930;
 .timescale 0 0;
P_0x55fb2ce914b0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce91570 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce91290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04e020 .functor OR 1, L_0x55fb2d04dd50, L_0x55fb2d04df60, C4<0>, C4<0>;
v0x55fb2ce92470_0 .net "S", 0 0, L_0x55fb2d04de10;  1 drivers
v0x55fb2ce92530_0 .net "a", 0 0, L_0x55fb2d04e090;  1 drivers
v0x55fb2ce92600_0 .net "b", 0 0, L_0x55fb2d04e250;  1 drivers
v0x55fb2ce92700_0 .net "c_1", 0 0, L_0x55fb2d04dd50;  1 drivers
v0x55fb2ce927d0_0 .net "c_2", 0 0, L_0x55fb2d04df60;  1 drivers
v0x55fb2ce928c0_0 .net "cin", 0 0, L_0x55fb2d04e410;  1 drivers
v0x55fb2ce92990_0 .net "cout", 0 0, L_0x55fb2d04e020;  1 drivers
v0x55fb2ce92a30_0 .net "h_1_out", 0 0, L_0x55fb2d04dce0;  1 drivers
S_0x55fb2ce917d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce91570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04dce0 .functor XOR 1, L_0x55fb2d04e090, L_0x55fb2d04e250, C4<0>, C4<0>;
L_0x55fb2d04dd50 .functor AND 1, L_0x55fb2d04e090, L_0x55fb2d04e250, C4<1>, C4<1>;
v0x55fb2ce91a70_0 .net "S", 0 0, L_0x55fb2d04dce0;  alias, 1 drivers
v0x55fb2ce91b50_0 .net "a", 0 0, L_0x55fb2d04e090;  alias, 1 drivers
v0x55fb2ce91c10_0 .net "b", 0 0, L_0x55fb2d04e250;  alias, 1 drivers
v0x55fb2ce91ce0_0 .net "cout", 0 0, L_0x55fb2d04dd50;  alias, 1 drivers
S_0x55fb2ce91e50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce91570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04de10 .functor XOR 1, L_0x55fb2d04dce0, L_0x55fb2d04e410, C4<0>, C4<0>;
L_0x55fb2d04df60 .functor AND 1, L_0x55fb2d04dce0, L_0x55fb2d04e410, C4<1>, C4<1>;
v0x55fb2ce920c0_0 .net "S", 0 0, L_0x55fb2d04de10;  alias, 1 drivers
v0x55fb2ce92180_0 .net "a", 0 0, L_0x55fb2d04dce0;  alias, 1 drivers
v0x55fb2ce92270_0 .net "b", 0 0, L_0x55fb2d04e410;  alias, 1 drivers
v0x55fb2ce92340_0 .net "cout", 0 0, L_0x55fb2d04df60;  alias, 1 drivers
S_0x55fb2ce92b20 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ce8f930;
 .timescale 0 0;
P_0x55fb2ce92d00 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ce92dc0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce92b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04e790 .functor OR 1, L_0x55fb2d04e5b0, L_0x55fb2d04e720, C4<0>, C4<0>;
v0x55fb2ce93cf0_0 .net "S", 0 0, L_0x55fb2d04e620;  1 drivers
v0x55fb2ce93db0_0 .net "a", 0 0, L_0x55fb2d04e800;  1 drivers
v0x55fb2ce93e80_0 .net "b", 0 0, L_0x55fb2d04e930;  1 drivers
v0x55fb2ce93f80_0 .net "c_1", 0 0, L_0x55fb2d04e5b0;  1 drivers
v0x55fb2ce94050_0 .net "c_2", 0 0, L_0x55fb2d04e720;  1 drivers
v0x55fb2ce94140_0 .net "cin", 0 0, L_0x55fb2d04ea60;  1 drivers
v0x55fb2ce94210_0 .net "cout", 0 0, L_0x55fb2d04e790;  1 drivers
v0x55fb2ce942b0_0 .net "h_1_out", 0 0, L_0x55fb2d04e540;  1 drivers
S_0x55fb2ce93050 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce92dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04e540 .functor XOR 1, L_0x55fb2d04e800, L_0x55fb2d04e930, C4<0>, C4<0>;
L_0x55fb2d04e5b0 .functor AND 1, L_0x55fb2d04e800, L_0x55fb2d04e930, C4<1>, C4<1>;
v0x55fb2ce932f0_0 .net "S", 0 0, L_0x55fb2d04e540;  alias, 1 drivers
v0x55fb2ce933d0_0 .net "a", 0 0, L_0x55fb2d04e800;  alias, 1 drivers
v0x55fb2ce93490_0 .net "b", 0 0, L_0x55fb2d04e930;  alias, 1 drivers
v0x55fb2ce93560_0 .net "cout", 0 0, L_0x55fb2d04e5b0;  alias, 1 drivers
S_0x55fb2ce936d0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce92dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04e620 .functor XOR 1, L_0x55fb2d04e540, L_0x55fb2d04ea60, C4<0>, C4<0>;
L_0x55fb2d04e720 .functor AND 1, L_0x55fb2d04e540, L_0x55fb2d04ea60, C4<1>, C4<1>;
v0x55fb2ce93940_0 .net "S", 0 0, L_0x55fb2d04e620;  alias, 1 drivers
v0x55fb2ce93a00_0 .net "a", 0 0, L_0x55fb2d04e540;  alias, 1 drivers
v0x55fb2ce93af0_0 .net "b", 0 0, L_0x55fb2d04ea60;  alias, 1 drivers
v0x55fb2ce93bc0_0 .net "cout", 0 0, L_0x55fb2d04e720;  alias, 1 drivers
S_0x55fb2ce943a0 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ce8f930;
 .timescale 0 0;
P_0x55fb2ce94580 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ce94660 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce943a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d04eed0 .functor OR 1, L_0x55fb2d04ec00, L_0x55fb2d04ee10, C4<0>, C4<0>;
v0x55fb2ce95560_0 .net "S", 0 0, L_0x55fb2d04ecc0;  1 drivers
v0x55fb2ce95620_0 .net "a", 0 0, L_0x55fb2d04ef40;  1 drivers
v0x55fb2ce956f0_0 .net "b", 0 0, L_0x55fb2d04f070;  1 drivers
v0x55fb2ce957f0_0 .net "c_1", 0 0, L_0x55fb2d04ec00;  1 drivers
v0x55fb2ce958c0_0 .net "c_2", 0 0, L_0x55fb2d04ee10;  1 drivers
v0x55fb2ce959b0_0 .net "cin", 0 0, L_0x55fb2d04f1f0;  1 drivers
v0x55fb2ce95a80_0 .net "cout", 0 0, L_0x55fb2d04eed0;  1 drivers
v0x55fb2ce95b20_0 .net "h_1_out", 0 0, L_0x55fb2d04eb90;  1 drivers
S_0x55fb2ce948c0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce94660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04eb90 .functor XOR 1, L_0x55fb2d04ef40, L_0x55fb2d04f070, C4<0>, C4<0>;
L_0x55fb2d04ec00 .functor AND 1, L_0x55fb2d04ef40, L_0x55fb2d04f070, C4<1>, C4<1>;
v0x55fb2ce94b60_0 .net "S", 0 0, L_0x55fb2d04eb90;  alias, 1 drivers
v0x55fb2ce94c40_0 .net "a", 0 0, L_0x55fb2d04ef40;  alias, 1 drivers
v0x55fb2ce94d00_0 .net "b", 0 0, L_0x55fb2d04f070;  alias, 1 drivers
v0x55fb2ce94dd0_0 .net "cout", 0 0, L_0x55fb2d04ec00;  alias, 1 drivers
S_0x55fb2ce94f40 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce94660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d04ecc0 .functor XOR 1, L_0x55fb2d04eb90, L_0x55fb2d04f1f0, C4<0>, C4<0>;
L_0x55fb2d04ee10 .functor AND 1, L_0x55fb2d04eb90, L_0x55fb2d04f1f0, C4<1>, C4<1>;
v0x55fb2ce951b0_0 .net "S", 0 0, L_0x55fb2d04ecc0;  alias, 1 drivers
v0x55fb2ce95270_0 .net "a", 0 0, L_0x55fb2d04eb90;  alias, 1 drivers
v0x55fb2ce95360_0 .net "b", 0 0, L_0x55fb2d04f1f0;  alias, 1 drivers
v0x55fb2ce95430_0 .net "cout", 0 0, L_0x55fb2d04ee10;  alias, 1 drivers
S_0x55fb2ce987d0 .scope module, "dut3" "karatsuba_2" 2 140, 2 63 0, S_0x55fb2ce13710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x55fb2d052460 .functor BUFZ 2, L_0x55fb2d050ce0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d0526f0 .functor BUFZ 2, L_0x55fb2d051ff0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d052760 .functor AND 1, L_0x55fb2d052370, L_0x55fb2d0525b0, C4<1>, C4<1>;
L_0x55fb2d052910 .functor AND 1, L_0x55fb2d0522d0, L_0x55fb2d052510, C4<1>, C4<1>;
L_0x55fb2d053850 .functor AND 1, L_0x55fb2d052ef0, L_0x55fb2d0535b0, C4<1>, C4<1>;
L_0x55fb2d054d60 .functor XOR 1, L_0x55fb2d0530e0, L_0x55fb2d0537a0, C4<0>, C4<0>;
L_0x55fb2d0564a0 .functor BUFZ 2, L_0x55fb2d0527d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d056600 .functor BUFZ 2, L_0x55fb2d0560d0, C4<00>, C4<00>, C4<00>;
L_0x55fb2d058390 .functor BUFZ 2, L_0x55fb2d052980, C4<00>, C4<00>, C4<00>;
L_0x55fb2d058530 .functor BUFZ 3, L_0x55fb2d058030, C4<000>, C4<000>, C4<000>;
v0x55fb2ceb1f20_0 .net "X", 1 0, L_0x55fb2d050ce0;  alias, 1 drivers
v0x55fb2ceb2000_0 .net "Xe", 0 0, L_0x55fb2d052370;  1 drivers
v0x55fb2ceb20c0_0 .net "Xn", 0 0, L_0x55fb2d0522d0;  1 drivers
v0x55fb2ceb21f0_0 .net "Y", 1 0, L_0x55fb2d051ff0;  alias, 1 drivers
v0x55fb2ceb2290_0 .net "Ye", 0 0, L_0x55fb2d0525b0;  1 drivers
v0x55fb2ceb2380_0 .net "Yn", 0 0, L_0x55fb2d052510;  1 drivers
v0x55fb2ceb24b0_0 .net "Z", 3 0, o0x7fd0c51db818;  alias, 0 drivers
v0x55fb2ceb2550_0 .net *"_ivl_12", 0 0, L_0x55fb2d052760;  1 drivers
L_0x7fd0c513be98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb25f0_0 .net/2s *"_ivl_17", 0 0, L_0x7fd0c513be98;  1 drivers
v0x55fb2ceb2740_0 .net *"_ivl_21", 0 0, L_0x55fb2d052910;  1 drivers
L_0x7fd0c513bee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb2820_0 .net/2s *"_ivl_26", 0 0, L_0x7fd0c513bee0;  1 drivers
v0x55fb2ceb2900_0 .net *"_ivl_34", 0 0, L_0x55fb2d053850;  1 drivers
L_0x7fd0c513bfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb29e0_0 .net/2s *"_ivl_39", 0 0, L_0x7fd0c513bfb8;  1 drivers
v0x55fb2ceb2ac0_0 .net *"_ivl_4", 1 0, L_0x55fb2d052460;  1 drivers
v0x55fb2ceb2ba0_0 .net *"_ivl_50", 1 0, L_0x55fb2d0564a0;  1 drivers
v0x55fb2ceb2c80_0 .net *"_ivl_54", 1 0, L_0x55fb2d056600;  1 drivers
v0x55fb2ceb2d60_0 .net *"_ivl_62", 1 0, L_0x55fb2d058390;  1 drivers
v0x55fb2ceb2f50_0 .net *"_ivl_66", 2 0, L_0x55fb2d058530;  1 drivers
v0x55fb2ceb3030_0 .net *"_ivl_9", 1 0, L_0x55fb2d0526f0;  1 drivers
L_0x7fd0c513bf70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb3110_0 .net "add", 0 0, L_0x7fd0c513bf70;  1 drivers
L_0x7fd0c513c048 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518a778 .resolv tri, L_0x7fd0c513c048, L_0x55fb2d0563b0;
v0x55fb2ceb32c0_0 .net8 "big_z0", 2 0, RS_0x7fd0c518a778;  2 drivers
v0x55fb2ceb3380_0 .net "big_z0_z1", 2 0, L_0x55fb2d058030;  1 drivers
L_0x7fd0c513c090 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518ca28 .resolv tri, L_0x7fd0c513c090, L_0x55fb2d056510;
v0x55fb2ceb3440_0 .net8 "big_z1", 2 0, RS_0x7fd0c518ca28;  2 drivers
L_0x7fd0c513c120 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518c668 .resolv tri, L_0x7fd0c513c120, L_0x55fb2d058490;
v0x55fb2ceb3520_0 .net8 "bigger_z0_z1", 3 0, RS_0x7fd0c518c668;  2 drivers
L_0x7fd0c513c0d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
RS_0x7fd0c518c638 .resolv tri, L_0x7fd0c513c0d8, L_0x55fb2d0582f0;
v0x55fb2ceb35e0_0 .net8 "bigger_z2", 3 0, RS_0x7fd0c518c638;  2 drivers
v0x55fb2ceb36b0_0 .net "cout_z0_z1", 0 0, L_0x55fb2d0581c0;  1 drivers
v0x55fb2ceb3750_0 .net "cout_z1", 0 0, L_0x55fb2d056230;  1 drivers
v0x55fb2ceb37f0_0 .net "cout_z1_1", 0 0, L_0x55fb2d054c70;  1 drivers
v0x55fb2ceb38e0_0 .net "dummy_cout", 0 0, L_0x55fb2d05a850;  1 drivers
v0x55fb2ceb3980_0 .net "signX", 0 0, L_0x55fb2d0530e0;  1 drivers
v0x55fb2ceb3a70_0 .net "signY", 0 0, L_0x55fb2d0537a0;  1 drivers
v0x55fb2ceb3b60_0 .net "sign_z3", 0 0, L_0x55fb2d054d60;  1 drivers
L_0x7fd0c513bf28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fb2ceb3c00_0 .net "sub", 0 0, L_0x7fd0c513bf28;  1 drivers
v0x55fb2ceb3eb0_0 .net "z", 3 0, L_0x55fb2d05a5c0;  1 drivers
v0x55fb2ceb3f50_0 .net "z0", 1 0, L_0x55fb2d0527d0;  1 drivers
v0x55fb2ceb3ff0_0 .net "z1", 1 0, L_0x55fb2d0560d0;  1 drivers
v0x55fb2ceb40e0_0 .net "z1_1", 1 0, L_0x55fb2d054b10;  1 drivers
v0x55fb2ceb41a0_0 .net "z2", 1 0, L_0x55fb2d052980;  1 drivers
v0x55fb2ceb4260_0 .net "z3", 1 0, L_0x55fb2d0538e0;  1 drivers
v0x55fb2ceb4300_0 .net "z3_1", 0 0, L_0x55fb2d052ef0;  1 drivers
v0x55fb2ceb43a0_0 .net "z3_2", 0 0, L_0x55fb2d0535b0;  1 drivers
L_0x55fb2d0522d0 .part L_0x55fb2d052460, 1, 1;
L_0x55fb2d052370 .part L_0x55fb2d052460, 0, 1;
L_0x55fb2d052510 .part L_0x55fb2d0526f0, 1, 1;
L_0x55fb2d0525b0 .part L_0x55fb2d0526f0, 0, 1;
L_0x55fb2d0527d0 .concat8 [ 1 1 0 0], L_0x55fb2d052760, L_0x7fd0c513be98;
L_0x55fb2d052980 .concat8 [ 1 1 0 0], L_0x55fb2d052910, L_0x7fd0c513bee0;
L_0x55fb2d0538e0 .concat8 [ 1 1 0 0], L_0x55fb2d053850, L_0x7fd0c513bfb8;
L_0x55fb2d0563b0 .part/pv L_0x55fb2d0564a0, 0, 2, 3;
L_0x55fb2d056510 .part/pv L_0x55fb2d056600, 1, 2, 3;
L_0x55fb2d0582f0 .part/pv L_0x55fb2d058390, 2, 2, 4;
L_0x55fb2d058490 .part/pv L_0x55fb2d058530, 0, 3, 4;
S_0x55fb2ce989f0 .scope module, "A_1" "adder_subtractor_Nbit" 2 89, 2 48 0, S_0x55fb2ce987d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce84490 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x7fd0c513e130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d053a70 .functor XOR 2, L_0x7fd0c513e130, L_0x55fb2d052980, C4<00>, C4<00>;
v0x55fb2ce9c4f0_0 .net *"_ivl_0", 1 0, L_0x7fd0c513e130;  1 drivers
v0x55fb2ce9c5f0_0 .net "a", 1 0, L_0x55fb2d0527d0;  alias, 1 drivers
v0x55fb2ce9c6b0_0 .net "a_or_s", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2ce9c750_0 .net "b", 1 0, L_0x55fb2d052980;  alias, 1 drivers
v0x55fb2ce9c7f0_0 .net "cout", 0 0, L_0x55fb2d054c70;  alias, 1 drivers
v0x55fb2ce9c8e0_0 .net "input_b", 1 0, L_0x55fb2d053a70;  1 drivers
v0x55fb2ce9c9b0_0 .net "out", 1 0, L_0x55fb2d054b10;  alias, 1 drivers
S_0x55fb2ce98d00 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce989f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce98f00 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2ce9bef0_0 .net "S", 1 0, L_0x55fb2d054b10;  alias, 1 drivers
v0x55fb2ce9bfd0_0 .net "a", 1 0, L_0x55fb2d0527d0;  alias, 1 drivers
v0x55fb2ce9c0b0_0 .net "b", 1 0, L_0x55fb2d053a70;  alias, 1 drivers
v0x55fb2ce9c170_0 .net "carin", 1 0, L_0x55fb2d054bb0;  1 drivers
v0x55fb2ce9c250_0 .net "cin", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2ce9c390_0 .net "cout", 0 0, L_0x55fb2d054c70;  alias, 1 drivers
L_0x55fb2d054060 .part L_0x55fb2d0527d0, 1, 1;
L_0x55fb2d054240 .part L_0x55fb2d053a70, 1, 1;
L_0x55fb2d054370 .part L_0x55fb2d054bb0, 0, 1;
L_0x55fb2d054820 .part L_0x55fb2d0527d0, 0, 1;
L_0x55fb2d054950 .part L_0x55fb2d053a70, 0, 1;
L_0x55fb2d054b10 .concat8 [ 1 1 0 0], L_0x55fb2d0545c0, L_0x55fb2d053d60;
L_0x55fb2d054bb0 .concat8 [ 1 1 0 0], L_0x55fb2d054790, L_0x55fb2d053fd0;
L_0x55fb2d054c70 .part L_0x55fb2d054bb0, 1, 1;
S_0x55fb2ce99080 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce98d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d054790 .functor OR 1, L_0x55fb2d054530, L_0x55fb2d054700, C4<0>, C4<0>;
v0x55fb2ce99fd0_0 .net "S", 0 0, L_0x55fb2d0545c0;  1 drivers
v0x55fb2ce9a090_0 .net "a", 0 0, L_0x55fb2d054820;  1 drivers
v0x55fb2ce9a160_0 .net "b", 0 0, L_0x55fb2d054950;  1 drivers
v0x55fb2ce9a260_0 .net "c_1", 0 0, L_0x55fb2d054530;  1 drivers
v0x55fb2ce9a330_0 .net "c_2", 0 0, L_0x55fb2d054700;  1 drivers
v0x55fb2ce9a420_0 .net "cin", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2ce9a4f0_0 .net "cout", 0 0, L_0x55fb2d054790;  1 drivers
v0x55fb2ce9a590_0 .net "h_1_out", 0 0, L_0x55fb2d0544a0;  1 drivers
S_0x55fb2ce99330 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce99080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0544a0 .functor XOR 1, L_0x55fb2d054820, L_0x55fb2d054950, C4<0>, C4<0>;
L_0x55fb2d054530 .functor AND 1, L_0x55fb2d054820, L_0x55fb2d054950, C4<1>, C4<1>;
v0x55fb2ce995d0_0 .net "S", 0 0, L_0x55fb2d0544a0;  alias, 1 drivers
v0x55fb2ce996b0_0 .net "a", 0 0, L_0x55fb2d054820;  alias, 1 drivers
v0x55fb2ce99770_0 .net "b", 0 0, L_0x55fb2d054950;  alias, 1 drivers
v0x55fb2ce99840_0 .net "cout", 0 0, L_0x55fb2d054530;  alias, 1 drivers
S_0x55fb2ce999b0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce99080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0545c0 .functor XOR 1, L_0x55fb2d0544a0, L_0x7fd0c513bf70, C4<0>, C4<0>;
L_0x55fb2d054700 .functor AND 1, L_0x55fb2d0544a0, L_0x7fd0c513bf70, C4<1>, C4<1>;
v0x55fb2ce99c20_0 .net "S", 0 0, L_0x55fb2d0545c0;  alias, 1 drivers
v0x55fb2ce99ce0_0 .net "a", 0 0, L_0x55fb2d0544a0;  alias, 1 drivers
v0x55fb2ce99dd0_0 .net "b", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2ce99ea0_0 .net "cout", 0 0, L_0x55fb2d054700;  alias, 1 drivers
S_0x55fb2ce9a680 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce98d00;
 .timescale 0 0;
P_0x55fb2ce9a880 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce9a940 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce9a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d053fd0 .functor OR 1, L_0x55fb2d053c80, L_0x55fb2d053ef0, C4<0>, C4<0>;
v0x55fb2ce9b840_0 .net "S", 0 0, L_0x55fb2d053d60;  1 drivers
v0x55fb2ce9b900_0 .net "a", 0 0, L_0x55fb2d054060;  1 drivers
v0x55fb2ce9b9d0_0 .net "b", 0 0, L_0x55fb2d054240;  1 drivers
v0x55fb2ce9bad0_0 .net "c_1", 0 0, L_0x55fb2d053c80;  1 drivers
v0x55fb2ce9bba0_0 .net "c_2", 0 0, L_0x55fb2d053ef0;  1 drivers
v0x55fb2ce9bc90_0 .net "cin", 0 0, L_0x55fb2d054370;  1 drivers
v0x55fb2ce9bd60_0 .net "cout", 0 0, L_0x55fb2d053fd0;  1 drivers
v0x55fb2ce9be00_0 .net "h_1_out", 0 0, L_0x55fb2d053b30;  1 drivers
S_0x55fb2ce9aba0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce9a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d053b30 .functor XOR 1, L_0x55fb2d054060, L_0x55fb2d054240, C4<0>, C4<0>;
L_0x55fb2d053c80 .functor AND 1, L_0x55fb2d054060, L_0x55fb2d054240, C4<1>, C4<1>;
v0x55fb2ce9ae40_0 .net "S", 0 0, L_0x55fb2d053b30;  alias, 1 drivers
v0x55fb2ce9af20_0 .net "a", 0 0, L_0x55fb2d054060;  alias, 1 drivers
v0x55fb2ce9afe0_0 .net "b", 0 0, L_0x55fb2d054240;  alias, 1 drivers
v0x55fb2ce9b0b0_0 .net "cout", 0 0, L_0x55fb2d053c80;  alias, 1 drivers
S_0x55fb2ce9b220 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce9a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d053d60 .functor XOR 1, L_0x55fb2d053b30, L_0x55fb2d054370, C4<0>, C4<0>;
L_0x55fb2d053ef0 .functor AND 1, L_0x55fb2d053b30, L_0x55fb2d054370, C4<1>, C4<1>;
v0x55fb2ce9b490_0 .net "S", 0 0, L_0x55fb2d053d60;  alias, 1 drivers
v0x55fb2ce9b550_0 .net "a", 0 0, L_0x55fb2d053b30;  alias, 1 drivers
v0x55fb2ce9b640_0 .net "b", 0 0, L_0x55fb2d054370;  alias, 1 drivers
v0x55fb2ce9b710_0 .net "cout", 0 0, L_0x55fb2d053ef0;  alias, 1 drivers
S_0x55fb2ce9cb30 .scope module, "A_2" "adder_subtractor_Nbit" 2 94, 2 48 0, S_0x55fb2ce987d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 2 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce9cd30 .param/l "N" 0 2 48, +C4<00000000000000000000000000000010>;
L_0x55fb2d054fd0 .functor XOR 2, L_0x55fb2d054f10, L_0x55fb2d0538e0, C4<00>, C4<00>;
v0x55fb2cea0680_0 .net *"_ivl_0", 1 0, L_0x55fb2d054f10;  1 drivers
L_0x7fd0c513c000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fb2cea0780_0 .net *"_ivl_3", 0 0, L_0x7fd0c513c000;  1 drivers
v0x55fb2cea0860_0 .net "a", 1 0, L_0x55fb2d054b10;  alias, 1 drivers
v0x55fb2cea0900_0 .net "a_or_s", 0 0, L_0x55fb2d054d60;  alias, 1 drivers
v0x55fb2cea09a0_0 .net "b", 1 0, L_0x55fb2d0538e0;  alias, 1 drivers
v0x55fb2cea0ad0_0 .net "cout", 0 0, L_0x55fb2d056230;  alias, 1 drivers
v0x55fb2cea0b70_0 .net "input_b", 1 0, L_0x55fb2d054fd0;  1 drivers
v0x55fb2cea0c10_0 .net "out", 1 0, L_0x55fb2d0560d0;  alias, 1 drivers
L_0x55fb2d054f10 .concat [ 1 1 0 0], L_0x55fb2d054d60, L_0x7fd0c513c000;
S_0x55fb2ce9ce80 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2ce9cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ce9d060 .param/l "N" 0 2 26, +C4<00000000000000000000000000000010>;
v0x55fb2cea0050_0 .net "S", 1 0, L_0x55fb2d0560d0;  alias, 1 drivers
v0x55fb2cea0130_0 .net "a", 1 0, L_0x55fb2d054b10;  alias, 1 drivers
v0x55fb2cea0240_0 .net "b", 1 0, L_0x55fb2d054fd0;  alias, 1 drivers
v0x55fb2cea0300_0 .net "carin", 1 0, L_0x55fb2d056170;  1 drivers
v0x55fb2cea03e0_0 .net "cin", 0 0, L_0x55fb2d054d60;  alias, 1 drivers
v0x55fb2cea0520_0 .net "cout", 0 0, L_0x55fb2d056230;  alias, 1 drivers
L_0x55fb2d0555e0 .part L_0x55fb2d054b10, 1, 1;
L_0x55fb2d055730 .part L_0x55fb2d054fd0, 1, 1;
L_0x55fb2d055860 .part L_0x55fb2d056170, 0, 1;
L_0x55fb2d055e70 .part L_0x55fb2d054b10, 0, 1;
L_0x55fb2d055f10 .part L_0x55fb2d054fd0, 0, 1;
L_0x55fb2d0560d0 .concat8 [ 1 1 0 0], L_0x55fb2d055ab0, L_0x55fb2d0552e0;
L_0x55fb2d056170 .concat8 [ 1 1 0 0], L_0x55fb2d055de0, L_0x55fb2d055550;
L_0x55fb2d056230 .part L_0x55fb2d056170, 1, 1;
S_0x55fb2ce9d1e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ce9ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d055de0 .functor OR 1, L_0x55fb2d055a20, L_0x55fb2d055c40, C4<0>, C4<0>;
v0x55fb2ce9e130_0 .net "S", 0 0, L_0x55fb2d055ab0;  1 drivers
v0x55fb2ce9e1f0_0 .net "a", 0 0, L_0x55fb2d055e70;  1 drivers
v0x55fb2ce9e2c0_0 .net "b", 0 0, L_0x55fb2d055f10;  1 drivers
v0x55fb2ce9e3c0_0 .net "c_1", 0 0, L_0x55fb2d055a20;  1 drivers
v0x55fb2ce9e490_0 .net "c_2", 0 0, L_0x55fb2d055c40;  1 drivers
v0x55fb2ce9e580_0 .net "cin", 0 0, L_0x55fb2d054d60;  alias, 1 drivers
v0x55fb2ce9e650_0 .net "cout", 0 0, L_0x55fb2d055de0;  1 drivers
v0x55fb2ce9e6f0_0 .net "h_1_out", 0 0, L_0x55fb2d055990;  1 drivers
S_0x55fb2ce9d490 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce9d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d055990 .functor XOR 1, L_0x55fb2d055e70, L_0x55fb2d055f10, C4<0>, C4<0>;
L_0x55fb2d055a20 .functor AND 1, L_0x55fb2d055e70, L_0x55fb2d055f10, C4<1>, C4<1>;
v0x55fb2ce9d730_0 .net "S", 0 0, L_0x55fb2d055990;  alias, 1 drivers
v0x55fb2ce9d810_0 .net "a", 0 0, L_0x55fb2d055e70;  alias, 1 drivers
v0x55fb2ce9d8d0_0 .net "b", 0 0, L_0x55fb2d055f10;  alias, 1 drivers
v0x55fb2ce9d9a0_0 .net "cout", 0 0, L_0x55fb2d055a20;  alias, 1 drivers
S_0x55fb2ce9db10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce9d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d055ab0 .functor XOR 1, L_0x55fb2d055990, L_0x55fb2d054d60, C4<0>, C4<0>;
L_0x55fb2d055c40 .functor AND 1, L_0x55fb2d055990, L_0x55fb2d054d60, C4<1>, C4<1>;
v0x55fb2ce9dd80_0 .net "S", 0 0, L_0x55fb2d055ab0;  alias, 1 drivers
v0x55fb2ce9de40_0 .net "a", 0 0, L_0x55fb2d055990;  alias, 1 drivers
v0x55fb2ce9df30_0 .net "b", 0 0, L_0x55fb2d054d60;  alias, 1 drivers
v0x55fb2ce9e000_0 .net "cout", 0 0, L_0x55fb2d055c40;  alias, 1 drivers
S_0x55fb2ce9e7e0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ce9ce80;
 .timescale 0 0;
P_0x55fb2ce9e9e0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2ce9eaa0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ce9e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d055550 .functor OR 1, L_0x55fb2d055200, L_0x55fb2d055470, C4<0>, C4<0>;
v0x55fb2ce9f9a0_0 .net "S", 0 0, L_0x55fb2d0552e0;  1 drivers
v0x55fb2ce9fa60_0 .net "a", 0 0, L_0x55fb2d0555e0;  1 drivers
v0x55fb2ce9fb30_0 .net "b", 0 0, L_0x55fb2d055730;  1 drivers
v0x55fb2ce9fc30_0 .net "c_1", 0 0, L_0x55fb2d055200;  1 drivers
v0x55fb2ce9fd00_0 .net "c_2", 0 0, L_0x55fb2d055470;  1 drivers
v0x55fb2ce9fdf0_0 .net "cin", 0 0, L_0x55fb2d055860;  1 drivers
v0x55fb2ce9fec0_0 .net "cout", 0 0, L_0x55fb2d055550;  1 drivers
v0x55fb2ce9ff60_0 .net "h_1_out", 0 0, L_0x55fb2d0550b0;  1 drivers
S_0x55fb2ce9ed00 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ce9eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0550b0 .functor XOR 1, L_0x55fb2d0555e0, L_0x55fb2d055730, C4<0>, C4<0>;
L_0x55fb2d055200 .functor AND 1, L_0x55fb2d0555e0, L_0x55fb2d055730, C4<1>, C4<1>;
v0x55fb2ce9efa0_0 .net "S", 0 0, L_0x55fb2d0550b0;  alias, 1 drivers
v0x55fb2ce9f080_0 .net "a", 0 0, L_0x55fb2d0555e0;  alias, 1 drivers
v0x55fb2ce9f140_0 .net "b", 0 0, L_0x55fb2d055730;  alias, 1 drivers
v0x55fb2ce9f210_0 .net "cout", 0 0, L_0x55fb2d055200;  alias, 1 drivers
S_0x55fb2ce9f380 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ce9eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0552e0 .functor XOR 1, L_0x55fb2d0550b0, L_0x55fb2d055860, C4<0>, C4<0>;
L_0x55fb2d055470 .functor AND 1, L_0x55fb2d0550b0, L_0x55fb2d055860, C4<1>, C4<1>;
v0x55fb2ce9f5f0_0 .net "S", 0 0, L_0x55fb2d0552e0;  alias, 1 drivers
v0x55fb2ce9f6b0_0 .net "a", 0 0, L_0x55fb2d0550b0;  alias, 1 drivers
v0x55fb2ce9f7a0_0 .net "b", 0 0, L_0x55fb2d055860;  alias, 1 drivers
v0x55fb2ce9f870_0 .net "cout", 0 0, L_0x55fb2d055470;  alias, 1 drivers
S_0x55fb2cea0d60 .scope module, "A_3" "adder_subtractor_Nbit" 2 105, 2 48 0, S_0x55fb2ce987d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 3 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cea0f40 .param/l "N" 0 2 48, +C4<00000000000000000000000000000011>;
L_0x7fd0c513e178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
L_0x55fb2d0567a0 .functor XOR 3, L_0x7fd0c513e178, RS_0x7fd0c518a778, C4<000>, C4<000>;
v0x55fb2cea6040_0 .net *"_ivl_0", 2 0, L_0x7fd0c513e178;  1 drivers
v0x55fb2cea6140_0 .net8 "a", 2 0, RS_0x7fd0c518a778;  alias, 2 drivers
v0x55fb2cea6200_0 .net "a_or_s", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2cea62d0_0 .net8 "b", 2 0, RS_0x7fd0c518a778;  alias, 2 drivers
v0x55fb2cea63c0_0 .net "cout", 0 0, L_0x55fb2d0581c0;  alias, 1 drivers
v0x55fb2cea64b0_0 .net "input_b", 2 0, L_0x55fb2d0567a0;  1 drivers
v0x55fb2cea6550_0 .net "out", 2 0, L_0x55fb2d058030;  alias, 1 drivers
S_0x55fb2cea10c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cea0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cea12a0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000011>;
v0x55fb2cea5a90_0 .net "S", 2 0, L_0x55fb2d058030;  alias, 1 drivers
v0x55fb2cea5b70_0 .net8 "a", 2 0, RS_0x7fd0c518a778;  alias, 2 drivers
v0x55fb2cea5c50_0 .net "b", 2 0, L_0x55fb2d0567a0;  alias, 1 drivers
v0x55fb2cea5d10_0 .net "carin", 2 0, L_0x55fb2d0580d0;  1 drivers
v0x55fb2cea5df0_0 .net "cin", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2cea5ee0_0 .net "cout", 0 0, L_0x55fb2d0581c0;  alias, 1 drivers
L_0x55fb2d056d40 .part RS_0x7fd0c518a778, 1, 1;
L_0x55fb2d056e90 .part L_0x55fb2d0567a0, 1, 1;
L_0x55fb2d056fc0 .part L_0x55fb2d0580d0, 0, 1;
L_0x55fb2d057510 .part RS_0x7fd0c518a778, 2, 1;
L_0x55fb2d057750 .part L_0x55fb2d0567a0, 2, 1;
L_0x55fb2d057880 .part L_0x55fb2d0580d0, 1, 1;
L_0x55fb2d057d80 .part RS_0x7fd0c518a778, 0, 1;
L_0x55fb2d057eb0 .part L_0x55fb2d0567a0, 0, 1;
L_0x55fb2d058030 .concat8 [ 1 1 1 0], L_0x55fb2d057ad0, L_0x55fb2d056a40, L_0x55fb2d057210;
L_0x55fb2d0580d0 .concat8 [ 1 1 1 0], L_0x55fb2d057cf0, L_0x55fb2d056cb0, L_0x55fb2d057480;
L_0x55fb2d0581c0 .part L_0x55fb2d0580d0, 2, 1;
S_0x55fb2cea1420 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cea10c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d057cf0 .functor OR 1, L_0x55fb2d057a40, L_0x55fb2d057c60, C4<0>, C4<0>;
v0x55fb2cea2350_0 .net "S", 0 0, L_0x55fb2d057ad0;  1 drivers
v0x55fb2cea2410_0 .net "a", 0 0, L_0x55fb2d057d80;  1 drivers
v0x55fb2cea24e0_0 .net "b", 0 0, L_0x55fb2d057eb0;  1 drivers
v0x55fb2cea25e0_0 .net "c_1", 0 0, L_0x55fb2d057a40;  1 drivers
v0x55fb2cea26b0_0 .net "c_2", 0 0, L_0x55fb2d057c60;  1 drivers
v0x55fb2cea2750_0 .net "cin", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2cea27f0_0 .net "cout", 0 0, L_0x55fb2d057cf0;  1 drivers
v0x55fb2cea2890_0 .net "h_1_out", 0 0, L_0x55fb2d0579b0;  1 drivers
S_0x55fb2cea16d0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cea1420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0579b0 .functor XOR 1, L_0x55fb2d057d80, L_0x55fb2d057eb0, C4<0>, C4<0>;
L_0x55fb2d057a40 .functor AND 1, L_0x55fb2d057d80, L_0x55fb2d057eb0, C4<1>, C4<1>;
v0x55fb2cea1970_0 .net "S", 0 0, L_0x55fb2d0579b0;  alias, 1 drivers
v0x55fb2cea1a50_0 .net "a", 0 0, L_0x55fb2d057d80;  alias, 1 drivers
v0x55fb2cea1b10_0 .net "b", 0 0, L_0x55fb2d057eb0;  alias, 1 drivers
v0x55fb2cea1be0_0 .net "cout", 0 0, L_0x55fb2d057a40;  alias, 1 drivers
S_0x55fb2cea1d50 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cea1420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d057ad0 .functor XOR 1, L_0x55fb2d0579b0, L_0x7fd0c513bf70, C4<0>, C4<0>;
L_0x55fb2d057c60 .functor AND 1, L_0x55fb2d0579b0, L_0x7fd0c513bf70, C4<1>, C4<1>;
v0x55fb2cea1fc0_0 .net "S", 0 0, L_0x55fb2d057ad0;  alias, 1 drivers
v0x55fb2cea2080_0 .net "a", 0 0, L_0x55fb2d0579b0;  alias, 1 drivers
v0x55fb2cea2170_0 .net "b", 0 0, L_0x7fd0c513bf70;  alias, 1 drivers
v0x55fb2cea2240_0 .net "cout", 0 0, L_0x55fb2d057c60;  alias, 1 drivers
S_0x55fb2cea2980 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2cea10c0;
 .timescale 0 0;
P_0x55fb2cea2ba0 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cea2c60 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cea2980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d056cb0 .functor OR 1, L_0x55fb2d056960, L_0x55fb2d056bd0, C4<0>, C4<0>;
v0x55fb2cea3b60_0 .net "S", 0 0, L_0x55fb2d056a40;  1 drivers
v0x55fb2cea3c20_0 .net "a", 0 0, L_0x55fb2d056d40;  1 drivers
v0x55fb2cea3cf0_0 .net "b", 0 0, L_0x55fb2d056e90;  1 drivers
v0x55fb2cea3df0_0 .net "c_1", 0 0, L_0x55fb2d056960;  1 drivers
v0x55fb2cea3ec0_0 .net "c_2", 0 0, L_0x55fb2d056bd0;  1 drivers
v0x55fb2cea3fb0_0 .net "cin", 0 0, L_0x55fb2d056fc0;  1 drivers
v0x55fb2cea4080_0 .net "cout", 0 0, L_0x55fb2d056cb0;  1 drivers
v0x55fb2cea4120_0 .net "h_1_out", 0 0, L_0x55fb2d056810;  1 drivers
S_0x55fb2cea2ec0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cea2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d056810 .functor XOR 1, L_0x55fb2d056d40, L_0x55fb2d056e90, C4<0>, C4<0>;
L_0x55fb2d056960 .functor AND 1, L_0x55fb2d056d40, L_0x55fb2d056e90, C4<1>, C4<1>;
v0x55fb2cea3160_0 .net "S", 0 0, L_0x55fb2d056810;  alias, 1 drivers
v0x55fb2cea3240_0 .net "a", 0 0, L_0x55fb2d056d40;  alias, 1 drivers
v0x55fb2cea3300_0 .net "b", 0 0, L_0x55fb2d056e90;  alias, 1 drivers
v0x55fb2cea33d0_0 .net "cout", 0 0, L_0x55fb2d056960;  alias, 1 drivers
S_0x55fb2cea3540 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cea2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d056a40 .functor XOR 1, L_0x55fb2d056810, L_0x55fb2d056fc0, C4<0>, C4<0>;
L_0x55fb2d056bd0 .functor AND 1, L_0x55fb2d056810, L_0x55fb2d056fc0, C4<1>, C4<1>;
v0x55fb2cea37b0_0 .net "S", 0 0, L_0x55fb2d056a40;  alias, 1 drivers
v0x55fb2cea3870_0 .net "a", 0 0, L_0x55fb2d056810;  alias, 1 drivers
v0x55fb2cea3960_0 .net "b", 0 0, L_0x55fb2d056fc0;  alias, 1 drivers
v0x55fb2cea3a30_0 .net "cout", 0 0, L_0x55fb2d056bd0;  alias, 1 drivers
S_0x55fb2cea4210 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2cea10c0;
 .timescale 0 0;
P_0x55fb2cea43f0 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2cea44b0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2cea4210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d057480 .functor OR 1, L_0x55fb2d057180, L_0x55fb2d0573a0, C4<0>, C4<0>;
v0x55fb2cea53e0_0 .net "S", 0 0, L_0x55fb2d057210;  1 drivers
v0x55fb2cea54a0_0 .net "a", 0 0, L_0x55fb2d057510;  1 drivers
v0x55fb2cea5570_0 .net "b", 0 0, L_0x55fb2d057750;  1 drivers
v0x55fb2cea5670_0 .net "c_1", 0 0, L_0x55fb2d057180;  1 drivers
v0x55fb2cea5740_0 .net "c_2", 0 0, L_0x55fb2d0573a0;  1 drivers
v0x55fb2cea5830_0 .net "cin", 0 0, L_0x55fb2d057880;  1 drivers
v0x55fb2cea5900_0 .net "cout", 0 0, L_0x55fb2d057480;  1 drivers
v0x55fb2cea59a0_0 .net "h_1_out", 0 0, L_0x55fb2d0570f0;  1 drivers
S_0x55fb2cea4740 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cea44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0570f0 .functor XOR 1, L_0x55fb2d057510, L_0x55fb2d057750, C4<0>, C4<0>;
L_0x55fb2d057180 .functor AND 1, L_0x55fb2d057510, L_0x55fb2d057750, C4<1>, C4<1>;
v0x55fb2cea49e0_0 .net "S", 0 0, L_0x55fb2d0570f0;  alias, 1 drivers
v0x55fb2cea4ac0_0 .net "a", 0 0, L_0x55fb2d057510;  alias, 1 drivers
v0x55fb2cea4b80_0 .net "b", 0 0, L_0x55fb2d057750;  alias, 1 drivers
v0x55fb2cea4c50_0 .net "cout", 0 0, L_0x55fb2d057180;  alias, 1 drivers
S_0x55fb2cea4dc0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cea44b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d057210 .functor XOR 1, L_0x55fb2d0570f0, L_0x55fb2d057880, C4<0>, C4<0>;
L_0x55fb2d0573a0 .functor AND 1, L_0x55fb2d0570f0, L_0x55fb2d057880, C4<1>, C4<1>;
v0x55fb2cea5030_0 .net "S", 0 0, L_0x55fb2d057210;  alias, 1 drivers
v0x55fb2cea50f0_0 .net "a", 0 0, L_0x55fb2d0570f0;  alias, 1 drivers
v0x55fb2cea51e0_0 .net "b", 0 0, L_0x55fb2d057880;  alias, 1 drivers
v0x55fb2cea52b0_0 .net "cout", 0 0, L_0x55fb2d0573a0;  alias, 1 drivers
S_0x55fb2cea66b0 .scope module, "S_1" "adder_subtractor_Nbit" 2 81, 2 48 0, S_0x55fb2ce987d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cea6890 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d052b10 .functor XOR 1, L_0x7fd0c513bf28, L_0x55fb2d052370, C4<0>, C4<0>;
v0x55fb2cea8a40_0 .net "a", 0 0, L_0x55fb2d0522d0;  alias, 1 drivers
v0x55fb2cea8b20_0 .net "a_or_s", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2cea8be0_0 .net "b", 0 0, L_0x55fb2d052370;  alias, 1 drivers
v0x55fb2cea8c80_0 .net "cout", 0 0, L_0x55fb2d0530e0;  alias, 1 drivers
v0x55fb2cea8d20_0 .net "input_b", 0 0, L_0x55fb2d052b10;  1 drivers
v0x55fb2cea8e10_0 .net "out", 0 0, L_0x55fb2d052ef0;  alias, 1 drivers
S_0x55fb2cea6a70 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cea66b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cea6c70 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d0530e0 .functor BUFZ 1, L_0x55fb2d053030, C4<0>, C4<0>, C4<0>;
v0x55fb2cea83f0_0 .net "S", 0 0, L_0x55fb2d052ef0;  alias, 1 drivers
v0x55fb2cea8500_0 .net "a", 0 0, L_0x55fb2d0522d0;  alias, 1 drivers
v0x55fb2cea8610_0 .net "b", 0 0, L_0x55fb2d052b10;  alias, 1 drivers
v0x55fb2cea8700_0 .net "carin", 0 0, L_0x55fb2d053030;  1 drivers
v0x55fb2cea87c0_0 .net "cin", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2cea8900_0 .net "cout", 0 0, L_0x55fb2d0530e0;  alias, 1 drivers
S_0x55fb2cea6df0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cea6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d053030 .functor OR 1, L_0x55fb2d052d50, L_0x55fb2d052fa0, C4<0>, C4<0>;
v0x55fb2cea7d40_0 .net "S", 0 0, L_0x55fb2d052ef0;  alias, 1 drivers
v0x55fb2cea7e00_0 .net "a", 0 0, L_0x55fb2d0522d0;  alias, 1 drivers
v0x55fb2cea7ed0_0 .net "b", 0 0, L_0x55fb2d052b10;  alias, 1 drivers
v0x55fb2cea7fd0_0 .net "c_1", 0 0, L_0x55fb2d052d50;  1 drivers
v0x55fb2cea80a0_0 .net "c_2", 0 0, L_0x55fb2d052fa0;  1 drivers
v0x55fb2cea8190_0 .net "cin", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2cea8260_0 .net "cout", 0 0, L_0x55fb2d053030;  alias, 1 drivers
v0x55fb2cea8300_0 .net "h_1_out", 0 0, L_0x55fb2d052ca0;  1 drivers
S_0x55fb2cea70a0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cea6df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d052ca0 .functor XOR 1, L_0x55fb2d0522d0, L_0x55fb2d052b10, C4<0>, C4<0>;
L_0x55fb2d052d50 .functor AND 1, L_0x55fb2d0522d0, L_0x55fb2d052b10, C4<1>, C4<1>;
v0x55fb2cea7340_0 .net "S", 0 0, L_0x55fb2d052ca0;  alias, 1 drivers
v0x55fb2cea7420_0 .net "a", 0 0, L_0x55fb2d0522d0;  alias, 1 drivers
v0x55fb2cea74e0_0 .net "b", 0 0, L_0x55fb2d052b10;  alias, 1 drivers
v0x55fb2cea75b0_0 .net "cout", 0 0, L_0x55fb2d052d50;  alias, 1 drivers
S_0x55fb2cea7720 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cea6df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d052ef0 .functor XOR 1, L_0x55fb2d052ca0, L_0x7fd0c513bf28, C4<0>, C4<0>;
L_0x55fb2d052fa0 .functor AND 1, L_0x55fb2d052ca0, L_0x7fd0c513bf28, C4<1>, C4<1>;
v0x55fb2cea7990_0 .net "S", 0 0, L_0x55fb2d052ef0;  alias, 1 drivers
v0x55fb2cea7a50_0 .net "a", 0 0, L_0x55fb2d052ca0;  alias, 1 drivers
v0x55fb2cea7b40_0 .net "b", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2cea7c10_0 .net "cout", 0 0, L_0x55fb2d052fa0;  alias, 1 drivers
S_0x55fb2cea8f70 .scope module, "S_2" "adder_subtractor_Nbit" 2 82, 2 48 0, S_0x55fb2ce987d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "a_or_s";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cea91a0 .param/l "N" 0 2 48, +C4<00000000000000000000000000000001>;
L_0x55fb2d053190 .functor XOR 1, L_0x7fd0c513bf28, L_0x55fb2d0525b0, C4<0>, C4<0>;
v0x55fb2ceab160_0 .net "a", 0 0, L_0x55fb2d052510;  alias, 1 drivers
v0x55fb2ceab240_0 .net "a_or_s", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2ceab300_0 .net "b", 0 0, L_0x55fb2d0525b0;  alias, 1 drivers
v0x55fb2ceab3a0_0 .net "cout", 0 0, L_0x55fb2d0537a0;  alias, 1 drivers
v0x55fb2ceab440_0 .net "input_b", 0 0, L_0x55fb2d053190;  1 drivers
v0x55fb2ceab530_0 .net "out", 0 0, L_0x55fb2d0535b0;  alias, 1 drivers
S_0x55fb2cea92c0 .scope module, "dut" "rca_Nbit" 2 59, 2 26 0, S_0x55fb2cea8f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2cea94c0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000001>;
L_0x55fb2d0537a0 .functor BUFZ 1, L_0x55fb2d0536f0, C4<0>, C4<0>, C4<0>;
v0x55fb2ceaab40_0 .net "S", 0 0, L_0x55fb2d0535b0;  alias, 1 drivers
v0x55fb2ceaac70_0 .net "a", 0 0, L_0x55fb2d052510;  alias, 1 drivers
v0x55fb2ceaad80_0 .net "b", 0 0, L_0x55fb2d053190;  alias, 1 drivers
v0x55fb2ceaae70_0 .net "carin", 0 0, L_0x55fb2d0536f0;  1 drivers
v0x55fb2ceaaf30_0 .net "cin", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2ceab020_0 .net "cout", 0 0, L_0x55fb2d0537a0;  alias, 1 drivers
S_0x55fb2cea95e0 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2cea92c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d0536f0 .functor OR 1, L_0x55fb2d053410, L_0x55fb2d053660, C4<0>, C4<0>;
v0x55fb2ceaa510_0 .net "S", 0 0, L_0x55fb2d0535b0;  alias, 1 drivers
v0x55fb2ceaa5d0_0 .net "a", 0 0, L_0x55fb2d052510;  alias, 1 drivers
v0x55fb2ceaa6a0_0 .net "b", 0 0, L_0x55fb2d053190;  alias, 1 drivers
v0x55fb2ceaa7a0_0 .net "c_1", 0 0, L_0x55fb2d053410;  1 drivers
v0x55fb2ceaa870_0 .net "c_2", 0 0, L_0x55fb2d053660;  1 drivers
v0x55fb2ceaa910_0 .net "cin", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2ceaa9b0_0 .net "cout", 0 0, L_0x55fb2d0536f0;  alias, 1 drivers
v0x55fb2ceaaa50_0 .net "h_1_out", 0 0, L_0x55fb2d053360;  1 drivers
S_0x55fb2cea9890 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cea95e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d053360 .functor XOR 1, L_0x55fb2d052510, L_0x55fb2d053190, C4<0>, C4<0>;
L_0x55fb2d053410 .functor AND 1, L_0x55fb2d052510, L_0x55fb2d053190, C4<1>, C4<1>;
v0x55fb2cea9b30_0 .net "S", 0 0, L_0x55fb2d053360;  alias, 1 drivers
v0x55fb2cea9c10_0 .net "a", 0 0, L_0x55fb2d052510;  alias, 1 drivers
v0x55fb2cea9cd0_0 .net "b", 0 0, L_0x55fb2d053190;  alias, 1 drivers
v0x55fb2cea9da0_0 .net "cout", 0 0, L_0x55fb2d053410;  alias, 1 drivers
S_0x55fb2cea9f10 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cea95e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0535b0 .functor XOR 1, L_0x55fb2d053360, L_0x7fd0c513bf28, C4<0>, C4<0>;
L_0x55fb2d053660 .functor AND 1, L_0x55fb2d053360, L_0x7fd0c513bf28, C4<1>, C4<1>;
v0x55fb2ceaa180_0 .net "S", 0 0, L_0x55fb2d0535b0;  alias, 1 drivers
v0x55fb2ceaa240_0 .net "a", 0 0, L_0x55fb2d053360;  alias, 1 drivers
v0x55fb2ceaa330_0 .net "b", 0 0, L_0x7fd0c513bf28;  alias, 1 drivers
v0x55fb2ceaa400_0 .net "cout", 0 0, L_0x55fb2d053660;  alias, 1 drivers
S_0x55fb2ceab690 .scope module, "dut" "rca_Nbit" 2 114, 2 26 0, S_0x55fb2ce987d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x55fb2ceab870 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x55fb2ceb1970_0 .net "S", 3 0, L_0x55fb2d05a5c0;  alias, 1 drivers
v0x55fb2ceb1a50_0 .net8 "a", 3 0, RS_0x7fd0c518c638;  alias, 2 drivers
v0x55fb2ceb1b30_0 .net8 "b", 3 0, RS_0x7fd0c518c668;  alias, 2 drivers
v0x55fb2ceb1bf0_0 .net "carin", 3 0, L_0x55fb2d05a6d0;  1 drivers
v0x55fb2ceb1cd0_0 .net "cin", 0 0, L_0x55fb2d0581c0;  alias, 1 drivers
v0x55fb2ceb1dc0_0 .net "cout", 0 0, L_0x55fb2d05a850;  alias, 1 drivers
L_0x55fb2d058ac0 .part RS_0x7fd0c518c638, 1, 1;
L_0x55fb2d058ca0 .part RS_0x7fd0c518c668, 1, 1;
L_0x55fb2d058e60 .part L_0x55fb2d05a6d0, 0, 1;
L_0x55fb2d059310 .part RS_0x7fd0c518c638, 2, 1;
L_0x55fb2d059440 .part RS_0x7fd0c518c668, 2, 1;
L_0x55fb2d059570 .part L_0x55fb2d05a6d0, 1, 1;
L_0x55fb2d059b10 .part RS_0x7fd0c518c638, 3, 1;
L_0x55fb2d059c40 .part RS_0x7fd0c518c668, 3, 1;
L_0x55fb2d059dc0 .part L_0x55fb2d05a6d0, 2, 1;
L_0x55fb2d05a3f0 .part RS_0x7fd0c518c638, 0, 1;
L_0x55fb2d05a490 .part RS_0x7fd0c518c668, 0, 1;
L_0x55fb2d05a5c0 .concat8 [ 1 1 1 1], L_0x55fb2d05a030, L_0x55fb2d0587c0, L_0x55fb2d0590b0, L_0x55fb2d059810;
L_0x55fb2d05a6d0 .concat8 [ 1 1 1 1], L_0x55fb2d05a360, L_0x55fb2d058a30, L_0x55fb2d059280, L_0x55fb2d059a80;
L_0x55fb2d05a850 .part L_0x55fb2d05a6d0, 3, 1;
S_0x55fb2ceaba20 .scope module, "fa0" "full_adder" 2 35, 2 12 0, S_0x55fb2ceab690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d05a360 .functor OR 1, L_0x55fb2d059fa0, L_0x55fb2d05a1c0, C4<0>, C4<0>;
v0x55fb2ceac970_0 .net "S", 0 0, L_0x55fb2d05a030;  1 drivers
v0x55fb2ceaca30_0 .net "a", 0 0, L_0x55fb2d05a3f0;  1 drivers
v0x55fb2ceacb00_0 .net "b", 0 0, L_0x55fb2d05a490;  1 drivers
v0x55fb2ceacc00_0 .net "c_1", 0 0, L_0x55fb2d059fa0;  1 drivers
v0x55fb2ceaccd0_0 .net "c_2", 0 0, L_0x55fb2d05a1c0;  1 drivers
v0x55fb2ceacdc0_0 .net "cin", 0 0, L_0x55fb2d0581c0;  alias, 1 drivers
v0x55fb2ceace60_0 .net "cout", 0 0, L_0x55fb2d05a360;  1 drivers
v0x55fb2ceacf00_0 .net "h_1_out", 0 0, L_0x55fb2d059ef0;  1 drivers
S_0x55fb2ceabcd0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ceaba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d059ef0 .functor XOR 1, L_0x55fb2d05a3f0, L_0x55fb2d05a490, C4<0>, C4<0>;
L_0x55fb2d059fa0 .functor AND 1, L_0x55fb2d05a3f0, L_0x55fb2d05a490, C4<1>, C4<1>;
v0x55fb2ceabf70_0 .net "S", 0 0, L_0x55fb2d059ef0;  alias, 1 drivers
v0x55fb2ceac050_0 .net "a", 0 0, L_0x55fb2d05a3f0;  alias, 1 drivers
v0x55fb2ceac110_0 .net "b", 0 0, L_0x55fb2d05a490;  alias, 1 drivers
v0x55fb2ceac1e0_0 .net "cout", 0 0, L_0x55fb2d059fa0;  alias, 1 drivers
S_0x55fb2ceac350 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ceaba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d05a030 .functor XOR 1, L_0x55fb2d059ef0, L_0x55fb2d0581c0, C4<0>, C4<0>;
L_0x55fb2d05a1c0 .functor AND 1, L_0x55fb2d059ef0, L_0x55fb2d0581c0, C4<1>, C4<1>;
v0x55fb2ceac5c0_0 .net "S", 0 0, L_0x55fb2d05a030;  alias, 1 drivers
v0x55fb2ceac680_0 .net "a", 0 0, L_0x55fb2d059ef0;  alias, 1 drivers
v0x55fb2ceac770_0 .net "b", 0 0, L_0x55fb2d0581c0;  alias, 1 drivers
v0x55fb2ceac890_0 .net "cout", 0 0, L_0x55fb2d05a1c0;  alias, 1 drivers
S_0x55fb2ceacff0 .scope generate, "genblk1[1]" "genblk1[1]" 2 39, 2 39 0, S_0x55fb2ceab690;
 .timescale 0 0;
P_0x55fb2cead210 .param/l "i" 0 2 39, +C4<01>;
S_0x55fb2cead2d0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ceacff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d058a30 .functor OR 1, L_0x55fb2d0586e0, L_0x55fb2d058950, C4<0>, C4<0>;
v0x55fb2ceae1d0_0 .net "S", 0 0, L_0x55fb2d0587c0;  1 drivers
v0x55fb2ceae290_0 .net "a", 0 0, L_0x55fb2d058ac0;  1 drivers
v0x55fb2ceae360_0 .net "b", 0 0, L_0x55fb2d058ca0;  1 drivers
v0x55fb2ceae460_0 .net "c_1", 0 0, L_0x55fb2d0586e0;  1 drivers
v0x55fb2ceae530_0 .net "c_2", 0 0, L_0x55fb2d058950;  1 drivers
v0x55fb2ceae620_0 .net "cin", 0 0, L_0x55fb2d058e60;  1 drivers
v0x55fb2ceae6f0_0 .net "cout", 0 0, L_0x55fb2d058a30;  1 drivers
v0x55fb2ceae790_0 .net "h_1_out", 0 0, L_0x55fb2d058630;  1 drivers
S_0x55fb2cead530 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2cead2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d058630 .functor XOR 1, L_0x55fb2d058ac0, L_0x55fb2d058ca0, C4<0>, C4<0>;
L_0x55fb2d0586e0 .functor AND 1, L_0x55fb2d058ac0, L_0x55fb2d058ca0, C4<1>, C4<1>;
v0x55fb2cead7d0_0 .net "S", 0 0, L_0x55fb2d058630;  alias, 1 drivers
v0x55fb2cead8b0_0 .net "a", 0 0, L_0x55fb2d058ac0;  alias, 1 drivers
v0x55fb2cead970_0 .net "b", 0 0, L_0x55fb2d058ca0;  alias, 1 drivers
v0x55fb2ceada40_0 .net "cout", 0 0, L_0x55fb2d0586e0;  alias, 1 drivers
S_0x55fb2ceadbb0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2cead2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0587c0 .functor XOR 1, L_0x55fb2d058630, L_0x55fb2d058e60, C4<0>, C4<0>;
L_0x55fb2d058950 .functor AND 1, L_0x55fb2d058630, L_0x55fb2d058e60, C4<1>, C4<1>;
v0x55fb2ceade20_0 .net "S", 0 0, L_0x55fb2d0587c0;  alias, 1 drivers
v0x55fb2ceadee0_0 .net "a", 0 0, L_0x55fb2d058630;  alias, 1 drivers
v0x55fb2ceadfd0_0 .net "b", 0 0, L_0x55fb2d058e60;  alias, 1 drivers
v0x55fb2ceae0a0_0 .net "cout", 0 0, L_0x55fb2d058950;  alias, 1 drivers
S_0x55fb2ceae880 .scope generate, "genblk1[2]" "genblk1[2]" 2 39, 2 39 0, S_0x55fb2ceab690;
 .timescale 0 0;
P_0x55fb2ceaea60 .param/l "i" 0 2 39, +C4<010>;
S_0x55fb2ceaeb20 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ceae880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d059280 .functor OR 1, L_0x55fb2d059020, L_0x55fb2d0591f0, C4<0>, C4<0>;
v0x55fb2ceafa50_0 .net "S", 0 0, L_0x55fb2d0590b0;  1 drivers
v0x55fb2ceafb10_0 .net "a", 0 0, L_0x55fb2d059310;  1 drivers
v0x55fb2ceafbe0_0 .net "b", 0 0, L_0x55fb2d059440;  1 drivers
v0x55fb2ceafce0_0 .net "c_1", 0 0, L_0x55fb2d059020;  1 drivers
v0x55fb2ceafdb0_0 .net "c_2", 0 0, L_0x55fb2d0591f0;  1 drivers
v0x55fb2ceafea0_0 .net "cin", 0 0, L_0x55fb2d059570;  1 drivers
v0x55fb2ceaff70_0 .net "cout", 0 0, L_0x55fb2d059280;  1 drivers
v0x55fb2ceb0010_0 .net "h_1_out", 0 0, L_0x55fb2d058f90;  1 drivers
S_0x55fb2ceaedb0 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ceaeb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d058f90 .functor XOR 1, L_0x55fb2d059310, L_0x55fb2d059440, C4<0>, C4<0>;
L_0x55fb2d059020 .functor AND 1, L_0x55fb2d059310, L_0x55fb2d059440, C4<1>, C4<1>;
v0x55fb2ceaf050_0 .net "S", 0 0, L_0x55fb2d058f90;  alias, 1 drivers
v0x55fb2ceaf130_0 .net "a", 0 0, L_0x55fb2d059310;  alias, 1 drivers
v0x55fb2ceaf1f0_0 .net "b", 0 0, L_0x55fb2d059440;  alias, 1 drivers
v0x55fb2ceaf2c0_0 .net "cout", 0 0, L_0x55fb2d059020;  alias, 1 drivers
S_0x55fb2ceaf430 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ceaeb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0590b0 .functor XOR 1, L_0x55fb2d058f90, L_0x55fb2d059570, C4<0>, C4<0>;
L_0x55fb2d0591f0 .functor AND 1, L_0x55fb2d058f90, L_0x55fb2d059570, C4<1>, C4<1>;
v0x55fb2ceaf6a0_0 .net "S", 0 0, L_0x55fb2d0590b0;  alias, 1 drivers
v0x55fb2ceaf760_0 .net "a", 0 0, L_0x55fb2d058f90;  alias, 1 drivers
v0x55fb2ceaf850_0 .net "b", 0 0, L_0x55fb2d059570;  alias, 1 drivers
v0x55fb2ceaf920_0 .net "cout", 0 0, L_0x55fb2d0591f0;  alias, 1 drivers
S_0x55fb2ceb0100 .scope generate, "genblk1[3]" "genblk1[3]" 2 39, 2 39 0, S_0x55fb2ceab690;
 .timescale 0 0;
P_0x55fb2ceb02e0 .param/l "i" 0 2 39, +C4<011>;
S_0x55fb2ceb03c0 .scope module, "fai" "full_adder" 2 40, 2 12 0, S_0x55fb2ceb0100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x55fb2d059a80 .functor OR 1, L_0x55fb2d059730, L_0x55fb2d0599a0, C4<0>, C4<0>;
v0x55fb2ceb12c0_0 .net "S", 0 0, L_0x55fb2d059810;  1 drivers
v0x55fb2ceb1380_0 .net "a", 0 0, L_0x55fb2d059b10;  1 drivers
v0x55fb2ceb1450_0 .net "b", 0 0, L_0x55fb2d059c40;  1 drivers
v0x55fb2ceb1550_0 .net "c_1", 0 0, L_0x55fb2d059730;  1 drivers
v0x55fb2ceb1620_0 .net "c_2", 0 0, L_0x55fb2d0599a0;  1 drivers
v0x55fb2ceb1710_0 .net "cin", 0 0, L_0x55fb2d059dc0;  1 drivers
v0x55fb2ceb17e0_0 .net "cout", 0 0, L_0x55fb2d059a80;  1 drivers
v0x55fb2ceb1880_0 .net "h_1_out", 0 0, L_0x55fb2d0596a0;  1 drivers
S_0x55fb2ceb0620 .scope module, "h_a_b" "half_adder" 2 18, 2 1 0, S_0x55fb2ceb03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d0596a0 .functor XOR 1, L_0x55fb2d059b10, L_0x55fb2d059c40, C4<0>, C4<0>;
L_0x55fb2d059730 .functor AND 1, L_0x55fb2d059b10, L_0x55fb2d059c40, C4<1>, C4<1>;
v0x55fb2ceb08c0_0 .net "S", 0 0, L_0x55fb2d0596a0;  alias, 1 drivers
v0x55fb2ceb09a0_0 .net "a", 0 0, L_0x55fb2d059b10;  alias, 1 drivers
v0x55fb2ceb0a60_0 .net "b", 0 0, L_0x55fb2d059c40;  alias, 1 drivers
v0x55fb2ceb0b30_0 .net "cout", 0 0, L_0x55fb2d059730;  alias, 1 drivers
S_0x55fb2ceb0ca0 .scope module, "h_final" "half_adder" 2 21, 2 1 0, S_0x55fb2ceb03c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x55fb2d059810 .functor XOR 1, L_0x55fb2d0596a0, L_0x55fb2d059dc0, C4<0>, C4<0>;
L_0x55fb2d0599a0 .functor AND 1, L_0x55fb2d0596a0, L_0x55fb2d059dc0, C4<1>, C4<1>;
v0x55fb2ceb0f10_0 .net "S", 0 0, L_0x55fb2d059810;  alias, 1 drivers
v0x55fb2ceb0fd0_0 .net "a", 0 0, L_0x55fb2d0596a0;  alias, 1 drivers
v0x55fb2ceb10c0_0 .net "b", 0 0, L_0x55fb2d059dc0;  alias, 1 drivers
v0x55fb2ceb1190_0 .net "cout", 0 0, L_0x55fb2d0599a0;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "combinational_karatsuba.v";
