// Seed: 1927590932
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  reg id_2;
  assign id_1 = id_2;
  logic id_3;
  logic id_4;
  initial begin
    id_2 = 1;
    id_2 <= (id_1 - 1) | 1;
  end
  assign id_1 = 1'b0;
  type_8(
      1'b0, 1
  );
endmodule
