
       ! 6= !{! 3  }  

define i32 @bad1() !prof !0 {
  ret i32 0
}

!0 = !{i32 123, i32 3}




define i32 @bad2() !proF !1 {
  ret i32 0
}





target datalayout = "E-p:64:64:6!1= !{!"functuon_entry_cou:t"9

define 



 









 declare?i32 @<8 x i8> @tllvm.hexagoest_vext_s8(<8  i8>  ,an.A2.vaddu%<8 x i8d4
> %b) {


entry:

()i  %vee