<stg><name>median_filter.1</name>


<trans_list>

<trans id="723" from="1" to="2">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="2" to="3">
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="3" to="2">
<condition id="568">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="3" to="4">
<condition id="622">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="4" to="5">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="5" to="6">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="6" to="7">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="7" to="8">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="8" to="9">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="9" to="10">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="10" to="11">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="11" to="12">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="12" to="13">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="13" to="14">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="14" to="15">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="15" to="16">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="16" to="17">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="17" to="18">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="18" to="19">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="19" to="20">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="20" to="21">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="21" to="22">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="22" to="23">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="23" to="24">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="24" to="25">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="25" to="26">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="26" to="27">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="27" to="28">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="28" to="29">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="29" to="30">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="30" to="31">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="31" to="32">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="32" to="33">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="33" to="34">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="34" to="35">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="35" to="36">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="36" to="37">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="37" to="38">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="38" to="39">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="39" to="40">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="40" to="41">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="41" to="42">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="42" to="43">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="43" to="44">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="44" to="45">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="45" to="46">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="46" to="47">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="47" to="48">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="48" to="49">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="49" to="50">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="50" to="51">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="51" to="52">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="52" to="53">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="53" to="54">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="54" to="55">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="55" to="56">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="56" to="3">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:0  %lineBuff7 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:1  %lineBuff6 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %lineBuff5 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %lineBuff4 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %lineBuff3 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %lineBuff2 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="32">
<![CDATA[
entry:6  %lineBuff1 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:7  %lineBuff0 = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuff0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="32">
<![CDATA[
entry:8  %pixel_in_val = alloca i8                       ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="pixel_in_val"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="32">
<![CDATA[
entry:9  %window_val_0_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:10  %window_val_0_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:11  %window_val_0_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:12  %window_val_0_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:13  %window_val_0_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:14  %window_val_0_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:15  %window_val_0_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_0_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:16  %window_val_0_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_0_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:17  %window_val_1_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="32">
<![CDATA[
entry:18  %window_val_1_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="32">
<![CDATA[
entry:19  %window_val_1_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:20  %window_val_1_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="32">
<![CDATA[
entry:21  %window_val_1_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:22  %window_val_1_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="32">
<![CDATA[
entry:23  %window_val_1_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_1_6"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="32">
<![CDATA[
entry:24  %window_val_1_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_1_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="32">
<![CDATA[
entry:25  %window_val_2_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="32">
<![CDATA[
entry:26  %window_val_2_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="32">
<![CDATA[
entry:27  %window_val_2_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32">
<![CDATA[
entry:28  %window_val_2_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="32">
<![CDATA[
entry:29  %window_val_2_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="32">
<![CDATA[
entry:30  %window_val_2_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="32">
<![CDATA[
entry:31  %window_val_2_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_2_6"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="32">
<![CDATA[
entry:32  %window_val_2_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_2_7"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="32">
<![CDATA[
entry:33  %window_val_3_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="32">
<![CDATA[
entry:34  %window_val_3_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="32">
<![CDATA[
entry:35  %window_val_3_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="32">
<![CDATA[
entry:36  %window_val_3_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_3"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="32">
<![CDATA[
entry:37  %window_val_3_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="32">
<![CDATA[
entry:38  %window_val_3_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_5"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="32">
<![CDATA[
entry:39  %window_val_3_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_3_6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="32">
<![CDATA[
entry:40  %window_val_3_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_3_7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
entry:41  %window_val_4_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="32">
<![CDATA[
entry:42  %window_val_4_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="32">
<![CDATA[
entry:43  %window_val_4_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="32">
<![CDATA[
entry:44  %window_val_4_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="32">
<![CDATA[
entry:45  %window_val_4_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_4"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="32">
<![CDATA[
entry:46  %window_val_4_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_5"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="32">
<![CDATA[
entry:47  %window_val_4_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_4_6"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="32">
<![CDATA[
entry:48  %window_val_4_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_4_7"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="32">
<![CDATA[
entry:49  %window_val_5_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32">
<![CDATA[
entry:50  %window_val_5_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="32">
<![CDATA[
entry:51  %window_val_5_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="32">
<![CDATA[
entry:52  %window_val_5_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="32">
<![CDATA[
entry:53  %window_val_5_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_4"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="32">
<![CDATA[
entry:54  %window_val_5_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_5"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="32">
<![CDATA[
entry:55  %window_val_5_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_5_6"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="32">
<![CDATA[
entry:56  %window_val_5_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_5_7"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="32">
<![CDATA[
entry:57  %window_val_6_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="32">
<![CDATA[
entry:58  %window_val_6_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="32">
<![CDATA[
entry:59  %window_val_6_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="32">
<![CDATA[
entry:60  %window_val_6_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="32">
<![CDATA[
entry:61  %window_val_6_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="32">
<![CDATA[
entry:62  %window_val_6_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="32">
<![CDATA[
entry:63  %window_val_6_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_6_6"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="32">
<![CDATA[
entry:64  %window_val_6_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_6_7"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="32">
<![CDATA[
entry:65  %window_val_7_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="32">
<![CDATA[
entry:66  %window_val_7_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="32">
<![CDATA[
entry:67  %window_val_7_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="32">
<![CDATA[
entry:68  %window_val_7_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="32">
<![CDATA[
entry:69  %window_val_7_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="32">
<![CDATA[
entry:70  %window_val_7_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_5"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="32">
<![CDATA[
entry:71  %window_val_7_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_7_6"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="32">
<![CDATA[
entry:72  %window_val_7_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_7_7"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="32">
<![CDATA[
entry:73  %window_val_8_0 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="32">
<![CDATA[
entry:74  %window_val_8_1 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="32">
<![CDATA[
entry:75  %window_val_8_2 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="32">
<![CDATA[
entry:76  %window_val_8_3 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="32">
<![CDATA[
entry:77  %window_val_8_4 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="32">
<![CDATA[
entry:78  %window_val_8_5 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_5"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="32">
<![CDATA[
entry:79  %window_val_8_6 = alloca i8                     ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="window_val_8_6"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="32">
<![CDATA[
entry:80  %window_val_8_7 = alloca i8                     ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_8_7"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:81  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str117, i32 0, i32 0, i32 0, [8 x i8]* @str117) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:82  %empty_114 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str114, i32 0, i32 0, i32 0, [8 x i8]* @str114) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:83  %p_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_read1) ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:84  %p_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %p_read) ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="32">
<![CDATA[
entry:85  %lineBuffer_val_0 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="32">
<![CDATA[
entry:86  %lineBuffer_val_1 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="32">
<![CDATA[
entry:87  %lineBuffer_val_2 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_2"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="32">
<![CDATA[
entry:88  %lineBuffer_val_3 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="32">
<![CDATA[
entry:89  %lineBuffer_val_4 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="32">
<![CDATA[
entry:90  %lineBuffer_val_5 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_5"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="32">
<![CDATA[
entry:91  %lineBuffer_val_6 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_6"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="32">
<![CDATA[
entry:92  %lineBuffer_val_7 = alloca [1920 x i8], align 1 ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_7"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:93  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([59 x i8]* @p_str57) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:94  %rend449 = call i32 (...)* @_ssdm_op_SpecRegionEnd([59 x i8]* @p_str57, i32 %rbegin5) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="rend449"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="13" op_0_bw="12">
<![CDATA[
entry:95  %retval_i4_cast = zext i12 %p_read_2 to i13     ; <i13> [#uses=2]

]]></node>
<StgValue><ssdm name="retval_i4_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:96  %op2_assign = add i13 %retval_i4_cast, 1        ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="13" op_0_bw="12">
<![CDATA[
entry:97  %retval_i_cast = zext i12 %p_read_1 to i13      ; <i13> [#uses=2]

]]></node>
<StgValue><ssdm name="retval_i_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:98  %op2_assign_2 = add i13 %retval_i_cast, 1       ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="op2_assign_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:99  %op2_addr_i_i = add i13 %retval_i4_cast, -1     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="op2_addr_i_i"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:100  %op2_addr_i_i1 = add i13 %retval_i_cast, -1     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="op2_addr_i_i1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
entry:101  br label %bb59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb59:0  %t_V_4 = phi i12 [ 0, %entry ], [ %i_V, %bb56 ] ; <i12> [#uses=5]

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="13" op_0_bw="12">
<![CDATA[
bb59:1  %tmp_cast = zext i12 %t_V_4 to i13              ; <i13> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb59:2  %tmp_s = icmp ult i13 %tmp_cast, %op2_assign    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb59:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb59:4  %i_V = add i12 %t_V_4, 1                        ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb59:5  br i1 %tmp_s, label %bb56.preheader, label %return

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb56.preheader:0  %not = icmp ult i12 %t_V_4, %p_read_2           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb56.preheader:1  %tr5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %t_V_4, i32 3, i32 11) ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tr5"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb56.preheader:2  %icmp6 = icmp eq i9 %tr5, 0                     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb56.preheader:3  %notrhs = icmp ne i12 %t_V_4, 0                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb56.preheader:4  %tmp_1 = icmp ugt i13 %tmp_cast, %op2_addr_i_i  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
bb56.preheader:5  br label %bb56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb56:0  %t_V = phi i11 [ 0, %bb56.preheader ], [ %j_V, %bb55 ] ; <i11> [#uses=6]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="12" op_0_bw="11">
<![CDATA[
bb56:1  %t_V_5_cast = zext i11 %t_V to i12              ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_5_cast"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="11">
<![CDATA[
bb56:2  %tmp_2 = zext i11 %t_V to i64                   ; <i64> [#uses=9]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="13" op_0_bw="11">
<![CDATA[
bb56:3  %tmp_19_cast = zext i11 %t_V to i13             ; <i13> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb56:4  %tmp_3 = icmp ult i13 %tmp_19_cast, %op2_assign_2 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb56:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4096, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb56:6  %j_V = add i11 %t_V, 1                          ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb56:7  br i1 %tmp_3, label %bb1, label %bb59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb1:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str50) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1:2  %not4 = icmp ult i12 %t_V_5_cast, %p_read_1     ; <i1> [#uses=11]

]]></node>
<StgValue><ssdm name="not4"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:3  %or_cond = and i1 %not, %not4                   ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1:4  br i1 %or_cond, label %bb9, label %bb10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:0  br i1 %not4, label %getval.exit491, label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb12:0  br i1 %or_cond, label %insert_bottom.exit, label %bb.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb.i.0_ifconv:90  %tr = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %t_V, i32 3, i32 10) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:91  %icmp = icmp eq i8 %tr, 0                       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb.i.0_ifconv:92  %tmp_5 = icmp ugt i13 %tmp_19_cast, %op2_addr_i_i1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i.0_ifconv:93  %tmp2 = or i1 %icmp6, %icmp                     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i.0_ifconv:94  %tmp3 = or i1 %tmp_1, %tmp_5                    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i.0_ifconv:95  %or_cond6 = or i1 %tmp3, %tmp2                  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i.0_ifconv:347  %notlhs = icmp ne i11 %t_V, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i.0_ifconv:348  %not_or_cond = and i1 %notrhs, %notlhs          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not_or_cond"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i.0_ifconv:349  br i1 %not_or_cond, label %bb54, label %bb55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="196" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb9:0  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb9:1  store i8 %tmp, i8* %pixel_in_val

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
bb9:2  br label %bb10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:0  %lineBuffer_val_0_addr = getelementptr [1920 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:1  %return_value_25 = load i8* %lineBuffer_val_0_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:1  %return_value_25 = load i8* %lineBuffer_val_0_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_25"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:2  %lineBuffer_val_1_addr = getelementptr [1920 x i8]* %lineBuffer_val_1, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_1_addr"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:3  %return_value_26 = load i8* %lineBuffer_val_1_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_26"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:4  %lineBuffer_val_2_addr = getelementptr [1920 x i8]* %lineBuffer_val_2, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_2_addr"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:5  %return_value_27 = load i8* %lineBuffer_val_2_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_27"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:6  %lineBuffer_val_3_addr = getelementptr [1920 x i8]* %lineBuffer_val_3, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_3_addr"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:7  %return_value_28 = load i8* %lineBuffer_val_3_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_28"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:8  %lineBuffer_val_4_addr = getelementptr [1920 x i8]* %lineBuffer_val_4, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_4_addr"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:9  %return_value_29 = load i8* %lineBuffer_val_4_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_29"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:10  %lineBuffer_val_5_addr = getelementptr [1920 x i8]* %lineBuffer_val_5, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_5_addr"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:11  %return_value_30 = load i8* %lineBuffer_val_5_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_30"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:12  %lineBuffer_val_6_addr = getelementptr [1920 x i8]* %lineBuffer_val_6, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_6_addr"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:13  %return_value_31 = load i8* %lineBuffer_val_6_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_31"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
getval.exit491:14  %lineBuffer_val_7_addr = getelementptr [1920 x i8]* %lineBuffer_val_7, i64 0, i64 %tmp_2 ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="lineBuffer_val_7_addr"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:15  %return_value_32 = load i8* %lineBuffer_val_7_addr, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="return_value_32"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8">
<![CDATA[
insert_bottom.exit:0  %pixel_in_val_load = load i8* %pixel_in_val     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_in_val_load"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
insert_bottom.exit:1  %lineBuffer_val_0_addr_1 = getelementptr [1920 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_2 ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
insert_bottom.exit:2  store i8 %pixel_in_val_load, i8* %lineBuffer_val_0_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
insert_bottom.exit:3  br label %bb.i.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:8  %pixel_in_val_load_2 = load i8* %pixel_in_val   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_in_val_load_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:9  %window_val_0_0_load_2 = load i8* %window_val_0_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_0_0_load_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:10  %window_val_0_1_load_2 = load i8* %window_val_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_1_load_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:11  %window_val_0_2_load_2 = load i8* %window_val_0_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_2_load_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:12  %window_val_0_3_load_2 = load i8* %window_val_0_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_3_load_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:13  %window_val_0_4_load_2 = load i8* %window_val_0_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_4_load_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:14  %window_val_0_5_load61 = load i8* %window_val_0_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_5_load61"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:15  %window_val_0_6_load_2 = load i8* %window_val_0_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_6_load_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:16  %window_val_0_7_load = load i8* %window_val_0_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_7_load"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:89  %window_val_0_0_4 = select i1 %not4, i8 %pixel_in_val_load_2, i8 %window_val_0_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_0_0_4"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:96  %not_tmp_s = icmp ne i8 %window_val_0_0_4, 0    ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:98  %tmp_44_0_1 = icmp eq i8 %window_val_0_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb.i.0_ifconv:99  %tmp_45_0_1 = select i1 %not_tmp_s, i2 -2, i2 1 ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:101  %tmp_44_0_2 = icmp eq i8 %window_val_0_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:105  %tmp_44_0_3 = icmp eq i8 %window_val_0_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:108  %tmp_44_0_4 = icmp eq i8 %window_val_0_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:111  %tmp_44_0_5 = icmp eq i8 %window_val_0_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:114  %tmp_44_0_6 = icmp eq i8 %window_val_0_5_load61, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:118  %tmp_44_0_7 = icmp eq i8 %window_val_0_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:121  %tmp_44_0_8 = icmp eq i8 %window_val_0_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_0_8"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="8" op_0_bw="8">
<![CDATA[
bb55:0  %window_val_0_0_load = load i8* %window_val_0_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_0_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="8" op_0_bw="8">
<![CDATA[
bb55:1  %window_val_0_1_load = load i8* %window_val_0_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_1_load"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="8" op_0_bw="8">
<![CDATA[
bb55:2  %window_val_0_2_load = load i8* %window_val_0_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_2_load"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="8" op_0_bw="8">
<![CDATA[
bb55:3  %window_val_0_3_load = load i8* %window_val_0_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_3_load"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="8" op_0_bw="8">
<![CDATA[
bb55:4  %window_val_0_4_load = load i8* %window_val_0_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_4_load"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="8" op_0_bw="8">
<![CDATA[
bb55:5  %window_val_0_5_load = load i8* %window_val_0_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_5_load"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="8" op_0_bw="8">
<![CDATA[
bb55:6  %window_val_0_6_load = load i8* %window_val_0_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_0_6_load"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:128  store i8 %window_val_0_6_load, i8* %window_val_0_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:129  store i8 %window_val_0_5_load, i8* %window_val_0_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:130  store i8 %window_val_0_4_load, i8* %window_val_0_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:131  store i8 %window_val_0_3_load, i8* %window_val_0_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:132  store i8 %window_val_0_2_load, i8* %window_val_0_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:133  store i8 %window_val_0_1_load, i8* %window_val_0_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:134  store i8 %window_val_0_0_load, i8* %window_val_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:135  store i8 %window_val_0_0_4, i8* %window_val_0_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:3  %return_value_26 = load i8* %lineBuffer_val_1_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_26"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:5  %return_value_27 = load i8* %lineBuffer_val_2_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_27"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:7  %return_value_28 = load i8* %lineBuffer_val_3_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_28"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:9  %return_value_29 = load i8* %lineBuffer_val_4_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_29"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:11  %return_value_30 = load i8* %lineBuffer_val_5_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_30"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:13  %return_value_31 = load i8* %lineBuffer_val_6_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_31"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="8" op_0_bw="11">
<![CDATA[
getval.exit491:15  %return_value_32 = load i8* %lineBuffer_val_7_addr, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="return_value_32"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:16  store i8 %return_value_31, i8* %lineBuffer_val_7_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:17  store i8 %return_value_30, i8* %lineBuffer_val_6_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:18  store i8 %return_value_29, i8* %lineBuffer_val_5_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:19  store i8 %return_value_28, i8* %lineBuffer_val_4_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:20  store i8 %return_value_27, i8* %lineBuffer_val_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:21  store i8 %return_value_26, i8* %lineBuffer_val_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
getval.exit491:22  store i8 %return_value_25, i8* %lineBuffer_val_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:23  store i8 %return_value_25, i8* %lineBuff0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:24  store i8 %return_value_26, i8* %lineBuff1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:25  store i8 %return_value_27, i8* %lineBuff2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:26  store i8 %return_value_28, i8* %lineBuff3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:27  store i8 %return_value_29, i8* %lineBuff4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:28  store i8 %return_value_30, i8* %lineBuff5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:29  store i8 %return_value_31, i8* %lineBuff6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
getval.exit491:30  store i8 %return_value_32, i8* %lineBuff7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
getval.exit491:31  br label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="2" op_0_bw="1">
<![CDATA[
bb.i.0_ifconv:97  %countOnes_cast = zext i1 %not_tmp_s to i2      ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_cast"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb.i.0_ifconv:100  %countOnes_1 = select i1 %tmp_44_0_1, i2 %countOnes_cast, i2 %tmp_45_0_1 ; <i2> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_1"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb.i.0_ifconv:102  %tmp_45_0_2 = add i2 %countOnes_1, 1            ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_2"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb.i.0_ifconv:103  %countOnes_2 = select i1 %tmp_44_0_2, i2 %countOnes_1, i2 %tmp_45_0_2 ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_2"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="3" op_0_bw="2">
<![CDATA[
bb.i.0_ifconv:104  %countOnes_2_cast = zext i2 %countOnes_2 to i3  ; <i3> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_2_cast"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb.i.0_ifconv:106  %tmp_45_0_3 = add i3 %countOnes_2_cast, 1       ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_3"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb.i.0_ifconv:107  %countOnes_3 = select i1 %tmp_44_0_3, i3 %countOnes_2_cast, i3 %tmp_45_0_3 ; <i3> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:0  %lineBuff7_load = load i8* %lineBuff7           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff7_load"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:1  %lineBuff6_load = load i8* %lineBuff6           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff6_load"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:2  %lineBuff5_load = load i8* %lineBuff5           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff5_load"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:3  %lineBuff4_load = load i8* %lineBuff4           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff4_load"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:4  %lineBuff3_load = load i8* %lineBuff3           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff3_load"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:5  %lineBuff2_load = load i8* %lineBuff2           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff2_load"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:6  %lineBuff1_load = load i8* %lineBuff1           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff1_load"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:7  %lineBuff0_load = load i8* %lineBuff0           ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="lineBuff0_load"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb.i.0_ifconv:109  %tmp_45_0_4 = add i3 %countOnes_3, 1            ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_4"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb.i.0_ifconv:110  %countOnes_4 = select i1 %tmp_44_0_4, i3 %countOnes_3, i3 %tmp_45_0_4 ; <i3> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_4"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb.i.0_ifconv:112  %tmp_45_0_5 = add i3 %countOnes_4, 1            ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_5"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb.i.0_ifconv:113  %countOnes_5 = select i1 %tmp_44_0_5, i3 %countOnes_4, i3 %tmp_45_0_5 ; <i3> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_5"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb.i.0_ifconv:115  %tmp_45_0_6 = add i3 %countOnes_5, 1            ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:17  %window_val_1_0_load_2 = load i8* %window_val_1_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_1_0_load_2"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:18  %window_val_1_1_load_2 = load i8* %window_val_1_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_1_load_2"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:19  %window_val_1_2_load_2 = load i8* %window_val_1_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_2_load_2"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:20  %window_val_1_3_load_2 = load i8* %window_val_1_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_3_load_2"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:21  %window_val_1_4_load_2 = load i8* %window_val_1_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_4_load_2"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:22  %window_val_1_5_load_2 = load i8* %window_val_1_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_5_load_2"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:23  %window_val_1_6_load_2 = load i8* %window_val_1_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_6_load_2"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:24  %window_val_1_7_load = load i8* %window_val_1_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_7_load"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:88  %window_val_1_0_4 = select i1 %not4, i8 %lineBuff7_load, i8 %window_val_1_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_1_0_4"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb.i.0_ifconv:116  %countOnes_6 = select i1 %tmp_44_0_6, i3 %countOnes_5, i3 %tmp_45_0_6 ; <i3> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_6"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="4" op_0_bw="3">
<![CDATA[
bb.i.0_ifconv:117  %countOnes_6_cast = zext i3 %countOnes_6 to i4  ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_6_cast"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:119  %tmp_45_0_7 = add i4 %countOnes_6_cast, 1       ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_7"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:120  %countOnes_7 = select i1 %tmp_44_0_7, i4 %countOnes_6_cast, i4 %tmp_45_0_7 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_7"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_0_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:122  %tmp_45_0_8 = add i4 %countOnes_7, 1            ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_0_8"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:123  %countOnes_8 = select i1 %tmp_44_0_8, i4 %countOnes_7, i4 %tmp_45_0_8 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_8"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:124  %tmp_44_1 = icmp eq i8 %window_val_1_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:127  %tmp_44_1_1 = icmp eq i8 %window_val_1_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_1"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:130  %tmp_44_1_2 = icmp eq i8 %window_val_1_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:133  %tmp_44_1_3 = icmp eq i8 %window_val_1_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:136  %tmp_44_1_4 = icmp eq i8 %window_val_1_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:139  %tmp_44_1_5 = icmp eq i8 %window_val_1_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:143  %tmp_44_1_6 = icmp eq i8 %window_val_1_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:146  %tmp_44_1_7 = icmp eq i8 %window_val_1_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:149  %tmp_44_1_8 = icmp eq i8 %window_val_1_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1_8"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="8" op_0_bw="8">
<![CDATA[
bb55:7  %window_val_1_0_load = load i8* %window_val_1_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_0_load"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="8" op_0_bw="8">
<![CDATA[
bb55:8  %window_val_1_1_load = load i8* %window_val_1_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_1_load"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="8" op_0_bw="8">
<![CDATA[
bb55:9  %window_val_1_2_load = load i8* %window_val_1_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_2_load"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="8">
<![CDATA[
bb55:10  %window_val_1_3_load = load i8* %window_val_1_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_3_load"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="8" op_0_bw="8">
<![CDATA[
bb55:11  %window_val_1_4_load = load i8* %window_val_1_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_4_load"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="8">
<![CDATA[
bb55:12  %window_val_1_5_load = load i8* %window_val_1_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_5_load"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="8">
<![CDATA[
bb55:13  %window_val_1_6_load = load i8* %window_val_1_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_1_6_load"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:120  store i8 %window_val_1_6_load, i8* %window_val_1_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:121  store i8 %window_val_1_5_load, i8* %window_val_1_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:122  store i8 %window_val_1_4_load, i8* %window_val_1_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:123  store i8 %window_val_1_3_load, i8* %window_val_1_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:124  store i8 %window_val_1_2_load, i8* %window_val_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:125  store i8 %window_val_1_1_load, i8* %window_val_1_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:126  store i8 %window_val_1_0_load, i8* %window_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:127  store i8 %window_val_1_0_4, i8* %window_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="337" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:125  %tmp_45_1 = add i4 %countOnes_8, 1              ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:126  %countOnes_9 = select i1 %tmp_44_1, i4 %countOnes_8, i4 %tmp_45_1 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_9"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:128  %tmp_45_1_1 = add i4 %countOnes_9, 1            ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_1"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:129  %countOnes = select i1 %tmp_44_1_1, i4 %countOnes_9, i4 %tmp_45_1_1 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:131  %tmp_45_1_2 = add i4 %countOnes, 1              ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="342" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:132  %countOnes_80 = select i1 %tmp_44_1_2, i4 %countOnes, i4 %tmp_45_1_2 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_80"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:134  %tmp_45_1_3 = add i4 %countOnes_80, 1           ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_3"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:135  %countOnes_81 = select i1 %tmp_44_1_3, i4 %countOnes_80, i4 %tmp_45_1_3 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_81"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:137  %tmp_45_1_4 = add i4 %countOnes_81, 1           ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_4"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:138  %countOnes_82 = select i1 %tmp_44_1_4, i4 %countOnes_81, i4 %tmp_45_1_4 ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_82"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="347" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb.i.0_ifconv:140  %tmp_45_1_5 = add i4 %countOnes_82, 1           ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_5"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb.i.0_ifconv:141  %countOnes_83 = select i1 %tmp_44_1_5, i4 %countOnes_82, i4 %tmp_45_1_5 ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_83"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="5" op_0_bw="4">
<![CDATA[
bb.i.0_ifconv:142  %countOnes_14_cast = zext i4 %countOnes_83 to i5 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_14_cast"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:144  %tmp_45_1_6 = add i5 %countOnes_14_cast, 1      ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_6"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:145  %countOnes_84 = select i1 %tmp_44_1_6, i5 %countOnes_14_cast, i5 %tmp_45_1_6 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_84"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="352" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:147  %tmp_45_1_7 = add i5 %countOnes_84, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_7"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:148  %countOnes_85 = select i1 %tmp_44_1_7, i5 %countOnes_84, i5 %tmp_45_1_7 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_85"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_1_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:150  %tmp_45_1_8 = add i5 %countOnes_85, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:25  %window_val_2_0_load_2 = load i8* %window_val_2_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_2_0_load_2"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:26  %window_val_2_1_load51 = load i8* %window_val_2_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_1_load51"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:27  %window_val_2_2_load_2 = load i8* %window_val_2_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_2_load_2"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:28  %window_val_2_3_load_2 = load i8* %window_val_2_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_3_load_2"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:29  %window_val_2_4_load_2 = load i8* %window_val_2_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_4_load_2"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:30  %window_val_2_5_load_2 = load i8* %window_val_2_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_5_load_2"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:31  %window_val_2_6_load_2 = load i8* %window_val_2_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_6_load_2"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:32  %window_val_2_7_load = load i8* %window_val_2_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_7_load"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:87  %window_val_2_0_4 = select i1 %not4, i8 %lineBuff6_load, i8 %window_val_2_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_2_0_4"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:151  %countOnes_86 = select i1 %tmp_44_1_8, i5 %countOnes_85, i5 %tmp_45_1_8 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_86"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:152  %tmp_44_2 = icmp eq i8 %window_val_2_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:153  %tmp_45_2 = add i5 %countOnes_86, 1             ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:154  %countOnes_87 = select i1 %tmp_44_2, i5 %countOnes_86, i5 %tmp_45_2 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_87"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:155  %tmp_44_2_1 = icmp eq i8 %window_val_2_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_1"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:158  %tmp_44_2_2 = icmp eq i8 %window_val_2_1_load51, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_2"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:161  %tmp_44_2_3 = icmp eq i8 %window_val_2_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_3"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:164  %tmp_44_2_4 = icmp eq i8 %window_val_2_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_4"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:167  %tmp_44_2_5 = icmp eq i8 %window_val_2_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_5"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:170  %tmp_44_2_6 = icmp eq i8 %window_val_2_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_6"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:173  %tmp_44_2_7 = icmp eq i8 %window_val_2_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_7"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:176  %tmp_44_2_8 = icmp eq i8 %window_val_2_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2_8"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="8">
<![CDATA[
bb55:14  %window_val_2_0_load = load i8* %window_val_2_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_0_load"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="8" op_0_bw="8">
<![CDATA[
bb55:15  %window_val_2_1_load = load i8* %window_val_2_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_1_load"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="8" op_0_bw="8">
<![CDATA[
bb55:16  %window_val_2_2_load = load i8* %window_val_2_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_2_load"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="8">
<![CDATA[
bb55:17  %window_val_2_3_load = load i8* %window_val_2_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_3_load"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="8" op_0_bw="8">
<![CDATA[
bb55:18  %window_val_2_4_load = load i8* %window_val_2_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_4_load"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="8" op_0_bw="8">
<![CDATA[
bb55:19  %window_val_2_5_load = load i8* %window_val_2_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_5_load"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="8">
<![CDATA[
bb55:20  %window_val_2_6_load = load i8* %window_val_2_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_2_6_load"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:112  store i8 %window_val_2_6_load, i8* %window_val_2_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:113  store i8 %window_val_2_5_load, i8* %window_val_2_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:114  store i8 %window_val_2_4_load, i8* %window_val_2_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:115  store i8 %window_val_2_3_load, i8* %window_val_2_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:116  store i8 %window_val_2_2_load, i8* %window_val_2_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:117  store i8 %window_val_2_1_load, i8* %window_val_2_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:118  store i8 %window_val_2_0_load, i8* %window_val_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:119  store i8 %window_val_2_0_4, i8* %window_val_2_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="391" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:156  %tmp_45_2_1 = add i5 %countOnes_87, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_1"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:157  %countOnes_88 = select i1 %tmp_44_2_1, i5 %countOnes_87, i5 %tmp_45_2_1 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_88"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:159  %tmp_45_2_2 = add i5 %countOnes_88, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="394" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:160  %countOnes_89 = select i1 %tmp_44_2_2, i5 %countOnes_88, i5 %tmp_45_2_2 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_89"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:162  %tmp_45_2_3 = add i5 %countOnes_89, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_3"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:163  %countOnes_90 = select i1 %tmp_44_2_3, i5 %countOnes_89, i5 %tmp_45_2_3 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_90"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="397" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:165  %tmp_45_2_4 = add i5 %countOnes_90, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_4"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:166  %countOnes_91 = select i1 %tmp_44_2_4, i5 %countOnes_90, i5 %tmp_45_2_4 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_91"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:168  %tmp_45_2_5 = add i5 %countOnes_91, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="400" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:169  %countOnes_92 = select i1 %tmp_44_2_5, i5 %countOnes_91, i5 %tmp_45_2_5 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_92"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:171  %tmp_45_2_6 = add i5 %countOnes_92, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_6"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:172  %countOnes_93 = select i1 %tmp_44_2_6, i5 %countOnes_92, i5 %tmp_45_2_6 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_93"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="403" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:174  %tmp_45_2_7 = add i5 %countOnes_93, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_7"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:175  %countOnes_94 = select i1 %tmp_44_2_7, i5 %countOnes_93, i5 %tmp_45_2_7 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_94"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_2_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:177  %tmp_45_2_8 = add i5 %countOnes_94, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:33  %window_val_3_0_load_2 = load i8* %window_val_3_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_3_0_load_2"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:34  %window_val_3_1_load_2 = load i8* %window_val_3_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_1_load_2"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:35  %window_val_3_2_load_2 = load i8* %window_val_3_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_2_load_2"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:36  %window_val_3_3_load_2 = load i8* %window_val_3_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_3_load_2"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:37  %window_val_3_4_load41 = load i8* %window_val_3_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_4_load41"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:38  %window_val_3_5_load_2 = load i8* %window_val_3_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_5_load_2"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:39  %window_val_3_6_load_2 = load i8* %window_val_3_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_6_load_2"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:40  %window_val_3_7_load = load i8* %window_val_3_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_7_load"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:86  %window_val_3_0_4 = select i1 %not4, i8 %lineBuff5_load, i8 %window_val_3_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_3_0_4"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:178  %countOnes_95 = select i1 %tmp_44_2_8, i5 %countOnes_94, i5 %tmp_45_2_8 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_95"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:179  %tmp_44_3 = icmp eq i8 %window_val_3_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:180  %tmp_45_3 = add i5 %countOnes_95, 1             ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:181  %countOnes_96 = select i1 %tmp_44_3, i5 %countOnes_95, i5 %tmp_45_3 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_96"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:182  %tmp_44_3_1 = icmp eq i8 %window_val_3_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_1"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:185  %tmp_44_3_2 = icmp eq i8 %window_val_3_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_2"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:188  %tmp_44_3_3 = icmp eq i8 %window_val_3_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_3"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:192  %tmp_44_3_4 = icmp eq i8 %window_val_3_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_4"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:195  %tmp_44_3_5 = icmp eq i8 %window_val_3_4_load41, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_5"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:198  %tmp_44_3_6 = icmp eq i8 %window_val_3_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_6"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:201  %tmp_44_3_7 = icmp eq i8 %window_val_3_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_7"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:204  %tmp_44_3_8 = icmp eq i8 %window_val_3_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3_8"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="8" op_0_bw="8">
<![CDATA[
bb55:21  %window_val_3_0_load = load i8* %window_val_3_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_0_load"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="8" op_0_bw="8">
<![CDATA[
bb55:22  %window_val_3_1_load = load i8* %window_val_3_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_1_load"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="8" op_0_bw="8">
<![CDATA[
bb55:23  %window_val_3_2_load = load i8* %window_val_3_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_2_load"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="8" op_0_bw="8">
<![CDATA[
bb55:24  %window_val_3_3_load = load i8* %window_val_3_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_3_load"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="8" op_0_bw="8">
<![CDATA[
bb55:25  %window_val_3_4_load = load i8* %window_val_3_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_4_load"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="8" op_0_bw="8">
<![CDATA[
bb55:26  %window_val_3_5_load = load i8* %window_val_3_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_5_load"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="8" op_0_bw="8">
<![CDATA[
bb55:27  %window_val_3_6_load = load i8* %window_val_3_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_3_6_load"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:104  store i8 %window_val_3_6_load, i8* %window_val_3_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:105  store i8 %window_val_3_5_load, i8* %window_val_3_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:106  store i8 %window_val_3_4_load, i8* %window_val_3_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:107  store i8 %window_val_3_3_load, i8* %window_val_3_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:108  store i8 %window_val_3_2_load, i8* %window_val_3_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:109  store i8 %window_val_3_1_load, i8* %window_val_3_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:110  store i8 %window_val_3_0_load, i8* %window_val_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:111  store i8 %window_val_3_0_4, i8* %window_val_3_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="442" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:183  %tmp_45_3_1 = add i5 %countOnes_96, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_1"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:184  %countOnes_97 = select i1 %tmp_44_3_1, i5 %countOnes_96, i5 %tmp_45_3_1 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_97"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:186  %tmp_45_3_2 = add i5 %countOnes_97, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="445" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:187  %countOnes_98 = select i1 %tmp_44_3_2, i5 %countOnes_97, i5 %tmp_45_3_2 ; <i5> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_98"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.i.0_ifconv:189  %tmp_45_3_3 = add i5 %countOnes_98, 1           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_3"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb.i.0_ifconv:190  %countOnes_99 = select i1 %tmp_44_3_3, i5 %countOnes_98, i5 %tmp_45_3_3 ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_99"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="6" op_0_bw="5">
<![CDATA[
bb.i.0_ifconv:191  %countOnes_30_cast = zext i5 %countOnes_99 to i6 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_30_cast"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:193  %tmp_45_3_4 = add i6 %countOnes_30_cast, 1      ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_4"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:194  %countOnes_100 = select i1 %tmp_44_3_4, i6 %countOnes_30_cast, i6 %tmp_45_3_4 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_100"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:196  %tmp_45_3_5 = add i6 %countOnes_100, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="452" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:197  %countOnes_101 = select i1 %tmp_44_3_5, i6 %countOnes_100, i6 %tmp_45_3_5 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_101"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:199  %tmp_45_3_6 = add i6 %countOnes_101, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_6"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:200  %countOnes_102 = select i1 %tmp_44_3_6, i6 %countOnes_101, i6 %tmp_45_3_6 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_102"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="455" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:202  %tmp_45_3_7 = add i6 %countOnes_102, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_7"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:203  %countOnes_103 = select i1 %tmp_44_3_7, i6 %countOnes_102, i6 %tmp_45_3_7 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_103"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_3_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:205  %tmp_45_3_8 = add i6 %countOnes_103, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:41  %window_val_4_0_load_2 = load i8* %window_val_4_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_4_0_load_2"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:42  %window_val_4_1_load_2 = load i8* %window_val_4_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_1_load_2"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:43  %window_val_4_2_load_2 = load i8* %window_val_4_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_2_load_2"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:44  %window_val_4_3_load_2 = load i8* %window_val_4_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_3_load_2"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:45  %window_val_4_4_load_2 = load i8* %window_val_4_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_4_load_2"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:46  %window_val_4_5_load_2 = load i8* %window_val_4_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_5_load_2"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:47  %window_val_4_6_load_2 = load i8* %window_val_4_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_6_load_2"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:48  %window_val_4_7_load = load i8* %window_val_4_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_7_load"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:85  %window_val_4_0_4 = select i1 %not4, i8 %lineBuff4_load, i8 %window_val_4_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_4_0_4"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:206  %countOnes_104 = select i1 %tmp_44_3_8, i6 %countOnes_103, i6 %tmp_45_3_8 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_104"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:207  %tmp_44_4 = icmp eq i8 %window_val_4_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:208  %tmp_45_4 = add i6 %countOnes_104, 1            ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:209  %countOnes_105 = select i1 %tmp_44_4, i6 %countOnes_104, i6 %tmp_45_4 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_105"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:210  %tmp_44_4_1 = icmp eq i8 %window_val_4_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_1"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:213  %tmp_44_4_2 = icmp eq i8 %window_val_4_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_2"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:216  %tmp_44_4_3 = icmp eq i8 %window_val_4_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_3"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:219  %tmp_44_4_4 = icmp eq i8 %window_val_4_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_4"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:222  %tmp_44_4_5 = icmp eq i8 %window_val_4_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_5"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:225  %tmp_44_4_6 = icmp eq i8 %window_val_4_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_6"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:228  %tmp_44_4_7 = icmp eq i8 %window_val_4_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_7"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:231  %tmp_44_4_8 = icmp eq i8 %window_val_4_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4_8"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="8" op_0_bw="8">
<![CDATA[
bb55:28  %window_val_4_0_load = load i8* %window_val_4_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_0_load"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="8">
<![CDATA[
bb55:29  %window_val_4_1_load = load i8* %window_val_4_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_1_load"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="8" op_0_bw="8">
<![CDATA[
bb55:30  %window_val_4_2_load = load i8* %window_val_4_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_2_load"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="8" op_0_bw="8">
<![CDATA[
bb55:31  %window_val_4_3_load = load i8* %window_val_4_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_3_load"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="8" op_0_bw="8">
<![CDATA[
bb55:32  %window_val_4_4_load = load i8* %window_val_4_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_4_load"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="8" op_0_bw="8">
<![CDATA[
bb55:33  %window_val_4_5_load = load i8* %window_val_4_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_5_load"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="8" op_0_bw="8">
<![CDATA[
bb55:34  %window_val_4_6_load = load i8* %window_val_4_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_4_6_load"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:96  store i8 %window_val_4_6_load, i8* %window_val_4_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:97  store i8 %window_val_4_5_load, i8* %window_val_4_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:98  store i8 %window_val_4_4_load, i8* %window_val_4_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:99  store i8 %window_val_4_3_load, i8* %window_val_4_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:100  store i8 %window_val_4_2_load, i8* %window_val_4_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:101  store i8 %window_val_4_1_load, i8* %window_val_4_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:102  store i8 %window_val_4_0_load, i8* %window_val_4_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:103  store i8 %window_val_4_0_4, i8* %window_val_4_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="494" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:211  %tmp_45_4_1 = add i6 %countOnes_105, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_1"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:212  %countOnes_106 = select i1 %tmp_44_4_1, i6 %countOnes_105, i6 %tmp_45_4_1 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_106"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:214  %tmp_45_4_2 = add i6 %countOnes_106, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="497" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:215  %countOnes_107 = select i1 %tmp_44_4_2, i6 %countOnes_106, i6 %tmp_45_4_2 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_107"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:217  %tmp_45_4_3 = add i6 %countOnes_107, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_3"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:218  %countOnes_108 = select i1 %tmp_44_4_3, i6 %countOnes_107, i6 %tmp_45_4_3 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_108"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="500" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:220  %tmp_45_4_4 = add i6 %countOnes_108, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_4"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:221  %countOnes_109 = select i1 %tmp_44_4_4, i6 %countOnes_108, i6 %tmp_45_4_4 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_109"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:223  %tmp_45_4_5 = add i6 %countOnes_109, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="503" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:224  %countOnes_110 = select i1 %tmp_44_4_5, i6 %countOnes_109, i6 %tmp_45_4_5 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_110"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:226  %tmp_45_4_6 = add i6 %countOnes_110, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_6"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:227  %countOnes_111 = select i1 %tmp_44_4_6, i6 %countOnes_110, i6 %tmp_45_4_6 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_111"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="506" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:229  %tmp_45_4_7 = add i6 %countOnes_111, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_7"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:230  %countOnes_112 = select i1 %tmp_44_4_7, i6 %countOnes_111, i6 %tmp_45_4_7 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_112"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_4_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:232  %tmp_45_4_8 = add i6 %countOnes_112, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:49  %window_val_5_0_load31 = load i8* %window_val_5_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_5_0_load31"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:50  %window_val_5_1_load_2 = load i8* %window_val_5_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_1_load_2"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:51  %window_val_5_2_load_2 = load i8* %window_val_5_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_2_load_2"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:52  %window_val_5_3_load_2 = load i8* %window_val_5_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_3_load_2"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:53  %window_val_5_4_load_2 = load i8* %window_val_5_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_4_load_2"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:54  %window_val_5_5_load_2 = load i8* %window_val_5_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_5_load_2"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:55  %window_val_5_6_load_2 = load i8* %window_val_5_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_6_load_2"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:56  %window_val_5_7_load = load i8* %window_val_5_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_7_load"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:84  %window_val_5_0_4 = select i1 %not4, i8 %lineBuff3_load, i8 %window_val_5_0_load31 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_5_0_4"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:233  %countOnes_113 = select i1 %tmp_44_4_8, i6 %countOnes_112, i6 %tmp_45_4_8 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_113"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:234  %tmp_44_5 = icmp eq i8 %window_val_5_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:235  %tmp_45_5 = add i6 %countOnes_113, 1            ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:236  %countOnes_114 = select i1 %tmp_44_5, i6 %countOnes_113, i6 %tmp_45_5 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_114"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:237  %tmp_44_5_1 = icmp eq i8 %window_val_5_0_load31, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_1"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:240  %tmp_44_5_2 = icmp eq i8 %window_val_5_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_2"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:243  %tmp_44_5_3 = icmp eq i8 %window_val_5_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_3"/></StgValue>
</operation>

<operation id="525" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:246  %tmp_44_5_4 = icmp eq i8 %window_val_5_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_4"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:249  %tmp_44_5_5 = icmp eq i8 %window_val_5_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_5"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:252  %tmp_44_5_6 = icmp eq i8 %window_val_5_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_6"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:255  %tmp_44_5_7 = icmp eq i8 %window_val_5_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_7"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:258  %tmp_44_5_8 = icmp eq i8 %window_val_5_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5_8"/></StgValue>
</operation>

<operation id="530" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="8" op_0_bw="8">
<![CDATA[
bb55:35  %window_val_5_0_load = load i8* %window_val_5_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_0_load"/></StgValue>
</operation>

<operation id="531" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="8" op_0_bw="8">
<![CDATA[
bb55:36  %window_val_5_1_load = load i8* %window_val_5_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_1_load"/></StgValue>
</operation>

<operation id="532" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="8" op_0_bw="8">
<![CDATA[
bb55:37  %window_val_5_2_load = load i8* %window_val_5_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_2_load"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="8" op_0_bw="8">
<![CDATA[
bb55:38  %window_val_5_3_load = load i8* %window_val_5_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_3_load"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="8" op_0_bw="8">
<![CDATA[
bb55:39  %window_val_5_4_load = load i8* %window_val_5_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_4_load"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="8" op_0_bw="8">
<![CDATA[
bb55:40  %window_val_5_5_load = load i8* %window_val_5_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_5_load"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="8" op_0_bw="8">
<![CDATA[
bb55:41  %window_val_5_6_load = load i8* %window_val_5_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_5_6_load"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:88  store i8 %window_val_5_6_load, i8* %window_val_5_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:89  store i8 %window_val_5_5_load, i8* %window_val_5_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:90  store i8 %window_val_5_4_load, i8* %window_val_5_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:91  store i8 %window_val_5_3_load, i8* %window_val_5_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:92  store i8 %window_val_5_2_load, i8* %window_val_5_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:93  store i8 %window_val_5_1_load, i8* %window_val_5_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:94  store i8 %window_val_5_0_load, i8* %window_val_5_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:95  store i8 %window_val_5_0_4, i8* %window_val_5_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="545" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:238  %tmp_45_5_1 = add i6 %countOnes_114, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_1"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:239  %countOnes_115 = select i1 %tmp_44_5_1, i6 %countOnes_114, i6 %tmp_45_5_1 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_115"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:241  %tmp_45_5_2 = add i6 %countOnes_115, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="548" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:242  %countOnes_116 = select i1 %tmp_44_5_2, i6 %countOnes_115, i6 %tmp_45_5_2 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_116"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:244  %tmp_45_5_3 = add i6 %countOnes_116, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_3"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:245  %countOnes_117 = select i1 %tmp_44_5_3, i6 %countOnes_116, i6 %tmp_45_5_3 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_117"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="551" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:247  %tmp_45_5_4 = add i6 %countOnes_117, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_4"/></StgValue>
</operation>

<operation id="552" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:248  %countOnes_118 = select i1 %tmp_44_5_4, i6 %countOnes_117, i6 %tmp_45_5_4 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_118"/></StgValue>
</operation>

<operation id="553" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:250  %tmp_45_5_5 = add i6 %countOnes_118, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="554" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:251  %countOnes_119 = select i1 %tmp_44_5_5, i6 %countOnes_118, i6 %tmp_45_5_5 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_119"/></StgValue>
</operation>

<operation id="555" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:253  %tmp_45_5_6 = add i6 %countOnes_119, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_6"/></StgValue>
</operation>

<operation id="556" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:254  %countOnes_120 = select i1 %tmp_44_5_6, i6 %countOnes_119, i6 %tmp_45_5_6 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_120"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="557" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:256  %tmp_45_5_7 = add i6 %countOnes_120, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_7"/></StgValue>
</operation>

<operation id="558" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:257  %countOnes_121 = select i1 %tmp_44_5_7, i6 %countOnes_120, i6 %tmp_45_5_7 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_121"/></StgValue>
</operation>

<operation id="559" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_5_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:259  %tmp_45_5_8 = add i6 %countOnes_121, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="560" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:57  %window_val_6_0_load_2 = load i8* %window_val_6_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_6_0_load_2"/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:58  %window_val_6_1_load_2 = load i8* %window_val_6_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_1_load_2"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:59  %window_val_6_2_load_2 = load i8* %window_val_6_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_2_load_2"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:60  %window_val_6_3_load21 = load i8* %window_val_6_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_3_load21"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:61  %window_val_6_4_load_2 = load i8* %window_val_6_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_4_load_2"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:62  %window_val_6_5_load_2 = load i8* %window_val_6_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_5_load_2"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:63  %window_val_6_6_load_2 = load i8* %window_val_6_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_6_load_2"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:64  %window_val_6_7_load = load i8* %window_val_6_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_7_load"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:83  %window_val_6_0_4 = select i1 %not4, i8 %lineBuff2_load, i8 %window_val_6_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_6_0_4"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:260  %countOnes_122 = select i1 %tmp_44_5_8, i6 %countOnes_121, i6 %tmp_45_5_8 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_122"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:261  %tmp_44_6 = icmp eq i8 %window_val_6_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:262  %tmp_45_6 = add i6 %countOnes_122, 1            ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:263  %countOnes_123 = select i1 %tmp_44_6, i6 %countOnes_122, i6 %tmp_45_6 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_123"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:264  %tmp_44_6_1 = icmp eq i8 %window_val_6_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_1"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:267  %tmp_44_6_2 = icmp eq i8 %window_val_6_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_2"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:270  %tmp_44_6_3 = icmp eq i8 %window_val_6_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_3"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:273  %tmp_44_6_4 = icmp eq i8 %window_val_6_3_load21, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_4"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:276  %tmp_44_6_5 = icmp eq i8 %window_val_6_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_5"/></StgValue>
</operation>

<operation id="578" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:279  %tmp_44_6_6 = icmp eq i8 %window_val_6_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_6"/></StgValue>
</operation>

<operation id="579" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:282  %tmp_44_6_7 = icmp eq i8 %window_val_6_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_7"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:285  %tmp_44_6_8 = icmp eq i8 %window_val_6_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6_8"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="8" op_0_bw="8">
<![CDATA[
bb55:42  %window_val_6_0_load = load i8* %window_val_6_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_0_load"/></StgValue>
</operation>

<operation id="582" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="8" op_0_bw="8">
<![CDATA[
bb55:43  %window_val_6_1_load = load i8* %window_val_6_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_1_load"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="8" op_0_bw="8">
<![CDATA[
bb55:44  %window_val_6_2_load = load i8* %window_val_6_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_2_load"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="8" op_0_bw="8">
<![CDATA[
bb55:45  %window_val_6_3_load = load i8* %window_val_6_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_3_load"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="8">
<![CDATA[
bb55:46  %window_val_6_4_load = load i8* %window_val_6_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_4_load"/></StgValue>
</operation>

<operation id="586" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="8" op_0_bw="8">
<![CDATA[
bb55:47  %window_val_6_5_load = load i8* %window_val_6_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_5_load"/></StgValue>
</operation>

<operation id="587" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="8">
<![CDATA[
bb55:48  %window_val_6_6_load = load i8* %window_val_6_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_6_6_load"/></StgValue>
</operation>

<operation id="588" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:80  store i8 %window_val_6_6_load, i8* %window_val_6_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:81  store i8 %window_val_6_5_load, i8* %window_val_6_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:82  store i8 %window_val_6_4_load, i8* %window_val_6_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:83  store i8 %window_val_6_3_load, i8* %window_val_6_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:84  store i8 %window_val_6_2_load, i8* %window_val_6_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:85  store i8 %window_val_6_1_load, i8* %window_val_6_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:86  store i8 %window_val_6_0_load, i8* %window_val_6_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:87  store i8 %window_val_6_0_4, i8* %window_val_6_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="596" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:265  %tmp_45_6_1 = add i6 %countOnes_123, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_1"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:266  %countOnes_124 = select i1 %tmp_44_6_1, i6 %countOnes_123, i6 %tmp_45_6_1 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_124"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:268  %tmp_45_6_2 = add i6 %countOnes_124, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="599" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:269  %countOnes_125 = select i1 %tmp_44_6_2, i6 %countOnes_124, i6 %tmp_45_6_2 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_125"/></StgValue>
</operation>

<operation id="600" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:271  %tmp_45_6_3 = add i6 %countOnes_125, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_3"/></StgValue>
</operation>

<operation id="601" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:272  %countOnes_126 = select i1 %tmp_44_6_3, i6 %countOnes_125, i6 %tmp_45_6_3 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_126"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="602" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:274  %tmp_45_6_4 = add i6 %countOnes_126, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_4"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:275  %countOnes_127 = select i1 %tmp_44_6_4, i6 %countOnes_126, i6 %tmp_45_6_4 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_127"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:277  %tmp_45_6_5 = add i6 %countOnes_127, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="605" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:278  %countOnes_128 = select i1 %tmp_44_6_5, i6 %countOnes_127, i6 %tmp_45_6_5 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_128"/></StgValue>
</operation>

<operation id="606" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:280  %tmp_45_6_6 = add i6 %countOnes_128, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_6"/></StgValue>
</operation>

<operation id="607" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:281  %countOnes_129 = select i1 %tmp_44_6_6, i6 %countOnes_128, i6 %tmp_45_6_6 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_129"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="608" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:283  %tmp_45_6_7 = add i6 %countOnes_129, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_7"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:284  %countOnes_130 = select i1 %tmp_44_6_7, i6 %countOnes_129, i6 %tmp_45_6_7 ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_130"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_6_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb.i.0_ifconv:286  %tmp_45_6_8 = add i6 %countOnes_130, 1          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="611" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:65  %window_val_7_0_load_2 = load i8* %window_val_7_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_7_0_load_2"/></StgValue>
</operation>

<operation id="612" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:66  %window_val_7_1_load_2 = load i8* %window_val_7_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_1_load_2"/></StgValue>
</operation>

<operation id="613" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:67  %window_val_7_2_load_2 = load i8* %window_val_7_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_2_load_2"/></StgValue>
</operation>

<operation id="614" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:68  %window_val_7_3_load_2 = load i8* %window_val_7_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_3_load_2"/></StgValue>
</operation>

<operation id="615" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:69  %window_val_7_4_load_2 = load i8* %window_val_7_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_4_load_2"/></StgValue>
</operation>

<operation id="616" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:70  %window_val_7_5_load_2 = load i8* %window_val_7_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_5_load_2"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:71  %window_val_7_6_load11 = load i8* %window_val_7_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_6_load11"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:72  %window_val_7_7_load = load i8* %window_val_7_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_7_load"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:73  %window_val_8_0_load_2 = load i8* %window_val_8_0 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_8_0_load_2"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:74  %window_val_8_1_load_2 = load i8* %window_val_8_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_1_load_2"/></StgValue>
</operation>

<operation id="621" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:75  %window_val_8_2_load_2 = load i8* %window_val_8_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_2_load_2"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:76  %window_val_8_3_load_2 = load i8* %window_val_8_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_3_load_2"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:77  %window_val_8_4_load_2 = load i8* %window_val_8_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_4_load_2"/></StgValue>
</operation>

<operation id="624" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:78  %window_val_8_5_load_2 = load i8* %window_val_8_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_5_load_2"/></StgValue>
</operation>

<operation id="625" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:79  %window_val_8_6_load_2 = load i8* %window_val_8_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_6_load_2"/></StgValue>
</operation>

<operation id="626" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8">
<![CDATA[
bb.i.0_ifconv:80  %window_val_8_7_load = load i8* %window_val_8_7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_7_load"/></StgValue>
</operation>

<operation id="627" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:81  %window_val_8_0_4 = select i1 %not4, i8 %lineBuff0_load, i8 %window_val_8_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_8_0_4"/></StgValue>
</operation>

<operation id="628" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i.0_ifconv:82  %window_val_7_0_4 = select i1 %not4, i8 %lineBuff1_load, i8 %window_val_7_0_load_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="window_val_7_0_4"/></StgValue>
</operation>

<operation id="629" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
bb.i.0_ifconv:287  %countOnes_131 = select i1 %tmp_44_6_8, i6 %countOnes_130, i6 %tmp_45_6_8 ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_131"/></StgValue>
</operation>

<operation id="630" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="7" op_0_bw="6">
<![CDATA[
bb.i.0_ifconv:288  %countOnes_62_cast = zext i6 %countOnes_131 to i7 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_62_cast"/></StgValue>
</operation>

<operation id="631" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:289  %tmp_44_7 = icmp eq i8 %window_val_7_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:290  %tmp_45_7 = add i7 %countOnes_62_cast, 1        ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:291  %countOnes_132 = select i1 %tmp_44_7, i7 %countOnes_62_cast, i7 %tmp_45_7 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_132"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:292  %tmp_44_7_1 = icmp eq i8 %window_val_7_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_1"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:295  %tmp_44_7_2 = icmp eq i8 %window_val_7_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_2"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:298  %tmp_44_7_3 = icmp eq i8 %window_val_7_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_3"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:301  %tmp_44_7_4 = icmp eq i8 %window_val_7_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_4"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:304  %tmp_44_7_5 = icmp eq i8 %window_val_7_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_5"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:307  %tmp_44_7_6 = icmp eq i8 %window_val_7_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_6"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:310  %tmp_44_7_7 = icmp eq i8 %window_val_7_6_load11, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_7"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:313  %tmp_44_7_8 = icmp eq i8 %window_val_7_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7_8"/></StgValue>
</operation>

<operation id="642" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:316  %tmp_44_8 = icmp eq i8 %window_val_8_0_4, 0     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:319  %tmp_44_8_1 = icmp eq i8 %window_val_8_0_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_1"/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:322  %tmp_44_8_2 = icmp eq i8 %window_val_8_1_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_2"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:325  %tmp_44_8_3 = icmp eq i8 %window_val_8_2_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_3"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:328  %tmp_44_8_4 = icmp eq i8 %window_val_8_3_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_4"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:331  %tmp_44_8_5 = icmp eq i8 %window_val_8_4_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_5"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:334  %tmp_44_8_6 = icmp eq i8 %window_val_8_5_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_6"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:337  %tmp_44_8_7 = icmp eq i8 %window_val_8_6_load_2, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_7"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0_ifconv:340  %tmp_44_8_8 = icmp eq i8 %window_val_8_7_load, 0 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_8_8"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="8">
<![CDATA[
bb55:49  %window_val_7_0_load = load i8* %window_val_7_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_0_load"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="8">
<![CDATA[
bb55:50  %window_val_7_1_load = load i8* %window_val_7_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_1_load"/></StgValue>
</operation>

<operation id="653" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="8" op_0_bw="8">
<![CDATA[
bb55:51  %window_val_7_2_load = load i8* %window_val_7_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_2_load"/></StgValue>
</operation>

<operation id="654" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="8" op_0_bw="8">
<![CDATA[
bb55:52  %window_val_7_3_load = load i8* %window_val_7_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_3_load"/></StgValue>
</operation>

<operation id="655" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="8" op_0_bw="8">
<![CDATA[
bb55:53  %window_val_7_4_load = load i8* %window_val_7_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_4_load"/></StgValue>
</operation>

<operation id="656" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8">
<![CDATA[
bb55:54  %window_val_7_5_load = load i8* %window_val_7_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_5_load"/></StgValue>
</operation>

<operation id="657" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="8" op_0_bw="8">
<![CDATA[
bb55:55  %window_val_7_6_load = load i8* %window_val_7_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_7_6_load"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="8">
<![CDATA[
bb55:56  %window_val_8_0_load = load i8* %window_val_8_0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_0_load"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="8" op_0_bw="8">
<![CDATA[
bb55:57  %window_val_8_1_load = load i8* %window_val_8_1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_1_load"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="8" op_0_bw="8">
<![CDATA[
bb55:58  %window_val_8_2_load = load i8* %window_val_8_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_2_load"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="8">
<![CDATA[
bb55:59  %window_val_8_3_load = load i8* %window_val_8_3 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_3_load"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="8" op_0_bw="8">
<![CDATA[
bb55:60  %window_val_8_4_load = load i8* %window_val_8_4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_4_load"/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="8" op_0_bw="8">
<![CDATA[
bb55:61  %window_val_8_5_load = load i8* %window_val_8_5 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_5_load"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="8">
<![CDATA[
bb55:62  %window_val_8_6_load = load i8* %window_val_8_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="window_val_8_6_load"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb55:63  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str50, i32 %tmp_4) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:64  store i8 %window_val_8_6_load, i8* %window_val_8_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:65  store i8 %window_val_8_5_load, i8* %window_val_8_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:66  store i8 %window_val_8_4_load, i8* %window_val_8_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:67  store i8 %window_val_8_3_load, i8* %window_val_8_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:68  store i8 %window_val_8_2_load, i8* %window_val_8_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:69  store i8 %window_val_8_1_load, i8* %window_val_8_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:70  store i8 %window_val_8_0_load, i8* %window_val_8_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:71  store i8 %window_val_8_0_4, i8* %window_val_8_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:72  store i8 %window_val_7_6_load, i8* %window_val_7_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:73  store i8 %window_val_7_5_load, i8* %window_val_7_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:74  store i8 %window_val_7_4_load, i8* %window_val_7_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:75  store i8 %window_val_7_3_load, i8* %window_val_7_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:76  store i8 %window_val_7_2_load, i8* %window_val_7_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:77  store i8 %window_val_7_1_load, i8* %window_val_7_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:78  store i8 %window_val_7_0_load, i8* %window_val_7_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb55:79  store i8 %window_val_7_0_4, i8* %window_val_7_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="0">
<![CDATA[
bb55:136  br label %bb56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="683" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:293  %tmp_45_7_1 = add i7 %countOnes_132, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_1"/></StgValue>
</operation>

<operation id="684" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:294  %countOnes_133 = select i1 %tmp_44_7_1, i7 %countOnes_132, i7 %tmp_45_7_1 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_133"/></StgValue>
</operation>

<operation id="685" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:296  %tmp_45_7_2 = add i7 %countOnes_133, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="686" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:297  %countOnes_134 = select i1 %tmp_44_7_2, i7 %countOnes_133, i7 %tmp_45_7_2 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_134"/></StgValue>
</operation>

<operation id="687" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:299  %tmp_45_7_3 = add i7 %countOnes_134, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_3"/></StgValue>
</operation>

<operation id="688" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:300  %countOnes_135 = select i1 %tmp_44_7_3, i7 %countOnes_134, i7 %tmp_45_7_3 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_135"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="689" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:302  %tmp_45_7_4 = add i7 %countOnes_135, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_4"/></StgValue>
</operation>

<operation id="690" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:303  %countOnes_136 = select i1 %tmp_44_7_4, i7 %countOnes_135, i7 %tmp_45_7_4 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_136"/></StgValue>
</operation>

<operation id="691" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:305  %tmp_45_7_5 = add i7 %countOnes_136, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="692" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:306  %countOnes_137 = select i1 %tmp_44_7_5, i7 %countOnes_136, i7 %tmp_45_7_5 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_137"/></StgValue>
</operation>

<operation id="693" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:308  %tmp_45_7_6 = add i7 %countOnes_137, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_6"/></StgValue>
</operation>

<operation id="694" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:309  %countOnes_138 = select i1 %tmp_44_7_6, i7 %countOnes_137, i7 %tmp_45_7_6 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_138"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="695" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:311  %tmp_45_7_7 = add i7 %countOnes_138, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_7"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:312  %countOnes_139 = select i1 %tmp_44_7_7, i7 %countOnes_138, i7 %tmp_45_7_7 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_139"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_7_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:314  %tmp_45_7_8 = add i7 %countOnes_139, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="698" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:315  %countOnes_140 = select i1 %tmp_44_7_8, i7 %countOnes_139, i7 %tmp_45_7_8 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_140"/></StgValue>
</operation>

<operation id="699" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:317  %tmp_45_8 = add i7 %countOnes_140, 1            ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8"/></StgValue>
</operation>

<operation id="700" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:318  %countOnes_141 = select i1 %tmp_44_8, i7 %countOnes_140, i7 %tmp_45_8 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_141"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="701" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:320  %tmp_45_8_1 = add i7 %countOnes_141, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_1"/></StgValue>
</operation>

<operation id="702" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:321  %countOnes_142 = select i1 %tmp_44_8_1, i7 %countOnes_141, i7 %tmp_45_8_1 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_142"/></StgValue>
</operation>

<operation id="703" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:323  %tmp_45_8_2 = add i7 %countOnes_142, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="704" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:324  %countOnes_143 = select i1 %tmp_44_8_2, i7 %countOnes_142, i7 %tmp_45_8_2 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_143"/></StgValue>
</operation>

<operation id="705" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:326  %tmp_45_8_3 = add i7 %countOnes_143, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_3"/></StgValue>
</operation>

<operation id="706" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:327  %countOnes_144 = select i1 %tmp_44_8_3, i7 %countOnes_143, i7 %tmp_45_8_3 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_144"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="707" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:329  %tmp_45_8_4 = add i7 %countOnes_144, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_4"/></StgValue>
</operation>

<operation id="708" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:330  %countOnes_145 = select i1 %tmp_44_8_4, i7 %countOnes_144, i7 %tmp_45_8_4 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_145"/></StgValue>
</operation>

<operation id="709" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:332  %tmp_45_8_5 = add i7 %countOnes_145, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="710" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:333  %countOnes_146 = select i1 %tmp_44_8_5, i7 %countOnes_145, i7 %tmp_45_8_5 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_146"/></StgValue>
</operation>

<operation id="711" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:335  %tmp_45_8_6 = add i7 %countOnes_146, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_6"/></StgValue>
</operation>

<operation id="712" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:336  %countOnes_147 = select i1 %tmp_44_8_6, i7 %countOnes_146, i7 %tmp_45_8_6 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_147"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="713" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:338  %tmp_45_8_7 = add i7 %countOnes_147, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_7"/></StgValue>
</operation>

<operation id="714" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:339  %countOnes_148 = select i1 %tmp_44_8_7, i7 %countOnes_147, i7 %tmp_45_8_7 ; <i7> [#uses=2]

]]></node>
<StgValue><ssdm name="countOnes_148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="715" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_44_8_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:341  %tmp_45_8_8 = add i7 %countOnes_148, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_8_8"/></StgValue>
</operation>

<operation id="716" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
bb.i.0_ifconv:342  %countOnes_149 = select i1 %tmp_44_8_8, i7 %countOnes_148, i7 %tmp_45_8_8 ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="countOnes_149"/></StgValue>
</operation>

<operation id="717" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb.i.0_ifconv:343  %tmp_6 = icmp ugt i7 %countOnes_149, 41         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="718" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i.0_ifconv:344  %not_or_cond6 = xor i1 %or_cond6, true          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not_or_cond6"/></StgValue>
</operation>

<operation id="719" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i.0_ifconv:345  %pixel_out_val = and i1 %tmp_6, %not_or_cond6   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val"/></StgValue>
</operation>

<operation id="720" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="8" op_0_bw="1">
<![CDATA[
bb.i.0_ifconv:346  %pixel_out_val_2_cast = sext i1 %pixel_out_val to i8 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_2_cast"/></StgValue>
</operation>

<operation id="721" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not_or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb54:0  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_out_val_2_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="not_or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="0">
<![CDATA[
bb54:1  br label %bb55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
