{"files":[{"patch":"@@ -5048,1 +5048,1 @@\n-    VectorRegister vtemp1, VectorRegister vtemp2, int step, Assembler::LMUL LMUL) {\n+    VectorRegister vtemp1, VectorRegister vtemp2, int step, Assembler::LMUL lmul) {\n@@ -5050,3 +5050,3 @@\n-    assert((LMUL == Assembler::m4 && step == 64) ||\n-           (LMUL == Assembler::m2 && step == 32) ||\n-           (LMUL == Assembler::m1 && step == 16),\n+    assert((lmul == Assembler::m4 && step == 64) ||\n+           (lmul == Assembler::m2 && step == 32) ||\n+           (lmul == Assembler::m1 && step == 16),\n@@ -5073,1 +5073,1 @@\n-    __ vsetvli(temp0, temp3, Assembler::e8, LMUL);\n+    __ vsetvli(temp0, temp3, Assembler::e8, lmul);\n@@ -5091,1 +5091,1 @@\n-      __ vsetvli(temp0, temp3, Assembler::e16, LMUL);\n+      __ vsetvli(temp0, temp3, Assembler::e16, lmul);\n@@ -5096,3 +5096,3 @@\n-      Assembler::LMUL LMULx2 = (LMUL == Assembler::m1) ? Assembler::m2 :\n-                               (LMUL == Assembler::m2) ? Assembler::m4 : Assembler::m8;\n-      __ vsetvli(temp0, temp3, Assembler::e16, LMULx2);\n+      Assembler::LMUL lmulx2 = (lmul == Assembler::m1) ? Assembler::m2 :\n+                               (lmul == Assembler::m2) ? Assembler::m4 : Assembler::m8;\n+      __ vsetvli(temp0, temp3, Assembler::e16, lmulx2);\n@@ -5134,2 +5134,2 @@\n-    Label L_simple_by1_loop, L_nmax, L_nmax_loop, L_nmax_loop_entry,\n-      L_by16, L_by16_loop, L_by16_loop_unroll, L_by1_loop, L_do_mod, L_combine, L_by1;\n+    Label L_nmax, L_nmax_loop, L_nmax_loop_entry, L_by16, L_by16_loop,\n+      L_by16_loop_unroll, L_by1_loop, L_do_mod, L_combine, L_by1;\n@@ -5216,5 +5216,1 @@\n-  __ bind(L_simple_by1_loop);\n-    __ lbu(temp0, Address(buff, 0));\n-    __ addi(buff, buff, step_1);\n-    __ add(s1, s1, temp0);\n-    __ add(s2, s2, s1);\n+    \/\/ Jumping to L_by1_loop\n@@ -5222,8 +5218,1 @@\n-    __ bgtz(len, L_simple_by1_loop);\n-\n-    \/\/ s1 = s1 % BASE\n-    __ remuw(s1, s1, base);\n-    \/\/ s2 = s2 % BASE\n-    __ remuw(s2, s2, base);\n-\n-    __ j(L_combine);\n+    __ j(L_by1_loop);\n@@ -5268,2 +5257,2 @@\n-    __ mv(t2, step_64);\n-    __ blt(len, t2, L_by16_loop);\n+    __ mv(temp3, step_64);\n+    __ blt(len, temp3, L_by16_loop);\n@@ -5273,1 +5262,1 @@\n-      vbytes, vs1acc, vs2acc, temp0, temp1, temp2, count,\n+      vbytes, vs1acc, vs2acc, temp0, temp1, temp2, temp3,\n@@ -5276,2 +5265,2 @@\n-    \/\/ By now the count should still be 64\n-    __ bge(len, count, L_by16_loop_unroll);\n+    \/\/ By now the temp3 should still be 64\n+    __ bge(len, temp3, L_by16_loop_unroll);\n@@ -5281,1 +5270,1 @@\n-      vbytes, vs1acc, vs2acc, temp0, temp1, temp2, count,\n+      vbytes, vs1acc, vs2acc, temp0, temp1, temp2, temp3,\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":19,"deletions":30,"binary":false,"changes":49,"status":"modified"}]}