[
 {
  "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
  "InstLine" : 2,
  "InstName" : "top",
  "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
  "ModuleLine" : 2,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 56,
    "InstName" : "clk_wiz_0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_rpll/gowin_rpll.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_rPLL"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 139,
    "InstName" : "io",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/filter.v",
    "ModuleLine" : 3,
    "ModuleName" : "filter"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 640,
    "InstName" : "pre_ram_access_check_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 720,
    "InstName" : "dsp_ram_read_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 728,
    "InstName" : "dsp_incr_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 800,
    "InstName" : "brama_read_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 808,
    "InstName" : "brama_write_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 922,
    "InstName" : "bram_poke_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 929,
    "InstName" : "bram_peek_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1026,
    "InstName" : "xrama_read_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1034,
    "InstName" : "xrama_write_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1050,
    "InstName" : "xram_poke_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1057,
    "InstName" : "xram_peek_trigger",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/trigger.v",
    "ModuleLine" : 3,
    "ModuleName" : "trigger"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1117,
    "InstName" : "pll0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_rpll/gowin_rpll0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_rPLL0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1122,
    "InstName" : "clkdiv0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_clkdiv/gowin_clkdiv0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1156,
    "InstName" : "hdmi",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
    "ModuleLine" : 4,
    "ModuleName" : "hdmi",
    "SubInsts" : [
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
      "InstLine" : 326,
      "InstName" : "true_hdmi_output.packet_picker",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_picker.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_picker",
      "SubInsts" : [
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_picker.sv",
        "InstLine" : 51,
        "InstName" : "audio_clock_regeneration_packet",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/audio_clock_regeneration_packet.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_clock_regeneration_packet"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_picker.sv",
        "InstLine" : 131,
        "InstName" : "audio_sample_packet",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/audio_sample_packet.sv",
        "ModuleLine" : 8,
        "ModuleName" : "audio_sample_packet"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_picker.sv",
        "InstLine" : 137,
        "InstName" : "auxiliary_video_information_info_frame",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/auxiliary_video_information_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "auxiliary_video_information_info_frame"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_picker.sv",
        "InstLine" : 140,
        "InstName" : "source_product_description_info_frame",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/source_product_description_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "source_product_description_info_frame"
       },
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_picker.sv",
        "InstLine" : 143,
        "InstName" : "audio_info_frame",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/audio_info_frame.sv",
        "ModuleLine" : 5,
        "ModuleName" : "audio_info_frame"
       }
      ]
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
      "InstLine" : 328,
      "InstName" : "true_hdmi_output.packet_assembler",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/packet_assembler.sv",
      "ModuleLine" : 4,
      "ModuleName" : "packet_assembler"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[0].tmds_channel",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[1].tmds_channel",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
      "InstLine" : 379,
      "InstName" : "tmds_gen[2].tmds_channel",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/tmds_channel.sv",
      "ModuleLine" : 4,
      "ModuleName" : "tmds_channel"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/hdmi.sv",
      "InstLine" : 383,
      "InstName" : "serializer",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/hdmi/serializer.sv",
      "ModuleLine" : 4,
      "ModuleName" : "serializer"
     }
    ]
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1200,
    "InstName" : "mem",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/filter.v",
    "ModuleLine" : 3,
    "ModuleName" : "filter"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1225,
    "InstName" : "z80_clkdiv0",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_clkdiv/gowin_clkdiv0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1232,
    "InstName" : "z80_clkdiv1",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_clkdiv/gowin_clkdiv1.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV1"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1239,
    "InstName" : "z80_clkdiv2",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_clkdiv/gowin_clkdiv2.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_CLKDIV2"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1249,
    "InstName" : "z80_clkdcs",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_dcs/gowin_dcs0.v",
    "ModuleLine" : 9,
    "ModuleName" : "Gowin_DCS0"
   },
   {
    "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/top.v",
    "InstLine" : 1284,
    "InstName" : "TTRS80",
    "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
    "ModuleLine" : 17,
    "ModuleName" : "TTRS80",
    "SubInsts" : [
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
      "InstLine" : 125,
      "InstName" : "T80a",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80a.vhd",
      "ModuleLine" : 82,
      "ModuleName" : "T80a",
      "SubInsts" : [
       {
        "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80a.vhd",
        "InstLine" : 169,
        "InstName" : "u0",
        "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80.vhd",
        "ModuleLine" : 85,
        "ModuleName" : "T80",
        "SubInsts" : [
         {
          "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80.vhd",
          "InstLine" : 270,
          "InstName" : "mcode",
          "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80_MCode.vhd",
          "ModuleLine" : 80,
          "ModuleName" : "T80_MCode"
         },
         {
          "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80.vhd",
          "InstLine" : 345,
          "InstName" : "alu",
          "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80_ALU.vhd",
          "ModuleLine" : 74,
          "ModuleName" : "T80_ALU"
         },
         {
          "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80.vhd",
          "InstLine" : 1079,
          "InstName" : "Regs",
          "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/t80/T80_Reg.vhd",
          "ModuleLine" : 75,
          "ModuleName" : "T80_Reg"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
      "InstLine" : 172,
      "InstName" : "z80_rom",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_dpb/blk_mem_gen_0.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_0"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
      "InstLine" : 207,
      "InstName" : "z80_ram",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_dpb/blk_mem_gen_1.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_1"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
      "InstLine" : 284,
      "InstName" : "z80_dsp",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_dpb/blk_mem_gen_2.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_2"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
      "InstLine" : 332,
      "InstName" : "z80_hires",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_dpb/blk_mem_gen_4.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_4"
     },
     {
      "InstFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/TTRS80.v",
      "InstLine" : 544,
      "InstName" : "char_rom",
      "ModuleFile" : "E:/Documents/FPGA/TRS-IO++PTRS-ap/src/gowin_prom/blk_mem_gen_3.v",
      "ModuleLine" : 9,
      "ModuleName" : "blk_mem_gen_3"
     }
    ]
   }
  ]
 }
]