{"Source Block": ["oh/gpio/hdl/gpio.v@49:59@HdlIdDef", "   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n   /*AUTOWIRE*/\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@52:62", "   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/gpio/hdl/gpio.v@43:53", "   //# BODY\n   //##################################################################\n   \n   //registers\n   reg [N-1:0] \t   odata_reg;\n   reg [N-1:0] \t   oen_reg;\n   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n"], ["oh/gpio/hdl/gpio.v@48:58", "   reg [N-1:0] \t   oen_reg;\n   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n"], ["oh/gpio/hdl/gpio.v@44:54", "   //##################################################################\n   \n   //registers\n   reg [N-1:0] \t   odata_reg;\n   reg [N-1:0] \t   oen_reg;\n   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n"], ["oh/gpio/hdl/gpio.v@52:62", "   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/gpio/hdl/gpio.v@50:60", "   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"]], "Diff Content": {"Delete": [[54, "   wire [N-1:0]    event_posedge;\n"]], "Add": []}}