{
  "Top": "rayTriangleIntersect",
  "RtlTop": "rayTriangleIntersect",
  "RtlPrefix": "",
  "RtlSubPrefix": "rayTriangleIntersect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "dir_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_dir",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dir_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dir_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "P1_DRAM": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_P1_DRAM",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "P2_DRAM": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_P2_DRAM",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "P3_DRAM": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_P3_DRAM",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "intersectIndex": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_intersectIndex",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/nethome\/sbn6\/fpga\/Lab3B\/rayTriangleIntersect.zip",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "rayTriangleIntersect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "25345",
    "Latency": "25344"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rayTriangleIntersect",
    "Version": "1.0",
    "DisplayName": "Raytriangleintersect",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_rayTriangleIntersect_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/raytriangleintersect.cpp",
      "..\/..\/common.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/rayTriangleIntersect_control_s_axi.vhd",
      "impl\/vhdl\/rayTriangleIntersect_dir_m_axi.vhd",
      "impl\/vhdl\/rayTriangleIntersect_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/rayTriangleIntersect_intersectIndex_m_axi.vhd",
      "impl\/vhdl\/rayTriangleIntersect_mul_32s_32s_48_1_1.vhd",
      "impl\/vhdl\/rayTriangleIntersect_P1_DRAM_m_axi.vhd",
      "impl\/vhdl\/rayTriangleIntersect_P1_V_0.vhd",
      "impl\/vhdl\/rayTriangleIntersect_P2_DRAM_m_axi.vhd",
      "impl\/vhdl\/rayTriangleIntersect_P3_DRAM_m_axi.vhd",
      "impl\/vhdl\/rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP.vhd",
      "impl\/vhdl\/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1.vhd",
      "impl\/vhdl\/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3.vhd",
      "impl\/vhdl\/rayTriangleIntersect_sdiv_34ns_32s_32_38_1.vhd",
      "impl\/vhdl\/rayTriangleIntersect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/rayTriangleIntersect_control_s_axi.v",
      "impl\/verilog\/rayTriangleIntersect_dir_m_axi.v",
      "impl\/verilog\/rayTriangleIntersect_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/rayTriangleIntersect_intersectIndex_m_axi.v",
      "impl\/verilog\/rayTriangleIntersect_mul_32s_32s_48_1_1.v",
      "impl\/verilog\/rayTriangleIntersect_P1_DRAM_m_axi.v",
      "impl\/verilog\/rayTriangleIntersect_P1_V_0.v",
      "impl\/verilog\/rayTriangleIntersect_P2_DRAM_m_axi.v",
      "impl\/verilog\/rayTriangleIntersect_P3_DRAM_m_axi.v",
      "impl\/verilog\/rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP.v",
      "impl\/verilog\/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1.v",
      "impl\/verilog\/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3.v",
      "impl\/verilog\/rayTriangleIntersect_sdiv_34ns_32s_32_38_1.v",
      "impl\/verilog\/rayTriangleIntersect.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/data\/rayTriangleIntersect.mdd",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/data\/rayTriangleIntersect.tcl",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/src\/xraytriangleintersect.c",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/src\/xraytriangleintersect.h",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/src\/xraytriangleintersect_hw.h",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/src\/xraytriangleintersect_linux.c",
      "impl\/misc\/drivers\/rayTriangleIntersect_v1_0\/src\/xraytriangleintersect_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/rayTriangleIntersect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_intersectIndex",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "dir_DRAM_1",
          "access": "W",
          "description": "Data signal of dir_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dir_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of dir_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "dir_DRAM_2",
          "access": "W",
          "description": "Data signal of dir_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dir_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of dir_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "P1_DRAM_offset_1",
          "access": "W",
          "description": "Data signal of P1_DRAM_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P1_DRAM_offset",
              "access": "W",
              "description": "Bit 31 to 0 of P1_DRAM_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "P1_DRAM_offset_2",
          "access": "W",
          "description": "Data signal of P1_DRAM_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P1_DRAM_offset",
              "access": "W",
              "description": "Bit 63 to 32 of P1_DRAM_offset"
            }]
        },
        {
          "offset": "0x28",
          "name": "P2_DRAM_offset_1",
          "access": "W",
          "description": "Data signal of P2_DRAM_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P2_DRAM_offset",
              "access": "W",
              "description": "Bit 31 to 0 of P2_DRAM_offset"
            }]
        },
        {
          "offset": "0x2c",
          "name": "P2_DRAM_offset_2",
          "access": "W",
          "description": "Data signal of P2_DRAM_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P2_DRAM_offset",
              "access": "W",
              "description": "Bit 63 to 32 of P2_DRAM_offset"
            }]
        },
        {
          "offset": "0x34",
          "name": "P3_DRAM_offset_1",
          "access": "W",
          "description": "Data signal of P3_DRAM_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P3_DRAM_offset",
              "access": "W",
              "description": "Bit 31 to 0 of P3_DRAM_offset"
            }]
        },
        {
          "offset": "0x38",
          "name": "P3_DRAM_offset_2",
          "access": "W",
          "description": "Data signal of P3_DRAM_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P3_DRAM_offset",
              "access": "W",
              "description": "Bit 63 to 32 of P3_DRAM_offset"
            }]
        },
        {
          "offset": "0x40",
          "name": "intersectIndex_offset_1",
          "access": "W",
          "description": "Data signal of intersectIndex_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "intersectIndex_offset",
              "access": "W",
              "description": "Bit 31 to 0 of intersectIndex_offset"
            }]
        },
        {
          "offset": "0x44",
          "name": "intersectIndex_offset_2",
          "access": "W",
          "description": "Data signal of intersectIndex_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "intersectIndex_offset",
              "access": "W",
              "description": "Bit 63 to 32 of intersectIndex_offset"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "dir_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "P1_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "P2_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "P3_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "intersectIndex"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_dir:m_axi_P1_DRAM:m_axi_P2_DRAM:m_axi_P3_DRAM:m_axi_intersectIndex",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_dir": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_dir_",
      "paramPrefix": "C_M_AXI_DIR_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_dir_ARADDR",
        "m_axi_dir_ARBURST",
        "m_axi_dir_ARCACHE",
        "m_axi_dir_ARID",
        "m_axi_dir_ARLEN",
        "m_axi_dir_ARLOCK",
        "m_axi_dir_ARPROT",
        "m_axi_dir_ARQOS",
        "m_axi_dir_ARREADY",
        "m_axi_dir_ARREGION",
        "m_axi_dir_ARSIZE",
        "m_axi_dir_ARUSER",
        "m_axi_dir_ARVALID",
        "m_axi_dir_AWADDR",
        "m_axi_dir_AWBURST",
        "m_axi_dir_AWCACHE",
        "m_axi_dir_AWID",
        "m_axi_dir_AWLEN",
        "m_axi_dir_AWLOCK",
        "m_axi_dir_AWPROT",
        "m_axi_dir_AWQOS",
        "m_axi_dir_AWREADY",
        "m_axi_dir_AWREGION",
        "m_axi_dir_AWSIZE",
        "m_axi_dir_AWUSER",
        "m_axi_dir_AWVALID",
        "m_axi_dir_BID",
        "m_axi_dir_BREADY",
        "m_axi_dir_BRESP",
        "m_axi_dir_BUSER",
        "m_axi_dir_BVALID",
        "m_axi_dir_RDATA",
        "m_axi_dir_RID",
        "m_axi_dir_RLAST",
        "m_axi_dir_RREADY",
        "m_axi_dir_RRESP",
        "m_axi_dir_RUSER",
        "m_axi_dir_RVALID",
        "m_axi_dir_WDATA",
        "m_axi_dir_WID",
        "m_axi_dir_WLAST",
        "m_axi_dir_WREADY",
        "m_axi_dir_WSTRB",
        "m_axi_dir_WUSER",
        "m_axi_dir_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "dir_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "dir_DRAM"
        }
      ]
    },
    "m_axi_P1_DRAM": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_P1_DRAM_",
      "paramPrefix": "C_M_AXI_P1_DRAM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_P1_DRAM_ARADDR",
        "m_axi_P1_DRAM_ARBURST",
        "m_axi_P1_DRAM_ARCACHE",
        "m_axi_P1_DRAM_ARID",
        "m_axi_P1_DRAM_ARLEN",
        "m_axi_P1_DRAM_ARLOCK",
        "m_axi_P1_DRAM_ARPROT",
        "m_axi_P1_DRAM_ARQOS",
        "m_axi_P1_DRAM_ARREADY",
        "m_axi_P1_DRAM_ARREGION",
        "m_axi_P1_DRAM_ARSIZE",
        "m_axi_P1_DRAM_ARUSER",
        "m_axi_P1_DRAM_ARVALID",
        "m_axi_P1_DRAM_AWADDR",
        "m_axi_P1_DRAM_AWBURST",
        "m_axi_P1_DRAM_AWCACHE",
        "m_axi_P1_DRAM_AWID",
        "m_axi_P1_DRAM_AWLEN",
        "m_axi_P1_DRAM_AWLOCK",
        "m_axi_P1_DRAM_AWPROT",
        "m_axi_P1_DRAM_AWQOS",
        "m_axi_P1_DRAM_AWREADY",
        "m_axi_P1_DRAM_AWREGION",
        "m_axi_P1_DRAM_AWSIZE",
        "m_axi_P1_DRAM_AWUSER",
        "m_axi_P1_DRAM_AWVALID",
        "m_axi_P1_DRAM_BID",
        "m_axi_P1_DRAM_BREADY",
        "m_axi_P1_DRAM_BRESP",
        "m_axi_P1_DRAM_BUSER",
        "m_axi_P1_DRAM_BVALID",
        "m_axi_P1_DRAM_RDATA",
        "m_axi_P1_DRAM_RID",
        "m_axi_P1_DRAM_RLAST",
        "m_axi_P1_DRAM_RREADY",
        "m_axi_P1_DRAM_RRESP",
        "m_axi_P1_DRAM_RUSER",
        "m_axi_P1_DRAM_RVALID",
        "m_axi_P1_DRAM_WDATA",
        "m_axi_P1_DRAM_WID",
        "m_axi_P1_DRAM_WLAST",
        "m_axi_P1_DRAM_WREADY",
        "m_axi_P1_DRAM_WSTRB",
        "m_axi_P1_DRAM_WUSER",
        "m_axi_P1_DRAM_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "P1_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "P1_DRAM"
        }
      ]
    },
    "m_axi_P2_DRAM": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_P2_DRAM_",
      "paramPrefix": "C_M_AXI_P2_DRAM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_P2_DRAM_ARADDR",
        "m_axi_P2_DRAM_ARBURST",
        "m_axi_P2_DRAM_ARCACHE",
        "m_axi_P2_DRAM_ARID",
        "m_axi_P2_DRAM_ARLEN",
        "m_axi_P2_DRAM_ARLOCK",
        "m_axi_P2_DRAM_ARPROT",
        "m_axi_P2_DRAM_ARQOS",
        "m_axi_P2_DRAM_ARREADY",
        "m_axi_P2_DRAM_ARREGION",
        "m_axi_P2_DRAM_ARSIZE",
        "m_axi_P2_DRAM_ARUSER",
        "m_axi_P2_DRAM_ARVALID",
        "m_axi_P2_DRAM_AWADDR",
        "m_axi_P2_DRAM_AWBURST",
        "m_axi_P2_DRAM_AWCACHE",
        "m_axi_P2_DRAM_AWID",
        "m_axi_P2_DRAM_AWLEN",
        "m_axi_P2_DRAM_AWLOCK",
        "m_axi_P2_DRAM_AWPROT",
        "m_axi_P2_DRAM_AWQOS",
        "m_axi_P2_DRAM_AWREADY",
        "m_axi_P2_DRAM_AWREGION",
        "m_axi_P2_DRAM_AWSIZE",
        "m_axi_P2_DRAM_AWUSER",
        "m_axi_P2_DRAM_AWVALID",
        "m_axi_P2_DRAM_BID",
        "m_axi_P2_DRAM_BREADY",
        "m_axi_P2_DRAM_BRESP",
        "m_axi_P2_DRAM_BUSER",
        "m_axi_P2_DRAM_BVALID",
        "m_axi_P2_DRAM_RDATA",
        "m_axi_P2_DRAM_RID",
        "m_axi_P2_DRAM_RLAST",
        "m_axi_P2_DRAM_RREADY",
        "m_axi_P2_DRAM_RRESP",
        "m_axi_P2_DRAM_RUSER",
        "m_axi_P2_DRAM_RVALID",
        "m_axi_P2_DRAM_WDATA",
        "m_axi_P2_DRAM_WID",
        "m_axi_P2_DRAM_WLAST",
        "m_axi_P2_DRAM_WREADY",
        "m_axi_P2_DRAM_WSTRB",
        "m_axi_P2_DRAM_WUSER",
        "m_axi_P2_DRAM_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "P2_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "P2_DRAM"
        }
      ]
    },
    "m_axi_P3_DRAM": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_P3_DRAM_",
      "paramPrefix": "C_M_AXI_P3_DRAM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_P3_DRAM_ARADDR",
        "m_axi_P3_DRAM_ARBURST",
        "m_axi_P3_DRAM_ARCACHE",
        "m_axi_P3_DRAM_ARID",
        "m_axi_P3_DRAM_ARLEN",
        "m_axi_P3_DRAM_ARLOCK",
        "m_axi_P3_DRAM_ARPROT",
        "m_axi_P3_DRAM_ARQOS",
        "m_axi_P3_DRAM_ARREADY",
        "m_axi_P3_DRAM_ARREGION",
        "m_axi_P3_DRAM_ARSIZE",
        "m_axi_P3_DRAM_ARUSER",
        "m_axi_P3_DRAM_ARVALID",
        "m_axi_P3_DRAM_AWADDR",
        "m_axi_P3_DRAM_AWBURST",
        "m_axi_P3_DRAM_AWCACHE",
        "m_axi_P3_DRAM_AWID",
        "m_axi_P3_DRAM_AWLEN",
        "m_axi_P3_DRAM_AWLOCK",
        "m_axi_P3_DRAM_AWPROT",
        "m_axi_P3_DRAM_AWQOS",
        "m_axi_P3_DRAM_AWREADY",
        "m_axi_P3_DRAM_AWREGION",
        "m_axi_P3_DRAM_AWSIZE",
        "m_axi_P3_DRAM_AWUSER",
        "m_axi_P3_DRAM_AWVALID",
        "m_axi_P3_DRAM_BID",
        "m_axi_P3_DRAM_BREADY",
        "m_axi_P3_DRAM_BRESP",
        "m_axi_P3_DRAM_BUSER",
        "m_axi_P3_DRAM_BVALID",
        "m_axi_P3_DRAM_RDATA",
        "m_axi_P3_DRAM_RID",
        "m_axi_P3_DRAM_RLAST",
        "m_axi_P3_DRAM_RREADY",
        "m_axi_P3_DRAM_RRESP",
        "m_axi_P3_DRAM_RUSER",
        "m_axi_P3_DRAM_RVALID",
        "m_axi_P3_DRAM_WDATA",
        "m_axi_P3_DRAM_WID",
        "m_axi_P3_DRAM_WLAST",
        "m_axi_P3_DRAM_WREADY",
        "m_axi_P3_DRAM_WSTRB",
        "m_axi_P3_DRAM_WUSER",
        "m_axi_P3_DRAM_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "P3_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "P3_DRAM"
        }
      ]
    },
    "m_axi_intersectIndex": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_intersectIndex_",
      "paramPrefix": "C_M_AXI_INTERSECTINDEX_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_intersectIndex_ARADDR",
        "m_axi_intersectIndex_ARBURST",
        "m_axi_intersectIndex_ARCACHE",
        "m_axi_intersectIndex_ARID",
        "m_axi_intersectIndex_ARLEN",
        "m_axi_intersectIndex_ARLOCK",
        "m_axi_intersectIndex_ARPROT",
        "m_axi_intersectIndex_ARQOS",
        "m_axi_intersectIndex_ARREADY",
        "m_axi_intersectIndex_ARREGION",
        "m_axi_intersectIndex_ARSIZE",
        "m_axi_intersectIndex_ARUSER",
        "m_axi_intersectIndex_ARVALID",
        "m_axi_intersectIndex_AWADDR",
        "m_axi_intersectIndex_AWBURST",
        "m_axi_intersectIndex_AWCACHE",
        "m_axi_intersectIndex_AWID",
        "m_axi_intersectIndex_AWLEN",
        "m_axi_intersectIndex_AWLOCK",
        "m_axi_intersectIndex_AWPROT",
        "m_axi_intersectIndex_AWQOS",
        "m_axi_intersectIndex_AWREADY",
        "m_axi_intersectIndex_AWREGION",
        "m_axi_intersectIndex_AWSIZE",
        "m_axi_intersectIndex_AWUSER",
        "m_axi_intersectIndex_AWVALID",
        "m_axi_intersectIndex_BID",
        "m_axi_intersectIndex_BREADY",
        "m_axi_intersectIndex_BRESP",
        "m_axi_intersectIndex_BUSER",
        "m_axi_intersectIndex_BVALID",
        "m_axi_intersectIndex_RDATA",
        "m_axi_intersectIndex_RID",
        "m_axi_intersectIndex_RLAST",
        "m_axi_intersectIndex_RREADY",
        "m_axi_intersectIndex_RRESP",
        "m_axi_intersectIndex_RUSER",
        "m_axi_intersectIndex_RVALID",
        "m_axi_intersectIndex_WDATA",
        "m_axi_intersectIndex_WID",
        "m_axi_intersectIndex_WLAST",
        "m_axi_intersectIndex_WREADY",
        "m_axi_intersectIndex_WSTRB",
        "m_axi_intersectIndex_WUSER",
        "m_axi_intersectIndex_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "intersectIndex"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "intersectIndex"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dir_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dir_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dir_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dir_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dir_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dir_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dir_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dir_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dir_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dir_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dir_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dir_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dir_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dir_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dir_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dir_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dir_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dir_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dir_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dir_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dir_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dir_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dir_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dir_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dir_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P1_DRAM_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P1_DRAM_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_P1_DRAM_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_P1_DRAM_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P1_DRAM_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P1_DRAM_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P1_DRAM_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P1_DRAM_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P1_DRAM_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P1_DRAM_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_P1_DRAM_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P1_DRAM_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P1_DRAM_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P1_DRAM_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_P1_DRAM_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_P1_DRAM_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P1_DRAM_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P1_DRAM_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P1_DRAM_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P1_DRAM_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P1_DRAM_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P1_DRAM_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P1_DRAM_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_P1_DRAM_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P1_DRAM_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_P1_DRAM_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P1_DRAM_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P1_DRAM_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_P1_DRAM_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P1_DRAM_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P2_DRAM_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P2_DRAM_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_P2_DRAM_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_P2_DRAM_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P2_DRAM_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P2_DRAM_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P2_DRAM_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P2_DRAM_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P2_DRAM_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P2_DRAM_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_P2_DRAM_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P2_DRAM_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P2_DRAM_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P2_DRAM_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_P2_DRAM_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_P2_DRAM_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P2_DRAM_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P2_DRAM_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P2_DRAM_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P2_DRAM_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P2_DRAM_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P2_DRAM_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P2_DRAM_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_P2_DRAM_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P2_DRAM_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_P2_DRAM_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P2_DRAM_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P2_DRAM_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_P2_DRAM_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P2_DRAM_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P3_DRAM_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P3_DRAM_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_P3_DRAM_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_P3_DRAM_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P3_DRAM_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P3_DRAM_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P3_DRAM_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P3_DRAM_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P3_DRAM_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P3_DRAM_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_P3_DRAM_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P3_DRAM_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P3_DRAM_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P3_DRAM_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_P3_DRAM_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_P3_DRAM_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P3_DRAM_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P3_DRAM_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_P3_DRAM_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_P3_DRAM_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_P3_DRAM_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P3_DRAM_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P3_DRAM_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_P3_DRAM_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P3_DRAM_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_P3_DRAM_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_P3_DRAM_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_P3_DRAM_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_P3_DRAM_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_P3_DRAM_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_intersectIndex_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_intersectIndex_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_intersectIndex_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_intersectIndex_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_intersectIndex_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_intersectIndex_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_intersectIndex_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_intersectIndex_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_intersectIndex_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_intersectIndex_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_intersectIndex_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_intersectIndex_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_intersectIndex_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_intersectIndex_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_intersectIndex_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_intersectIndex_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_intersectIndex_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_intersectIndex_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_intersectIndex_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_intersectIndex_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_intersectIndex_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_intersectIndex_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_intersectIndex_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_intersectIndex_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_intersectIndex_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_intersectIndex_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_intersectIndex_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_intersectIndex_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_intersectIndex_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_intersectIndex_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "rayTriangleIntersect",
      "Instances": [
        {
          "ModuleName": "rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1",
          "InstanceName": "grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240"
        },
        {
          "ModuleName": "rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3",
          "InstanceName": "grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250"
        },
        {
          "ModuleName": "rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP",
          "InstanceName": "grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272"
        }
      ]
    },
    "Info": {
      "rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rayTriangleIntersect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3": {
        "Latency": {
          "LatencyBest": "18963",
          "LatencyAvg": "18963",
          "LatencyWorst": "18963",
          "PipelineII": "18963",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_2_VITIS_LOOP_22_3",
            "TripCount": "18960",
            "Latency": "18961",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "132",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "173",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP": {
        "Latency": {
          "LatencyBest": "6363",
          "LatencyAvg": "6363",
          "LatencyWorst": "6363",
          "PipelineII": "6363",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.274"
        },
        "Loops": [{
            "Name": "NUM_TRIS_LOOP",
            "TripCount": "6320",
            "Latency": "6361",
            "PipelineII": "1",
            "PipelineDepth": "42"
          }],
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "22",
          "FF": "6056",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "4405",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rayTriangleIntersect": {
        "Latency": {
          "LatencyBest": "25344",
          "LatencyAvg": "25344",
          "LatencyWorst": "25344",
          "PipelineII": "25345",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "146",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "33",
          "DSP": "81",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "22",
          "FF": "9587",
          "AVAIL_FF": "141120",
          "UTIL_FF": "6",
          "LUT": "9266",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-05-02 18:25:01 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
