// Seed: 1640609685
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    input wor id_10
    , id_22,
    input wire id_11,
    input supply1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 id_17,
    output tri1 id_18,
    output tri0 id_19,
    output tri0 id_20
);
  wire id_23, id_24, id_25, id_26;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6
);
  assign id_1 = id_4;
  module_0(
      id_1,
      id_1,
      id_6,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_1,
      id_5,
      id_3,
      id_2,
      id_6,
      id_0,
      id_2,
      id_6,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1
  );
  `define pp_8 0
  assign id_1 = 1;
  wire id_9;
endmodule
