Project Information                         d:\maxplus2\max2lib\lab4\d56_1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 20:28:12

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

d56_1     EP1800ILC-70     44       19       0       19          39 %
d56_11    EP1800ILC-70     44       19       0       19          39 %
d56_12    EP1800ILC-70     42       18       0       18          37 %

TOTAL:                     130      56       0       56          38 %

User Pins:                 115      56       0  



Project Information                         d:\maxplus2\max2lib\lab4\d56_1.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                         d:\maxplus2\max2lib\lab4\d56_1.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'C' chosen for auto global Clock


Project Information                         d:\maxplus2\max2lib\lab4\d56_1.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'C'
Connect: {d56_12@17,    d56_12@53,    d56_12@51,    d56_12@19,    d56_1@17,
          d56_1@53,     d56_1@51,     d56_1@19,     d56_11@17,    d56_11@53,
          d56_11@51,    d56_11@19}

For node name 'WQ'
Connect: {d56_12@14,    d56_1@14,     d56_11@14}

For node name 'WP'
Connect: {d56_12@15,    d56_1@15,     d56_11@15}


Project Information                         d:\maxplus2\max2lib\lab4\d56_1.rpt

** FILE HIERARCHY **



|d8_1:21|
|d8_1:21|d1:15|
|d8_1:21|d1:22|
|d8_1:21|d1:21|
|d8_1:21|d1:20|
|d8_1:21|d1:19|
|d8_1:21|d1:18|
|d8_1:21|d1:17|
|d8_1:21|d1:16|
|d8_1:27|
|d8_1:27|d1:15|
|d8_1:27|d1:22|
|d8_1:27|d1:21|
|d8_1:27|d1:20|
|d8_1:27|d1:19|
|d8_1:27|d1:18|
|d8_1:27|d1:17|
|d8_1:27|d1:16|
|d8_1:26|
|d8_1:26|d1:15|
|d8_1:26|d1:22|
|d8_1:26|d1:21|
|d8_1:26|d1:20|
|d8_1:26|d1:19|
|d8_1:26|d1:18|
|d8_1:26|d1:17|
|d8_1:26|d1:16|
|d8_1:25|
|d8_1:25|d1:15|
|d8_1:25|d1:22|
|d8_1:25|d1:21|
|d8_1:25|d1:20|
|d8_1:25|d1:19|
|d8_1:25|d1:18|
|d8_1:25|d1:17|
|d8_1:25|d1:16|
|d8_1:24|
|d8_1:24|d1:15|
|d8_1:24|d1:22|
|d8_1:24|d1:21|
|d8_1:24|d1:20|
|d8_1:24|d1:19|
|d8_1:24|d1:18|
|d8_1:24|d1:17|
|d8_1:24|d1:16|
|d8_1:23|
|d8_1:23|d1:15|
|d8_1:23|d1:22|
|d8_1:23|d1:21|
|d8_1:23|d1:20|
|d8_1:23|d1:19|
|d8_1:23|d1:18|
|d8_1:23|d1:17|
|d8_1:23|d1:16|
|d8_1:22|
|d8_1:22|d1:15|
|d8_1:22|d1:22|
|d8_1:22|d1:21|
|d8_1:22|d1:20|
|d8_1:22|d1:19|
|d8_1:22|d1:18|
|d8_1:22|d1:17|
|d8_1:22|d1:16|


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

***** Logic for device 'd56_1' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'C' to pins 53, 51, 19, and 17'
                             R                                   
                             E                                   
                             S                                   
                             E                                   
                             R                                   
                    O  O  O  V  Q  Q  G     O  O  O  Q  Q  Q     
              O  O  1  1  1  E  1  1  N  O  1  1  1  1  1  1  Q  
              3  7  0  4  8  D  8  4  D  4  1  5  9  9  5  1  4  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     Q10 | 10                                                  60 | P11 
      Q3 | 11                                                  59 | P15 
     P18 | 12                                                  58 | P19 
     P14 | 13                                                  57 | Q5 
      WQ | 14                                                  56 | P1 
      WP | 15                                                  55 | P2 
     P10 | 16                                                  54 | P3 
       C | 17                                                  53 | C 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
       C | 19                                                  51 | C 
      P9 | 20                                                  50 | P4 
      P8 | 21                                                  49 | P5 
      P7 | 22                                                  48 | P6 
      Q8 | 23                                                  47 | P12 
      Q2 | 24                                                  46 | P16 
     P17 | 25                                                  45 | Q7 
     P13 | 26                                                  44 | Q6 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  O  O  O  O  O  G  Q  Q  Q  O  O  O  O  O  
              9  1  1  1  1  9  6  2  N  1  1  1  1  1  8  5  1  
                 3  7  7  3           D     2  6  6  2           
                                                                 
                                                                 
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     5/12( 41%)  11/12( 91%) 
B:    LC13 - LC24     5/12( 41%)  12/12(100%) 
C:    LC25 - LC36     5/12( 41%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)  12/12(100%) 


Total dedicated input pins used:                13/16     ( 81%)
Total I/O pins used:                            47/48     ( 97%)
Total logic cells used:                         19/48     ( 39%)
Average fan-in:                                  5.00
Total fan-in:                                    95

Total input pins required:                      41
Total output pins required:                     19
Total bidirectional pins required:               0
Total logic cells required:                     19
Total flipflops required:                       19

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  17      -   -       INPUT  G           0    0    0    0  C
  56      -   -       INPUT              0    0    1    0  P1
  55      -   -       INPUT              0    0    1    0  P2
  54      -   -       INPUT              0    0    1    0  P3
  50      -   -       INPUT              0    0    1    0  P4
  49      -   -       INPUT              0    0    1    0  P5
  48      -   -       INPUT              0    0    1    0  P6
  22      -   -       INPUT              0    0    1    0  P7
  21      -   -       INPUT              0    0    1    0  P8
  20      -   -       INPUT              0    0    1    0  P9
  16      -   -       INPUT              0    0    1    0  P10
  60   (40)  (D)      INPUT     g        0    0    1    0  P11
  47   (36)  (C)      INPUT     g        0    0    1    0  P12
  26   (16)  (B)      INPUT     g        0    0    1    0  P13
  13   (12)  (A)      INPUT     g        0    0    1    0  P14
  59   (39)  (D)      INPUT     g        0    0    1    0  P15
  46   (35)  (C)      INPUT     g        0    0    1    0  P16
  25   (15)  (B)      INPUT     g        0    0    1    0  P17
  12   (11)  (A)      INPUT     g        0    0    1    0  P18
  58   (38)  (D)      INPUT     g        0    0    1    0  P19
  36   (25)  (C)      INPUT              0    0    1    0  Q1
  24   (14)  (B)      INPUT     g        0    0    1    0  Q2
  11   (10)  (A)      INPUT     g        0    0    1    0  Q3
  61   (41)  (D)      INPUT              0    0    1    0  Q4
  57   (37)  (D)      INPUT     g        0    0    1    0  Q5
  44   (33)  (C)      INPUT     g        0    0    1    0  Q6
  45   (34)  (C)      INPUT     g        0    0    1    0  Q7
  23   (13)  (B)      INPUT     g        0    0    1    0  Q8
  27   (17)  (B)      INPUT              0    0    1    0  Q9
  10    (9)  (A)      INPUT     g        0    0    1    0  Q10
  62   (42)  (D)      INPUT              0    0    1    0  Q11
  37   (26)  (C)      INPUT              0    0    1    0  Q12
  28   (18)  (B)      INPUT              0    0    1    0  Q13
   2    (1)  (A)      INPUT              0    0    1    0  Q14
  63   (43)  (D)      INPUT              0    0    1    0  Q15
  38   (27)  (C)      INPUT              0    0    1    0  Q16
  29   (19)  (B)      INPUT              0    0    1    0  Q17
   3    (2)  (A)      INPUT              0    0    1    0  Q18
  64   (44)  (D)      INPUT              0    0    1    0  Q19
  15      -   -       INPUT              0    0   19    0  WP
  14      -   -       INPUT              0    0   19    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C         FF   +          4    0    0    0  O1 (|d8_1:27|d1:21|:9)
  34     24    B         FF   +          4    0    0    0  O2 (|d8_1:27|d1:20|:9)
   9      8    A         FF   +          4    0    0    0  O3 (|d8_1:27|d1:19|:9)
  68     48    D         FF   +          4    0    0    0  O4 (|d8_1:27|d1:18|:9)
  42     31    C         FF   +          4    0    0    0  O5 (|d8_1:27|d1:17|:9)
  33     23    B         FF   +          4    0    0    0  O6 (|d8_1:27|d1:16|:9)
   8      7    A         FF   +          4    0    0    0  O7 (|d8_1:27|d1:15|:9)
  41     30    C         FF   +          4    0    0    0  O8 (|d8_1:26|d1:22|:9)
  32     22    B         FF   +          4    0    0    0  O9 (|d8_1:26|d1:21|:9)
   7      6    A         FF   +          4    0    0    0  O10 (|d8_1:26|d1:20|:9)
  67     47    D         FF   +          4    0    0    0  O11 (|d8_1:26|d1:19|:9)
  40     29    C         FF   +          4    0    0    0  O12 (|d8_1:26|d1:18|:9)
  31     21    B         FF   +          4    0    0    0  O13 (|d8_1:26|d1:17|:9)
   6      5    A         FF   +          4    0    0    0  O14 (|d8_1:26|d1:16|:9)
  66     46    D         FF   +          4    0    0    0  O15 (|d8_1:26|d1:15|:9)
  39     28    C         FF   +          4    0    0    0  O16 (|d8_1:25|d1:22|:9)
  30     20    B         FF   +          4    0    0    0  O17 (|d8_1:25|d1:21|:9)
   5      4    A         FF   +          4    0    0    0  O18 (|d8_1:25|d1:20|:9)
  65     45    D         FF   +          4    0    0    0  O19 (|d8_1:25|d1:19|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'A'
        +--------- LC8 O3
        | +------- LC7 O7
        | | +----- LC6 O10
        | | | +--- LC5 O14
        | | | | +- LC4 O18
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | 
LC8  -> - - - - - | <-- O3
LC7  -> - - - - - | <-- O7
LC6  -> - - - - - | <-- O10
LC5  -> - - - - - | <-- O14
LC4  -> - - - - - | <-- O18

Pin
17   -> - - - - - | <-- C
56   -> - - - - - | <-- P1
55   -> - - - - - | <-- P2
54   -> @ - - - - | <-- P3
50   -> - - - - - | <-- P4
49   -> - - - - - | <-- P5
48   -> - - - - - | <-- P6
22   -> - @ - - - | <-- P7
21   -> - - - - - | <-- P8
20   -> - - - - - | <-- P9
16   -> - - @ - - | <-- P10
13   -> - - - * - | <-- P14
12   -> - - - - * | <-- P18
11   -> * - - - - | <-- Q3
45   -> - * - - - | <-- Q7
10   -> - - * - - | <-- Q10
2    -> - - - * - | <-- Q14
3    -> - - - - * | <-- Q18
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'B'
        +--------- LC24 O2
        | +------- LC23 O6
        | | +----- LC22 O9
        | | | +--- LC21 O13
        | | | | +- LC20 O17
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | 
LC24 -> - - - - - | <-- O2
LC23 -> - - - - - | <-- O6
LC22 -> - - - - - | <-- O9
LC21 -> - - - - - | <-- O13
LC20 -> - - - - - | <-- O17

Pin
17   -> - - - - - | <-- C
56   -> - - - - - | <-- P1
55   -> @ - - - - | <-- P2
54   -> - - - - - | <-- P3
50   -> - - - - - | <-- P4
49   -> - - - - - | <-- P5
48   -> - @ - - - | <-- P6
22   -> - - - - - | <-- P7
21   -> - - - - - | <-- P8
20   -> - - @ - - | <-- P9
16   -> - - - - - | <-- P10
26   -> - - - * - | <-- P13
25   -> - - - - * | <-- P17
24   -> * - - - - | <-- Q2
44   -> - * - - - | <-- Q6
27   -> - - * - - | <-- Q9
28   -> - - - * - | <-- Q13
29   -> - - - - * | <-- Q17
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'C'
        +--------- LC32 O1
        | +------- LC31 O5
        | | +----- LC30 O8
        | | | +--- LC29 O12
        | | | | +- LC28 O16
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'C'
LC      | | | | | 
LC32 -> - - - - - | <-- O1
LC31 -> - - - - - | <-- O5
LC30 -> - - - - - | <-- O8
LC29 -> - - - - - | <-- O12
LC28 -> - - - - - | <-- O16

Pin
17   -> - - - - - | <-- C
56   -> @ - - - - | <-- P1
55   -> - - - - - | <-- P2
54   -> - - - - - | <-- P3
50   -> - - - - - | <-- P4
49   -> - @ - - - | <-- P5
48   -> - - - - - | <-- P6
22   -> - - - - - | <-- P7
21   -> - - @ - - | <-- P8
20   -> - - - - - | <-- P9
16   -> - - - - - | <-- P10
47   -> - - - * - | <-- P12
46   -> - - - - * | <-- P16
36   -> * - - - - | <-- Q1
57   -> - * - - - | <-- Q5
23   -> - - * - - | <-- Q8
37   -> - - - * - | <-- Q12
38   -> - - - - * | <-- Q16
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 O4
        | +----- LC47 O11
        | | +--- LC46 O15
        | | | +- LC45 O19
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- O4
LC47 -> - - - - | <-- O11
LC46 -> - - - - | <-- O15
LC45 -> - - - - | <-- O19

Pin
17   -> - - - - | <-- C
56   -> - - - - | <-- P1
55   -> - - - - | <-- P2
54   -> - - - - | <-- P3
50   -> @ - - - | <-- P4
49   -> - - - - | <-- P5
48   -> - - - - | <-- P6
22   -> - - - - | <-- P7
21   -> - - - - | <-- P8
20   -> - - - - | <-- P9
16   -> - - - - | <-- P10
60   -> - * - - | <-- P11
59   -> - - * - | <-- P15
58   -> - - - * | <-- P19
61   -> * - - - | <-- Q4
62   -> - * - - | <-- Q11
63   -> - - * - | <-- Q15
64   -> - - - * | <-- Q19
15   -> @ @ @ @ | <-- WP
14   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_1

** EQUATIONS **

C        : INPUT;
C        : INPUT;
C        : INPUT;
C        : INPUT;
P1       : INPUT;
P2       : INPUT;
P3       : INPUT;
P4       : INPUT;
P5       : INPUT;
P6       : INPUT;
P7       : INPUT;
P8       : INPUT;
P9       : INPUT;
P10      : INPUT;
P11      : INPUT;
P12      : INPUT;
P13      : INPUT;
P14      : INPUT;
P15      : INPUT;
P16      : INPUT;
P17      : INPUT;
P18      : INPUT;
P19      : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q3       : INPUT;
Q4       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;
Q8       : INPUT;
Q9       : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
Q16      : INPUT;
Q17      : INPUT;
Q18      : INPUT;
Q19      : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is 'O1' = '|d8_1:27|d1:21|O' 
-- Equation name is 'O1', type is output 
 O1      = DFF( _EQ001, GLOBAL( C),  VCC,  VCC);
  _EQ001 =  Q1 &  WQ
         #  P1 &  WP;

-- Node name is 'O2' = '|d8_1:27|d1:20|O' 
-- Equation name is 'O2', type is output 
 O2      = DFF( _EQ002, GLOBAL( C),  VCC,  VCC);
  _EQ002 =  Q2 &  WQ
         #  P2 &  WP;

-- Node name is 'O3' = '|d8_1:27|d1:19|O' 
-- Equation name is 'O3', type is output 
 O3      = DFF( _EQ003, GLOBAL( C),  VCC,  VCC);
  _EQ003 =  Q3 &  WQ
         #  P3 &  WP;

-- Node name is 'O4' = '|d8_1:27|d1:18|O' 
-- Equation name is 'O4', type is output 
 O4      = DFF( _EQ004, GLOBAL( C),  VCC,  VCC);
  _EQ004 =  Q4 &  WQ
         #  P4 &  WP;

-- Node name is 'O5' = '|d8_1:27|d1:17|O' 
-- Equation name is 'O5', type is output 
 O5      = DFF( _EQ005, GLOBAL( C),  VCC,  VCC);
  _EQ005 =  Q5 &  WQ
         #  P5 &  WP;

-- Node name is 'O6' = '|d8_1:27|d1:16|O' 
-- Equation name is 'O6', type is output 
 O6      = DFF( _EQ006, GLOBAL( C),  VCC,  VCC);
  _EQ006 =  Q6 &  WQ
         #  P6 &  WP;

-- Node name is 'O7' = '|d8_1:27|d1:15|O' 
-- Equation name is 'O7', type is output 
 O7      = DFF( _EQ007, GLOBAL( C),  VCC,  VCC);
  _EQ007 =  Q7 &  WQ
         #  P7 &  WP;

-- Node name is 'O8' = '|d8_1:26|d1:22|O' 
-- Equation name is 'O8', type is output 
 O8      = DFF( _EQ008, GLOBAL( C),  VCC,  VCC);
  _EQ008 =  Q8 &  WQ
         #  P8 &  WP;

-- Node name is 'O9' = '|d8_1:26|d1:21|O' 
-- Equation name is 'O9', type is output 
 O9      = DFF( _EQ009, GLOBAL( C),  VCC,  VCC);
  _EQ009 =  Q9 &  WQ
         #  P9 &  WP;

-- Node name is 'O10' = '|d8_1:26|d1:20|O' 
-- Equation name is 'O10', type is output 
 O10     = DFF( _EQ010, GLOBAL( C),  VCC,  VCC);
  _EQ010 =  Q10 &  WQ
         #  P10 &  WP;

-- Node name is 'O11' = '|d8_1:26|d1:19|O' 
-- Equation name is 'O11', type is output 
 O11     = DFF( _EQ011, GLOBAL( C),  VCC,  VCC);
  _EQ011 =  Q11 &  WQ
         #  P11 &  WP;

-- Node name is 'O12' = '|d8_1:26|d1:18|O' 
-- Equation name is 'O12', type is output 
 O12     = DFF( _EQ012, GLOBAL( C),  VCC,  VCC);
  _EQ012 =  Q12 &  WQ
         #  P12 &  WP;

-- Node name is 'O13' = '|d8_1:26|d1:17|O' 
-- Equation name is 'O13', type is output 
 O13     = DFF( _EQ013, GLOBAL( C),  VCC,  VCC);
  _EQ013 =  Q13 &  WQ
         #  P13 &  WP;

-- Node name is 'O14' = '|d8_1:26|d1:16|O' 
-- Equation name is 'O14', type is output 
 O14     = DFF( _EQ014, GLOBAL( C),  VCC,  VCC);
  _EQ014 =  Q14 &  WQ
         #  P14 &  WP;

-- Node name is 'O15' = '|d8_1:26|d1:15|O' 
-- Equation name is 'O15', type is output 
 O15     = DFF( _EQ015, GLOBAL( C),  VCC,  VCC);
  _EQ015 =  Q15 &  WQ
         #  P15 &  WP;

-- Node name is 'O16' = '|d8_1:25|d1:22|O' 
-- Equation name is 'O16', type is output 
 O16     = DFF( _EQ016, GLOBAL( C),  VCC,  VCC);
  _EQ016 =  Q16 &  WQ
         #  P16 &  WP;

-- Node name is 'O17' = '|d8_1:25|d1:21|O' 
-- Equation name is 'O17', type is output 
 O17     = DFF( _EQ017, GLOBAL( C),  VCC,  VCC);
  _EQ017 =  Q17 &  WQ
         #  P17 &  WP;

-- Node name is 'O18' = '|d8_1:25|d1:20|O' 
-- Equation name is 'O18', type is output 
 O18     = DFF( _EQ018, GLOBAL( C),  VCC,  VCC);
  _EQ018 =  Q18 &  WQ
         #  P18 &  WP;

-- Node name is 'O19' = '|d8_1:25|d1:19|O' 
-- Equation name is 'O19', type is output 
 O19     = DFF( _EQ019, GLOBAL( C),  VCC,  VCC);
  _EQ019 =  Q19 &  WQ
         #  P19 &  WP;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

***** Logic for device 'd56_11' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'C' to pins 53, 51, 19, and 17'
                             R                                   
                             E                                   
                             S                                   
                             E                                   
                             R                                   
              O  O  O  O  O  V  Q  Q  G  O  O  O  O  Q  Q  Q  Q  
              3  3  4  4  5  E  5  4  N  3  4  4  5  5  4  4  3  
              5  9  4  8  2  D  2  8  D  6  5  9  3  3  9  5  6  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     Q44 | 10                                                  60 | P45 
     Q35 | 11                                                  59 | P49 
     P52 | 12                                                  58 | P53 
     P48 | 13                                                  57 | Q37 
      WQ | 14                                                  56 | P0 
      WP | 15                                                  55 | P34 
     P44 | 16                                                  54 | P35 
       C | 17                                                  53 | C 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
       C | 19                                                  51 | C 
     P43 | 20                                                  50 | P36 
     P40 | 21                                                  49 | P37 
     P39 | 22                                                  48 | P38 
     Q40 | 23                                                  47 | P46 
     Q34 | 24                                                  46 | P50 
     P51 | 25                                                  45 | Q39 
     P47 | 26                                                  44 | Q38 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  O  O  O  O  O  G  Q  Q  Q  O  O  O  O  O  
              4  4  5  5  4  4  3  3  N  0  4  5  5  4  4  3  0  
              3  7  1  1  7  3  8  4  D     6  0  0  6  0  7     
                                                                 
                                                                 
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     5/12( 41%)  11/12( 91%) 
B:    LC13 - LC24     5/12( 41%)  12/12(100%) 
C:    LC25 - LC36     5/12( 41%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)  12/12(100%) 


Total dedicated input pins used:                13/16     ( 81%)
Total I/O pins used:                            47/48     ( 97%)
Total logic cells used:                         19/48     ( 39%)
Average fan-in:                                  5.00
Total fan-in:                                    95

Total input pins required:                      41
Total output pins required:                     19
Total bidirectional pins required:               0
Total logic cells required:                     19
Total flipflops required:                       19

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  17      -   -       INPUT  G           0    0    0    0  C
  56      -   -       INPUT              0    0    1    0  P0
  55      -   -       INPUT              0    0    1    0  P34
  54      -   -       INPUT              0    0    1    0  P35
  50      -   -       INPUT              0    0    1    0  P36
  49      -   -       INPUT              0    0    1    0  P37
  48      -   -       INPUT              0    0    1    0  P38
  22      -   -       INPUT              0    0    1    0  P39
  21      -   -       INPUT              0    0    1    0  P40
  20      -   -       INPUT              0    0    1    0  P43
  16      -   -       INPUT              0    0    1    0  P44
  60   (40)  (D)      INPUT     g        0    0    1    0  P45
  47   (36)  (C)      INPUT     g        0    0    1    0  P46
  26   (16)  (B)      INPUT     g        0    0    1    0  P47
  13   (12)  (A)      INPUT     g        0    0    1    0  P48
  59   (39)  (D)      INPUT     g        0    0    1    0  P49
  46   (35)  (C)      INPUT     g        0    0    1    0  P50
  25   (15)  (B)      INPUT     g        0    0    1    0  P51
  12   (11)  (A)      INPUT     g        0    0    1    0  P52
  58   (38)  (D)      INPUT     g        0    0    1    0  P53
  36   (25)  (C)      INPUT              0    0    1    0  Q0
  24   (14)  (B)      INPUT     g        0    0    1    0  Q34
  11   (10)  (A)      INPUT     g        0    0    1    0  Q35
  61   (41)  (D)      INPUT              0    0    1    0  Q36
  57   (37)  (D)      INPUT     g        0    0    1    0  Q37
  44   (33)  (C)      INPUT     g        0    0    1    0  Q38
  45   (34)  (C)      INPUT     g        0    0    1    0  Q39
  23   (13)  (B)      INPUT     g        0    0    1    0  Q40
  27   (17)  (B)      INPUT              0    0    1    0  Q43
  10    (9)  (A)      INPUT     g        0    0    1    0  Q44
  62   (42)  (D)      INPUT              0    0    1    0  Q45
  37   (26)  (C)      INPUT              0    0    1    0  Q46
  28   (18)  (B)      INPUT              0    0    1    0  Q47
   2    (1)  (A)      INPUT              0    0    1    0  Q48
  63   (43)  (D)      INPUT              0    0    1    0  Q49
  38   (27)  (C)      INPUT              0    0    1    0  Q50
  29   (19)  (B)      INPUT              0    0    1    0  Q51
   3    (2)  (A)      INPUT              0    0    1    0  Q52
  64   (44)  (D)      INPUT              0    0    1    0  Q53
  15      -   -       INPUT              0    0   19    0  WP
  14      -   -       INPUT              0    0   19    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C         FF   +          4    0    0    0  O0 (|d8_1:27|d1:22|:9)
  34     24    B         FF   +          4    0    0    0  O34 (|d8_1:23|d1:20|:9)
   9      8    A         FF   +          4    0    0    0  O35 (|d8_1:23|d1:19|:9)
  68     48    D         FF   +          4    0    0    0  O36 (|d8_1:23|d1:18|:9)
  42     31    C         FF   +          4    0    0    0  O37 (|d8_1:23|d1:17|:9)
  33     23    B         FF   +          4    0    0    0  O38 (|d8_1:23|d1:16|:9)
   8      7    A         FF   +          4    0    0    0  O39 (|d8_1:23|d1:15|:9)
  41     30    C         FF   +          4    0    0    0  O40 (|d8_1:22|d1:22|:9)
  32     22    B         FF   +          4    0    0    0  O43 (|d8_1:22|d1:19|:9)
   7      6    A         FF   +          4    0    0    0  O44 (|d8_1:22|d1:18|:9)
  67     47    D         FF   +          4    0    0    0  O45 (|d8_1:22|d1:17|:9)
  40     29    C         FF   +          4    0    0    0  O46 (|d8_1:22|d1:16|:9)
  31     21    B         FF   +          4    0    0    0  O47 (|d8_1:22|d1:15|:9)
   6      5    A         FF   +          4    0    0    0  O48 (|d8_1:21|d1:22|:9)
  66     46    D         FF   +          4    0    0    0  O49 (|d8_1:21|d1:21|:9)
  39     28    C         FF   +          4    0    0    0  O50 (|d8_1:21|d1:20|:9)
  30     20    B         FF   +          4    0    0    0  O51 (|d8_1:21|d1:19|:9)
   5      4    A         FF   +          4    0    0    0  O52 (|d8_1:21|d1:18|:9)
  65     45    D         FF   +          4    0    0    0  O53 (|d8_1:21|d1:17|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'A'
        +--------- LC8 O35
        | +------- LC7 O39
        | | +----- LC6 O44
        | | | +--- LC5 O48
        | | | | +- LC4 O52
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'A'
LC      | | | | | 
LC8  -> - - - - - | <-- O35
LC7  -> - - - - - | <-- O39
LC6  -> - - - - - | <-- O44
LC5  -> - - - - - | <-- O48
LC4  -> - - - - - | <-- O52

Pin
17   -> - - - - - | <-- C
56   -> - - - - - | <-- P0
55   -> - - - - - | <-- P34
54   -> @ - - - - | <-- P35
50   -> - - - - - | <-- P36
49   -> - - - - - | <-- P37
48   -> - - - - - | <-- P38
22   -> - @ - - - | <-- P39
21   -> - - - - - | <-- P40
20   -> - - - - - | <-- P43
16   -> - - @ - - | <-- P44
13   -> - - - * - | <-- P48
12   -> - - - - * | <-- P52
11   -> * - - - - | <-- Q35
45   -> - * - - - | <-- Q39
10   -> - - * - - | <-- Q44
2    -> - - - * - | <-- Q48
3    -> - - - - * | <-- Q52
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'B'
        +--------- LC24 O34
        | +------- LC23 O38
        | | +----- LC22 O43
        | | | +--- LC21 O47
        | | | | +- LC20 O51
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | 
LC24 -> - - - - - | <-- O34
LC23 -> - - - - - | <-- O38
LC22 -> - - - - - | <-- O43
LC21 -> - - - - - | <-- O47
LC20 -> - - - - - | <-- O51

Pin
17   -> - - - - - | <-- C
56   -> - - - - - | <-- P0
55   -> @ - - - - | <-- P34
54   -> - - - - - | <-- P35
50   -> - - - - - | <-- P36
49   -> - - - - - | <-- P37
48   -> - @ - - - | <-- P38
22   -> - - - - - | <-- P39
21   -> - - - - - | <-- P40
20   -> - - @ - - | <-- P43
16   -> - - - - - | <-- P44
26   -> - - - * - | <-- P47
25   -> - - - - * | <-- P51
24   -> * - - - - | <-- Q34
44   -> - * - - - | <-- Q38
27   -> - - * - - | <-- Q43
28   -> - - - * - | <-- Q47
29   -> - - - - * | <-- Q51
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'C'
        +--------- LC32 O0
        | +------- LC31 O37
        | | +----- LC30 O40
        | | | +--- LC29 O46
        | | | | +- LC28 O50
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'C'
LC      | | | | | 
LC32 -> - - - - - | <-- O0
LC31 -> - - - - - | <-- O37
LC30 -> - - - - - | <-- O40
LC29 -> - - - - - | <-- O46
LC28 -> - - - - - | <-- O50

Pin
17   -> - - - - - | <-- C
56   -> @ - - - - | <-- P0
55   -> - - - - - | <-- P34
54   -> - - - - - | <-- P35
50   -> - - - - - | <-- P36
49   -> - @ - - - | <-- P37
48   -> - - - - - | <-- P38
22   -> - - - - - | <-- P39
21   -> - - @ - - | <-- P40
20   -> - - - - - | <-- P43
16   -> - - - - - | <-- P44
47   -> - - - * - | <-- P46
46   -> - - - - * | <-- P50
36   -> * - - - - | <-- Q0
57   -> - * - - - | <-- Q37
23   -> - - * - - | <-- Q40
37   -> - - - * - | <-- Q46
38   -> - - - - * | <-- Q50
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 O36
        | +----- LC47 O45
        | | +--- LC46 O49
        | | | +- LC45 O53
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- O36
LC47 -> - - - - | <-- O45
LC46 -> - - - - | <-- O49
LC45 -> - - - - | <-- O53

Pin
17   -> - - - - | <-- C
56   -> - - - - | <-- P0
55   -> - - - - | <-- P34
54   -> - - - - | <-- P35
50   -> @ - - - | <-- P36
49   -> - - - - | <-- P37
48   -> - - - - | <-- P38
22   -> - - - - | <-- P39
21   -> - - - - | <-- P40
20   -> - - - - | <-- P43
16   -> - - - - | <-- P44
60   -> - * - - | <-- P45
59   -> - - * - | <-- P49
58   -> - - - * | <-- P53
61   -> * - - - | <-- Q36
62   -> - * - - | <-- Q45
63   -> - - * - | <-- Q49
64   -> - - - * | <-- Q53
15   -> @ @ @ @ | <-- WP
14   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_11

** EQUATIONS **

C        : INPUT;
C        : INPUT;
C        : INPUT;
C        : INPUT;
P0       : INPUT;
P34      : INPUT;
P35      : INPUT;
P36      : INPUT;
P37      : INPUT;
P38      : INPUT;
P39      : INPUT;
P40      : INPUT;
P43      : INPUT;
P44      : INPUT;
P45      : INPUT;
P46      : INPUT;
P47      : INPUT;
P48      : INPUT;
P49      : INPUT;
P50      : INPUT;
P51      : INPUT;
P52      : INPUT;
P53      : INPUT;
Q0       : INPUT;
Q34      : INPUT;
Q35      : INPUT;
Q36      : INPUT;
Q37      : INPUT;
Q38      : INPUT;
Q39      : INPUT;
Q40      : INPUT;
Q43      : INPUT;
Q44      : INPUT;
Q45      : INPUT;
Q46      : INPUT;
Q47      : INPUT;
Q48      : INPUT;
Q49      : INPUT;
Q50      : INPUT;
Q51      : INPUT;
Q52      : INPUT;
Q53      : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is 'O0' = '|d8_1:27|d1:22|O' 
-- Equation name is 'O0', type is output 
 O0      = DFF( _EQ001, GLOBAL( C),  VCC,  VCC);
  _EQ001 =  Q0 &  WQ
         #  P0 &  WP;

-- Node name is 'O34' = '|d8_1:23|d1:20|O' 
-- Equation name is 'O34', type is output 
 O34     = DFF( _EQ002, GLOBAL( C),  VCC,  VCC);
  _EQ002 =  Q34 &  WQ
         #  P34 &  WP;

-- Node name is 'O35' = '|d8_1:23|d1:19|O' 
-- Equation name is 'O35', type is output 
 O35     = DFF( _EQ003, GLOBAL( C),  VCC,  VCC);
  _EQ003 =  Q35 &  WQ
         #  P35 &  WP;

-- Node name is 'O36' = '|d8_1:23|d1:18|O' 
-- Equation name is 'O36', type is output 
 O36     = DFF( _EQ004, GLOBAL( C),  VCC,  VCC);
  _EQ004 =  Q36 &  WQ
         #  P36 &  WP;

-- Node name is 'O37' = '|d8_1:23|d1:17|O' 
-- Equation name is 'O37', type is output 
 O37     = DFF( _EQ005, GLOBAL( C),  VCC,  VCC);
  _EQ005 =  Q37 &  WQ
         #  P37 &  WP;

-- Node name is 'O38' = '|d8_1:23|d1:16|O' 
-- Equation name is 'O38', type is output 
 O38     = DFF( _EQ006, GLOBAL( C),  VCC,  VCC);
  _EQ006 =  Q38 &  WQ
         #  P38 &  WP;

-- Node name is 'O39' = '|d8_1:23|d1:15|O' 
-- Equation name is 'O39', type is output 
 O39     = DFF( _EQ007, GLOBAL( C),  VCC,  VCC);
  _EQ007 =  Q39 &  WQ
         #  P39 &  WP;

-- Node name is 'O40' = '|d8_1:22|d1:22|O' 
-- Equation name is 'O40', type is output 
 O40     = DFF( _EQ008, GLOBAL( C),  VCC,  VCC);
  _EQ008 =  Q40 &  WQ
         #  P40 &  WP;

-- Node name is 'O43' = '|d8_1:22|d1:19|O' 
-- Equation name is 'O43', type is output 
 O43     = DFF( _EQ009, GLOBAL( C),  VCC,  VCC);
  _EQ009 =  Q43 &  WQ
         #  P43 &  WP;

-- Node name is 'O44' = '|d8_1:22|d1:18|O' 
-- Equation name is 'O44', type is output 
 O44     = DFF( _EQ010, GLOBAL( C),  VCC,  VCC);
  _EQ010 =  Q44 &  WQ
         #  P44 &  WP;

-- Node name is 'O45' = '|d8_1:22|d1:17|O' 
-- Equation name is 'O45', type is output 
 O45     = DFF( _EQ011, GLOBAL( C),  VCC,  VCC);
  _EQ011 =  Q45 &  WQ
         #  P45 &  WP;

-- Node name is 'O46' = '|d8_1:22|d1:16|O' 
-- Equation name is 'O46', type is output 
 O46     = DFF( _EQ012, GLOBAL( C),  VCC,  VCC);
  _EQ012 =  Q46 &  WQ
         #  P46 &  WP;

-- Node name is 'O47' = '|d8_1:22|d1:15|O' 
-- Equation name is 'O47', type is output 
 O47     = DFF( _EQ013, GLOBAL( C),  VCC,  VCC);
  _EQ013 =  Q47 &  WQ
         #  P47 &  WP;

-- Node name is 'O48' = '|d8_1:21|d1:22|O' 
-- Equation name is 'O48', type is output 
 O48     = DFF( _EQ014, GLOBAL( C),  VCC,  VCC);
  _EQ014 =  Q48 &  WQ
         #  P48 &  WP;

-- Node name is 'O49' = '|d8_1:21|d1:21|O' 
-- Equation name is 'O49', type is output 
 O49     = DFF( _EQ015, GLOBAL( C),  VCC,  VCC);
  _EQ015 =  Q49 &  WQ
         #  P49 &  WP;

-- Node name is 'O50' = '|d8_1:21|d1:20|O' 
-- Equation name is 'O50', type is output 
 O50     = DFF( _EQ016, GLOBAL( C),  VCC,  VCC);
  _EQ016 =  Q50 &  WQ
         #  P50 &  WP;

-- Node name is 'O51' = '|d8_1:21|d1:19|O' 
-- Equation name is 'O51', type is output 
 O51     = DFF( _EQ017, GLOBAL( C),  VCC,  VCC);
  _EQ017 =  Q51 &  WQ
         #  P51 &  WP;

-- Node name is 'O52' = '|d8_1:21|d1:18|O' 
-- Equation name is 'O52', type is output 
 O52     = DFF( _EQ018, GLOBAL( C),  VCC,  VCC);
  _EQ018 =  Q52 &  WQ
         #  P52 &  WP;

-- Node name is 'O53' = '|d8_1:21|d1:17|O' 
-- Equation name is 'O53', type is output 
 O53     = DFF( _EQ019, GLOBAL( C),  VCC,  VCC);
  _EQ019 =  Q53 &  WQ
         #  P53 &  WP;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

***** Logic for device 'd56_12' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** ERROR SUMMARY **

Info: Externally connect global Clock signal 'C' to pins 53, 51, 19, and 17'
                          R  R  R                                
                          E  E  E                                
                          S  S  S                                
                          E  E  E                                
                          R  R  R                                
              O  O  O  O  V  V  V  Q  G  O  O  O  O  Q  Q  Q  Q  
              2  2  3  5  E  E  E  5  N  2  2  3  4  4  3  2  2  
              3  7  3  5  D  D  D  5  D  0  4  0  1  1  0  4  0  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     Q33 | 10                                                  60 | P30 
     Q23 | 11                                                  59 | P41 
     P55 | 12                                                  58 | Q26 
     P33 | 13                                                  57 | Q25 
      WQ | 14                                                  56 | P20 
      WP | 15                                                  55 | P21 
     P29 | 16                                                  54 | P22 
       C | 17                                                  53 | C 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
       C | 19                                                  51 | C 
     P28 | 20                                                  50 | P23 
     P27 | 21                                                  49 | P24 
     P26 | 22                                                  48 | P25 
     Q29 | 23                                                  47 | P31 
     Q22 | 24                                                  46 | P42 
     P54 | 25                                                  45 | Q21 
     P32 | 26                                                  44 | Q27 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  R  O  O  O  O  O  G  Q  Q  Q  O  O  O  O  O  
              3  5  E  5  3  2  2  2  N  2  3  4  4  3  2  2  2  
              2  4  S  4  2  9  6  2  D  8  1  2  2  1  8  5  1  
                    E                                            
                    R                                            
                    V                                            
                    E                                            
                    D                                            


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     4/12( 33%)   9/12( 75%) 
B:    LC13 - LC24     5/12( 41%)  11/12( 91%) 
C:    LC25 - LC36     5/12( 41%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)  12/12(100%) 


Total dedicated input pins used:                13/16     ( 81%)
Total I/O pins used:                            44/48     ( 91%)
Total logic cells used:                         18/48     ( 37%)
Average fan-in:                                  5.00
Total fan-in:                                    90

Total input pins required:                      39
Total output pins required:                     18
Total bidirectional pins required:               0
Total logic cells required:                     18
Total flipflops required:                       18

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  17      -   -       INPUT  G           0    0    0    0  C
  56      -   -       INPUT              0    0    1    0  P20
  55      -   -       INPUT              0    0    1    0  P21
  54      -   -       INPUT              0    0    1    0  P22
  50      -   -       INPUT              0    0    1    0  P23
  49      -   -       INPUT              0    0    1    0  P24
  48      -   -       INPUT              0    0    1    0  P25
  22      -   -       INPUT              0    0    1    0  P26
  21      -   -       INPUT              0    0    1    0  P27
  20      -   -       INPUT              0    0    1    0  P28
  16      -   -       INPUT              0    0    1    0  P29
  60   (40)  (D)      INPUT     g        0    0    1    0  P30
  47   (36)  (C)      INPUT     g        0    0    1    0  P31
  26   (16)  (B)      INPUT     g        0    0    1    0  P32
  13   (12)  (A)      INPUT     g        0    0    1    0  P33
  59   (39)  (D)      INPUT     g        0    0    1    0  P41
  46   (35)  (C)      INPUT     g        0    0    1    0  P42
  25   (15)  (B)      INPUT     g        0    0    1    0  P54
  12   (11)  (A)      INPUT     g        0    0    1    0  P55
  61   (41)  (D)      INPUT              0    0    1    0  Q20
  45   (34)  (C)      INPUT     g        0    0    1    0  Q21
  24   (14)  (B)      INPUT     g        0    0    1    0  Q22
  11   (10)  (A)      INPUT     g        0    0    1    0  Q23
  62   (42)  (D)      INPUT              0    0    1    0  Q24
  57   (37)  (D)      INPUT     g        0    0    1    0  Q25
  58   (38)  (D)      INPUT     g        0    0    1    0  Q26
  44   (33)  (C)      INPUT     g        0    0    1    0  Q27
  36   (25)  (C)      INPUT              0    0    1    0  Q28
  23   (13)  (B)      INPUT     g        0    0    1    0  Q29
  63   (43)  (D)      INPUT              0    0    1    0  Q30
  37   (26)  (C)      INPUT              0    0    1    0  Q31
  27   (17)  (B)      INPUT              0    0    1    0  Q32
  10    (9)  (A)      INPUT     g        0    0    1    0  Q33
  64   (44)  (D)      INPUT              0    0    1    0  Q41
  38   (27)  (C)      INPUT              0    0    1    0  Q42
  28   (18)  (B)      INPUT              0    0    1    0  Q54
   2    (1)  (A)      INPUT              0    0    1    0  Q55
  15      -   -       INPUT              0    0   18    0  WP
  14      -   -       INPUT              0    0   18    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D         FF   +          4    0    0    0  O20 (|d8_1:25|d1:18|:9)
  43     32    C         FF   +          4    0    0    0  O21 (|d8_1:25|d1:17|:9)
  34     24    B         FF   +          4    0    0    0  O22 (|d8_1:25|d1:16|:9)
   9      8    A         FF   +          4    0    0    0  O23 (|d8_1:25|d1:15|:9)
  67     47    D         FF   +          4    0    0    0  O24 (|d8_1:24|d1:22|:9)
  42     31    C         FF   +          4    0    0    0  O25 (|d8_1:24|d1:21|:9)
  33     23    B         FF   +          4    0    0    0  O26 (|d8_1:24|d1:20|:9)
   8      7    A         FF   +          4    0    0    0  O27 (|d8_1:24|d1:19|:9)
  41     30    C         FF   +          4    0    0    0  O28 (|d8_1:24|d1:18|:9)
  32     22    B         FF   +          4    0    0    0  O29 (|d8_1:24|d1:17|:9)
  66     46    D         FF   +          4    0    0    0  O30 (|d8_1:24|d1:16|:9)
  40     29    C         FF   +          4    0    0    0  O31 (|d8_1:24|d1:15|:9)
  31     21    B         FF   +          4    0    0    0  O32 (|d8_1:23|d1:22|:9)
   7      6    A         FF   +          4    0    0    0  O33 (|d8_1:23|d1:21|:9)
  65     45    D         FF   +          4    0    0    0  O41 (|d8_1:22|d1:21|:9)
  39     28    C         FF   +          4    0    0    0  O42 (|d8_1:22|d1:20|:9)
  30     20    B         FF   +          4    0    0    0  O54 (|d8_1:21|d1:16|:9)
   6      5    A         FF   +          4    0    0    0  O55 (|d8_1:21|d1:15|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'A'
        +------- LC8 O23
        | +----- LC7 O27
        | | +--- LC6 O33
        | | | +- LC5 O55
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'A'
LC      | | | | 
LC8  -> - - - - | <-- O23
LC7  -> - - - - | <-- O27
LC6  -> - - - - | <-- O33
LC5  -> - - - - | <-- O55

Pin
17   -> - - - - | <-- C
56   -> - - - - | <-- P20
55   -> - - - - | <-- P21
54   -> - - - - | <-- P22
50   -> @ - - - | <-- P23
49   -> - - - - | <-- P24
48   -> - - - - | <-- P25
22   -> - - - - | <-- P26
21   -> - @ - - | <-- P27
20   -> - - - - | <-- P28
16   -> - - - - | <-- P29
13   -> - - * - | <-- P33
12   -> - - - * | <-- P55
11   -> * - - - | <-- Q23
44   -> - * - - | <-- Q27
10   -> - - * - | <-- Q33
2    -> - - - * | <-- Q55
15   -> @ @ @ @ | <-- WP
14   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'B'
        +--------- LC24 O22
        | +------- LC23 O26
        | | +----- LC22 O29
        | | | +--- LC21 O32
        | | | | +- LC20 O54
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | 
LC24 -> - - - - - | <-- O22
LC23 -> - - - - - | <-- O26
LC22 -> - - - - - | <-- O29
LC21 -> - - - - - | <-- O32
LC20 -> - - - - - | <-- O54

Pin
17   -> - - - - - | <-- C
56   -> - - - - - | <-- P20
55   -> - - - - - | <-- P21
54   -> @ - - - - | <-- P22
50   -> - - - - - | <-- P23
49   -> - - - - - | <-- P24
48   -> - - - - - | <-- P25
22   -> - @ - - - | <-- P26
21   -> - - - - - | <-- P27
20   -> - - - - - | <-- P28
16   -> - - @ - - | <-- P29
26   -> - - - * - | <-- P32
25   -> - - - - * | <-- P54
24   -> * - - - - | <-- Q22
58   -> - * - - - | <-- Q26
23   -> - - * - - | <-- Q29
27   -> - - - * - | <-- Q32
28   -> - - - - * | <-- Q54
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'C'
        +--------- LC32 O21
        | +------- LC31 O25
        | | +----- LC30 O28
        | | | +--- LC29 O31
        | | | | +- LC28 O42
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'C'
LC      | | | | | 
LC32 -> - - - - - | <-- O21
LC31 -> - - - - - | <-- O25
LC30 -> - - - - - | <-- O28
LC29 -> - - - - - | <-- O31
LC28 -> - - - - - | <-- O42

Pin
17   -> - - - - - | <-- C
56   -> - - - - - | <-- P20
55   -> @ - - - - | <-- P21
54   -> - - - - - | <-- P22
50   -> - - - - - | <-- P23
49   -> - - - - - | <-- P24
48   -> - @ - - - | <-- P25
22   -> - - - - - | <-- P26
21   -> - - - - - | <-- P27
20   -> - - @ - - | <-- P28
16   -> - - - - - | <-- P29
47   -> - - - * - | <-- P31
46   -> - - - - * | <-- P42
45   -> * - - - - | <-- Q21
57   -> - * - - - | <-- Q25
36   -> - - * - - | <-- Q28
37   -> - - - * - | <-- Q31
38   -> - - - - * | <-- Q42
15   -> @ @ @ @ @ | <-- WP
14   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 O20
        | +----- LC47 O24
        | | +--- LC46 O30
        | | | +- LC45 O41
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- O20
LC47 -> - - - - | <-- O24
LC46 -> - - - - | <-- O30
LC45 -> - - - - | <-- O41

Pin
17   -> - - - - | <-- C
56   -> @ - - - | <-- P20
55   -> - - - - | <-- P21
54   -> - - - - | <-- P22
50   -> - - - - | <-- P23
49   -> - @ - - | <-- P24
48   -> - - - - | <-- P25
22   -> - - - - | <-- P26
21   -> - - - - | <-- P27
20   -> - - - - | <-- P28
16   -> - - - - | <-- P29
60   -> - - * - | <-- P30
59   -> - - - * | <-- P41
61   -> * - - - | <-- Q20
62   -> - * - - | <-- Q24
63   -> - - * - | <-- Q30
64   -> - - - * | <-- Q41
15   -> @ @ @ @ | <-- WP
14   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_1.rpt
d56_12

** EQUATIONS **

C        : INPUT;
C        : INPUT;
C        : INPUT;
C        : INPUT;
P20      : INPUT;
P21      : INPUT;
P22      : INPUT;
P23      : INPUT;
P24      : INPUT;
P25      : INPUT;
P26      : INPUT;
P27      : INPUT;
P28      : INPUT;
P29      : INPUT;
P30      : INPUT;
P31      : INPUT;
P32      : INPUT;
P33      : INPUT;
P41      : INPUT;
P42      : INPUT;
P54      : INPUT;
P55      : INPUT;
Q20      : INPUT;
Q21      : INPUT;
Q22      : INPUT;
Q23      : INPUT;
Q24      : INPUT;
Q25      : INPUT;
Q26      : INPUT;
Q27      : INPUT;
Q28      : INPUT;
Q29      : INPUT;
Q30      : INPUT;
Q31      : INPUT;
Q32      : INPUT;
Q33      : INPUT;
Q41      : INPUT;
Q42      : INPUT;
Q54      : INPUT;
Q55      : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is 'O20' = '|d8_1:25|d1:18|O' 
-- Equation name is 'O20', type is output 
 O20     = DFF( _EQ001, GLOBAL( C),  VCC,  VCC);
  _EQ001 =  Q20 &  WQ
         #  P20 &  WP;

-- Node name is 'O21' = '|d8_1:25|d1:17|O' 
-- Equation name is 'O21', type is output 
 O21     = DFF( _EQ002, GLOBAL( C),  VCC,  VCC);
  _EQ002 =  Q21 &  WQ
         #  P21 &  WP;

-- Node name is 'O22' = '|d8_1:25|d1:16|O' 
-- Equation name is 'O22', type is output 
 O22     = DFF( _EQ003, GLOBAL( C),  VCC,  VCC);
  _EQ003 =  Q22 &  WQ
         #  P22 &  WP;

-- Node name is 'O23' = '|d8_1:25|d1:15|O' 
-- Equation name is 'O23', type is output 
 O23     = DFF( _EQ004, GLOBAL( C),  VCC,  VCC);
  _EQ004 =  Q23 &  WQ
         #  P23 &  WP;

-- Node name is 'O24' = '|d8_1:24|d1:22|O' 
-- Equation name is 'O24', type is output 
 O24     = DFF( _EQ005, GLOBAL( C),  VCC,  VCC);
  _EQ005 =  Q24 &  WQ
         #  P24 &  WP;

-- Node name is 'O25' = '|d8_1:24|d1:21|O' 
-- Equation name is 'O25', type is output 
 O25     = DFF( _EQ006, GLOBAL( C),  VCC,  VCC);
  _EQ006 =  Q25 &  WQ
         #  P25 &  WP;

-- Node name is 'O26' = '|d8_1:24|d1:20|O' 
-- Equation name is 'O26', type is output 
 O26     = DFF( _EQ007, GLOBAL( C),  VCC,  VCC);
  _EQ007 =  Q26 &  WQ
         #  P26 &  WP;

-- Node name is 'O27' = '|d8_1:24|d1:19|O' 
-- Equation name is 'O27', type is output 
 O27     = DFF( _EQ008, GLOBAL( C),  VCC,  VCC);
  _EQ008 =  Q27 &  WQ
         #  P27 &  WP;

-- Node name is 'O28' = '|d8_1:24|d1:18|O' 
-- Equation name is 'O28', type is output 
 O28     = DFF( _EQ009, GLOBAL( C),  VCC,  VCC);
  _EQ009 =  Q28 &  WQ
         #  P28 &  WP;

-- Node name is 'O29' = '|d8_1:24|d1:17|O' 
-- Equation name is 'O29', type is output 
 O29     = DFF( _EQ010, GLOBAL( C),  VCC,  VCC);
  _EQ010 =  Q29 &  WQ
         #  P29 &  WP;

-- Node name is 'O30' = '|d8_1:24|d1:16|O' 
-- Equation name is 'O30', type is output 
 O30     = DFF( _EQ011, GLOBAL( C),  VCC,  VCC);
  _EQ011 =  Q30 &  WQ
         #  P30 &  WP;

-- Node name is 'O31' = '|d8_1:24|d1:15|O' 
-- Equation name is 'O31', type is output 
 O31     = DFF( _EQ012, GLOBAL( C),  VCC,  VCC);
  _EQ012 =  Q31 &  WQ
         #  P31 &  WP;

-- Node name is 'O32' = '|d8_1:23|d1:22|O' 
-- Equation name is 'O32', type is output 
 O32     = DFF( _EQ013, GLOBAL( C),  VCC,  VCC);
  _EQ013 =  Q32 &  WQ
         #  P32 &  WP;

-- Node name is 'O33' = '|d8_1:23|d1:21|O' 
-- Equation name is 'O33', type is output 
 O33     = DFF( _EQ014, GLOBAL( C),  VCC,  VCC);
  _EQ014 =  Q33 &  WQ
         #  P33 &  WP;

-- Node name is 'O41' = '|d8_1:22|d1:21|O' 
-- Equation name is 'O41', type is output 
 O41     = DFF( _EQ015, GLOBAL( C),  VCC,  VCC);
  _EQ015 =  Q41 &  WQ
         #  P41 &  WP;

-- Node name is 'O42' = '|d8_1:22|d1:20|O' 
-- Equation name is 'O42', type is output 
 O42     = DFF( _EQ016, GLOBAL( C),  VCC,  VCC);
  _EQ016 =  Q42 &  WQ
         #  P42 &  WP;

-- Node name is 'O54' = '|d8_1:21|d1:16|O' 
-- Equation name is 'O54', type is output 
 O54     = DFF( _EQ017, GLOBAL( C),  VCC,  VCC);
  _EQ017 =  Q54 &  WQ
         #  P54 &  WP;

-- Node name is 'O55' = '|d8_1:21|d1:15|O' 
-- Equation name is 'O55', type is output 
 O55     = DFF( _EQ018, GLOBAL( C),  VCC,  VCC);
  _EQ018 =  Q55 &  WQ
         #  P55 &  WP;



Project Information                         d:\maxplus2\max2lib\lab4\d56_1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,307K
