{
    "code": "module TopModule (\n    input logic clk,\n    input logic a,\n    output logic q\n);\n\n    // Initial state\n    initial begin\n        q = 1'b0;\n    end\n\n    // Sequential logic with synchronous reset\n    always_ff @(posedge clk) begin\n        if (a == 1'b1) begin\n            q <= ~q;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 56,
        "passfail": "R"
    },
    "iterations_used": 1
}