
Projet_V-NOM_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d548  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000820  0800d728  0800d728  0000e728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df48  0800df48  00010118  2**0
                  CONTENTS
  4 .ARM          00000008  0800df48  0800df48  0000ef48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800df50  0800df50  00010118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df50  0800df50  0000ef50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800df54  0800df54  0000ef54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00001118  20000000  0800df58  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000888  20001118  0800f070  00010118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019a0  0800f070  000109a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bc8f  00000000  00000000  00010148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a6b  00000000  00000000  0002bdd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001850  00000000  00000000  0002f848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d9  00000000  00000000  00031098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000237a9  00000000  00000000  00032371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d089  00000000  00000000  00055b1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1baa  00000000  00000000  00072ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015474d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d6c  00000000  00000000  00154790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0015c4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001118 	.word	0x20001118
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d710 	.word	0x0800d710

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000111c 	.word	0x2000111c
 800021c:	0800d710 	.word	0x0800d710

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08c      	sub	sp, #48	@ 0x30
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f008 fe95 	bl	8009d7c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b32      	ldr	r3, [pc, #200]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001054:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001058:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105a:	4b30      	ldr	r3, [pc, #192]	@ (800111c <MX_ADC1_Init+0xe8>)
 800105c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001060:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b2e      	ldr	r3, [pc, #184]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001068:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <MX_ADC1_Init+0xe8>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001074:	4b29      	ldr	r3, [pc, #164]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b28      	ldr	r3, [pc, #160]	@ (800111c <MX_ADC1_Init+0xe8>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	4b26      	ldr	r3, [pc, #152]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001088:	2200      	movs	r2, #0
 800108a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b23      	ldr	r3, [pc, #140]	@ (800111c <MX_ADC1_Init+0xe8>)
 800108e:	2201      	movs	r2, #1
 8001090:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b22      	ldr	r3, [pc, #136]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	4817      	ldr	r0, [pc, #92]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010be:	f001 fec9 	bl	8002e54 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010c8:	f000 fa31 	bl	800152e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d4:	4619      	mov	r1, r3
 80010d6:	4811      	ldr	r0, [pc, #68]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010d8:	f002 fc56 	bl	8003988 <HAL_ADCEx_MultiModeConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010e2:	f000 fa24 	bl	800152e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_ADC1_Init+0xec>)
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ea:	2306      	movs	r3, #6
 80010ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f2:	237f      	movs	r3, #127	@ 0x7f
 80010f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010f6:	2304      	movs	r3, #4
 80010f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001104:	f002 f82a 	bl	800315c <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800110e:	f000 fa0e 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3730      	adds	r7, #48	@ 0x30
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20001134 	.word	0x20001134
 8001120:	0c900008 	.word	0x0c900008

08001124 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b09a      	sub	sp, #104	@ 0x68
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	2244      	movs	r2, #68	@ 0x44
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f008 fe19 	bl	8009d7c <memset>
  if(adcHandle->Instance==ADC1)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001152:	d134      	bne.n	80011be <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001158:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800115a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800115e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	4618      	mov	r0, r3
 8001166:	f003 fdff 	bl	8004d68 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001170:	f000 f9dd 	bl	800152e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a13      	ldr	r2, [pc, #76]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800117a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ToF2_Pin|ToF1_Pin;
 80011a4:	2305      	movs	r3, #5
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011b4:	4619      	mov	r1, r3
 80011b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ba:	f002 fe59 	bl	8003e70 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011be:	bf00      	nop
 80011c0:	3768      	adds	r7, #104	@ 0x68
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	4b42      	ldr	r3, [pc, #264]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a41      	ldr	r2, [pc, #260]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b3f      	ldr	r3, [pc, #252]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011fa:	4b3c      	ldr	r3, [pc, #240]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a3b      	ldr	r2, [pc, #236]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001200:	f043 0320 	orr.w	r3, r3, #32
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b39      	ldr	r3, [pc, #228]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0320 	and.w	r3, r3, #32
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a35      	ldr	r2, [pc, #212]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b33      	ldr	r3, [pc, #204]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122a:	4b30      	ldr	r3, [pc, #192]	@ (80012ec <MX_GPIO_Init+0x120>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a2f      	ldr	r2, [pc, #188]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 8001248:	4829      	ldr	r0, [pc, #164]	@ (80012f0 <MX_GPIO_Init+0x124>)
 800124a:	f002 ff93 	bl	8004174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	2103      	movs	r1, #3
 8001252:	4828      	ldr	r0, [pc, #160]	@ (80012f4 <MX_GPIO_Init+0x128>)
 8001254:	f002 ff8e 	bl	8004174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_START_Pin;
 8001258:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4820      	ldr	r0, [pc, #128]	@ (80012f0 <MX_GPIO_Init+0x124>)
 800126e:	f002 fdff 	bl	8003e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AG_INT1_Pin|AG_INT2_Pin;
 8001272:	2318      	movs	r3, #24
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800128a:	f002 fdf1 	bl	8003e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin;
 800128e:	f44f 6341 	mov.w	r3, #3088	@ 0xc10
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	4812      	ldr	r0, [pc, #72]	@ (80012f0 <MX_GPIO_Init+0x124>)
 80012a8:	f002 fde2 	bl	8003e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 80012ac:	2303      	movs	r3, #3
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b0:	2301      	movs	r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4619      	mov	r1, r3
 80012c2:	480c      	ldr	r0, [pc, #48]	@ (80012f4 <MX_GPIO_Init+0x128>)
 80012c4:	f002 fdd4 	bl	8003e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_MODE_Pin;
 80012c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_MODE_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <MX_GPIO_Init+0x128>)
 80012de:	f002 fdc7 	bl	8003e70 <HAL_GPIO_Init>

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48000800 	.word	0x48000800
 80012f4:	48000400 	.word	0x48000400

080012f8 <__io_putchar>:
 * @brief Transmit a character over UART.
 * @param ch: Character to transmit.
 * @retval int: The transmitted character.
 */
int __io_putchar(int ch)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001300:	1d39      	adds	r1, r7, #4
 8001302:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001306:	2201      	movs	r2, #1
 8001308:	4803      	ldr	r0, [pc, #12]	@ (8001318 <__io_putchar+0x20>)
 800130a:	f005 fbb4 	bl	8006a76 <HAL_UART_Transmit>

	return ch;
 800130e:	687b      	ldr	r3, [r7, #4]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20001324 	.word	0x20001324

0800131c <HAL_UART_RxCpltCallback>:
 * @brief UART receive complete callback.
 * @param huart: Pointer to the UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a0a      	ldr	r2, [pc, #40]	@ (8001354 <HAL_UART_RxCpltCallback+0x38>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d10d      	bne.n	800134a <HAL_UART_RxCpltCallback+0x2e>
	{
		printf("UART2: 0x%X\r\n", rxByte);
 800132e:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <HAL_UART_RxCpltCallback+0x3c>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	4619      	mov	r1, r3
 8001334:	4809      	ldr	r0, [pc, #36]	@ (800135c <HAL_UART_RxCpltCallback+0x40>)
 8001336:	f008 fb9f 	bl	8009a78 <iprintf>
		YLIDARX2_UART_irq(&hYLIDAR);
 800133a:	4809      	ldr	r0, [pc, #36]	@ (8001360 <HAL_UART_RxCpltCallback+0x44>)
 800133c:	f001 fada 	bl	80028f4 <YLIDARX2_UART_irq>

		// Restart reception for the next byte
		HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 8001340:	2201      	movs	r2, #1
 8001342:	4905      	ldr	r1, [pc, #20]	@ (8001358 <HAL_UART_RxCpltCallback+0x3c>)
 8001344:	4807      	ldr	r0, [pc, #28]	@ (8001364 <HAL_UART_RxCpltCallback+0x48>)
 8001346:	f005 fc25 	bl	8006b94 <HAL_UART_Receive_IT>
	}
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40004400 	.word	0x40004400
 8001358:	200011a0 	.word	0x200011a0
 800135c:	0800d728 	.word	0x0800d728
 8001360:	200011a4 	.word	0x200011a4
 8001364:	200013b8 	.word	0x200013b8

08001368 <HAL_UART_ErrorCallback>:
 * @brief UART error callback.
 * @param huart: Pointer to the UART handle
 * @retval None
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a1b      	ldr	r2, [pc, #108]	@ (80013e4 <HAL_UART_ErrorCallback+0x7c>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d130      	bne.n	80013dc <HAL_UART_ErrorCallback+0x74>
	{
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_PE)
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f005 ffae 	bl	80072dc <HAL_UART_GetError>
 8001380:	4603      	mov	r3, r0
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b00      	cmp	r3, #0
 8001388:	d002      	beq.n	8001390 <HAL_UART_ErrorCallback+0x28>
			printf("Parity Error!\r\n");
 800138a:	4817      	ldr	r0, [pc, #92]	@ (80013e8 <HAL_UART_ErrorCallback+0x80>)
 800138c:	f008 fbdc 	bl	8009b48 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_NE)
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f005 ffa3 	bl	80072dc <HAL_UART_GetError>
 8001396:	4603      	mov	r3, r0
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d002      	beq.n	80013a6 <HAL_UART_ErrorCallback+0x3e>
			printf("Noise Error!\r\n");
 80013a0:	4812      	ldr	r0, [pc, #72]	@ (80013ec <HAL_UART_ErrorCallback+0x84>)
 80013a2:	f008 fbd1 	bl	8009b48 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_FE)
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f005 ff98 	bl	80072dc <HAL_UART_GetError>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d002      	beq.n	80013bc <HAL_UART_ErrorCallback+0x54>
			printf("Framing Error!\r\n");
 80013b6:	480e      	ldr	r0, [pc, #56]	@ (80013f0 <HAL_UART_ErrorCallback+0x88>)
 80013b8:	f008 fbc6 	bl	8009b48 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_ORE)
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f005 ff8d 	bl	80072dc <HAL_UART_GetError>
 80013c2:	4603      	mov	r3, r0
 80013c4:	f003 0308 	and.w	r3, r3, #8
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <HAL_UART_ErrorCallback+0x6a>
			printf("Overrun Error!\r\n");
 80013cc:	4809      	ldr	r0, [pc, #36]	@ (80013f4 <HAL_UART_ErrorCallback+0x8c>)
 80013ce:	f008 fbbb 	bl	8009b48 <puts>

		// Restart UART reception after error
		HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 80013d2:	2201      	movs	r2, #1
 80013d4:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <HAL_UART_ErrorCallback+0x90>)
 80013d6:	4809      	ldr	r0, [pc, #36]	@ (80013fc <HAL_UART_ErrorCallback+0x94>)
 80013d8:	f005 fbdc 	bl	8006b94 <HAL_UART_Receive_IT>
	}
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40004400 	.word	0x40004400
 80013e8:	0800d738 	.word	0x0800d738
 80013ec:	0800d748 	.word	0x0800d748
 80013f0:	0800d758 	.word	0x0800d758
 80013f4:	0800d768 	.word	0x0800d768
 80013f8:	200011a0 	.word	0x200011a0
 80013fc:	200013b8 	.word	0x200013b8

08001400 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001404:	f001 fae0 	bl	80029c8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001408:	f000 f846 	bl	8001498 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800140c:	f7ff fede 	bl	80011cc <MX_GPIO_Init>
	MX_SPI1_Init();
 8001410:	f000 f894 	bl	800153c <MX_SPI1_Init>
	MX_TIM1_Init();
 8001414:	f000 fa48 	bl	80018a8 <MX_TIM1_Init>
	MX_TIM3_Init();
 8001418:	f000 fb0e 	bl	8001a38 <MX_TIM3_Init>
	MX_TIM4_Init();
 800141c:	f000 fb62 	bl	8001ae4 <MX_TIM4_Init>
	MX_USART2_UART_Init();
 8001420:	f000 fcee 	bl	8001e00 <MX_USART2_UART_Init>
	MX_USART1_UART_Init();
 8001424:	f000 fca0 	bl	8001d68 <MX_USART1_UART_Init>
	MX_ADC1_Init();
 8001428:	f7ff fe04 	bl	8001034 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\n*** Waking up V-NOM ***\r\n");
 800142c:	4813      	ldr	r0, [pc, #76]	@ (800147c <main+0x7c>)
 800142e:	f008 fb8b 	bl	8009b48 <puts>
	printf("%s", jumbo_logo_msg);
 8001432:	4913      	ldr	r1, [pc, #76]	@ (8001480 <main+0x80>)
 8001434:	4813      	ldr	r0, [pc, #76]	@ (8001484 <main+0x84>)
 8001436:	f008 fb1f 	bl	8009a78 <iprintf>

	// Motor initialization
	Motor_Init(&hMotors, &htim1);
 800143a:	4913      	ldr	r1, [pc, #76]	@ (8001488 <main+0x88>)
 800143c:	4813      	ldr	r0, [pc, #76]	@ (800148c <main+0x8c>)
 800143e:	f000 fe11 	bl	8002064 <Motor_Init>
	hMotors.mode_mot1 = REVERSE_MODE;
 8001442:	4b12      	ldr	r3, [pc, #72]	@ (800148c <main+0x8c>)
 8001444:	2202      	movs	r2, #2
 8001446:	701a      	strb	r2, [r3, #0]
	hMotors.mode_mot2 = REVERSE_MODE;
 8001448:	4b10      	ldr	r3, [pc, #64]	@ (800148c <main+0x8c>)
 800144a:	2202      	movs	r2, #2
 800144c:	705a      	strb	r2, [r3, #1]
	Motor_SetMode(&hMotors);
 800144e:	480f      	ldr	r0, [pc, #60]	@ (800148c <main+0x8c>)
 8001450:	f000 fe58 	bl	8002104 <Motor_SetMode>
	Motor_SetSpeed_percent(&hMotors, 90.0, 90.0);
 8001454:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8001490 <main+0x90>
 8001458:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8001490 <main+0x90>
 800145c:	480b      	ldr	r0, [pc, #44]	@ (800148c <main+0x8c>)
 800145e:	f000 fed3 	bl	8002208 <Motor_SetSpeed_percent>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		printf("Mot1 speed: %d, Mot2 speed: %d\r\n", hMotors.current_speed1, hMotors.current_speed2);
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <main+0x8c>)
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	4a09      	ldr	r2, [pc, #36]	@ (800148c <main+0x8c>)
 8001468:	6912      	ldr	r2, [r2, #16]
 800146a:	4619      	mov	r1, r3
 800146c:	4809      	ldr	r0, [pc, #36]	@ (8001494 <main+0x94>)
 800146e:	f008 fb03 	bl	8009a78 <iprintf>
		Motor_UpdateSpeed(&hMotors);
 8001472:	4806      	ldr	r0, [pc, #24]	@ (800148c <main+0x8c>)
 8001474:	f000 ff10 	bl	8002298 <Motor_UpdateSpeed>
		printf("Mot1 speed: %d, Mot2 speed: %d\r\n", hMotors.current_speed1, hMotors.current_speed2);
 8001478:	bf00      	nop
 800147a:	e7f2      	b.n	8001462 <main+0x62>
 800147c:	0800d834 	.word	0x0800d834
 8001480:	20000000 	.word	0x20000000
 8001484:	0800d850 	.word	0x0800d850
 8001488:	20001240 	.word	0x20001240
 800148c:	200011b8 	.word	0x200011b8
 8001490:	42b40000 	.word	0x42b40000
 8001494:	0800d854 	.word	0x0800d854

08001498 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b094      	sub	sp, #80	@ 0x50
 800149c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149e:	f107 0318 	add.w	r3, r7, #24
 80014a2:	2238      	movs	r2, #56	@ 0x38
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f008 fc68 	bl	8009d7c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014ba:	2000      	movs	r0, #0
 80014bc:	f002 fe72 	bl	80041a4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014c0:	2302      	movs	r3, #2
 80014c2:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ca:	2340      	movs	r3, #64	@ 0x40
 80014cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ce:	2302      	movs	r3, #2
 80014d0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014d2:	2302      	movs	r3, #2
 80014d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80014d6:	2304      	movs	r3, #4
 80014d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80014da:	2355      	movs	r3, #85	@ 0x55
 80014dc:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014de:	2302      	movs	r3, #2
 80014e0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014e2:	2302      	movs	r3, #2
 80014e4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014e6:	2302      	movs	r3, #2
 80014e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ea:	f107 0318 	add.w	r3, r7, #24
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 ff0c 	bl	800430c <HAL_RCC_OscConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x66>
	{
		Error_Handler();
 80014fa:	f000 f818 	bl	800152e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fe:	230f      	movs	r3, #15
 8001500:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001502:	2303      	movs	r3, #3
 8001504:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2104      	movs	r1, #4
 8001516:	4618      	mov	r0, r3
 8001518:	f003 fa0a 	bl	8004930 <HAL_RCC_ClockConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 8001522:	f000 f804 	bl	800152e <Error_Handler>
	}
}
 8001526:	bf00      	nop
 8001528:	3750      	adds	r7, #80	@ 0x50
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001532:	b672      	cpsid	i
}
 8001534:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001536:	bf00      	nop
 8001538:	e7fd      	b.n	8001536 <Error_Handler+0x8>
	...

0800153c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001540:	4b1b      	ldr	r3, [pc, #108]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001542:	4a1c      	ldr	r2, [pc, #112]	@ (80015b4 <MX_SPI1_Init+0x78>)
 8001544:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001546:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001548:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800154c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800154e:	4b18      	ldr	r3, [pc, #96]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001554:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001556:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800155a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800155c:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <MX_SPI1_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001568:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <MX_SPI1_Init+0x74>)
 800156a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800156e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001570:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001572:	2210      	movs	r2, #16
 8001574:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001576:	4b0e      	ldr	r3, [pc, #56]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800157c:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <MX_SPI1_Init+0x74>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001582:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <MX_SPI1_Init+0x74>)
 800158a:	2207      	movs	r2, #7
 800158c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800158e:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001594:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <MX_SPI1_Init+0x74>)
 8001596:	2208      	movs	r2, #8
 8001598:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <MX_SPI1_Init+0x74>)
 800159c:	f003 fdd4 	bl	8005148 <HAL_SPI_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015a6:	f7ff ffc2 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200011d8 	.word	0x200011d8
 80015b4:	40013000 	.word	0x40013000

080015b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08a      	sub	sp, #40	@ 0x28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a17      	ldr	r2, [pc, #92]	@ (8001634 <HAL_SPI_MspInit+0x7c>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d128      	bne.n	800162c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015da:	4b17      	ldr	r3, [pc, #92]	@ (8001638 <HAL_SPI_MspInit+0x80>)
 80015dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015de:	4a16      	ldr	r2, [pc, #88]	@ (8001638 <HAL_SPI_MspInit+0x80>)
 80015e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80015e6:	4b14      	ldr	r3, [pc, #80]	@ (8001638 <HAL_SPI_MspInit+0x80>)
 80015e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ee:	613b      	str	r3, [r7, #16]
 80015f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <HAL_SPI_MspInit+0x80>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	4a10      	ldr	r2, [pc, #64]	@ (8001638 <HAL_SPI_MspInit+0x80>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <HAL_SPI_MspInit+0x80>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800160a:	23e0      	movs	r3, #224	@ 0xe0
 800160c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800161a:	2305      	movs	r3, #5
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001628:	f002 fc22 	bl	8003e70 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800162c:	bf00      	nop
 800162e:	3728      	adds	r7, #40	@ 0x28
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40013000 	.word	0x40013000
 8001638:	40021000 	.word	0x40021000

0800163c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001642:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <HAL_MspInit+0x44>)
 8001644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001646:	4a0e      	ldr	r2, [pc, #56]	@ (8001680 <HAL_MspInit+0x44>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	6613      	str	r3, [r2, #96]	@ 0x60
 800164e:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <HAL_MspInit+0x44>)
 8001650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <HAL_MspInit+0x44>)
 800165c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165e:	4a08      	ldr	r2, [pc, #32]	@ (8001680 <HAL_MspInit+0x44>)
 8001660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001664:	6593      	str	r3, [r2, #88]	@ 0x58
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <HAL_MspInit+0x44>)
 8001668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001672:	f002 fe3b 	bl	80042ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40021000 	.word	0x40021000

08001684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <NMI_Handler+0x4>

0800168c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <HardFault_Handler+0x4>

08001694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <MemManage_Handler+0x4>

0800169c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <BusFault_Handler+0x4>

080016a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <UsageFault_Handler+0x4>

080016ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016da:	f001 f9c7 	bl	8002a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <USART2_IRQHandler+0x10>)
 80016ea:	f005 fa9f 	bl	8006c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	200013b8 	.word	0x200013b8

080016f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return 1;
 80016fc:	2301      	movs	r3, #1
}
 80016fe:	4618      	mov	r0, r3
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <_kill>:

int _kill(int pid, int sig)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001712:	f008 fb85 	bl	8009e20 <__errno>
 8001716:	4603      	mov	r3, r0
 8001718:	2216      	movs	r2, #22
 800171a:	601a      	str	r2, [r3, #0]
  return -1;
 800171c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <_exit>:

void _exit (int status)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001730:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ffe7 	bl	8001708 <_kill>
  while (1) {}    /* Make sure we hang here */
 800173a:	bf00      	nop
 800173c:	e7fd      	b.n	800173a <_exit+0x12>

0800173e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b086      	sub	sp, #24
 8001742:	af00      	add	r7, sp, #0
 8001744:	60f8      	str	r0, [r7, #12]
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	e00a      	b.n	8001766 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001750:	f3af 8000 	nop.w
 8001754:	4601      	mov	r1, r0
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	60ba      	str	r2, [r7, #8]
 800175c:	b2ca      	uxtb	r2, r1
 800175e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	3301      	adds	r3, #1
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	697a      	ldr	r2, [r7, #20]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	429a      	cmp	r2, r3
 800176c:	dbf0      	blt.n	8001750 <_read+0x12>
  }

  return len;
 800176e:	687b      	ldr	r3, [r7, #4]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	e009      	b.n	800179e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	60ba      	str	r2, [r7, #8]
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fdb0 	bl	80012f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	3301      	adds	r3, #1
 800179c:	617b      	str	r3, [r7, #20]
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	dbf1      	blt.n	800178a <_write+0x12>
  }
  return len;
 80017a6:	687b      	ldr	r3, [r7, #4]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <_close>:

int _close(int file)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017d8:	605a      	str	r2, [r3, #4]
  return 0;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_isatty>:

int _isatty(int file)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017f0:	2301      	movs	r3, #1
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017fe:	b480      	push	{r7}
 8001800:	b085      	sub	sp, #20
 8001802:	af00      	add	r7, sp, #0
 8001804:	60f8      	str	r0, [r7, #12]
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001820:	4a14      	ldr	r2, [pc, #80]	@ (8001874 <_sbrk+0x5c>)
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <_sbrk+0x60>)
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800182c:	4b13      	ldr	r3, [pc, #76]	@ (800187c <_sbrk+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d102      	bne.n	800183a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001834:	4b11      	ldr	r3, [pc, #68]	@ (800187c <_sbrk+0x64>)
 8001836:	4a12      	ldr	r2, [pc, #72]	@ (8001880 <_sbrk+0x68>)
 8001838:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <_sbrk+0x64>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4413      	add	r3, r2
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	429a      	cmp	r2, r3
 8001846:	d207      	bcs.n	8001858 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001848:	f008 faea 	bl	8009e20 <__errno>
 800184c:	4603      	mov	r3, r0
 800184e:	220c      	movs	r2, #12
 8001850:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001856:	e009      	b.n	800186c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001858:	4b08      	ldr	r3, [pc, #32]	@ (800187c <_sbrk+0x64>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800185e:	4b07      	ldr	r3, [pc, #28]	@ (800187c <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	4a05      	ldr	r2, [pc, #20]	@ (800187c <_sbrk+0x64>)
 8001868:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800186a:	68fb      	ldr	r3, [r7, #12]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20008000 	.word	0x20008000
 8001878:	00000400 	.word	0x00000400
 800187c:	2000123c 	.word	0x2000123c
 8001880:	200019a0 	.word	0x200019a0

08001884 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <SystemInit+0x20>)
 800188a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800188e:	4a05      	ldr	r2, [pc, #20]	@ (80018a4 <SystemInit+0x20>)
 8001890:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001894:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b09c      	sub	sp, #112	@ 0x70
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
 80018d8:	615a      	str	r2, [r3, #20]
 80018da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	2234      	movs	r2, #52	@ 0x34
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f008 fa4a 	bl	8009d7c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018e8:	4b51      	ldr	r3, [pc, #324]	@ (8001a30 <MX_TIM1_Init+0x188>)
 80018ea:	4a52      	ldr	r2, [pc, #328]	@ (8001a34 <MX_TIM1_Init+0x18c>)
 80018ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018ee:	4b50      	ldr	r3, [pc, #320]	@ (8001a30 <MX_TIM1_Init+0x188>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001a30 <MX_TIM1_Init+0x188>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80018fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001a30 <MX_TIM1_Init+0x188>)
 80018fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001900:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001902:	4b4b      	ldr	r3, [pc, #300]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001904:	2200      	movs	r2, #0
 8001906:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001908:	4b49      	ldr	r3, [pc, #292]	@ (8001a30 <MX_TIM1_Init+0x188>)
 800190a:	2200      	movs	r2, #0
 800190c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800190e:	4b48      	ldr	r3, [pc, #288]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001910:	2200      	movs	r2, #0
 8001912:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001914:	4846      	ldr	r0, [pc, #280]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001916:	f003 fcc2 	bl	800529e <HAL_TIM_Base_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001920:	f7ff fe05 	bl	800152e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001924:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001928:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800192a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800192e:	4619      	mov	r1, r3
 8001930:	483f      	ldr	r0, [pc, #252]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001932:	f004 f8bd 	bl	8005ab0 <HAL_TIM_ConfigClockSource>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800193c:	f7ff fdf7 	bl	800152e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001940:	483b      	ldr	r0, [pc, #236]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001942:	f003 fd03 	bl	800534c <HAL_TIM_PWM_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800194c:	f7ff fdef 	bl	800152e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001950:	2300      	movs	r3, #0
 8001952:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001954:	2300      	movs	r3, #0
 8001956:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800195c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001960:	4619      	mov	r1, r3
 8001962:	4833      	ldr	r0, [pc, #204]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001964:	f004 ff04 	bl	8006770 <HAL_TIMEx_MasterConfigSynchronization>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800196e:	f7ff fdde 	bl	800152e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001972:	2360      	movs	r3, #96	@ 0x60
 8001974:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800197a:	2300      	movs	r3, #0
 800197c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800197e:	2300      	movs	r3, #0
 8001980:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001982:	2300      	movs	r3, #0
 8001984:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001986:	2300      	movs	r3, #0
 8001988:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800198a:	2300      	movs	r3, #0
 800198c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800198e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001992:	2200      	movs	r2, #0
 8001994:	4619      	mov	r1, r3
 8001996:	4826      	ldr	r0, [pc, #152]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001998:	f003 ff76 	bl	8005888 <HAL_TIM_PWM_ConfigChannel>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80019a2:	f7ff fdc4 	bl	800152e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019aa:	2204      	movs	r2, #4
 80019ac:	4619      	mov	r1, r3
 80019ae:	4820      	ldr	r0, [pc, #128]	@ (8001a30 <MX_TIM1_Init+0x188>)
 80019b0:	f003 ff6a 	bl	8005888 <HAL_TIM_PWM_ConfigChannel>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80019ba:	f7ff fdb8 	bl	800152e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019be:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019c2:	2208      	movs	r2, #8
 80019c4:	4619      	mov	r1, r3
 80019c6:	481a      	ldr	r0, [pc, #104]	@ (8001a30 <MX_TIM1_Init+0x188>)
 80019c8:	f003 ff5e 	bl	8005888 <HAL_TIM_PWM_ConfigChannel>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80019d2:	f7ff fdac 	bl	800152e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019ee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a06:	2300      	movs	r3, #0
 8001a08:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	4619      	mov	r1, r3
 8001a12:	4807      	ldr	r0, [pc, #28]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001a14:	f004 ff2e 	bl	8006874 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001a1e:	f7ff fd86 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a22:	4803      	ldr	r0, [pc, #12]	@ (8001a30 <MX_TIM1_Init+0x188>)
 8001a24:	f000 f94a 	bl	8001cbc <HAL_TIM_MspPostInit>

}
 8001a28:	bf00      	nop
 8001a2a:	3770      	adds	r7, #112	@ 0x70
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20001240 	.word	0x20001240
 8001a34:	40012c00 	.word	0x40012c00

08001a38 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08c      	sub	sp, #48	@ 0x30
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a3e:	f107 030c 	add.w	r3, r7, #12
 8001a42:	2224      	movs	r2, #36	@ 0x24
 8001a44:	2100      	movs	r1, #0
 8001a46:	4618      	mov	r0, r3
 8001a48:	f008 f998 	bl	8009d7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a4c:	463b      	mov	r3, r7
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a56:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001a58:	4a21      	ldr	r2, [pc, #132]	@ (8001ae0 <MX_TIM3_Init+0xa8>)
 8001a5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a62:	4b1e      	ldr	r3, [pc, #120]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a68:	4b1c      	ldr	r3, [pc, #112]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001a6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a70:	4b1a      	ldr	r3, [pc, #104]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a76:	4b19      	ldr	r3, [pc, #100]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a80:	2300      	movs	r3, #0
 8001a82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a84:	2301      	movs	r3, #1
 8001a86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a90:	2300      	movs	r3, #0
 8001a92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a94:	2301      	movs	r3, #1
 8001a96:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	480d      	ldr	r0, [pc, #52]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001aa8:	f003 fe48 	bl	800573c <HAL_TIM_Encoder_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001ab2:	f7ff fd3c 	bl	800152e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001abe:	463b      	mov	r3, r7
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4806      	ldr	r0, [pc, #24]	@ (8001adc <MX_TIM3_Init+0xa4>)
 8001ac4:	f004 fe54 	bl	8006770 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001ace:	f7ff fd2e 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ad2:	bf00      	nop
 8001ad4:	3730      	adds	r7, #48	@ 0x30
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	2000128c 	.word	0x2000128c
 8001ae0:	40000400 	.word	0x40000400

08001ae4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	@ 0x30
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	2224      	movs	r2, #36	@ 0x24
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f008 f942 	bl	8009d7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af8:	463b      	mov	r3, r7
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b02:	4b21      	ldr	r3, [pc, #132]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b04:	4a21      	ldr	r2, [pc, #132]	@ (8001b8c <MX_TIM4_Init+0xa8>)
 8001b06:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b08:	4b1f      	ldr	r3, [pc, #124]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b14:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b1a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b22:	4b19      	ldr	r3, [pc, #100]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b30:	2301      	movs	r3, #1
 8001b32:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b40:	2301      	movs	r3, #1
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	4619      	mov	r1, r3
 8001b52:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b54:	f003 fdf2 	bl	800573c <HAL_TIM_Encoder_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001b5e:	f7ff fce6 	bl	800152e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b62:	2300      	movs	r3, #0
 8001b64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4806      	ldr	r0, [pc, #24]	@ (8001b88 <MX_TIM4_Init+0xa4>)
 8001b70:	f004 fdfe 	bl	8006770 <HAL_TIMEx_MasterConfigSynchronization>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001b7a:	f7ff fcd8 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b7e:	bf00      	nop
 8001b80:	3730      	adds	r7, #48	@ 0x30
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200012d8 	.word	0x200012d8
 8001b8c:	40000800 	.word	0x40000800

08001b90 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc8 <HAL_TIM_Base_MspInit+0x38>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d10b      	bne.n	8001bba <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <HAL_TIM_Base_MspInit+0x3c>)
 8001ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ba6:	4a09      	ldr	r2, [pc, #36]	@ (8001bcc <HAL_TIM_Base_MspInit+0x3c>)
 8001ba8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bac:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bae:	4b07      	ldr	r3, [pc, #28]	@ (8001bcc <HAL_TIM_Base_MspInit+0x3c>)
 8001bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001bba:	bf00      	nop
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40012c00 	.word	0x40012c00
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	@ 0x30
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a2f      	ldr	r2, [pc, #188]	@ (8001cac <HAL_TIM_Encoder_MspInit+0xdc>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d128      	bne.n	8001c44 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bf2:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf6:	4a2e      	ldr	r2, [pc, #184]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bfe:	4b2c      	ldr	r3, [pc, #176]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	61bb      	str	r3, [r7, #24]
 8001c08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0a:	4b29      	ldr	r3, [pc, #164]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	4a28      	ldr	r2, [pc, #160]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c16:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c22:	2330      	movs	r3, #48	@ 0x30
 8001c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c26:	2302      	movs	r3, #2
 8001c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c32:	2302      	movs	r3, #2
 8001c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	481d      	ldr	r0, [pc, #116]	@ (8001cb4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c3e:	f002 f917 	bl	8003e70 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c42:	e02e      	b.n	8001ca2 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM4)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1b      	ldr	r2, [pc, #108]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d129      	bne.n	8001ca2 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c4e:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c52:	4a17      	ldr	r2, [pc, #92]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c54:	f043 0304 	orr.w	r3, r3, #4
 8001c58:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c5a:	4b15      	ldr	r3, [pc, #84]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	4b12      	ldr	r3, [pc, #72]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6a:	4a11      	ldr	r2, [pc, #68]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c72:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c7e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001c90:	230a      	movs	r3, #10
 8001c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c9e:	f002 f8e7 	bl	8003e70 <HAL_GPIO_Init>
}
 8001ca2:	bf00      	nop
 8001ca4:	3730      	adds	r7, #48	@ 0x30
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40000400 	.word	0x40000400
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	48000400 	.word	0x48000400
 8001cb8:	40000800 	.word	0x40000800

08001cbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	@ 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a20      	ldr	r2, [pc, #128]	@ (8001d5c <HAL_TIM_MspPostInit+0xa0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d13a      	bne.n	8001d54 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cde:	4b20      	ldr	r3, [pc, #128]	@ (8001d60 <HAL_TIM_MspPostInit+0xa4>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d60 <HAL_TIM_MspPostInit+0xa4>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cea:	4b1d      	ldr	r3, [pc, #116]	@ (8001d60 <HAL_TIM_MspPostInit+0xa4>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d60 <HAL_TIM_MspPostInit+0xa4>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	4a19      	ldr	r2, [pc, #100]	@ (8001d60 <HAL_TIM_MspPostInit+0xa4>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d02:	4b17      	ldr	r3, [pc, #92]	@ (8001d60 <HAL_TIM_MspPostInit+0xa4>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001d0e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d20:	2306      	movs	r3, #6
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	480e      	ldr	r0, [pc, #56]	@ (8001d64 <HAL_TIM_MspPostInit+0xa8>)
 8001d2c:	f002 f8a0 	bl	8003e70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001d30:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d42:	2306      	movs	r3, #6
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d50:	f002 f88e 	bl	8003e70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d54:	bf00      	nop
 8001d56:	3728      	adds	r7, #40	@ 0x28
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40012c00 	.word	0x40012c00
 8001d60:	40021000 	.word	0x40021000
 8001d64:	48000400 	.word	0x48000400

08001d68 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d6c:	4b22      	ldr	r3, [pc, #136]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d6e:	4a23      	ldr	r2, [pc, #140]	@ (8001dfc <MX_USART1_UART_Init+0x94>)
 8001d70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d72:	4b21      	ldr	r3, [pc, #132]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d78:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d80:	4b1d      	ldr	r3, [pc, #116]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d86:	4b1c      	ldr	r3, [pc, #112]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d8e:	220c      	movs	r2, #12
 8001d90:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d92:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d98:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d9e:	4b16      	ldr	r3, [pc, #88]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001da4:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001daa:	4b13      	ldr	r3, [pc, #76]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001db0:	4811      	ldr	r0, [pc, #68]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001db2:	f004 fe10 	bl	80069d6 <HAL_UART_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001dbc:	f7ff fbb7 	bl	800152e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	480d      	ldr	r0, [pc, #52]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001dc4:	f006 fe5f 	bl	8008a86 <HAL_UARTEx_SetTxFifoThreshold>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001dce:	f7ff fbae 	bl	800152e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	4808      	ldr	r0, [pc, #32]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001dd6:	f006 fe94 	bl	8008b02 <HAL_UARTEx_SetRxFifoThreshold>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001de0:	f7ff fba5 	bl	800152e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001de4:	4804      	ldr	r0, [pc, #16]	@ (8001df8 <MX_USART1_UART_Init+0x90>)
 8001de6:	f006 fe15 	bl	8008a14 <HAL_UARTEx_DisableFifoMode>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001df0:	f7ff fb9d 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001df4:	bf00      	nop
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	20001324 	.word	0x20001324
 8001dfc:	40013800 	.word	0x40013800

08001e00 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e04:	4b22      	ldr	r3, [pc, #136]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e06:	4a23      	ldr	r2, [pc, #140]	@ (8001e94 <MX_USART2_UART_Init+0x94>)
 8001e08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e0a:	4b21      	ldr	r3, [pc, #132]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e12:	4b1f      	ldr	r3, [pc, #124]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e18:	4b1d      	ldr	r3, [pc, #116]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8001e24:	4b1a      	ldr	r3, [pc, #104]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e26:	2204      	movs	r2, #4
 8001e28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e2a:	4b19      	ldr	r3, [pc, #100]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e30:	4b17      	ldr	r3, [pc, #92]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e36:	4b16      	ldr	r3, [pc, #88]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e3c:	4b14      	ldr	r3, [pc, #80]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e42:	4b13      	ldr	r3, [pc, #76]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e48:	4811      	ldr	r0, [pc, #68]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e4a:	f004 fdc4 	bl	80069d6 <HAL_UART_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e54:	f7ff fb6b 	bl	800152e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e58:	2100      	movs	r1, #0
 8001e5a:	480d      	ldr	r0, [pc, #52]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e5c:	f006 fe13 	bl	8008a86 <HAL_UARTEx_SetTxFifoThreshold>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e66:	f7ff fb62 	bl	800152e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4808      	ldr	r0, [pc, #32]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e6e:	f006 fe48 	bl	8008b02 <HAL_UARTEx_SetRxFifoThreshold>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e78:	f7ff fb59 	bl	800152e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001e7c:	4804      	ldr	r0, [pc, #16]	@ (8001e90 <MX_USART2_UART_Init+0x90>)
 8001e7e:	f006 fdc9 	bl	8008a14 <HAL_UARTEx_DisableFifoMode>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001e88:	f7ff fb51 	bl	800152e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	200013b8 	.word	0x200013b8
 8001e94:	40004400 	.word	0x40004400

08001e98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b09e      	sub	sp, #120	@ 0x78
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb0:	f107 0320 	add.w	r3, r7, #32
 8001eb4:	2244      	movs	r2, #68	@ 0x44
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f007 ff5f 	bl	8009d7c <memset>
  if(uartHandle->Instance==USART1)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a4f      	ldr	r2, [pc, #316]	@ (8002000 <HAL_UART_MspInit+0x168>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d136      	bne.n	8001f36 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed0:	f107 0320 	add.w	r3, r7, #32
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f002 ff47 	bl	8004d68 <HAL_RCCEx_PeriphCLKConfig>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee0:	f7ff fb25 	bl	800152e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee4:	4b47      	ldr	r3, [pc, #284]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee8:	4a46      	ldr	r2, [pc, #280]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001eea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eee:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ef0:	4b44      	ldr	r3, [pc, #272]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ef4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ef8:	61fb      	str	r3, [r7, #28]
 8001efa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efc:	4b41      	ldr	r3, [pc, #260]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f00:	4a40      	ldr	r2, [pc, #256]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f02:	f043 0302 	orr.w	r3, r3, #2
 8001f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f08:	4b3e      	ldr	r3, [pc, #248]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	61bb      	str	r3, [r7, #24]
 8001f12:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001f14:	23c0      	movs	r3, #192	@ 0xc0
 8001f16:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f20:	2300      	movs	r3, #0
 8001f22:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f24:	2307      	movs	r3, #7
 8001f26:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4836      	ldr	r0, [pc, #216]	@ (8002008 <HAL_UART_MspInit+0x170>)
 8001f30:	f001 ff9e 	bl	8003e70 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f34:	e060      	b.n	8001ff8 <HAL_UART_MspInit+0x160>
  else if(uartHandle->Instance==USART2)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a34      	ldr	r2, [pc, #208]	@ (800200c <HAL_UART_MspInit+0x174>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d15b      	bne.n	8001ff8 <HAL_UART_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f40:	2302      	movs	r3, #2
 8001f42:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f44:	2300      	movs	r3, #0
 8001f46:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f48:	f107 0320 	add.w	r3, r7, #32
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f002 ff0b 	bl	8004d68 <HAL_RCCEx_PeriphCLKConfig>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8001f58:	f7ff fae9 	bl	800152e <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f5c:	4b29      	ldr	r3, [pc, #164]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f60:	4a28      	ldr	r2, [pc, #160]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f68:	4b26      	ldr	r3, [pc, #152]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f74:	4b23      	ldr	r3, [pc, #140]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f78:	4a22      	ldr	r2, [pc, #136]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f80:	4b20      	ldr	r3, [pc, #128]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	613b      	str	r3, [r7, #16]
 8001f8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f90:	4a1c      	ldr	r2, [pc, #112]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f92:	f043 0302 	orr.w	r3, r3, #2
 8001f96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f98:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <HAL_UART_MspInit+0x16c>)
 8001f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8001fa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fa8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fb6:	2307      	movs	r3, #7
 8001fb8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8001fba:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc4:	f001 ff54 	bl	8003e70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 8001fc8:	2308      	movs	r3, #8
 8001fca:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8001fdc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4809      	ldr	r0, [pc, #36]	@ (8002008 <HAL_UART_MspInit+0x170>)
 8001fe4:	f001 ff44 	bl	8003e70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2100      	movs	r1, #0
 8001fec:	2026      	movs	r0, #38	@ 0x26
 8001fee:	f001 fe4a 	bl	8003c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ff2:	2026      	movs	r0, #38	@ 0x26
 8001ff4:	f001 fe61 	bl	8003cba <HAL_NVIC_EnableIRQ>
}
 8001ff8:	bf00      	nop
 8001ffa:	3778      	adds	r7, #120	@ 0x78
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40013800 	.word	0x40013800
 8002004:	40021000 	.word	0x40021000
 8002008:	48000400 	.word	0x48000400
 800200c:	40004400 	.word	0x40004400

08002010 <Reset_Handler>:
 8002010:	480d      	ldr	r0, [pc, #52]	@ (8002048 <LoopForever+0x2>)
 8002012:	4685      	mov	sp, r0
 8002014:	f7ff fc36 	bl	8001884 <SystemInit>
 8002018:	480c      	ldr	r0, [pc, #48]	@ (800204c <LoopForever+0x6>)
 800201a:	490d      	ldr	r1, [pc, #52]	@ (8002050 <LoopForever+0xa>)
 800201c:	4a0d      	ldr	r2, [pc, #52]	@ (8002054 <LoopForever+0xe>)
 800201e:	2300      	movs	r3, #0
 8002020:	e002      	b.n	8002028 <LoopCopyDataInit>

08002022 <CopyDataInit>:
 8002022:	58d4      	ldr	r4, [r2, r3]
 8002024:	50c4      	str	r4, [r0, r3]
 8002026:	3304      	adds	r3, #4

08002028 <LoopCopyDataInit>:
 8002028:	18c4      	adds	r4, r0, r3
 800202a:	428c      	cmp	r4, r1
 800202c:	d3f9      	bcc.n	8002022 <CopyDataInit>
 800202e:	4a0a      	ldr	r2, [pc, #40]	@ (8002058 <LoopForever+0x12>)
 8002030:	4c0a      	ldr	r4, [pc, #40]	@ (800205c <LoopForever+0x16>)
 8002032:	2300      	movs	r3, #0
 8002034:	e001      	b.n	800203a <LoopFillZerobss>

08002036 <FillZerobss>:
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	3204      	adds	r2, #4

0800203a <LoopFillZerobss>:
 800203a:	42a2      	cmp	r2, r4
 800203c:	d3fb      	bcc.n	8002036 <FillZerobss>
 800203e:	f007 fef5 	bl	8009e2c <__libc_init_array>
 8002042:	f7ff f9dd 	bl	8001400 <main>

08002046 <LoopForever>:
 8002046:	e7fe      	b.n	8002046 <LoopForever>
 8002048:	20008000 	.word	0x20008000
 800204c:	20000000 	.word	0x20000000
 8002050:	20001118 	.word	0x20001118
 8002054:	0800df58 	.word	0x0800df58
 8002058:	20001118 	.word	0x20001118
 800205c:	200019a0 	.word	0x200019a0

08002060 <ADC1_2_IRQHandler>:
 8002060:	e7fe      	b.n	8002060 <ADC1_2_IRQHandler>
	...

08002064 <Motor_Init>:
/**
 * @brief Initialize the motors.
 * @param hMotors Pointer to the motor handle structure.
 * @param htim Pointer to the timer handle used for PWM control.
 */
void Motor_Init(h_Motor_t * hMotors, TIM_HandleTypeDef * htim) {
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
	// Allows to get direct parameters from the timer used
	hMotors->htim = htim;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	61da      	str	r2, [r3, #28]
	hMotors->speed_increase_rate1 = 100;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2264      	movs	r2, #100	@ 0x64
 8002078:	615a      	str	r2, [r3, #20]
	hMotors->speed_increase_rate2 = 100;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2264      	movs	r2, #100	@ 0x64
 800207e:	619a      	str	r2, [r3, #24]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	4b1f      	ldr	r3, [pc, #124]	@ (8002100 <Motor_Init+0x9c>)
 8002082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002084:	4a1e      	ldr	r2, [pc, #120]	@ (8002100 <Motor_Init+0x9c>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208c:	4b1c      	ldr	r3, [pc, #112]	@ (8002100 <Motor_Init+0x9c>)
 800208e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002098:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <Motor_Init+0x9c>)
 800209a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800209c:	4a18      	ldr	r2, [pc, #96]	@ (8002100 <Motor_Init+0x9c>)
 800209e:	f043 0302 	orr.w	r3, r3, #2
 80020a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020a4:	4b16      	ldr	r3, [pc, #88]	@ (8002100 <Motor_Init+0x9c>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	60bb      	str	r3, [r7, #8]
 80020ae:	68bb      	ldr	r3, [r7, #8]

	MX_TIM1_Init();
 80020b0:	f7ff fbfa 	bl	80018a8 <MX_TIM1_Init>
	//MX_TIM2_Init();

	HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_1);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69db      	ldr	r3, [r3, #28]
 80020b8:	2100      	movs	r1, #0
 80020ba:	4618      	mov	r0, r3
 80020bc:	f003 f9a8 	bl	8005410 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_2);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69db      	ldr	r3, [r3, #28]
 80020c4:	2104      	movs	r1, #4
 80020c6:	4618      	mov	r0, r3
 80020c8:	f003 f9a2 	bl	8005410 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_1);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69db      	ldr	r3, [r3, #28]
 80020d0:	2100      	movs	r1, #0
 80020d2:	4618      	mov	r0, r3
 80020d4:	f004 fa3a 	bl	800654c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_2);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69db      	ldr	r3, [r3, #28]
 80020dc:	2104      	movs	r1, #4
 80020de:	4618      	mov	r0, r3
 80020e0:	f004 fa34 	bl	800654c <HAL_TIMEx_PWMN_Start>

	hMotors->mode_mot1 = STANDBY_MODE;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	701a      	strb	r2, [r3, #0]
	hMotors->mode_mot2 = STANDBY_MODE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	705a      	strb	r2, [r3, #1]
	Motor_SetMode(hMotors);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f807 	bl	8002104 <Motor_SetMode>
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000

08002104 <Motor_SetMode>:
/**
 * @brief Set the operating mode of the motors.
 * @param hMotors Pointer to the motor handle structure.
 */
void Motor_SetMode(h_Motor_t * hMotors)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
	switch (hMotors->mode_mot1) {
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d002      	beq.n	800211a <Motor_SetMode+0x16>
 8002114:	2b02      	cmp	r3, #2
 8002116:	d010      	beq.n	800213a <Motor_SetMode+0x36>
 8002118:	e01f      	b.n	800215a <Motor_SetMode+0x56>
	case FORWARD_MODE:
		printf("Mot1: FORWARD_MODE\r\n");
 800211a:	4837      	ldr	r0, [pc, #220]	@ (80021f8 <Motor_SetMode+0xf4>)
 800211c:	f007 fd14 	bl	8009b48 <puts>
		HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_1);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	2100      	movs	r1, #0
 8002126:	4618      	mov	r0, r3
 8002128:	f003 f972 	bl	8005410 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_1);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f004 fabe 	bl	80066b4 <HAL_TIMEx_PWMN_Stop>
		break;
 8002138:	e021      	b.n	800217e <Motor_SetMode+0x7a>

	case REVERSE_MODE:
		printf("Mot1: REVERSE_MODE\r\n");
 800213a:	4830      	ldr	r0, [pc, #192]	@ (80021fc <Motor_SetMode+0xf8>)
 800213c:	f007 fd04 	bl	8009b48 <puts>
		HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_1);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69db      	ldr	r3, [r3, #28]
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f004 fa00 	bl	800654c <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_1);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f003 fa5c 	bl	8005610 <HAL_TIM_PWM_Stop>
		break;
 8002158:	e011      	b.n	800217e <Motor_SetMode+0x7a>

	case STANDBY_MODE:
	default:
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_1);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	2100      	movs	r1, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f004 faa7 	bl	80066b4 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_1);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	2100      	movs	r1, #0
 800216c:	4618      	mov	r0, r3
 800216e:	f003 fa4f 	bl	8005610 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_1, 0);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2200      	movs	r2, #0
 800217a:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 800217c:	bf00      	nop
	}

	switch (hMotors->mode_mot2) {
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	785b      	ldrb	r3, [r3, #1]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d002      	beq.n	800218c <Motor_SetMode+0x88>
 8002186:	2b02      	cmp	r3, #2
 8002188:	d010      	beq.n	80021ac <Motor_SetMode+0xa8>
 800218a:	e01f      	b.n	80021cc <Motor_SetMode+0xc8>
	case FORWARD_MODE:
		printf("Mot2: FORWARD_MODE\r\n");
 800218c:	481c      	ldr	r0, [pc, #112]	@ (8002200 <Motor_SetMode+0xfc>)
 800218e:	f007 fcdb 	bl	8009b48 <puts>
		HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_2);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	2104      	movs	r1, #4
 8002198:	4618      	mov	r0, r3
 800219a:	f003 f939 	bl	8005410 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_2);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	2104      	movs	r1, #4
 80021a4:	4618      	mov	r0, r3
 80021a6:	f004 fa85 	bl	80066b4 <HAL_TIMEx_PWMN_Stop>
		break;
 80021aa:	e021      	b.n	80021f0 <Motor_SetMode+0xec>

	case REVERSE_MODE:
		printf("Mot2: REVERSE_MODE\r\n");
 80021ac:	4815      	ldr	r0, [pc, #84]	@ (8002204 <Motor_SetMode+0x100>)
 80021ae:	f007 fccb 	bl	8009b48 <puts>
		HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_2);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	2104      	movs	r1, #4
 80021b8:	4618      	mov	r0, r3
 80021ba:	f004 f9c7 	bl	800654c <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_2);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	2104      	movs	r1, #4
 80021c4:	4618      	mov	r0, r3
 80021c6:	f003 fa23 	bl	8005610 <HAL_TIM_PWM_Stop>
		break;
 80021ca:	e011      	b.n	80021f0 <Motor_SetMode+0xec>

	case STANDBY_MODE:
	default:
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_2);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69db      	ldr	r3, [r3, #28]
 80021d0:	2104      	movs	r1, #4
 80021d2:	4618      	mov	r0, r3
 80021d4:	f004 fa6e 	bl	80066b4 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_2);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	2104      	movs	r1, #4
 80021de:	4618      	mov	r0, r3
 80021e0:	f003 fa16 	bl	8005610 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_2, 0);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2200      	movs	r2, #0
 80021ec:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 80021ee:	bf00      	nop
	}
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	0800d878 	.word	0x0800d878
 80021fc:	0800d88c 	.word	0x0800d88c
 8002200:	0800d8a0 	.word	0x0800d8a0
 8002204:	0800d8b4 	.word	0x0800d8b4

08002208 <Motor_SetSpeed_percent>:
 * @brief Set the speed of the motors as a percentage of maximum speed.
 * @param hMotor Pointer to the motor handle structure.
 * @param percent1 Speed percentage for motor 1 (0.0 to 100.0).
 * @param percent2 Speed percentage for motor 2 (0.0 to 100.0).
 */
void Motor_SetSpeed_percent(h_Motor_t * hMotor, float percent1, float percent2) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	ed87 0a02 	vstr	s0, [r7, #8]
 8002214:	edc7 0a01 	vstr	s1, [r7, #4]
	hMotor->speed1 = (int)(hMotor->htim->Init.Period * percent1/100.0);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	ee07 3a90 	vmov	s15, r3
 8002222:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002226:	edd7 7a02 	vldr	s15, [r7, #8]
 800222a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222e:	ee17 0a90 	vmov	r0, s15
 8002232:	f7fe f9b1 	bl	8000598 <__aeabi_f2d>
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	4b16      	ldr	r3, [pc, #88]	@ (8002294 <Motor_SetSpeed_percent+0x8c>)
 800223c:	f7fe fb2e 	bl	800089c <__aeabi_ddiv>
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	4610      	mov	r0, r2
 8002246:	4619      	mov	r1, r3
 8002248:	f7fe fcae 	bl	8000ba8 <__aeabi_d2iz>
 800224c:	4602      	mov	r2, r0
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	605a      	str	r2, [r3, #4]
	hMotor->speed2 = (int)(hMotor->htim->Init.Period * percent2/100.0);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	ee07 3a90 	vmov	s15, r3
 800225c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002260:	edd7 7a01 	vldr	s15, [r7, #4]
 8002264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002268:	ee17 0a90 	vmov	r0, s15
 800226c:	f7fe f994 	bl	8000598 <__aeabi_f2d>
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <Motor_SetSpeed_percent+0x8c>)
 8002276:	f7fe fb11 	bl	800089c <__aeabi_ddiv>
 800227a:	4602      	mov	r2, r0
 800227c:	460b      	mov	r3, r1
 800227e:	4610      	mov	r0, r2
 8002280:	4619      	mov	r1, r3
 8002282:	f7fe fc91 	bl	8000ba8 <__aeabi_d2iz>
 8002286:	4602      	mov	r2, r0
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	609a      	str	r2, [r3, #8]
}
 800228c:	bf00      	nop
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40590000 	.word	0x40590000

08002298 <Motor_UpdateSpeed>:

/**
 * @brief Update motor speeds gradually to achieve smoother transitions.
 * @param hMotor Pointer to the motor handle structure.
 */
void Motor_UpdateSpeed(h_Motor_t * hMotors) {
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
	// Increase speed progressively
	if (hMotors->speed1 > hMotors->current_speed1)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	dd06      	ble.n	80022ba <Motor_UpdateSpeed+0x22>
		hMotors->current_speed1 += hMotors->speed_increase_rate1;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	695b      	ldr	r3, [r3, #20]
 80022b4:	441a      	add	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	60da      	str	r2, [r3, #12]
	if (hMotors->speed2 > hMotors->current_speed2)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	dd06      	ble.n	80022d4 <Motor_UpdateSpeed+0x3c>
		hMotors->current_speed2 += hMotors->speed_increase_rate2;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	691a      	ldr	r2, [r3, #16]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	441a      	add	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	611a      	str	r2, [r3, #16]

	// Decrease speed progressively
	if (hMotors->speed1 < hMotors->current_speed1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	429a      	cmp	r2, r3
 80022de:	da06      	bge.n	80022ee <Motor_UpdateSpeed+0x56>
		hMotors->current_speed1 -= hMotors->speed_increase_rate1;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68da      	ldr	r2, [r3, #12]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	1ad2      	subs	r2, r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	60da      	str	r2, [r3, #12]
	if (hMotors->speed2 < hMotors->current_speed2)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	da06      	bge.n	8002308 <Motor_UpdateSpeed+0x70>
		hMotors->current_speed2 -= hMotors->speed_increase_rate2;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	691a      	ldr	r2, [r3, #16]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	1ad2      	subs	r2, r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	611a      	str	r2, [r3, #16]

	__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_1, hMotors->current_speed1);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_2, hMotors->current_speed2);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	69db      	ldr	r3, [r3, #28]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <YLIDARX2_PrintData>:

/**
 * Debugging function to print data
 */
void YLIDARX2_PrintData(h_YLIDARX2_t * hYLIDAR)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
#if (LOGS)
		// Extract fields in little-endian mode
		uint16_t packetHeader = (hYLIDAR->data_buffer[1] << 8) | hYLIDAR->data_buffer[0];
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	3301      	adds	r3, #1
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	b21a      	sxth	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	b21b      	sxth	r3, r3
 8002348:	4313      	orrs	r3, r2
 800234a:	b21b      	sxth	r3, r3
 800234c:	817b      	strh	r3, [r7, #10]
		uint8_t packageType = hYLIDAR->data_buffer[2] & 0x1;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	3302      	adds	r3, #2
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	727b      	strb	r3, [r7, #9]
		uint8_t scan_frequency = (hYLIDAR->data_buffer[2] >> 1)/10;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	3302      	adds	r3, #2
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	085b      	lsrs	r3, r3, #1
 8002366:	b2db      	uxtb	r3, r3
 8002368:	4a27      	ldr	r2, [pc, #156]	@ (8002408 <YLIDARX2_PrintData+0xdc>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	08db      	lsrs	r3, r3, #3
 8002370:	723b      	strb	r3, [r7, #8]

		printf("Packet Header: 0x%X\r\n", packetHeader);
 8002372:	897b      	ldrh	r3, [r7, #10]
 8002374:	4619      	mov	r1, r3
 8002376:	4825      	ldr	r0, [pc, #148]	@ (800240c <YLIDARX2_PrintData+0xe0>)
 8002378:	f007 fb7e 	bl	8009a78 <iprintf>
		printf("Package Type: %s\r\n", YLIDAR_PACKAGE_TYPE(packageType));
 800237c:	7a7b      	ldrb	r3, [r7, #9]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <YLIDARX2_PrintData+0x5e>
 8002386:	4b22      	ldr	r3, [pc, #136]	@ (8002410 <YLIDARX2_PrintData+0xe4>)
 8002388:	e000      	b.n	800238c <YLIDARX2_PrintData+0x60>
 800238a:	4b22      	ldr	r3, [pc, #136]	@ (8002414 <YLIDARX2_PrintData+0xe8>)
 800238c:	4619      	mov	r1, r3
 800238e:	4822      	ldr	r0, [pc, #136]	@ (8002418 <YLIDARX2_PrintData+0xec>)
 8002390:	f007 fb72 	bl	8009a78 <iprintf>
		printf("Scan frequency: %d Hz\r\n", scan_frequency);
 8002394:	7a3b      	ldrb	r3, [r7, #8]
 8002396:	4619      	mov	r1, r3
 8002398:	4820      	ldr	r0, [pc, #128]	@ (800241c <YLIDARX2_PrintData+0xf0>)
 800239a:	f007 fb6d 	bl	8009a78 <iprintf>
#endif
		printf("Sample Quantity: %d\r\n", hYLIDAR->sample_quantity);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	7b1b      	ldrb	r3, [r3, #12]
 80023a2:	4619      	mov	r1, r3
 80023a4:	481e      	ldr	r0, [pc, #120]	@ (8002420 <YLIDARX2_PrintData+0xf4>)
 80023a6:	f007 fb67 	bl	8009a78 <iprintf>

	printf("Data: ");
 80023aa:	481e      	ldr	r0, [pc, #120]	@ (8002424 <YLIDARX2_PrintData+0xf8>)
 80023ac:	f007 fb64 	bl	8009a78 <iprintf>

	for (int i=0; i < hYLIDAR->data_length; i++)
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	e01c      	b.n	80023f0 <YLIDARX2_PrintData+0xc4>
	{
		printf("0x%X ", hYLIDAR->data_buffer[i]);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685a      	ldr	r2, [r3, #4]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4413      	add	r3, r2
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	4619      	mov	r1, r3
 80023c2:	4819      	ldr	r0, [pc, #100]	@ (8002428 <YLIDARX2_PrintData+0xfc>)
 80023c4:	f007 fb58 	bl	8009a78 <iprintf>

		if (i%10 == 0) printf("\r\n");
 80023c8:	68f9      	ldr	r1, [r7, #12]
 80023ca:	4b18      	ldr	r3, [pc, #96]	@ (800242c <YLIDARX2_PrintData+0x100>)
 80023cc:	fb83 2301 	smull	r2, r3, r3, r1
 80023d0:	109a      	asrs	r2, r3, #2
 80023d2:	17cb      	asrs	r3, r1, #31
 80023d4:	1ad2      	subs	r2, r2, r3
 80023d6:	4613      	mov	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	1aca      	subs	r2, r1, r3
 80023e0:	2a00      	cmp	r2, #0
 80023e2:	d102      	bne.n	80023ea <YLIDARX2_PrintData+0xbe>
 80023e4:	4812      	ldr	r0, [pc, #72]	@ (8002430 <YLIDARX2_PrintData+0x104>)
 80023e6:	f007 fbaf 	bl	8009b48 <puts>
	for (int i=0; i < hYLIDAR->data_length; i++)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	3301      	adds	r3, #1
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	dbdd      	blt.n	80023b6 <YLIDARX2_PrintData+0x8a>
	}

	printf("\r\n");
 80023fa:	480d      	ldr	r0, [pc, #52]	@ (8002430 <YLIDARX2_PrintData+0x104>)
 80023fc:	f007 fba4 	bl	8009b48 <puts>
}
 8002400:	bf00      	nop
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	cccccccd 	.word	0xcccccccd
 800240c:	0800d8c8 	.word	0x0800d8c8
 8002410:	0800d8e0 	.word	0x0800d8e0
 8002414:	0800d8fc 	.word	0x0800d8fc
 8002418:	0800d914 	.word	0x0800d914
 800241c:	0800d928 	.word	0x0800d928
 8002420:	0800d940 	.word	0x0800d940
 8002424:	0800d958 	.word	0x0800d958
 8002428:	0800d960 	.word	0x0800d960
 800242c:	66666667 	.word	0x66666667
 8002430:	0800d968 	.word	0x0800d968

08002434 <YLIDARX2_PrintSamples>:

/**
 * Debugging function to print samples
 */
void YLIDARX2_PrintSamples(h_YLIDARX2_t * hYLIDAR)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
	for (int i=0; i < hYLIDAR->sample_quantity; i++)
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	e030      	b.n	80024a4 <YLIDARX2_PrintSamples+0x70>
			{
				printf("Sample %d: Distance = %d mm, ", i + 1, hYLIDAR->samples[i].distance);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	1c58      	adds	r0, r3, #1
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6919      	ldr	r1, [r3, #16]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4613      	mov	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	4413      	add	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	885b      	ldrh	r3, [r3, #2]
 8002458:	461a      	mov	r2, r3
 800245a:	4601      	mov	r1, r0
 800245c:	4817      	ldr	r0, [pc, #92]	@ (80024bc <YLIDARX2_PrintSamples+0x88>)
 800245e:	f007 fb0b 	bl	8009a78 <iprintf>
	#if (LOGS)
				printf("Interference = %d, ", hYLIDAR->samples[i].interference_flag);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6919      	ldr	r1, [r3, #16]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	4613      	mov	r3, r2
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4413      	add	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	791b      	ldrb	r3, [r3, #4]
 8002474:	4619      	mov	r1, r3
 8002476:	4812      	ldr	r0, [pc, #72]	@ (80024c0 <YLIDARX2_PrintSamples+0x8c>)
 8002478:	f007 fafe 	bl	8009a78 <iprintf>
	#endif
				printf("Corrected Angle = %.2f\r\n", hYLIDAR->samples[i].corrected_angle);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6919      	ldr	r1, [r3, #16]
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	4613      	mov	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4413      	add	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	440b      	add	r3, r1
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe f882 	bl	8000598 <__aeabi_f2d>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	480a      	ldr	r0, [pc, #40]	@ (80024c4 <YLIDARX2_PrintSamples+0x90>)
 800249a:	f007 faed 	bl	8009a78 <iprintf>
	for (int i=0; i < hYLIDAR->sample_quantity; i++)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	3301      	adds	r3, #1
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7b1b      	ldrb	r3, [r3, #12]
 80024a8:	461a      	mov	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	4293      	cmp	r3, r2
 80024ae:	dbc8      	blt.n	8002442 <YLIDARX2_PrintSamples+0xe>
			}
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	0800d96c 	.word	0x0800d96c
 80024c0:	0800d98c 	.word	0x0800d98c
 80024c4:	0800d9a0 	.word	0x0800d9a0

080024c8 <YLIDARX2_CalculateChecksum>:

uint16_t YLIDARX2_CalculateChecksum(uint8_t *data, uint16_t length)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	807b      	strh	r3, [r7, #2]
	uint16_t checksum = 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	81fb      	strh	r3, [r7, #14]

	for (int i = 0; i < length; i+=2) // Exclude received checksum bytes
 80024d8:	2300      	movs	r3, #0
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	e015      	b.n	800250a <YLIDARX2_CalculateChecksum+0x42>
	{
		checksum ^= data[i] | (data[i+1] << 8);
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	4413      	add	r3, r2
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	b21a      	sxth	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	3301      	adds	r3, #1
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	440b      	add	r3, r1
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	021b      	lsls	r3, r3, #8
 80024f4:	b21b      	sxth	r3, r3
 80024f6:	4313      	orrs	r3, r2
 80024f8:	b21a      	sxth	r2, r3
 80024fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024fe:	4053      	eors	r3, r2
 8002500:	b21b      	sxth	r3, r3
 8002502:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < length; i+=2) // Exclude received checksum bytes
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	3302      	adds	r3, #2
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	887b      	ldrh	r3, [r7, #2]
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	429a      	cmp	r2, r3
 8002510:	dbe5      	blt.n	80024de <YLIDARX2_CalculateChecksum+0x16>
	}

	return checksum;
 8002512:	89fb      	ldrh	r3, [r7, #14]
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <YLIDARX2_ParseData>:
 * @brief Parse and print YDLIDAR X2 scan data.
 * @param data: Pointer to the received data buffer.
 * @retval None
 */
void YLIDARX2_ParseData(h_YLIDARX2_t * hYLIDAR)
{
 8002520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002524:	b097      	sub	sp, #92	@ 0x5c
 8002526:	af02      	add	r7, sp, #8
 8002528:	6278      	str	r0, [r7, #36]	@ 0x24
	if (hYLIDAR->data_buffer[0] == YLIDAR_START_BYTE2 && hYLIDAR->data_buffer[1] == YLIDAR_START_BYTE1)
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2baa      	cmp	r3, #170	@ 0xaa
 8002532:	f040 81d2 	bne.w	80028da <YLIDARX2_ParseData+0x3ba>
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	3301      	adds	r3, #1
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b55      	cmp	r3, #85	@ 0x55
 8002540:	f040 81cb 	bne.w	80028da <YLIDARX2_ParseData+0x3ba>
	{
 8002544:	466b      	mov	r3, sp
 8002546:	461e      	mov	r6, r3
#if (LOGS)
		printf("Started parsing\r\n");
 8002548:	4875      	ldr	r0, [pc, #468]	@ (8002720 <YLIDARX2_ParseData+0x200>)
 800254a:	f007 fafd 	bl	8009b48 <puts>
#endif

		// Verify checksum
		uint16_t checksum = hYLIDAR->data_buffer[8] | (hYLIDAR->data_buffer[9] << 8);
 800254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	3308      	adds	r3, #8
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	b21a      	sxth	r2, r3
 8002558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	3309      	adds	r3, #9
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	b21b      	sxth	r3, r3
 8002564:	4313      	orrs	r3, r2
 8002566:	b21b      	sxth	r3, r3
 8002568:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		uint16_t calculatedChecksum = YLIDARX2_CalculateChecksum(hYLIDAR->data_buffer, YLIDAR_SAMPLE_BYTE_OFFSET);
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2108      	movs	r1, #8
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff ffa8 	bl	80024c8 <YLIDARX2_CalculateChecksum>
 8002578:	4603      	mov	r3, r0
 800257a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

		if (calculatedChecksum != checksum)
 800257e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8002582:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002586:	429a      	cmp	r2, r3
 8002588:	d009      	beq.n	800259e <YLIDARX2_ParseData+0x7e>
		{
#if (LOGS)
			printf("Checksum mismatch! Calculated: 0x%X, Received: 0x%X\r\n", calculatedChecksum, checksum);
 800258a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800258e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002592:	4619      	mov	r1, r3
 8002594:	4863      	ldr	r0, [pc, #396]	@ (8002724 <YLIDARX2_ParseData+0x204>)
 8002596:	f007 fa6f 	bl	8009a78 <iprintf>
#endif
			return;
 800259a:	46b5      	mov	sp, r6
 800259c:	e1a0      	b.n	80028e0 <YLIDARX2_ParseData+0x3c0>
		}
#if (DEBUG)
		YLIDARX2_PrintData(hYLIDAR);
 800259e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025a0:	f7ff fec4 	bl	800232c <YLIDARX2_PrintData>
#endif
		uint16_t startAngleRaw = hYLIDAR->data_buffer[4] | (hYLIDAR->data_buffer[5] << 8);
 80025a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	3304      	adds	r3, #4
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	b21a      	sxth	r2, r3
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	3305      	adds	r3, #5
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	b21b      	sxth	r3, r3
 80025ba:	4313      	orrs	r3, r2
 80025bc:	b21b      	sxth	r3, r3
 80025be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		uint16_t endAngleRaw = hYLIDAR->data_buffer[6] | (hYLIDAR->data_buffer[7] << 8);
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	3306      	adds	r3, #6
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	b21a      	sxth	r2, r3
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	3307      	adds	r3, #7
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	021b      	lsls	r3, r3, #8
 80025d6:	b21b      	sxth	r3, r3
 80025d8:	4313      	orrs	r3, r2
 80025da:	b21b      	sxth	r3, r3
 80025dc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

		// Calculate starting and ending angles
		float Angle_FSA = (startAngleRaw >> 1) / 64.0f; // Formula: Rshiftbit(FSA) / 64
 80025e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80025e4:	085b      	lsrs	r3, r3, #1
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	ee07 3a90 	vmov	s15, r3
 80025ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025f0:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8002728 <YLIDARX2_ParseData+0x208>
 80025f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025f8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		float Angle_LSA = (endAngleRaw >> 1) / 64.0f;   // Formula: Rshiftbit(LSA) / 64
 80025fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002600:	085b      	lsrs	r3, r3, #1
 8002602:	b29b      	uxth	r3, r3
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002728 <YLIDARX2_ParseData+0x208>
 8002610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002614:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
#if (LOGS)
		printf("Start Angle: %.2f, End Angle: %.2f\r\n", Angle_FSA, Angle_LSA);
 8002618:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800261a:	f7fd ffbd 	bl	8000598 <__aeabi_f2d>
 800261e:	4604      	mov	r4, r0
 8002620:	460d      	mov	r5, r1
 8002622:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002624:	f7fd ffb8 	bl	8000598 <__aeabi_f2d>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	e9cd 2300 	strd	r2, r3, [sp]
 8002630:	4622      	mov	r2, r4
 8002632:	462b      	mov	r3, r5
 8002634:	483d      	ldr	r0, [pc, #244]	@ (800272c <YLIDARX2_ParseData+0x20c>)
 8002636:	f007 fa1f 	bl	8009a78 <iprintf>
#endif

		// Calculate the angle difference
		float diffAngle = (Angle_LSA > Angle_FSA) ? (Angle_LSA - Angle_FSA) : (360.0f + Angle_LSA - Angle_FSA);
 800263a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800263e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002642:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264a:	dd06      	ble.n	800265a <YLIDARX2_ParseData+0x13a>
 800264c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8002650:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002654:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002658:	e009      	b.n	800266e <YLIDARX2_ParseData+0x14e>
 800265a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800265e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002730 <YLIDARX2_ParseData+0x210>
 8002662:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002666:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800266a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800266e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
#if (DEBUG)
		// Process sample data
		printf("Sample Data:\r\n");
 8002672:	4830      	ldr	r0, [pc, #192]	@ (8002734 <YLIDARX2_ParseData+0x214>)
 8002674:	f007 fa68 	bl	8009b48 <puts>
#endif
		YLIDARX2_sample_t samples[hYLIDAR->sample_quantity];
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	7b19      	ldrb	r1, [r3, #12]
 800267c:	460b      	mov	r3, r1
 800267e:	3b01      	subs	r3, #1
 8002680:	633b      	str	r3, [r7, #48]	@ 0x30
 8002682:	b2cb      	uxtb	r3, r1
 8002684:	2200      	movs	r2, #0
 8002686:	61bb      	str	r3, [r7, #24]
 8002688:	61fa      	str	r2, [r7, #28]
 800268a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800268e:	4622      	mov	r2, r4
 8002690:	462b      	mov	r3, r5
 8002692:	1890      	adds	r0, r2, r2
 8002694:	60b8      	str	r0, [r7, #8]
 8002696:	415b      	adcs	r3, r3
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800269e:	4620      	mov	r0, r4
 80026a0:	eb12 0a00 	adds.w	sl, r2, r0
 80026a4:	4628      	mov	r0, r5
 80026a6:	eb43 0b00 	adc.w	fp, r3, r0
 80026aa:	f04f 0200 	mov.w	r2, #0
 80026ae:	f04f 0300 	mov.w	r3, #0
 80026b2:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80026b6:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80026ba:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80026be:	b2cb      	uxtb	r3, r1
 80026c0:	2200      	movs	r2, #0
 80026c2:	613b      	str	r3, [r7, #16]
 80026c4:	617a      	str	r2, [r7, #20]
 80026c6:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80026ca:	4622      	mov	r2, r4
 80026cc:	462b      	mov	r3, r5
 80026ce:	1890      	adds	r0, r2, r2
 80026d0:	6038      	str	r0, [r7, #0]
 80026d2:	415b      	adcs	r3, r3
 80026d4:	607b      	str	r3, [r7, #4]
 80026d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026da:	4620      	mov	r0, r4
 80026dc:	eb12 0800 	adds.w	r8, r2, r0
 80026e0:	4628      	mov	r0, r5
 80026e2:	eb43 0900 	adc.w	r9, r3, r0
 80026e6:	f04f 0200 	mov.w	r2, #0
 80026ea:	f04f 0300 	mov.w	r3, #0
 80026ee:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80026f2:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80026f6:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80026fa:	460a      	mov	r2, r1
 80026fc:	4613      	mov	r3, r2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	4413      	add	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	3307      	adds	r3, #7
 8002706:	08db      	lsrs	r3, r3, #3
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	ebad 0d03 	sub.w	sp, sp, r3
 800270e:	ab02      	add	r3, sp, #8
 8002710:	3303      	adds	r3, #3
 8002712:	089b      	lsrs	r3, r3, #2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	62fb      	str	r3, [r7, #44]	@ 0x2c

		for (int i = 0; i < hYLIDAR->sample_quantity; i++)
 8002718:	2300      	movs	r3, #0
 800271a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800271c:	e0ce      	b.n	80028bc <YLIDARX2_ParseData+0x39c>
 800271e:	bf00      	nop
 8002720:	0800d9bc 	.word	0x0800d9bc
 8002724:	0800d9d0 	.word	0x0800d9d0
 8002728:	42800000 	.word	0x42800000
 800272c:	0800da08 	.word	0x0800da08
 8002730:	43b40000 	.word	0x43b40000
 8002734:	0800da34 	.word	0x0800da34
 8002738:	41ae6666 	.word	0x41ae6666
 800273c:	431b4ccd 	.word	0x431b4ccd
		{
			samples[i].data = hYLIDAR->data_buffer[10 + i*2] | (hYLIDAR->data_buffer[11 + i*2] << 8);
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002746:	3205      	adds	r2, #5
 8002748:	0052      	lsls	r2, r2, #1
 800274a:	4413      	add	r3, r2
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	b21a      	sxth	r2, r3
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002756:	0049      	lsls	r1, r1, #1
 8002758:	310b      	adds	r1, #11
 800275a:	440b      	add	r3, r1
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b21b      	sxth	r3, r3
 8002762:	4313      	orrs	r3, r2
 8002764:	b21b      	sxth	r3, r3
 8002766:	b298      	uxth	r0, r3
 8002768:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800276a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	4602      	mov	r2, r0
 8002778:	801a      	strh	r2, [r3, #0]
			samples[i].distance = (uint16_t)((samples[i].data) >> 2);
 800277a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800277c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	b298      	uxth	r0, r3
 800278e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002790:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002792:	4613      	mov	r3, r2
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	3302      	adds	r3, #2
 800279e:	4602      	mov	r2, r0
 80027a0:	801a      	strh	r2, [r3, #0]
			samples[i].interference_flag = (samples[i].data) & 0b11; // Lower 2 bits
 80027a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027a6:	4613      	mov	r3, r2
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	440b      	add	r3, r1
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	b2d8      	uxtb	r0, r3
 80027ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	440b      	add	r3, r1
 80027c8:	3304      	adds	r3, #4
 80027ca:	4602      	mov	r2, r0
 80027cc:	701a      	strb	r2, [r3, #0]

			// Compute the intermediate angle
			float Angle_i = diffAngle * (float)((i - 1)/(hYLIDAR->sample_quantity-1)) + Angle_FSA;
 80027ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027d0:	1e5a      	subs	r2, r3, #1
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	7b1b      	ldrb	r3, [r3, #12]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	fb92 f3f3 	sdiv	r3, r2, r3
 80027dc:	ee07 3a90 	vmov	s15, r3
 80027e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027e4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80027e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ec:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80027f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027f4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

			// Compute angle correction
			float AngCorrect = 0.0f;
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	64bb      	str	r3, [r7, #72]	@ 0x48

			if (samples[i].distance > 0)
 80027fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002800:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002802:	4613      	mov	r3, r2
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	4413      	add	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	3302      	adds	r3, #2
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d040      	beq.n	8002896 <YLIDARX2_ParseData+0x376>
			{
				AngCorrect = atan(21.8f * (155.3f - samples[i].distance)/(155.3f * samples[i].distance) ) * (180.0f / PI);
 8002814:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002816:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002818:	4613      	mov	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4413      	add	r3, r2
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	3302      	adds	r3, #2
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	ee07 3a90 	vmov	s15, r3
 800282a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800282e:	ed1f 7a3d 	vldr	s14, [pc, #-244]	@ 800273c <YLIDARX2_ParseData+0x21c>
 8002832:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002836:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 8002738 <YLIDARX2_ParseData+0x218>
 800283a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800283e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002840:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002842:	4613      	mov	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	4413      	add	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	440b      	add	r3, r1
 800284c:	3302      	adds	r3, #2
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	ee07 3a90 	vmov	s15, r3
 8002854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002858:	ed5f 6a48 	vldr	s13, [pc, #-288]	@ 800273c <YLIDARX2_ParseData+0x21c>
 800285c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002860:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002864:	ee16 0a90 	vmov	r0, s13
 8002868:	f7fd fe96 	bl	8000598 <__aeabi_f2d>
 800286c:	4602      	mov	r2, r0
 800286e:	460b      	mov	r3, r1
 8002870:	ec43 2b10 	vmov	d0, r2, r3
 8002874:	f00a fdac 	bl	800d3d0 <atan>
 8002878:	ec51 0b10 	vmov	r0, r1, d0
 800287c:	a31b      	add	r3, pc, #108	@ (adr r3, 80028ec <YLIDARX2_ParseData+0x3cc>)
 800287e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002882:	f7fd fee1 	bl	8000648 <__aeabi_dmul>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	4610      	mov	r0, r2
 800288c:	4619      	mov	r1, r3
 800288e:	f7fe f9d3 	bl	8000c38 <__aeabi_d2f>
 8002892:	4603      	mov	r3, r0
 8002894:	64bb      	str	r3, [r7, #72]	@ 0x48
			}

			samples[i].corrected_angle = Angle_i + AngCorrect;
 8002896:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800289a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800289e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80028a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028a6:	4613      	mov	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4413      	add	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	440b      	add	r3, r1
 80028b0:	3308      	adds	r3, #8
 80028b2:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < hYLIDAR->sample_quantity; i++)
 80028b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028b8:	3301      	adds	r3, #1
 80028ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028be:	7b1b      	ldrb	r3, [r3, #12]
 80028c0:	461a      	mov	r2, r3
 80028c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028c4:	4293      	cmp	r3, r2
 80028c6:	f6ff af3b 	blt.w	8002740 <YLIDARX2_ParseData+0x220>
		}

		hYLIDAR->samples = samples;
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028ce:	611a      	str	r2, [r3, #16]
#if (DEBUG)
		YLIDARX2_PrintSamples(hYLIDAR);
 80028d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80028d2:	f7ff fdaf 	bl	8002434 <YLIDARX2_PrintSamples>
 80028d6:	46b5      	mov	sp, r6
	{
 80028d8:	e002      	b.n	80028e0 <YLIDARX2_ParseData+0x3c0>
#endif
	}
	else
	{
		printf("YLIDAR X2: Invalid start bytes!\r\n");
 80028da:	4803      	ldr	r0, [pc, #12]	@ (80028e8 <YLIDARX2_ParseData+0x3c8>)
 80028dc:	f007 f934 	bl	8009b48 <puts>
	}
}
 80028e0:	3754      	adds	r7, #84	@ 0x54
 80028e2:	46bd      	mov	sp, r7
 80028e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028e8:	0800da44 	.word	0x0800da44
 80028ec:	1a63bfe5 	.word	0x1a63bfe5
 80028f0:	404ca5dc 	.word	0x404ca5dc

080028f4 <YLIDARX2_UART_irq>:

/**
 * @param	UART buffer, should be a variable or an array of 1.
 */
void YLIDARX2_UART_irq(h_YLIDARX2_t * hYLIDAR)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	// Add received byte to the buffer
	uartBuffer[bufferIndex++] = hYLIDAR->uart_buffer[0];
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	4b2d      	ldr	r3, [pc, #180]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	1c59      	adds	r1, r3, #1
 8002906:	b288      	uxth	r0, r1
 8002908:	492b      	ldr	r1, [pc, #172]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800290a:	8008      	strh	r0, [r1, #0]
 800290c:	4619      	mov	r1, r3
 800290e:	7812      	ldrb	r2, [r2, #0]
 8002910:	4b2a      	ldr	r3, [pc, #168]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 8002912:	545a      	strb	r2, [r3, r1]

	// Check for start bytes and process data only if a full packet is received
	if (bufferIndex >= 2)
 8002914:	4b28      	ldr	r3, [pc, #160]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 8002916:	881b      	ldrh	r3, [r3, #0]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d93e      	bls.n	800299a <YLIDARX2_UART_irq+0xa6>
	{
		if(uartBuffer[0] == YLIDAR_START_BYTE2 && uartBuffer[1] == YLIDAR_START_BYTE1)
 800291c:	4b27      	ldr	r3, [pc, #156]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2baa      	cmp	r3, #170	@ 0xaa
 8002922:	d12b      	bne.n	800297c <YLIDARX2_UART_irq+0x88>
 8002924:	4b25      	ldr	r3, [pc, #148]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 8002926:	785b      	ldrb	r3, [r3, #1]
 8002928:	2b55      	cmp	r3, #85	@ 0x55
 800292a:	d127      	bne.n	800297c <YLIDARX2_UART_irq+0x88>
		{
			if (bufferIndex >= YLIDAR_PACKET_HEADER_LENGTH) // Minimum packet size
 800292c:	4b22      	ldr	r3, [pc, #136]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	2b19      	cmp	r3, #25
 8002932:	d931      	bls.n	8002998 <YLIDARX2_UART_irq+0xa4>
			{
				// Extract sample quantity
				hYLIDAR->sample_quantity = uartBuffer[3];
 8002934:	4b21      	ldr	r3, [pc, #132]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 8002936:	78da      	ldrb	r2, [r3, #3]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	731a      	strb	r2, [r3, #12]
				uint16_t expectedLength = YLIDAR_PACKET_HEADER_LENGTH + (hYLIDAR->sample_quantity * 2);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	7b1b      	ldrb	r3, [r3, #12]
 8002940:	330d      	adds	r3, #13
 8002942:	b29b      	uxth	r3, r3
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	81fb      	strh	r3, [r7, #14]

				// Process only when the full packet is received
				if (bufferIndex >= expectedLength)
 8002948:	4b1b      	ldr	r3, [pc, #108]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	89fa      	ldrh	r2, [r7, #14]
 800294e:	429a      	cmp	r2, r3
 8002950:	d822      	bhi.n	8002998 <YLIDARX2_UART_irq+0xa4>
				{
					hYLIDAR->data_buffer = uartBuffer;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a19      	ldr	r2, [pc, #100]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 8002956:	605a      	str	r2, [r3, #4]
					hYLIDAR->data_length = bufferIndex;
 8002958:	4b17      	ldr	r3, [pc, #92]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	461a      	mov	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	609a      	str	r2, [r3, #8]

					YLIDARX2_ParseData(hYLIDAR);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff fddc 	bl	8002520 <YLIDARX2_ParseData>

					// Reset the buffer
					bufferIndex = 0;
 8002968:	4b13      	ldr	r3, [pc, #76]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800296a:	2200      	movs	r2, #0
 800296c:	801a      	strh	r2, [r3, #0]
					memset(uartBuffer, 0, sizeof(uartBuffer));
 800296e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002972:	2100      	movs	r1, #0
 8002974:	4811      	ldr	r0, [pc, #68]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 8002976:	f007 fa01 	bl	8009d7c <memset>
			if (bufferIndex >= YLIDAR_PACKET_HEADER_LENGTH) // Minimum packet size
 800297a:	e00d      	b.n	8002998 <YLIDARX2_UART_irq+0xa4>
			}
		}
		else
		{
			// Shift buffer to discard invalid start bytes
			memmove(uartBuffer, uartBuffer + 1, --bufferIndex);
 800297c:	4910      	ldr	r1, [pc, #64]	@ (80029c0 <YLIDARX2_UART_irq+0xcc>)
 800297e:	4b0e      	ldr	r3, [pc, #56]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 8002980:	881b      	ldrh	r3, [r3, #0]
 8002982:	3b01      	subs	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	4b0c      	ldr	r3, [pc, #48]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 8002988:	801a      	strh	r2, [r3, #0]
 800298a:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	461a      	mov	r2, r3
 8002990:	480a      	ldr	r0, [pc, #40]	@ (80029bc <YLIDARX2_UART_irq+0xc8>)
 8002992:	f007 f9d9 	bl	8009d48 <memmove>
 8002996:	e000      	b.n	800299a <YLIDARX2_UART_irq+0xa6>
			if (bufferIndex >= YLIDAR_PACKET_HEADER_LENGTH) // Minimum packet size
 8002998:	bf00      	nop
		}
	}

	if (bufferIndex >= USART_BUFFER_SIZE)
 800299a:	4b07      	ldr	r3, [pc, #28]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a2:	d305      	bcc.n	80029b0 <YLIDARX2_UART_irq+0xbc>
	{
		// Reset buffer if overflow occurs
		bufferIndex = 0;
 80029a4:	4b04      	ldr	r3, [pc, #16]	@ (80029b8 <YLIDARX2_UART_irq+0xc4>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	801a      	strh	r2, [r3, #0]
#if (LOGS)
		printf("YLIDAR X2: Buffer overflow! Clearing buffer.\r\n");
 80029aa:	4806      	ldr	r0, [pc, #24]	@ (80029c4 <YLIDARX2_UART_irq+0xd0>)
 80029ac:	f007 f8cc 	bl	8009b48 <puts>
#endif
	}
}
 80029b0:	bf00      	nop
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	2000144c 	.word	0x2000144c
 80029bc:	20001450 	.word	0x20001450
 80029c0:	20001451 	.word	0x20001451
 80029c4:	0800da68 	.word	0x0800da68

080029c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029d2:	2003      	movs	r0, #3
 80029d4:	f001 f94c 	bl	8003c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80029d8:	200f      	movs	r0, #15
 80029da:	f000 f80d 	bl	80029f8 <HAL_InitTick>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d002      	beq.n	80029ea <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	71fb      	strb	r3, [r7, #7]
 80029e8:	e001      	b.n	80029ee <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80029ea:	f7fe fe27 	bl	800163c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80029ee:	79fb      	ldrb	r3, [r7, #7]

}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a00:	2300      	movs	r3, #0
 8002a02:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002a04:	4b16      	ldr	r3, [pc, #88]	@ (8002a60 <HAL_InitTick+0x68>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d022      	beq.n	8002a52 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002a0c:	4b15      	ldr	r3, [pc, #84]	@ (8002a64 <HAL_InitTick+0x6c>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4b13      	ldr	r3, [pc, #76]	@ (8002a60 <HAL_InitTick+0x68>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002a18:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a20:	4618      	mov	r0, r3
 8002a22:	f001 f958 	bl	8003cd6 <HAL_SYSTICK_Config>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d10f      	bne.n	8002a4c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b0f      	cmp	r3, #15
 8002a30:	d809      	bhi.n	8002a46 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a32:	2200      	movs	r2, #0
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a3a:	f001 f924 	bl	8003c86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a68 <HAL_InitTick+0x70>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	e007      	b.n	8002a56 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
 8002a4a:	e004      	b.n	8002a56 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
 8002a50:	e001      	b.n	8002a56 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	20000f4c 	.word	0x20000f4c
 8002a64:	20000f44 	.word	0x20000f44
 8002a68:	20000f48 	.word	0x20000f48

08002a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a70:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <HAL_IncTick+0x1c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <HAL_IncTick+0x20>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4413      	add	r3, r2
 8002a7a:	4a03      	ldr	r2, [pc, #12]	@ (8002a88 <HAL_IncTick+0x1c>)
 8002a7c:	6013      	str	r3, [r2, #0]
}
 8002a7e:	bf00      	nop
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	20001850 	.word	0x20001850
 8002a8c:	20000f4c 	.word	0x20000f4c

08002a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  return uwTick;
 8002a94:	4b03      	ldr	r3, [pc, #12]	@ (8002aa4 <HAL_GetTick+0x14>)
 8002a96:	681b      	ldr	r3, [r3, #0]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20001850 	.word	0x20001850

08002aa8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	609a      	str	r2, [r3, #8]
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
 8002ad6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b087      	sub	sp, #28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	3360      	adds	r3, #96	@ 0x60
 8002b22:	461a      	mov	r2, r3
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b08      	ldr	r3, [pc, #32]	@ (8002b54 <LL_ADC_SetOffset+0x44>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002b48:	bf00      	nop
 8002b4a:	371c      	adds	r7, #28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	03fff000 	.word	0x03fff000

08002b58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	3360      	adds	r3, #96	@ 0x60
 8002b66:	461a      	mov	r2, r3
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	3360      	adds	r3, #96	@ 0x60
 8002b94:	461a      	mov	r2, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4413      	add	r3, r2
 8002b9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002bae:	bf00      	nop
 8002bb0:	371c      	adds	r7, #28
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b087      	sub	sp, #28
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	60f8      	str	r0, [r7, #12]
 8002bc2:	60b9      	str	r1, [r7, #8]
 8002bc4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	3360      	adds	r3, #96	@ 0x60
 8002bca:	461a      	mov	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	431a      	orrs	r2, r3
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002be4:	bf00      	nop
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	3360      	adds	r3, #96	@ 0x60
 8002c00:	461a      	mov	r2, r3
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	431a      	orrs	r2, r3
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002c1a:	bf00      	nop
 8002c1c:	371c      	adds	r7, #28
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b083      	sub	sp, #12
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
 8002c2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	615a      	str	r2, [r3, #20]
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3330      	adds	r3, #48	@ 0x30
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	0a1b      	lsrs	r3, r3, #8
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	f003 030c 	and.w	r3, r3, #12
 8002c68:	4413      	add	r3, r2
 8002c6a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f003 031f 	and.w	r3, r3, #31
 8002c76:	211f      	movs	r1, #31
 8002c78:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	401a      	ands	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	0e9b      	lsrs	r3, r3, #26
 8002c84:	f003 011f 	and.w	r1, r3, #31
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 031f 	and.w	r3, r3, #31
 8002c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c92:	431a      	orrs	r2, r3
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c98:	bf00      	nop
 8002c9a:	371c      	adds	r7, #28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3314      	adds	r3, #20
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	0e5b      	lsrs	r3, r3, #25
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	4413      	add	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	0d1b      	lsrs	r3, r3, #20
 8002ccc:	f003 031f 	and.w	r3, r3, #31
 8002cd0:	2107      	movs	r1, #7
 8002cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	401a      	ands	r2, r3
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	0d1b      	lsrs	r3, r3, #20
 8002cde:	f003 031f 	and.w	r3, r3, #31
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cee:	bf00      	nop
 8002cf0:	371c      	adds	r7, #28
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
	...

08002cfc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d14:	43db      	mvns	r3, r3
 8002d16:	401a      	ands	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f003 0318 	and.w	r3, r3, #24
 8002d1e:	4908      	ldr	r1, [pc, #32]	@ (8002d40 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d20:	40d9      	lsrs	r1, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	400b      	ands	r3, r1
 8002d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d32:	bf00      	nop
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	0007ffff 	.word	0x0007ffff

08002d44 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002d54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6093      	str	r3, [r2, #8]
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d7c:	d101      	bne.n	8002d82 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e000      	b.n	8002d84 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002da0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002da4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002dcc:	d101      	bne.n	8002dd2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <LL_ADC_IsEnabled+0x18>
 8002df4:	2301      	movs	r3, #1
 8002df6:	e000      	b.n	8002dfa <LL_ADC_IsEnabled+0x1a>
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 0304 	and.w	r3, r3, #4
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d101      	bne.n	8002e1e <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e000      	b.n	8002e20 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d101      	bne.n	8002e44 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
	...

08002e54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e54:	b590      	push	{r4, r7, lr}
 8002e56:	b089      	sub	sp, #36	@ 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e167      	b.n	800313e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7fe f951 	bl	8001124 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff ff67 	bl	8002d68 <LL_ADC_IsDeepPowerDownEnabled>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d004      	beq.n	8002eaa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff ff4d 	bl	8002d44 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ff82 	bl	8002db8 <LL_ADC_IsInternalRegulatorEnabled>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d115      	bne.n	8002ee6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff ff66 	bl	8002d90 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ec4:	4ba0      	ldr	r3, [pc, #640]	@ (8003148 <HAL_ADC_Init+0x2f4>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	099b      	lsrs	r3, r3, #6
 8002eca:	4aa0      	ldr	r2, [pc, #640]	@ (800314c <HAL_ADC_Init+0x2f8>)
 8002ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed0:	099b      	lsrs	r3, r3, #6
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ed8:	e002      	b.n	8002ee0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	3b01      	subs	r3, #1
 8002ede:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f9      	bne.n	8002eda <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ff64 	bl	8002db8 <LL_ADC_IsInternalRegulatorEnabled>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10d      	bne.n	8002f12 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efa:	f043 0210 	orr.w	r2, r3, #16
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f06:	f043 0201 	orr.w	r2, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff ff75 	bl	8002e06 <LL_ADC_REG_IsConversionOngoing>
 8002f1c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f22:	f003 0310 	and.w	r3, r3, #16
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f040 8100 	bne.w	800312c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f040 80fc 	bne.w	800312c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f3c:	f043 0202 	orr.w	r2, r3, #2
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff ff49 	bl	8002de0 <LL_ADC_IsEnabled>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d111      	bne.n	8002f78 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f54:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002f58:	f7ff ff42 	bl	8002de0 <LL_ADC_IsEnabled>
 8002f5c:	4604      	mov	r4, r0
 8002f5e:	487c      	ldr	r0, [pc, #496]	@ (8003150 <HAL_ADC_Init+0x2fc>)
 8002f60:	f7ff ff3e 	bl	8002de0 <LL_ADC_IsEnabled>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4323      	orrs	r3, r4
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d105      	bne.n	8002f78 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	4619      	mov	r1, r3
 8002f72:	4878      	ldr	r0, [pc, #480]	@ (8003154 <HAL_ADC_Init+0x300>)
 8002f74:	f7ff fd98 	bl	8002aa8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	7f5b      	ldrb	r3, [r3, #29]
 8002f7c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f82:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002f88:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002f8e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f96:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d106      	bne.n	8002fb4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	3b01      	subs	r3, #1
 8002fac:	045b      	lsls	r3, r3, #17
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d009      	beq.n	8002fd0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	4b60      	ldr	r3, [pc, #384]	@ (8003158 <HAL_ADC_Init+0x304>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	6812      	ldr	r2, [r2, #0]
 8002fde:	69b9      	ldr	r1, [r7, #24]
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff ff14 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 8003004:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d16d      	bne.n	80030e8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d16a      	bne.n	80030e8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003016:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800301e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003020:	4313      	orrs	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800302e:	f023 0302 	bic.w	r3, r3, #2
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6812      	ldr	r2, [r2, #0]
 8003036:	69b9      	ldr	r1, [r7, #24]
 8003038:	430b      	orrs	r3, r1
 800303a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d017      	beq.n	8003074 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	691a      	ldr	r2, [r3, #16]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003052:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800305c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003060:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6911      	ldr	r1, [r2, #16]
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	430b      	orrs	r3, r1
 800306e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003072:	e013      	b.n	800309c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003082:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003094:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003098:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d118      	bne.n	80030d8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80030b0:	f023 0304 	bic.w	r3, r3, #4
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030bc:	4311      	orrs	r1, r2
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80030c2:	4311      	orrs	r1, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030c8:	430a      	orrs	r2, r1
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 0201 	orr.w	r2, r2, #1
 80030d4:	611a      	str	r2, [r3, #16]
 80030d6:	e007      	b.n	80030e8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	691a      	ldr	r2, [r3, #16]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d10c      	bne.n	800310a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	f023 010f 	bic.w	r1, r3, #15
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	1e5a      	subs	r2, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	631a      	str	r2, [r3, #48]	@ 0x30
 8003108:	e007      	b.n	800311a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 020f 	bic.w	r2, r2, #15
 8003118:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311e:	f023 0303 	bic.w	r3, r3, #3
 8003122:	f043 0201 	orr.w	r2, r3, #1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	65da      	str	r2, [r3, #92]	@ 0x5c
 800312a:	e007      	b.n	800313c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003130:	f043 0210 	orr.w	r2, r3, #16
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800313c:	7ffb      	ldrb	r3, [r7, #31]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3724      	adds	r7, #36	@ 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd90      	pop	{r4, r7, pc}
 8003146:	bf00      	nop
 8003148:	20000f44 	.word	0x20000f44
 800314c:	053e2d63 	.word	0x053e2d63
 8003150:	50000100 	.word	0x50000100
 8003154:	50000300 	.word	0x50000300
 8003158:	fff04007 	.word	0xfff04007

0800315c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b0b6      	sub	sp, #216	@ 0xd8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800316c:	2300      	movs	r3, #0
 800316e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003176:	2b01      	cmp	r3, #1
 8003178:	d101      	bne.n	800317e <HAL_ADC_ConfigChannel+0x22>
 800317a:	2302      	movs	r3, #2
 800317c:	e3c8      	b.n	8003910 <HAL_ADC_ConfigChannel+0x7b4>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f7ff fe3b 	bl	8002e06 <LL_ADC_REG_IsConversionOngoing>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	f040 83ad 	bne.w	80038f2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	461a      	mov	r2, r3
 80031a6:	f7ff fd51 	bl	8002c4c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fe29 	bl	8002e06 <LL_ADC_REG_IsConversionOngoing>
 80031b4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff fe35 	bl	8002e2c <LL_ADC_INJ_IsConversionOngoing>
 80031c2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031c6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f040 81d9 	bne.w	8003582 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f040 81d4 	bne.w	8003582 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031e2:	d10f      	bne.n	8003204 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6818      	ldr	r0, [r3, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2200      	movs	r2, #0
 80031ee:	4619      	mov	r1, r3
 80031f0:	f7ff fd58 	bl	8002ca4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff fd12 	bl	8002c26 <LL_ADC_SetSamplingTimeCommonConfig>
 8003202:	e00e      	b.n	8003222 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6818      	ldr	r0, [r3, #0]
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	6819      	ldr	r1, [r3, #0]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	461a      	mov	r2, r3
 8003212:	f7ff fd47 	bl	8002ca4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2100      	movs	r1, #0
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fd02 	bl	8002c26 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	695a      	ldr	r2, [r3, #20]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	08db      	lsrs	r3, r3, #3
 800322e:	f003 0303 	and.w	r3, r3, #3
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	fa02 f303 	lsl.w	r3, r2, r3
 8003238:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	2b04      	cmp	r3, #4
 8003242:	d022      	beq.n	800328a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6818      	ldr	r0, [r3, #0]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	6919      	ldr	r1, [r3, #16]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003254:	f7ff fc5c 	bl	8002b10 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	6919      	ldr	r1, [r3, #16]
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	461a      	mov	r2, r3
 8003266:	f7ff fca8 	bl	8002bba <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6818      	ldr	r0, [r3, #0]
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003276:	2b01      	cmp	r3, #1
 8003278:	d102      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x124>
 800327a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800327e:	e000      	b.n	8003282 <HAL_ADC_ConfigChannel+0x126>
 8003280:	2300      	movs	r3, #0
 8003282:	461a      	mov	r2, r3
 8003284:	f7ff fcb4 	bl	8002bf0 <LL_ADC_SetOffsetSaturation>
 8003288:	e17b      	b.n	8003582 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2100      	movs	r1, #0
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff fc61 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 8003296:	4603      	mov	r3, r0
 8003298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10a      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x15a>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2100      	movs	r1, #0
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff fc56 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	0e9b      	lsrs	r3, r3, #26
 80032b0:	f003 021f 	and.w	r2, r3, #31
 80032b4:	e01e      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x198>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2100      	movs	r1, #0
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff fc4b 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 80032c2:	4603      	mov	r3, r0
 80032c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80032cc:	fa93 f3a3 	rbit	r3, r3
 80032d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80032d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80032d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80032dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80032e4:	2320      	movs	r3, #32
 80032e6:	e004      	b.n	80032f2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80032e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032ec:	fab3 f383 	clz	r3, r3
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d105      	bne.n	800330c <HAL_ADC_ConfigChannel+0x1b0>
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	0e9b      	lsrs	r3, r3, #26
 8003306:	f003 031f 	and.w	r3, r3, #31
 800330a:	e018      	b.n	800333e <HAL_ADC_ConfigChannel+0x1e2>
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003314:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003318:	fa93 f3a3 	rbit	r3, r3
 800331c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003320:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003324:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003328:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003330:	2320      	movs	r3, #32
 8003332:	e004      	b.n	800333e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003334:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800333e:	429a      	cmp	r2, r3
 8003340:	d106      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2200      	movs	r2, #0
 8003348:	2100      	movs	r1, #0
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff fc1a 	bl	8002b84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2101      	movs	r1, #1
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fbfe 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10a      	bne.n	800337c <HAL_ADC_ConfigChannel+0x220>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2101      	movs	r1, #1
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff fbf3 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 8003372:	4603      	mov	r3, r0
 8003374:	0e9b      	lsrs	r3, r3, #26
 8003376:	f003 021f 	and.w	r2, r3, #31
 800337a:	e01e      	b.n	80033ba <HAL_ADC_ConfigChannel+0x25e>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2101      	movs	r1, #1
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff fbe8 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 8003388:	4603      	mov	r3, r0
 800338a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003392:	fa93 f3a3 	rbit	r3, r3
 8003396:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800339a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800339e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80033a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80033aa:	2320      	movs	r3, #32
 80033ac:	e004      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80033ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033b2:	fab3 f383 	clz	r3, r3
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d105      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x276>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	0e9b      	lsrs	r3, r3, #26
 80033cc:	f003 031f 	and.w	r3, r3, #31
 80033d0:	e018      	b.n	8003404 <HAL_ADC_ConfigChannel+0x2a8>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033de:	fa93 f3a3 	rbit	r3, r3
 80033e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80033e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80033ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80033f6:	2320      	movs	r3, #32
 80033f8:	e004      	b.n	8003404 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80033fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033fe:	fab3 f383 	clz	r3, r3
 8003402:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003404:	429a      	cmp	r2, r3
 8003406:	d106      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2200      	movs	r2, #0
 800340e:	2101      	movs	r1, #1
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fbb7 	bl	8002b84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2102      	movs	r1, #2
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fb9b 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 8003422:	4603      	mov	r3, r0
 8003424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10a      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x2e6>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2102      	movs	r1, #2
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff fb90 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 8003438:	4603      	mov	r3, r0
 800343a:	0e9b      	lsrs	r3, r3, #26
 800343c:	f003 021f 	and.w	r2, r3, #31
 8003440:	e01e      	b.n	8003480 <HAL_ADC_ConfigChannel+0x324>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	2102      	movs	r1, #2
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff fb85 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 800344e:	4603      	mov	r3, r0
 8003450:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003458:	fa93 f3a3 	rbit	r3, r3
 800345c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003460:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003464:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003468:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003470:	2320      	movs	r3, #32
 8003472:	e004      	b.n	800347e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003474:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003478:	fab3 f383 	clz	r3, r3
 800347c:	b2db      	uxtb	r3, r3
 800347e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003488:	2b00      	cmp	r3, #0
 800348a:	d105      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x33c>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	0e9b      	lsrs	r3, r3, #26
 8003492:	f003 031f 	and.w	r3, r3, #31
 8003496:	e016      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x36a>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034a4:	fa93 f3a3 	rbit	r3, r3
 80034a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80034aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80034b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80034b8:	2320      	movs	r3, #32
 80034ba:	e004      	b.n	80034c6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80034bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034c0:	fab3 f383 	clz	r3, r3
 80034c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d106      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2200      	movs	r2, #0
 80034d0:	2102      	movs	r1, #2
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff fb56 	bl	8002b84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2103      	movs	r1, #3
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fb3a 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d10a      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x3a8>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2103      	movs	r1, #3
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fb2f 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	0e9b      	lsrs	r3, r3, #26
 80034fe:	f003 021f 	and.w	r2, r3, #31
 8003502:	e017      	b.n	8003534 <HAL_ADC_ConfigChannel+0x3d8>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2103      	movs	r1, #3
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff fb24 	bl	8002b58 <LL_ADC_GetOffsetChannel>
 8003510:	4603      	mov	r3, r0
 8003512:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003514:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003516:	fa93 f3a3 	rbit	r3, r3
 800351a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800351c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800351e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003520:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003526:	2320      	movs	r3, #32
 8003528:	e003      	b.n	8003532 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800352a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800352c:	fab3 f383 	clz	r3, r3
 8003530:	b2db      	uxtb	r3, r3
 8003532:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <HAL_ADC_ConfigChannel+0x3f0>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	0e9b      	lsrs	r3, r3, #26
 8003546:	f003 031f 	and.w	r3, r3, #31
 800354a:	e011      	b.n	8003570 <HAL_ADC_ConfigChannel+0x414>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003552:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003554:	fa93 f3a3 	rbit	r3, r3
 8003558:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800355a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800355c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800355e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003564:	2320      	movs	r3, #32
 8003566:	e003      	b.n	8003570 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800356a:	fab3 f383 	clz	r3, r3
 800356e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003570:	429a      	cmp	r2, r3
 8003572:	d106      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2200      	movs	r2, #0
 800357a:	2103      	movs	r1, #3
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff fb01 	bl	8002b84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff fc2a 	bl	8002de0 <LL_ADC_IsEnabled>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	f040 8140 	bne.w	8003814 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	6819      	ldr	r1, [r3, #0]
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	461a      	mov	r2, r3
 80035a2:	f7ff fbab 	bl	8002cfc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	4a8f      	ldr	r2, [pc, #572]	@ (80037e8 <HAL_ADC_ConfigChannel+0x68c>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	f040 8131 	bne.w	8003814 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10b      	bne.n	80035da <HAL_ADC_ConfigChannel+0x47e>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	0e9b      	lsrs	r3, r3, #26
 80035c8:	3301      	adds	r3, #1
 80035ca:	f003 031f 	and.w	r3, r3, #31
 80035ce:	2b09      	cmp	r3, #9
 80035d0:	bf94      	ite	ls
 80035d2:	2301      	movls	r3, #1
 80035d4:	2300      	movhi	r3, #0
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	e019      	b.n	800360e <HAL_ADC_ConfigChannel+0x4b2>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035e2:	fa93 f3a3 	rbit	r3, r3
 80035e6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80035e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80035ea:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80035ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80035f2:	2320      	movs	r3, #32
 80035f4:	e003      	b.n	80035fe <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80035f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035f8:	fab3 f383 	clz	r3, r3
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	3301      	adds	r3, #1
 8003600:	f003 031f 	and.w	r3, r3, #31
 8003604:	2b09      	cmp	r3, #9
 8003606:	bf94      	ite	ls
 8003608:	2301      	movls	r3, #1
 800360a:	2300      	movhi	r3, #0
 800360c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800360e:	2b00      	cmp	r3, #0
 8003610:	d079      	beq.n	8003706 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800361a:	2b00      	cmp	r3, #0
 800361c:	d107      	bne.n	800362e <HAL_ADC_ConfigChannel+0x4d2>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	0e9b      	lsrs	r3, r3, #26
 8003624:	3301      	adds	r3, #1
 8003626:	069b      	lsls	r3, r3, #26
 8003628:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800362c:	e015      	b.n	800365a <HAL_ADC_ConfigChannel+0x4fe>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003636:	fa93 f3a3 	rbit	r3, r3
 800363a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800363c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800363e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003646:	2320      	movs	r3, #32
 8003648:	e003      	b.n	8003652 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800364a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800364c:	fab3 f383 	clz	r3, r3
 8003650:	b2db      	uxtb	r3, r3
 8003652:	3301      	adds	r3, #1
 8003654:	069b      	lsls	r3, r3, #26
 8003656:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003662:	2b00      	cmp	r3, #0
 8003664:	d109      	bne.n	800367a <HAL_ADC_ConfigChannel+0x51e>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	0e9b      	lsrs	r3, r3, #26
 800366c:	3301      	adds	r3, #1
 800366e:	f003 031f 	and.w	r3, r3, #31
 8003672:	2101      	movs	r1, #1
 8003674:	fa01 f303 	lsl.w	r3, r1, r3
 8003678:	e017      	b.n	80036aa <HAL_ADC_ConfigChannel+0x54e>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003682:	fa93 f3a3 	rbit	r3, r3
 8003686:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800368c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003692:	2320      	movs	r3, #32
 8003694:	e003      	b.n	800369e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003696:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003698:	fab3 f383 	clz	r3, r3
 800369c:	b2db      	uxtb	r3, r3
 800369e:	3301      	adds	r3, #1
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	2101      	movs	r1, #1
 80036a6:	fa01 f303 	lsl.w	r3, r1, r3
 80036aa:	ea42 0103 	orr.w	r1, r2, r3
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10a      	bne.n	80036d0 <HAL_ADC_ConfigChannel+0x574>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	0e9b      	lsrs	r3, r3, #26
 80036c0:	3301      	adds	r3, #1
 80036c2:	f003 021f 	and.w	r2, r3, #31
 80036c6:	4613      	mov	r3, r2
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	4413      	add	r3, r2
 80036cc:	051b      	lsls	r3, r3, #20
 80036ce:	e018      	b.n	8003702 <HAL_ADC_ConfigChannel+0x5a6>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d8:	fa93 f3a3 	rbit	r3, r3
 80036dc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80036de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80036e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80036e8:	2320      	movs	r3, #32
 80036ea:	e003      	b.n	80036f4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80036ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036ee:	fab3 f383 	clz	r3, r3
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	3301      	adds	r3, #1
 80036f6:	f003 021f 	and.w	r2, r3, #31
 80036fa:	4613      	mov	r3, r2
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4413      	add	r3, r2
 8003700:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003702:	430b      	orrs	r3, r1
 8003704:	e081      	b.n	800380a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370e:	2b00      	cmp	r3, #0
 8003710:	d107      	bne.n	8003722 <HAL_ADC_ConfigChannel+0x5c6>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	0e9b      	lsrs	r3, r3, #26
 8003718:	3301      	adds	r3, #1
 800371a:	069b      	lsls	r3, r3, #26
 800371c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003720:	e015      	b.n	800374e <HAL_ADC_ConfigChannel+0x5f2>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800372a:	fa93 f3a3 	rbit	r3, r3
 800372e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003732:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800373a:	2320      	movs	r3, #32
 800373c:	e003      	b.n	8003746 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800373e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003740:	fab3 f383 	clz	r3, r3
 8003744:	b2db      	uxtb	r3, r3
 8003746:	3301      	adds	r3, #1
 8003748:	069b      	lsls	r3, r3, #26
 800374a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003756:	2b00      	cmp	r3, #0
 8003758:	d109      	bne.n	800376e <HAL_ADC_ConfigChannel+0x612>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	0e9b      	lsrs	r3, r3, #26
 8003760:	3301      	adds	r3, #1
 8003762:	f003 031f 	and.w	r3, r3, #31
 8003766:	2101      	movs	r1, #1
 8003768:	fa01 f303 	lsl.w	r3, r1, r3
 800376c:	e017      	b.n	800379e <HAL_ADC_ConfigChannel+0x642>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	6a3b      	ldr	r3, [r7, #32]
 8003776:	fa93 f3a3 	rbit	r3, r3
 800377a:	61fb      	str	r3, [r7, #28]
  return result;
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003786:	2320      	movs	r3, #32
 8003788:	e003      	b.n	8003792 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800378a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378c:	fab3 f383 	clz	r3, r3
 8003790:	b2db      	uxtb	r3, r3
 8003792:	3301      	adds	r3, #1
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	2101      	movs	r1, #1
 800379a:	fa01 f303 	lsl.w	r3, r1, r3
 800379e:	ea42 0103 	orr.w	r1, r2, r3
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10d      	bne.n	80037ca <HAL_ADC_ConfigChannel+0x66e>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	0e9b      	lsrs	r3, r3, #26
 80037b4:	3301      	adds	r3, #1
 80037b6:	f003 021f 	and.w	r2, r3, #31
 80037ba:	4613      	mov	r3, r2
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	3b1e      	subs	r3, #30
 80037c2:	051b      	lsls	r3, r3, #20
 80037c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037c8:	e01e      	b.n	8003808 <HAL_ADC_ConfigChannel+0x6ac>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	fa93 f3a3 	rbit	r3, r3
 80037d6:	613b      	str	r3, [r7, #16]
  return result;
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d104      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80037e2:	2320      	movs	r3, #32
 80037e4:	e006      	b.n	80037f4 <HAL_ADC_ConfigChannel+0x698>
 80037e6:	bf00      	nop
 80037e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	fab3 f383 	clz	r3, r3
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	3301      	adds	r3, #1
 80037f6:	f003 021f 	and.w	r2, r3, #31
 80037fa:	4613      	mov	r3, r2
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	4413      	add	r3, r2
 8003800:	3b1e      	subs	r3, #30
 8003802:	051b      	lsls	r3, r3, #20
 8003804:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003808:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800380e:	4619      	mov	r1, r3
 8003810:	f7ff fa48 	bl	8002ca4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	4b3f      	ldr	r3, [pc, #252]	@ (8003918 <HAL_ADC_ConfigChannel+0x7bc>)
 800381a:	4013      	ands	r3, r2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d071      	beq.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003820:	483e      	ldr	r0, [pc, #248]	@ (800391c <HAL_ADC_ConfigChannel+0x7c0>)
 8003822:	f7ff f967 	bl	8002af4 <LL_ADC_GetCommonPathInternalCh>
 8003826:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a3c      	ldr	r2, [pc, #240]	@ (8003920 <HAL_ADC_ConfigChannel+0x7c4>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d004      	beq.n	800383e <HAL_ADC_ConfigChannel+0x6e2>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a3a      	ldr	r2, [pc, #232]	@ (8003924 <HAL_ADC_ConfigChannel+0x7c8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d127      	bne.n	800388e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800383e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003842:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d121      	bne.n	800388e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003852:	d157      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003854:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003858:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800385c:	4619      	mov	r1, r3
 800385e:	482f      	ldr	r0, [pc, #188]	@ (800391c <HAL_ADC_ConfigChannel+0x7c0>)
 8003860:	f7ff f935 	bl	8002ace <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003864:	4b30      	ldr	r3, [pc, #192]	@ (8003928 <HAL_ADC_ConfigChannel+0x7cc>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	099b      	lsrs	r3, r3, #6
 800386a:	4a30      	ldr	r2, [pc, #192]	@ (800392c <HAL_ADC_ConfigChannel+0x7d0>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	099b      	lsrs	r3, r3, #6
 8003872:	1c5a      	adds	r2, r3, #1
 8003874:	4613      	mov	r3, r2
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	4413      	add	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800387e:	e002      	b.n	8003886 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	3b01      	subs	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f9      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800388c:	e03a      	b.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a27      	ldr	r2, [pc, #156]	@ (8003930 <HAL_ADC_ConfigChannel+0x7d4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d113      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003898:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800389c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10d      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a22      	ldr	r2, [pc, #136]	@ (8003934 <HAL_ADC_ConfigChannel+0x7d8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d02a      	beq.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038b6:	4619      	mov	r1, r3
 80038b8:	4818      	ldr	r0, [pc, #96]	@ (800391c <HAL_ADC_ConfigChannel+0x7c0>)
 80038ba:	f7ff f908 	bl	8002ace <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038be:	e021      	b.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a1c      	ldr	r2, [pc, #112]	@ (8003938 <HAL_ADC_ConfigChannel+0x7dc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d11c      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d116      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a16      	ldr	r2, [pc, #88]	@ (8003934 <HAL_ADC_ConfigChannel+0x7d8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d011      	beq.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038e8:	4619      	mov	r1, r3
 80038ea:	480c      	ldr	r0, [pc, #48]	@ (800391c <HAL_ADC_ConfigChannel+0x7c0>)
 80038ec:	f7ff f8ef 	bl	8002ace <LL_ADC_SetCommonPathInternalCh>
 80038f0:	e008      	b.n	8003904 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f6:	f043 0220 	orr.w	r2, r3, #32
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800390c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003910:	4618      	mov	r0, r3
 8003912:	37d8      	adds	r7, #216	@ 0xd8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	80080000 	.word	0x80080000
 800391c:	50000300 	.word	0x50000300
 8003920:	c3210000 	.word	0xc3210000
 8003924:	90c00010 	.word	0x90c00010
 8003928:	20000f44 	.word	0x20000f44
 800392c:	053e2d63 	.word	0x053e2d63
 8003930:	c7520000 	.word	0xc7520000
 8003934:	50000100 	.word	0x50000100
 8003938:	cb840000 	.word	0xcb840000

0800393c <LL_ADC_IsEnabled>:
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <LL_ADC_IsEnabled+0x18>
 8003950:	2301      	movs	r3, #1
 8003952:	e000      	b.n	8003956 <LL_ADC_IsEnabled+0x1a>
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <LL_ADC_REG_IsConversionOngoing>:
{
 8003962:	b480      	push	{r7}
 8003964:	b083      	sub	sp, #12
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	2b04      	cmp	r3, #4
 8003974:	d101      	bne.n	800397a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003976:	2301      	movs	r3, #1
 8003978:	e000      	b.n	800397c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b0a1      	sub	sp, #132	@ 0x84
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e08b      	b.n	8003abe <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039ae:	2300      	movs	r3, #0
 80039b0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039b2:	2300      	movs	r3, #0
 80039b4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039be:	d102      	bne.n	80039c6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039c0:	4b41      	ldr	r3, [pc, #260]	@ (8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039c2:	60bb      	str	r3, [r7, #8]
 80039c4:	e001      	b.n	80039ca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039c6:	2300      	movs	r3, #0
 80039c8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10b      	bne.n	80039e8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d4:	f043 0220 	orr.w	r2, r3, #32
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e06a      	b.n	8003abe <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7ff ffb9 	bl	8003962 <LL_ADC_REG_IsConversionOngoing>
 80039f0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7ff ffb3 	bl	8003962 <LL_ADC_REG_IsConversionOngoing>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d14c      	bne.n	8003a9c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d149      	bne.n	8003a9c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a08:	4b30      	ldr	r3, [pc, #192]	@ (8003acc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003a0a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d028      	beq.n	8003a66 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	6859      	ldr	r1, [r3, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a26:	035b      	lsls	r3, r3, #13
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a2e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a30:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a34:	f7ff ff82 	bl	800393c <LL_ADC_IsEnabled>
 8003a38:	4604      	mov	r4, r0
 8003a3a:	4823      	ldr	r0, [pc, #140]	@ (8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a3c:	f7ff ff7e 	bl	800393c <LL_ADC_IsEnabled>
 8003a40:	4603      	mov	r3, r0
 8003a42:	4323      	orrs	r3, r4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d133      	bne.n	8003ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a50:	f023 030f 	bic.w	r3, r3, #15
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	6811      	ldr	r1, [r2, #0]
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	6892      	ldr	r2, [r2, #8]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a62:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a64:	e024      	b.n	8003ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a70:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a72:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a76:	f7ff ff61 	bl	800393c <LL_ADC_IsEnabled>
 8003a7a:	4604      	mov	r4, r0
 8003a7c:	4812      	ldr	r0, [pc, #72]	@ (8003ac8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a7e:	f7ff ff5d 	bl	800393c <LL_ADC_IsEnabled>
 8003a82:	4603      	mov	r3, r0
 8003a84:	4323      	orrs	r3, r4
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d112      	bne.n	8003ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a92:	f023 030f 	bic.w	r3, r3, #15
 8003a96:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a98:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a9a:	e009      	b.n	8003ab0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003aae:	e000      	b.n	8003ab2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ab0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003aba:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3784      	adds	r7, #132	@ 0x84
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd90      	pop	{r4, r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	50000100 	.word	0x50000100
 8003acc:	50000300 	.word	0x50000300

08003ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003aec:	4013      	ands	r3, r2
 8003aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b02:	4a04      	ldr	r2, [pc, #16]	@ (8003b14 <__NVIC_SetPriorityGrouping+0x44>)
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	60d3      	str	r3, [r2, #12]
}
 8003b08:	bf00      	nop
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	e000ed00 	.word	0xe000ed00

08003b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b1c:	4b04      	ldr	r3, [pc, #16]	@ (8003b30 <__NVIC_GetPriorityGrouping+0x18>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	0a1b      	lsrs	r3, r3, #8
 8003b22:	f003 0307 	and.w	r3, r3, #7
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	e000ed00 	.word	0xe000ed00

08003b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	db0b      	blt.n	8003b5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b46:	79fb      	ldrb	r3, [r7, #7]
 8003b48:	f003 021f 	and.w	r2, r3, #31
 8003b4c:	4907      	ldr	r1, [pc, #28]	@ (8003b6c <__NVIC_EnableIRQ+0x38>)
 8003b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b52:	095b      	lsrs	r3, r3, #5
 8003b54:	2001      	movs	r0, #1
 8003b56:	fa00 f202 	lsl.w	r2, r0, r2
 8003b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	e000e100 	.word	0xe000e100

08003b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	4603      	mov	r3, r0
 8003b78:	6039      	str	r1, [r7, #0]
 8003b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	db0a      	blt.n	8003b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	490c      	ldr	r1, [pc, #48]	@ (8003bbc <__NVIC_SetPriority+0x4c>)
 8003b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8e:	0112      	lsls	r2, r2, #4
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	440b      	add	r3, r1
 8003b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b98:	e00a      	b.n	8003bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	4908      	ldr	r1, [pc, #32]	@ (8003bc0 <__NVIC_SetPriority+0x50>)
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	f003 030f 	and.w	r3, r3, #15
 8003ba6:	3b04      	subs	r3, #4
 8003ba8:	0112      	lsls	r2, r2, #4
 8003baa:	b2d2      	uxtb	r2, r2
 8003bac:	440b      	add	r3, r1
 8003bae:	761a      	strb	r2, [r3, #24]
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	e000e100 	.word	0xe000e100
 8003bc0:	e000ed00 	.word	0xe000ed00

08003bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b089      	sub	sp, #36	@ 0x24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	f1c3 0307 	rsb	r3, r3, #7
 8003bde:	2b04      	cmp	r3, #4
 8003be0:	bf28      	it	cs
 8003be2:	2304      	movcs	r3, #4
 8003be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	3304      	adds	r3, #4
 8003bea:	2b06      	cmp	r3, #6
 8003bec:	d902      	bls.n	8003bf4 <NVIC_EncodePriority+0x30>
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	3b03      	subs	r3, #3
 8003bf2:	e000      	b.n	8003bf6 <NVIC_EncodePriority+0x32>
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	43da      	mvns	r2, r3
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	401a      	ands	r2, r3
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	fa01 f303 	lsl.w	r3, r1, r3
 8003c16:	43d9      	mvns	r1, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c1c:	4313      	orrs	r3, r2
         );
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3724      	adds	r7, #36	@ 0x24
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c3c:	d301      	bcc.n	8003c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e00f      	b.n	8003c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c42:	4a0a      	ldr	r2, [pc, #40]	@ (8003c6c <SysTick_Config+0x40>)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c4a:	210f      	movs	r1, #15
 8003c4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c50:	f7ff ff8e 	bl	8003b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c54:	4b05      	ldr	r3, [pc, #20]	@ (8003c6c <SysTick_Config+0x40>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c5a:	4b04      	ldr	r3, [pc, #16]	@ (8003c6c <SysTick_Config+0x40>)
 8003c5c:	2207      	movs	r2, #7
 8003c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3708      	adds	r7, #8
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	e000e010 	.word	0xe000e010

08003c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff ff29 	bl	8003ad0 <__NVIC_SetPriorityGrouping>
}
 8003c7e:	bf00      	nop
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b086      	sub	sp, #24
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	60b9      	str	r1, [r7, #8]
 8003c90:	607a      	str	r2, [r7, #4]
 8003c92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c94:	f7ff ff40 	bl	8003b18 <__NVIC_GetPriorityGrouping>
 8003c98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68b9      	ldr	r1, [r7, #8]
 8003c9e:	6978      	ldr	r0, [r7, #20]
 8003ca0:	f7ff ff90 	bl	8003bc4 <NVIC_EncodePriority>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003caa:	4611      	mov	r1, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff ff5f 	bl	8003b70 <__NVIC_SetPriority>
}
 8003cb2:	bf00      	nop
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff ff33 	bl	8003b34 <__NVIC_EnableIRQ>
}
 8003cce:	bf00      	nop
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b082      	sub	sp, #8
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7ff ffa4 	bl	8003c2c <SysTick_Config>
 8003ce4:	4603      	mov	r3, r0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b085      	sub	sp, #20
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d005      	beq.n	8003d12 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2204      	movs	r2, #4
 8003d0a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	73fb      	strb	r3, [r7, #15]
 8003d10:	e037      	b.n	8003d82 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 020e 	bic.w	r2, r2, #14
 8003d20:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d30:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0201 	bic.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d46:	f003 021f 	and.w	r2, r3, #31
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	2101      	movs	r1, #1
 8003d50:	fa01 f202 	lsl.w	r2, r1, r2
 8003d54:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d5e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00c      	beq.n	8003d82 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d76:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d80:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d00d      	beq.n	8003dd4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2204      	movs	r2, #4
 8003dbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
 8003dd2:	e047      	b.n	8003e64 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 020e 	bic.w	r2, r2, #14
 8003de2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0201 	bic.w	r2, r2, #1
 8003df2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dfe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e08:	f003 021f 	and.w	r2, r3, #31
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e10:	2101      	movs	r1, #1
 8003e12:	fa01 f202 	lsl.w	r2, r1, r2
 8003e16:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e20:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00c      	beq.n	8003e44 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e38:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e42:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	4798      	blx	r3
    }
  }
  return status;
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e7e:	e15a      	b.n	8004136 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	2101      	movs	r1, #1
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 814c 	beq.w	8004130 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f003 0303 	and.w	r3, r3, #3
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d005      	beq.n	8003eb0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d130      	bne.n	8003f12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	2203      	movs	r2, #3
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	091b      	lsrs	r3, r3, #4
 8003efc:	f003 0201 	and.w	r2, r3, #1
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f003 0303 	and.w	r3, r3, #3
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d017      	beq.n	8003f4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	2203      	movs	r2, #3
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43db      	mvns	r3, r3
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	4013      	ands	r3, r2
 8003f34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f003 0303 	and.w	r3, r3, #3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d123      	bne.n	8003fa2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	08da      	lsrs	r2, r3, #3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	3208      	adds	r2, #8
 8003f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	220f      	movs	r2, #15
 8003f72:	fa02 f303 	lsl.w	r3, r2, r3
 8003f76:	43db      	mvns	r3, r3
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	691a      	ldr	r2, [r3, #16]
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	08da      	lsrs	r2, r3, #3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3208      	adds	r2, #8
 8003f9c:	6939      	ldr	r1, [r7, #16]
 8003f9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	2203      	movs	r2, #3
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43db      	mvns	r3, r3
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f003 0203 	and.w	r2, r3, #3
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 80a6 	beq.w	8004130 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fe4:	4b5b      	ldr	r3, [pc, #364]	@ (8004154 <HAL_GPIO_Init+0x2e4>)
 8003fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fe8:	4a5a      	ldr	r2, [pc, #360]	@ (8004154 <HAL_GPIO_Init+0x2e4>)
 8003fea:	f043 0301 	orr.w	r3, r3, #1
 8003fee:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ff0:	4b58      	ldr	r3, [pc, #352]	@ (8004154 <HAL_GPIO_Init+0x2e4>)
 8003ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ff4:	f003 0301 	and.w	r3, r3, #1
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ffc:	4a56      	ldr	r2, [pc, #344]	@ (8004158 <HAL_GPIO_Init+0x2e8>)
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	089b      	lsrs	r3, r3, #2
 8004002:	3302      	adds	r3, #2
 8004004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004008:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f003 0303 	and.w	r3, r3, #3
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	220f      	movs	r2, #15
 8004014:	fa02 f303 	lsl.w	r3, r2, r3
 8004018:	43db      	mvns	r3, r3
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4013      	ands	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004026:	d01f      	beq.n	8004068 <HAL_GPIO_Init+0x1f8>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a4c      	ldr	r2, [pc, #304]	@ (800415c <HAL_GPIO_Init+0x2ec>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d019      	beq.n	8004064 <HAL_GPIO_Init+0x1f4>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a4b      	ldr	r2, [pc, #300]	@ (8004160 <HAL_GPIO_Init+0x2f0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d013      	beq.n	8004060 <HAL_GPIO_Init+0x1f0>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a4a      	ldr	r2, [pc, #296]	@ (8004164 <HAL_GPIO_Init+0x2f4>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d00d      	beq.n	800405c <HAL_GPIO_Init+0x1ec>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a49      	ldr	r2, [pc, #292]	@ (8004168 <HAL_GPIO_Init+0x2f8>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d007      	beq.n	8004058 <HAL_GPIO_Init+0x1e8>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a48      	ldr	r2, [pc, #288]	@ (800416c <HAL_GPIO_Init+0x2fc>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d101      	bne.n	8004054 <HAL_GPIO_Init+0x1e4>
 8004050:	2305      	movs	r3, #5
 8004052:	e00a      	b.n	800406a <HAL_GPIO_Init+0x1fa>
 8004054:	2306      	movs	r3, #6
 8004056:	e008      	b.n	800406a <HAL_GPIO_Init+0x1fa>
 8004058:	2304      	movs	r3, #4
 800405a:	e006      	b.n	800406a <HAL_GPIO_Init+0x1fa>
 800405c:	2303      	movs	r3, #3
 800405e:	e004      	b.n	800406a <HAL_GPIO_Init+0x1fa>
 8004060:	2302      	movs	r3, #2
 8004062:	e002      	b.n	800406a <HAL_GPIO_Init+0x1fa>
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <HAL_GPIO_Init+0x1fa>
 8004068:	2300      	movs	r3, #0
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	f002 0203 	and.w	r2, r2, #3
 8004070:	0092      	lsls	r2, r2, #2
 8004072:	4093      	lsls	r3, r2
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	4313      	orrs	r3, r2
 8004078:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800407a:	4937      	ldr	r1, [pc, #220]	@ (8004158 <HAL_GPIO_Init+0x2e8>)
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	089b      	lsrs	r3, r3, #2
 8004080:	3302      	adds	r3, #2
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004088:	4b39      	ldr	r3, [pc, #228]	@ (8004170 <HAL_GPIO_Init+0x300>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	43db      	mvns	r3, r3
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	4013      	ands	r3, r2
 8004096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040ac:	4a30      	ldr	r2, [pc, #192]	@ (8004170 <HAL_GPIO_Init+0x300>)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80040b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004170 <HAL_GPIO_Init+0x300>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	4013      	ands	r3, r2
 80040c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040d6:	4a26      	ldr	r2, [pc, #152]	@ (8004170 <HAL_GPIO_Init+0x300>)
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80040dc:	4b24      	ldr	r3, [pc, #144]	@ (8004170 <HAL_GPIO_Init+0x300>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	43db      	mvns	r3, r3
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4013      	ands	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004100:	4a1b      	ldr	r2, [pc, #108]	@ (8004170 <HAL_GPIO_Init+0x300>)
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004106:	4b1a      	ldr	r3, [pc, #104]	@ (8004170 <HAL_GPIO_Init+0x300>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	43db      	mvns	r3, r3
 8004110:	693a      	ldr	r2, [r7, #16]
 8004112:	4013      	ands	r3, r2
 8004114:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	4313      	orrs	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800412a:	4a11      	ldr	r2, [pc, #68]	@ (8004170 <HAL_GPIO_Init+0x300>)
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	3301      	adds	r3, #1
 8004134:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	fa22 f303 	lsr.w	r3, r2, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	f47f ae9d 	bne.w	8003e80 <HAL_GPIO_Init+0x10>
  }
}
 8004146:	bf00      	nop
 8004148:	bf00      	nop
 800414a:	371c      	adds	r7, #28
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	40021000 	.word	0x40021000
 8004158:	40010000 	.word	0x40010000
 800415c:	48000400 	.word	0x48000400
 8004160:	48000800 	.word	0x48000800
 8004164:	48000c00 	.word	0x48000c00
 8004168:	48001000 	.word	0x48001000
 800416c:	48001400 	.word	0x48001400
 8004170:	40010400 	.word	0x40010400

08004174 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	460b      	mov	r3, r1
 800417e:	807b      	strh	r3, [r7, #2]
 8004180:	4613      	mov	r3, r2
 8004182:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004184:	787b      	ldrb	r3, [r7, #1]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800418a:	887a      	ldrh	r2, [r7, #2]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004190:	e002      	b.n	8004198 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004192:	887a      	ldrh	r2, [r7, #2]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d141      	bne.n	8004236 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041b2:	4b4b      	ldr	r3, [pc, #300]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041be:	d131      	bne.n	8004224 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041c0:	4b47      	ldr	r3, [pc, #284]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041c6:	4a46      	ldr	r2, [pc, #280]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041d0:	4b43      	ldr	r3, [pc, #268]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041d8:	4a41      	ldr	r2, [pc, #260]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041e0:	4b40      	ldr	r3, [pc, #256]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2232      	movs	r2, #50	@ 0x32
 80041e6:	fb02 f303 	mul.w	r3, r2, r3
 80041ea:	4a3f      	ldr	r2, [pc, #252]	@ (80042e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80041ec:	fba2 2303 	umull	r2, r3, r2, r3
 80041f0:	0c9b      	lsrs	r3, r3, #18
 80041f2:	3301      	adds	r3, #1
 80041f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041f6:	e002      	b.n	80041fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041fe:	4b38      	ldr	r3, [pc, #224]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800420a:	d102      	bne.n	8004212 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f2      	bne.n	80041f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004212:	4b33      	ldr	r3, [pc, #204]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421e:	d158      	bne.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e057      	b.n	80042d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004224:	4b2e      	ldr	r3, [pc, #184]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800422a:	4a2d      	ldr	r2, [pc, #180]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800422c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004230:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004234:	e04d      	b.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800423c:	d141      	bne.n	80042c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800423e:	4b28      	ldr	r3, [pc, #160]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424a:	d131      	bne.n	80042b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800424c:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800424e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004252:	4a23      	ldr	r2, [pc, #140]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004258:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800425c:	4b20      	ldr	r3, [pc, #128]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004264:	4a1e      	ldr	r2, [pc, #120]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004266:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800426a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800426c:	4b1d      	ldr	r3, [pc, #116]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2232      	movs	r2, #50	@ 0x32
 8004272:	fb02 f303 	mul.w	r3, r2, r3
 8004276:	4a1c      	ldr	r2, [pc, #112]	@ (80042e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004278:	fba2 2303 	umull	r2, r3, r2, r3
 800427c:	0c9b      	lsrs	r3, r3, #18
 800427e:	3301      	adds	r3, #1
 8004280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004282:	e002      	b.n	800428a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	3b01      	subs	r3, #1
 8004288:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800428a:	4b15      	ldr	r3, [pc, #84]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004296:	d102      	bne.n	800429e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1f2      	bne.n	8004284 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800429e:	4b10      	ldr	r3, [pc, #64]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042aa:	d112      	bne.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e011      	b.n	80042d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042b0:	4b0b      	ldr	r3, [pc, #44]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b6:	4a0a      	ldr	r2, [pc, #40]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042c0:	e007      	b.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042c2:	4b07      	ldr	r3, [pc, #28]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042ca:	4a05      	ldr	r2, [pc, #20]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	40007000 	.word	0x40007000
 80042e4:	20000f44 	.word	0x20000f44
 80042e8:	431bde83 	.word	0x431bde83

080042ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80042f0:	4b05      	ldr	r3, [pc, #20]	@ (8004308 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	4a04      	ldr	r2, [pc, #16]	@ (8004308 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80042f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042fa:	6093      	str	r3, [r2, #8]
}
 80042fc:	bf00      	nop
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40007000 	.word	0x40007000

0800430c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b088      	sub	sp, #32
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e2fe      	b.n	800491c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d075      	beq.n	8004416 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800432a:	4b97      	ldr	r3, [pc, #604]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004334:	4b94      	ldr	r3, [pc, #592]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	f003 0303 	and.w	r3, r3, #3
 800433c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	2b0c      	cmp	r3, #12
 8004342:	d102      	bne.n	800434a <HAL_RCC_OscConfig+0x3e>
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	2b03      	cmp	r3, #3
 8004348:	d002      	beq.n	8004350 <HAL_RCC_OscConfig+0x44>
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	2b08      	cmp	r3, #8
 800434e:	d10b      	bne.n	8004368 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004350:	4b8d      	ldr	r3, [pc, #564]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d05b      	beq.n	8004414 <HAL_RCC_OscConfig+0x108>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d157      	bne.n	8004414 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e2d9      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004370:	d106      	bne.n	8004380 <HAL_RCC_OscConfig+0x74>
 8004372:	4b85      	ldr	r3, [pc, #532]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a84      	ldr	r2, [pc, #528]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	e01d      	b.n	80043bc <HAL_RCC_OscConfig+0xb0>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004388:	d10c      	bne.n	80043a4 <HAL_RCC_OscConfig+0x98>
 800438a:	4b7f      	ldr	r3, [pc, #508]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a7e      	ldr	r2, [pc, #504]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004390:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	4b7c      	ldr	r3, [pc, #496]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a7b      	ldr	r2, [pc, #492]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800439c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e00b      	b.n	80043bc <HAL_RCC_OscConfig+0xb0>
 80043a4:	4b78      	ldr	r3, [pc, #480]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a77      	ldr	r2, [pc, #476]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80043aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	4b75      	ldr	r3, [pc, #468]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a74      	ldr	r2, [pc, #464]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80043b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d013      	beq.n	80043ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c4:	f7fe fb64 	bl	8002a90 <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043cc:	f7fe fb60 	bl	8002a90 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b64      	cmp	r3, #100	@ 0x64
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e29e      	b.n	800491c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043de:	4b6a      	ldr	r3, [pc, #424]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0f0      	beq.n	80043cc <HAL_RCC_OscConfig+0xc0>
 80043ea:	e014      	b.n	8004416 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ec:	f7fe fb50 	bl	8002a90 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f4:	f7fe fb4c 	bl	8002a90 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b64      	cmp	r3, #100	@ 0x64
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e28a      	b.n	800491c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004406:	4b60      	ldr	r3, [pc, #384]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f0      	bne.n	80043f4 <HAL_RCC_OscConfig+0xe8>
 8004412:	e000      	b.n	8004416 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d075      	beq.n	800450e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004422:	4b59      	ldr	r3, [pc, #356]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 030c 	and.w	r3, r3, #12
 800442a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800442c:	4b56      	ldr	r3, [pc, #344]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f003 0303 	and.w	r3, r3, #3
 8004434:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	2b0c      	cmp	r3, #12
 800443a:	d102      	bne.n	8004442 <HAL_RCC_OscConfig+0x136>
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	2b02      	cmp	r3, #2
 8004440:	d002      	beq.n	8004448 <HAL_RCC_OscConfig+0x13c>
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	2b04      	cmp	r3, #4
 8004446:	d11f      	bne.n	8004488 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004448:	4b4f      	ldr	r3, [pc, #316]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004450:	2b00      	cmp	r3, #0
 8004452:	d005      	beq.n	8004460 <HAL_RCC_OscConfig+0x154>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e25d      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004460:	4b49      	ldr	r3, [pc, #292]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	061b      	lsls	r3, r3, #24
 800446e:	4946      	ldr	r1, [pc, #280]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004470:	4313      	orrs	r3, r2
 8004472:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004474:	4b45      	ldr	r3, [pc, #276]	@ (800458c <HAL_RCC_OscConfig+0x280>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f7fe fabd 	bl	80029f8 <HAL_InitTick>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d043      	beq.n	800450c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e249      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d023      	beq.n	80044d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004490:	4b3d      	ldr	r3, [pc, #244]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a3c      	ldr	r2, [pc, #240]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800449a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449c:	f7fe faf8 	bl	8002a90 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044a4:	f7fe faf4 	bl	8002a90 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e232      	b.n	800491c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044b6:	4b34      	ldr	r3, [pc, #208]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d0f0      	beq.n	80044a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c2:	4b31      	ldr	r3, [pc, #196]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	691b      	ldr	r3, [r3, #16]
 80044ce:	061b      	lsls	r3, r3, #24
 80044d0:	492d      	ldr	r1, [pc, #180]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	604b      	str	r3, [r1, #4]
 80044d6:	e01a      	b.n	800450e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a2a      	ldr	r2, [pc, #168]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 80044de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e4:	f7fe fad4 	bl	8002a90 <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ec:	f7fe fad0 	bl	8002a90 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e20e      	b.n	800491c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044fe:	4b22      	ldr	r3, [pc, #136]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1f0      	bne.n	80044ec <HAL_RCC_OscConfig+0x1e0>
 800450a:	e000      	b.n	800450e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800450c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b00      	cmp	r3, #0
 8004518:	d041      	beq.n	800459e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d01c      	beq.n	800455c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004522:	4b19      	ldr	r3, [pc, #100]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004524:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004528:	4a17      	ldr	r2, [pc, #92]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800452a:	f043 0301 	orr.w	r3, r3, #1
 800452e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004532:	f7fe faad 	bl	8002a90 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800453a:	f7fe faa9 	bl	8002a90 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e1e7      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800454c:	4b0e      	ldr	r3, [pc, #56]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800454e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0ef      	beq.n	800453a <HAL_RCC_OscConfig+0x22e>
 800455a:	e020      	b.n	800459e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800455c:	4b0a      	ldr	r3, [pc, #40]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 800455e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004562:	4a09      	ldr	r2, [pc, #36]	@ (8004588 <HAL_RCC_OscConfig+0x27c>)
 8004564:	f023 0301 	bic.w	r3, r3, #1
 8004568:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800456c:	f7fe fa90 	bl	8002a90 <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004572:	e00d      	b.n	8004590 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004574:	f7fe fa8c 	bl	8002a90 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d906      	bls.n	8004590 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e1ca      	b.n	800491c <HAL_RCC_OscConfig+0x610>
 8004586:	bf00      	nop
 8004588:	40021000 	.word	0x40021000
 800458c:	20000f48 	.word	0x20000f48
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004590:	4b8c      	ldr	r3, [pc, #560]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004592:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1ea      	bne.n	8004574 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0304 	and.w	r3, r3, #4
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 80a6 	beq.w	80046f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ac:	2300      	movs	r3, #0
 80045ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045b0:	4b84      	ldr	r3, [pc, #528]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80045b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <HAL_RCC_OscConfig+0x2b4>
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <HAL_RCC_OscConfig+0x2b6>
 80045c0:	2300      	movs	r3, #0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00d      	beq.n	80045e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c6:	4b7f      	ldr	r3, [pc, #508]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80045c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ca:	4a7e      	ldr	r2, [pc, #504]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80045cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80045d2:	4b7c      	ldr	r3, [pc, #496]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80045d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80045de:	2301      	movs	r3, #1
 80045e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045e2:	4b79      	ldr	r3, [pc, #484]	@ (80047c8 <HAL_RCC_OscConfig+0x4bc>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d118      	bne.n	8004620 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045ee:	4b76      	ldr	r3, [pc, #472]	@ (80047c8 <HAL_RCC_OscConfig+0x4bc>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a75      	ldr	r2, [pc, #468]	@ (80047c8 <HAL_RCC_OscConfig+0x4bc>)
 80045f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045fa:	f7fe fa49 	bl	8002a90 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004600:	e008      	b.n	8004614 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004602:	f7fe fa45 	bl	8002a90 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d901      	bls.n	8004614 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e183      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004614:	4b6c      	ldr	r3, [pc, #432]	@ (80047c8 <HAL_RCC_OscConfig+0x4bc>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0f0      	beq.n	8004602 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d108      	bne.n	800463a <HAL_RCC_OscConfig+0x32e>
 8004628:	4b66      	ldr	r3, [pc, #408]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800462a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462e:	4a65      	ldr	r2, [pc, #404]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004630:	f043 0301 	orr.w	r3, r3, #1
 8004634:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004638:	e024      	b.n	8004684 <HAL_RCC_OscConfig+0x378>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b05      	cmp	r3, #5
 8004640:	d110      	bne.n	8004664 <HAL_RCC_OscConfig+0x358>
 8004642:	4b60      	ldr	r3, [pc, #384]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004648:	4a5e      	ldr	r2, [pc, #376]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800464a:	f043 0304 	orr.w	r3, r3, #4
 800464e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004652:	4b5c      	ldr	r3, [pc, #368]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004658:	4a5a      	ldr	r2, [pc, #360]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800465a:	f043 0301 	orr.w	r3, r3, #1
 800465e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004662:	e00f      	b.n	8004684 <HAL_RCC_OscConfig+0x378>
 8004664:	4b57      	ldr	r3, [pc, #348]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800466a:	4a56      	ldr	r2, [pc, #344]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800466c:	f023 0301 	bic.w	r3, r3, #1
 8004670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004674:	4b53      	ldr	r3, [pc, #332]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800467a:	4a52      	ldr	r2, [pc, #328]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800467c:	f023 0304 	bic.w	r3, r3, #4
 8004680:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d016      	beq.n	80046ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7fe fa00 	bl	8002a90 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004692:	e00a      	b.n	80046aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004694:	f7fe f9fc 	bl	8002a90 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e138      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046aa:	4b46      	ldr	r3, [pc, #280]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80046ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0ed      	beq.n	8004694 <HAL_RCC_OscConfig+0x388>
 80046b8:	e015      	b.n	80046e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ba:	f7fe f9e9 	bl	8002a90 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046c0:	e00a      	b.n	80046d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c2:	f7fe f9e5 	bl	8002a90 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d901      	bls.n	80046d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e121      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046d8:	4b3a      	ldr	r3, [pc, #232]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80046da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1ed      	bne.n	80046c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046e6:	7ffb      	ldrb	r3, [r7, #31]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d105      	bne.n	80046f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ec:	4b35      	ldr	r3, [pc, #212]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80046ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f0:	4a34      	ldr	r2, [pc, #208]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80046f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	2b00      	cmp	r3, #0
 8004702:	d03c      	beq.n	800477e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01c      	beq.n	8004746 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800470c:	4b2d      	ldr	r3, [pc, #180]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800470e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004712:	4a2c      	ldr	r2, [pc, #176]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800471c:	f7fe f9b8 	bl	8002a90 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004724:	f7fe f9b4 	bl	8002a90 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b02      	cmp	r3, #2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e0f2      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004736:	4b23      	ldr	r3, [pc, #140]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004738:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0ef      	beq.n	8004724 <HAL_RCC_OscConfig+0x418>
 8004744:	e01b      	b.n	800477e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004746:	4b1f      	ldr	r3, [pc, #124]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004748:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800474c:	4a1d      	ldr	r2, [pc, #116]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800474e:	f023 0301 	bic.w	r3, r3, #1
 8004752:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004756:	f7fe f99b 	bl	8002a90 <HAL_GetTick>
 800475a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800475e:	f7fe f997 	bl	8002a90 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e0d5      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004770:	4b14      	ldr	r3, [pc, #80]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 8004772:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1ef      	bne.n	800475e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 80c9 	beq.w	800491a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004788:	4b0e      	ldr	r3, [pc, #56]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b0c      	cmp	r3, #12
 8004792:	f000 8083 	beq.w	800489c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	69db      	ldr	r3, [r3, #28]
 800479a:	2b02      	cmp	r3, #2
 800479c:	d15e      	bne.n	800485c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800479e:	4b09      	ldr	r3, [pc, #36]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a08      	ldr	r2, [pc, #32]	@ (80047c4 <HAL_RCC_OscConfig+0x4b8>)
 80047a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047aa:	f7fe f971 	bl	8002a90 <HAL_GetTick>
 80047ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b0:	e00c      	b.n	80047cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b2:	f7fe f96d 	bl	8002a90 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d905      	bls.n	80047cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e0ab      	b.n	800491c <HAL_RCC_OscConfig+0x610>
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047cc:	4b55      	ldr	r3, [pc, #340]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1ec      	bne.n	80047b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047d8:	4b52      	ldr	r3, [pc, #328]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	4b52      	ldr	r3, [pc, #328]	@ (8004928 <HAL_RCC_OscConfig+0x61c>)
 80047de:	4013      	ands	r3, r2
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	6a11      	ldr	r1, [r2, #32]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047e8:	3a01      	subs	r2, #1
 80047ea:	0112      	lsls	r2, r2, #4
 80047ec:	4311      	orrs	r1, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80047f2:	0212      	lsls	r2, r2, #8
 80047f4:	4311      	orrs	r1, r2
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047fa:	0852      	lsrs	r2, r2, #1
 80047fc:	3a01      	subs	r2, #1
 80047fe:	0552      	lsls	r2, r2, #21
 8004800:	4311      	orrs	r1, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004806:	0852      	lsrs	r2, r2, #1
 8004808:	3a01      	subs	r2, #1
 800480a:	0652      	lsls	r2, r2, #25
 800480c:	4311      	orrs	r1, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004812:	06d2      	lsls	r2, r2, #27
 8004814:	430a      	orrs	r2, r1
 8004816:	4943      	ldr	r1, [pc, #268]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004818:	4313      	orrs	r3, r2
 800481a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800481c:	4b41      	ldr	r3, [pc, #260]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a40      	ldr	r2, [pc, #256]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004822:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004826:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004828:	4b3e      	ldr	r3, [pc, #248]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	4a3d      	ldr	r2, [pc, #244]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 800482e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004832:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004834:	f7fe f92c 	bl	8002a90 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483c:	f7fe f928 	bl	8002a90 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e066      	b.n	800491c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800484e:	4b35      	ldr	r3, [pc, #212]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d0f0      	beq.n	800483c <HAL_RCC_OscConfig+0x530>
 800485a:	e05e      	b.n	800491a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485c:	4b31      	ldr	r3, [pc, #196]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a30      	ldr	r2, [pc, #192]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004862:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004866:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004868:	f7fe f912 	bl	8002a90 <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004870:	f7fe f90e 	bl	8002a90 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e04c      	b.n	800491c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004882:	4b28      	ldr	r3, [pc, #160]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1f0      	bne.n	8004870 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800488e:	4b25      	ldr	r3, [pc, #148]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004890:	68da      	ldr	r2, [r3, #12]
 8004892:	4924      	ldr	r1, [pc, #144]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 8004894:	4b25      	ldr	r3, [pc, #148]	@ (800492c <HAL_RCC_OscConfig+0x620>)
 8004896:	4013      	ands	r3, r2
 8004898:	60cb      	str	r3, [r1, #12]
 800489a:	e03e      	b.n	800491a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d101      	bne.n	80048a8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e039      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80048a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004924 <HAL_RCC_OscConfig+0x618>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f003 0203 	and.w	r2, r3, #3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d12c      	bne.n	8004916 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c6:	3b01      	subs	r3, #1
 80048c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d123      	bne.n	8004916 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048da:	429a      	cmp	r2, r3
 80048dc:	d11b      	bne.n	8004916 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d113      	bne.n	8004916 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f8:	085b      	lsrs	r3, r3, #1
 80048fa:	3b01      	subs	r3, #1
 80048fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048fe:	429a      	cmp	r2, r3
 8004900:	d109      	bne.n	8004916 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800490c:	085b      	lsrs	r3, r3, #1
 800490e:	3b01      	subs	r3, #1
 8004910:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004912:	429a      	cmp	r2, r3
 8004914:	d001      	beq.n	800491a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e000      	b.n	800491c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3720      	adds	r7, #32
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40021000 	.word	0x40021000
 8004928:	019f800c 	.word	0x019f800c
 800492c:	feeefffc 	.word	0xfeeefffc

08004930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e11e      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004948:	4b91      	ldr	r3, [pc, #580]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	429a      	cmp	r2, r3
 8004954:	d910      	bls.n	8004978 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004956:	4b8e      	ldr	r3, [pc, #568]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f023 020f 	bic.w	r2, r3, #15
 800495e:	498c      	ldr	r1, [pc, #560]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	4313      	orrs	r3, r2
 8004964:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004966:	4b8a      	ldr	r3, [pc, #552]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d001      	beq.n	8004978 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e106      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	2b00      	cmp	r3, #0
 8004982:	d073      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b03      	cmp	r3, #3
 800498a:	d129      	bne.n	80049e0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800498c:	4b81      	ldr	r3, [pc, #516]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d101      	bne.n	800499c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e0f4      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800499c:	f000 f99e 	bl	8004cdc <RCC_GetSysClockFreqFromPLLSource>
 80049a0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	4a7c      	ldr	r2, [pc, #496]	@ (8004b98 <HAL_RCC_ClockConfig+0x268>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d93f      	bls.n	8004a2a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80049aa:	4b7a      	ldr	r3, [pc, #488]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d009      	beq.n	80049ca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d033      	beq.n	8004a2a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d12f      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049ca:	4b72      	ldr	r3, [pc, #456]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049d2:	4a70      	ldr	r2, [pc, #448]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 80049d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80049da:	2380      	movs	r3, #128	@ 0x80
 80049dc:	617b      	str	r3, [r7, #20]
 80049de:	e024      	b.n	8004a2a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d107      	bne.n	80049f8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049e8:	4b6a      	ldr	r3, [pc, #424]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d109      	bne.n	8004a08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e0c6      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049f8:	4b66      	ldr	r3, [pc, #408]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e0be      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004a08:	f000 f8ce 	bl	8004ba8 <HAL_RCC_GetSysClockFreq>
 8004a0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	4a61      	ldr	r2, [pc, #388]	@ (8004b98 <HAL_RCC_ClockConfig+0x268>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d909      	bls.n	8004a2a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a16:	4b5f      	ldr	r3, [pc, #380]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a1e:	4a5d      	ldr	r2, [pc, #372]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a24:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004a26:	2380      	movs	r3, #128	@ 0x80
 8004a28:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a2a:	4b5a      	ldr	r3, [pc, #360]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f023 0203 	bic.w	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	4957      	ldr	r1, [pc, #348]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a3c:	f7fe f828 	bl	8002a90 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	e00a      	b.n	8004a5a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a44:	f7fe f824 	bl	8002a90 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e095      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5a:	4b4e      	ldr	r3, [pc, #312]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 020c 	and.w	r2, r3, #12
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d1eb      	bne.n	8004a44 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d023      	beq.n	8004ac0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d005      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a84:	4b43      	ldr	r3, [pc, #268]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	4a42      	ldr	r2, [pc, #264]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a8e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d007      	beq.n	8004aac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004a9c:	4b3d      	ldr	r3, [pc, #244]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004aa4:	4a3b      	ldr	r2, [pc, #236]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004aa6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004aaa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aac:	4b39      	ldr	r3, [pc, #228]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	4936      	ldr	r1, [pc, #216]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	608b      	str	r3, [r1, #8]
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	2b80      	cmp	r3, #128	@ 0x80
 8004ac4:	d105      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ac6:	4b33      	ldr	r3, [pc, #204]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	4a32      	ldr	r2, [pc, #200]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004acc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ad0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d21d      	bcs.n	8004b1c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 020f 	bic.w	r2, r3, #15
 8004ae8:	4929      	ldr	r1, [pc, #164]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004af0:	f7fd ffce 	bl	8002a90 <HAL_GetTick>
 8004af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af6:	e00a      	b.n	8004b0e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af8:	f7fd ffca 	bl	8002a90 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e03b      	b.n	8004b86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0e:	4b20      	ldr	r3, [pc, #128]	@ (8004b90 <HAL_RCC_ClockConfig+0x260>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d1ed      	bne.n	8004af8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d008      	beq.n	8004b3a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b28:	4b1a      	ldr	r3, [pc, #104]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4917      	ldr	r1, [pc, #92]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0308 	and.w	r3, r3, #8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d009      	beq.n	8004b5a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b46:	4b13      	ldr	r3, [pc, #76]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	490f      	ldr	r1, [pc, #60]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b5a:	f000 f825 	bl	8004ba8 <HAL_RCC_GetSysClockFreq>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	4b0c      	ldr	r3, [pc, #48]	@ (8004b94 <HAL_RCC_ClockConfig+0x264>)
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	091b      	lsrs	r3, r3, #4
 8004b66:	f003 030f 	and.w	r3, r3, #15
 8004b6a:	490c      	ldr	r1, [pc, #48]	@ (8004b9c <HAL_RCC_ClockConfig+0x26c>)
 8004b6c:	5ccb      	ldrb	r3, [r1, r3]
 8004b6e:	f003 031f 	and.w	r3, r3, #31
 8004b72:	fa22 f303 	lsr.w	r3, r2, r3
 8004b76:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba0 <HAL_RCC_ClockConfig+0x270>)
 8004b78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ba4 <HAL_RCC_ClockConfig+0x274>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7fd ff3a 	bl	80029f8 <HAL_InitTick>
 8004b84:	4603      	mov	r3, r0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3718      	adds	r7, #24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40022000 	.word	0x40022000
 8004b94:	40021000 	.word	0x40021000
 8004b98:	04c4b400 	.word	0x04c4b400
 8004b9c:	0800da98 	.word	0x0800da98
 8004ba0:	20000f44 	.word	0x20000f44
 8004ba4:	20000f48 	.word	0x20000f48

08004ba8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004bae:	4b2c      	ldr	r3, [pc, #176]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 030c 	and.w	r3, r3, #12
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	d102      	bne.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bba:	4b2a      	ldr	r3, [pc, #168]	@ (8004c64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004bbc:	613b      	str	r3, [r7, #16]
 8004bbe:	e047      	b.n	8004c50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004bc0:	4b27      	ldr	r3, [pc, #156]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f003 030c 	and.w	r3, r3, #12
 8004bc8:	2b08      	cmp	r3, #8
 8004bca:	d102      	bne.n	8004bd2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bcc:	4b26      	ldr	r3, [pc, #152]	@ (8004c68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bce:	613b      	str	r3, [r7, #16]
 8004bd0:	e03e      	b.n	8004c50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004bd2:	4b23      	ldr	r3, [pc, #140]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f003 030c 	and.w	r3, r3, #12
 8004bda:	2b0c      	cmp	r3, #12
 8004bdc:	d136      	bne.n	8004c4c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bde:	4b20      	ldr	r3, [pc, #128]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	f003 0303 	and.w	r3, r3, #3
 8004be6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004be8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	091b      	lsrs	r3, r3, #4
 8004bee:	f003 030f 	and.w	r3, r3, #15
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2b03      	cmp	r3, #3
 8004bfa:	d10c      	bne.n	8004c16 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bfc:	4a1a      	ldr	r2, [pc, #104]	@ (8004c68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	4a16      	ldr	r2, [pc, #88]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c06:	68d2      	ldr	r2, [r2, #12]
 8004c08:	0a12      	lsrs	r2, r2, #8
 8004c0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	617b      	str	r3, [r7, #20]
      break;
 8004c14:	e00c      	b.n	8004c30 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c16:	4a13      	ldr	r2, [pc, #76]	@ (8004c64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c1e:	4a10      	ldr	r2, [pc, #64]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c20:	68d2      	ldr	r2, [r2, #12]
 8004c22:	0a12      	lsrs	r2, r2, #8
 8004c24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c28:	fb02 f303 	mul.w	r3, r2, r3
 8004c2c:	617b      	str	r3, [r7, #20]
      break;
 8004c2e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c30:	4b0b      	ldr	r3, [pc, #44]	@ (8004c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	0e5b      	lsrs	r3, r3, #25
 8004c36:	f003 0303 	and.w	r3, r3, #3
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c48:	613b      	str	r3, [r7, #16]
 8004c4a:	e001      	b.n	8004c50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004c50:	693b      	ldr	r3, [r7, #16]
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	371c      	adds	r7, #28
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	40021000 	.word	0x40021000
 8004c64:	00f42400 	.word	0x00f42400
 8004c68:	007a1200 	.word	0x007a1200

08004c6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c70:	4b03      	ldr	r3, [pc, #12]	@ (8004c80 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c72:	681b      	ldr	r3, [r3, #0]
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	20000f44 	.word	0x20000f44

08004c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c88:	f7ff fff0 	bl	8004c6c <HAL_RCC_GetHCLKFreq>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	4b06      	ldr	r3, [pc, #24]	@ (8004ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	0a1b      	lsrs	r3, r3, #8
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	4904      	ldr	r1, [pc, #16]	@ (8004cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c9a:	5ccb      	ldrb	r3, [r1, r3]
 8004c9c:	f003 031f 	and.w	r3, r3, #31
 8004ca0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	0800daa8 	.word	0x0800daa8

08004cb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004cb4:	f7ff ffda 	bl	8004c6c <HAL_RCC_GetHCLKFreq>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	4b06      	ldr	r3, [pc, #24]	@ (8004cd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	0adb      	lsrs	r3, r3, #11
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	4904      	ldr	r1, [pc, #16]	@ (8004cd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cc6:	5ccb      	ldrb	r3, [r1, r3]
 8004cc8:	f003 031f 	and.w	r3, r3, #31
 8004ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	0800daa8 	.word	0x0800daa8

08004cdc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cec:	4b1b      	ldr	r3, [pc, #108]	@ (8004d5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	091b      	lsrs	r3, r3, #4
 8004cf2:	f003 030f 	and.w	r3, r3, #15
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	2b03      	cmp	r3, #3
 8004cfe:	d10c      	bne.n	8004d1a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d00:	4a17      	ldr	r2, [pc, #92]	@ (8004d60 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d08:	4a14      	ldr	r2, [pc, #80]	@ (8004d5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d0a:	68d2      	ldr	r2, [r2, #12]
 8004d0c:	0a12      	lsrs	r2, r2, #8
 8004d0e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d12:	fb02 f303 	mul.w	r3, r2, r3
 8004d16:	617b      	str	r3, [r7, #20]
    break;
 8004d18:	e00c      	b.n	8004d34 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d1a:	4a12      	ldr	r2, [pc, #72]	@ (8004d64 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d22:	4a0e      	ldr	r2, [pc, #56]	@ (8004d5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d24:	68d2      	ldr	r2, [r2, #12]
 8004d26:	0a12      	lsrs	r2, r2, #8
 8004d28:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	617b      	str	r3, [r7, #20]
    break;
 8004d32:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d34:	4b09      	ldr	r3, [pc, #36]	@ (8004d5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	0e5b      	lsrs	r3, r3, #25
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	3301      	adds	r3, #1
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d4c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004d4e:	687b      	ldr	r3, [r7, #4]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	371c      	adds	r7, #28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	007a1200 	.word	0x007a1200
 8004d64:	00f42400 	.word	0x00f42400

08004d68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d70:	2300      	movs	r3, #0
 8004d72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d74:	2300      	movs	r3, #0
 8004d76:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f000 8098 	beq.w	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d86:	2300      	movs	r3, #0
 8004d88:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d8a:	4b43      	ldr	r3, [pc, #268]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10d      	bne.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d96:	4b40      	ldr	r3, [pc, #256]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9a:	4a3f      	ldr	r2, [pc, #252]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004da0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004da2:	4b3d      	ldr	r3, [pc, #244]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004daa:	60bb      	str	r3, [r7, #8]
 8004dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dae:	2301      	movs	r3, #1
 8004db0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004db2:	4b3a      	ldr	r3, [pc, #232]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a39      	ldr	r2, [pc, #228]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004dbe:	f7fd fe67 	bl	8002a90 <HAL_GetTick>
 8004dc2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dc4:	e009      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dc6:	f7fd fe63 	bl	8002a90 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d902      	bls.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	74fb      	strb	r3, [r7, #19]
        break;
 8004dd8:	e005      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dda:	4b30      	ldr	r3, [pc, #192]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0ef      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004de6:	7cfb      	ldrb	r3, [r7, #19]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d159      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dec:	4b2a      	ldr	r3, [pc, #168]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004df6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d01e      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d019      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e08:	4b23      	ldr	r3, [pc, #140]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e14:	4b20      	ldr	r3, [pc, #128]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e24:	4b1c      	ldr	r3, [pc, #112]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e34:	4a18      	ldr	r2, [pc, #96]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d016      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e46:	f7fd fe23 	bl	8002a90 <HAL_GetTick>
 8004e4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e4c:	e00b      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e4e:	f7fd fe1f 	bl	8002a90 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d902      	bls.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	74fb      	strb	r3, [r7, #19]
            break;
 8004e64:	e006      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e66:	4b0c      	ldr	r3, [pc, #48]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0ec      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004e74:	7cfb      	ldrb	r3, [r7, #19]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10b      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e7a:	4b07      	ldr	r3, [pc, #28]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	4903      	ldr	r1, [pc, #12]	@ (8004e98 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e90:	e008      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e92:	7cfb      	ldrb	r3, [r7, #19]
 8004e94:	74bb      	strb	r3, [r7, #18]
 8004e96:	e005      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ea0:	7cfb      	ldrb	r3, [r7, #19]
 8004ea2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ea4:	7c7b      	ldrb	r3, [r7, #17]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d105      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eaa:	4ba6      	ldr	r3, [pc, #664]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eae:	4aa5      	ldr	r2, [pc, #660]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eb4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ec2:	4ba0      	ldr	r3, [pc, #640]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec8:	f023 0203 	bic.w	r2, r3, #3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	499c      	ldr	r1, [pc, #624]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00a      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ee4:	4b97      	ldr	r3, [pc, #604]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eea:	f023 020c 	bic.w	r2, r3, #12
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	4994      	ldr	r1, [pc, #592]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00a      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f06:	4b8f      	ldr	r3, [pc, #572]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	498b      	ldr	r1, [pc, #556]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00a      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f28:	4b86      	ldr	r3, [pc, #536]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	4983      	ldr	r1, [pc, #524]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0320 	and.w	r3, r3, #32
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f4a:	4b7e      	ldr	r3, [pc, #504]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f50:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	497a      	ldr	r1, [pc, #488]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f6c:	4b75      	ldr	r3, [pc, #468]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f72:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	4972      	ldr	r1, [pc, #456]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f8e:	4b6d      	ldr	r3, [pc, #436]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	4969      	ldr	r1, [pc, #420]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00a      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fb0:	4b64      	ldr	r3, [pc, #400]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fb6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	4961      	ldr	r1, [pc, #388]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fd2:	4b5c      	ldr	r3, [pc, #368]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	4958      	ldr	r1, [pc, #352]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d015      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ff4:	4b53      	ldr	r3, [pc, #332]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005002:	4950      	ldr	r1, [pc, #320]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005004:	4313      	orrs	r3, r2
 8005006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005012:	d105      	bne.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005014:	4b4b      	ldr	r3, [pc, #300]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	4a4a      	ldr	r2, [pc, #296]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800501a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800501e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005028:	2b00      	cmp	r3, #0
 800502a:	d015      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800502c:	4b45      	ldr	r3, [pc, #276]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800502e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005032:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503a:	4942      	ldr	r1, [pc, #264]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800503c:	4313      	orrs	r3, r2
 800503e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005046:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800504a:	d105      	bne.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800504c:	4b3d      	ldr	r3, [pc, #244]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	4a3c      	ldr	r2, [pc, #240]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005052:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005056:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d015      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005064:	4b37      	ldr	r3, [pc, #220]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005072:	4934      	ldr	r1, [pc, #208]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005082:	d105      	bne.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005084:	4b2f      	ldr	r3, [pc, #188]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	4a2e      	ldr	r2, [pc, #184]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800508a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800508e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d015      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800509c:	4b29      	ldr	r3, [pc, #164]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800509e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050aa:	4926      	ldr	r1, [pc, #152]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ba:	d105      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050bc:	4b21      	ldr	r3, [pc, #132]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4a20      	ldr	r2, [pc, #128]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050c6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d015      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e2:	4918      	ldr	r1, [pc, #96]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050f2:	d105      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050f4:	4b13      	ldr	r3, [pc, #76]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	4a12      	ldr	r2, [pc, #72]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d015      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800510c:	4b0d      	ldr	r3, [pc, #52]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800510e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005112:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800511a:	490a      	ldr	r1, [pc, #40]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800511c:	4313      	orrs	r3, r2
 800511e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005126:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800512a:	d105      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800512c:	4b05      	ldr	r3, [pc, #20]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	4a04      	ldr	r2, [pc, #16]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005132:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005136:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005138:	7cbb      	ldrb	r3, [r7, #18]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3718      	adds	r7, #24
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	40021000 	.word	0x40021000

08005148 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e09d      	b.n	8005296 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515e:	2b00      	cmp	r3, #0
 8005160:	d108      	bne.n	8005174 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800516a:	d009      	beq.n	8005180 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	61da      	str	r2, [r3, #28]
 8005172:	e005      	b.n	8005180 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7fc fa0c 	bl	80015b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051c0:	d902      	bls.n	80051c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80051c2:	2300      	movs	r3, #0
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	e002      	b.n	80051ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80051d6:	d007      	beq.n	80051e8 <HAL_SPI_Init+0xa0>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051e0:	d002      	beq.n	80051e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	f003 0302 	and.w	r3, r3, #2
 8005202:	431a      	orrs	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	431a      	orrs	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005216:	431a      	orrs	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	69db      	ldr	r3, [r3, #28]
 800521c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005220:	431a      	orrs	r2, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522a:	ea42 0103 	orr.w	r1, r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005232:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	0c1b      	lsrs	r3, r3, #16
 8005244:	f003 0204 	and.w	r2, r3, #4
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524c:	f003 0310 	and.w	r3, r3, #16
 8005250:	431a      	orrs	r2, r3
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005256:	f003 0308 	and.w	r3, r3, #8
 800525a:	431a      	orrs	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005264:	ea42 0103 	orr.w	r1, r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	69da      	ldr	r2, [r3, #28]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005284:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b082      	sub	sp, #8
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e049      	b.n	8005344 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d106      	bne.n	80052ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f7fc fc63 	bl	8001b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2202      	movs	r2, #2
 80052ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3304      	adds	r3, #4
 80052da:	4619      	mov	r1, r3
 80052dc:	4610      	mov	r0, r2
 80052de:	f000 fce1 	bl	8005ca4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e049      	b.n	80053f2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d106      	bne.n	8005378 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f841 	bl	80053fa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	3304      	adds	r3, #4
 8005388:	4619      	mov	r1, r3
 800538a:	4610      	mov	r0, r2
 800538c:	f000 fc8a 	bl	8005ca4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b083      	sub	sp, #12
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
	...

08005410 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d109      	bne.n	8005434 <HAL_TIM_PWM_Start+0x24>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b01      	cmp	r3, #1
 800542a:	bf14      	ite	ne
 800542c:	2301      	movne	r3, #1
 800542e:	2300      	moveq	r3, #0
 8005430:	b2db      	uxtb	r3, r3
 8005432:	e03c      	b.n	80054ae <HAL_TIM_PWM_Start+0x9e>
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	2b04      	cmp	r3, #4
 8005438:	d109      	bne.n	800544e <HAL_TIM_PWM_Start+0x3e>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b01      	cmp	r3, #1
 8005444:	bf14      	ite	ne
 8005446:	2301      	movne	r3, #1
 8005448:	2300      	moveq	r3, #0
 800544a:	b2db      	uxtb	r3, r3
 800544c:	e02f      	b.n	80054ae <HAL_TIM_PWM_Start+0x9e>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b08      	cmp	r3, #8
 8005452:	d109      	bne.n	8005468 <HAL_TIM_PWM_Start+0x58>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b01      	cmp	r3, #1
 800545e:	bf14      	ite	ne
 8005460:	2301      	movne	r3, #1
 8005462:	2300      	moveq	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	e022      	b.n	80054ae <HAL_TIM_PWM_Start+0x9e>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b0c      	cmp	r3, #12
 800546c:	d109      	bne.n	8005482 <HAL_TIM_PWM_Start+0x72>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b01      	cmp	r3, #1
 8005478:	bf14      	ite	ne
 800547a:	2301      	movne	r3, #1
 800547c:	2300      	moveq	r3, #0
 800547e:	b2db      	uxtb	r3, r3
 8005480:	e015      	b.n	80054ae <HAL_TIM_PWM_Start+0x9e>
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b10      	cmp	r3, #16
 8005486:	d109      	bne.n	800549c <HAL_TIM_PWM_Start+0x8c>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	bf14      	ite	ne
 8005494:	2301      	movne	r3, #1
 8005496:	2300      	moveq	r3, #0
 8005498:	b2db      	uxtb	r3, r3
 800549a:	e008      	b.n	80054ae <HAL_TIM_PWM_Start+0x9e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	bf14      	ite	ne
 80054a8:	2301      	movne	r3, #1
 80054aa:	2300      	moveq	r3, #0
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e097      	b.n	80055e6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d104      	bne.n	80054c6 <HAL_TIM_PWM_Start+0xb6>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2202      	movs	r2, #2
 80054c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054c4:	e023      	b.n	800550e <HAL_TIM_PWM_Start+0xfe>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b04      	cmp	r3, #4
 80054ca:	d104      	bne.n	80054d6 <HAL_TIM_PWM_Start+0xc6>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054d4:	e01b      	b.n	800550e <HAL_TIM_PWM_Start+0xfe>
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d104      	bne.n	80054e6 <HAL_TIM_PWM_Start+0xd6>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2202      	movs	r2, #2
 80054e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054e4:	e013      	b.n	800550e <HAL_TIM_PWM_Start+0xfe>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	2b0c      	cmp	r3, #12
 80054ea:	d104      	bne.n	80054f6 <HAL_TIM_PWM_Start+0xe6>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2202      	movs	r2, #2
 80054f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054f4:	e00b      	b.n	800550e <HAL_TIM_PWM_Start+0xfe>
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b10      	cmp	r3, #16
 80054fa:	d104      	bne.n	8005506 <HAL_TIM_PWM_Start+0xf6>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005504:	e003      	b.n	800550e <HAL_TIM_PWM_Start+0xfe>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2202      	movs	r2, #2
 800550a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2201      	movs	r2, #1
 8005514:	6839      	ldr	r1, [r7, #0]
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fff2 	bl	8006500 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a33      	ldr	r2, [pc, #204]	@ (80055f0 <HAL_TIM_PWM_Start+0x1e0>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d013      	beq.n	800554e <HAL_TIM_PWM_Start+0x13e>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a32      	ldr	r2, [pc, #200]	@ (80055f4 <HAL_TIM_PWM_Start+0x1e4>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00e      	beq.n	800554e <HAL_TIM_PWM_Start+0x13e>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a30      	ldr	r2, [pc, #192]	@ (80055f8 <HAL_TIM_PWM_Start+0x1e8>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d009      	beq.n	800554e <HAL_TIM_PWM_Start+0x13e>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a2f      	ldr	r2, [pc, #188]	@ (80055fc <HAL_TIM_PWM_Start+0x1ec>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d004      	beq.n	800554e <HAL_TIM_PWM_Start+0x13e>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a2d      	ldr	r2, [pc, #180]	@ (8005600 <HAL_TIM_PWM_Start+0x1f0>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d101      	bne.n	8005552 <HAL_TIM_PWM_Start+0x142>
 800554e:	2301      	movs	r3, #1
 8005550:	e000      	b.n	8005554 <HAL_TIM_PWM_Start+0x144>
 8005552:	2300      	movs	r3, #0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d007      	beq.n	8005568 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005566:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a20      	ldr	r2, [pc, #128]	@ (80055f0 <HAL_TIM_PWM_Start+0x1e0>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d018      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x194>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800557a:	d013      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x194>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a20      	ldr	r2, [pc, #128]	@ (8005604 <HAL_TIM_PWM_Start+0x1f4>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00e      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x194>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a1f      	ldr	r2, [pc, #124]	@ (8005608 <HAL_TIM_PWM_Start+0x1f8>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d009      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x194>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a17      	ldr	r2, [pc, #92]	@ (80055f4 <HAL_TIM_PWM_Start+0x1e4>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d004      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x194>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a16      	ldr	r2, [pc, #88]	@ (80055f8 <HAL_TIM_PWM_Start+0x1e8>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d115      	bne.n	80055d0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	4b18      	ldr	r3, [pc, #96]	@ (800560c <HAL_TIM_PWM_Start+0x1fc>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b06      	cmp	r3, #6
 80055b4:	d015      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1d2>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055bc:	d011      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f042 0201 	orr.w	r2, r2, #1
 80055cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ce:	e008      	b.n	80055e2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f042 0201 	orr.w	r2, r2, #1
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	e000      	b.n	80055e4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	40012c00 	.word	0x40012c00
 80055f4:	40013400 	.word	0x40013400
 80055f8:	40014000 	.word	0x40014000
 80055fc:	40014400 	.word	0x40014400
 8005600:	40014800 	.word	0x40014800
 8005604:	40000400 	.word	0x40000400
 8005608:	40000800 	.word	0x40000800
 800560c:	00010007 	.word	0x00010007

08005610 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2200      	movs	r2, #0
 8005620:	6839      	ldr	r1, [r7, #0]
 8005622:	4618      	mov	r0, r3
 8005624:	f000 ff6c 	bl	8006500 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a3e      	ldr	r2, [pc, #248]	@ (8005728 <HAL_TIM_PWM_Stop+0x118>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d013      	beq.n	800565a <HAL_TIM_PWM_Stop+0x4a>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a3d      	ldr	r2, [pc, #244]	@ (800572c <HAL_TIM_PWM_Stop+0x11c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00e      	beq.n	800565a <HAL_TIM_PWM_Stop+0x4a>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a3b      	ldr	r2, [pc, #236]	@ (8005730 <HAL_TIM_PWM_Stop+0x120>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d009      	beq.n	800565a <HAL_TIM_PWM_Stop+0x4a>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a3a      	ldr	r2, [pc, #232]	@ (8005734 <HAL_TIM_PWM_Stop+0x124>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d004      	beq.n	800565a <HAL_TIM_PWM_Stop+0x4a>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a38      	ldr	r2, [pc, #224]	@ (8005738 <HAL_TIM_PWM_Stop+0x128>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d101      	bne.n	800565e <HAL_TIM_PWM_Stop+0x4e>
 800565a:	2301      	movs	r3, #1
 800565c:	e000      	b.n	8005660 <HAL_TIM_PWM_Stop+0x50>
 800565e:	2300      	movs	r3, #0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d017      	beq.n	8005694 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6a1a      	ldr	r2, [r3, #32]
 800566a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800566e:	4013      	ands	r3, r2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10f      	bne.n	8005694 <HAL_TIM_PWM_Stop+0x84>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6a1a      	ldr	r2, [r3, #32]
 800567a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800567e:	4013      	ands	r3, r2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d107      	bne.n	8005694 <HAL_TIM_PWM_Stop+0x84>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005692:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6a1a      	ldr	r2, [r3, #32]
 800569a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800569e:	4013      	ands	r3, r2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10f      	bne.n	80056c4 <HAL_TIM_PWM_Stop+0xb4>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6a1a      	ldr	r2, [r3, #32]
 80056aa:	f244 4344 	movw	r3, #17476	@ 0x4444
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d107      	bne.n	80056c4 <HAL_TIM_PWM_Stop+0xb4>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0201 	bic.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d104      	bne.n	80056d4 <HAL_TIM_PWM_Stop+0xc4>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056d2:	e023      	b.n	800571c <HAL_TIM_PWM_Stop+0x10c>
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	d104      	bne.n	80056e4 <HAL_TIM_PWM_Stop+0xd4>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056e2:	e01b      	b.n	800571c <HAL_TIM_PWM_Stop+0x10c>
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d104      	bne.n	80056f4 <HAL_TIM_PWM_Stop+0xe4>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056f2:	e013      	b.n	800571c <HAL_TIM_PWM_Stop+0x10c>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	2b0c      	cmp	r3, #12
 80056f8:	d104      	bne.n	8005704 <HAL_TIM_PWM_Stop+0xf4>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005702:	e00b      	b.n	800571c <HAL_TIM_PWM_Stop+0x10c>
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b10      	cmp	r3, #16
 8005708:	d104      	bne.n	8005714 <HAL_TIM_PWM_Stop+0x104>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005712:	e003      	b.n	800571c <HAL_TIM_PWM_Stop+0x10c>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	40012c00 	.word	0x40012c00
 800572c:	40013400 	.word	0x40013400
 8005730:	40014000 	.word	0x40014000
 8005734:	40014400 	.word	0x40014400
 8005738:	40014800 	.word	0x40014800

0800573c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d101      	bne.n	8005750 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e097      	b.n	8005880 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	d106      	bne.n	800576a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7fc fa33 	bl	8001bd0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2202      	movs	r2, #2
 800576e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	6812      	ldr	r2, [r2, #0]
 800577c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005780:	f023 0307 	bic.w	r3, r3, #7
 8005784:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	3304      	adds	r3, #4
 800578e:	4619      	mov	r1, r3
 8005790:	4610      	mov	r0, r2
 8005792:	f000 fa87 	bl	8005ca4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057be:	f023 0303 	bic.w	r3, r3, #3
 80057c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	021b      	lsls	r3, r3, #8
 80057ce:	4313      	orrs	r3, r2
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80057dc:	f023 030c 	bic.w	r3, r3, #12
 80057e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80057e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	021b      	lsls	r3, r3, #8
 80057f8:	4313      	orrs	r3, r2
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	011a      	lsls	r2, r3, #4
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	031b      	lsls	r3, r3, #12
 800580c:	4313      	orrs	r3, r2
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	4313      	orrs	r3, r2
 8005812:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800581a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005822:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	4313      	orrs	r3, r2
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2201      	movs	r2, #1
 800585a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e0ff      	b.n	8005aa6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2b14      	cmp	r3, #20
 80058b2:	f200 80f0 	bhi.w	8005a96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80058b6:	a201      	add	r2, pc, #4	@ (adr r2, 80058bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058bc:	08005911 	.word	0x08005911
 80058c0:	08005a97 	.word	0x08005a97
 80058c4:	08005a97 	.word	0x08005a97
 80058c8:	08005a97 	.word	0x08005a97
 80058cc:	08005951 	.word	0x08005951
 80058d0:	08005a97 	.word	0x08005a97
 80058d4:	08005a97 	.word	0x08005a97
 80058d8:	08005a97 	.word	0x08005a97
 80058dc:	08005993 	.word	0x08005993
 80058e0:	08005a97 	.word	0x08005a97
 80058e4:	08005a97 	.word	0x08005a97
 80058e8:	08005a97 	.word	0x08005a97
 80058ec:	080059d3 	.word	0x080059d3
 80058f0:	08005a97 	.word	0x08005a97
 80058f4:	08005a97 	.word	0x08005a97
 80058f8:	08005a97 	.word	0x08005a97
 80058fc:	08005a15 	.word	0x08005a15
 8005900:	08005a97 	.word	0x08005a97
 8005904:	08005a97 	.word	0x08005a97
 8005908:	08005a97 	.word	0x08005a97
 800590c:	08005a55 	.word	0x08005a55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68b9      	ldr	r1, [r7, #8]
 8005916:	4618      	mov	r0, r3
 8005918:	f000 fa60 	bl	8005ddc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699a      	ldr	r2, [r3, #24]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0208 	orr.w	r2, r2, #8
 800592a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699a      	ldr	r2, [r3, #24]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0204 	bic.w	r2, r2, #4
 800593a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6999      	ldr	r1, [r3, #24]
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	691a      	ldr	r2, [r3, #16]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	430a      	orrs	r2, r1
 800594c:	619a      	str	r2, [r3, #24]
      break;
 800594e:	e0a5      	b.n	8005a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fad0 	bl	8005efc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699a      	ldr	r2, [r3, #24]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800596a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800597a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6999      	ldr	r1, [r3, #24]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	021a      	lsls	r2, r3, #8
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	619a      	str	r2, [r3, #24]
      break;
 8005990:	e084      	b.n	8005a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68b9      	ldr	r1, [r7, #8]
 8005998:	4618      	mov	r0, r3
 800599a:	f000 fb39 	bl	8006010 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69da      	ldr	r2, [r3, #28]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 0208 	orr.w	r2, r2, #8
 80059ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f022 0204 	bic.w	r2, r2, #4
 80059bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69d9      	ldr	r1, [r3, #28]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	691a      	ldr	r2, [r3, #16]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	430a      	orrs	r2, r1
 80059ce:	61da      	str	r2, [r3, #28]
      break;
 80059d0:	e064      	b.n	8005a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68b9      	ldr	r1, [r7, #8]
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 fba1 	bl	8006120 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69da      	ldr	r2, [r3, #28]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	69d9      	ldr	r1, [r3, #28]
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	021a      	lsls	r2, r3, #8
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	61da      	str	r2, [r3, #28]
      break;
 8005a12:	e043      	b.n	8005a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68b9      	ldr	r1, [r7, #8]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fc0a 	bl	8006234 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f042 0208 	orr.w	r2, r2, #8
 8005a2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0204 	bic.w	r2, r2, #4
 8005a3e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	691a      	ldr	r2, [r3, #16]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005a52:	e023      	b.n	8005a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68b9      	ldr	r1, [r7, #8]
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 fc4e 	bl	80062fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a6e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a7e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	021a      	lsls	r2, r3, #8
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005a94:	e002      	b.n	8005a9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	75fb      	strb	r3, [r7, #23]
      break;
 8005a9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop

08005ab0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_TIM_ConfigClockSource+0x1c>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e0de      	b.n	8005c8a <HAL_TIM_ConfigClockSource+0x1da>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005aea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005aee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005af6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68ba      	ldr	r2, [r7, #8]
 8005afe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a63      	ldr	r2, [pc, #396]	@ (8005c94 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	f000 80a9 	beq.w	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b0c:	4a61      	ldr	r2, [pc, #388]	@ (8005c94 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	f200 80ae 	bhi.w	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b14:	4a60      	ldr	r2, [pc, #384]	@ (8005c98 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	f000 80a1 	beq.w	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b1c:	4a5e      	ldr	r2, [pc, #376]	@ (8005c98 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	f200 80a6 	bhi.w	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b24:	4a5d      	ldr	r2, [pc, #372]	@ (8005c9c <HAL_TIM_ConfigClockSource+0x1ec>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	f000 8099 	beq.w	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b2c:	4a5b      	ldr	r2, [pc, #364]	@ (8005c9c <HAL_TIM_ConfigClockSource+0x1ec>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	f200 809e 	bhi.w	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b34:	4a5a      	ldr	r2, [pc, #360]	@ (8005ca0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	f000 8091 	beq.w	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b3c:	4a58      	ldr	r2, [pc, #352]	@ (8005ca0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	f200 8096 	bhi.w	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b48:	f000 8089 	beq.w	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b50:	f200 808e 	bhi.w	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b58:	d03e      	beq.n	8005bd8 <HAL_TIM_ConfigClockSource+0x128>
 8005b5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b5e:	f200 8087 	bhi.w	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b66:	f000 8086 	beq.w	8005c76 <HAL_TIM_ConfigClockSource+0x1c6>
 8005b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b6e:	d87f      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b70:	2b70      	cmp	r3, #112	@ 0x70
 8005b72:	d01a      	beq.n	8005baa <HAL_TIM_ConfigClockSource+0xfa>
 8005b74:	2b70      	cmp	r3, #112	@ 0x70
 8005b76:	d87b      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b78:	2b60      	cmp	r3, #96	@ 0x60
 8005b7a:	d050      	beq.n	8005c1e <HAL_TIM_ConfigClockSource+0x16e>
 8005b7c:	2b60      	cmp	r3, #96	@ 0x60
 8005b7e:	d877      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b80:	2b50      	cmp	r3, #80	@ 0x50
 8005b82:	d03c      	beq.n	8005bfe <HAL_TIM_ConfigClockSource+0x14e>
 8005b84:	2b50      	cmp	r3, #80	@ 0x50
 8005b86:	d873      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b88:	2b40      	cmp	r3, #64	@ 0x40
 8005b8a:	d058      	beq.n	8005c3e <HAL_TIM_ConfigClockSource+0x18e>
 8005b8c:	2b40      	cmp	r3, #64	@ 0x40
 8005b8e:	d86f      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b90:	2b30      	cmp	r3, #48	@ 0x30
 8005b92:	d064      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b94:	2b30      	cmp	r3, #48	@ 0x30
 8005b96:	d86b      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b98:	2b20      	cmp	r3, #32
 8005b9a:	d060      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005b9c:	2b20      	cmp	r3, #32
 8005b9e:	d867      	bhi.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d05c      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005ba4:	2b10      	cmp	r3, #16
 8005ba6:	d05a      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0x1ae>
 8005ba8:	e062      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bba:	f000 fc81 	bl	80064c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	68ba      	ldr	r2, [r7, #8]
 8005bd4:	609a      	str	r2, [r3, #8]
      break;
 8005bd6:	e04f      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005be8:	f000 fc6a 	bl	80064c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689a      	ldr	r2, [r3, #8]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bfa:	609a      	str	r2, [r3, #8]
      break;
 8005bfc:	e03c      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	f000 fbdc 	bl	80063c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2150      	movs	r1, #80	@ 0x50
 8005c16:	4618      	mov	r0, r3
 8005c18:	f000 fc35 	bl	8006486 <TIM_ITRx_SetConfig>
      break;
 8005c1c:	e02c      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	f000 fbfb 	bl	8006426 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2160      	movs	r1, #96	@ 0x60
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 fc25 	bl	8006486 <TIM_ITRx_SetConfig>
      break;
 8005c3c:	e01c      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f000 fbbc 	bl	80063c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2140      	movs	r1, #64	@ 0x40
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 fc15 	bl	8006486 <TIM_ITRx_SetConfig>
      break;
 8005c5c:	e00c      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4619      	mov	r1, r3
 8005c68:	4610      	mov	r0, r2
 8005c6a:	f000 fc0c 	bl	8006486 <TIM_ITRx_SetConfig>
      break;
 8005c6e:	e003      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	73fb      	strb	r3, [r7, #15]
      break;
 8005c74:	e000      	b.n	8005c78 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005c76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	00100070 	.word	0x00100070
 8005c98:	00100040 	.word	0x00100040
 8005c9c:	00100030 	.word	0x00100030
 8005ca0:	00100020 	.word	0x00100020

08005ca4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a42      	ldr	r2, [pc, #264]	@ (8005dc0 <TIM_Base_SetConfig+0x11c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d00f      	beq.n	8005cdc <TIM_Base_SetConfig+0x38>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc2:	d00b      	beq.n	8005cdc <TIM_Base_SetConfig+0x38>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a3f      	ldr	r2, [pc, #252]	@ (8005dc4 <TIM_Base_SetConfig+0x120>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d007      	beq.n	8005cdc <TIM_Base_SetConfig+0x38>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a3e      	ldr	r2, [pc, #248]	@ (8005dc8 <TIM_Base_SetConfig+0x124>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d003      	beq.n	8005cdc <TIM_Base_SetConfig+0x38>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a3d      	ldr	r2, [pc, #244]	@ (8005dcc <TIM_Base_SetConfig+0x128>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d108      	bne.n	8005cee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ce2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a33      	ldr	r2, [pc, #204]	@ (8005dc0 <TIM_Base_SetConfig+0x11c>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d01b      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cfc:	d017      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a30      	ldr	r2, [pc, #192]	@ (8005dc4 <TIM_Base_SetConfig+0x120>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d013      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a2f      	ldr	r2, [pc, #188]	@ (8005dc8 <TIM_Base_SetConfig+0x124>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d00f      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a2e      	ldr	r2, [pc, #184]	@ (8005dcc <TIM_Base_SetConfig+0x128>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d00b      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a2d      	ldr	r2, [pc, #180]	@ (8005dd0 <TIM_Base_SetConfig+0x12c>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d007      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a2c      	ldr	r2, [pc, #176]	@ (8005dd4 <TIM_Base_SetConfig+0x130>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d003      	beq.n	8005d2e <TIM_Base_SetConfig+0x8a>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a2b      	ldr	r2, [pc, #172]	@ (8005dd8 <TIM_Base_SetConfig+0x134>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d108      	bne.n	8005d40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a16      	ldr	r2, [pc, #88]	@ (8005dc0 <TIM_Base_SetConfig+0x11c>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d00f      	beq.n	8005d8c <TIM_Base_SetConfig+0xe8>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a17      	ldr	r2, [pc, #92]	@ (8005dcc <TIM_Base_SetConfig+0x128>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d00b      	beq.n	8005d8c <TIM_Base_SetConfig+0xe8>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a16      	ldr	r2, [pc, #88]	@ (8005dd0 <TIM_Base_SetConfig+0x12c>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d007      	beq.n	8005d8c <TIM_Base_SetConfig+0xe8>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a15      	ldr	r2, [pc, #84]	@ (8005dd4 <TIM_Base_SetConfig+0x130>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d003      	beq.n	8005d8c <TIM_Base_SetConfig+0xe8>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a14      	ldr	r2, [pc, #80]	@ (8005dd8 <TIM_Base_SetConfig+0x134>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d103      	bne.n	8005d94 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	691a      	ldr	r2, [r3, #16]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d105      	bne.n	8005db2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	f023 0201 	bic.w	r2, r3, #1
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	611a      	str	r2, [r3, #16]
  }
}
 8005db2:	bf00      	nop
 8005db4:	3714      	adds	r7, #20
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40000400 	.word	0x40000400
 8005dc8:	40000800 	.word	0x40000800
 8005dcc:	40013400 	.word	0x40013400
 8005dd0:	40014000 	.word	0x40014000
 8005dd4:	40014400 	.word	0x40014400
 8005dd8:	40014800 	.word	0x40014800

08005ddc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a1b      	ldr	r3, [r3, #32]
 8005df0:	f023 0201 	bic.w	r2, r3, #1
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f023 0303 	bic.w	r3, r3, #3
 8005e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	f023 0302 	bic.w	r3, r3, #2
 8005e28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a2c      	ldr	r2, [pc, #176]	@ (8005ee8 <TIM_OC1_SetConfig+0x10c>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d00f      	beq.n	8005e5c <TIM_OC1_SetConfig+0x80>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a2b      	ldr	r2, [pc, #172]	@ (8005eec <TIM_OC1_SetConfig+0x110>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d00b      	beq.n	8005e5c <TIM_OC1_SetConfig+0x80>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a2a      	ldr	r2, [pc, #168]	@ (8005ef0 <TIM_OC1_SetConfig+0x114>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d007      	beq.n	8005e5c <TIM_OC1_SetConfig+0x80>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a29      	ldr	r2, [pc, #164]	@ (8005ef4 <TIM_OC1_SetConfig+0x118>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d003      	beq.n	8005e5c <TIM_OC1_SetConfig+0x80>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a28      	ldr	r2, [pc, #160]	@ (8005ef8 <TIM_OC1_SetConfig+0x11c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d10c      	bne.n	8005e76 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f023 0308 	bic.w	r3, r3, #8
 8005e62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f023 0304 	bic.w	r3, r3, #4
 8005e74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a1b      	ldr	r2, [pc, #108]	@ (8005ee8 <TIM_OC1_SetConfig+0x10c>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d00f      	beq.n	8005e9e <TIM_OC1_SetConfig+0xc2>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a1a      	ldr	r2, [pc, #104]	@ (8005eec <TIM_OC1_SetConfig+0x110>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d00b      	beq.n	8005e9e <TIM_OC1_SetConfig+0xc2>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a19      	ldr	r2, [pc, #100]	@ (8005ef0 <TIM_OC1_SetConfig+0x114>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d007      	beq.n	8005e9e <TIM_OC1_SetConfig+0xc2>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a18      	ldr	r2, [pc, #96]	@ (8005ef4 <TIM_OC1_SetConfig+0x118>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d003      	beq.n	8005e9e <TIM_OC1_SetConfig+0xc2>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a17      	ldr	r2, [pc, #92]	@ (8005ef8 <TIM_OC1_SetConfig+0x11c>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d111      	bne.n	8005ec2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ea4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005eac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	697a      	ldr	r2, [r7, #20]
 8005eda:	621a      	str	r2, [r3, #32]
}
 8005edc:	bf00      	nop
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	40012c00 	.word	0x40012c00
 8005eec:	40013400 	.word	0x40013400
 8005ef0:	40014000 	.word	0x40014000
 8005ef4:	40014400 	.word	0x40014400
 8005ef8:	40014800 	.word	0x40014800

08005efc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a1b      	ldr	r3, [r3, #32]
 8005f10:	f023 0210 	bic.w	r2, r3, #16
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	021b      	lsls	r3, r3, #8
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f023 0320 	bic.w	r3, r3, #32
 8005f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a28      	ldr	r2, [pc, #160]	@ (8005ffc <TIM_OC2_SetConfig+0x100>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d003      	beq.n	8005f68 <TIM_OC2_SetConfig+0x6c>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a27      	ldr	r2, [pc, #156]	@ (8006000 <TIM_OC2_SetConfig+0x104>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d10d      	bne.n	8005f84 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a1d      	ldr	r2, [pc, #116]	@ (8005ffc <TIM_OC2_SetConfig+0x100>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d00f      	beq.n	8005fac <TIM_OC2_SetConfig+0xb0>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8006000 <TIM_OC2_SetConfig+0x104>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d00b      	beq.n	8005fac <TIM_OC2_SetConfig+0xb0>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a1b      	ldr	r2, [pc, #108]	@ (8006004 <TIM_OC2_SetConfig+0x108>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d007      	beq.n	8005fac <TIM_OC2_SetConfig+0xb0>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a1a      	ldr	r2, [pc, #104]	@ (8006008 <TIM_OC2_SetConfig+0x10c>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d003      	beq.n	8005fac <TIM_OC2_SetConfig+0xb0>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a19      	ldr	r2, [pc, #100]	@ (800600c <TIM_OC2_SetConfig+0x110>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d113      	bne.n	8005fd4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005fb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005fba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	693a      	ldr	r2, [r7, #16]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685a      	ldr	r2, [r3, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	621a      	str	r2, [r3, #32]
}
 8005fee:	bf00      	nop
 8005ff0:	371c      	adds	r7, #28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40012c00 	.word	0x40012c00
 8006000:	40013400 	.word	0x40013400
 8006004:	40014000 	.word	0x40014000
 8006008:	40014400 	.word	0x40014400
 800600c:	40014800 	.word	0x40014800

08006010 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a1b      	ldr	r3, [r3, #32]
 8006024:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800603e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0303 	bic.w	r3, r3, #3
 800604a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	4313      	orrs	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800605c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	021b      	lsls	r3, r3, #8
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a27      	ldr	r2, [pc, #156]	@ (800610c <TIM_OC3_SetConfig+0xfc>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d003      	beq.n	800607a <TIM_OC3_SetConfig+0x6a>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a26      	ldr	r2, [pc, #152]	@ (8006110 <TIM_OC3_SetConfig+0x100>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d10d      	bne.n	8006096 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006080:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	021b      	lsls	r3, r3, #8
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a1c      	ldr	r2, [pc, #112]	@ (800610c <TIM_OC3_SetConfig+0xfc>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d00f      	beq.n	80060be <TIM_OC3_SetConfig+0xae>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006110 <TIM_OC3_SetConfig+0x100>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d00b      	beq.n	80060be <TIM_OC3_SetConfig+0xae>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006114 <TIM_OC3_SetConfig+0x104>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d007      	beq.n	80060be <TIM_OC3_SetConfig+0xae>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a19      	ldr	r2, [pc, #100]	@ (8006118 <TIM_OC3_SetConfig+0x108>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d003      	beq.n	80060be <TIM_OC3_SetConfig+0xae>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a18      	ldr	r2, [pc, #96]	@ (800611c <TIM_OC3_SetConfig+0x10c>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d113      	bne.n	80060e6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	011b      	lsls	r3, r3, #4
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	011b      	lsls	r3, r3, #4
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	697a      	ldr	r2, [r7, #20]
 80060fe:	621a      	str	r2, [r3, #32]
}
 8006100:	bf00      	nop
 8006102:	371c      	adds	r7, #28
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr
 800610c:	40012c00 	.word	0x40012c00
 8006110:	40013400 	.word	0x40013400
 8006114:	40014000 	.word	0x40014000
 8006118:	40014400 	.word	0x40014400
 800611c:	40014800 	.word	0x40014800

08006120 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a1b      	ldr	r3, [r3, #32]
 8006134:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800614e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800615a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	021b      	lsls	r3, r3, #8
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	4313      	orrs	r3, r2
 8006166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800616e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	031b      	lsls	r3, r3, #12
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4313      	orrs	r3, r2
 800617a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a28      	ldr	r2, [pc, #160]	@ (8006220 <TIM_OC4_SetConfig+0x100>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d003      	beq.n	800618c <TIM_OC4_SetConfig+0x6c>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a27      	ldr	r2, [pc, #156]	@ (8006224 <TIM_OC4_SetConfig+0x104>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d10d      	bne.n	80061a8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006192:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	031b      	lsls	r3, r3, #12
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4313      	orrs	r3, r2
 800619e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a1d      	ldr	r2, [pc, #116]	@ (8006220 <TIM_OC4_SetConfig+0x100>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00f      	beq.n	80061d0 <TIM_OC4_SetConfig+0xb0>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006224 <TIM_OC4_SetConfig+0x104>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d00b      	beq.n	80061d0 <TIM_OC4_SetConfig+0xb0>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006228 <TIM_OC4_SetConfig+0x108>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d007      	beq.n	80061d0 <TIM_OC4_SetConfig+0xb0>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a1a      	ldr	r2, [pc, #104]	@ (800622c <TIM_OC4_SetConfig+0x10c>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d003      	beq.n	80061d0 <TIM_OC4_SetConfig+0xb0>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a19      	ldr	r2, [pc, #100]	@ (8006230 <TIM_OC4_SetConfig+0x110>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d113      	bne.n	80061f8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80061de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	019b      	lsls	r3, r3, #6
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	019b      	lsls	r3, r3, #6
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	40012c00 	.word	0x40012c00
 8006224:	40013400 	.word	0x40013400
 8006228:	40014000 	.word	0x40014000
 800622c:	40014400 	.word	0x40014400
 8006230:	40014800 	.word	0x40014800

08006234 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800625a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	4313      	orrs	r3, r2
 8006270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006278:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	041b      	lsls	r3, r3, #16
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a17      	ldr	r2, [pc, #92]	@ (80062e8 <TIM_OC5_SetConfig+0xb4>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d00f      	beq.n	80062ae <TIM_OC5_SetConfig+0x7a>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a16      	ldr	r2, [pc, #88]	@ (80062ec <TIM_OC5_SetConfig+0xb8>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d00b      	beq.n	80062ae <TIM_OC5_SetConfig+0x7a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a15      	ldr	r2, [pc, #84]	@ (80062f0 <TIM_OC5_SetConfig+0xbc>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d007      	beq.n	80062ae <TIM_OC5_SetConfig+0x7a>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a14      	ldr	r2, [pc, #80]	@ (80062f4 <TIM_OC5_SetConfig+0xc0>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d003      	beq.n	80062ae <TIM_OC5_SetConfig+0x7a>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a13      	ldr	r2, [pc, #76]	@ (80062f8 <TIM_OC5_SetConfig+0xc4>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d109      	bne.n	80062c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	021b      	lsls	r3, r3, #8
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	4313      	orrs	r3, r2
 80062c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	621a      	str	r2, [r3, #32]
}
 80062dc:	bf00      	nop
 80062de:	371c      	adds	r7, #28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr
 80062e8:	40012c00 	.word	0x40012c00
 80062ec:	40013400 	.word	0x40013400
 80062f0:	40014000 	.word	0x40014000
 80062f4:	40014400 	.word	0x40014400
 80062f8:	40014800 	.word	0x40014800

080062fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b087      	sub	sp, #28
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a1b      	ldr	r3, [r3, #32]
 8006310:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800632a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800632e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	021b      	lsls	r3, r3, #8
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4313      	orrs	r3, r2
 800633a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006342:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	051b      	lsls	r3, r3, #20
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	4313      	orrs	r3, r2
 800634e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a18      	ldr	r2, [pc, #96]	@ (80063b4 <TIM_OC6_SetConfig+0xb8>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d00f      	beq.n	8006378 <TIM_OC6_SetConfig+0x7c>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a17      	ldr	r2, [pc, #92]	@ (80063b8 <TIM_OC6_SetConfig+0xbc>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d00b      	beq.n	8006378 <TIM_OC6_SetConfig+0x7c>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a16      	ldr	r2, [pc, #88]	@ (80063bc <TIM_OC6_SetConfig+0xc0>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d007      	beq.n	8006378 <TIM_OC6_SetConfig+0x7c>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a15      	ldr	r2, [pc, #84]	@ (80063c0 <TIM_OC6_SetConfig+0xc4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d003      	beq.n	8006378 <TIM_OC6_SetConfig+0x7c>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a14      	ldr	r2, [pc, #80]	@ (80063c4 <TIM_OC6_SetConfig+0xc8>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d109      	bne.n	800638c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800637e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	029b      	lsls	r3, r3, #10
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	697a      	ldr	r2, [r7, #20]
 8006390:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	621a      	str	r2, [r3, #32]
}
 80063a6:	bf00      	nop
 80063a8:	371c      	adds	r7, #28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
 80063b2:	bf00      	nop
 80063b4:	40012c00 	.word	0x40012c00
 80063b8:	40013400 	.word	0x40013400
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400
 80063c4:	40014800 	.word	0x40014800

080063c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b087      	sub	sp, #28
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f023 0201 	bic.w	r2, r3, #1
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f023 030a 	bic.w	r3, r3, #10
 8006404:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	4313      	orrs	r3, r2
 800640c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	621a      	str	r2, [r3, #32]
}
 800641a:	bf00      	nop
 800641c:	371c      	adds	r7, #28
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006426:	b480      	push	{r7}
 8006428:	b087      	sub	sp, #28
 800642a:	af00      	add	r7, sp, #0
 800642c:	60f8      	str	r0, [r7, #12]
 800642e:	60b9      	str	r1, [r7, #8]
 8006430:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	f023 0210 	bic.w	r2, r3, #16
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006450:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	031b      	lsls	r3, r3, #12
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	4313      	orrs	r3, r2
 800645a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006462:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	621a      	str	r2, [r3, #32]
}
 800647a:	bf00      	nop
 800647c:	371c      	adds	r7, #28
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr

08006486 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006486:	b480      	push	{r7}
 8006488:	b085      	sub	sp, #20
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800649c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	f043 0307 	orr.w	r3, r3, #7
 80064ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	609a      	str	r2, [r3, #8]
}
 80064b4:	bf00      	nop
 80064b6:	3714      	adds	r7, #20
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b087      	sub	sp, #28
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
 80064cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	021a      	lsls	r2, r3, #8
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	431a      	orrs	r2, r3
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	609a      	str	r2, [r3, #8]
}
 80064f4:	bf00      	nop
 80064f6:	371c      	adds	r7, #28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 031f 	and.w	r3, r3, #31
 8006512:	2201      	movs	r2, #1
 8006514:	fa02 f303 	lsl.w	r3, r2, r3
 8006518:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6a1a      	ldr	r2, [r3, #32]
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	43db      	mvns	r3, r3
 8006522:	401a      	ands	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6a1a      	ldr	r2, [r3, #32]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	f003 031f 	and.w	r3, r3, #31
 8006532:	6879      	ldr	r1, [r7, #4]
 8006534:	fa01 f303 	lsl.w	r3, r1, r3
 8006538:	431a      	orrs	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	621a      	str	r2, [r3, #32]
}
 800653e:	bf00      	nop
 8006540:	371c      	adds	r7, #28
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
	...

0800654c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d109      	bne.n	8006570 <HAL_TIMEx_PWMN_Start+0x24>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b01      	cmp	r3, #1
 8006566:	bf14      	ite	ne
 8006568:	2301      	movne	r3, #1
 800656a:	2300      	moveq	r3, #0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	e022      	b.n	80065b6 <HAL_TIMEx_PWMN_Start+0x6a>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	2b04      	cmp	r3, #4
 8006574:	d109      	bne.n	800658a <HAL_TIMEx_PWMN_Start+0x3e>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b01      	cmp	r3, #1
 8006580:	bf14      	ite	ne
 8006582:	2301      	movne	r3, #1
 8006584:	2300      	moveq	r3, #0
 8006586:	b2db      	uxtb	r3, r3
 8006588:	e015      	b.n	80065b6 <HAL_TIMEx_PWMN_Start+0x6a>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b08      	cmp	r3, #8
 800658e:	d109      	bne.n	80065a4 <HAL_TIMEx_PWMN_Start+0x58>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b01      	cmp	r3, #1
 800659a:	bf14      	ite	ne
 800659c:	2301      	movne	r3, #1
 800659e:	2300      	moveq	r3, #0
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	e008      	b.n	80065b6 <HAL_TIMEx_PWMN_Start+0x6a>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	bf14      	ite	ne
 80065b0:	2301      	movne	r3, #1
 80065b2:	2300      	moveq	r3, #0
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d001      	beq.n	80065be <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e069      	b.n	8006692 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d104      	bne.n	80065ce <HAL_TIMEx_PWMN_Start+0x82>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065cc:	e013      	b.n	80065f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	d104      	bne.n	80065de <HAL_TIMEx_PWMN_Start+0x92>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065dc:	e00b      	b.n	80065f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b08      	cmp	r3, #8
 80065e2:	d104      	bne.n	80065ee <HAL_TIMEx_PWMN_Start+0xa2>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065ec:	e003      	b.n	80065f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2202      	movs	r2, #2
 80065f2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2204      	movs	r2, #4
 80065fc:	6839      	ldr	r1, [r7, #0]
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 f9c4 	bl	800698c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006612:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a20      	ldr	r2, [pc, #128]	@ (800669c <HAL_TIMEx_PWMN_Start+0x150>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d018      	beq.n	8006650 <HAL_TIMEx_PWMN_Start+0x104>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006626:	d013      	beq.n	8006650 <HAL_TIMEx_PWMN_Start+0x104>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a1c      	ldr	r2, [pc, #112]	@ (80066a0 <HAL_TIMEx_PWMN_Start+0x154>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00e      	beq.n	8006650 <HAL_TIMEx_PWMN_Start+0x104>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a1b      	ldr	r2, [pc, #108]	@ (80066a4 <HAL_TIMEx_PWMN_Start+0x158>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d009      	beq.n	8006650 <HAL_TIMEx_PWMN_Start+0x104>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a19      	ldr	r2, [pc, #100]	@ (80066a8 <HAL_TIMEx_PWMN_Start+0x15c>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d004      	beq.n	8006650 <HAL_TIMEx_PWMN_Start+0x104>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a18      	ldr	r2, [pc, #96]	@ (80066ac <HAL_TIMEx_PWMN_Start+0x160>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d115      	bne.n	800667c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	4b16      	ldr	r3, [pc, #88]	@ (80066b0 <HAL_TIMEx_PWMN_Start+0x164>)
 8006658:	4013      	ands	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2b06      	cmp	r3, #6
 8006660:	d015      	beq.n	800668e <HAL_TIMEx_PWMN_Start+0x142>
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006668:	d011      	beq.n	800668e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f042 0201 	orr.w	r2, r2, #1
 8006678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667a:	e008      	b.n	800668e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f042 0201 	orr.w	r2, r2, #1
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	e000      	b.n	8006690 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800668e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006690:	2300      	movs	r3, #0
}
 8006692:	4618      	mov	r0, r3
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	40012c00 	.word	0x40012c00
 80066a0:	40000400 	.word	0x40000400
 80066a4:	40000800 	.word	0x40000800
 80066a8:	40013400 	.word	0x40013400
 80066ac:	40014000 	.word	0x40014000
 80066b0:	00010007 	.word	0x00010007

080066b4 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	2200      	movs	r2, #0
 80066c4:	6839      	ldr	r1, [r7, #0]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 f960 	bl	800698c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6a1a      	ldr	r2, [r3, #32]
 80066d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80066d6:	4013      	ands	r3, r2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10f      	bne.n	80066fc <HAL_TIMEx_PWMN_Stop+0x48>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6a1a      	ldr	r2, [r3, #32]
 80066e2:	f244 4344 	movw	r3, #17476	@ 0x4444
 80066e6:	4013      	ands	r3, r2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d107      	bne.n	80066fc <HAL_TIMEx_PWMN_Stop+0x48>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80066fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	6a1a      	ldr	r2, [r3, #32]
 8006702:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006706:	4013      	ands	r3, r2
 8006708:	2b00      	cmp	r3, #0
 800670a:	d10f      	bne.n	800672c <HAL_TIMEx_PWMN_Stop+0x78>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6a1a      	ldr	r2, [r3, #32]
 8006712:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006716:	4013      	ands	r3, r2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d107      	bne.n	800672c <HAL_TIMEx_PWMN_Stop+0x78>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 0201 	bic.w	r2, r2, #1
 800672a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d104      	bne.n	800673c <HAL_TIMEx_PWMN_Stop+0x88>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800673a:	e013      	b.n	8006764 <HAL_TIMEx_PWMN_Stop+0xb0>
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	2b04      	cmp	r3, #4
 8006740:	d104      	bne.n	800674c <HAL_TIMEx_PWMN_Stop+0x98>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800674a:	e00b      	b.n	8006764 <HAL_TIMEx_PWMN_Stop+0xb0>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b08      	cmp	r3, #8
 8006750:	d104      	bne.n	800675c <HAL_TIMEx_PWMN_Stop+0xa8>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800675a:	e003      	b.n	8006764 <HAL_TIMEx_PWMN_Stop+0xb0>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
	...

08006770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006784:	2302      	movs	r3, #2
 8006786:	e065      	b.n	8006854 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a2c      	ldr	r2, [pc, #176]	@ (8006860 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d004      	beq.n	80067bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a2b      	ldr	r2, [pc, #172]	@ (8006864 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d108      	bne.n	80067ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80067c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80067d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68fa      	ldr	r2, [r7, #12]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006860 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d018      	beq.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067fe:	d013      	beq.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a18      	ldr	r2, [pc, #96]	@ (8006868 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00e      	beq.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a17      	ldr	r2, [pc, #92]	@ (800686c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d009      	beq.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a12      	ldr	r2, [pc, #72]	@ (8006864 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d004      	beq.n	8006828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a13      	ldr	r2, [pc, #76]	@ (8006870 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d10c      	bne.n	8006842 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800682e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	4313      	orrs	r3, r2
 8006838:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	40012c00 	.word	0x40012c00
 8006864:	40013400 	.word	0x40013400
 8006868:	40000400 	.word	0x40000400
 800686c:	40000800 	.word	0x40000800
 8006870:	40014000 	.word	0x40014000

08006874 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800687e:	2300      	movs	r3, #0
 8006880:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006888:	2b01      	cmp	r3, #1
 800688a:	d101      	bne.n	8006890 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800688c:	2302      	movs	r3, #2
 800688e:	e073      	b.n	8006978 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	4313      	orrs	r3, r2
 80068dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f6:	4313      	orrs	r3, r2
 80068f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	041b      	lsls	r3, r3, #16
 8006906:	4313      	orrs	r3, r2
 8006908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	4313      	orrs	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a19      	ldr	r2, [pc, #100]	@ (8006984 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d004      	beq.n	800692c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a18      	ldr	r2, [pc, #96]	@ (8006988 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d11c      	bne.n	8006966 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006936:	051b      	lsls	r3, r3, #20
 8006938:	4313      	orrs	r3, r2
 800693a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	4313      	orrs	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006954:	4313      	orrs	r3, r2
 8006956:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006962:	4313      	orrs	r3, r2
 8006964:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3714      	adds	r7, #20
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr
 8006984:	40012c00 	.word	0x40012c00
 8006988:	40013400 	.word	0x40013400

0800698c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800698c:	b480      	push	{r7}
 800698e:	b087      	sub	sp, #28
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f003 030f 	and.w	r3, r3, #15
 800699e:	2204      	movs	r2, #4
 80069a0:	fa02 f303 	lsl.w	r3, r2, r3
 80069a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6a1a      	ldr	r2, [r3, #32]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	43db      	mvns	r3, r3
 80069ae:	401a      	ands	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a1a      	ldr	r2, [r3, #32]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f003 030f 	and.w	r3, r3, #15
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	fa01 f303 	lsl.w	r3, r1, r3
 80069c4:	431a      	orrs	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	621a      	str	r2, [r3, #32]
}
 80069ca:	bf00      	nop
 80069cc:	371c      	adds	r7, #28
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b082      	sub	sp, #8
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d101      	bne.n	80069e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e042      	b.n	8006a6e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7fb fa4c 	bl	8001e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2224      	movs	r2, #36	@ 0x24
 8006a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 0201 	bic.w	r2, r2, #1
 8006a16:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d002      	beq.n	8006a26 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 ff35 	bl	8007890 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fc66 	bl	80072f8 <UART_SetConfig>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d101      	bne.n	8006a36 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e01b      	b.n	8006a6e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	689a      	ldr	r2, [r3, #8]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f042 0201 	orr.w	r2, r2, #1
 8006a64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 ffb4 	bl	80079d4 <UART_CheckIdleState>
 8006a6c:	4603      	mov	r3, r0
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3708      	adds	r7, #8
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a76:	b580      	push	{r7, lr}
 8006a78:	b08a      	sub	sp, #40	@ 0x28
 8006a7a:	af02      	add	r7, sp, #8
 8006a7c:	60f8      	str	r0, [r7, #12]
 8006a7e:	60b9      	str	r1, [r7, #8]
 8006a80:	603b      	str	r3, [r7, #0]
 8006a82:	4613      	mov	r3, r2
 8006a84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	d17b      	bne.n	8006b88 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d002      	beq.n	8006a9c <HAL_UART_Transmit+0x26>
 8006a96:	88fb      	ldrh	r3, [r7, #6]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e074      	b.n	8006b8a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2221      	movs	r2, #33	@ 0x21
 8006aac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ab0:	f7fb ffee 	bl	8002a90 <HAL_GetTick>
 8006ab4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	88fa      	ldrh	r2, [r7, #6]
 8006aba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	88fa      	ldrh	r2, [r7, #6]
 8006ac2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ace:	d108      	bne.n	8006ae2 <HAL_UART_Transmit+0x6c>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d104      	bne.n	8006ae2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	61bb      	str	r3, [r7, #24]
 8006ae0:	e003      	b.n	8006aea <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006aea:	e030      	b.n	8006b4e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2200      	movs	r2, #0
 8006af4:	2180      	movs	r1, #128	@ 0x80
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f001 f816 	bl	8007b28 <UART_WaitOnFlagUntilTimeout>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d005      	beq.n	8006b0e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2220      	movs	r2, #32
 8006b06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e03d      	b.n	8006b8a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10b      	bne.n	8006b2c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	881b      	ldrh	r3, [r3, #0]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b22:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	3302      	adds	r3, #2
 8006b28:	61bb      	str	r3, [r7, #24]
 8006b2a:	e007      	b.n	8006b3c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	781a      	ldrb	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	3b01      	subs	r3, #1
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1c8      	bne.n	8006aec <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	2200      	movs	r2, #0
 8006b62:	2140      	movs	r1, #64	@ 0x40
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 ffdf 	bl	8007b28 <UART_WaitOnFlagUntilTimeout>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d005      	beq.n	8006b7c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2220      	movs	r2, #32
 8006b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	e006      	b.n	8006b8a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006b84:	2300      	movs	r3, #0
 8006b86:	e000      	b.n	8006b8a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006b88:	2302      	movs	r3, #2
  }
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3720      	adds	r7, #32
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b08a      	sub	sp, #40	@ 0x28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	60b9      	str	r1, [r7, #8]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ba8:	2b20      	cmp	r3, #32
 8006baa:	d137      	bne.n	8006c1c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d002      	beq.n	8006bb8 <HAL_UART_Receive_IT+0x24>
 8006bb2:	88fb      	ldrh	r3, [r7, #6]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e030      	b.n	8006c1e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a18      	ldr	r2, [pc, #96]	@ (8006c28 <HAL_UART_Receive_IT+0x94>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d01f      	beq.n	8006c0c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d018      	beq.n	8006c0c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	613b      	str	r3, [r7, #16]
   return(result);
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006bee:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf8:	623b      	str	r3, [r7, #32]
 8006bfa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	69f9      	ldr	r1, [r7, #28]
 8006bfe:	6a3a      	ldr	r2, [r7, #32]
 8006c00:	e841 2300 	strex	r3, r2, [r1]
 8006c04:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1e6      	bne.n	8006bda <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006c0c:	88fb      	ldrh	r3, [r7, #6]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	68b9      	ldr	r1, [r7, #8]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 fff6 	bl	8007c04 <UART_Start_Receive_IT>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	e000      	b.n	8006c1e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c1c:	2302      	movs	r3, #2
  }
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3728      	adds	r7, #40	@ 0x28
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	40008000 	.word	0x40008000

08006c2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b0ba      	sub	sp, #232	@ 0xe8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	69db      	ldr	r3, [r3, #28]
 8006c3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006c52:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006c56:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006c5a:	4013      	ands	r3, r2
 8006c5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006c60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d11b      	bne.n	8006ca0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c6c:	f003 0320 	and.w	r3, r3, #32
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d015      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c78:	f003 0320 	and.w	r3, r3, #32
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d105      	bne.n	8006c8c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d009      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 8300 	beq.w	8007296 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	4798      	blx	r3
      }
      return;
 8006c9e:	e2fa      	b.n	8007296 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ca0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 8123 	beq.w	8006ef0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006caa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006cae:	4b8d      	ldr	r3, [pc, #564]	@ (8006ee4 <HAL_UART_IRQHandler+0x2b8>)
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d106      	bne.n	8006cc4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006cb6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006cba:	4b8b      	ldr	r3, [pc, #556]	@ (8006ee8 <HAL_UART_IRQHandler+0x2bc>)
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f000 8116 	beq.w	8006ef0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d011      	beq.n	8006cf4 <HAL_UART_IRQHandler+0xc8>
 8006cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00b      	beq.n	8006cf4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cea:	f043 0201 	orr.w	r2, r3, #1
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d011      	beq.n	8006d24 <HAL_UART_IRQHandler+0xf8>
 8006d00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d04:	f003 0301 	and.w	r3, r3, #1
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00b      	beq.n	8006d24 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2202      	movs	r2, #2
 8006d12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d1a:	f043 0204 	orr.w	r2, r3, #4
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d011      	beq.n	8006d54 <HAL_UART_IRQHandler+0x128>
 8006d30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00b      	beq.n	8006d54 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2204      	movs	r2, #4
 8006d42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d4a:	f043 0202 	orr.w	r2, r3, #2
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d58:	f003 0308 	and.w	r3, r3, #8
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d017      	beq.n	8006d90 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d64:	f003 0320 	and.w	r3, r3, #32
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d105      	bne.n	8006d78 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006d6c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006d70:	4b5c      	ldr	r3, [pc, #368]	@ (8006ee4 <HAL_UART_IRQHandler+0x2b8>)
 8006d72:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00b      	beq.n	8006d90 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d86:	f043 0208 	orr.w	r2, r3, #8
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d012      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x196>
 8006d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006da0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00c      	beq.n	8006dc2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006db0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006db8:	f043 0220 	orr.w	r2, r3, #32
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 8266 	beq.w	800729a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dd2:	f003 0320 	and.w	r3, r3, #32
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d013      	beq.n	8006e02 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dde:	f003 0320 	and.w	r3, r3, #32
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d105      	bne.n	8006df2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d007      	beq.n	8006e02 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d003      	beq.n	8006e02 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e08:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e16:	2b40      	cmp	r3, #64	@ 0x40
 8006e18:	d005      	beq.n	8006e26 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e1e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d054      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f001 f80e 	bl	8007e48 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e36:	2b40      	cmp	r3, #64	@ 0x40
 8006e38:	d146      	bne.n	8006ec8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	3308      	adds	r3, #8
 8006e40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3308      	adds	r3, #8
 8006e62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e76:	e841 2300 	strex	r3, r2, [r1]
 8006e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1d9      	bne.n	8006e3a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d017      	beq.n	8006ec0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e96:	4a15      	ldr	r2, [pc, #84]	@ (8006eec <HAL_UART_IRQHandler+0x2c0>)
 8006e98:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7fc ff7d 	bl	8003da0 <HAL_DMA_Abort_IT>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d019      	beq.n	8006ee0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006eba:	4610      	mov	r0, r2
 8006ebc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ebe:	e00f      	b.n	8006ee0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7fa fa51 	bl	8001368 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec6:	e00b      	b.n	8006ee0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f7fa fa4d 	bl	8001368 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ece:	e007      	b.n	8006ee0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7fa fa49 	bl	8001368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006ede:	e1dc      	b.n	800729a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ee0:	bf00      	nop
    return;
 8006ee2:	e1da      	b.n	800729a <HAL_UART_IRQHandler+0x66e>
 8006ee4:	10000001 	.word	0x10000001
 8006ee8:	04000120 	.word	0x04000120
 8006eec:	08007f15 	.word	0x08007f15

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	f040 8170 	bne.w	80071da <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006efe:	f003 0310 	and.w	r3, r3, #16
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f000 8169 	beq.w	80071da <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f0c:	f003 0310 	and.w	r3, r3, #16
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f000 8162 	beq.w	80071da <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2210      	movs	r2, #16
 8006f1c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f28:	2b40      	cmp	r3, #64	@ 0x40
 8006f2a:	f040 80d8 	bne.w	80070de <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 80af 	beq.w	80070a4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006f4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f50:	429a      	cmp	r2, r3
 8006f52:	f080 80a7 	bcs.w	80070a4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 0320 	and.w	r3, r3, #32
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f040 8087 	bne.w	8007082 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f88:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006f9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006fa2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006faa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006fae:	e841 2300 	strex	r3, r2, [r1]
 8006fb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006fb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1da      	bne.n	8006f74 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	3308      	adds	r3, #8
 8006fc4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fd0:	f023 0301 	bic.w	r3, r3, #1
 8006fd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3308      	adds	r3, #8
 8006fde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fe2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fe6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fee:	e841 2300 	strex	r3, r2, [r1]
 8006ff2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ff4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e1      	bne.n	8006fbe <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3308      	adds	r3, #8
 8007000:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007002:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007004:	e853 3f00 	ldrex	r3, [r3]
 8007008:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800700a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800700c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007010:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	3308      	adds	r3, #8
 800701a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800701e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007020:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007022:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007024:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007026:	e841 2300 	strex	r3, r2, [r1]
 800702a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800702c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1e3      	bne.n	8006ffa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2220      	movs	r2, #32
 8007036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007048:	e853 3f00 	ldrex	r3, [r3]
 800704c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800704e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007050:	f023 0310 	bic.w	r3, r3, #16
 8007054:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	461a      	mov	r2, r3
 800705e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007062:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007064:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007066:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007068:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800706a:	e841 2300 	strex	r3, r2, [r1]
 800706e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007070:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1e4      	bne.n	8007040 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800707c:	4618      	mov	r0, r3
 800707e:	f7fc fe36 	bl	8003cee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2202      	movs	r2, #2
 8007086:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007094:	b29b      	uxth	r3, r3
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	b29b      	uxth	r3, r3
 800709a:	4619      	mov	r1, r3
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 f911 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80070a2:	e0fc      	b.n	800729e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070ae:	429a      	cmp	r2, r3
 80070b0:	f040 80f5 	bne.w	800729e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0320 	and.w	r3, r3, #32
 80070c2:	2b20      	cmp	r3, #32
 80070c4:	f040 80eb 	bne.w	800729e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070d4:	4619      	mov	r1, r3
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 f8f4 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
      return;
 80070dc:	e0df      	b.n	800729e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 80d1 	beq.w	80072a2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007100:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007104:	2b00      	cmp	r3, #0
 8007106:	f000 80cc 	beq.w	80072a2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007112:	e853 3f00 	ldrex	r3, [r3]
 8007116:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800711e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	461a      	mov	r2, r3
 8007128:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800712c:	647b      	str	r3, [r7, #68]	@ 0x44
 800712e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007130:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007132:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007134:	e841 2300 	strex	r3, r2, [r1]
 8007138:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800713a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1e4      	bne.n	800710a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3308      	adds	r3, #8
 8007146:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714a:	e853 3f00 	ldrex	r3, [r3]
 800714e:	623b      	str	r3, [r7, #32]
   return(result);
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007156:	f023 0301 	bic.w	r3, r3, #1
 800715a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3308      	adds	r3, #8
 8007164:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007168:	633a      	str	r2, [r7, #48]	@ 0x30
 800716a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800716e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007170:	e841 2300 	strex	r3, r2, [r1]
 8007174:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1e1      	bne.n	8007140 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	e853 3f00 	ldrex	r3, [r3]
 800719c:	60fb      	str	r3, [r7, #12]
   return(result);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f023 0310 	bic.w	r3, r3, #16
 80071a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	461a      	mov	r2, r3
 80071ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80071b2:	61fb      	str	r3, [r7, #28]
 80071b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b6:	69b9      	ldr	r1, [r7, #24]
 80071b8:	69fa      	ldr	r2, [r7, #28]
 80071ba:	e841 2300 	strex	r3, r2, [r1]
 80071be:	617b      	str	r3, [r7, #20]
   return(result);
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d1e4      	bne.n	8007190 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2202      	movs	r2, #2
 80071ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071d0:	4619      	mov	r1, r3
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 f876 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80071d8:	e063      	b.n	80072a2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80071da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00e      	beq.n	8007204 <HAL_UART_IRQHandler+0x5d8>
 80071e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d008      	beq.n	8007204 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80071fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f001 fbeb 	bl	80089d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007202:	e051      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800720c:	2b00      	cmp	r3, #0
 800720e:	d014      	beq.n	800723a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007218:	2b00      	cmp	r3, #0
 800721a:	d105      	bne.n	8007228 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800721c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007220:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d008      	beq.n	800723a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800722c:	2b00      	cmp	r3, #0
 800722e:	d03a      	beq.n	80072a6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	4798      	blx	r3
    }
    return;
 8007238:	e035      	b.n	80072a6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800723a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800723e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007242:	2b00      	cmp	r3, #0
 8007244:	d009      	beq.n	800725a <HAL_UART_IRQHandler+0x62e>
 8007246:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800724a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fe74 	bl	8007f40 <UART_EndTransmit_IT>
    return;
 8007258:	e026      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800725a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800725e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d009      	beq.n	800727a <HAL_UART_IRQHandler+0x64e>
 8007266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800726a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f001 fbc4 	bl	8008a00 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007278:	e016      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800727a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800727e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d010      	beq.n	80072a8 <HAL_UART_IRQHandler+0x67c>
 8007286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800728a:	2b00      	cmp	r3, #0
 800728c:	da0c      	bge.n	80072a8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f001 fbac 	bl	80089ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007294:	e008      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
      return;
 8007296:	bf00      	nop
 8007298:	e006      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
    return;
 800729a:	bf00      	nop
 800729c:	e004      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
      return;
 800729e:	bf00      	nop
 80072a0:	e002      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
      return;
 80072a2:	bf00      	nop
 80072a4:	e000      	b.n	80072a8 <HAL_UART_IRQHandler+0x67c>
    return;
 80072a6:	bf00      	nop
  }
}
 80072a8:	37e8      	adds	r7, #232	@ 0xe8
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop

080072b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	460b      	mov	r3, r1
 80072ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072d0:	bf00      	nop
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr
	...

080072f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072fc:	b08c      	sub	sp, #48	@ 0x30
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007302:	2300      	movs	r3, #0
 8007304:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	689a      	ldr	r2, [r3, #8]
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	431a      	orrs	r2, r3
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	431a      	orrs	r2, r3
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	69db      	ldr	r3, [r3, #28]
 800731c:	4313      	orrs	r3, r2
 800731e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	4bab      	ldr	r3, [pc, #684]	@ (80075d4 <UART_SetConfig+0x2dc>)
 8007328:	4013      	ands	r3, r2
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	6812      	ldr	r2, [r2, #0]
 800732e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007330:	430b      	orrs	r3, r1
 8007332:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4aa0      	ldr	r2, [pc, #640]	@ (80075d8 <UART_SetConfig+0x2e0>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d004      	beq.n	8007364 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	6a1b      	ldr	r3, [r3, #32]
 800735e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007360:	4313      	orrs	r3, r2
 8007362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800736e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	6812      	ldr	r2, [r2, #0]
 8007376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007378:	430b      	orrs	r3, r1
 800737a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007382:	f023 010f 	bic.w	r1, r3, #15
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	430a      	orrs	r2, r1
 8007390:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a91      	ldr	r2, [pc, #580]	@ (80075dc <UART_SetConfig+0x2e4>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d125      	bne.n	80073e8 <UART_SetConfig+0xf0>
 800739c:	4b90      	ldr	r3, [pc, #576]	@ (80075e0 <UART_SetConfig+0x2e8>)
 800739e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	2b03      	cmp	r3, #3
 80073a8:	d81a      	bhi.n	80073e0 <UART_SetConfig+0xe8>
 80073aa:	a201      	add	r2, pc, #4	@ (adr r2, 80073b0 <UART_SetConfig+0xb8>)
 80073ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b0:	080073c1 	.word	0x080073c1
 80073b4:	080073d1 	.word	0x080073d1
 80073b8:	080073c9 	.word	0x080073c9
 80073bc:	080073d9 	.word	0x080073d9
 80073c0:	2301      	movs	r3, #1
 80073c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073c6:	e0d6      	b.n	8007576 <UART_SetConfig+0x27e>
 80073c8:	2302      	movs	r3, #2
 80073ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073ce:	e0d2      	b.n	8007576 <UART_SetConfig+0x27e>
 80073d0:	2304      	movs	r3, #4
 80073d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073d6:	e0ce      	b.n	8007576 <UART_SetConfig+0x27e>
 80073d8:	2308      	movs	r3, #8
 80073da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073de:	e0ca      	b.n	8007576 <UART_SetConfig+0x27e>
 80073e0:	2310      	movs	r3, #16
 80073e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073e6:	e0c6      	b.n	8007576 <UART_SetConfig+0x27e>
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a7d      	ldr	r2, [pc, #500]	@ (80075e4 <UART_SetConfig+0x2ec>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d138      	bne.n	8007464 <UART_SetConfig+0x16c>
 80073f2:	4b7b      	ldr	r3, [pc, #492]	@ (80075e0 <UART_SetConfig+0x2e8>)
 80073f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f8:	f003 030c 	and.w	r3, r3, #12
 80073fc:	2b0c      	cmp	r3, #12
 80073fe:	d82d      	bhi.n	800745c <UART_SetConfig+0x164>
 8007400:	a201      	add	r2, pc, #4	@ (adr r2, 8007408 <UART_SetConfig+0x110>)
 8007402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007406:	bf00      	nop
 8007408:	0800743d 	.word	0x0800743d
 800740c:	0800745d 	.word	0x0800745d
 8007410:	0800745d 	.word	0x0800745d
 8007414:	0800745d 	.word	0x0800745d
 8007418:	0800744d 	.word	0x0800744d
 800741c:	0800745d 	.word	0x0800745d
 8007420:	0800745d 	.word	0x0800745d
 8007424:	0800745d 	.word	0x0800745d
 8007428:	08007445 	.word	0x08007445
 800742c:	0800745d 	.word	0x0800745d
 8007430:	0800745d 	.word	0x0800745d
 8007434:	0800745d 	.word	0x0800745d
 8007438:	08007455 	.word	0x08007455
 800743c:	2300      	movs	r3, #0
 800743e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007442:	e098      	b.n	8007576 <UART_SetConfig+0x27e>
 8007444:	2302      	movs	r3, #2
 8007446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800744a:	e094      	b.n	8007576 <UART_SetConfig+0x27e>
 800744c:	2304      	movs	r3, #4
 800744e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007452:	e090      	b.n	8007576 <UART_SetConfig+0x27e>
 8007454:	2308      	movs	r3, #8
 8007456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800745a:	e08c      	b.n	8007576 <UART_SetConfig+0x27e>
 800745c:	2310      	movs	r3, #16
 800745e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007462:	e088      	b.n	8007576 <UART_SetConfig+0x27e>
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a5f      	ldr	r2, [pc, #380]	@ (80075e8 <UART_SetConfig+0x2f0>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d125      	bne.n	80074ba <UART_SetConfig+0x1c2>
 800746e:	4b5c      	ldr	r3, [pc, #368]	@ (80075e0 <UART_SetConfig+0x2e8>)
 8007470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007474:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007478:	2b30      	cmp	r3, #48	@ 0x30
 800747a:	d016      	beq.n	80074aa <UART_SetConfig+0x1b2>
 800747c:	2b30      	cmp	r3, #48	@ 0x30
 800747e:	d818      	bhi.n	80074b2 <UART_SetConfig+0x1ba>
 8007480:	2b20      	cmp	r3, #32
 8007482:	d00a      	beq.n	800749a <UART_SetConfig+0x1a2>
 8007484:	2b20      	cmp	r3, #32
 8007486:	d814      	bhi.n	80074b2 <UART_SetConfig+0x1ba>
 8007488:	2b00      	cmp	r3, #0
 800748a:	d002      	beq.n	8007492 <UART_SetConfig+0x19a>
 800748c:	2b10      	cmp	r3, #16
 800748e:	d008      	beq.n	80074a2 <UART_SetConfig+0x1aa>
 8007490:	e00f      	b.n	80074b2 <UART_SetConfig+0x1ba>
 8007492:	2300      	movs	r3, #0
 8007494:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007498:	e06d      	b.n	8007576 <UART_SetConfig+0x27e>
 800749a:	2302      	movs	r3, #2
 800749c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074a0:	e069      	b.n	8007576 <UART_SetConfig+0x27e>
 80074a2:	2304      	movs	r3, #4
 80074a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074a8:	e065      	b.n	8007576 <UART_SetConfig+0x27e>
 80074aa:	2308      	movs	r3, #8
 80074ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074b0:	e061      	b.n	8007576 <UART_SetConfig+0x27e>
 80074b2:	2310      	movs	r3, #16
 80074b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074b8:	e05d      	b.n	8007576 <UART_SetConfig+0x27e>
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a4b      	ldr	r2, [pc, #300]	@ (80075ec <UART_SetConfig+0x2f4>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d125      	bne.n	8007510 <UART_SetConfig+0x218>
 80074c4:	4b46      	ldr	r3, [pc, #280]	@ (80075e0 <UART_SetConfig+0x2e8>)
 80074c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80074ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80074d0:	d016      	beq.n	8007500 <UART_SetConfig+0x208>
 80074d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80074d4:	d818      	bhi.n	8007508 <UART_SetConfig+0x210>
 80074d6:	2b80      	cmp	r3, #128	@ 0x80
 80074d8:	d00a      	beq.n	80074f0 <UART_SetConfig+0x1f8>
 80074da:	2b80      	cmp	r3, #128	@ 0x80
 80074dc:	d814      	bhi.n	8007508 <UART_SetConfig+0x210>
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d002      	beq.n	80074e8 <UART_SetConfig+0x1f0>
 80074e2:	2b40      	cmp	r3, #64	@ 0x40
 80074e4:	d008      	beq.n	80074f8 <UART_SetConfig+0x200>
 80074e6:	e00f      	b.n	8007508 <UART_SetConfig+0x210>
 80074e8:	2300      	movs	r3, #0
 80074ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ee:	e042      	b.n	8007576 <UART_SetConfig+0x27e>
 80074f0:	2302      	movs	r3, #2
 80074f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074f6:	e03e      	b.n	8007576 <UART_SetConfig+0x27e>
 80074f8:	2304      	movs	r3, #4
 80074fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074fe:	e03a      	b.n	8007576 <UART_SetConfig+0x27e>
 8007500:	2308      	movs	r3, #8
 8007502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007506:	e036      	b.n	8007576 <UART_SetConfig+0x27e>
 8007508:	2310      	movs	r3, #16
 800750a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800750e:	e032      	b.n	8007576 <UART_SetConfig+0x27e>
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a30      	ldr	r2, [pc, #192]	@ (80075d8 <UART_SetConfig+0x2e0>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d12a      	bne.n	8007570 <UART_SetConfig+0x278>
 800751a:	4b31      	ldr	r3, [pc, #196]	@ (80075e0 <UART_SetConfig+0x2e8>)
 800751c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007520:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007524:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007528:	d01a      	beq.n	8007560 <UART_SetConfig+0x268>
 800752a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800752e:	d81b      	bhi.n	8007568 <UART_SetConfig+0x270>
 8007530:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007534:	d00c      	beq.n	8007550 <UART_SetConfig+0x258>
 8007536:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800753a:	d815      	bhi.n	8007568 <UART_SetConfig+0x270>
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <UART_SetConfig+0x250>
 8007540:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007544:	d008      	beq.n	8007558 <UART_SetConfig+0x260>
 8007546:	e00f      	b.n	8007568 <UART_SetConfig+0x270>
 8007548:	2300      	movs	r3, #0
 800754a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800754e:	e012      	b.n	8007576 <UART_SetConfig+0x27e>
 8007550:	2302      	movs	r3, #2
 8007552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007556:	e00e      	b.n	8007576 <UART_SetConfig+0x27e>
 8007558:	2304      	movs	r3, #4
 800755a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800755e:	e00a      	b.n	8007576 <UART_SetConfig+0x27e>
 8007560:	2308      	movs	r3, #8
 8007562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007566:	e006      	b.n	8007576 <UART_SetConfig+0x27e>
 8007568:	2310      	movs	r3, #16
 800756a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800756e:	e002      	b.n	8007576 <UART_SetConfig+0x27e>
 8007570:	2310      	movs	r3, #16
 8007572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a17      	ldr	r2, [pc, #92]	@ (80075d8 <UART_SetConfig+0x2e0>)
 800757c:	4293      	cmp	r3, r2
 800757e:	f040 80a8 	bne.w	80076d2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007582:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007586:	2b08      	cmp	r3, #8
 8007588:	d834      	bhi.n	80075f4 <UART_SetConfig+0x2fc>
 800758a:	a201      	add	r2, pc, #4	@ (adr r2, 8007590 <UART_SetConfig+0x298>)
 800758c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007590:	080075b5 	.word	0x080075b5
 8007594:	080075f5 	.word	0x080075f5
 8007598:	080075bd 	.word	0x080075bd
 800759c:	080075f5 	.word	0x080075f5
 80075a0:	080075c3 	.word	0x080075c3
 80075a4:	080075f5 	.word	0x080075f5
 80075a8:	080075f5 	.word	0x080075f5
 80075ac:	080075f5 	.word	0x080075f5
 80075b0:	080075cb 	.word	0x080075cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075b4:	f7fd fb66 	bl	8004c84 <HAL_RCC_GetPCLK1Freq>
 80075b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075ba:	e021      	b.n	8007600 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075bc:	4b0c      	ldr	r3, [pc, #48]	@ (80075f0 <UART_SetConfig+0x2f8>)
 80075be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075c0:	e01e      	b.n	8007600 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075c2:	f7fd faf1 	bl	8004ba8 <HAL_RCC_GetSysClockFreq>
 80075c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075c8:	e01a      	b.n	8007600 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075d0:	e016      	b.n	8007600 <UART_SetConfig+0x308>
 80075d2:	bf00      	nop
 80075d4:	cfff69f3 	.word	0xcfff69f3
 80075d8:	40008000 	.word	0x40008000
 80075dc:	40013800 	.word	0x40013800
 80075e0:	40021000 	.word	0x40021000
 80075e4:	40004400 	.word	0x40004400
 80075e8:	40004800 	.word	0x40004800
 80075ec:	40004c00 	.word	0x40004c00
 80075f0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80075fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007602:	2b00      	cmp	r3, #0
 8007604:	f000 812a 	beq.w	800785c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760c:	4a9e      	ldr	r2, [pc, #632]	@ (8007888 <UART_SetConfig+0x590>)
 800760e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007612:	461a      	mov	r2, r3
 8007614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007616:	fbb3 f3f2 	udiv	r3, r3, r2
 800761a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	4613      	mov	r3, r2
 8007622:	005b      	lsls	r3, r3, #1
 8007624:	4413      	add	r3, r2
 8007626:	69ba      	ldr	r2, [r7, #24]
 8007628:	429a      	cmp	r2, r3
 800762a:	d305      	bcc.n	8007638 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007632:	69ba      	ldr	r2, [r7, #24]
 8007634:	429a      	cmp	r2, r3
 8007636:	d903      	bls.n	8007640 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800763e:	e10d      	b.n	800785c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007642:	2200      	movs	r2, #0
 8007644:	60bb      	str	r3, [r7, #8]
 8007646:	60fa      	str	r2, [r7, #12]
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764c:	4a8e      	ldr	r2, [pc, #568]	@ (8007888 <UART_SetConfig+0x590>)
 800764e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007652:	b29b      	uxth	r3, r3
 8007654:	2200      	movs	r2, #0
 8007656:	603b      	str	r3, [r7, #0]
 8007658:	607a      	str	r2, [r7, #4]
 800765a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800765e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007662:	f7f9 fb39 	bl	8000cd8 <__aeabi_uldivmod>
 8007666:	4602      	mov	r2, r0
 8007668:	460b      	mov	r3, r1
 800766a:	4610      	mov	r0, r2
 800766c:	4619      	mov	r1, r3
 800766e:	f04f 0200 	mov.w	r2, #0
 8007672:	f04f 0300 	mov.w	r3, #0
 8007676:	020b      	lsls	r3, r1, #8
 8007678:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800767c:	0202      	lsls	r2, r0, #8
 800767e:	6979      	ldr	r1, [r7, #20]
 8007680:	6849      	ldr	r1, [r1, #4]
 8007682:	0849      	lsrs	r1, r1, #1
 8007684:	2000      	movs	r0, #0
 8007686:	460c      	mov	r4, r1
 8007688:	4605      	mov	r5, r0
 800768a:	eb12 0804 	adds.w	r8, r2, r4
 800768e:	eb43 0905 	adc.w	r9, r3, r5
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	469a      	mov	sl, r3
 800769a:	4693      	mov	fp, r2
 800769c:	4652      	mov	r2, sl
 800769e:	465b      	mov	r3, fp
 80076a0:	4640      	mov	r0, r8
 80076a2:	4649      	mov	r1, r9
 80076a4:	f7f9 fb18 	bl	8000cd8 <__aeabi_uldivmod>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	4613      	mov	r3, r2
 80076ae:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076b0:	6a3b      	ldr	r3, [r7, #32]
 80076b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076b6:	d308      	bcc.n	80076ca <UART_SetConfig+0x3d2>
 80076b8:	6a3b      	ldr	r3, [r7, #32]
 80076ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076be:	d204      	bcs.n	80076ca <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	6a3a      	ldr	r2, [r7, #32]
 80076c6:	60da      	str	r2, [r3, #12]
 80076c8:	e0c8      	b.n	800785c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80076ca:	2301      	movs	r3, #1
 80076cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076d0:	e0c4      	b.n	800785c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	69db      	ldr	r3, [r3, #28]
 80076d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076da:	d167      	bne.n	80077ac <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80076dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d828      	bhi.n	8007736 <UART_SetConfig+0x43e>
 80076e4:	a201      	add	r2, pc, #4	@ (adr r2, 80076ec <UART_SetConfig+0x3f4>)
 80076e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ea:	bf00      	nop
 80076ec:	08007711 	.word	0x08007711
 80076f0:	08007719 	.word	0x08007719
 80076f4:	08007721 	.word	0x08007721
 80076f8:	08007737 	.word	0x08007737
 80076fc:	08007727 	.word	0x08007727
 8007700:	08007737 	.word	0x08007737
 8007704:	08007737 	.word	0x08007737
 8007708:	08007737 	.word	0x08007737
 800770c:	0800772f 	.word	0x0800772f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007710:	f7fd fab8 	bl	8004c84 <HAL_RCC_GetPCLK1Freq>
 8007714:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007716:	e014      	b.n	8007742 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007718:	f7fd faca 	bl	8004cb0 <HAL_RCC_GetPCLK2Freq>
 800771c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800771e:	e010      	b.n	8007742 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007720:	4b5a      	ldr	r3, [pc, #360]	@ (800788c <UART_SetConfig+0x594>)
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007724:	e00d      	b.n	8007742 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007726:	f7fd fa3f 	bl	8004ba8 <HAL_RCC_GetSysClockFreq>
 800772a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800772c:	e009      	b.n	8007742 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800772e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007732:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007734:	e005      	b.n	8007742 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007740:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 8089 	beq.w	800785c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800774e:	4a4e      	ldr	r2, [pc, #312]	@ (8007888 <UART_SetConfig+0x590>)
 8007750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007754:	461a      	mov	r2, r3
 8007756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007758:	fbb3 f3f2 	udiv	r3, r3, r2
 800775c:	005a      	lsls	r2, r3, #1
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	085b      	lsrs	r3, r3, #1
 8007764:	441a      	add	r2, r3
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	fbb2 f3f3 	udiv	r3, r2, r3
 800776e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007770:	6a3b      	ldr	r3, [r7, #32]
 8007772:	2b0f      	cmp	r3, #15
 8007774:	d916      	bls.n	80077a4 <UART_SetConfig+0x4ac>
 8007776:	6a3b      	ldr	r3, [r7, #32]
 8007778:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800777c:	d212      	bcs.n	80077a4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800777e:	6a3b      	ldr	r3, [r7, #32]
 8007780:	b29b      	uxth	r3, r3
 8007782:	f023 030f 	bic.w	r3, r3, #15
 8007786:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	085b      	lsrs	r3, r3, #1
 800778c:	b29b      	uxth	r3, r3
 800778e:	f003 0307 	and.w	r3, r3, #7
 8007792:	b29a      	uxth	r2, r3
 8007794:	8bfb      	ldrh	r3, [r7, #30]
 8007796:	4313      	orrs	r3, r2
 8007798:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	8bfa      	ldrh	r2, [r7, #30]
 80077a0:	60da      	str	r2, [r3, #12]
 80077a2:	e05b      	b.n	800785c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80077aa:	e057      	b.n	800785c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077b0:	2b08      	cmp	r3, #8
 80077b2:	d828      	bhi.n	8007806 <UART_SetConfig+0x50e>
 80077b4:	a201      	add	r2, pc, #4	@ (adr r2, 80077bc <UART_SetConfig+0x4c4>)
 80077b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ba:	bf00      	nop
 80077bc:	080077e1 	.word	0x080077e1
 80077c0:	080077e9 	.word	0x080077e9
 80077c4:	080077f1 	.word	0x080077f1
 80077c8:	08007807 	.word	0x08007807
 80077cc:	080077f7 	.word	0x080077f7
 80077d0:	08007807 	.word	0x08007807
 80077d4:	08007807 	.word	0x08007807
 80077d8:	08007807 	.word	0x08007807
 80077dc:	080077ff 	.word	0x080077ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077e0:	f7fd fa50 	bl	8004c84 <HAL_RCC_GetPCLK1Freq>
 80077e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077e6:	e014      	b.n	8007812 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077e8:	f7fd fa62 	bl	8004cb0 <HAL_RCC_GetPCLK2Freq>
 80077ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077ee:	e010      	b.n	8007812 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077f0:	4b26      	ldr	r3, [pc, #152]	@ (800788c <UART_SetConfig+0x594>)
 80077f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077f4:	e00d      	b.n	8007812 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077f6:	f7fd f9d7 	bl	8004ba8 <HAL_RCC_GetSysClockFreq>
 80077fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077fc:	e009      	b.n	8007812 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007802:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007804:	e005      	b.n	8007812 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007806:	2300      	movs	r3, #0
 8007808:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007810:	bf00      	nop
    }

    if (pclk != 0U)
 8007812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007814:	2b00      	cmp	r3, #0
 8007816:	d021      	beq.n	800785c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781c:	4a1a      	ldr	r2, [pc, #104]	@ (8007888 <UART_SetConfig+0x590>)
 800781e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007822:	461a      	mov	r2, r3
 8007824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007826:	fbb3 f2f2 	udiv	r2, r3, r2
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	085b      	lsrs	r3, r3, #1
 8007830:	441a      	add	r2, r3
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	fbb2 f3f3 	udiv	r3, r2, r3
 800783a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	2b0f      	cmp	r3, #15
 8007840:	d909      	bls.n	8007856 <UART_SetConfig+0x55e>
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007848:	d205      	bcs.n	8007856 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	b29a      	uxth	r2, r3
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	60da      	str	r2, [r3, #12]
 8007854:	e002      	b.n	800785c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	2201      	movs	r2, #1
 8007860:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	2201      	movs	r2, #1
 8007868:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	2200      	movs	r2, #0
 8007870:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	2200      	movs	r2, #0
 8007876:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007878:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800787c:	4618      	mov	r0, r3
 800787e:	3730      	adds	r7, #48	@ 0x30
 8007880:	46bd      	mov	sp, r7
 8007882:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007886:	bf00      	nop
 8007888:	0800dab0 	.word	0x0800dab0
 800788c:	00f42400 	.word	0x00f42400

08007890 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789c:	f003 0308 	and.w	r3, r3, #8
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00a      	beq.n	80078ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	430a      	orrs	r2, r1
 80078b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00a      	beq.n	80078dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	430a      	orrs	r2, r1
 80078da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e0:	f003 0302 	and.w	r3, r3, #2
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00a      	beq.n	80078fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	430a      	orrs	r2, r1
 80078fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007902:	f003 0304 	and.w	r3, r3, #4
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00a      	beq.n	8007920 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	430a      	orrs	r2, r1
 800791e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	f003 0310 	and.w	r3, r3, #16
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00a      	beq.n	8007942 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007946:	f003 0320 	and.w	r3, r3, #32
 800794a:	2b00      	cmp	r3, #0
 800794c:	d00a      	beq.n	8007964 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	430a      	orrs	r2, r1
 8007962:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796c:	2b00      	cmp	r3, #0
 800796e:	d01a      	beq.n	80079a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	430a      	orrs	r2, r1
 8007984:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800798a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800798e:	d10a      	bne.n	80079a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00a      	beq.n	80079c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	430a      	orrs	r2, r1
 80079c6:	605a      	str	r2, [r3, #4]
  }
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b098      	sub	sp, #96	@ 0x60
 80079d8:	af02      	add	r7, sp, #8
 80079da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079e4:	f7fb f854 	bl	8002a90 <HAL_GetTick>
 80079e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d12f      	bne.n	8007a58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a00:	2200      	movs	r2, #0
 8007a02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 f88e 	bl	8007b28 <UART_WaitOnFlagUntilTimeout>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d022      	beq.n	8007a58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a1a:	e853 3f00 	ldrex	r3, [r3]
 8007a1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a26:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a30:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e6      	bne.n	8007a12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2220      	movs	r2, #32
 8007a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a54:	2303      	movs	r3, #3
 8007a56:	e063      	b.n	8007b20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 0304 	and.w	r3, r3, #4
 8007a62:	2b04      	cmp	r3, #4
 8007a64:	d149      	bne.n	8007afa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a6a:	9300      	str	r3, [sp, #0]
 8007a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 f857 	bl	8007b28 <UART_WaitOnFlagUntilTimeout>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d03c      	beq.n	8007afa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a88:	e853 3f00 	ldrex	r3, [r3]
 8007a8c:	623b      	str	r3, [r7, #32]
   return(result);
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aa6:	e841 2300 	strex	r3, r2, [r1]
 8007aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1e6      	bne.n	8007a80 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3308      	adds	r3, #8
 8007ab8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f023 0301 	bic.w	r3, r3, #1
 8007ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3308      	adds	r3, #8
 8007ad0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ad2:	61fa      	str	r2, [r7, #28]
 8007ad4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	69b9      	ldr	r1, [r7, #24]
 8007ad8:	69fa      	ldr	r2, [r7, #28]
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	617b      	str	r3, [r7, #20]
   return(result);
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e5      	bne.n	8007ab2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2220      	movs	r2, #32
 8007aea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e012      	b.n	8007b20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2220      	movs	r2, #32
 8007afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3758      	adds	r7, #88	@ 0x58
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	603b      	str	r3, [r7, #0]
 8007b34:	4613      	mov	r3, r2
 8007b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b38:	e04f      	b.n	8007bda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b40:	d04b      	beq.n	8007bda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b42:	f7fa ffa5 	bl	8002a90 <HAL_GetTick>
 8007b46:	4602      	mov	r2, r0
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d302      	bcc.n	8007b58 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d101      	bne.n	8007b5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	e04e      	b.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0304 	and.w	r3, r3, #4
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d037      	beq.n	8007bda <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	2b80      	cmp	r3, #128	@ 0x80
 8007b6e:	d034      	beq.n	8007bda <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	2b40      	cmp	r3, #64	@ 0x40
 8007b74:	d031      	beq.n	8007bda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	69db      	ldr	r3, [r3, #28]
 8007b7c:	f003 0308 	and.w	r3, r3, #8
 8007b80:	2b08      	cmp	r3, #8
 8007b82:	d110      	bne.n	8007ba6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	2208      	movs	r2, #8
 8007b8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 f95b 	bl	8007e48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2208      	movs	r2, #8
 8007b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e029      	b.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	69db      	ldr	r3, [r3, #28]
 8007bac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bb4:	d111      	bne.n	8007bda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bc0:	68f8      	ldr	r0, [r7, #12]
 8007bc2:	f000 f941 	bl	8007e48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bd6:	2303      	movs	r3, #3
 8007bd8:	e00f      	b.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	69da      	ldr	r2, [r3, #28]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	4013      	ands	r3, r2
 8007be4:	68ba      	ldr	r2, [r7, #8]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	bf0c      	ite	eq
 8007bea:	2301      	moveq	r3, #1
 8007bec:	2300      	movne	r3, #0
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	79fb      	ldrb	r3, [r7, #7]
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d0a0      	beq.n	8007b3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
	...

08007c04 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b0a3      	sub	sp, #140	@ 0x8c
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	4613      	mov	r3, r2
 8007c10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	68ba      	ldr	r2, [r7, #8]
 8007c16:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	88fa      	ldrh	r2, [r7, #6]
 8007c1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	88fa      	ldrh	r2, [r7, #6]
 8007c24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c36:	d10e      	bne.n	8007c56 <UART_Start_Receive_IT+0x52>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d105      	bne.n	8007c4c <UART_Start_Receive_IT+0x48>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007c46:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c4a:	e02d      	b.n	8007ca8 <UART_Start_Receive_IT+0xa4>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	22ff      	movs	r2, #255	@ 0xff
 8007c50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c54:	e028      	b.n	8007ca8 <UART_Start_Receive_IT+0xa4>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d10d      	bne.n	8007c7a <UART_Start_Receive_IT+0x76>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d104      	bne.n	8007c70 <UART_Start_Receive_IT+0x6c>
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	22ff      	movs	r2, #255	@ 0xff
 8007c6a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c6e:	e01b      	b.n	8007ca8 <UART_Start_Receive_IT+0xa4>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	227f      	movs	r2, #127	@ 0x7f
 8007c74:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c78:	e016      	b.n	8007ca8 <UART_Start_Receive_IT+0xa4>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c82:	d10d      	bne.n	8007ca0 <UART_Start_Receive_IT+0x9c>
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d104      	bne.n	8007c96 <UART_Start_Receive_IT+0x92>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	227f      	movs	r2, #127	@ 0x7f
 8007c90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c94:	e008      	b.n	8007ca8 <UART_Start_Receive_IT+0xa4>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	223f      	movs	r2, #63	@ 0x3f
 8007c9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007c9e:	e003      	b.n	8007ca8 <UART_Start_Receive_IT+0xa4>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2222      	movs	r2, #34	@ 0x22
 8007cb4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	3308      	adds	r3, #8
 8007cbe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cc2:	e853 3f00 	ldrex	r3, [r3]
 8007cc6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007cc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007cca:	f043 0301 	orr.w	r3, r3, #1
 8007cce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	3308      	adds	r3, #8
 8007cd8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007cdc:	673a      	str	r2, [r7, #112]	@ 0x70
 8007cde:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007ce2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007cea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e3      	bne.n	8007cb8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cf8:	d14f      	bne.n	8007d9a <UART_Start_Receive_IT+0x196>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007d00:	88fa      	ldrh	r2, [r7, #6]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d349      	bcc.n	8007d9a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d0e:	d107      	bne.n	8007d20 <UART_Start_Receive_IT+0x11c>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d103      	bne.n	8007d20 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4a47      	ldr	r2, [pc, #284]	@ (8007e38 <UART_Start_Receive_IT+0x234>)
 8007d1c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007d1e:	e002      	b.n	8007d26 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	4a46      	ldr	r2, [pc, #280]	@ (8007e3c <UART_Start_Receive_IT+0x238>)
 8007d24:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d01a      	beq.n	8007d64 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d36:	e853 3f00 	ldrex	r3, [r3]
 8007d3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007d3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d52:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d54:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007d56:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007d58:	e841 2300 	strex	r3, r2, [r1]
 8007d5c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d1e4      	bne.n	8007d2e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	3308      	adds	r3, #8
 8007d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d6e:	e853 3f00 	ldrex	r3, [r3]
 8007d72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	3308      	adds	r3, #8
 8007d82:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007d84:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007d86:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d88:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007d8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d8c:	e841 2300 	strex	r3, r2, [r1]
 8007d90:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007d92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d1e5      	bne.n	8007d64 <UART_Start_Receive_IT+0x160>
 8007d98:	e046      	b.n	8007e28 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007da2:	d107      	bne.n	8007db4 <UART_Start_Receive_IT+0x1b0>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d103      	bne.n	8007db4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	4a24      	ldr	r2, [pc, #144]	@ (8007e40 <UART_Start_Receive_IT+0x23c>)
 8007db0:	675a      	str	r2, [r3, #116]	@ 0x74
 8007db2:	e002      	b.n	8007dba <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	4a23      	ldr	r2, [pc, #140]	@ (8007e44 <UART_Start_Receive_IT+0x240>)
 8007db8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d019      	beq.n	8007df6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dca:	e853 3f00 	ldrex	r3, [r3]
 8007dce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007dd6:	677b      	str	r3, [r7, #116]	@ 0x74
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007de0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007de6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007de8:	e841 2300 	strex	r3, r2, [r1]
 8007dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e6      	bne.n	8007dc2 <UART_Start_Receive_IT+0x1be>
 8007df4:	e018      	b.n	8007e28 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	e853 3f00 	ldrex	r3, [r3]
 8007e02:	613b      	str	r3, [r7, #16]
   return(result);
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	f043 0320 	orr.w	r3, r3, #32
 8007e0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	461a      	mov	r2, r3
 8007e12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e14:	623b      	str	r3, [r7, #32]
 8007e16:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e18:	69f9      	ldr	r1, [r7, #28]
 8007e1a:	6a3a      	ldr	r2, [r7, #32]
 8007e1c:	e841 2300 	strex	r3, r2, [r1]
 8007e20:	61bb      	str	r3, [r7, #24]
   return(result);
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1e6      	bne.n	8007df6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	378c      	adds	r7, #140	@ 0x8c
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	0800866d 	.word	0x0800866d
 8007e3c:	08008309 	.word	0x08008309
 8007e40:	08008151 	.word	0x08008151
 8007e44:	08007f99 	.word	0x08007f99

08007e48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b095      	sub	sp, #84	@ 0x54
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e58:	e853 3f00 	ldrex	r3, [r3]
 8007e5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e70:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e76:	e841 2300 	strex	r3, r2, [r1]
 8007e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1e6      	bne.n	8007e50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	3308      	adds	r3, #8
 8007e88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
 8007e8c:	e853 3f00 	ldrex	r3, [r3]
 8007e90:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e98:	f023 0301 	bic.w	r3, r3, #1
 8007e9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ea6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007eac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eae:	e841 2300 	strex	r3, r2, [r1]
 8007eb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d1e3      	bne.n	8007e82 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d118      	bne.n	8007ef4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	e853 3f00 	ldrex	r3, [r3]
 8007ece:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f023 0310 	bic.w	r3, r3, #16
 8007ed6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	461a      	mov	r2, r3
 8007ede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ee0:	61bb      	str	r3, [r7, #24]
 8007ee2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee4:	6979      	ldr	r1, [r7, #20]
 8007ee6:	69ba      	ldr	r2, [r7, #24]
 8007ee8:	e841 2300 	strex	r3, r2, [r1]
 8007eec:	613b      	str	r3, [r7, #16]
   return(result);
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1e6      	bne.n	8007ec2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2220      	movs	r2, #32
 8007ef8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007f08:	bf00      	nop
 8007f0a:	3754      	adds	r7, #84	@ 0x54
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f7f9 fa18 	bl	8001368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f38:	bf00      	nop
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b088      	sub	sp, #32
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	e853 3f00 	ldrex	r3, [r3]
 8007f54:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f5c:	61fb      	str	r3, [r7, #28]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	461a      	mov	r2, r3
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	61bb      	str	r3, [r7, #24]
 8007f68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6a:	6979      	ldr	r1, [r7, #20]
 8007f6c:	69ba      	ldr	r2, [r7, #24]
 8007f6e:	e841 2300 	strex	r3, r2, [r1]
 8007f72:	613b      	str	r3, [r7, #16]
   return(result);
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1e6      	bne.n	8007f48 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2220      	movs	r2, #32
 8007f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f7ff f991 	bl	80072b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f8e:	bf00      	nop
 8007f90:	3720      	adds	r7, #32
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
	...

08007f98 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b09c      	sub	sp, #112	@ 0x70
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007fa6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fb0:	2b22      	cmp	r3, #34	@ 0x22
 8007fb2:	f040 80be 	bne.w	8008132 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fbc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fc0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007fc4:	b2d9      	uxtb	r1, r3
 8007fc6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007fca:	b2da      	uxtb	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd0:	400a      	ands	r2, r1
 8007fd2:	b2d2      	uxtb	r2, r2
 8007fd4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fda:	1c5a      	adds	r2, r3, #1
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fe6:	b29b      	uxth	r3, r3
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	b29a      	uxth	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f040 80a1 	bne.w	8008142 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008008:	e853 3f00 	ldrex	r3, [r3]
 800800c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800800e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008014:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	461a      	mov	r2, r3
 800801c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800801e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008020:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008022:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008024:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008026:	e841 2300 	strex	r3, r2, [r1]
 800802a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800802c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1e6      	bne.n	8008000 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3308      	adds	r3, #8
 8008038:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800803c:	e853 3f00 	ldrex	r3, [r3]
 8008040:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008044:	f023 0301 	bic.w	r3, r3, #1
 8008048:	667b      	str	r3, [r7, #100]	@ 0x64
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	3308      	adds	r3, #8
 8008050:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008052:	647a      	str	r2, [r7, #68]	@ 0x44
 8008054:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008056:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008058:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800805a:	e841 2300 	strex	r3, r2, [r1]
 800805e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1e5      	bne.n	8008032 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2220      	movs	r2, #32
 800806a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a33      	ldr	r2, [pc, #204]	@ (800814c <UART_RxISR_8BIT+0x1b4>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d01f      	beq.n	80080c4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800808e:	2b00      	cmp	r3, #0
 8008090:	d018      	beq.n	80080c4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809a:	e853 3f00 	ldrex	r3, [r3]
 800809e:	623b      	str	r3, [r7, #32]
   return(result);
 80080a0:	6a3b      	ldr	r3, [r7, #32]
 80080a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	461a      	mov	r2, r3
 80080ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80080b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080b8:	e841 2300 	strex	r3, r2, [r1]
 80080bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1e6      	bne.n	8008092 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d12e      	bne.n	800812a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	e853 3f00 	ldrex	r3, [r3]
 80080de:	60fb      	str	r3, [r7, #12]
   return(result);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f023 0310 	bic.w	r3, r3, #16
 80080e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	461a      	mov	r2, r3
 80080ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080f0:	61fb      	str	r3, [r7, #28]
 80080f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f4:	69b9      	ldr	r1, [r7, #24]
 80080f6:	69fa      	ldr	r2, [r7, #28]
 80080f8:	e841 2300 	strex	r3, r2, [r1]
 80080fc:	617b      	str	r3, [r7, #20]
   return(result);
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1e6      	bne.n	80080d2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	69db      	ldr	r3, [r3, #28]
 800810a:	f003 0310 	and.w	r3, r3, #16
 800810e:	2b10      	cmp	r3, #16
 8008110:	d103      	bne.n	800811a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	2210      	movs	r2, #16
 8008118:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008120:	4619      	mov	r1, r3
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7ff f8ce 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008128:	e00b      	b.n	8008142 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f7f9 f8f6 	bl	800131c <HAL_UART_RxCpltCallback>
}
 8008130:	e007      	b.n	8008142 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	699a      	ldr	r2, [r3, #24]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f042 0208 	orr.w	r2, r2, #8
 8008140:	619a      	str	r2, [r3, #24]
}
 8008142:	bf00      	nop
 8008144:	3770      	adds	r7, #112	@ 0x70
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	40008000 	.word	0x40008000

08008150 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b09c      	sub	sp, #112	@ 0x70
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800815e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008168:	2b22      	cmp	r3, #34	@ 0x22
 800816a:	f040 80be 	bne.w	80082ea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008174:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800817c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800817e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008182:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008186:	4013      	ands	r3, r2
 8008188:	b29a      	uxth	r2, r3
 800818a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800818c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008192:	1c9a      	adds	r2, r3, #2
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800819e:	b29b      	uxth	r3, r3
 80081a0:	3b01      	subs	r3, #1
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f040 80a1 	bne.w	80082fa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c0:	e853 3f00 	ldrex	r3, [r3]
 80081c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80081c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	461a      	mov	r2, r3
 80081d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80081d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80081dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80081de:	e841 2300 	strex	r3, r2, [r1]
 80081e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80081e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1e6      	bne.n	80081b8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	3308      	adds	r3, #8
 80081f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f4:	e853 3f00 	ldrex	r3, [r3]
 80081f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	f023 0301 	bic.w	r3, r3, #1
 8008200:	663b      	str	r3, [r7, #96]	@ 0x60
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	3308      	adds	r3, #8
 8008208:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800820a:	643a      	str	r2, [r7, #64]	@ 0x40
 800820c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008210:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008212:	e841 2300 	strex	r3, r2, [r1]
 8008216:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1e5      	bne.n	80081ea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2220      	movs	r2, #32
 8008222:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2200      	movs	r2, #0
 800822a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a33      	ldr	r2, [pc, #204]	@ (8008304 <UART_RxISR_16BIT+0x1b4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d01f      	beq.n	800827c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d018      	beq.n	800827c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008250:	6a3b      	ldr	r3, [r7, #32]
 8008252:	e853 3f00 	ldrex	r3, [r3]
 8008256:	61fb      	str	r3, [r7, #28]
   return(result);
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800825e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008268:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800826a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800826e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008270:	e841 2300 	strex	r3, r2, [r1]
 8008274:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e6      	bne.n	800824a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008280:	2b01      	cmp	r3, #1
 8008282:	d12e      	bne.n	80082e2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	e853 3f00 	ldrex	r3, [r3]
 8008296:	60bb      	str	r3, [r7, #8]
   return(result);
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f023 0310 	bic.w	r3, r3, #16
 800829e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	461a      	mov	r2, r3
 80082a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80082a8:	61bb      	str	r3, [r7, #24]
 80082aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ac:	6979      	ldr	r1, [r7, #20]
 80082ae:	69ba      	ldr	r2, [r7, #24]
 80082b0:	e841 2300 	strex	r3, r2, [r1]
 80082b4:	613b      	str	r3, [r7, #16]
   return(result);
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1e6      	bne.n	800828a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	69db      	ldr	r3, [r3, #28]
 80082c2:	f003 0310 	and.w	r3, r3, #16
 80082c6:	2b10      	cmp	r3, #16
 80082c8:	d103      	bne.n	80082d2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2210      	movs	r2, #16
 80082d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082d8:	4619      	mov	r1, r3
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f7fe fff2 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082e0:	e00b      	b.n	80082fa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f7f9 f81a 	bl	800131c <HAL_UART_RxCpltCallback>
}
 80082e8:	e007      	b.n	80082fa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	699a      	ldr	r2, [r3, #24]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f042 0208 	orr.w	r2, r2, #8
 80082f8:	619a      	str	r2, [r3, #24]
}
 80082fa:	bf00      	nop
 80082fc:	3770      	adds	r7, #112	@ 0x70
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	40008000 	.word	0x40008000

08008308 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b0ac      	sub	sp, #176	@ 0xb0
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008316:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800833e:	2b22      	cmp	r3, #34	@ 0x22
 8008340:	f040 8183 	bne.w	800864a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800834a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800834e:	e126      	b.n	800859e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008356:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800835a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800835e:	b2d9      	uxtb	r1, r3
 8008360:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008364:	b2da      	uxtb	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800836a:	400a      	ands	r2, r1
 800836c:	b2d2      	uxtb	r2, r2
 800836e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008374:	1c5a      	adds	r2, r3, #1
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008380:	b29b      	uxth	r3, r3
 8008382:	3b01      	subs	r3, #1
 8008384:	b29a      	uxth	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	69db      	ldr	r3, [r3, #28]
 8008392:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008396:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800839a:	f003 0307 	and.w	r3, r3, #7
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d053      	beq.n	800844a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d011      	beq.n	80083d2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80083ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80083b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00b      	beq.n	80083d2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	2201      	movs	r2, #1
 80083c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083c8:	f043 0201 	orr.w	r2, r3, #1
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083d6:	f003 0302 	and.w	r3, r3, #2
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d011      	beq.n	8008402 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80083de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083e2:	f003 0301 	and.w	r3, r3, #1
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00b      	beq.n	8008402 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2202      	movs	r2, #2
 80083f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f8:	f043 0204 	orr.w	r2, r3, #4
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008402:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008406:	f003 0304 	and.w	r3, r3, #4
 800840a:	2b00      	cmp	r3, #0
 800840c:	d011      	beq.n	8008432 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800840e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008412:	f003 0301 	and.w	r3, r3, #1
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00b      	beq.n	8008432 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2204      	movs	r2, #4
 8008420:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008428:	f043 0202 	orr.w	r2, r3, #2
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008438:	2b00      	cmp	r3, #0
 800843a:	d006      	beq.n	800844a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7f8 ff93 	bl	8001368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008450:	b29b      	uxth	r3, r3
 8008452:	2b00      	cmp	r3, #0
 8008454:	f040 80a3 	bne.w	800859e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008460:	e853 3f00 	ldrex	r3, [r3]
 8008464:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8008466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800846c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	461a      	mov	r2, r3
 8008476:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800847a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800847c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008480:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008482:	e841 2300 	strex	r3, r2, [r1]
 8008486:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008488:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1e4      	bne.n	8008458 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	3308      	adds	r3, #8
 8008494:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008496:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008498:	e853 3f00 	ldrex	r3, [r3]
 800849c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800849e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084a4:	f023 0301 	bic.w	r3, r3, #1
 80084a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3308      	adds	r3, #8
 80084b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084b6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80084b8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80084bc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80084c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e1      	bne.n	800848e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a60      	ldr	r2, [pc, #384]	@ (8008664 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d021      	beq.n	800852c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d01a      	beq.n	800852c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084fe:	e853 3f00 	ldrex	r3, [r3]
 8008502:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008506:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800850a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	461a      	mov	r2, r3
 8008514:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008518:	657b      	str	r3, [r7, #84]	@ 0x54
 800851a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800851e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008520:	e841 2300 	strex	r3, r2, [r1]
 8008524:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008526:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008528:	2b00      	cmp	r3, #0
 800852a:	d1e4      	bne.n	80084f6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008530:	2b01      	cmp	r3, #1
 8008532:	d130      	bne.n	8008596 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008542:	e853 3f00 	ldrex	r3, [r3]
 8008546:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854a:	f023 0310 	bic.w	r3, r3, #16
 800854e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	461a      	mov	r2, r3
 8008558:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800855c:	643b      	str	r3, [r7, #64]	@ 0x40
 800855e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008560:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008562:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008564:	e841 2300 	strex	r3, r2, [r1]
 8008568:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800856a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1e4      	bne.n	800853a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	69db      	ldr	r3, [r3, #28]
 8008576:	f003 0310 	and.w	r3, r3, #16
 800857a:	2b10      	cmp	r3, #16
 800857c:	d103      	bne.n	8008586 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2210      	movs	r2, #16
 8008584:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800858c:	4619      	mov	r1, r3
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f7fe fe98 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008594:	e00e      	b.n	80085b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f7f8 fec0 	bl	800131c <HAL_UART_RxCpltCallback>
        break;
 800859c:	e00a      	b.n	80085b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800859e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d006      	beq.n	80085b4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80085a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085aa:	f003 0320 	and.w	r3, r3, #32
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f47f aece 	bne.w	8008350 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085ba:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80085be:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d049      	beq.n	800865a <UART_RxISR_8BIT_FIFOEN+0x352>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80085cc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d242      	bcs.n	800865a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	3308      	adds	r3, #8
 80085da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	e853 3f00 	ldrex	r3, [r3]
 80085e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80085e4:	69fb      	ldr	r3, [r7, #28]
 80085e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3308      	adds	r3, #8
 80085f4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80085f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e3      	bne.n	80085d4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a16      	ldr	r2, [pc, #88]	@ (8008668 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008610:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	e853 3f00 	ldrex	r3, [r3]
 800861e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	f043 0320 	orr.w	r3, r3, #32
 8008626:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008634:	61bb      	str	r3, [r7, #24]
 8008636:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008638:	6979      	ldr	r1, [r7, #20]
 800863a:	69ba      	ldr	r2, [r7, #24]
 800863c:	e841 2300 	strex	r3, r2, [r1]
 8008640:	613b      	str	r3, [r7, #16]
   return(result);
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1e4      	bne.n	8008612 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008648:	e007      	b.n	800865a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	699a      	ldr	r2, [r3, #24]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f042 0208 	orr.w	r2, r2, #8
 8008658:	619a      	str	r2, [r3, #24]
}
 800865a:	bf00      	nop
 800865c:	37b0      	adds	r7, #176	@ 0xb0
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	40008000 	.word	0x40008000
 8008668:	08007f99 	.word	0x08007f99

0800866c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b0ae      	sub	sp, #184	@ 0xb8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800867a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086a2:	2b22      	cmp	r3, #34	@ 0x22
 80086a4:	f040 8187 	bne.w	80089b6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086ae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086b2:	e12a      	b.n	800890a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80086c6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80086ca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80086ce:	4013      	ands	r3, r2
 80086d0:	b29a      	uxth	r2, r3
 80086d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80086d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086dc:	1c9a      	adds	r2, r3, #2
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	3b01      	subs	r3, #1
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	69db      	ldr	r3, [r3, #28]
 80086fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80086fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008702:	f003 0307 	and.w	r3, r3, #7
 8008706:	2b00      	cmp	r3, #0
 8008708:	d053      	beq.n	80087b2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800870a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800870e:	f003 0301 	and.w	r3, r3, #1
 8008712:	2b00      	cmp	r3, #0
 8008714:	d011      	beq.n	800873a <UART_RxISR_16BIT_FIFOEN+0xce>
 8008716:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800871a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00b      	beq.n	800873a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2201      	movs	r2, #1
 8008728:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008730:	f043 0201 	orr.w	r2, r3, #1
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800873a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800873e:	f003 0302 	and.w	r3, r3, #2
 8008742:	2b00      	cmp	r3, #0
 8008744:	d011      	beq.n	800876a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008746:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800874a:	f003 0301 	and.w	r3, r3, #1
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00b      	beq.n	800876a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2202      	movs	r2, #2
 8008758:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008760:	f043 0204 	orr.w	r2, r3, #4
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800876a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800876e:	f003 0304 	and.w	r3, r3, #4
 8008772:	2b00      	cmp	r3, #0
 8008774:	d011      	beq.n	800879a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008776:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00b      	beq.n	800879a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2204      	movs	r2, #4
 8008788:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008790:	f043 0202 	orr.w	r2, r3, #2
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d006      	beq.n	80087b2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f7f8 fddf 	bl	8001368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	f040 80a5 	bne.w	800890a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80087c8:	e853 3f00 	ldrex	r3, [r3]
 80087cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80087ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	461a      	mov	r2, r3
 80087de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80087ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80087ee:	e841 2300 	strex	r3, r2, [r1]
 80087f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80087f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1e2      	bne.n	80087c0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3308      	adds	r3, #8
 8008800:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008804:	e853 3f00 	ldrex	r3, [r3]
 8008808:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800880a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800880c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008810:	f023 0301 	bic.w	r3, r3, #1
 8008814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	3308      	adds	r3, #8
 800881e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008822:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008824:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008826:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008828:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800882a:	e841 2300 	strex	r3, r2, [r1]
 800882e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008830:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1e1      	bne.n	80087fa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2220      	movs	r2, #32
 800883a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a60      	ldr	r2, [pc, #384]	@ (80089d0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d021      	beq.n	8008898 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800885e:	2b00      	cmp	r3, #0
 8008860:	d01a      	beq.n	8008898 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800886a:	e853 3f00 	ldrex	r3, [r3]
 800886e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008872:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008876:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	461a      	mov	r2, r3
 8008880:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008884:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008886:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800888a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008892:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e4      	bne.n	8008862 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800889c:	2b01      	cmp	r3, #1
 800889e:	d130      	bne.n	8008902 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088b6:	f023 0310 	bic.w	r3, r3, #16
 80088ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	461a      	mov	r2, r3
 80088c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80088ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088d0:	e841 2300 	strex	r3, r2, [r1]
 80088d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1e4      	bne.n	80088a6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	69db      	ldr	r3, [r3, #28]
 80088e2:	f003 0310 	and.w	r3, r3, #16
 80088e6:	2b10      	cmp	r3, #16
 80088e8:	d103      	bne.n	80088f2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2210      	movs	r2, #16
 80088f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088f8:	4619      	mov	r1, r3
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f7fe fce2 	bl	80072c4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008900:	e00e      	b.n	8008920 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7f8 fd0a 	bl	800131c <HAL_UART_RxCpltCallback>
        break;
 8008908:	e00a      	b.n	8008920 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800890a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800890e:	2b00      	cmp	r3, #0
 8008910:	d006      	beq.n	8008920 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008912:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008916:	f003 0320 	and.w	r3, r3, #32
 800891a:	2b00      	cmp	r3, #0
 800891c:	f47f aeca 	bne.w	80086b4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008926:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800892a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800892e:	2b00      	cmp	r3, #0
 8008930:	d049      	beq.n	80089c6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008938:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800893c:	429a      	cmp	r2, r3
 800893e:	d242      	bcs.n	80089c6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3308      	adds	r3, #8
 8008946:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894a:	e853 3f00 	ldrex	r3, [r3]
 800894e:	623b      	str	r3, [r7, #32]
   return(result);
 8008950:	6a3b      	ldr	r3, [r7, #32]
 8008952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008956:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	3308      	adds	r3, #8
 8008960:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008964:	633a      	str	r2, [r7, #48]	@ 0x30
 8008966:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008968:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800896a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800896c:	e841 2300 	strex	r3, r2, [r1]
 8008970:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008974:	2b00      	cmp	r3, #0
 8008976:	d1e3      	bne.n	8008940 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a16      	ldr	r2, [pc, #88]	@ (80089d4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800897c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	e853 3f00 	ldrex	r3, [r3]
 800898a:	60fb      	str	r3, [r7, #12]
   return(result);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f043 0320 	orr.w	r3, r3, #32
 8008992:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	461a      	mov	r2, r3
 800899c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80089a0:	61fb      	str	r3, [r7, #28]
 80089a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a4:	69b9      	ldr	r1, [r7, #24]
 80089a6:	69fa      	ldr	r2, [r7, #28]
 80089a8:	e841 2300 	strex	r3, r2, [r1]
 80089ac:	617b      	str	r3, [r7, #20]
   return(result);
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d1e4      	bne.n	800897e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089b4:	e007      	b.n	80089c6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	699a      	ldr	r2, [r3, #24]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f042 0208 	orr.w	r2, r2, #8
 80089c4:	619a      	str	r2, [r3, #24]
}
 80089c6:	bf00      	nop
 80089c8:	37b8      	adds	r7, #184	@ 0xb8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}
 80089ce:	bf00      	nop
 80089d0:	40008000 	.word	0x40008000
 80089d4:	08008151 	.word	0x08008151

080089d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d101      	bne.n	8008a2a <HAL_UARTEx_DisableFifoMode+0x16>
 8008a26:	2302      	movs	r3, #2
 8008a28:	e027      	b.n	8008a7a <HAL_UARTEx_DisableFifoMode+0x66>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2224      	movs	r2, #36	@ 0x24
 8008a36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f022 0201 	bic.w	r2, r2, #1
 8008a50:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008a58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2220      	movs	r2, #32
 8008a6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a78:	2300      	movs	r3, #0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3714      	adds	r7, #20
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a84:	4770      	bx	lr

08008a86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b084      	sub	sp, #16
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
 8008a8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d101      	bne.n	8008a9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	e02d      	b.n	8008afa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2224      	movs	r2, #36	@ 0x24
 8008aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 0201 	bic.w	r2, r2, #1
 8008ac4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	683a      	ldr	r2, [r7, #0]
 8008ad6:	430a      	orrs	r2, r1
 8008ad8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f850 	bl	8008b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2220      	movs	r2, #32
 8008aec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3710      	adds	r7, #16
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b084      	sub	sp, #16
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
 8008b0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d101      	bne.n	8008b1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008b16:	2302      	movs	r3, #2
 8008b18:	e02d      	b.n	8008b76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2224      	movs	r2, #36	@ 0x24
 8008b26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f022 0201 	bic.w	r2, r2, #1
 8008b40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	683a      	ldr	r2, [r7, #0]
 8008b52:	430a      	orrs	r2, r1
 8008b54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f812 	bl	8008b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
	...

08008b80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d108      	bne.n	8008ba2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ba0:	e031      	b.n	8008c06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008ba2:	2308      	movs	r3, #8
 8008ba4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008ba6:	2308      	movs	r3, #8
 8008ba8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	0e5b      	lsrs	r3, r3, #25
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	f003 0307 	and.w	r3, r3, #7
 8008bb8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	0f5b      	lsrs	r3, r3, #29
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	f003 0307 	and.w	r3, r3, #7
 8008bc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bca:	7bbb      	ldrb	r3, [r7, #14]
 8008bcc:	7b3a      	ldrb	r2, [r7, #12]
 8008bce:	4911      	ldr	r1, [pc, #68]	@ (8008c14 <UARTEx_SetNbDataToProcess+0x94>)
 8008bd0:	5c8a      	ldrb	r2, [r1, r2]
 8008bd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bd6:	7b3a      	ldrb	r2, [r7, #12]
 8008bd8:	490f      	ldr	r1, [pc, #60]	@ (8008c18 <UARTEx_SetNbDataToProcess+0x98>)
 8008bda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008be0:	b29a      	uxth	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008be8:	7bfb      	ldrb	r3, [r7, #15]
 8008bea:	7b7a      	ldrb	r2, [r7, #13]
 8008bec:	4909      	ldr	r1, [pc, #36]	@ (8008c14 <UARTEx_SetNbDataToProcess+0x94>)
 8008bee:	5c8a      	ldrb	r2, [r1, r2]
 8008bf0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008bf4:	7b7a      	ldrb	r2, [r7, #13]
 8008bf6:	4908      	ldr	r1, [pc, #32]	@ (8008c18 <UARTEx_SetNbDataToProcess+0x98>)
 8008bf8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008c06:	bf00      	nop
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	0800dac8 	.word	0x0800dac8
 8008c18:	0800dad0 	.word	0x0800dad0

08008c1c <__cvt>:
 8008c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c20:	ec57 6b10 	vmov	r6, r7, d0
 8008c24:	2f00      	cmp	r7, #0
 8008c26:	460c      	mov	r4, r1
 8008c28:	4619      	mov	r1, r3
 8008c2a:	463b      	mov	r3, r7
 8008c2c:	bfbb      	ittet	lt
 8008c2e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008c32:	461f      	movlt	r7, r3
 8008c34:	2300      	movge	r3, #0
 8008c36:	232d      	movlt	r3, #45	@ 0x2d
 8008c38:	700b      	strb	r3, [r1, #0]
 8008c3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c3c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008c40:	4691      	mov	r9, r2
 8008c42:	f023 0820 	bic.w	r8, r3, #32
 8008c46:	bfbc      	itt	lt
 8008c48:	4632      	movlt	r2, r6
 8008c4a:	4616      	movlt	r6, r2
 8008c4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008c50:	d005      	beq.n	8008c5e <__cvt+0x42>
 8008c52:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008c56:	d100      	bne.n	8008c5a <__cvt+0x3e>
 8008c58:	3401      	adds	r4, #1
 8008c5a:	2102      	movs	r1, #2
 8008c5c:	e000      	b.n	8008c60 <__cvt+0x44>
 8008c5e:	2103      	movs	r1, #3
 8008c60:	ab03      	add	r3, sp, #12
 8008c62:	9301      	str	r3, [sp, #4]
 8008c64:	ab02      	add	r3, sp, #8
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	ec47 6b10 	vmov	d0, r6, r7
 8008c6c:	4653      	mov	r3, sl
 8008c6e:	4622      	mov	r2, r4
 8008c70:	f001 f992 	bl	8009f98 <_dtoa_r>
 8008c74:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008c78:	4605      	mov	r5, r0
 8008c7a:	d119      	bne.n	8008cb0 <__cvt+0x94>
 8008c7c:	f019 0f01 	tst.w	r9, #1
 8008c80:	d00e      	beq.n	8008ca0 <__cvt+0x84>
 8008c82:	eb00 0904 	add.w	r9, r0, r4
 8008c86:	2200      	movs	r2, #0
 8008c88:	2300      	movs	r3, #0
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	4639      	mov	r1, r7
 8008c8e:	f7f7 ff43 	bl	8000b18 <__aeabi_dcmpeq>
 8008c92:	b108      	cbz	r0, 8008c98 <__cvt+0x7c>
 8008c94:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c98:	2230      	movs	r2, #48	@ 0x30
 8008c9a:	9b03      	ldr	r3, [sp, #12]
 8008c9c:	454b      	cmp	r3, r9
 8008c9e:	d31e      	bcc.n	8008cde <__cvt+0xc2>
 8008ca0:	9b03      	ldr	r3, [sp, #12]
 8008ca2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ca4:	1b5b      	subs	r3, r3, r5
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	6013      	str	r3, [r2, #0]
 8008caa:	b004      	add	sp, #16
 8008cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cb0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008cb4:	eb00 0904 	add.w	r9, r0, r4
 8008cb8:	d1e5      	bne.n	8008c86 <__cvt+0x6a>
 8008cba:	7803      	ldrb	r3, [r0, #0]
 8008cbc:	2b30      	cmp	r3, #48	@ 0x30
 8008cbe:	d10a      	bne.n	8008cd6 <__cvt+0xba>
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	4639      	mov	r1, r7
 8008cc8:	f7f7 ff26 	bl	8000b18 <__aeabi_dcmpeq>
 8008ccc:	b918      	cbnz	r0, 8008cd6 <__cvt+0xba>
 8008cce:	f1c4 0401 	rsb	r4, r4, #1
 8008cd2:	f8ca 4000 	str.w	r4, [sl]
 8008cd6:	f8da 3000 	ldr.w	r3, [sl]
 8008cda:	4499      	add	r9, r3
 8008cdc:	e7d3      	b.n	8008c86 <__cvt+0x6a>
 8008cde:	1c59      	adds	r1, r3, #1
 8008ce0:	9103      	str	r1, [sp, #12]
 8008ce2:	701a      	strb	r2, [r3, #0]
 8008ce4:	e7d9      	b.n	8008c9a <__cvt+0x7e>

08008ce6 <__exponent>:
 8008ce6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ce8:	2900      	cmp	r1, #0
 8008cea:	bfba      	itte	lt
 8008cec:	4249      	neglt	r1, r1
 8008cee:	232d      	movlt	r3, #45	@ 0x2d
 8008cf0:	232b      	movge	r3, #43	@ 0x2b
 8008cf2:	2909      	cmp	r1, #9
 8008cf4:	7002      	strb	r2, [r0, #0]
 8008cf6:	7043      	strb	r3, [r0, #1]
 8008cf8:	dd29      	ble.n	8008d4e <__exponent+0x68>
 8008cfa:	f10d 0307 	add.w	r3, sp, #7
 8008cfe:	461d      	mov	r5, r3
 8008d00:	270a      	movs	r7, #10
 8008d02:	461a      	mov	r2, r3
 8008d04:	fbb1 f6f7 	udiv	r6, r1, r7
 8008d08:	fb07 1416 	mls	r4, r7, r6, r1
 8008d0c:	3430      	adds	r4, #48	@ 0x30
 8008d0e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008d12:	460c      	mov	r4, r1
 8008d14:	2c63      	cmp	r4, #99	@ 0x63
 8008d16:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008d1a:	4631      	mov	r1, r6
 8008d1c:	dcf1      	bgt.n	8008d02 <__exponent+0x1c>
 8008d1e:	3130      	adds	r1, #48	@ 0x30
 8008d20:	1e94      	subs	r4, r2, #2
 8008d22:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008d26:	1c41      	adds	r1, r0, #1
 8008d28:	4623      	mov	r3, r4
 8008d2a:	42ab      	cmp	r3, r5
 8008d2c:	d30a      	bcc.n	8008d44 <__exponent+0x5e>
 8008d2e:	f10d 0309 	add.w	r3, sp, #9
 8008d32:	1a9b      	subs	r3, r3, r2
 8008d34:	42ac      	cmp	r4, r5
 8008d36:	bf88      	it	hi
 8008d38:	2300      	movhi	r3, #0
 8008d3a:	3302      	adds	r3, #2
 8008d3c:	4403      	add	r3, r0
 8008d3e:	1a18      	subs	r0, r3, r0
 8008d40:	b003      	add	sp, #12
 8008d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d44:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008d48:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008d4c:	e7ed      	b.n	8008d2a <__exponent+0x44>
 8008d4e:	2330      	movs	r3, #48	@ 0x30
 8008d50:	3130      	adds	r1, #48	@ 0x30
 8008d52:	7083      	strb	r3, [r0, #2]
 8008d54:	70c1      	strb	r1, [r0, #3]
 8008d56:	1d03      	adds	r3, r0, #4
 8008d58:	e7f1      	b.n	8008d3e <__exponent+0x58>
	...

08008d5c <_printf_float>:
 8008d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d60:	b08d      	sub	sp, #52	@ 0x34
 8008d62:	460c      	mov	r4, r1
 8008d64:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008d68:	4616      	mov	r6, r2
 8008d6a:	461f      	mov	r7, r3
 8008d6c:	4605      	mov	r5, r0
 8008d6e:	f001 f80d 	bl	8009d8c <_localeconv_r>
 8008d72:	6803      	ldr	r3, [r0, #0]
 8008d74:	9304      	str	r3, [sp, #16]
 8008d76:	4618      	mov	r0, r3
 8008d78:	f7f7 faa2 	bl	80002c0 <strlen>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d80:	f8d8 3000 	ldr.w	r3, [r8]
 8008d84:	9005      	str	r0, [sp, #20]
 8008d86:	3307      	adds	r3, #7
 8008d88:	f023 0307 	bic.w	r3, r3, #7
 8008d8c:	f103 0208 	add.w	r2, r3, #8
 8008d90:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008d94:	f8d4 b000 	ldr.w	fp, [r4]
 8008d98:	f8c8 2000 	str.w	r2, [r8]
 8008d9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008da0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008da4:	9307      	str	r3, [sp, #28]
 8008da6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008daa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008dae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008db2:	4b9c      	ldr	r3, [pc, #624]	@ (8009024 <_printf_float+0x2c8>)
 8008db4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008db8:	f7f7 fee0 	bl	8000b7c <__aeabi_dcmpun>
 8008dbc:	bb70      	cbnz	r0, 8008e1c <_printf_float+0xc0>
 8008dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dc2:	4b98      	ldr	r3, [pc, #608]	@ (8009024 <_printf_float+0x2c8>)
 8008dc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008dc8:	f7f7 feba 	bl	8000b40 <__aeabi_dcmple>
 8008dcc:	bb30      	cbnz	r0, 8008e1c <_printf_float+0xc0>
 8008dce:	2200      	movs	r2, #0
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	4640      	mov	r0, r8
 8008dd4:	4649      	mov	r1, r9
 8008dd6:	f7f7 fea9 	bl	8000b2c <__aeabi_dcmplt>
 8008dda:	b110      	cbz	r0, 8008de2 <_printf_float+0x86>
 8008ddc:	232d      	movs	r3, #45	@ 0x2d
 8008dde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008de2:	4a91      	ldr	r2, [pc, #580]	@ (8009028 <_printf_float+0x2cc>)
 8008de4:	4b91      	ldr	r3, [pc, #580]	@ (800902c <_printf_float+0x2d0>)
 8008de6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008dea:	bf94      	ite	ls
 8008dec:	4690      	movls	r8, r2
 8008dee:	4698      	movhi	r8, r3
 8008df0:	2303      	movs	r3, #3
 8008df2:	6123      	str	r3, [r4, #16]
 8008df4:	f02b 0304 	bic.w	r3, fp, #4
 8008df8:	6023      	str	r3, [r4, #0]
 8008dfa:	f04f 0900 	mov.w	r9, #0
 8008dfe:	9700      	str	r7, [sp, #0]
 8008e00:	4633      	mov	r3, r6
 8008e02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008e04:	4621      	mov	r1, r4
 8008e06:	4628      	mov	r0, r5
 8008e08:	f000 f9d2 	bl	80091b0 <_printf_common>
 8008e0c:	3001      	adds	r0, #1
 8008e0e:	f040 808d 	bne.w	8008f2c <_printf_float+0x1d0>
 8008e12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e16:	b00d      	add	sp, #52	@ 0x34
 8008e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e1c:	4642      	mov	r2, r8
 8008e1e:	464b      	mov	r3, r9
 8008e20:	4640      	mov	r0, r8
 8008e22:	4649      	mov	r1, r9
 8008e24:	f7f7 feaa 	bl	8000b7c <__aeabi_dcmpun>
 8008e28:	b140      	cbz	r0, 8008e3c <_printf_float+0xe0>
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	bfbc      	itt	lt
 8008e30:	232d      	movlt	r3, #45	@ 0x2d
 8008e32:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008e36:	4a7e      	ldr	r2, [pc, #504]	@ (8009030 <_printf_float+0x2d4>)
 8008e38:	4b7e      	ldr	r3, [pc, #504]	@ (8009034 <_printf_float+0x2d8>)
 8008e3a:	e7d4      	b.n	8008de6 <_printf_float+0x8a>
 8008e3c:	6863      	ldr	r3, [r4, #4]
 8008e3e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008e42:	9206      	str	r2, [sp, #24]
 8008e44:	1c5a      	adds	r2, r3, #1
 8008e46:	d13b      	bne.n	8008ec0 <_printf_float+0x164>
 8008e48:	2306      	movs	r3, #6
 8008e4a:	6063      	str	r3, [r4, #4]
 8008e4c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008e50:	2300      	movs	r3, #0
 8008e52:	6022      	str	r2, [r4, #0]
 8008e54:	9303      	str	r3, [sp, #12]
 8008e56:	ab0a      	add	r3, sp, #40	@ 0x28
 8008e58:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008e5c:	ab09      	add	r3, sp, #36	@ 0x24
 8008e5e:	9300      	str	r3, [sp, #0]
 8008e60:	6861      	ldr	r1, [r4, #4]
 8008e62:	ec49 8b10 	vmov	d0, r8, r9
 8008e66:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008e6a:	4628      	mov	r0, r5
 8008e6c:	f7ff fed6 	bl	8008c1c <__cvt>
 8008e70:	9b06      	ldr	r3, [sp, #24]
 8008e72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e74:	2b47      	cmp	r3, #71	@ 0x47
 8008e76:	4680      	mov	r8, r0
 8008e78:	d129      	bne.n	8008ece <_printf_float+0x172>
 8008e7a:	1cc8      	adds	r0, r1, #3
 8008e7c:	db02      	blt.n	8008e84 <_printf_float+0x128>
 8008e7e:	6863      	ldr	r3, [r4, #4]
 8008e80:	4299      	cmp	r1, r3
 8008e82:	dd41      	ble.n	8008f08 <_printf_float+0x1ac>
 8008e84:	f1aa 0a02 	sub.w	sl, sl, #2
 8008e88:	fa5f fa8a 	uxtb.w	sl, sl
 8008e8c:	3901      	subs	r1, #1
 8008e8e:	4652      	mov	r2, sl
 8008e90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008e94:	9109      	str	r1, [sp, #36]	@ 0x24
 8008e96:	f7ff ff26 	bl	8008ce6 <__exponent>
 8008e9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e9c:	1813      	adds	r3, r2, r0
 8008e9e:	2a01      	cmp	r2, #1
 8008ea0:	4681      	mov	r9, r0
 8008ea2:	6123      	str	r3, [r4, #16]
 8008ea4:	dc02      	bgt.n	8008eac <_printf_float+0x150>
 8008ea6:	6822      	ldr	r2, [r4, #0]
 8008ea8:	07d2      	lsls	r2, r2, #31
 8008eaa:	d501      	bpl.n	8008eb0 <_printf_float+0x154>
 8008eac:	3301      	adds	r3, #1
 8008eae:	6123      	str	r3, [r4, #16]
 8008eb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d0a2      	beq.n	8008dfe <_printf_float+0xa2>
 8008eb8:	232d      	movs	r3, #45	@ 0x2d
 8008eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ebe:	e79e      	b.n	8008dfe <_printf_float+0xa2>
 8008ec0:	9a06      	ldr	r2, [sp, #24]
 8008ec2:	2a47      	cmp	r2, #71	@ 0x47
 8008ec4:	d1c2      	bne.n	8008e4c <_printf_float+0xf0>
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1c0      	bne.n	8008e4c <_printf_float+0xf0>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e7bd      	b.n	8008e4a <_printf_float+0xee>
 8008ece:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008ed2:	d9db      	bls.n	8008e8c <_printf_float+0x130>
 8008ed4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008ed8:	d118      	bne.n	8008f0c <_printf_float+0x1b0>
 8008eda:	2900      	cmp	r1, #0
 8008edc:	6863      	ldr	r3, [r4, #4]
 8008ede:	dd0b      	ble.n	8008ef8 <_printf_float+0x19c>
 8008ee0:	6121      	str	r1, [r4, #16]
 8008ee2:	b913      	cbnz	r3, 8008eea <_printf_float+0x18e>
 8008ee4:	6822      	ldr	r2, [r4, #0]
 8008ee6:	07d0      	lsls	r0, r2, #31
 8008ee8:	d502      	bpl.n	8008ef0 <_printf_float+0x194>
 8008eea:	3301      	adds	r3, #1
 8008eec:	440b      	add	r3, r1
 8008eee:	6123      	str	r3, [r4, #16]
 8008ef0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008ef2:	f04f 0900 	mov.w	r9, #0
 8008ef6:	e7db      	b.n	8008eb0 <_printf_float+0x154>
 8008ef8:	b913      	cbnz	r3, 8008f00 <_printf_float+0x1a4>
 8008efa:	6822      	ldr	r2, [r4, #0]
 8008efc:	07d2      	lsls	r2, r2, #31
 8008efe:	d501      	bpl.n	8008f04 <_printf_float+0x1a8>
 8008f00:	3302      	adds	r3, #2
 8008f02:	e7f4      	b.n	8008eee <_printf_float+0x192>
 8008f04:	2301      	movs	r3, #1
 8008f06:	e7f2      	b.n	8008eee <_printf_float+0x192>
 8008f08:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008f0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f0e:	4299      	cmp	r1, r3
 8008f10:	db05      	blt.n	8008f1e <_printf_float+0x1c2>
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	6121      	str	r1, [r4, #16]
 8008f16:	07d8      	lsls	r0, r3, #31
 8008f18:	d5ea      	bpl.n	8008ef0 <_printf_float+0x194>
 8008f1a:	1c4b      	adds	r3, r1, #1
 8008f1c:	e7e7      	b.n	8008eee <_printf_float+0x192>
 8008f1e:	2900      	cmp	r1, #0
 8008f20:	bfd4      	ite	le
 8008f22:	f1c1 0202 	rsble	r2, r1, #2
 8008f26:	2201      	movgt	r2, #1
 8008f28:	4413      	add	r3, r2
 8008f2a:	e7e0      	b.n	8008eee <_printf_float+0x192>
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	055a      	lsls	r2, r3, #21
 8008f30:	d407      	bmi.n	8008f42 <_printf_float+0x1e6>
 8008f32:	6923      	ldr	r3, [r4, #16]
 8008f34:	4642      	mov	r2, r8
 8008f36:	4631      	mov	r1, r6
 8008f38:	4628      	mov	r0, r5
 8008f3a:	47b8      	blx	r7
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	d12b      	bne.n	8008f98 <_printf_float+0x23c>
 8008f40:	e767      	b.n	8008e12 <_printf_float+0xb6>
 8008f42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008f46:	f240 80dd 	bls.w	8009104 <_printf_float+0x3a8>
 8008f4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008f4e:	2200      	movs	r2, #0
 8008f50:	2300      	movs	r3, #0
 8008f52:	f7f7 fde1 	bl	8000b18 <__aeabi_dcmpeq>
 8008f56:	2800      	cmp	r0, #0
 8008f58:	d033      	beq.n	8008fc2 <_printf_float+0x266>
 8008f5a:	4a37      	ldr	r2, [pc, #220]	@ (8009038 <_printf_float+0x2dc>)
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	4631      	mov	r1, r6
 8008f60:	4628      	mov	r0, r5
 8008f62:	47b8      	blx	r7
 8008f64:	3001      	adds	r0, #1
 8008f66:	f43f af54 	beq.w	8008e12 <_printf_float+0xb6>
 8008f6a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008f6e:	4543      	cmp	r3, r8
 8008f70:	db02      	blt.n	8008f78 <_printf_float+0x21c>
 8008f72:	6823      	ldr	r3, [r4, #0]
 8008f74:	07d8      	lsls	r0, r3, #31
 8008f76:	d50f      	bpl.n	8008f98 <_printf_float+0x23c>
 8008f78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f7c:	4631      	mov	r1, r6
 8008f7e:	4628      	mov	r0, r5
 8008f80:	47b8      	blx	r7
 8008f82:	3001      	adds	r0, #1
 8008f84:	f43f af45 	beq.w	8008e12 <_printf_float+0xb6>
 8008f88:	f04f 0900 	mov.w	r9, #0
 8008f8c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008f90:	f104 0a1a 	add.w	sl, r4, #26
 8008f94:	45c8      	cmp	r8, r9
 8008f96:	dc09      	bgt.n	8008fac <_printf_float+0x250>
 8008f98:	6823      	ldr	r3, [r4, #0]
 8008f9a:	079b      	lsls	r3, r3, #30
 8008f9c:	f100 8103 	bmi.w	80091a6 <_printf_float+0x44a>
 8008fa0:	68e0      	ldr	r0, [r4, #12]
 8008fa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fa4:	4298      	cmp	r0, r3
 8008fa6:	bfb8      	it	lt
 8008fa8:	4618      	movlt	r0, r3
 8008faa:	e734      	b.n	8008e16 <_printf_float+0xba>
 8008fac:	2301      	movs	r3, #1
 8008fae:	4652      	mov	r2, sl
 8008fb0:	4631      	mov	r1, r6
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	47b8      	blx	r7
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	f43f af2b 	beq.w	8008e12 <_printf_float+0xb6>
 8008fbc:	f109 0901 	add.w	r9, r9, #1
 8008fc0:	e7e8      	b.n	8008f94 <_printf_float+0x238>
 8008fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	dc39      	bgt.n	800903c <_printf_float+0x2e0>
 8008fc8:	4a1b      	ldr	r2, [pc, #108]	@ (8009038 <_printf_float+0x2dc>)
 8008fca:	2301      	movs	r3, #1
 8008fcc:	4631      	mov	r1, r6
 8008fce:	4628      	mov	r0, r5
 8008fd0:	47b8      	blx	r7
 8008fd2:	3001      	adds	r0, #1
 8008fd4:	f43f af1d 	beq.w	8008e12 <_printf_float+0xb6>
 8008fd8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008fdc:	ea59 0303 	orrs.w	r3, r9, r3
 8008fe0:	d102      	bne.n	8008fe8 <_printf_float+0x28c>
 8008fe2:	6823      	ldr	r3, [r4, #0]
 8008fe4:	07d9      	lsls	r1, r3, #31
 8008fe6:	d5d7      	bpl.n	8008f98 <_printf_float+0x23c>
 8008fe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fec:	4631      	mov	r1, r6
 8008fee:	4628      	mov	r0, r5
 8008ff0:	47b8      	blx	r7
 8008ff2:	3001      	adds	r0, #1
 8008ff4:	f43f af0d 	beq.w	8008e12 <_printf_float+0xb6>
 8008ff8:	f04f 0a00 	mov.w	sl, #0
 8008ffc:	f104 0b1a 	add.w	fp, r4, #26
 8009000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009002:	425b      	negs	r3, r3
 8009004:	4553      	cmp	r3, sl
 8009006:	dc01      	bgt.n	800900c <_printf_float+0x2b0>
 8009008:	464b      	mov	r3, r9
 800900a:	e793      	b.n	8008f34 <_printf_float+0x1d8>
 800900c:	2301      	movs	r3, #1
 800900e:	465a      	mov	r2, fp
 8009010:	4631      	mov	r1, r6
 8009012:	4628      	mov	r0, r5
 8009014:	47b8      	blx	r7
 8009016:	3001      	adds	r0, #1
 8009018:	f43f aefb 	beq.w	8008e12 <_printf_float+0xb6>
 800901c:	f10a 0a01 	add.w	sl, sl, #1
 8009020:	e7ee      	b.n	8009000 <_printf_float+0x2a4>
 8009022:	bf00      	nop
 8009024:	7fefffff 	.word	0x7fefffff
 8009028:	0800dad8 	.word	0x0800dad8
 800902c:	0800dadc 	.word	0x0800dadc
 8009030:	0800dae0 	.word	0x0800dae0
 8009034:	0800dae4 	.word	0x0800dae4
 8009038:	0800dae8 	.word	0x0800dae8
 800903c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800903e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009042:	4553      	cmp	r3, sl
 8009044:	bfa8      	it	ge
 8009046:	4653      	movge	r3, sl
 8009048:	2b00      	cmp	r3, #0
 800904a:	4699      	mov	r9, r3
 800904c:	dc36      	bgt.n	80090bc <_printf_float+0x360>
 800904e:	f04f 0b00 	mov.w	fp, #0
 8009052:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009056:	f104 021a 	add.w	r2, r4, #26
 800905a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800905c:	9306      	str	r3, [sp, #24]
 800905e:	eba3 0309 	sub.w	r3, r3, r9
 8009062:	455b      	cmp	r3, fp
 8009064:	dc31      	bgt.n	80090ca <_printf_float+0x36e>
 8009066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009068:	459a      	cmp	sl, r3
 800906a:	dc3a      	bgt.n	80090e2 <_printf_float+0x386>
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	07da      	lsls	r2, r3, #31
 8009070:	d437      	bmi.n	80090e2 <_printf_float+0x386>
 8009072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009074:	ebaa 0903 	sub.w	r9, sl, r3
 8009078:	9b06      	ldr	r3, [sp, #24]
 800907a:	ebaa 0303 	sub.w	r3, sl, r3
 800907e:	4599      	cmp	r9, r3
 8009080:	bfa8      	it	ge
 8009082:	4699      	movge	r9, r3
 8009084:	f1b9 0f00 	cmp.w	r9, #0
 8009088:	dc33      	bgt.n	80090f2 <_printf_float+0x396>
 800908a:	f04f 0800 	mov.w	r8, #0
 800908e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009092:	f104 0b1a 	add.w	fp, r4, #26
 8009096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009098:	ebaa 0303 	sub.w	r3, sl, r3
 800909c:	eba3 0309 	sub.w	r3, r3, r9
 80090a0:	4543      	cmp	r3, r8
 80090a2:	f77f af79 	ble.w	8008f98 <_printf_float+0x23c>
 80090a6:	2301      	movs	r3, #1
 80090a8:	465a      	mov	r2, fp
 80090aa:	4631      	mov	r1, r6
 80090ac:	4628      	mov	r0, r5
 80090ae:	47b8      	blx	r7
 80090b0:	3001      	adds	r0, #1
 80090b2:	f43f aeae 	beq.w	8008e12 <_printf_float+0xb6>
 80090b6:	f108 0801 	add.w	r8, r8, #1
 80090ba:	e7ec      	b.n	8009096 <_printf_float+0x33a>
 80090bc:	4642      	mov	r2, r8
 80090be:	4631      	mov	r1, r6
 80090c0:	4628      	mov	r0, r5
 80090c2:	47b8      	blx	r7
 80090c4:	3001      	adds	r0, #1
 80090c6:	d1c2      	bne.n	800904e <_printf_float+0x2f2>
 80090c8:	e6a3      	b.n	8008e12 <_printf_float+0xb6>
 80090ca:	2301      	movs	r3, #1
 80090cc:	4631      	mov	r1, r6
 80090ce:	4628      	mov	r0, r5
 80090d0:	9206      	str	r2, [sp, #24]
 80090d2:	47b8      	blx	r7
 80090d4:	3001      	adds	r0, #1
 80090d6:	f43f ae9c 	beq.w	8008e12 <_printf_float+0xb6>
 80090da:	9a06      	ldr	r2, [sp, #24]
 80090dc:	f10b 0b01 	add.w	fp, fp, #1
 80090e0:	e7bb      	b.n	800905a <_printf_float+0x2fe>
 80090e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090e6:	4631      	mov	r1, r6
 80090e8:	4628      	mov	r0, r5
 80090ea:	47b8      	blx	r7
 80090ec:	3001      	adds	r0, #1
 80090ee:	d1c0      	bne.n	8009072 <_printf_float+0x316>
 80090f0:	e68f      	b.n	8008e12 <_printf_float+0xb6>
 80090f2:	9a06      	ldr	r2, [sp, #24]
 80090f4:	464b      	mov	r3, r9
 80090f6:	4442      	add	r2, r8
 80090f8:	4631      	mov	r1, r6
 80090fa:	4628      	mov	r0, r5
 80090fc:	47b8      	blx	r7
 80090fe:	3001      	adds	r0, #1
 8009100:	d1c3      	bne.n	800908a <_printf_float+0x32e>
 8009102:	e686      	b.n	8008e12 <_printf_float+0xb6>
 8009104:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009108:	f1ba 0f01 	cmp.w	sl, #1
 800910c:	dc01      	bgt.n	8009112 <_printf_float+0x3b6>
 800910e:	07db      	lsls	r3, r3, #31
 8009110:	d536      	bpl.n	8009180 <_printf_float+0x424>
 8009112:	2301      	movs	r3, #1
 8009114:	4642      	mov	r2, r8
 8009116:	4631      	mov	r1, r6
 8009118:	4628      	mov	r0, r5
 800911a:	47b8      	blx	r7
 800911c:	3001      	adds	r0, #1
 800911e:	f43f ae78 	beq.w	8008e12 <_printf_float+0xb6>
 8009122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009126:	4631      	mov	r1, r6
 8009128:	4628      	mov	r0, r5
 800912a:	47b8      	blx	r7
 800912c:	3001      	adds	r0, #1
 800912e:	f43f ae70 	beq.w	8008e12 <_printf_float+0xb6>
 8009132:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009136:	2200      	movs	r2, #0
 8009138:	2300      	movs	r3, #0
 800913a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800913e:	f7f7 fceb 	bl	8000b18 <__aeabi_dcmpeq>
 8009142:	b9c0      	cbnz	r0, 8009176 <_printf_float+0x41a>
 8009144:	4653      	mov	r3, sl
 8009146:	f108 0201 	add.w	r2, r8, #1
 800914a:	4631      	mov	r1, r6
 800914c:	4628      	mov	r0, r5
 800914e:	47b8      	blx	r7
 8009150:	3001      	adds	r0, #1
 8009152:	d10c      	bne.n	800916e <_printf_float+0x412>
 8009154:	e65d      	b.n	8008e12 <_printf_float+0xb6>
 8009156:	2301      	movs	r3, #1
 8009158:	465a      	mov	r2, fp
 800915a:	4631      	mov	r1, r6
 800915c:	4628      	mov	r0, r5
 800915e:	47b8      	blx	r7
 8009160:	3001      	adds	r0, #1
 8009162:	f43f ae56 	beq.w	8008e12 <_printf_float+0xb6>
 8009166:	f108 0801 	add.w	r8, r8, #1
 800916a:	45d0      	cmp	r8, sl
 800916c:	dbf3      	blt.n	8009156 <_printf_float+0x3fa>
 800916e:	464b      	mov	r3, r9
 8009170:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009174:	e6df      	b.n	8008f36 <_printf_float+0x1da>
 8009176:	f04f 0800 	mov.w	r8, #0
 800917a:	f104 0b1a 	add.w	fp, r4, #26
 800917e:	e7f4      	b.n	800916a <_printf_float+0x40e>
 8009180:	2301      	movs	r3, #1
 8009182:	4642      	mov	r2, r8
 8009184:	e7e1      	b.n	800914a <_printf_float+0x3ee>
 8009186:	2301      	movs	r3, #1
 8009188:	464a      	mov	r2, r9
 800918a:	4631      	mov	r1, r6
 800918c:	4628      	mov	r0, r5
 800918e:	47b8      	blx	r7
 8009190:	3001      	adds	r0, #1
 8009192:	f43f ae3e 	beq.w	8008e12 <_printf_float+0xb6>
 8009196:	f108 0801 	add.w	r8, r8, #1
 800919a:	68e3      	ldr	r3, [r4, #12]
 800919c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800919e:	1a5b      	subs	r3, r3, r1
 80091a0:	4543      	cmp	r3, r8
 80091a2:	dcf0      	bgt.n	8009186 <_printf_float+0x42a>
 80091a4:	e6fc      	b.n	8008fa0 <_printf_float+0x244>
 80091a6:	f04f 0800 	mov.w	r8, #0
 80091aa:	f104 0919 	add.w	r9, r4, #25
 80091ae:	e7f4      	b.n	800919a <_printf_float+0x43e>

080091b0 <_printf_common>:
 80091b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091b4:	4616      	mov	r6, r2
 80091b6:	4698      	mov	r8, r3
 80091b8:	688a      	ldr	r2, [r1, #8]
 80091ba:	690b      	ldr	r3, [r1, #16]
 80091bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80091c0:	4293      	cmp	r3, r2
 80091c2:	bfb8      	it	lt
 80091c4:	4613      	movlt	r3, r2
 80091c6:	6033      	str	r3, [r6, #0]
 80091c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80091cc:	4607      	mov	r7, r0
 80091ce:	460c      	mov	r4, r1
 80091d0:	b10a      	cbz	r2, 80091d6 <_printf_common+0x26>
 80091d2:	3301      	adds	r3, #1
 80091d4:	6033      	str	r3, [r6, #0]
 80091d6:	6823      	ldr	r3, [r4, #0]
 80091d8:	0699      	lsls	r1, r3, #26
 80091da:	bf42      	ittt	mi
 80091dc:	6833      	ldrmi	r3, [r6, #0]
 80091de:	3302      	addmi	r3, #2
 80091e0:	6033      	strmi	r3, [r6, #0]
 80091e2:	6825      	ldr	r5, [r4, #0]
 80091e4:	f015 0506 	ands.w	r5, r5, #6
 80091e8:	d106      	bne.n	80091f8 <_printf_common+0x48>
 80091ea:	f104 0a19 	add.w	sl, r4, #25
 80091ee:	68e3      	ldr	r3, [r4, #12]
 80091f0:	6832      	ldr	r2, [r6, #0]
 80091f2:	1a9b      	subs	r3, r3, r2
 80091f4:	42ab      	cmp	r3, r5
 80091f6:	dc26      	bgt.n	8009246 <_printf_common+0x96>
 80091f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80091fc:	6822      	ldr	r2, [r4, #0]
 80091fe:	3b00      	subs	r3, #0
 8009200:	bf18      	it	ne
 8009202:	2301      	movne	r3, #1
 8009204:	0692      	lsls	r2, r2, #26
 8009206:	d42b      	bmi.n	8009260 <_printf_common+0xb0>
 8009208:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800920c:	4641      	mov	r1, r8
 800920e:	4638      	mov	r0, r7
 8009210:	47c8      	blx	r9
 8009212:	3001      	adds	r0, #1
 8009214:	d01e      	beq.n	8009254 <_printf_common+0xa4>
 8009216:	6823      	ldr	r3, [r4, #0]
 8009218:	6922      	ldr	r2, [r4, #16]
 800921a:	f003 0306 	and.w	r3, r3, #6
 800921e:	2b04      	cmp	r3, #4
 8009220:	bf02      	ittt	eq
 8009222:	68e5      	ldreq	r5, [r4, #12]
 8009224:	6833      	ldreq	r3, [r6, #0]
 8009226:	1aed      	subeq	r5, r5, r3
 8009228:	68a3      	ldr	r3, [r4, #8]
 800922a:	bf0c      	ite	eq
 800922c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009230:	2500      	movne	r5, #0
 8009232:	4293      	cmp	r3, r2
 8009234:	bfc4      	itt	gt
 8009236:	1a9b      	subgt	r3, r3, r2
 8009238:	18ed      	addgt	r5, r5, r3
 800923a:	2600      	movs	r6, #0
 800923c:	341a      	adds	r4, #26
 800923e:	42b5      	cmp	r5, r6
 8009240:	d11a      	bne.n	8009278 <_printf_common+0xc8>
 8009242:	2000      	movs	r0, #0
 8009244:	e008      	b.n	8009258 <_printf_common+0xa8>
 8009246:	2301      	movs	r3, #1
 8009248:	4652      	mov	r2, sl
 800924a:	4641      	mov	r1, r8
 800924c:	4638      	mov	r0, r7
 800924e:	47c8      	blx	r9
 8009250:	3001      	adds	r0, #1
 8009252:	d103      	bne.n	800925c <_printf_common+0xac>
 8009254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800925c:	3501      	adds	r5, #1
 800925e:	e7c6      	b.n	80091ee <_printf_common+0x3e>
 8009260:	18e1      	adds	r1, r4, r3
 8009262:	1c5a      	adds	r2, r3, #1
 8009264:	2030      	movs	r0, #48	@ 0x30
 8009266:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800926a:	4422      	add	r2, r4
 800926c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009270:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009274:	3302      	adds	r3, #2
 8009276:	e7c7      	b.n	8009208 <_printf_common+0x58>
 8009278:	2301      	movs	r3, #1
 800927a:	4622      	mov	r2, r4
 800927c:	4641      	mov	r1, r8
 800927e:	4638      	mov	r0, r7
 8009280:	47c8      	blx	r9
 8009282:	3001      	adds	r0, #1
 8009284:	d0e6      	beq.n	8009254 <_printf_common+0xa4>
 8009286:	3601      	adds	r6, #1
 8009288:	e7d9      	b.n	800923e <_printf_common+0x8e>
	...

0800928c <_printf_i>:
 800928c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009290:	7e0f      	ldrb	r7, [r1, #24]
 8009292:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009294:	2f78      	cmp	r7, #120	@ 0x78
 8009296:	4691      	mov	r9, r2
 8009298:	4680      	mov	r8, r0
 800929a:	460c      	mov	r4, r1
 800929c:	469a      	mov	sl, r3
 800929e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80092a2:	d807      	bhi.n	80092b4 <_printf_i+0x28>
 80092a4:	2f62      	cmp	r7, #98	@ 0x62
 80092a6:	d80a      	bhi.n	80092be <_printf_i+0x32>
 80092a8:	2f00      	cmp	r7, #0
 80092aa:	f000 80d2 	beq.w	8009452 <_printf_i+0x1c6>
 80092ae:	2f58      	cmp	r7, #88	@ 0x58
 80092b0:	f000 80b9 	beq.w	8009426 <_printf_i+0x19a>
 80092b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80092bc:	e03a      	b.n	8009334 <_printf_i+0xa8>
 80092be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80092c2:	2b15      	cmp	r3, #21
 80092c4:	d8f6      	bhi.n	80092b4 <_printf_i+0x28>
 80092c6:	a101      	add	r1, pc, #4	@ (adr r1, 80092cc <_printf_i+0x40>)
 80092c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092cc:	08009325 	.word	0x08009325
 80092d0:	08009339 	.word	0x08009339
 80092d4:	080092b5 	.word	0x080092b5
 80092d8:	080092b5 	.word	0x080092b5
 80092dc:	080092b5 	.word	0x080092b5
 80092e0:	080092b5 	.word	0x080092b5
 80092e4:	08009339 	.word	0x08009339
 80092e8:	080092b5 	.word	0x080092b5
 80092ec:	080092b5 	.word	0x080092b5
 80092f0:	080092b5 	.word	0x080092b5
 80092f4:	080092b5 	.word	0x080092b5
 80092f8:	08009439 	.word	0x08009439
 80092fc:	08009363 	.word	0x08009363
 8009300:	080093f3 	.word	0x080093f3
 8009304:	080092b5 	.word	0x080092b5
 8009308:	080092b5 	.word	0x080092b5
 800930c:	0800945b 	.word	0x0800945b
 8009310:	080092b5 	.word	0x080092b5
 8009314:	08009363 	.word	0x08009363
 8009318:	080092b5 	.word	0x080092b5
 800931c:	080092b5 	.word	0x080092b5
 8009320:	080093fb 	.word	0x080093fb
 8009324:	6833      	ldr	r3, [r6, #0]
 8009326:	1d1a      	adds	r2, r3, #4
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	6032      	str	r2, [r6, #0]
 800932c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009330:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009334:	2301      	movs	r3, #1
 8009336:	e09d      	b.n	8009474 <_printf_i+0x1e8>
 8009338:	6833      	ldr	r3, [r6, #0]
 800933a:	6820      	ldr	r0, [r4, #0]
 800933c:	1d19      	adds	r1, r3, #4
 800933e:	6031      	str	r1, [r6, #0]
 8009340:	0606      	lsls	r6, r0, #24
 8009342:	d501      	bpl.n	8009348 <_printf_i+0xbc>
 8009344:	681d      	ldr	r5, [r3, #0]
 8009346:	e003      	b.n	8009350 <_printf_i+0xc4>
 8009348:	0645      	lsls	r5, r0, #25
 800934a:	d5fb      	bpl.n	8009344 <_printf_i+0xb8>
 800934c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009350:	2d00      	cmp	r5, #0
 8009352:	da03      	bge.n	800935c <_printf_i+0xd0>
 8009354:	232d      	movs	r3, #45	@ 0x2d
 8009356:	426d      	negs	r5, r5
 8009358:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800935c:	4859      	ldr	r0, [pc, #356]	@ (80094c4 <_printf_i+0x238>)
 800935e:	230a      	movs	r3, #10
 8009360:	e011      	b.n	8009386 <_printf_i+0xfa>
 8009362:	6821      	ldr	r1, [r4, #0]
 8009364:	6833      	ldr	r3, [r6, #0]
 8009366:	0608      	lsls	r0, r1, #24
 8009368:	f853 5b04 	ldr.w	r5, [r3], #4
 800936c:	d402      	bmi.n	8009374 <_printf_i+0xe8>
 800936e:	0649      	lsls	r1, r1, #25
 8009370:	bf48      	it	mi
 8009372:	b2ad      	uxthmi	r5, r5
 8009374:	2f6f      	cmp	r7, #111	@ 0x6f
 8009376:	4853      	ldr	r0, [pc, #332]	@ (80094c4 <_printf_i+0x238>)
 8009378:	6033      	str	r3, [r6, #0]
 800937a:	bf14      	ite	ne
 800937c:	230a      	movne	r3, #10
 800937e:	2308      	moveq	r3, #8
 8009380:	2100      	movs	r1, #0
 8009382:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009386:	6866      	ldr	r6, [r4, #4]
 8009388:	60a6      	str	r6, [r4, #8]
 800938a:	2e00      	cmp	r6, #0
 800938c:	bfa2      	ittt	ge
 800938e:	6821      	ldrge	r1, [r4, #0]
 8009390:	f021 0104 	bicge.w	r1, r1, #4
 8009394:	6021      	strge	r1, [r4, #0]
 8009396:	b90d      	cbnz	r5, 800939c <_printf_i+0x110>
 8009398:	2e00      	cmp	r6, #0
 800939a:	d04b      	beq.n	8009434 <_printf_i+0x1a8>
 800939c:	4616      	mov	r6, r2
 800939e:	fbb5 f1f3 	udiv	r1, r5, r3
 80093a2:	fb03 5711 	mls	r7, r3, r1, r5
 80093a6:	5dc7      	ldrb	r7, [r0, r7]
 80093a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093ac:	462f      	mov	r7, r5
 80093ae:	42bb      	cmp	r3, r7
 80093b0:	460d      	mov	r5, r1
 80093b2:	d9f4      	bls.n	800939e <_printf_i+0x112>
 80093b4:	2b08      	cmp	r3, #8
 80093b6:	d10b      	bne.n	80093d0 <_printf_i+0x144>
 80093b8:	6823      	ldr	r3, [r4, #0]
 80093ba:	07df      	lsls	r7, r3, #31
 80093bc:	d508      	bpl.n	80093d0 <_printf_i+0x144>
 80093be:	6923      	ldr	r3, [r4, #16]
 80093c0:	6861      	ldr	r1, [r4, #4]
 80093c2:	4299      	cmp	r1, r3
 80093c4:	bfde      	ittt	le
 80093c6:	2330      	movle	r3, #48	@ 0x30
 80093c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093cc:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80093d0:	1b92      	subs	r2, r2, r6
 80093d2:	6122      	str	r2, [r4, #16]
 80093d4:	f8cd a000 	str.w	sl, [sp]
 80093d8:	464b      	mov	r3, r9
 80093da:	aa03      	add	r2, sp, #12
 80093dc:	4621      	mov	r1, r4
 80093de:	4640      	mov	r0, r8
 80093e0:	f7ff fee6 	bl	80091b0 <_printf_common>
 80093e4:	3001      	adds	r0, #1
 80093e6:	d14a      	bne.n	800947e <_printf_i+0x1f2>
 80093e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093ec:	b004      	add	sp, #16
 80093ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093f2:	6823      	ldr	r3, [r4, #0]
 80093f4:	f043 0320 	orr.w	r3, r3, #32
 80093f8:	6023      	str	r3, [r4, #0]
 80093fa:	4833      	ldr	r0, [pc, #204]	@ (80094c8 <_printf_i+0x23c>)
 80093fc:	2778      	movs	r7, #120	@ 0x78
 80093fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	6831      	ldr	r1, [r6, #0]
 8009406:	061f      	lsls	r7, r3, #24
 8009408:	f851 5b04 	ldr.w	r5, [r1], #4
 800940c:	d402      	bmi.n	8009414 <_printf_i+0x188>
 800940e:	065f      	lsls	r7, r3, #25
 8009410:	bf48      	it	mi
 8009412:	b2ad      	uxthmi	r5, r5
 8009414:	6031      	str	r1, [r6, #0]
 8009416:	07d9      	lsls	r1, r3, #31
 8009418:	bf44      	itt	mi
 800941a:	f043 0320 	orrmi.w	r3, r3, #32
 800941e:	6023      	strmi	r3, [r4, #0]
 8009420:	b11d      	cbz	r5, 800942a <_printf_i+0x19e>
 8009422:	2310      	movs	r3, #16
 8009424:	e7ac      	b.n	8009380 <_printf_i+0xf4>
 8009426:	4827      	ldr	r0, [pc, #156]	@ (80094c4 <_printf_i+0x238>)
 8009428:	e7e9      	b.n	80093fe <_printf_i+0x172>
 800942a:	6823      	ldr	r3, [r4, #0]
 800942c:	f023 0320 	bic.w	r3, r3, #32
 8009430:	6023      	str	r3, [r4, #0]
 8009432:	e7f6      	b.n	8009422 <_printf_i+0x196>
 8009434:	4616      	mov	r6, r2
 8009436:	e7bd      	b.n	80093b4 <_printf_i+0x128>
 8009438:	6833      	ldr	r3, [r6, #0]
 800943a:	6825      	ldr	r5, [r4, #0]
 800943c:	6961      	ldr	r1, [r4, #20]
 800943e:	1d18      	adds	r0, r3, #4
 8009440:	6030      	str	r0, [r6, #0]
 8009442:	062e      	lsls	r6, r5, #24
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	d501      	bpl.n	800944c <_printf_i+0x1c0>
 8009448:	6019      	str	r1, [r3, #0]
 800944a:	e002      	b.n	8009452 <_printf_i+0x1c6>
 800944c:	0668      	lsls	r0, r5, #25
 800944e:	d5fb      	bpl.n	8009448 <_printf_i+0x1bc>
 8009450:	8019      	strh	r1, [r3, #0]
 8009452:	2300      	movs	r3, #0
 8009454:	6123      	str	r3, [r4, #16]
 8009456:	4616      	mov	r6, r2
 8009458:	e7bc      	b.n	80093d4 <_printf_i+0x148>
 800945a:	6833      	ldr	r3, [r6, #0]
 800945c:	1d1a      	adds	r2, r3, #4
 800945e:	6032      	str	r2, [r6, #0]
 8009460:	681e      	ldr	r6, [r3, #0]
 8009462:	6862      	ldr	r2, [r4, #4]
 8009464:	2100      	movs	r1, #0
 8009466:	4630      	mov	r0, r6
 8009468:	f7f6 feda 	bl	8000220 <memchr>
 800946c:	b108      	cbz	r0, 8009472 <_printf_i+0x1e6>
 800946e:	1b80      	subs	r0, r0, r6
 8009470:	6060      	str	r0, [r4, #4]
 8009472:	6863      	ldr	r3, [r4, #4]
 8009474:	6123      	str	r3, [r4, #16]
 8009476:	2300      	movs	r3, #0
 8009478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800947c:	e7aa      	b.n	80093d4 <_printf_i+0x148>
 800947e:	6923      	ldr	r3, [r4, #16]
 8009480:	4632      	mov	r2, r6
 8009482:	4649      	mov	r1, r9
 8009484:	4640      	mov	r0, r8
 8009486:	47d0      	blx	sl
 8009488:	3001      	adds	r0, #1
 800948a:	d0ad      	beq.n	80093e8 <_printf_i+0x15c>
 800948c:	6823      	ldr	r3, [r4, #0]
 800948e:	079b      	lsls	r3, r3, #30
 8009490:	d413      	bmi.n	80094ba <_printf_i+0x22e>
 8009492:	68e0      	ldr	r0, [r4, #12]
 8009494:	9b03      	ldr	r3, [sp, #12]
 8009496:	4298      	cmp	r0, r3
 8009498:	bfb8      	it	lt
 800949a:	4618      	movlt	r0, r3
 800949c:	e7a6      	b.n	80093ec <_printf_i+0x160>
 800949e:	2301      	movs	r3, #1
 80094a0:	4632      	mov	r2, r6
 80094a2:	4649      	mov	r1, r9
 80094a4:	4640      	mov	r0, r8
 80094a6:	47d0      	blx	sl
 80094a8:	3001      	adds	r0, #1
 80094aa:	d09d      	beq.n	80093e8 <_printf_i+0x15c>
 80094ac:	3501      	adds	r5, #1
 80094ae:	68e3      	ldr	r3, [r4, #12]
 80094b0:	9903      	ldr	r1, [sp, #12]
 80094b2:	1a5b      	subs	r3, r3, r1
 80094b4:	42ab      	cmp	r3, r5
 80094b6:	dcf2      	bgt.n	800949e <_printf_i+0x212>
 80094b8:	e7eb      	b.n	8009492 <_printf_i+0x206>
 80094ba:	2500      	movs	r5, #0
 80094bc:	f104 0619 	add.w	r6, r4, #25
 80094c0:	e7f5      	b.n	80094ae <_printf_i+0x222>
 80094c2:	bf00      	nop
 80094c4:	0800daea 	.word	0x0800daea
 80094c8:	0800dafb 	.word	0x0800dafb

080094cc <_scanf_float>:
 80094cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d0:	b087      	sub	sp, #28
 80094d2:	4617      	mov	r7, r2
 80094d4:	9303      	str	r3, [sp, #12]
 80094d6:	688b      	ldr	r3, [r1, #8]
 80094d8:	1e5a      	subs	r2, r3, #1
 80094da:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80094de:	bf81      	itttt	hi
 80094e0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80094e4:	eb03 0b05 	addhi.w	fp, r3, r5
 80094e8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80094ec:	608b      	strhi	r3, [r1, #8]
 80094ee:	680b      	ldr	r3, [r1, #0]
 80094f0:	460a      	mov	r2, r1
 80094f2:	f04f 0500 	mov.w	r5, #0
 80094f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80094fa:	f842 3b1c 	str.w	r3, [r2], #28
 80094fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009502:	4680      	mov	r8, r0
 8009504:	460c      	mov	r4, r1
 8009506:	bf98      	it	ls
 8009508:	f04f 0b00 	movls.w	fp, #0
 800950c:	9201      	str	r2, [sp, #4]
 800950e:	4616      	mov	r6, r2
 8009510:	46aa      	mov	sl, r5
 8009512:	46a9      	mov	r9, r5
 8009514:	9502      	str	r5, [sp, #8]
 8009516:	68a2      	ldr	r2, [r4, #8]
 8009518:	b152      	cbz	r2, 8009530 <_scanf_float+0x64>
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	2b4e      	cmp	r3, #78	@ 0x4e
 8009520:	d864      	bhi.n	80095ec <_scanf_float+0x120>
 8009522:	2b40      	cmp	r3, #64	@ 0x40
 8009524:	d83c      	bhi.n	80095a0 <_scanf_float+0xd4>
 8009526:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800952a:	b2c8      	uxtb	r0, r1
 800952c:	280e      	cmp	r0, #14
 800952e:	d93a      	bls.n	80095a6 <_scanf_float+0xda>
 8009530:	f1b9 0f00 	cmp.w	r9, #0
 8009534:	d003      	beq.n	800953e <_scanf_float+0x72>
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800953c:	6023      	str	r3, [r4, #0]
 800953e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009542:	f1ba 0f01 	cmp.w	sl, #1
 8009546:	f200 8117 	bhi.w	8009778 <_scanf_float+0x2ac>
 800954a:	9b01      	ldr	r3, [sp, #4]
 800954c:	429e      	cmp	r6, r3
 800954e:	f200 8108 	bhi.w	8009762 <_scanf_float+0x296>
 8009552:	2001      	movs	r0, #1
 8009554:	b007      	add	sp, #28
 8009556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800955a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800955e:	2a0d      	cmp	r2, #13
 8009560:	d8e6      	bhi.n	8009530 <_scanf_float+0x64>
 8009562:	a101      	add	r1, pc, #4	@ (adr r1, 8009568 <_scanf_float+0x9c>)
 8009564:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009568:	080096af 	.word	0x080096af
 800956c:	08009531 	.word	0x08009531
 8009570:	08009531 	.word	0x08009531
 8009574:	08009531 	.word	0x08009531
 8009578:	0800970f 	.word	0x0800970f
 800957c:	080096e7 	.word	0x080096e7
 8009580:	08009531 	.word	0x08009531
 8009584:	08009531 	.word	0x08009531
 8009588:	080096bd 	.word	0x080096bd
 800958c:	08009531 	.word	0x08009531
 8009590:	08009531 	.word	0x08009531
 8009594:	08009531 	.word	0x08009531
 8009598:	08009531 	.word	0x08009531
 800959c:	08009675 	.word	0x08009675
 80095a0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80095a4:	e7db      	b.n	800955e <_scanf_float+0x92>
 80095a6:	290e      	cmp	r1, #14
 80095a8:	d8c2      	bhi.n	8009530 <_scanf_float+0x64>
 80095aa:	a001      	add	r0, pc, #4	@ (adr r0, 80095b0 <_scanf_float+0xe4>)
 80095ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80095b0:	08009665 	.word	0x08009665
 80095b4:	08009531 	.word	0x08009531
 80095b8:	08009665 	.word	0x08009665
 80095bc:	080096fb 	.word	0x080096fb
 80095c0:	08009531 	.word	0x08009531
 80095c4:	0800960d 	.word	0x0800960d
 80095c8:	0800964b 	.word	0x0800964b
 80095cc:	0800964b 	.word	0x0800964b
 80095d0:	0800964b 	.word	0x0800964b
 80095d4:	0800964b 	.word	0x0800964b
 80095d8:	0800964b 	.word	0x0800964b
 80095dc:	0800964b 	.word	0x0800964b
 80095e0:	0800964b 	.word	0x0800964b
 80095e4:	0800964b 	.word	0x0800964b
 80095e8:	0800964b 	.word	0x0800964b
 80095ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80095ee:	d809      	bhi.n	8009604 <_scanf_float+0x138>
 80095f0:	2b60      	cmp	r3, #96	@ 0x60
 80095f2:	d8b2      	bhi.n	800955a <_scanf_float+0x8e>
 80095f4:	2b54      	cmp	r3, #84	@ 0x54
 80095f6:	d07b      	beq.n	80096f0 <_scanf_float+0x224>
 80095f8:	2b59      	cmp	r3, #89	@ 0x59
 80095fa:	d199      	bne.n	8009530 <_scanf_float+0x64>
 80095fc:	2d07      	cmp	r5, #7
 80095fe:	d197      	bne.n	8009530 <_scanf_float+0x64>
 8009600:	2508      	movs	r5, #8
 8009602:	e02c      	b.n	800965e <_scanf_float+0x192>
 8009604:	2b74      	cmp	r3, #116	@ 0x74
 8009606:	d073      	beq.n	80096f0 <_scanf_float+0x224>
 8009608:	2b79      	cmp	r3, #121	@ 0x79
 800960a:	e7f6      	b.n	80095fa <_scanf_float+0x12e>
 800960c:	6821      	ldr	r1, [r4, #0]
 800960e:	05c8      	lsls	r0, r1, #23
 8009610:	d51b      	bpl.n	800964a <_scanf_float+0x17e>
 8009612:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009616:	6021      	str	r1, [r4, #0]
 8009618:	f109 0901 	add.w	r9, r9, #1
 800961c:	f1bb 0f00 	cmp.w	fp, #0
 8009620:	d003      	beq.n	800962a <_scanf_float+0x15e>
 8009622:	3201      	adds	r2, #1
 8009624:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8009628:	60a2      	str	r2, [r4, #8]
 800962a:	68a3      	ldr	r3, [r4, #8]
 800962c:	3b01      	subs	r3, #1
 800962e:	60a3      	str	r3, [r4, #8]
 8009630:	6923      	ldr	r3, [r4, #16]
 8009632:	3301      	adds	r3, #1
 8009634:	6123      	str	r3, [r4, #16]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	3b01      	subs	r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	607b      	str	r3, [r7, #4]
 800963e:	f340 8087 	ble.w	8009750 <_scanf_float+0x284>
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	3301      	adds	r3, #1
 8009646:	603b      	str	r3, [r7, #0]
 8009648:	e765      	b.n	8009516 <_scanf_float+0x4a>
 800964a:	eb1a 0105 	adds.w	r1, sl, r5
 800964e:	f47f af6f 	bne.w	8009530 <_scanf_float+0x64>
 8009652:	6822      	ldr	r2, [r4, #0]
 8009654:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009658:	6022      	str	r2, [r4, #0]
 800965a:	460d      	mov	r5, r1
 800965c:	468a      	mov	sl, r1
 800965e:	f806 3b01 	strb.w	r3, [r6], #1
 8009662:	e7e2      	b.n	800962a <_scanf_float+0x15e>
 8009664:	6822      	ldr	r2, [r4, #0]
 8009666:	0610      	lsls	r0, r2, #24
 8009668:	f57f af62 	bpl.w	8009530 <_scanf_float+0x64>
 800966c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009670:	6022      	str	r2, [r4, #0]
 8009672:	e7f4      	b.n	800965e <_scanf_float+0x192>
 8009674:	f1ba 0f00 	cmp.w	sl, #0
 8009678:	d10e      	bne.n	8009698 <_scanf_float+0x1cc>
 800967a:	f1b9 0f00 	cmp.w	r9, #0
 800967e:	d10e      	bne.n	800969e <_scanf_float+0x1d2>
 8009680:	6822      	ldr	r2, [r4, #0]
 8009682:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009686:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800968a:	d108      	bne.n	800969e <_scanf_float+0x1d2>
 800968c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009690:	6022      	str	r2, [r4, #0]
 8009692:	f04f 0a01 	mov.w	sl, #1
 8009696:	e7e2      	b.n	800965e <_scanf_float+0x192>
 8009698:	f1ba 0f02 	cmp.w	sl, #2
 800969c:	d055      	beq.n	800974a <_scanf_float+0x27e>
 800969e:	2d01      	cmp	r5, #1
 80096a0:	d002      	beq.n	80096a8 <_scanf_float+0x1dc>
 80096a2:	2d04      	cmp	r5, #4
 80096a4:	f47f af44 	bne.w	8009530 <_scanf_float+0x64>
 80096a8:	3501      	adds	r5, #1
 80096aa:	b2ed      	uxtb	r5, r5
 80096ac:	e7d7      	b.n	800965e <_scanf_float+0x192>
 80096ae:	f1ba 0f01 	cmp.w	sl, #1
 80096b2:	f47f af3d 	bne.w	8009530 <_scanf_float+0x64>
 80096b6:	f04f 0a02 	mov.w	sl, #2
 80096ba:	e7d0      	b.n	800965e <_scanf_float+0x192>
 80096bc:	b97d      	cbnz	r5, 80096de <_scanf_float+0x212>
 80096be:	f1b9 0f00 	cmp.w	r9, #0
 80096c2:	f47f af38 	bne.w	8009536 <_scanf_float+0x6a>
 80096c6:	6822      	ldr	r2, [r4, #0]
 80096c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80096cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80096d0:	f040 8108 	bne.w	80098e4 <_scanf_float+0x418>
 80096d4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80096d8:	6022      	str	r2, [r4, #0]
 80096da:	2501      	movs	r5, #1
 80096dc:	e7bf      	b.n	800965e <_scanf_float+0x192>
 80096de:	2d03      	cmp	r5, #3
 80096e0:	d0e2      	beq.n	80096a8 <_scanf_float+0x1dc>
 80096e2:	2d05      	cmp	r5, #5
 80096e4:	e7de      	b.n	80096a4 <_scanf_float+0x1d8>
 80096e6:	2d02      	cmp	r5, #2
 80096e8:	f47f af22 	bne.w	8009530 <_scanf_float+0x64>
 80096ec:	2503      	movs	r5, #3
 80096ee:	e7b6      	b.n	800965e <_scanf_float+0x192>
 80096f0:	2d06      	cmp	r5, #6
 80096f2:	f47f af1d 	bne.w	8009530 <_scanf_float+0x64>
 80096f6:	2507      	movs	r5, #7
 80096f8:	e7b1      	b.n	800965e <_scanf_float+0x192>
 80096fa:	6822      	ldr	r2, [r4, #0]
 80096fc:	0591      	lsls	r1, r2, #22
 80096fe:	f57f af17 	bpl.w	8009530 <_scanf_float+0x64>
 8009702:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009706:	6022      	str	r2, [r4, #0]
 8009708:	f8cd 9008 	str.w	r9, [sp, #8]
 800970c:	e7a7      	b.n	800965e <_scanf_float+0x192>
 800970e:	6822      	ldr	r2, [r4, #0]
 8009710:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009714:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009718:	d006      	beq.n	8009728 <_scanf_float+0x25c>
 800971a:	0550      	lsls	r0, r2, #21
 800971c:	f57f af08 	bpl.w	8009530 <_scanf_float+0x64>
 8009720:	f1b9 0f00 	cmp.w	r9, #0
 8009724:	f000 80de 	beq.w	80098e4 <_scanf_float+0x418>
 8009728:	0591      	lsls	r1, r2, #22
 800972a:	bf58      	it	pl
 800972c:	9902      	ldrpl	r1, [sp, #8]
 800972e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009732:	bf58      	it	pl
 8009734:	eba9 0101 	subpl.w	r1, r9, r1
 8009738:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800973c:	bf58      	it	pl
 800973e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009742:	6022      	str	r2, [r4, #0]
 8009744:	f04f 0900 	mov.w	r9, #0
 8009748:	e789      	b.n	800965e <_scanf_float+0x192>
 800974a:	f04f 0a03 	mov.w	sl, #3
 800974e:	e786      	b.n	800965e <_scanf_float+0x192>
 8009750:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009754:	4639      	mov	r1, r7
 8009756:	4640      	mov	r0, r8
 8009758:	4798      	blx	r3
 800975a:	2800      	cmp	r0, #0
 800975c:	f43f aedb 	beq.w	8009516 <_scanf_float+0x4a>
 8009760:	e6e6      	b.n	8009530 <_scanf_float+0x64>
 8009762:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009766:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800976a:	463a      	mov	r2, r7
 800976c:	4640      	mov	r0, r8
 800976e:	4798      	blx	r3
 8009770:	6923      	ldr	r3, [r4, #16]
 8009772:	3b01      	subs	r3, #1
 8009774:	6123      	str	r3, [r4, #16]
 8009776:	e6e8      	b.n	800954a <_scanf_float+0x7e>
 8009778:	1e6b      	subs	r3, r5, #1
 800977a:	2b06      	cmp	r3, #6
 800977c:	d824      	bhi.n	80097c8 <_scanf_float+0x2fc>
 800977e:	2d02      	cmp	r5, #2
 8009780:	d836      	bhi.n	80097f0 <_scanf_float+0x324>
 8009782:	9b01      	ldr	r3, [sp, #4]
 8009784:	429e      	cmp	r6, r3
 8009786:	f67f aee4 	bls.w	8009552 <_scanf_float+0x86>
 800978a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800978e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009792:	463a      	mov	r2, r7
 8009794:	4640      	mov	r0, r8
 8009796:	4798      	blx	r3
 8009798:	6923      	ldr	r3, [r4, #16]
 800979a:	3b01      	subs	r3, #1
 800979c:	6123      	str	r3, [r4, #16]
 800979e:	e7f0      	b.n	8009782 <_scanf_float+0x2b6>
 80097a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80097a4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80097a8:	463a      	mov	r2, r7
 80097aa:	4640      	mov	r0, r8
 80097ac:	4798      	blx	r3
 80097ae:	6923      	ldr	r3, [r4, #16]
 80097b0:	3b01      	subs	r3, #1
 80097b2:	6123      	str	r3, [r4, #16]
 80097b4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80097b8:	fa5f fa8a 	uxtb.w	sl, sl
 80097bc:	f1ba 0f02 	cmp.w	sl, #2
 80097c0:	d1ee      	bne.n	80097a0 <_scanf_float+0x2d4>
 80097c2:	3d03      	subs	r5, #3
 80097c4:	b2ed      	uxtb	r5, r5
 80097c6:	1b76      	subs	r6, r6, r5
 80097c8:	6823      	ldr	r3, [r4, #0]
 80097ca:	05da      	lsls	r2, r3, #23
 80097cc:	d530      	bpl.n	8009830 <_scanf_float+0x364>
 80097ce:	055b      	lsls	r3, r3, #21
 80097d0:	d511      	bpl.n	80097f6 <_scanf_float+0x32a>
 80097d2:	9b01      	ldr	r3, [sp, #4]
 80097d4:	429e      	cmp	r6, r3
 80097d6:	f67f aebc 	bls.w	8009552 <_scanf_float+0x86>
 80097da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80097de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097e2:	463a      	mov	r2, r7
 80097e4:	4640      	mov	r0, r8
 80097e6:	4798      	blx	r3
 80097e8:	6923      	ldr	r3, [r4, #16]
 80097ea:	3b01      	subs	r3, #1
 80097ec:	6123      	str	r3, [r4, #16]
 80097ee:	e7f0      	b.n	80097d2 <_scanf_float+0x306>
 80097f0:	46aa      	mov	sl, r5
 80097f2:	46b3      	mov	fp, r6
 80097f4:	e7de      	b.n	80097b4 <_scanf_float+0x2e8>
 80097f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80097fa:	6923      	ldr	r3, [r4, #16]
 80097fc:	2965      	cmp	r1, #101	@ 0x65
 80097fe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009802:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8009806:	6123      	str	r3, [r4, #16]
 8009808:	d00c      	beq.n	8009824 <_scanf_float+0x358>
 800980a:	2945      	cmp	r1, #69	@ 0x45
 800980c:	d00a      	beq.n	8009824 <_scanf_float+0x358>
 800980e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009812:	463a      	mov	r2, r7
 8009814:	4640      	mov	r0, r8
 8009816:	4798      	blx	r3
 8009818:	6923      	ldr	r3, [r4, #16]
 800981a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800981e:	3b01      	subs	r3, #1
 8009820:	1eb5      	subs	r5, r6, #2
 8009822:	6123      	str	r3, [r4, #16]
 8009824:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009828:	463a      	mov	r2, r7
 800982a:	4640      	mov	r0, r8
 800982c:	4798      	blx	r3
 800982e:	462e      	mov	r6, r5
 8009830:	6822      	ldr	r2, [r4, #0]
 8009832:	f012 0210 	ands.w	r2, r2, #16
 8009836:	d001      	beq.n	800983c <_scanf_float+0x370>
 8009838:	2000      	movs	r0, #0
 800983a:	e68b      	b.n	8009554 <_scanf_float+0x88>
 800983c:	7032      	strb	r2, [r6, #0]
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009848:	d11c      	bne.n	8009884 <_scanf_float+0x3b8>
 800984a:	9b02      	ldr	r3, [sp, #8]
 800984c:	454b      	cmp	r3, r9
 800984e:	eba3 0209 	sub.w	r2, r3, r9
 8009852:	d123      	bne.n	800989c <_scanf_float+0x3d0>
 8009854:	9901      	ldr	r1, [sp, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	4640      	mov	r0, r8
 800985a:	f002 fd15 	bl	800c288 <_strtod_r>
 800985e:	9b03      	ldr	r3, [sp, #12]
 8009860:	6821      	ldr	r1, [r4, #0]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f011 0f02 	tst.w	r1, #2
 8009868:	ec57 6b10 	vmov	r6, r7, d0
 800986c:	f103 0204 	add.w	r2, r3, #4
 8009870:	d01f      	beq.n	80098b2 <_scanf_float+0x3e6>
 8009872:	9903      	ldr	r1, [sp, #12]
 8009874:	600a      	str	r2, [r1, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	e9c3 6700 	strd	r6, r7, [r3]
 800987c:	68e3      	ldr	r3, [r4, #12]
 800987e:	3301      	adds	r3, #1
 8009880:	60e3      	str	r3, [r4, #12]
 8009882:	e7d9      	b.n	8009838 <_scanf_float+0x36c>
 8009884:	9b04      	ldr	r3, [sp, #16]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d0e4      	beq.n	8009854 <_scanf_float+0x388>
 800988a:	9905      	ldr	r1, [sp, #20]
 800988c:	230a      	movs	r3, #10
 800988e:	3101      	adds	r1, #1
 8009890:	4640      	mov	r0, r8
 8009892:	f002 fd79 	bl	800c388 <_strtol_r>
 8009896:	9b04      	ldr	r3, [sp, #16]
 8009898:	9e05      	ldr	r6, [sp, #20]
 800989a:	1ac2      	subs	r2, r0, r3
 800989c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80098a0:	429e      	cmp	r6, r3
 80098a2:	bf28      	it	cs
 80098a4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80098a8:	4910      	ldr	r1, [pc, #64]	@ (80098ec <_scanf_float+0x420>)
 80098aa:	4630      	mov	r0, r6
 80098ac:	f000 f954 	bl	8009b58 <siprintf>
 80098b0:	e7d0      	b.n	8009854 <_scanf_float+0x388>
 80098b2:	f011 0f04 	tst.w	r1, #4
 80098b6:	9903      	ldr	r1, [sp, #12]
 80098b8:	600a      	str	r2, [r1, #0]
 80098ba:	d1dc      	bne.n	8009876 <_scanf_float+0x3aa>
 80098bc:	681d      	ldr	r5, [r3, #0]
 80098be:	4632      	mov	r2, r6
 80098c0:	463b      	mov	r3, r7
 80098c2:	4630      	mov	r0, r6
 80098c4:	4639      	mov	r1, r7
 80098c6:	f7f7 f959 	bl	8000b7c <__aeabi_dcmpun>
 80098ca:	b128      	cbz	r0, 80098d8 <_scanf_float+0x40c>
 80098cc:	4808      	ldr	r0, [pc, #32]	@ (80098f0 <_scanf_float+0x424>)
 80098ce:	f000 fad5 	bl	8009e7c <nanf>
 80098d2:	ed85 0a00 	vstr	s0, [r5]
 80098d6:	e7d1      	b.n	800987c <_scanf_float+0x3b0>
 80098d8:	4630      	mov	r0, r6
 80098da:	4639      	mov	r1, r7
 80098dc:	f7f7 f9ac 	bl	8000c38 <__aeabi_d2f>
 80098e0:	6028      	str	r0, [r5, #0]
 80098e2:	e7cb      	b.n	800987c <_scanf_float+0x3b0>
 80098e4:	f04f 0900 	mov.w	r9, #0
 80098e8:	e629      	b.n	800953e <_scanf_float+0x72>
 80098ea:	bf00      	nop
 80098ec:	0800db0c 	.word	0x0800db0c
 80098f0:	0800dea5 	.word	0x0800dea5

080098f4 <std>:
 80098f4:	2300      	movs	r3, #0
 80098f6:	b510      	push	{r4, lr}
 80098f8:	4604      	mov	r4, r0
 80098fa:	e9c0 3300 	strd	r3, r3, [r0]
 80098fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009902:	6083      	str	r3, [r0, #8]
 8009904:	8181      	strh	r1, [r0, #12]
 8009906:	6643      	str	r3, [r0, #100]	@ 0x64
 8009908:	81c2      	strh	r2, [r0, #14]
 800990a:	6183      	str	r3, [r0, #24]
 800990c:	4619      	mov	r1, r3
 800990e:	2208      	movs	r2, #8
 8009910:	305c      	adds	r0, #92	@ 0x5c
 8009912:	f000 fa33 	bl	8009d7c <memset>
 8009916:	4b0d      	ldr	r3, [pc, #52]	@ (800994c <std+0x58>)
 8009918:	6263      	str	r3, [r4, #36]	@ 0x24
 800991a:	4b0d      	ldr	r3, [pc, #52]	@ (8009950 <std+0x5c>)
 800991c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800991e:	4b0d      	ldr	r3, [pc, #52]	@ (8009954 <std+0x60>)
 8009920:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009922:	4b0d      	ldr	r3, [pc, #52]	@ (8009958 <std+0x64>)
 8009924:	6323      	str	r3, [r4, #48]	@ 0x30
 8009926:	4b0d      	ldr	r3, [pc, #52]	@ (800995c <std+0x68>)
 8009928:	6224      	str	r4, [r4, #32]
 800992a:	429c      	cmp	r4, r3
 800992c:	d006      	beq.n	800993c <std+0x48>
 800992e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009932:	4294      	cmp	r4, r2
 8009934:	d002      	beq.n	800993c <std+0x48>
 8009936:	33d0      	adds	r3, #208	@ 0xd0
 8009938:	429c      	cmp	r4, r3
 800993a:	d105      	bne.n	8009948 <std+0x54>
 800993c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009944:	f000 ba96 	b.w	8009e74 <__retarget_lock_init_recursive>
 8009948:	bd10      	pop	{r4, pc}
 800994a:	bf00      	nop
 800994c:	08009b99 	.word	0x08009b99
 8009950:	08009bbb 	.word	0x08009bbb
 8009954:	08009bf3 	.word	0x08009bf3
 8009958:	08009c17 	.word	0x08009c17
 800995c:	20001854 	.word	0x20001854

08009960 <stdio_exit_handler>:
 8009960:	4a02      	ldr	r2, [pc, #8]	@ (800996c <stdio_exit_handler+0xc>)
 8009962:	4903      	ldr	r1, [pc, #12]	@ (8009970 <stdio_exit_handler+0x10>)
 8009964:	4803      	ldr	r0, [pc, #12]	@ (8009974 <stdio_exit_handler+0x14>)
 8009966:	f000 b869 	b.w	8009a3c <_fwalk_sglue>
 800996a:	bf00      	nop
 800996c:	20000f50 	.word	0x20000f50
 8009970:	0800c9c9 	.word	0x0800c9c9
 8009974:	20000f60 	.word	0x20000f60

08009978 <cleanup_stdio>:
 8009978:	6841      	ldr	r1, [r0, #4]
 800997a:	4b0c      	ldr	r3, [pc, #48]	@ (80099ac <cleanup_stdio+0x34>)
 800997c:	4299      	cmp	r1, r3
 800997e:	b510      	push	{r4, lr}
 8009980:	4604      	mov	r4, r0
 8009982:	d001      	beq.n	8009988 <cleanup_stdio+0x10>
 8009984:	f003 f820 	bl	800c9c8 <_fflush_r>
 8009988:	68a1      	ldr	r1, [r4, #8]
 800998a:	4b09      	ldr	r3, [pc, #36]	@ (80099b0 <cleanup_stdio+0x38>)
 800998c:	4299      	cmp	r1, r3
 800998e:	d002      	beq.n	8009996 <cleanup_stdio+0x1e>
 8009990:	4620      	mov	r0, r4
 8009992:	f003 f819 	bl	800c9c8 <_fflush_r>
 8009996:	68e1      	ldr	r1, [r4, #12]
 8009998:	4b06      	ldr	r3, [pc, #24]	@ (80099b4 <cleanup_stdio+0x3c>)
 800999a:	4299      	cmp	r1, r3
 800999c:	d004      	beq.n	80099a8 <cleanup_stdio+0x30>
 800999e:	4620      	mov	r0, r4
 80099a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099a4:	f003 b810 	b.w	800c9c8 <_fflush_r>
 80099a8:	bd10      	pop	{r4, pc}
 80099aa:	bf00      	nop
 80099ac:	20001854 	.word	0x20001854
 80099b0:	200018bc 	.word	0x200018bc
 80099b4:	20001924 	.word	0x20001924

080099b8 <global_stdio_init.part.0>:
 80099b8:	b510      	push	{r4, lr}
 80099ba:	4b0b      	ldr	r3, [pc, #44]	@ (80099e8 <global_stdio_init.part.0+0x30>)
 80099bc:	4c0b      	ldr	r4, [pc, #44]	@ (80099ec <global_stdio_init.part.0+0x34>)
 80099be:	4a0c      	ldr	r2, [pc, #48]	@ (80099f0 <global_stdio_init.part.0+0x38>)
 80099c0:	601a      	str	r2, [r3, #0]
 80099c2:	4620      	mov	r0, r4
 80099c4:	2200      	movs	r2, #0
 80099c6:	2104      	movs	r1, #4
 80099c8:	f7ff ff94 	bl	80098f4 <std>
 80099cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80099d0:	2201      	movs	r2, #1
 80099d2:	2109      	movs	r1, #9
 80099d4:	f7ff ff8e 	bl	80098f4 <std>
 80099d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80099dc:	2202      	movs	r2, #2
 80099de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099e2:	2112      	movs	r1, #18
 80099e4:	f7ff bf86 	b.w	80098f4 <std>
 80099e8:	2000198c 	.word	0x2000198c
 80099ec:	20001854 	.word	0x20001854
 80099f0:	08009961 	.word	0x08009961

080099f4 <__sfp_lock_acquire>:
 80099f4:	4801      	ldr	r0, [pc, #4]	@ (80099fc <__sfp_lock_acquire+0x8>)
 80099f6:	f000 ba3e 	b.w	8009e76 <__retarget_lock_acquire_recursive>
 80099fa:	bf00      	nop
 80099fc:	20001995 	.word	0x20001995

08009a00 <__sfp_lock_release>:
 8009a00:	4801      	ldr	r0, [pc, #4]	@ (8009a08 <__sfp_lock_release+0x8>)
 8009a02:	f000 ba39 	b.w	8009e78 <__retarget_lock_release_recursive>
 8009a06:	bf00      	nop
 8009a08:	20001995 	.word	0x20001995

08009a0c <__sinit>:
 8009a0c:	b510      	push	{r4, lr}
 8009a0e:	4604      	mov	r4, r0
 8009a10:	f7ff fff0 	bl	80099f4 <__sfp_lock_acquire>
 8009a14:	6a23      	ldr	r3, [r4, #32]
 8009a16:	b11b      	cbz	r3, 8009a20 <__sinit+0x14>
 8009a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a1c:	f7ff bff0 	b.w	8009a00 <__sfp_lock_release>
 8009a20:	4b04      	ldr	r3, [pc, #16]	@ (8009a34 <__sinit+0x28>)
 8009a22:	6223      	str	r3, [r4, #32]
 8009a24:	4b04      	ldr	r3, [pc, #16]	@ (8009a38 <__sinit+0x2c>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d1f5      	bne.n	8009a18 <__sinit+0xc>
 8009a2c:	f7ff ffc4 	bl	80099b8 <global_stdio_init.part.0>
 8009a30:	e7f2      	b.n	8009a18 <__sinit+0xc>
 8009a32:	bf00      	nop
 8009a34:	08009979 	.word	0x08009979
 8009a38:	2000198c 	.word	0x2000198c

08009a3c <_fwalk_sglue>:
 8009a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a40:	4607      	mov	r7, r0
 8009a42:	4688      	mov	r8, r1
 8009a44:	4614      	mov	r4, r2
 8009a46:	2600      	movs	r6, #0
 8009a48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a4c:	f1b9 0901 	subs.w	r9, r9, #1
 8009a50:	d505      	bpl.n	8009a5e <_fwalk_sglue+0x22>
 8009a52:	6824      	ldr	r4, [r4, #0]
 8009a54:	2c00      	cmp	r4, #0
 8009a56:	d1f7      	bne.n	8009a48 <_fwalk_sglue+0xc>
 8009a58:	4630      	mov	r0, r6
 8009a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a5e:	89ab      	ldrh	r3, [r5, #12]
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d907      	bls.n	8009a74 <_fwalk_sglue+0x38>
 8009a64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	d003      	beq.n	8009a74 <_fwalk_sglue+0x38>
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	4638      	mov	r0, r7
 8009a70:	47c0      	blx	r8
 8009a72:	4306      	orrs	r6, r0
 8009a74:	3568      	adds	r5, #104	@ 0x68
 8009a76:	e7e9      	b.n	8009a4c <_fwalk_sglue+0x10>

08009a78 <iprintf>:
 8009a78:	b40f      	push	{r0, r1, r2, r3}
 8009a7a:	b507      	push	{r0, r1, r2, lr}
 8009a7c:	4906      	ldr	r1, [pc, #24]	@ (8009a98 <iprintf+0x20>)
 8009a7e:	ab04      	add	r3, sp, #16
 8009a80:	6808      	ldr	r0, [r1, #0]
 8009a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a86:	6881      	ldr	r1, [r0, #8]
 8009a88:	9301      	str	r3, [sp, #4]
 8009a8a:	f002 fe01 	bl	800c690 <_vfiprintf_r>
 8009a8e:	b003      	add	sp, #12
 8009a90:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a94:	b004      	add	sp, #16
 8009a96:	4770      	bx	lr
 8009a98:	20000f5c 	.word	0x20000f5c

08009a9c <_puts_r>:
 8009a9c:	6a03      	ldr	r3, [r0, #32]
 8009a9e:	b570      	push	{r4, r5, r6, lr}
 8009aa0:	6884      	ldr	r4, [r0, #8]
 8009aa2:	4605      	mov	r5, r0
 8009aa4:	460e      	mov	r6, r1
 8009aa6:	b90b      	cbnz	r3, 8009aac <_puts_r+0x10>
 8009aa8:	f7ff ffb0 	bl	8009a0c <__sinit>
 8009aac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009aae:	07db      	lsls	r3, r3, #31
 8009ab0:	d405      	bmi.n	8009abe <_puts_r+0x22>
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	0598      	lsls	r0, r3, #22
 8009ab6:	d402      	bmi.n	8009abe <_puts_r+0x22>
 8009ab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009aba:	f000 f9dc 	bl	8009e76 <__retarget_lock_acquire_recursive>
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	0719      	lsls	r1, r3, #28
 8009ac2:	d502      	bpl.n	8009aca <_puts_r+0x2e>
 8009ac4:	6923      	ldr	r3, [r4, #16]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d135      	bne.n	8009b36 <_puts_r+0x9a>
 8009aca:	4621      	mov	r1, r4
 8009acc:	4628      	mov	r0, r5
 8009ace:	f000 f8e5 	bl	8009c9c <__swsetup_r>
 8009ad2:	b380      	cbz	r0, 8009b36 <_puts_r+0x9a>
 8009ad4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009ad8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ada:	07da      	lsls	r2, r3, #31
 8009adc:	d405      	bmi.n	8009aea <_puts_r+0x4e>
 8009ade:	89a3      	ldrh	r3, [r4, #12]
 8009ae0:	059b      	lsls	r3, r3, #22
 8009ae2:	d402      	bmi.n	8009aea <_puts_r+0x4e>
 8009ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ae6:	f000 f9c7 	bl	8009e78 <__retarget_lock_release_recursive>
 8009aea:	4628      	mov	r0, r5
 8009aec:	bd70      	pop	{r4, r5, r6, pc}
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	da04      	bge.n	8009afc <_puts_r+0x60>
 8009af2:	69a2      	ldr	r2, [r4, #24]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	dc17      	bgt.n	8009b28 <_puts_r+0x8c>
 8009af8:	290a      	cmp	r1, #10
 8009afa:	d015      	beq.n	8009b28 <_puts_r+0x8c>
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	1c5a      	adds	r2, r3, #1
 8009b00:	6022      	str	r2, [r4, #0]
 8009b02:	7019      	strb	r1, [r3, #0]
 8009b04:	68a3      	ldr	r3, [r4, #8]
 8009b06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	60a3      	str	r3, [r4, #8]
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d1ed      	bne.n	8009aee <_puts_r+0x52>
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	da11      	bge.n	8009b3a <_puts_r+0x9e>
 8009b16:	4622      	mov	r2, r4
 8009b18:	210a      	movs	r1, #10
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	f000 f87f 	bl	8009c1e <__swbuf_r>
 8009b20:	3001      	adds	r0, #1
 8009b22:	d0d7      	beq.n	8009ad4 <_puts_r+0x38>
 8009b24:	250a      	movs	r5, #10
 8009b26:	e7d7      	b.n	8009ad8 <_puts_r+0x3c>
 8009b28:	4622      	mov	r2, r4
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	f000 f877 	bl	8009c1e <__swbuf_r>
 8009b30:	3001      	adds	r0, #1
 8009b32:	d1e7      	bne.n	8009b04 <_puts_r+0x68>
 8009b34:	e7ce      	b.n	8009ad4 <_puts_r+0x38>
 8009b36:	3e01      	subs	r6, #1
 8009b38:	e7e4      	b.n	8009b04 <_puts_r+0x68>
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	1c5a      	adds	r2, r3, #1
 8009b3e:	6022      	str	r2, [r4, #0]
 8009b40:	220a      	movs	r2, #10
 8009b42:	701a      	strb	r2, [r3, #0]
 8009b44:	e7ee      	b.n	8009b24 <_puts_r+0x88>
	...

08009b48 <puts>:
 8009b48:	4b02      	ldr	r3, [pc, #8]	@ (8009b54 <puts+0xc>)
 8009b4a:	4601      	mov	r1, r0
 8009b4c:	6818      	ldr	r0, [r3, #0]
 8009b4e:	f7ff bfa5 	b.w	8009a9c <_puts_r>
 8009b52:	bf00      	nop
 8009b54:	20000f5c 	.word	0x20000f5c

08009b58 <siprintf>:
 8009b58:	b40e      	push	{r1, r2, r3}
 8009b5a:	b500      	push	{lr}
 8009b5c:	b09c      	sub	sp, #112	@ 0x70
 8009b5e:	ab1d      	add	r3, sp, #116	@ 0x74
 8009b60:	9002      	str	r0, [sp, #8]
 8009b62:	9006      	str	r0, [sp, #24]
 8009b64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b68:	4809      	ldr	r0, [pc, #36]	@ (8009b90 <siprintf+0x38>)
 8009b6a:	9107      	str	r1, [sp, #28]
 8009b6c:	9104      	str	r1, [sp, #16]
 8009b6e:	4909      	ldr	r1, [pc, #36]	@ (8009b94 <siprintf+0x3c>)
 8009b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b74:	9105      	str	r1, [sp, #20]
 8009b76:	6800      	ldr	r0, [r0, #0]
 8009b78:	9301      	str	r3, [sp, #4]
 8009b7a:	a902      	add	r1, sp, #8
 8009b7c:	f002 fc62 	bl	800c444 <_svfiprintf_r>
 8009b80:	9b02      	ldr	r3, [sp, #8]
 8009b82:	2200      	movs	r2, #0
 8009b84:	701a      	strb	r2, [r3, #0]
 8009b86:	b01c      	add	sp, #112	@ 0x70
 8009b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b8c:	b003      	add	sp, #12
 8009b8e:	4770      	bx	lr
 8009b90:	20000f5c 	.word	0x20000f5c
 8009b94:	ffff0208 	.word	0xffff0208

08009b98 <__sread>:
 8009b98:	b510      	push	{r4, lr}
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ba0:	f000 f91a 	bl	8009dd8 <_read_r>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	bfab      	itete	ge
 8009ba8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009baa:	89a3      	ldrhlt	r3, [r4, #12]
 8009bac:	181b      	addge	r3, r3, r0
 8009bae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009bb2:	bfac      	ite	ge
 8009bb4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009bb6:	81a3      	strhlt	r3, [r4, #12]
 8009bb8:	bd10      	pop	{r4, pc}

08009bba <__swrite>:
 8009bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bbe:	461f      	mov	r7, r3
 8009bc0:	898b      	ldrh	r3, [r1, #12]
 8009bc2:	05db      	lsls	r3, r3, #23
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	4616      	mov	r6, r2
 8009bca:	d505      	bpl.n	8009bd8 <__swrite+0x1e>
 8009bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bd0:	2302      	movs	r3, #2
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	f000 f8ee 	bl	8009db4 <_lseek_r>
 8009bd8:	89a3      	ldrh	r3, [r4, #12]
 8009bda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009be2:	81a3      	strh	r3, [r4, #12]
 8009be4:	4632      	mov	r2, r6
 8009be6:	463b      	mov	r3, r7
 8009be8:	4628      	mov	r0, r5
 8009bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bee:	f000 b905 	b.w	8009dfc <_write_r>

08009bf2 <__sseek>:
 8009bf2:	b510      	push	{r4, lr}
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bfa:	f000 f8db 	bl	8009db4 <_lseek_r>
 8009bfe:	1c43      	adds	r3, r0, #1
 8009c00:	89a3      	ldrh	r3, [r4, #12]
 8009c02:	bf15      	itete	ne
 8009c04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009c06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009c0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009c0e:	81a3      	strheq	r3, [r4, #12]
 8009c10:	bf18      	it	ne
 8009c12:	81a3      	strhne	r3, [r4, #12]
 8009c14:	bd10      	pop	{r4, pc}

08009c16 <__sclose>:
 8009c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c1a:	f000 b8bb 	b.w	8009d94 <_close_r>

08009c1e <__swbuf_r>:
 8009c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c20:	460e      	mov	r6, r1
 8009c22:	4614      	mov	r4, r2
 8009c24:	4605      	mov	r5, r0
 8009c26:	b118      	cbz	r0, 8009c30 <__swbuf_r+0x12>
 8009c28:	6a03      	ldr	r3, [r0, #32]
 8009c2a:	b90b      	cbnz	r3, 8009c30 <__swbuf_r+0x12>
 8009c2c:	f7ff feee 	bl	8009a0c <__sinit>
 8009c30:	69a3      	ldr	r3, [r4, #24]
 8009c32:	60a3      	str	r3, [r4, #8]
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	071a      	lsls	r2, r3, #28
 8009c38:	d501      	bpl.n	8009c3e <__swbuf_r+0x20>
 8009c3a:	6923      	ldr	r3, [r4, #16]
 8009c3c:	b943      	cbnz	r3, 8009c50 <__swbuf_r+0x32>
 8009c3e:	4621      	mov	r1, r4
 8009c40:	4628      	mov	r0, r5
 8009c42:	f000 f82b 	bl	8009c9c <__swsetup_r>
 8009c46:	b118      	cbz	r0, 8009c50 <__swbuf_r+0x32>
 8009c48:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009c4c:	4638      	mov	r0, r7
 8009c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	6922      	ldr	r2, [r4, #16]
 8009c54:	1a98      	subs	r0, r3, r2
 8009c56:	6963      	ldr	r3, [r4, #20]
 8009c58:	b2f6      	uxtb	r6, r6
 8009c5a:	4283      	cmp	r3, r0
 8009c5c:	4637      	mov	r7, r6
 8009c5e:	dc05      	bgt.n	8009c6c <__swbuf_r+0x4e>
 8009c60:	4621      	mov	r1, r4
 8009c62:	4628      	mov	r0, r5
 8009c64:	f002 feb0 	bl	800c9c8 <_fflush_r>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d1ed      	bne.n	8009c48 <__swbuf_r+0x2a>
 8009c6c:	68a3      	ldr	r3, [r4, #8]
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	60a3      	str	r3, [r4, #8]
 8009c72:	6823      	ldr	r3, [r4, #0]
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	6022      	str	r2, [r4, #0]
 8009c78:	701e      	strb	r6, [r3, #0]
 8009c7a:	6962      	ldr	r2, [r4, #20]
 8009c7c:	1c43      	adds	r3, r0, #1
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d004      	beq.n	8009c8c <__swbuf_r+0x6e>
 8009c82:	89a3      	ldrh	r3, [r4, #12]
 8009c84:	07db      	lsls	r3, r3, #31
 8009c86:	d5e1      	bpl.n	8009c4c <__swbuf_r+0x2e>
 8009c88:	2e0a      	cmp	r6, #10
 8009c8a:	d1df      	bne.n	8009c4c <__swbuf_r+0x2e>
 8009c8c:	4621      	mov	r1, r4
 8009c8e:	4628      	mov	r0, r5
 8009c90:	f002 fe9a 	bl	800c9c8 <_fflush_r>
 8009c94:	2800      	cmp	r0, #0
 8009c96:	d0d9      	beq.n	8009c4c <__swbuf_r+0x2e>
 8009c98:	e7d6      	b.n	8009c48 <__swbuf_r+0x2a>
	...

08009c9c <__swsetup_r>:
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	4b29      	ldr	r3, [pc, #164]	@ (8009d44 <__swsetup_r+0xa8>)
 8009ca0:	4605      	mov	r5, r0
 8009ca2:	6818      	ldr	r0, [r3, #0]
 8009ca4:	460c      	mov	r4, r1
 8009ca6:	b118      	cbz	r0, 8009cb0 <__swsetup_r+0x14>
 8009ca8:	6a03      	ldr	r3, [r0, #32]
 8009caa:	b90b      	cbnz	r3, 8009cb0 <__swsetup_r+0x14>
 8009cac:	f7ff feae 	bl	8009a0c <__sinit>
 8009cb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cb4:	0719      	lsls	r1, r3, #28
 8009cb6:	d422      	bmi.n	8009cfe <__swsetup_r+0x62>
 8009cb8:	06da      	lsls	r2, r3, #27
 8009cba:	d407      	bmi.n	8009ccc <__swsetup_r+0x30>
 8009cbc:	2209      	movs	r2, #9
 8009cbe:	602a      	str	r2, [r5, #0]
 8009cc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cc4:	81a3      	strh	r3, [r4, #12]
 8009cc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cca:	e033      	b.n	8009d34 <__swsetup_r+0x98>
 8009ccc:	0758      	lsls	r0, r3, #29
 8009cce:	d512      	bpl.n	8009cf6 <__swsetup_r+0x5a>
 8009cd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cd2:	b141      	cbz	r1, 8009ce6 <__swsetup_r+0x4a>
 8009cd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cd8:	4299      	cmp	r1, r3
 8009cda:	d002      	beq.n	8009ce2 <__swsetup_r+0x46>
 8009cdc:	4628      	mov	r0, r5
 8009cde:	f000 ff1f 	bl	800ab20 <_free_r>
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	2300      	movs	r3, #0
 8009cf0:	6063      	str	r3, [r4, #4]
 8009cf2:	6923      	ldr	r3, [r4, #16]
 8009cf4:	6023      	str	r3, [r4, #0]
 8009cf6:	89a3      	ldrh	r3, [r4, #12]
 8009cf8:	f043 0308 	orr.w	r3, r3, #8
 8009cfc:	81a3      	strh	r3, [r4, #12]
 8009cfe:	6923      	ldr	r3, [r4, #16]
 8009d00:	b94b      	cbnz	r3, 8009d16 <__swsetup_r+0x7a>
 8009d02:	89a3      	ldrh	r3, [r4, #12]
 8009d04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d0c:	d003      	beq.n	8009d16 <__swsetup_r+0x7a>
 8009d0e:	4621      	mov	r1, r4
 8009d10:	4628      	mov	r0, r5
 8009d12:	f002 fea7 	bl	800ca64 <__smakebuf_r>
 8009d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d1a:	f013 0201 	ands.w	r2, r3, #1
 8009d1e:	d00a      	beq.n	8009d36 <__swsetup_r+0x9a>
 8009d20:	2200      	movs	r2, #0
 8009d22:	60a2      	str	r2, [r4, #8]
 8009d24:	6962      	ldr	r2, [r4, #20]
 8009d26:	4252      	negs	r2, r2
 8009d28:	61a2      	str	r2, [r4, #24]
 8009d2a:	6922      	ldr	r2, [r4, #16]
 8009d2c:	b942      	cbnz	r2, 8009d40 <__swsetup_r+0xa4>
 8009d2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d32:	d1c5      	bne.n	8009cc0 <__swsetup_r+0x24>
 8009d34:	bd38      	pop	{r3, r4, r5, pc}
 8009d36:	0799      	lsls	r1, r3, #30
 8009d38:	bf58      	it	pl
 8009d3a:	6962      	ldrpl	r2, [r4, #20]
 8009d3c:	60a2      	str	r2, [r4, #8]
 8009d3e:	e7f4      	b.n	8009d2a <__swsetup_r+0x8e>
 8009d40:	2000      	movs	r0, #0
 8009d42:	e7f7      	b.n	8009d34 <__swsetup_r+0x98>
 8009d44:	20000f5c 	.word	0x20000f5c

08009d48 <memmove>:
 8009d48:	4288      	cmp	r0, r1
 8009d4a:	b510      	push	{r4, lr}
 8009d4c:	eb01 0402 	add.w	r4, r1, r2
 8009d50:	d902      	bls.n	8009d58 <memmove+0x10>
 8009d52:	4284      	cmp	r4, r0
 8009d54:	4623      	mov	r3, r4
 8009d56:	d807      	bhi.n	8009d68 <memmove+0x20>
 8009d58:	1e43      	subs	r3, r0, #1
 8009d5a:	42a1      	cmp	r1, r4
 8009d5c:	d008      	beq.n	8009d70 <memmove+0x28>
 8009d5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d66:	e7f8      	b.n	8009d5a <memmove+0x12>
 8009d68:	4402      	add	r2, r0
 8009d6a:	4601      	mov	r1, r0
 8009d6c:	428a      	cmp	r2, r1
 8009d6e:	d100      	bne.n	8009d72 <memmove+0x2a>
 8009d70:	bd10      	pop	{r4, pc}
 8009d72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d7a:	e7f7      	b.n	8009d6c <memmove+0x24>

08009d7c <memset>:
 8009d7c:	4402      	add	r2, r0
 8009d7e:	4603      	mov	r3, r0
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d100      	bne.n	8009d86 <memset+0xa>
 8009d84:	4770      	bx	lr
 8009d86:	f803 1b01 	strb.w	r1, [r3], #1
 8009d8a:	e7f9      	b.n	8009d80 <memset+0x4>

08009d8c <_localeconv_r>:
 8009d8c:	4800      	ldr	r0, [pc, #0]	@ (8009d90 <_localeconv_r+0x4>)
 8009d8e:	4770      	bx	lr
 8009d90:	2000109c 	.word	0x2000109c

08009d94 <_close_r>:
 8009d94:	b538      	push	{r3, r4, r5, lr}
 8009d96:	4d06      	ldr	r5, [pc, #24]	@ (8009db0 <_close_r+0x1c>)
 8009d98:	2300      	movs	r3, #0
 8009d9a:	4604      	mov	r4, r0
 8009d9c:	4608      	mov	r0, r1
 8009d9e:	602b      	str	r3, [r5, #0]
 8009da0:	f7f7 fd06 	bl	80017b0 <_close>
 8009da4:	1c43      	adds	r3, r0, #1
 8009da6:	d102      	bne.n	8009dae <_close_r+0x1a>
 8009da8:	682b      	ldr	r3, [r5, #0]
 8009daa:	b103      	cbz	r3, 8009dae <_close_r+0x1a>
 8009dac:	6023      	str	r3, [r4, #0]
 8009dae:	bd38      	pop	{r3, r4, r5, pc}
 8009db0:	20001990 	.word	0x20001990

08009db4 <_lseek_r>:
 8009db4:	b538      	push	{r3, r4, r5, lr}
 8009db6:	4d07      	ldr	r5, [pc, #28]	@ (8009dd4 <_lseek_r+0x20>)
 8009db8:	4604      	mov	r4, r0
 8009dba:	4608      	mov	r0, r1
 8009dbc:	4611      	mov	r1, r2
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	602a      	str	r2, [r5, #0]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	f7f7 fd1b 	bl	80017fe <_lseek>
 8009dc8:	1c43      	adds	r3, r0, #1
 8009dca:	d102      	bne.n	8009dd2 <_lseek_r+0x1e>
 8009dcc:	682b      	ldr	r3, [r5, #0]
 8009dce:	b103      	cbz	r3, 8009dd2 <_lseek_r+0x1e>
 8009dd0:	6023      	str	r3, [r4, #0]
 8009dd2:	bd38      	pop	{r3, r4, r5, pc}
 8009dd4:	20001990 	.word	0x20001990

08009dd8 <_read_r>:
 8009dd8:	b538      	push	{r3, r4, r5, lr}
 8009dda:	4d07      	ldr	r5, [pc, #28]	@ (8009df8 <_read_r+0x20>)
 8009ddc:	4604      	mov	r4, r0
 8009dde:	4608      	mov	r0, r1
 8009de0:	4611      	mov	r1, r2
 8009de2:	2200      	movs	r2, #0
 8009de4:	602a      	str	r2, [r5, #0]
 8009de6:	461a      	mov	r2, r3
 8009de8:	f7f7 fca9 	bl	800173e <_read>
 8009dec:	1c43      	adds	r3, r0, #1
 8009dee:	d102      	bne.n	8009df6 <_read_r+0x1e>
 8009df0:	682b      	ldr	r3, [r5, #0]
 8009df2:	b103      	cbz	r3, 8009df6 <_read_r+0x1e>
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	bd38      	pop	{r3, r4, r5, pc}
 8009df8:	20001990 	.word	0x20001990

08009dfc <_write_r>:
 8009dfc:	b538      	push	{r3, r4, r5, lr}
 8009dfe:	4d07      	ldr	r5, [pc, #28]	@ (8009e1c <_write_r+0x20>)
 8009e00:	4604      	mov	r4, r0
 8009e02:	4608      	mov	r0, r1
 8009e04:	4611      	mov	r1, r2
 8009e06:	2200      	movs	r2, #0
 8009e08:	602a      	str	r2, [r5, #0]
 8009e0a:	461a      	mov	r2, r3
 8009e0c:	f7f7 fcb4 	bl	8001778 <_write>
 8009e10:	1c43      	adds	r3, r0, #1
 8009e12:	d102      	bne.n	8009e1a <_write_r+0x1e>
 8009e14:	682b      	ldr	r3, [r5, #0]
 8009e16:	b103      	cbz	r3, 8009e1a <_write_r+0x1e>
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	bd38      	pop	{r3, r4, r5, pc}
 8009e1c:	20001990 	.word	0x20001990

08009e20 <__errno>:
 8009e20:	4b01      	ldr	r3, [pc, #4]	@ (8009e28 <__errno+0x8>)
 8009e22:	6818      	ldr	r0, [r3, #0]
 8009e24:	4770      	bx	lr
 8009e26:	bf00      	nop
 8009e28:	20000f5c 	.word	0x20000f5c

08009e2c <__libc_init_array>:
 8009e2c:	b570      	push	{r4, r5, r6, lr}
 8009e2e:	4d0d      	ldr	r5, [pc, #52]	@ (8009e64 <__libc_init_array+0x38>)
 8009e30:	4c0d      	ldr	r4, [pc, #52]	@ (8009e68 <__libc_init_array+0x3c>)
 8009e32:	1b64      	subs	r4, r4, r5
 8009e34:	10a4      	asrs	r4, r4, #2
 8009e36:	2600      	movs	r6, #0
 8009e38:	42a6      	cmp	r6, r4
 8009e3a:	d109      	bne.n	8009e50 <__libc_init_array+0x24>
 8009e3c:	4d0b      	ldr	r5, [pc, #44]	@ (8009e6c <__libc_init_array+0x40>)
 8009e3e:	4c0c      	ldr	r4, [pc, #48]	@ (8009e70 <__libc_init_array+0x44>)
 8009e40:	f003 fc66 	bl	800d710 <_init>
 8009e44:	1b64      	subs	r4, r4, r5
 8009e46:	10a4      	asrs	r4, r4, #2
 8009e48:	2600      	movs	r6, #0
 8009e4a:	42a6      	cmp	r6, r4
 8009e4c:	d105      	bne.n	8009e5a <__libc_init_array+0x2e>
 8009e4e:	bd70      	pop	{r4, r5, r6, pc}
 8009e50:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e54:	4798      	blx	r3
 8009e56:	3601      	adds	r6, #1
 8009e58:	e7ee      	b.n	8009e38 <__libc_init_array+0xc>
 8009e5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e5e:	4798      	blx	r3
 8009e60:	3601      	adds	r6, #1
 8009e62:	e7f2      	b.n	8009e4a <__libc_init_array+0x1e>
 8009e64:	0800df50 	.word	0x0800df50
 8009e68:	0800df50 	.word	0x0800df50
 8009e6c:	0800df50 	.word	0x0800df50
 8009e70:	0800df54 	.word	0x0800df54

08009e74 <__retarget_lock_init_recursive>:
 8009e74:	4770      	bx	lr

08009e76 <__retarget_lock_acquire_recursive>:
 8009e76:	4770      	bx	lr

08009e78 <__retarget_lock_release_recursive>:
 8009e78:	4770      	bx	lr
	...

08009e7c <nanf>:
 8009e7c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009e84 <nanf+0x8>
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	7fc00000 	.word	0x7fc00000

08009e88 <quorem>:
 8009e88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e8c:	6903      	ldr	r3, [r0, #16]
 8009e8e:	690c      	ldr	r4, [r1, #16]
 8009e90:	42a3      	cmp	r3, r4
 8009e92:	4607      	mov	r7, r0
 8009e94:	db7e      	blt.n	8009f94 <quorem+0x10c>
 8009e96:	3c01      	subs	r4, #1
 8009e98:	f101 0814 	add.w	r8, r1, #20
 8009e9c:	00a3      	lsls	r3, r4, #2
 8009e9e:	f100 0514 	add.w	r5, r0, #20
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009eae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009eba:	fbb2 f6f3 	udiv	r6, r2, r3
 8009ebe:	d32e      	bcc.n	8009f1e <quorem+0x96>
 8009ec0:	f04f 0a00 	mov.w	sl, #0
 8009ec4:	46c4      	mov	ip, r8
 8009ec6:	46ae      	mov	lr, r5
 8009ec8:	46d3      	mov	fp, sl
 8009eca:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ece:	b298      	uxth	r0, r3
 8009ed0:	fb06 a000 	mla	r0, r6, r0, sl
 8009ed4:	0c02      	lsrs	r2, r0, #16
 8009ed6:	0c1b      	lsrs	r3, r3, #16
 8009ed8:	fb06 2303 	mla	r3, r6, r3, r2
 8009edc:	f8de 2000 	ldr.w	r2, [lr]
 8009ee0:	b280      	uxth	r0, r0
 8009ee2:	b292      	uxth	r2, r2
 8009ee4:	1a12      	subs	r2, r2, r0
 8009ee6:	445a      	add	r2, fp
 8009ee8:	f8de 0000 	ldr.w	r0, [lr]
 8009eec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ef6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009efa:	b292      	uxth	r2, r2
 8009efc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009f00:	45e1      	cmp	r9, ip
 8009f02:	f84e 2b04 	str.w	r2, [lr], #4
 8009f06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009f0a:	d2de      	bcs.n	8009eca <quorem+0x42>
 8009f0c:	9b00      	ldr	r3, [sp, #0]
 8009f0e:	58eb      	ldr	r3, [r5, r3]
 8009f10:	b92b      	cbnz	r3, 8009f1e <quorem+0x96>
 8009f12:	9b01      	ldr	r3, [sp, #4]
 8009f14:	3b04      	subs	r3, #4
 8009f16:	429d      	cmp	r5, r3
 8009f18:	461a      	mov	r2, r3
 8009f1a:	d32f      	bcc.n	8009f7c <quorem+0xf4>
 8009f1c:	613c      	str	r4, [r7, #16]
 8009f1e:	4638      	mov	r0, r7
 8009f20:	f001 f9c2 	bl	800b2a8 <__mcmp>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	db25      	blt.n	8009f74 <quorem+0xec>
 8009f28:	4629      	mov	r1, r5
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009f30:	f8d1 c000 	ldr.w	ip, [r1]
 8009f34:	fa1f fe82 	uxth.w	lr, r2
 8009f38:	fa1f f38c 	uxth.w	r3, ip
 8009f3c:	eba3 030e 	sub.w	r3, r3, lr
 8009f40:	4403      	add	r3, r0
 8009f42:	0c12      	lsrs	r2, r2, #16
 8009f44:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009f48:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f52:	45c1      	cmp	r9, r8
 8009f54:	f841 3b04 	str.w	r3, [r1], #4
 8009f58:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009f5c:	d2e6      	bcs.n	8009f2c <quorem+0xa4>
 8009f5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f66:	b922      	cbnz	r2, 8009f72 <quorem+0xea>
 8009f68:	3b04      	subs	r3, #4
 8009f6a:	429d      	cmp	r5, r3
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	d30b      	bcc.n	8009f88 <quorem+0x100>
 8009f70:	613c      	str	r4, [r7, #16]
 8009f72:	3601      	adds	r6, #1
 8009f74:	4630      	mov	r0, r6
 8009f76:	b003      	add	sp, #12
 8009f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f7c:	6812      	ldr	r2, [r2, #0]
 8009f7e:	3b04      	subs	r3, #4
 8009f80:	2a00      	cmp	r2, #0
 8009f82:	d1cb      	bne.n	8009f1c <quorem+0x94>
 8009f84:	3c01      	subs	r4, #1
 8009f86:	e7c6      	b.n	8009f16 <quorem+0x8e>
 8009f88:	6812      	ldr	r2, [r2, #0]
 8009f8a:	3b04      	subs	r3, #4
 8009f8c:	2a00      	cmp	r2, #0
 8009f8e:	d1ef      	bne.n	8009f70 <quorem+0xe8>
 8009f90:	3c01      	subs	r4, #1
 8009f92:	e7ea      	b.n	8009f6a <quorem+0xe2>
 8009f94:	2000      	movs	r0, #0
 8009f96:	e7ee      	b.n	8009f76 <quorem+0xee>

08009f98 <_dtoa_r>:
 8009f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f9c:	69c7      	ldr	r7, [r0, #28]
 8009f9e:	b099      	sub	sp, #100	@ 0x64
 8009fa0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009fa4:	ec55 4b10 	vmov	r4, r5, d0
 8009fa8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009faa:	9109      	str	r1, [sp, #36]	@ 0x24
 8009fac:	4683      	mov	fp, r0
 8009fae:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fb0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009fb2:	b97f      	cbnz	r7, 8009fd4 <_dtoa_r+0x3c>
 8009fb4:	2010      	movs	r0, #16
 8009fb6:	f000 fdfd 	bl	800abb4 <malloc>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	f8cb 001c 	str.w	r0, [fp, #28]
 8009fc0:	b920      	cbnz	r0, 8009fcc <_dtoa_r+0x34>
 8009fc2:	4ba7      	ldr	r3, [pc, #668]	@ (800a260 <_dtoa_r+0x2c8>)
 8009fc4:	21ef      	movs	r1, #239	@ 0xef
 8009fc6:	48a7      	ldr	r0, [pc, #668]	@ (800a264 <_dtoa_r+0x2cc>)
 8009fc8:	f002 fde2 	bl	800cb90 <__assert_func>
 8009fcc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009fd0:	6007      	str	r7, [r0, #0]
 8009fd2:	60c7      	str	r7, [r0, #12]
 8009fd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009fd8:	6819      	ldr	r1, [r3, #0]
 8009fda:	b159      	cbz	r1, 8009ff4 <_dtoa_r+0x5c>
 8009fdc:	685a      	ldr	r2, [r3, #4]
 8009fde:	604a      	str	r2, [r1, #4]
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	4093      	lsls	r3, r2
 8009fe4:	608b      	str	r3, [r1, #8]
 8009fe6:	4658      	mov	r0, fp
 8009fe8:	f000 feda 	bl	800ada0 <_Bfree>
 8009fec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	601a      	str	r2, [r3, #0]
 8009ff4:	1e2b      	subs	r3, r5, #0
 8009ff6:	bfb9      	ittee	lt
 8009ff8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009ffc:	9303      	strlt	r3, [sp, #12]
 8009ffe:	2300      	movge	r3, #0
 800a000:	6033      	strge	r3, [r6, #0]
 800a002:	9f03      	ldr	r7, [sp, #12]
 800a004:	4b98      	ldr	r3, [pc, #608]	@ (800a268 <_dtoa_r+0x2d0>)
 800a006:	bfbc      	itt	lt
 800a008:	2201      	movlt	r2, #1
 800a00a:	6032      	strlt	r2, [r6, #0]
 800a00c:	43bb      	bics	r3, r7
 800a00e:	d112      	bne.n	800a036 <_dtoa_r+0x9e>
 800a010:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a012:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a016:	6013      	str	r3, [r2, #0]
 800a018:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a01c:	4323      	orrs	r3, r4
 800a01e:	f000 854d 	beq.w	800aabc <_dtoa_r+0xb24>
 800a022:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a024:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a27c <_dtoa_r+0x2e4>
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f000 854f 	beq.w	800aacc <_dtoa_r+0xb34>
 800a02e:	f10a 0303 	add.w	r3, sl, #3
 800a032:	f000 bd49 	b.w	800aac8 <_dtoa_r+0xb30>
 800a036:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a03a:	2200      	movs	r2, #0
 800a03c:	ec51 0b17 	vmov	r0, r1, d7
 800a040:	2300      	movs	r3, #0
 800a042:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a046:	f7f6 fd67 	bl	8000b18 <__aeabi_dcmpeq>
 800a04a:	4680      	mov	r8, r0
 800a04c:	b158      	cbz	r0, 800a066 <_dtoa_r+0xce>
 800a04e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a050:	2301      	movs	r3, #1
 800a052:	6013      	str	r3, [r2, #0]
 800a054:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a056:	b113      	cbz	r3, 800a05e <_dtoa_r+0xc6>
 800a058:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a05a:	4b84      	ldr	r3, [pc, #528]	@ (800a26c <_dtoa_r+0x2d4>)
 800a05c:	6013      	str	r3, [r2, #0]
 800a05e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a280 <_dtoa_r+0x2e8>
 800a062:	f000 bd33 	b.w	800aacc <_dtoa_r+0xb34>
 800a066:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a06a:	aa16      	add	r2, sp, #88	@ 0x58
 800a06c:	a917      	add	r1, sp, #92	@ 0x5c
 800a06e:	4658      	mov	r0, fp
 800a070:	f001 fa3a 	bl	800b4e8 <__d2b>
 800a074:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a078:	4681      	mov	r9, r0
 800a07a:	2e00      	cmp	r6, #0
 800a07c:	d077      	beq.n	800a16e <_dtoa_r+0x1d6>
 800a07e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a080:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a08c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a090:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a094:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a098:	4619      	mov	r1, r3
 800a09a:	2200      	movs	r2, #0
 800a09c:	4b74      	ldr	r3, [pc, #464]	@ (800a270 <_dtoa_r+0x2d8>)
 800a09e:	f7f6 f91b 	bl	80002d8 <__aeabi_dsub>
 800a0a2:	a369      	add	r3, pc, #420	@ (adr r3, 800a248 <_dtoa_r+0x2b0>)
 800a0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a8:	f7f6 face 	bl	8000648 <__aeabi_dmul>
 800a0ac:	a368      	add	r3, pc, #416	@ (adr r3, 800a250 <_dtoa_r+0x2b8>)
 800a0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b2:	f7f6 f913 	bl	80002dc <__adddf3>
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	460d      	mov	r5, r1
 800a0bc:	f7f6 fa5a 	bl	8000574 <__aeabi_i2d>
 800a0c0:	a365      	add	r3, pc, #404	@ (adr r3, 800a258 <_dtoa_r+0x2c0>)
 800a0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c6:	f7f6 fabf 	bl	8000648 <__aeabi_dmul>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	4629      	mov	r1, r5
 800a0d2:	f7f6 f903 	bl	80002dc <__adddf3>
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	460d      	mov	r5, r1
 800a0da:	f7f6 fd65 	bl	8000ba8 <__aeabi_d2iz>
 800a0de:	2200      	movs	r2, #0
 800a0e0:	4607      	mov	r7, r0
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	4620      	mov	r0, r4
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	f7f6 fd20 	bl	8000b2c <__aeabi_dcmplt>
 800a0ec:	b140      	cbz	r0, 800a100 <_dtoa_r+0x168>
 800a0ee:	4638      	mov	r0, r7
 800a0f0:	f7f6 fa40 	bl	8000574 <__aeabi_i2d>
 800a0f4:	4622      	mov	r2, r4
 800a0f6:	462b      	mov	r3, r5
 800a0f8:	f7f6 fd0e 	bl	8000b18 <__aeabi_dcmpeq>
 800a0fc:	b900      	cbnz	r0, 800a100 <_dtoa_r+0x168>
 800a0fe:	3f01      	subs	r7, #1
 800a100:	2f16      	cmp	r7, #22
 800a102:	d851      	bhi.n	800a1a8 <_dtoa_r+0x210>
 800a104:	4b5b      	ldr	r3, [pc, #364]	@ (800a274 <_dtoa_r+0x2dc>)
 800a106:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a10e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a112:	f7f6 fd0b 	bl	8000b2c <__aeabi_dcmplt>
 800a116:	2800      	cmp	r0, #0
 800a118:	d048      	beq.n	800a1ac <_dtoa_r+0x214>
 800a11a:	3f01      	subs	r7, #1
 800a11c:	2300      	movs	r3, #0
 800a11e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a120:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a122:	1b9b      	subs	r3, r3, r6
 800a124:	1e5a      	subs	r2, r3, #1
 800a126:	bf44      	itt	mi
 800a128:	f1c3 0801 	rsbmi	r8, r3, #1
 800a12c:	2300      	movmi	r3, #0
 800a12e:	9208      	str	r2, [sp, #32]
 800a130:	bf54      	ite	pl
 800a132:	f04f 0800 	movpl.w	r8, #0
 800a136:	9308      	strmi	r3, [sp, #32]
 800a138:	2f00      	cmp	r7, #0
 800a13a:	db39      	blt.n	800a1b0 <_dtoa_r+0x218>
 800a13c:	9b08      	ldr	r3, [sp, #32]
 800a13e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a140:	443b      	add	r3, r7
 800a142:	9308      	str	r3, [sp, #32]
 800a144:	2300      	movs	r3, #0
 800a146:	930a      	str	r3, [sp, #40]	@ 0x28
 800a148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a14a:	2b09      	cmp	r3, #9
 800a14c:	d864      	bhi.n	800a218 <_dtoa_r+0x280>
 800a14e:	2b05      	cmp	r3, #5
 800a150:	bfc4      	itt	gt
 800a152:	3b04      	subgt	r3, #4
 800a154:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a158:	f1a3 0302 	sub.w	r3, r3, #2
 800a15c:	bfcc      	ite	gt
 800a15e:	2400      	movgt	r4, #0
 800a160:	2401      	movle	r4, #1
 800a162:	2b03      	cmp	r3, #3
 800a164:	d863      	bhi.n	800a22e <_dtoa_r+0x296>
 800a166:	e8df f003 	tbb	[pc, r3]
 800a16a:	372a      	.short	0x372a
 800a16c:	5535      	.short	0x5535
 800a16e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a172:	441e      	add	r6, r3
 800a174:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a178:	2b20      	cmp	r3, #32
 800a17a:	bfc1      	itttt	gt
 800a17c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a180:	409f      	lslgt	r7, r3
 800a182:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a186:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a18a:	bfd6      	itet	le
 800a18c:	f1c3 0320 	rsble	r3, r3, #32
 800a190:	ea47 0003 	orrgt.w	r0, r7, r3
 800a194:	fa04 f003 	lslle.w	r0, r4, r3
 800a198:	f7f6 f9dc 	bl	8000554 <__aeabi_ui2d>
 800a19c:	2201      	movs	r2, #1
 800a19e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a1a2:	3e01      	subs	r6, #1
 800a1a4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a1a6:	e777      	b.n	800a098 <_dtoa_r+0x100>
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e7b8      	b.n	800a11e <_dtoa_r+0x186>
 800a1ac:	9012      	str	r0, [sp, #72]	@ 0x48
 800a1ae:	e7b7      	b.n	800a120 <_dtoa_r+0x188>
 800a1b0:	427b      	negs	r3, r7
 800a1b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	eba8 0807 	sub.w	r8, r8, r7
 800a1ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a1bc:	e7c4      	b.n	800a148 <_dtoa_r+0x1b0>
 800a1be:	2300      	movs	r3, #0
 800a1c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	dc35      	bgt.n	800a234 <_dtoa_r+0x29c>
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	9300      	str	r3, [sp, #0]
 800a1cc:	9307      	str	r3, [sp, #28]
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a1d2:	e00b      	b.n	800a1ec <_dtoa_r+0x254>
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e7f3      	b.n	800a1c0 <_dtoa_r+0x228>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a1dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1de:	18fb      	adds	r3, r7, r3
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	9307      	str	r3, [sp, #28]
 800a1e8:	bfb8      	it	lt
 800a1ea:	2301      	movlt	r3, #1
 800a1ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a1f0:	2100      	movs	r1, #0
 800a1f2:	2204      	movs	r2, #4
 800a1f4:	f102 0514 	add.w	r5, r2, #20
 800a1f8:	429d      	cmp	r5, r3
 800a1fa:	d91f      	bls.n	800a23c <_dtoa_r+0x2a4>
 800a1fc:	6041      	str	r1, [r0, #4]
 800a1fe:	4658      	mov	r0, fp
 800a200:	f000 fd8e 	bl	800ad20 <_Balloc>
 800a204:	4682      	mov	sl, r0
 800a206:	2800      	cmp	r0, #0
 800a208:	d13c      	bne.n	800a284 <_dtoa_r+0x2ec>
 800a20a:	4b1b      	ldr	r3, [pc, #108]	@ (800a278 <_dtoa_r+0x2e0>)
 800a20c:	4602      	mov	r2, r0
 800a20e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a212:	e6d8      	b.n	8009fc6 <_dtoa_r+0x2e>
 800a214:	2301      	movs	r3, #1
 800a216:	e7e0      	b.n	800a1da <_dtoa_r+0x242>
 800a218:	2401      	movs	r4, #1
 800a21a:	2300      	movs	r3, #0
 800a21c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a21e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a220:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a224:	9300      	str	r3, [sp, #0]
 800a226:	9307      	str	r3, [sp, #28]
 800a228:	2200      	movs	r2, #0
 800a22a:	2312      	movs	r3, #18
 800a22c:	e7d0      	b.n	800a1d0 <_dtoa_r+0x238>
 800a22e:	2301      	movs	r3, #1
 800a230:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a232:	e7f5      	b.n	800a220 <_dtoa_r+0x288>
 800a234:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a236:	9300      	str	r3, [sp, #0]
 800a238:	9307      	str	r3, [sp, #28]
 800a23a:	e7d7      	b.n	800a1ec <_dtoa_r+0x254>
 800a23c:	3101      	adds	r1, #1
 800a23e:	0052      	lsls	r2, r2, #1
 800a240:	e7d8      	b.n	800a1f4 <_dtoa_r+0x25c>
 800a242:	bf00      	nop
 800a244:	f3af 8000 	nop.w
 800a248:	636f4361 	.word	0x636f4361
 800a24c:	3fd287a7 	.word	0x3fd287a7
 800a250:	8b60c8b3 	.word	0x8b60c8b3
 800a254:	3fc68a28 	.word	0x3fc68a28
 800a258:	509f79fb 	.word	0x509f79fb
 800a25c:	3fd34413 	.word	0x3fd34413
 800a260:	0800db1e 	.word	0x0800db1e
 800a264:	0800db35 	.word	0x0800db35
 800a268:	7ff00000 	.word	0x7ff00000
 800a26c:	0800dae9 	.word	0x0800dae9
 800a270:	3ff80000 	.word	0x3ff80000
 800a274:	0800dc30 	.word	0x0800dc30
 800a278:	0800db8d 	.word	0x0800db8d
 800a27c:	0800db1a 	.word	0x0800db1a
 800a280:	0800dae8 	.word	0x0800dae8
 800a284:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a288:	6018      	str	r0, [r3, #0]
 800a28a:	9b07      	ldr	r3, [sp, #28]
 800a28c:	2b0e      	cmp	r3, #14
 800a28e:	f200 80a4 	bhi.w	800a3da <_dtoa_r+0x442>
 800a292:	2c00      	cmp	r4, #0
 800a294:	f000 80a1 	beq.w	800a3da <_dtoa_r+0x442>
 800a298:	2f00      	cmp	r7, #0
 800a29a:	dd33      	ble.n	800a304 <_dtoa_r+0x36c>
 800a29c:	4bad      	ldr	r3, [pc, #692]	@ (800a554 <_dtoa_r+0x5bc>)
 800a29e:	f007 020f 	and.w	r2, r7, #15
 800a2a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a2a6:	ed93 7b00 	vldr	d7, [r3]
 800a2aa:	05f8      	lsls	r0, r7, #23
 800a2ac:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a2b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a2b4:	d516      	bpl.n	800a2e4 <_dtoa_r+0x34c>
 800a2b6:	4ba8      	ldr	r3, [pc, #672]	@ (800a558 <_dtoa_r+0x5c0>)
 800a2b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a2c0:	f7f6 faec 	bl	800089c <__aeabi_ddiv>
 800a2c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2c8:	f004 040f 	and.w	r4, r4, #15
 800a2cc:	2603      	movs	r6, #3
 800a2ce:	4da2      	ldr	r5, [pc, #648]	@ (800a558 <_dtoa_r+0x5c0>)
 800a2d0:	b954      	cbnz	r4, 800a2e8 <_dtoa_r+0x350>
 800a2d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2da:	f7f6 fadf 	bl	800089c <__aeabi_ddiv>
 800a2de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2e2:	e028      	b.n	800a336 <_dtoa_r+0x39e>
 800a2e4:	2602      	movs	r6, #2
 800a2e6:	e7f2      	b.n	800a2ce <_dtoa_r+0x336>
 800a2e8:	07e1      	lsls	r1, r4, #31
 800a2ea:	d508      	bpl.n	800a2fe <_dtoa_r+0x366>
 800a2ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a2f4:	f7f6 f9a8 	bl	8000648 <__aeabi_dmul>
 800a2f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2fc:	3601      	adds	r6, #1
 800a2fe:	1064      	asrs	r4, r4, #1
 800a300:	3508      	adds	r5, #8
 800a302:	e7e5      	b.n	800a2d0 <_dtoa_r+0x338>
 800a304:	f000 80d2 	beq.w	800a4ac <_dtoa_r+0x514>
 800a308:	427c      	negs	r4, r7
 800a30a:	4b92      	ldr	r3, [pc, #584]	@ (800a554 <_dtoa_r+0x5bc>)
 800a30c:	4d92      	ldr	r5, [pc, #584]	@ (800a558 <_dtoa_r+0x5c0>)
 800a30e:	f004 020f 	and.w	r2, r4, #15
 800a312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a31e:	f7f6 f993 	bl	8000648 <__aeabi_dmul>
 800a322:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a326:	1124      	asrs	r4, r4, #4
 800a328:	2300      	movs	r3, #0
 800a32a:	2602      	movs	r6, #2
 800a32c:	2c00      	cmp	r4, #0
 800a32e:	f040 80b2 	bne.w	800a496 <_dtoa_r+0x4fe>
 800a332:	2b00      	cmp	r3, #0
 800a334:	d1d3      	bne.n	800a2de <_dtoa_r+0x346>
 800a336:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a338:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f000 80b7 	beq.w	800a4b0 <_dtoa_r+0x518>
 800a342:	4b86      	ldr	r3, [pc, #536]	@ (800a55c <_dtoa_r+0x5c4>)
 800a344:	2200      	movs	r2, #0
 800a346:	4620      	mov	r0, r4
 800a348:	4629      	mov	r1, r5
 800a34a:	f7f6 fbef 	bl	8000b2c <__aeabi_dcmplt>
 800a34e:	2800      	cmp	r0, #0
 800a350:	f000 80ae 	beq.w	800a4b0 <_dtoa_r+0x518>
 800a354:	9b07      	ldr	r3, [sp, #28]
 800a356:	2b00      	cmp	r3, #0
 800a358:	f000 80aa 	beq.w	800a4b0 <_dtoa_r+0x518>
 800a35c:	9b00      	ldr	r3, [sp, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	dd37      	ble.n	800a3d2 <_dtoa_r+0x43a>
 800a362:	1e7b      	subs	r3, r7, #1
 800a364:	9304      	str	r3, [sp, #16]
 800a366:	4620      	mov	r0, r4
 800a368:	4b7d      	ldr	r3, [pc, #500]	@ (800a560 <_dtoa_r+0x5c8>)
 800a36a:	2200      	movs	r2, #0
 800a36c:	4629      	mov	r1, r5
 800a36e:	f7f6 f96b 	bl	8000648 <__aeabi_dmul>
 800a372:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a376:	9c00      	ldr	r4, [sp, #0]
 800a378:	3601      	adds	r6, #1
 800a37a:	4630      	mov	r0, r6
 800a37c:	f7f6 f8fa 	bl	8000574 <__aeabi_i2d>
 800a380:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a384:	f7f6 f960 	bl	8000648 <__aeabi_dmul>
 800a388:	4b76      	ldr	r3, [pc, #472]	@ (800a564 <_dtoa_r+0x5cc>)
 800a38a:	2200      	movs	r2, #0
 800a38c:	f7f5 ffa6 	bl	80002dc <__adddf3>
 800a390:	4605      	mov	r5, r0
 800a392:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a396:	2c00      	cmp	r4, #0
 800a398:	f040 808d 	bne.w	800a4b6 <_dtoa_r+0x51e>
 800a39c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3a0:	4b71      	ldr	r3, [pc, #452]	@ (800a568 <_dtoa_r+0x5d0>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	f7f5 ff98 	bl	80002d8 <__aeabi_dsub>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	460b      	mov	r3, r1
 800a3ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a3b0:	462a      	mov	r2, r5
 800a3b2:	4633      	mov	r3, r6
 800a3b4:	f7f6 fbd8 	bl	8000b68 <__aeabi_dcmpgt>
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	f040 828b 	bne.w	800a8d4 <_dtoa_r+0x93c>
 800a3be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3c2:	462a      	mov	r2, r5
 800a3c4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a3c8:	f7f6 fbb0 	bl	8000b2c <__aeabi_dcmplt>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	f040 8128 	bne.w	800a622 <_dtoa_r+0x68a>
 800a3d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a3d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a3da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	f2c0 815a 	blt.w	800a696 <_dtoa_r+0x6fe>
 800a3e2:	2f0e      	cmp	r7, #14
 800a3e4:	f300 8157 	bgt.w	800a696 <_dtoa_r+0x6fe>
 800a3e8:	4b5a      	ldr	r3, [pc, #360]	@ (800a554 <_dtoa_r+0x5bc>)
 800a3ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a3ee:	ed93 7b00 	vldr	d7, [r3]
 800a3f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	ed8d 7b00 	vstr	d7, [sp]
 800a3fa:	da03      	bge.n	800a404 <_dtoa_r+0x46c>
 800a3fc:	9b07      	ldr	r3, [sp, #28]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f340 8101 	ble.w	800a606 <_dtoa_r+0x66e>
 800a404:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a408:	4656      	mov	r6, sl
 800a40a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a40e:	4620      	mov	r0, r4
 800a410:	4629      	mov	r1, r5
 800a412:	f7f6 fa43 	bl	800089c <__aeabi_ddiv>
 800a416:	f7f6 fbc7 	bl	8000ba8 <__aeabi_d2iz>
 800a41a:	4680      	mov	r8, r0
 800a41c:	f7f6 f8aa 	bl	8000574 <__aeabi_i2d>
 800a420:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a424:	f7f6 f910 	bl	8000648 <__aeabi_dmul>
 800a428:	4602      	mov	r2, r0
 800a42a:	460b      	mov	r3, r1
 800a42c:	4620      	mov	r0, r4
 800a42e:	4629      	mov	r1, r5
 800a430:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a434:	f7f5 ff50 	bl	80002d8 <__aeabi_dsub>
 800a438:	f806 4b01 	strb.w	r4, [r6], #1
 800a43c:	9d07      	ldr	r5, [sp, #28]
 800a43e:	eba6 040a 	sub.w	r4, r6, sl
 800a442:	42a5      	cmp	r5, r4
 800a444:	4602      	mov	r2, r0
 800a446:	460b      	mov	r3, r1
 800a448:	f040 8117 	bne.w	800a67a <_dtoa_r+0x6e2>
 800a44c:	f7f5 ff46 	bl	80002dc <__adddf3>
 800a450:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a454:	4604      	mov	r4, r0
 800a456:	460d      	mov	r5, r1
 800a458:	f7f6 fb86 	bl	8000b68 <__aeabi_dcmpgt>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	f040 80f9 	bne.w	800a654 <_dtoa_r+0x6bc>
 800a462:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a466:	4620      	mov	r0, r4
 800a468:	4629      	mov	r1, r5
 800a46a:	f7f6 fb55 	bl	8000b18 <__aeabi_dcmpeq>
 800a46e:	b118      	cbz	r0, 800a478 <_dtoa_r+0x4e0>
 800a470:	f018 0f01 	tst.w	r8, #1
 800a474:	f040 80ee 	bne.w	800a654 <_dtoa_r+0x6bc>
 800a478:	4649      	mov	r1, r9
 800a47a:	4658      	mov	r0, fp
 800a47c:	f000 fc90 	bl	800ada0 <_Bfree>
 800a480:	2300      	movs	r3, #0
 800a482:	7033      	strb	r3, [r6, #0]
 800a484:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a486:	3701      	adds	r7, #1
 800a488:	601f      	str	r7, [r3, #0]
 800a48a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f000 831d 	beq.w	800aacc <_dtoa_r+0xb34>
 800a492:	601e      	str	r6, [r3, #0]
 800a494:	e31a      	b.n	800aacc <_dtoa_r+0xb34>
 800a496:	07e2      	lsls	r2, r4, #31
 800a498:	d505      	bpl.n	800a4a6 <_dtoa_r+0x50e>
 800a49a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a49e:	f7f6 f8d3 	bl	8000648 <__aeabi_dmul>
 800a4a2:	3601      	adds	r6, #1
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	1064      	asrs	r4, r4, #1
 800a4a8:	3508      	adds	r5, #8
 800a4aa:	e73f      	b.n	800a32c <_dtoa_r+0x394>
 800a4ac:	2602      	movs	r6, #2
 800a4ae:	e742      	b.n	800a336 <_dtoa_r+0x39e>
 800a4b0:	9c07      	ldr	r4, [sp, #28]
 800a4b2:	9704      	str	r7, [sp, #16]
 800a4b4:	e761      	b.n	800a37a <_dtoa_r+0x3e2>
 800a4b6:	4b27      	ldr	r3, [pc, #156]	@ (800a554 <_dtoa_r+0x5bc>)
 800a4b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a4be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a4c2:	4454      	add	r4, sl
 800a4c4:	2900      	cmp	r1, #0
 800a4c6:	d053      	beq.n	800a570 <_dtoa_r+0x5d8>
 800a4c8:	4928      	ldr	r1, [pc, #160]	@ (800a56c <_dtoa_r+0x5d4>)
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	f7f6 f9e6 	bl	800089c <__aeabi_ddiv>
 800a4d0:	4633      	mov	r3, r6
 800a4d2:	462a      	mov	r2, r5
 800a4d4:	f7f5 ff00 	bl	80002d8 <__aeabi_dsub>
 800a4d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a4dc:	4656      	mov	r6, sl
 800a4de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4e2:	f7f6 fb61 	bl	8000ba8 <__aeabi_d2iz>
 800a4e6:	4605      	mov	r5, r0
 800a4e8:	f7f6 f844 	bl	8000574 <__aeabi_i2d>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4f4:	f7f5 fef0 	bl	80002d8 <__aeabi_dsub>
 800a4f8:	3530      	adds	r5, #48	@ 0x30
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a502:	f806 5b01 	strb.w	r5, [r6], #1
 800a506:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a50a:	f7f6 fb0f 	bl	8000b2c <__aeabi_dcmplt>
 800a50e:	2800      	cmp	r0, #0
 800a510:	d171      	bne.n	800a5f6 <_dtoa_r+0x65e>
 800a512:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a516:	4911      	ldr	r1, [pc, #68]	@ (800a55c <_dtoa_r+0x5c4>)
 800a518:	2000      	movs	r0, #0
 800a51a:	f7f5 fedd 	bl	80002d8 <__aeabi_dsub>
 800a51e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a522:	f7f6 fb03 	bl	8000b2c <__aeabi_dcmplt>
 800a526:	2800      	cmp	r0, #0
 800a528:	f040 8095 	bne.w	800a656 <_dtoa_r+0x6be>
 800a52c:	42a6      	cmp	r6, r4
 800a52e:	f43f af50 	beq.w	800a3d2 <_dtoa_r+0x43a>
 800a532:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a536:	4b0a      	ldr	r3, [pc, #40]	@ (800a560 <_dtoa_r+0x5c8>)
 800a538:	2200      	movs	r2, #0
 800a53a:	f7f6 f885 	bl	8000648 <__aeabi_dmul>
 800a53e:	4b08      	ldr	r3, [pc, #32]	@ (800a560 <_dtoa_r+0x5c8>)
 800a540:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a544:	2200      	movs	r2, #0
 800a546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a54a:	f7f6 f87d 	bl	8000648 <__aeabi_dmul>
 800a54e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a552:	e7c4      	b.n	800a4de <_dtoa_r+0x546>
 800a554:	0800dc30 	.word	0x0800dc30
 800a558:	0800dc08 	.word	0x0800dc08
 800a55c:	3ff00000 	.word	0x3ff00000
 800a560:	40240000 	.word	0x40240000
 800a564:	401c0000 	.word	0x401c0000
 800a568:	40140000 	.word	0x40140000
 800a56c:	3fe00000 	.word	0x3fe00000
 800a570:	4631      	mov	r1, r6
 800a572:	4628      	mov	r0, r5
 800a574:	f7f6 f868 	bl	8000648 <__aeabi_dmul>
 800a578:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a57c:	9415      	str	r4, [sp, #84]	@ 0x54
 800a57e:	4656      	mov	r6, sl
 800a580:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a584:	f7f6 fb10 	bl	8000ba8 <__aeabi_d2iz>
 800a588:	4605      	mov	r5, r0
 800a58a:	f7f5 fff3 	bl	8000574 <__aeabi_i2d>
 800a58e:	4602      	mov	r2, r0
 800a590:	460b      	mov	r3, r1
 800a592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a596:	f7f5 fe9f 	bl	80002d8 <__aeabi_dsub>
 800a59a:	3530      	adds	r5, #48	@ 0x30
 800a59c:	f806 5b01 	strb.w	r5, [r6], #1
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	460b      	mov	r3, r1
 800a5a4:	42a6      	cmp	r6, r4
 800a5a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a5aa:	f04f 0200 	mov.w	r2, #0
 800a5ae:	d124      	bne.n	800a5fa <_dtoa_r+0x662>
 800a5b0:	4bac      	ldr	r3, [pc, #688]	@ (800a864 <_dtoa_r+0x8cc>)
 800a5b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a5b6:	f7f5 fe91 	bl	80002dc <__adddf3>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	460b      	mov	r3, r1
 800a5be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5c2:	f7f6 fad1 	bl	8000b68 <__aeabi_dcmpgt>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d145      	bne.n	800a656 <_dtoa_r+0x6be>
 800a5ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a5ce:	49a5      	ldr	r1, [pc, #660]	@ (800a864 <_dtoa_r+0x8cc>)
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	f7f5 fe81 	bl	80002d8 <__aeabi_dsub>
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	460b      	mov	r3, r1
 800a5da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5de:	f7f6 faa5 	bl	8000b2c <__aeabi_dcmplt>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	f43f aef5 	beq.w	800a3d2 <_dtoa_r+0x43a>
 800a5e8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a5ea:	1e73      	subs	r3, r6, #1
 800a5ec:	9315      	str	r3, [sp, #84]	@ 0x54
 800a5ee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a5f2:	2b30      	cmp	r3, #48	@ 0x30
 800a5f4:	d0f8      	beq.n	800a5e8 <_dtoa_r+0x650>
 800a5f6:	9f04      	ldr	r7, [sp, #16]
 800a5f8:	e73e      	b.n	800a478 <_dtoa_r+0x4e0>
 800a5fa:	4b9b      	ldr	r3, [pc, #620]	@ (800a868 <_dtoa_r+0x8d0>)
 800a5fc:	f7f6 f824 	bl	8000648 <__aeabi_dmul>
 800a600:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a604:	e7bc      	b.n	800a580 <_dtoa_r+0x5e8>
 800a606:	d10c      	bne.n	800a622 <_dtoa_r+0x68a>
 800a608:	4b98      	ldr	r3, [pc, #608]	@ (800a86c <_dtoa_r+0x8d4>)
 800a60a:	2200      	movs	r2, #0
 800a60c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a610:	f7f6 f81a 	bl	8000648 <__aeabi_dmul>
 800a614:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a618:	f7f6 fa9c 	bl	8000b54 <__aeabi_dcmpge>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	f000 8157 	beq.w	800a8d0 <_dtoa_r+0x938>
 800a622:	2400      	movs	r4, #0
 800a624:	4625      	mov	r5, r4
 800a626:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a628:	43db      	mvns	r3, r3
 800a62a:	9304      	str	r3, [sp, #16]
 800a62c:	4656      	mov	r6, sl
 800a62e:	2700      	movs	r7, #0
 800a630:	4621      	mov	r1, r4
 800a632:	4658      	mov	r0, fp
 800a634:	f000 fbb4 	bl	800ada0 <_Bfree>
 800a638:	2d00      	cmp	r5, #0
 800a63a:	d0dc      	beq.n	800a5f6 <_dtoa_r+0x65e>
 800a63c:	b12f      	cbz	r7, 800a64a <_dtoa_r+0x6b2>
 800a63e:	42af      	cmp	r7, r5
 800a640:	d003      	beq.n	800a64a <_dtoa_r+0x6b2>
 800a642:	4639      	mov	r1, r7
 800a644:	4658      	mov	r0, fp
 800a646:	f000 fbab 	bl	800ada0 <_Bfree>
 800a64a:	4629      	mov	r1, r5
 800a64c:	4658      	mov	r0, fp
 800a64e:	f000 fba7 	bl	800ada0 <_Bfree>
 800a652:	e7d0      	b.n	800a5f6 <_dtoa_r+0x65e>
 800a654:	9704      	str	r7, [sp, #16]
 800a656:	4633      	mov	r3, r6
 800a658:	461e      	mov	r6, r3
 800a65a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a65e:	2a39      	cmp	r2, #57	@ 0x39
 800a660:	d107      	bne.n	800a672 <_dtoa_r+0x6da>
 800a662:	459a      	cmp	sl, r3
 800a664:	d1f8      	bne.n	800a658 <_dtoa_r+0x6c0>
 800a666:	9a04      	ldr	r2, [sp, #16]
 800a668:	3201      	adds	r2, #1
 800a66a:	9204      	str	r2, [sp, #16]
 800a66c:	2230      	movs	r2, #48	@ 0x30
 800a66e:	f88a 2000 	strb.w	r2, [sl]
 800a672:	781a      	ldrb	r2, [r3, #0]
 800a674:	3201      	adds	r2, #1
 800a676:	701a      	strb	r2, [r3, #0]
 800a678:	e7bd      	b.n	800a5f6 <_dtoa_r+0x65e>
 800a67a:	4b7b      	ldr	r3, [pc, #492]	@ (800a868 <_dtoa_r+0x8d0>)
 800a67c:	2200      	movs	r2, #0
 800a67e:	f7f5 ffe3 	bl	8000648 <__aeabi_dmul>
 800a682:	2200      	movs	r2, #0
 800a684:	2300      	movs	r3, #0
 800a686:	4604      	mov	r4, r0
 800a688:	460d      	mov	r5, r1
 800a68a:	f7f6 fa45 	bl	8000b18 <__aeabi_dcmpeq>
 800a68e:	2800      	cmp	r0, #0
 800a690:	f43f aebb 	beq.w	800a40a <_dtoa_r+0x472>
 800a694:	e6f0      	b.n	800a478 <_dtoa_r+0x4e0>
 800a696:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a698:	2a00      	cmp	r2, #0
 800a69a:	f000 80db 	beq.w	800a854 <_dtoa_r+0x8bc>
 800a69e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6a0:	2a01      	cmp	r2, #1
 800a6a2:	f300 80bf 	bgt.w	800a824 <_dtoa_r+0x88c>
 800a6a6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a6a8:	2a00      	cmp	r2, #0
 800a6aa:	f000 80b7 	beq.w	800a81c <_dtoa_r+0x884>
 800a6ae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a6b2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a6b4:	4646      	mov	r6, r8
 800a6b6:	9a08      	ldr	r2, [sp, #32]
 800a6b8:	2101      	movs	r1, #1
 800a6ba:	441a      	add	r2, r3
 800a6bc:	4658      	mov	r0, fp
 800a6be:	4498      	add	r8, r3
 800a6c0:	9208      	str	r2, [sp, #32]
 800a6c2:	f000 fc6b 	bl	800af9c <__i2b>
 800a6c6:	4605      	mov	r5, r0
 800a6c8:	b15e      	cbz	r6, 800a6e2 <_dtoa_r+0x74a>
 800a6ca:	9b08      	ldr	r3, [sp, #32]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	dd08      	ble.n	800a6e2 <_dtoa_r+0x74a>
 800a6d0:	42b3      	cmp	r3, r6
 800a6d2:	9a08      	ldr	r2, [sp, #32]
 800a6d4:	bfa8      	it	ge
 800a6d6:	4633      	movge	r3, r6
 800a6d8:	eba8 0803 	sub.w	r8, r8, r3
 800a6dc:	1af6      	subs	r6, r6, r3
 800a6de:	1ad3      	subs	r3, r2, r3
 800a6e0:	9308      	str	r3, [sp, #32]
 800a6e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6e4:	b1f3      	cbz	r3, 800a724 <_dtoa_r+0x78c>
 800a6e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f000 80b7 	beq.w	800a85c <_dtoa_r+0x8c4>
 800a6ee:	b18c      	cbz	r4, 800a714 <_dtoa_r+0x77c>
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	4622      	mov	r2, r4
 800a6f4:	4658      	mov	r0, fp
 800a6f6:	f000 fd11 	bl	800b11c <__pow5mult>
 800a6fa:	464a      	mov	r2, r9
 800a6fc:	4601      	mov	r1, r0
 800a6fe:	4605      	mov	r5, r0
 800a700:	4658      	mov	r0, fp
 800a702:	f000 fc61 	bl	800afc8 <__multiply>
 800a706:	4649      	mov	r1, r9
 800a708:	9004      	str	r0, [sp, #16]
 800a70a:	4658      	mov	r0, fp
 800a70c:	f000 fb48 	bl	800ada0 <_Bfree>
 800a710:	9b04      	ldr	r3, [sp, #16]
 800a712:	4699      	mov	r9, r3
 800a714:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a716:	1b1a      	subs	r2, r3, r4
 800a718:	d004      	beq.n	800a724 <_dtoa_r+0x78c>
 800a71a:	4649      	mov	r1, r9
 800a71c:	4658      	mov	r0, fp
 800a71e:	f000 fcfd 	bl	800b11c <__pow5mult>
 800a722:	4681      	mov	r9, r0
 800a724:	2101      	movs	r1, #1
 800a726:	4658      	mov	r0, fp
 800a728:	f000 fc38 	bl	800af9c <__i2b>
 800a72c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a72e:	4604      	mov	r4, r0
 800a730:	2b00      	cmp	r3, #0
 800a732:	f000 81cf 	beq.w	800aad4 <_dtoa_r+0xb3c>
 800a736:	461a      	mov	r2, r3
 800a738:	4601      	mov	r1, r0
 800a73a:	4658      	mov	r0, fp
 800a73c:	f000 fcee 	bl	800b11c <__pow5mult>
 800a740:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a742:	2b01      	cmp	r3, #1
 800a744:	4604      	mov	r4, r0
 800a746:	f300 8095 	bgt.w	800a874 <_dtoa_r+0x8dc>
 800a74a:	9b02      	ldr	r3, [sp, #8]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f040 8087 	bne.w	800a860 <_dtoa_r+0x8c8>
 800a752:	9b03      	ldr	r3, [sp, #12]
 800a754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a758:	2b00      	cmp	r3, #0
 800a75a:	f040 8089 	bne.w	800a870 <_dtoa_r+0x8d8>
 800a75e:	9b03      	ldr	r3, [sp, #12]
 800a760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a764:	0d1b      	lsrs	r3, r3, #20
 800a766:	051b      	lsls	r3, r3, #20
 800a768:	b12b      	cbz	r3, 800a776 <_dtoa_r+0x7de>
 800a76a:	9b08      	ldr	r3, [sp, #32]
 800a76c:	3301      	adds	r3, #1
 800a76e:	9308      	str	r3, [sp, #32]
 800a770:	f108 0801 	add.w	r8, r8, #1
 800a774:	2301      	movs	r3, #1
 800a776:	930a      	str	r3, [sp, #40]	@ 0x28
 800a778:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f000 81b0 	beq.w	800aae0 <_dtoa_r+0xb48>
 800a780:	6923      	ldr	r3, [r4, #16]
 800a782:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a786:	6918      	ldr	r0, [r3, #16]
 800a788:	f000 fbbc 	bl	800af04 <__hi0bits>
 800a78c:	f1c0 0020 	rsb	r0, r0, #32
 800a790:	9b08      	ldr	r3, [sp, #32]
 800a792:	4418      	add	r0, r3
 800a794:	f010 001f 	ands.w	r0, r0, #31
 800a798:	d077      	beq.n	800a88a <_dtoa_r+0x8f2>
 800a79a:	f1c0 0320 	rsb	r3, r0, #32
 800a79e:	2b04      	cmp	r3, #4
 800a7a0:	dd6b      	ble.n	800a87a <_dtoa_r+0x8e2>
 800a7a2:	9b08      	ldr	r3, [sp, #32]
 800a7a4:	f1c0 001c 	rsb	r0, r0, #28
 800a7a8:	4403      	add	r3, r0
 800a7aa:	4480      	add	r8, r0
 800a7ac:	4406      	add	r6, r0
 800a7ae:	9308      	str	r3, [sp, #32]
 800a7b0:	f1b8 0f00 	cmp.w	r8, #0
 800a7b4:	dd05      	ble.n	800a7c2 <_dtoa_r+0x82a>
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	4642      	mov	r2, r8
 800a7ba:	4658      	mov	r0, fp
 800a7bc:	f000 fd08 	bl	800b1d0 <__lshift>
 800a7c0:	4681      	mov	r9, r0
 800a7c2:	9b08      	ldr	r3, [sp, #32]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	dd05      	ble.n	800a7d4 <_dtoa_r+0x83c>
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	4658      	mov	r0, fp
 800a7ce:	f000 fcff 	bl	800b1d0 <__lshift>
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d059      	beq.n	800a88e <_dtoa_r+0x8f6>
 800a7da:	4621      	mov	r1, r4
 800a7dc:	4648      	mov	r0, r9
 800a7de:	f000 fd63 	bl	800b2a8 <__mcmp>
 800a7e2:	2800      	cmp	r0, #0
 800a7e4:	da53      	bge.n	800a88e <_dtoa_r+0x8f6>
 800a7e6:	1e7b      	subs	r3, r7, #1
 800a7e8:	9304      	str	r3, [sp, #16]
 800a7ea:	4649      	mov	r1, r9
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	220a      	movs	r2, #10
 800a7f0:	4658      	mov	r0, fp
 800a7f2:	f000 faf7 	bl	800ade4 <__multadd>
 800a7f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7f8:	4681      	mov	r9, r0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	f000 8172 	beq.w	800aae4 <_dtoa_r+0xb4c>
 800a800:	2300      	movs	r3, #0
 800a802:	4629      	mov	r1, r5
 800a804:	220a      	movs	r2, #10
 800a806:	4658      	mov	r0, fp
 800a808:	f000 faec 	bl	800ade4 <__multadd>
 800a80c:	9b00      	ldr	r3, [sp, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	4605      	mov	r5, r0
 800a812:	dc67      	bgt.n	800a8e4 <_dtoa_r+0x94c>
 800a814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a816:	2b02      	cmp	r3, #2
 800a818:	dc41      	bgt.n	800a89e <_dtoa_r+0x906>
 800a81a:	e063      	b.n	800a8e4 <_dtoa_r+0x94c>
 800a81c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a81e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a822:	e746      	b.n	800a6b2 <_dtoa_r+0x71a>
 800a824:	9b07      	ldr	r3, [sp, #28]
 800a826:	1e5c      	subs	r4, r3, #1
 800a828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a82a:	42a3      	cmp	r3, r4
 800a82c:	bfbf      	itttt	lt
 800a82e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a830:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a832:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a834:	1ae3      	sublt	r3, r4, r3
 800a836:	bfb4      	ite	lt
 800a838:	18d2      	addlt	r2, r2, r3
 800a83a:	1b1c      	subge	r4, r3, r4
 800a83c:	9b07      	ldr	r3, [sp, #28]
 800a83e:	bfbc      	itt	lt
 800a840:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a842:	2400      	movlt	r4, #0
 800a844:	2b00      	cmp	r3, #0
 800a846:	bfb5      	itete	lt
 800a848:	eba8 0603 	sublt.w	r6, r8, r3
 800a84c:	9b07      	ldrge	r3, [sp, #28]
 800a84e:	2300      	movlt	r3, #0
 800a850:	4646      	movge	r6, r8
 800a852:	e730      	b.n	800a6b6 <_dtoa_r+0x71e>
 800a854:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a856:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a858:	4646      	mov	r6, r8
 800a85a:	e735      	b.n	800a6c8 <_dtoa_r+0x730>
 800a85c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a85e:	e75c      	b.n	800a71a <_dtoa_r+0x782>
 800a860:	2300      	movs	r3, #0
 800a862:	e788      	b.n	800a776 <_dtoa_r+0x7de>
 800a864:	3fe00000 	.word	0x3fe00000
 800a868:	40240000 	.word	0x40240000
 800a86c:	40140000 	.word	0x40140000
 800a870:	9b02      	ldr	r3, [sp, #8]
 800a872:	e780      	b.n	800a776 <_dtoa_r+0x7de>
 800a874:	2300      	movs	r3, #0
 800a876:	930a      	str	r3, [sp, #40]	@ 0x28
 800a878:	e782      	b.n	800a780 <_dtoa_r+0x7e8>
 800a87a:	d099      	beq.n	800a7b0 <_dtoa_r+0x818>
 800a87c:	9a08      	ldr	r2, [sp, #32]
 800a87e:	331c      	adds	r3, #28
 800a880:	441a      	add	r2, r3
 800a882:	4498      	add	r8, r3
 800a884:	441e      	add	r6, r3
 800a886:	9208      	str	r2, [sp, #32]
 800a888:	e792      	b.n	800a7b0 <_dtoa_r+0x818>
 800a88a:	4603      	mov	r3, r0
 800a88c:	e7f6      	b.n	800a87c <_dtoa_r+0x8e4>
 800a88e:	9b07      	ldr	r3, [sp, #28]
 800a890:	9704      	str	r7, [sp, #16]
 800a892:	2b00      	cmp	r3, #0
 800a894:	dc20      	bgt.n	800a8d8 <_dtoa_r+0x940>
 800a896:	9300      	str	r3, [sp, #0]
 800a898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a89a:	2b02      	cmp	r3, #2
 800a89c:	dd1e      	ble.n	800a8dc <_dtoa_r+0x944>
 800a89e:	9b00      	ldr	r3, [sp, #0]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	f47f aec0 	bne.w	800a626 <_dtoa_r+0x68e>
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	2205      	movs	r2, #5
 800a8aa:	4658      	mov	r0, fp
 800a8ac:	f000 fa9a 	bl	800ade4 <__multadd>
 800a8b0:	4601      	mov	r1, r0
 800a8b2:	4604      	mov	r4, r0
 800a8b4:	4648      	mov	r0, r9
 800a8b6:	f000 fcf7 	bl	800b2a8 <__mcmp>
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	f77f aeb3 	ble.w	800a626 <_dtoa_r+0x68e>
 800a8c0:	4656      	mov	r6, sl
 800a8c2:	2331      	movs	r3, #49	@ 0x31
 800a8c4:	f806 3b01 	strb.w	r3, [r6], #1
 800a8c8:	9b04      	ldr	r3, [sp, #16]
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	9304      	str	r3, [sp, #16]
 800a8ce:	e6ae      	b.n	800a62e <_dtoa_r+0x696>
 800a8d0:	9c07      	ldr	r4, [sp, #28]
 800a8d2:	9704      	str	r7, [sp, #16]
 800a8d4:	4625      	mov	r5, r4
 800a8d6:	e7f3      	b.n	800a8c0 <_dtoa_r+0x928>
 800a8d8:	9b07      	ldr	r3, [sp, #28]
 800a8da:	9300      	str	r3, [sp, #0]
 800a8dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	f000 8104 	beq.w	800aaec <_dtoa_r+0xb54>
 800a8e4:	2e00      	cmp	r6, #0
 800a8e6:	dd05      	ble.n	800a8f4 <_dtoa_r+0x95c>
 800a8e8:	4629      	mov	r1, r5
 800a8ea:	4632      	mov	r2, r6
 800a8ec:	4658      	mov	r0, fp
 800a8ee:	f000 fc6f 	bl	800b1d0 <__lshift>
 800a8f2:	4605      	mov	r5, r0
 800a8f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d05a      	beq.n	800a9b0 <_dtoa_r+0xa18>
 800a8fa:	6869      	ldr	r1, [r5, #4]
 800a8fc:	4658      	mov	r0, fp
 800a8fe:	f000 fa0f 	bl	800ad20 <_Balloc>
 800a902:	4606      	mov	r6, r0
 800a904:	b928      	cbnz	r0, 800a912 <_dtoa_r+0x97a>
 800a906:	4b84      	ldr	r3, [pc, #528]	@ (800ab18 <_dtoa_r+0xb80>)
 800a908:	4602      	mov	r2, r0
 800a90a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a90e:	f7ff bb5a 	b.w	8009fc6 <_dtoa_r+0x2e>
 800a912:	692a      	ldr	r2, [r5, #16]
 800a914:	3202      	adds	r2, #2
 800a916:	0092      	lsls	r2, r2, #2
 800a918:	f105 010c 	add.w	r1, r5, #12
 800a91c:	300c      	adds	r0, #12
 800a91e:	f002 f921 	bl	800cb64 <memcpy>
 800a922:	2201      	movs	r2, #1
 800a924:	4631      	mov	r1, r6
 800a926:	4658      	mov	r0, fp
 800a928:	f000 fc52 	bl	800b1d0 <__lshift>
 800a92c:	f10a 0301 	add.w	r3, sl, #1
 800a930:	9307      	str	r3, [sp, #28]
 800a932:	9b00      	ldr	r3, [sp, #0]
 800a934:	4453      	add	r3, sl
 800a936:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a938:	9b02      	ldr	r3, [sp, #8]
 800a93a:	f003 0301 	and.w	r3, r3, #1
 800a93e:	462f      	mov	r7, r5
 800a940:	930a      	str	r3, [sp, #40]	@ 0x28
 800a942:	4605      	mov	r5, r0
 800a944:	9b07      	ldr	r3, [sp, #28]
 800a946:	4621      	mov	r1, r4
 800a948:	3b01      	subs	r3, #1
 800a94a:	4648      	mov	r0, r9
 800a94c:	9300      	str	r3, [sp, #0]
 800a94e:	f7ff fa9b 	bl	8009e88 <quorem>
 800a952:	4639      	mov	r1, r7
 800a954:	9002      	str	r0, [sp, #8]
 800a956:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a95a:	4648      	mov	r0, r9
 800a95c:	f000 fca4 	bl	800b2a8 <__mcmp>
 800a960:	462a      	mov	r2, r5
 800a962:	9008      	str	r0, [sp, #32]
 800a964:	4621      	mov	r1, r4
 800a966:	4658      	mov	r0, fp
 800a968:	f000 fcba 	bl	800b2e0 <__mdiff>
 800a96c:	68c2      	ldr	r2, [r0, #12]
 800a96e:	4606      	mov	r6, r0
 800a970:	bb02      	cbnz	r2, 800a9b4 <_dtoa_r+0xa1c>
 800a972:	4601      	mov	r1, r0
 800a974:	4648      	mov	r0, r9
 800a976:	f000 fc97 	bl	800b2a8 <__mcmp>
 800a97a:	4602      	mov	r2, r0
 800a97c:	4631      	mov	r1, r6
 800a97e:	4658      	mov	r0, fp
 800a980:	920e      	str	r2, [sp, #56]	@ 0x38
 800a982:	f000 fa0d 	bl	800ada0 <_Bfree>
 800a986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a988:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a98a:	9e07      	ldr	r6, [sp, #28]
 800a98c:	ea43 0102 	orr.w	r1, r3, r2
 800a990:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a992:	4319      	orrs	r1, r3
 800a994:	d110      	bne.n	800a9b8 <_dtoa_r+0xa20>
 800a996:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a99a:	d029      	beq.n	800a9f0 <_dtoa_r+0xa58>
 800a99c:	9b08      	ldr	r3, [sp, #32]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	dd02      	ble.n	800a9a8 <_dtoa_r+0xa10>
 800a9a2:	9b02      	ldr	r3, [sp, #8]
 800a9a4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a9a8:	9b00      	ldr	r3, [sp, #0]
 800a9aa:	f883 8000 	strb.w	r8, [r3]
 800a9ae:	e63f      	b.n	800a630 <_dtoa_r+0x698>
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	e7bb      	b.n	800a92c <_dtoa_r+0x994>
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	e7e1      	b.n	800a97c <_dtoa_r+0x9e4>
 800a9b8:	9b08      	ldr	r3, [sp, #32]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	db04      	blt.n	800a9c8 <_dtoa_r+0xa30>
 800a9be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9c0:	430b      	orrs	r3, r1
 800a9c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a9c4:	430b      	orrs	r3, r1
 800a9c6:	d120      	bne.n	800aa0a <_dtoa_r+0xa72>
 800a9c8:	2a00      	cmp	r2, #0
 800a9ca:	dded      	ble.n	800a9a8 <_dtoa_r+0xa10>
 800a9cc:	4649      	mov	r1, r9
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	4658      	mov	r0, fp
 800a9d2:	f000 fbfd 	bl	800b1d0 <__lshift>
 800a9d6:	4621      	mov	r1, r4
 800a9d8:	4681      	mov	r9, r0
 800a9da:	f000 fc65 	bl	800b2a8 <__mcmp>
 800a9de:	2800      	cmp	r0, #0
 800a9e0:	dc03      	bgt.n	800a9ea <_dtoa_r+0xa52>
 800a9e2:	d1e1      	bne.n	800a9a8 <_dtoa_r+0xa10>
 800a9e4:	f018 0f01 	tst.w	r8, #1
 800a9e8:	d0de      	beq.n	800a9a8 <_dtoa_r+0xa10>
 800a9ea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a9ee:	d1d8      	bne.n	800a9a2 <_dtoa_r+0xa0a>
 800a9f0:	9a00      	ldr	r2, [sp, #0]
 800a9f2:	2339      	movs	r3, #57	@ 0x39
 800a9f4:	7013      	strb	r3, [r2, #0]
 800a9f6:	4633      	mov	r3, r6
 800a9f8:	461e      	mov	r6, r3
 800a9fa:	3b01      	subs	r3, #1
 800a9fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aa00:	2a39      	cmp	r2, #57	@ 0x39
 800aa02:	d052      	beq.n	800aaaa <_dtoa_r+0xb12>
 800aa04:	3201      	adds	r2, #1
 800aa06:	701a      	strb	r2, [r3, #0]
 800aa08:	e612      	b.n	800a630 <_dtoa_r+0x698>
 800aa0a:	2a00      	cmp	r2, #0
 800aa0c:	dd07      	ble.n	800aa1e <_dtoa_r+0xa86>
 800aa0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aa12:	d0ed      	beq.n	800a9f0 <_dtoa_r+0xa58>
 800aa14:	9a00      	ldr	r2, [sp, #0]
 800aa16:	f108 0301 	add.w	r3, r8, #1
 800aa1a:	7013      	strb	r3, [r2, #0]
 800aa1c:	e608      	b.n	800a630 <_dtoa_r+0x698>
 800aa1e:	9b07      	ldr	r3, [sp, #28]
 800aa20:	9a07      	ldr	r2, [sp, #28]
 800aa22:	f803 8c01 	strb.w	r8, [r3, #-1]
 800aa26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d028      	beq.n	800aa7e <_dtoa_r+0xae6>
 800aa2c:	4649      	mov	r1, r9
 800aa2e:	2300      	movs	r3, #0
 800aa30:	220a      	movs	r2, #10
 800aa32:	4658      	mov	r0, fp
 800aa34:	f000 f9d6 	bl	800ade4 <__multadd>
 800aa38:	42af      	cmp	r7, r5
 800aa3a:	4681      	mov	r9, r0
 800aa3c:	f04f 0300 	mov.w	r3, #0
 800aa40:	f04f 020a 	mov.w	r2, #10
 800aa44:	4639      	mov	r1, r7
 800aa46:	4658      	mov	r0, fp
 800aa48:	d107      	bne.n	800aa5a <_dtoa_r+0xac2>
 800aa4a:	f000 f9cb 	bl	800ade4 <__multadd>
 800aa4e:	4607      	mov	r7, r0
 800aa50:	4605      	mov	r5, r0
 800aa52:	9b07      	ldr	r3, [sp, #28]
 800aa54:	3301      	adds	r3, #1
 800aa56:	9307      	str	r3, [sp, #28]
 800aa58:	e774      	b.n	800a944 <_dtoa_r+0x9ac>
 800aa5a:	f000 f9c3 	bl	800ade4 <__multadd>
 800aa5e:	4629      	mov	r1, r5
 800aa60:	4607      	mov	r7, r0
 800aa62:	2300      	movs	r3, #0
 800aa64:	220a      	movs	r2, #10
 800aa66:	4658      	mov	r0, fp
 800aa68:	f000 f9bc 	bl	800ade4 <__multadd>
 800aa6c:	4605      	mov	r5, r0
 800aa6e:	e7f0      	b.n	800aa52 <_dtoa_r+0xaba>
 800aa70:	9b00      	ldr	r3, [sp, #0]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	bfcc      	ite	gt
 800aa76:	461e      	movgt	r6, r3
 800aa78:	2601      	movle	r6, #1
 800aa7a:	4456      	add	r6, sl
 800aa7c:	2700      	movs	r7, #0
 800aa7e:	4649      	mov	r1, r9
 800aa80:	2201      	movs	r2, #1
 800aa82:	4658      	mov	r0, fp
 800aa84:	f000 fba4 	bl	800b1d0 <__lshift>
 800aa88:	4621      	mov	r1, r4
 800aa8a:	4681      	mov	r9, r0
 800aa8c:	f000 fc0c 	bl	800b2a8 <__mcmp>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	dcb0      	bgt.n	800a9f6 <_dtoa_r+0xa5e>
 800aa94:	d102      	bne.n	800aa9c <_dtoa_r+0xb04>
 800aa96:	f018 0f01 	tst.w	r8, #1
 800aa9a:	d1ac      	bne.n	800a9f6 <_dtoa_r+0xa5e>
 800aa9c:	4633      	mov	r3, r6
 800aa9e:	461e      	mov	r6, r3
 800aaa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aaa4:	2a30      	cmp	r2, #48	@ 0x30
 800aaa6:	d0fa      	beq.n	800aa9e <_dtoa_r+0xb06>
 800aaa8:	e5c2      	b.n	800a630 <_dtoa_r+0x698>
 800aaaa:	459a      	cmp	sl, r3
 800aaac:	d1a4      	bne.n	800a9f8 <_dtoa_r+0xa60>
 800aaae:	9b04      	ldr	r3, [sp, #16]
 800aab0:	3301      	adds	r3, #1
 800aab2:	9304      	str	r3, [sp, #16]
 800aab4:	2331      	movs	r3, #49	@ 0x31
 800aab6:	f88a 3000 	strb.w	r3, [sl]
 800aaba:	e5b9      	b.n	800a630 <_dtoa_r+0x698>
 800aabc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aabe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ab1c <_dtoa_r+0xb84>
 800aac2:	b11b      	cbz	r3, 800aacc <_dtoa_r+0xb34>
 800aac4:	f10a 0308 	add.w	r3, sl, #8
 800aac8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aaca:	6013      	str	r3, [r2, #0]
 800aacc:	4650      	mov	r0, sl
 800aace:	b019      	add	sp, #100	@ 0x64
 800aad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	f77f ae37 	ble.w	800a74a <_dtoa_r+0x7b2>
 800aadc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aade:	930a      	str	r3, [sp, #40]	@ 0x28
 800aae0:	2001      	movs	r0, #1
 800aae2:	e655      	b.n	800a790 <_dtoa_r+0x7f8>
 800aae4:	9b00      	ldr	r3, [sp, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	f77f aed6 	ble.w	800a898 <_dtoa_r+0x900>
 800aaec:	4656      	mov	r6, sl
 800aaee:	4621      	mov	r1, r4
 800aaf0:	4648      	mov	r0, r9
 800aaf2:	f7ff f9c9 	bl	8009e88 <quorem>
 800aaf6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aafa:	f806 8b01 	strb.w	r8, [r6], #1
 800aafe:	9b00      	ldr	r3, [sp, #0]
 800ab00:	eba6 020a 	sub.w	r2, r6, sl
 800ab04:	4293      	cmp	r3, r2
 800ab06:	ddb3      	ble.n	800aa70 <_dtoa_r+0xad8>
 800ab08:	4649      	mov	r1, r9
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	220a      	movs	r2, #10
 800ab0e:	4658      	mov	r0, fp
 800ab10:	f000 f968 	bl	800ade4 <__multadd>
 800ab14:	4681      	mov	r9, r0
 800ab16:	e7ea      	b.n	800aaee <_dtoa_r+0xb56>
 800ab18:	0800db8d 	.word	0x0800db8d
 800ab1c:	0800db11 	.word	0x0800db11

0800ab20 <_free_r>:
 800ab20:	b538      	push	{r3, r4, r5, lr}
 800ab22:	4605      	mov	r5, r0
 800ab24:	2900      	cmp	r1, #0
 800ab26:	d041      	beq.n	800abac <_free_r+0x8c>
 800ab28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab2c:	1f0c      	subs	r4, r1, #4
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	bfb8      	it	lt
 800ab32:	18e4      	addlt	r4, r4, r3
 800ab34:	f000 f8e8 	bl	800ad08 <__malloc_lock>
 800ab38:	4a1d      	ldr	r2, [pc, #116]	@ (800abb0 <_free_r+0x90>)
 800ab3a:	6813      	ldr	r3, [r2, #0]
 800ab3c:	b933      	cbnz	r3, 800ab4c <_free_r+0x2c>
 800ab3e:	6063      	str	r3, [r4, #4]
 800ab40:	6014      	str	r4, [r2, #0]
 800ab42:	4628      	mov	r0, r5
 800ab44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab48:	f000 b8e4 	b.w	800ad14 <__malloc_unlock>
 800ab4c:	42a3      	cmp	r3, r4
 800ab4e:	d908      	bls.n	800ab62 <_free_r+0x42>
 800ab50:	6820      	ldr	r0, [r4, #0]
 800ab52:	1821      	adds	r1, r4, r0
 800ab54:	428b      	cmp	r3, r1
 800ab56:	bf01      	itttt	eq
 800ab58:	6819      	ldreq	r1, [r3, #0]
 800ab5a:	685b      	ldreq	r3, [r3, #4]
 800ab5c:	1809      	addeq	r1, r1, r0
 800ab5e:	6021      	streq	r1, [r4, #0]
 800ab60:	e7ed      	b.n	800ab3e <_free_r+0x1e>
 800ab62:	461a      	mov	r2, r3
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	b10b      	cbz	r3, 800ab6c <_free_r+0x4c>
 800ab68:	42a3      	cmp	r3, r4
 800ab6a:	d9fa      	bls.n	800ab62 <_free_r+0x42>
 800ab6c:	6811      	ldr	r1, [r2, #0]
 800ab6e:	1850      	adds	r0, r2, r1
 800ab70:	42a0      	cmp	r0, r4
 800ab72:	d10b      	bne.n	800ab8c <_free_r+0x6c>
 800ab74:	6820      	ldr	r0, [r4, #0]
 800ab76:	4401      	add	r1, r0
 800ab78:	1850      	adds	r0, r2, r1
 800ab7a:	4283      	cmp	r3, r0
 800ab7c:	6011      	str	r1, [r2, #0]
 800ab7e:	d1e0      	bne.n	800ab42 <_free_r+0x22>
 800ab80:	6818      	ldr	r0, [r3, #0]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	6053      	str	r3, [r2, #4]
 800ab86:	4408      	add	r0, r1
 800ab88:	6010      	str	r0, [r2, #0]
 800ab8a:	e7da      	b.n	800ab42 <_free_r+0x22>
 800ab8c:	d902      	bls.n	800ab94 <_free_r+0x74>
 800ab8e:	230c      	movs	r3, #12
 800ab90:	602b      	str	r3, [r5, #0]
 800ab92:	e7d6      	b.n	800ab42 <_free_r+0x22>
 800ab94:	6820      	ldr	r0, [r4, #0]
 800ab96:	1821      	adds	r1, r4, r0
 800ab98:	428b      	cmp	r3, r1
 800ab9a:	bf04      	itt	eq
 800ab9c:	6819      	ldreq	r1, [r3, #0]
 800ab9e:	685b      	ldreq	r3, [r3, #4]
 800aba0:	6063      	str	r3, [r4, #4]
 800aba2:	bf04      	itt	eq
 800aba4:	1809      	addeq	r1, r1, r0
 800aba6:	6021      	streq	r1, [r4, #0]
 800aba8:	6054      	str	r4, [r2, #4]
 800abaa:	e7ca      	b.n	800ab42 <_free_r+0x22>
 800abac:	bd38      	pop	{r3, r4, r5, pc}
 800abae:	bf00      	nop
 800abb0:	2000199c 	.word	0x2000199c

0800abb4 <malloc>:
 800abb4:	4b02      	ldr	r3, [pc, #8]	@ (800abc0 <malloc+0xc>)
 800abb6:	4601      	mov	r1, r0
 800abb8:	6818      	ldr	r0, [r3, #0]
 800abba:	f000 b825 	b.w	800ac08 <_malloc_r>
 800abbe:	bf00      	nop
 800abc0:	20000f5c 	.word	0x20000f5c

0800abc4 <sbrk_aligned>:
 800abc4:	b570      	push	{r4, r5, r6, lr}
 800abc6:	4e0f      	ldr	r6, [pc, #60]	@ (800ac04 <sbrk_aligned+0x40>)
 800abc8:	460c      	mov	r4, r1
 800abca:	6831      	ldr	r1, [r6, #0]
 800abcc:	4605      	mov	r5, r0
 800abce:	b911      	cbnz	r1, 800abd6 <sbrk_aligned+0x12>
 800abd0:	f001 ffb8 	bl	800cb44 <_sbrk_r>
 800abd4:	6030      	str	r0, [r6, #0]
 800abd6:	4621      	mov	r1, r4
 800abd8:	4628      	mov	r0, r5
 800abda:	f001 ffb3 	bl	800cb44 <_sbrk_r>
 800abde:	1c43      	adds	r3, r0, #1
 800abe0:	d103      	bne.n	800abea <sbrk_aligned+0x26>
 800abe2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800abe6:	4620      	mov	r0, r4
 800abe8:	bd70      	pop	{r4, r5, r6, pc}
 800abea:	1cc4      	adds	r4, r0, #3
 800abec:	f024 0403 	bic.w	r4, r4, #3
 800abf0:	42a0      	cmp	r0, r4
 800abf2:	d0f8      	beq.n	800abe6 <sbrk_aligned+0x22>
 800abf4:	1a21      	subs	r1, r4, r0
 800abf6:	4628      	mov	r0, r5
 800abf8:	f001 ffa4 	bl	800cb44 <_sbrk_r>
 800abfc:	3001      	adds	r0, #1
 800abfe:	d1f2      	bne.n	800abe6 <sbrk_aligned+0x22>
 800ac00:	e7ef      	b.n	800abe2 <sbrk_aligned+0x1e>
 800ac02:	bf00      	nop
 800ac04:	20001998 	.word	0x20001998

0800ac08 <_malloc_r>:
 800ac08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac0c:	1ccd      	adds	r5, r1, #3
 800ac0e:	f025 0503 	bic.w	r5, r5, #3
 800ac12:	3508      	adds	r5, #8
 800ac14:	2d0c      	cmp	r5, #12
 800ac16:	bf38      	it	cc
 800ac18:	250c      	movcc	r5, #12
 800ac1a:	2d00      	cmp	r5, #0
 800ac1c:	4606      	mov	r6, r0
 800ac1e:	db01      	blt.n	800ac24 <_malloc_r+0x1c>
 800ac20:	42a9      	cmp	r1, r5
 800ac22:	d904      	bls.n	800ac2e <_malloc_r+0x26>
 800ac24:	230c      	movs	r3, #12
 800ac26:	6033      	str	r3, [r6, #0]
 800ac28:	2000      	movs	r0, #0
 800ac2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ad04 <_malloc_r+0xfc>
 800ac32:	f000 f869 	bl	800ad08 <__malloc_lock>
 800ac36:	f8d8 3000 	ldr.w	r3, [r8]
 800ac3a:	461c      	mov	r4, r3
 800ac3c:	bb44      	cbnz	r4, 800ac90 <_malloc_r+0x88>
 800ac3e:	4629      	mov	r1, r5
 800ac40:	4630      	mov	r0, r6
 800ac42:	f7ff ffbf 	bl	800abc4 <sbrk_aligned>
 800ac46:	1c43      	adds	r3, r0, #1
 800ac48:	4604      	mov	r4, r0
 800ac4a:	d158      	bne.n	800acfe <_malloc_r+0xf6>
 800ac4c:	f8d8 4000 	ldr.w	r4, [r8]
 800ac50:	4627      	mov	r7, r4
 800ac52:	2f00      	cmp	r7, #0
 800ac54:	d143      	bne.n	800acde <_malloc_r+0xd6>
 800ac56:	2c00      	cmp	r4, #0
 800ac58:	d04b      	beq.n	800acf2 <_malloc_r+0xea>
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	4639      	mov	r1, r7
 800ac5e:	4630      	mov	r0, r6
 800ac60:	eb04 0903 	add.w	r9, r4, r3
 800ac64:	f001 ff6e 	bl	800cb44 <_sbrk_r>
 800ac68:	4581      	cmp	r9, r0
 800ac6a:	d142      	bne.n	800acf2 <_malloc_r+0xea>
 800ac6c:	6821      	ldr	r1, [r4, #0]
 800ac6e:	1a6d      	subs	r5, r5, r1
 800ac70:	4629      	mov	r1, r5
 800ac72:	4630      	mov	r0, r6
 800ac74:	f7ff ffa6 	bl	800abc4 <sbrk_aligned>
 800ac78:	3001      	adds	r0, #1
 800ac7a:	d03a      	beq.n	800acf2 <_malloc_r+0xea>
 800ac7c:	6823      	ldr	r3, [r4, #0]
 800ac7e:	442b      	add	r3, r5
 800ac80:	6023      	str	r3, [r4, #0]
 800ac82:	f8d8 3000 	ldr.w	r3, [r8]
 800ac86:	685a      	ldr	r2, [r3, #4]
 800ac88:	bb62      	cbnz	r2, 800ace4 <_malloc_r+0xdc>
 800ac8a:	f8c8 7000 	str.w	r7, [r8]
 800ac8e:	e00f      	b.n	800acb0 <_malloc_r+0xa8>
 800ac90:	6822      	ldr	r2, [r4, #0]
 800ac92:	1b52      	subs	r2, r2, r5
 800ac94:	d420      	bmi.n	800acd8 <_malloc_r+0xd0>
 800ac96:	2a0b      	cmp	r2, #11
 800ac98:	d917      	bls.n	800acca <_malloc_r+0xc2>
 800ac9a:	1961      	adds	r1, r4, r5
 800ac9c:	42a3      	cmp	r3, r4
 800ac9e:	6025      	str	r5, [r4, #0]
 800aca0:	bf18      	it	ne
 800aca2:	6059      	strne	r1, [r3, #4]
 800aca4:	6863      	ldr	r3, [r4, #4]
 800aca6:	bf08      	it	eq
 800aca8:	f8c8 1000 	streq.w	r1, [r8]
 800acac:	5162      	str	r2, [r4, r5]
 800acae:	604b      	str	r3, [r1, #4]
 800acb0:	4630      	mov	r0, r6
 800acb2:	f000 f82f 	bl	800ad14 <__malloc_unlock>
 800acb6:	f104 000b 	add.w	r0, r4, #11
 800acba:	1d23      	adds	r3, r4, #4
 800acbc:	f020 0007 	bic.w	r0, r0, #7
 800acc0:	1ac2      	subs	r2, r0, r3
 800acc2:	bf1c      	itt	ne
 800acc4:	1a1b      	subne	r3, r3, r0
 800acc6:	50a3      	strne	r3, [r4, r2]
 800acc8:	e7af      	b.n	800ac2a <_malloc_r+0x22>
 800acca:	6862      	ldr	r2, [r4, #4]
 800accc:	42a3      	cmp	r3, r4
 800acce:	bf0c      	ite	eq
 800acd0:	f8c8 2000 	streq.w	r2, [r8]
 800acd4:	605a      	strne	r2, [r3, #4]
 800acd6:	e7eb      	b.n	800acb0 <_malloc_r+0xa8>
 800acd8:	4623      	mov	r3, r4
 800acda:	6864      	ldr	r4, [r4, #4]
 800acdc:	e7ae      	b.n	800ac3c <_malloc_r+0x34>
 800acde:	463c      	mov	r4, r7
 800ace0:	687f      	ldr	r7, [r7, #4]
 800ace2:	e7b6      	b.n	800ac52 <_malloc_r+0x4a>
 800ace4:	461a      	mov	r2, r3
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	42a3      	cmp	r3, r4
 800acea:	d1fb      	bne.n	800ace4 <_malloc_r+0xdc>
 800acec:	2300      	movs	r3, #0
 800acee:	6053      	str	r3, [r2, #4]
 800acf0:	e7de      	b.n	800acb0 <_malloc_r+0xa8>
 800acf2:	230c      	movs	r3, #12
 800acf4:	6033      	str	r3, [r6, #0]
 800acf6:	4630      	mov	r0, r6
 800acf8:	f000 f80c 	bl	800ad14 <__malloc_unlock>
 800acfc:	e794      	b.n	800ac28 <_malloc_r+0x20>
 800acfe:	6005      	str	r5, [r0, #0]
 800ad00:	e7d6      	b.n	800acb0 <_malloc_r+0xa8>
 800ad02:	bf00      	nop
 800ad04:	2000199c 	.word	0x2000199c

0800ad08 <__malloc_lock>:
 800ad08:	4801      	ldr	r0, [pc, #4]	@ (800ad10 <__malloc_lock+0x8>)
 800ad0a:	f7ff b8b4 	b.w	8009e76 <__retarget_lock_acquire_recursive>
 800ad0e:	bf00      	nop
 800ad10:	20001994 	.word	0x20001994

0800ad14 <__malloc_unlock>:
 800ad14:	4801      	ldr	r0, [pc, #4]	@ (800ad1c <__malloc_unlock+0x8>)
 800ad16:	f7ff b8af 	b.w	8009e78 <__retarget_lock_release_recursive>
 800ad1a:	bf00      	nop
 800ad1c:	20001994 	.word	0x20001994

0800ad20 <_Balloc>:
 800ad20:	b570      	push	{r4, r5, r6, lr}
 800ad22:	69c6      	ldr	r6, [r0, #28]
 800ad24:	4604      	mov	r4, r0
 800ad26:	460d      	mov	r5, r1
 800ad28:	b976      	cbnz	r6, 800ad48 <_Balloc+0x28>
 800ad2a:	2010      	movs	r0, #16
 800ad2c:	f7ff ff42 	bl	800abb4 <malloc>
 800ad30:	4602      	mov	r2, r0
 800ad32:	61e0      	str	r0, [r4, #28]
 800ad34:	b920      	cbnz	r0, 800ad40 <_Balloc+0x20>
 800ad36:	4b18      	ldr	r3, [pc, #96]	@ (800ad98 <_Balloc+0x78>)
 800ad38:	4818      	ldr	r0, [pc, #96]	@ (800ad9c <_Balloc+0x7c>)
 800ad3a:	216b      	movs	r1, #107	@ 0x6b
 800ad3c:	f001 ff28 	bl	800cb90 <__assert_func>
 800ad40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad44:	6006      	str	r6, [r0, #0]
 800ad46:	60c6      	str	r6, [r0, #12]
 800ad48:	69e6      	ldr	r6, [r4, #28]
 800ad4a:	68f3      	ldr	r3, [r6, #12]
 800ad4c:	b183      	cbz	r3, 800ad70 <_Balloc+0x50>
 800ad4e:	69e3      	ldr	r3, [r4, #28]
 800ad50:	68db      	ldr	r3, [r3, #12]
 800ad52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ad56:	b9b8      	cbnz	r0, 800ad88 <_Balloc+0x68>
 800ad58:	2101      	movs	r1, #1
 800ad5a:	fa01 f605 	lsl.w	r6, r1, r5
 800ad5e:	1d72      	adds	r2, r6, #5
 800ad60:	0092      	lsls	r2, r2, #2
 800ad62:	4620      	mov	r0, r4
 800ad64:	f001 ff32 	bl	800cbcc <_calloc_r>
 800ad68:	b160      	cbz	r0, 800ad84 <_Balloc+0x64>
 800ad6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ad6e:	e00e      	b.n	800ad8e <_Balloc+0x6e>
 800ad70:	2221      	movs	r2, #33	@ 0x21
 800ad72:	2104      	movs	r1, #4
 800ad74:	4620      	mov	r0, r4
 800ad76:	f001 ff29 	bl	800cbcc <_calloc_r>
 800ad7a:	69e3      	ldr	r3, [r4, #28]
 800ad7c:	60f0      	str	r0, [r6, #12]
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d1e4      	bne.n	800ad4e <_Balloc+0x2e>
 800ad84:	2000      	movs	r0, #0
 800ad86:	bd70      	pop	{r4, r5, r6, pc}
 800ad88:	6802      	ldr	r2, [r0, #0]
 800ad8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ad8e:	2300      	movs	r3, #0
 800ad90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad94:	e7f7      	b.n	800ad86 <_Balloc+0x66>
 800ad96:	bf00      	nop
 800ad98:	0800db1e 	.word	0x0800db1e
 800ad9c:	0800db9e 	.word	0x0800db9e

0800ada0 <_Bfree>:
 800ada0:	b570      	push	{r4, r5, r6, lr}
 800ada2:	69c6      	ldr	r6, [r0, #28]
 800ada4:	4605      	mov	r5, r0
 800ada6:	460c      	mov	r4, r1
 800ada8:	b976      	cbnz	r6, 800adc8 <_Bfree+0x28>
 800adaa:	2010      	movs	r0, #16
 800adac:	f7ff ff02 	bl	800abb4 <malloc>
 800adb0:	4602      	mov	r2, r0
 800adb2:	61e8      	str	r0, [r5, #28]
 800adb4:	b920      	cbnz	r0, 800adc0 <_Bfree+0x20>
 800adb6:	4b09      	ldr	r3, [pc, #36]	@ (800addc <_Bfree+0x3c>)
 800adb8:	4809      	ldr	r0, [pc, #36]	@ (800ade0 <_Bfree+0x40>)
 800adba:	218f      	movs	r1, #143	@ 0x8f
 800adbc:	f001 fee8 	bl	800cb90 <__assert_func>
 800adc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800adc4:	6006      	str	r6, [r0, #0]
 800adc6:	60c6      	str	r6, [r0, #12]
 800adc8:	b13c      	cbz	r4, 800adda <_Bfree+0x3a>
 800adca:	69eb      	ldr	r3, [r5, #28]
 800adcc:	6862      	ldr	r2, [r4, #4]
 800adce:	68db      	ldr	r3, [r3, #12]
 800add0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800add4:	6021      	str	r1, [r4, #0]
 800add6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800adda:	bd70      	pop	{r4, r5, r6, pc}
 800addc:	0800db1e 	.word	0x0800db1e
 800ade0:	0800db9e 	.word	0x0800db9e

0800ade4 <__multadd>:
 800ade4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ade8:	690d      	ldr	r5, [r1, #16]
 800adea:	4607      	mov	r7, r0
 800adec:	460c      	mov	r4, r1
 800adee:	461e      	mov	r6, r3
 800adf0:	f101 0c14 	add.w	ip, r1, #20
 800adf4:	2000      	movs	r0, #0
 800adf6:	f8dc 3000 	ldr.w	r3, [ip]
 800adfa:	b299      	uxth	r1, r3
 800adfc:	fb02 6101 	mla	r1, r2, r1, r6
 800ae00:	0c1e      	lsrs	r6, r3, #16
 800ae02:	0c0b      	lsrs	r3, r1, #16
 800ae04:	fb02 3306 	mla	r3, r2, r6, r3
 800ae08:	b289      	uxth	r1, r1
 800ae0a:	3001      	adds	r0, #1
 800ae0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ae10:	4285      	cmp	r5, r0
 800ae12:	f84c 1b04 	str.w	r1, [ip], #4
 800ae16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ae1a:	dcec      	bgt.n	800adf6 <__multadd+0x12>
 800ae1c:	b30e      	cbz	r6, 800ae62 <__multadd+0x7e>
 800ae1e:	68a3      	ldr	r3, [r4, #8]
 800ae20:	42ab      	cmp	r3, r5
 800ae22:	dc19      	bgt.n	800ae58 <__multadd+0x74>
 800ae24:	6861      	ldr	r1, [r4, #4]
 800ae26:	4638      	mov	r0, r7
 800ae28:	3101      	adds	r1, #1
 800ae2a:	f7ff ff79 	bl	800ad20 <_Balloc>
 800ae2e:	4680      	mov	r8, r0
 800ae30:	b928      	cbnz	r0, 800ae3e <__multadd+0x5a>
 800ae32:	4602      	mov	r2, r0
 800ae34:	4b0c      	ldr	r3, [pc, #48]	@ (800ae68 <__multadd+0x84>)
 800ae36:	480d      	ldr	r0, [pc, #52]	@ (800ae6c <__multadd+0x88>)
 800ae38:	21ba      	movs	r1, #186	@ 0xba
 800ae3a:	f001 fea9 	bl	800cb90 <__assert_func>
 800ae3e:	6922      	ldr	r2, [r4, #16]
 800ae40:	3202      	adds	r2, #2
 800ae42:	f104 010c 	add.w	r1, r4, #12
 800ae46:	0092      	lsls	r2, r2, #2
 800ae48:	300c      	adds	r0, #12
 800ae4a:	f001 fe8b 	bl	800cb64 <memcpy>
 800ae4e:	4621      	mov	r1, r4
 800ae50:	4638      	mov	r0, r7
 800ae52:	f7ff ffa5 	bl	800ada0 <_Bfree>
 800ae56:	4644      	mov	r4, r8
 800ae58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ae5c:	3501      	adds	r5, #1
 800ae5e:	615e      	str	r6, [r3, #20]
 800ae60:	6125      	str	r5, [r4, #16]
 800ae62:	4620      	mov	r0, r4
 800ae64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae68:	0800db8d 	.word	0x0800db8d
 800ae6c:	0800db9e 	.word	0x0800db9e

0800ae70 <__s2b>:
 800ae70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae74:	460c      	mov	r4, r1
 800ae76:	4615      	mov	r5, r2
 800ae78:	461f      	mov	r7, r3
 800ae7a:	2209      	movs	r2, #9
 800ae7c:	3308      	adds	r3, #8
 800ae7e:	4606      	mov	r6, r0
 800ae80:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae84:	2100      	movs	r1, #0
 800ae86:	2201      	movs	r2, #1
 800ae88:	429a      	cmp	r2, r3
 800ae8a:	db09      	blt.n	800aea0 <__s2b+0x30>
 800ae8c:	4630      	mov	r0, r6
 800ae8e:	f7ff ff47 	bl	800ad20 <_Balloc>
 800ae92:	b940      	cbnz	r0, 800aea6 <__s2b+0x36>
 800ae94:	4602      	mov	r2, r0
 800ae96:	4b19      	ldr	r3, [pc, #100]	@ (800aefc <__s2b+0x8c>)
 800ae98:	4819      	ldr	r0, [pc, #100]	@ (800af00 <__s2b+0x90>)
 800ae9a:	21d3      	movs	r1, #211	@ 0xd3
 800ae9c:	f001 fe78 	bl	800cb90 <__assert_func>
 800aea0:	0052      	lsls	r2, r2, #1
 800aea2:	3101      	adds	r1, #1
 800aea4:	e7f0      	b.n	800ae88 <__s2b+0x18>
 800aea6:	9b08      	ldr	r3, [sp, #32]
 800aea8:	6143      	str	r3, [r0, #20]
 800aeaa:	2d09      	cmp	r5, #9
 800aeac:	f04f 0301 	mov.w	r3, #1
 800aeb0:	6103      	str	r3, [r0, #16]
 800aeb2:	dd16      	ble.n	800aee2 <__s2b+0x72>
 800aeb4:	f104 0909 	add.w	r9, r4, #9
 800aeb8:	46c8      	mov	r8, r9
 800aeba:	442c      	add	r4, r5
 800aebc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aec0:	4601      	mov	r1, r0
 800aec2:	3b30      	subs	r3, #48	@ 0x30
 800aec4:	220a      	movs	r2, #10
 800aec6:	4630      	mov	r0, r6
 800aec8:	f7ff ff8c 	bl	800ade4 <__multadd>
 800aecc:	45a0      	cmp	r8, r4
 800aece:	d1f5      	bne.n	800aebc <__s2b+0x4c>
 800aed0:	f1a5 0408 	sub.w	r4, r5, #8
 800aed4:	444c      	add	r4, r9
 800aed6:	1b2d      	subs	r5, r5, r4
 800aed8:	1963      	adds	r3, r4, r5
 800aeda:	42bb      	cmp	r3, r7
 800aedc:	db04      	blt.n	800aee8 <__s2b+0x78>
 800aede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aee2:	340a      	adds	r4, #10
 800aee4:	2509      	movs	r5, #9
 800aee6:	e7f6      	b.n	800aed6 <__s2b+0x66>
 800aee8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aeec:	4601      	mov	r1, r0
 800aeee:	3b30      	subs	r3, #48	@ 0x30
 800aef0:	220a      	movs	r2, #10
 800aef2:	4630      	mov	r0, r6
 800aef4:	f7ff ff76 	bl	800ade4 <__multadd>
 800aef8:	e7ee      	b.n	800aed8 <__s2b+0x68>
 800aefa:	bf00      	nop
 800aefc:	0800db8d 	.word	0x0800db8d
 800af00:	0800db9e 	.word	0x0800db9e

0800af04 <__hi0bits>:
 800af04:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800af08:	4603      	mov	r3, r0
 800af0a:	bf36      	itet	cc
 800af0c:	0403      	lslcc	r3, r0, #16
 800af0e:	2000      	movcs	r0, #0
 800af10:	2010      	movcc	r0, #16
 800af12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af16:	bf3c      	itt	cc
 800af18:	021b      	lslcc	r3, r3, #8
 800af1a:	3008      	addcc	r0, #8
 800af1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800af20:	bf3c      	itt	cc
 800af22:	011b      	lslcc	r3, r3, #4
 800af24:	3004      	addcc	r0, #4
 800af26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af2a:	bf3c      	itt	cc
 800af2c:	009b      	lslcc	r3, r3, #2
 800af2e:	3002      	addcc	r0, #2
 800af30:	2b00      	cmp	r3, #0
 800af32:	db05      	blt.n	800af40 <__hi0bits+0x3c>
 800af34:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800af38:	f100 0001 	add.w	r0, r0, #1
 800af3c:	bf08      	it	eq
 800af3e:	2020      	moveq	r0, #32
 800af40:	4770      	bx	lr

0800af42 <__lo0bits>:
 800af42:	6803      	ldr	r3, [r0, #0]
 800af44:	4602      	mov	r2, r0
 800af46:	f013 0007 	ands.w	r0, r3, #7
 800af4a:	d00b      	beq.n	800af64 <__lo0bits+0x22>
 800af4c:	07d9      	lsls	r1, r3, #31
 800af4e:	d421      	bmi.n	800af94 <__lo0bits+0x52>
 800af50:	0798      	lsls	r0, r3, #30
 800af52:	bf49      	itett	mi
 800af54:	085b      	lsrmi	r3, r3, #1
 800af56:	089b      	lsrpl	r3, r3, #2
 800af58:	2001      	movmi	r0, #1
 800af5a:	6013      	strmi	r3, [r2, #0]
 800af5c:	bf5c      	itt	pl
 800af5e:	6013      	strpl	r3, [r2, #0]
 800af60:	2002      	movpl	r0, #2
 800af62:	4770      	bx	lr
 800af64:	b299      	uxth	r1, r3
 800af66:	b909      	cbnz	r1, 800af6c <__lo0bits+0x2a>
 800af68:	0c1b      	lsrs	r3, r3, #16
 800af6a:	2010      	movs	r0, #16
 800af6c:	b2d9      	uxtb	r1, r3
 800af6e:	b909      	cbnz	r1, 800af74 <__lo0bits+0x32>
 800af70:	3008      	adds	r0, #8
 800af72:	0a1b      	lsrs	r3, r3, #8
 800af74:	0719      	lsls	r1, r3, #28
 800af76:	bf04      	itt	eq
 800af78:	091b      	lsreq	r3, r3, #4
 800af7a:	3004      	addeq	r0, #4
 800af7c:	0799      	lsls	r1, r3, #30
 800af7e:	bf04      	itt	eq
 800af80:	089b      	lsreq	r3, r3, #2
 800af82:	3002      	addeq	r0, #2
 800af84:	07d9      	lsls	r1, r3, #31
 800af86:	d403      	bmi.n	800af90 <__lo0bits+0x4e>
 800af88:	085b      	lsrs	r3, r3, #1
 800af8a:	f100 0001 	add.w	r0, r0, #1
 800af8e:	d003      	beq.n	800af98 <__lo0bits+0x56>
 800af90:	6013      	str	r3, [r2, #0]
 800af92:	4770      	bx	lr
 800af94:	2000      	movs	r0, #0
 800af96:	4770      	bx	lr
 800af98:	2020      	movs	r0, #32
 800af9a:	4770      	bx	lr

0800af9c <__i2b>:
 800af9c:	b510      	push	{r4, lr}
 800af9e:	460c      	mov	r4, r1
 800afa0:	2101      	movs	r1, #1
 800afa2:	f7ff febd 	bl	800ad20 <_Balloc>
 800afa6:	4602      	mov	r2, r0
 800afa8:	b928      	cbnz	r0, 800afb6 <__i2b+0x1a>
 800afaa:	4b05      	ldr	r3, [pc, #20]	@ (800afc0 <__i2b+0x24>)
 800afac:	4805      	ldr	r0, [pc, #20]	@ (800afc4 <__i2b+0x28>)
 800afae:	f240 1145 	movw	r1, #325	@ 0x145
 800afb2:	f001 fded 	bl	800cb90 <__assert_func>
 800afb6:	2301      	movs	r3, #1
 800afb8:	6144      	str	r4, [r0, #20]
 800afba:	6103      	str	r3, [r0, #16]
 800afbc:	bd10      	pop	{r4, pc}
 800afbe:	bf00      	nop
 800afc0:	0800db8d 	.word	0x0800db8d
 800afc4:	0800db9e 	.word	0x0800db9e

0800afc8 <__multiply>:
 800afc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afcc:	4614      	mov	r4, r2
 800afce:	690a      	ldr	r2, [r1, #16]
 800afd0:	6923      	ldr	r3, [r4, #16]
 800afd2:	429a      	cmp	r2, r3
 800afd4:	bfa8      	it	ge
 800afd6:	4623      	movge	r3, r4
 800afd8:	460f      	mov	r7, r1
 800afda:	bfa4      	itt	ge
 800afdc:	460c      	movge	r4, r1
 800afde:	461f      	movge	r7, r3
 800afe0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800afe4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800afe8:	68a3      	ldr	r3, [r4, #8]
 800afea:	6861      	ldr	r1, [r4, #4]
 800afec:	eb0a 0609 	add.w	r6, sl, r9
 800aff0:	42b3      	cmp	r3, r6
 800aff2:	b085      	sub	sp, #20
 800aff4:	bfb8      	it	lt
 800aff6:	3101      	addlt	r1, #1
 800aff8:	f7ff fe92 	bl	800ad20 <_Balloc>
 800affc:	b930      	cbnz	r0, 800b00c <__multiply+0x44>
 800affe:	4602      	mov	r2, r0
 800b000:	4b44      	ldr	r3, [pc, #272]	@ (800b114 <__multiply+0x14c>)
 800b002:	4845      	ldr	r0, [pc, #276]	@ (800b118 <__multiply+0x150>)
 800b004:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b008:	f001 fdc2 	bl	800cb90 <__assert_func>
 800b00c:	f100 0514 	add.w	r5, r0, #20
 800b010:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b014:	462b      	mov	r3, r5
 800b016:	2200      	movs	r2, #0
 800b018:	4543      	cmp	r3, r8
 800b01a:	d321      	bcc.n	800b060 <__multiply+0x98>
 800b01c:	f107 0114 	add.w	r1, r7, #20
 800b020:	f104 0214 	add.w	r2, r4, #20
 800b024:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b028:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b02c:	9302      	str	r3, [sp, #8]
 800b02e:	1b13      	subs	r3, r2, r4
 800b030:	3b15      	subs	r3, #21
 800b032:	f023 0303 	bic.w	r3, r3, #3
 800b036:	3304      	adds	r3, #4
 800b038:	f104 0715 	add.w	r7, r4, #21
 800b03c:	42ba      	cmp	r2, r7
 800b03e:	bf38      	it	cc
 800b040:	2304      	movcc	r3, #4
 800b042:	9301      	str	r3, [sp, #4]
 800b044:	9b02      	ldr	r3, [sp, #8]
 800b046:	9103      	str	r1, [sp, #12]
 800b048:	428b      	cmp	r3, r1
 800b04a:	d80c      	bhi.n	800b066 <__multiply+0x9e>
 800b04c:	2e00      	cmp	r6, #0
 800b04e:	dd03      	ble.n	800b058 <__multiply+0x90>
 800b050:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b054:	2b00      	cmp	r3, #0
 800b056:	d05b      	beq.n	800b110 <__multiply+0x148>
 800b058:	6106      	str	r6, [r0, #16]
 800b05a:	b005      	add	sp, #20
 800b05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b060:	f843 2b04 	str.w	r2, [r3], #4
 800b064:	e7d8      	b.n	800b018 <__multiply+0x50>
 800b066:	f8b1 a000 	ldrh.w	sl, [r1]
 800b06a:	f1ba 0f00 	cmp.w	sl, #0
 800b06e:	d024      	beq.n	800b0ba <__multiply+0xf2>
 800b070:	f104 0e14 	add.w	lr, r4, #20
 800b074:	46a9      	mov	r9, r5
 800b076:	f04f 0c00 	mov.w	ip, #0
 800b07a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b07e:	f8d9 3000 	ldr.w	r3, [r9]
 800b082:	fa1f fb87 	uxth.w	fp, r7
 800b086:	b29b      	uxth	r3, r3
 800b088:	fb0a 330b 	mla	r3, sl, fp, r3
 800b08c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b090:	f8d9 7000 	ldr.w	r7, [r9]
 800b094:	4463      	add	r3, ip
 800b096:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b09a:	fb0a c70b 	mla	r7, sl, fp, ip
 800b09e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b0a8:	4572      	cmp	r2, lr
 800b0aa:	f849 3b04 	str.w	r3, [r9], #4
 800b0ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b0b2:	d8e2      	bhi.n	800b07a <__multiply+0xb2>
 800b0b4:	9b01      	ldr	r3, [sp, #4]
 800b0b6:	f845 c003 	str.w	ip, [r5, r3]
 800b0ba:	9b03      	ldr	r3, [sp, #12]
 800b0bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b0c0:	3104      	adds	r1, #4
 800b0c2:	f1b9 0f00 	cmp.w	r9, #0
 800b0c6:	d021      	beq.n	800b10c <__multiply+0x144>
 800b0c8:	682b      	ldr	r3, [r5, #0]
 800b0ca:	f104 0c14 	add.w	ip, r4, #20
 800b0ce:	46ae      	mov	lr, r5
 800b0d0:	f04f 0a00 	mov.w	sl, #0
 800b0d4:	f8bc b000 	ldrh.w	fp, [ip]
 800b0d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b0dc:	fb09 770b 	mla	r7, r9, fp, r7
 800b0e0:	4457      	add	r7, sl
 800b0e2:	b29b      	uxth	r3, r3
 800b0e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b0e8:	f84e 3b04 	str.w	r3, [lr], #4
 800b0ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0f4:	f8be 3000 	ldrh.w	r3, [lr]
 800b0f8:	fb09 330a 	mla	r3, r9, sl, r3
 800b0fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b100:	4562      	cmp	r2, ip
 800b102:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b106:	d8e5      	bhi.n	800b0d4 <__multiply+0x10c>
 800b108:	9f01      	ldr	r7, [sp, #4]
 800b10a:	51eb      	str	r3, [r5, r7]
 800b10c:	3504      	adds	r5, #4
 800b10e:	e799      	b.n	800b044 <__multiply+0x7c>
 800b110:	3e01      	subs	r6, #1
 800b112:	e79b      	b.n	800b04c <__multiply+0x84>
 800b114:	0800db8d 	.word	0x0800db8d
 800b118:	0800db9e 	.word	0x0800db9e

0800b11c <__pow5mult>:
 800b11c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b120:	4615      	mov	r5, r2
 800b122:	f012 0203 	ands.w	r2, r2, #3
 800b126:	4607      	mov	r7, r0
 800b128:	460e      	mov	r6, r1
 800b12a:	d007      	beq.n	800b13c <__pow5mult+0x20>
 800b12c:	4c25      	ldr	r4, [pc, #148]	@ (800b1c4 <__pow5mult+0xa8>)
 800b12e:	3a01      	subs	r2, #1
 800b130:	2300      	movs	r3, #0
 800b132:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b136:	f7ff fe55 	bl	800ade4 <__multadd>
 800b13a:	4606      	mov	r6, r0
 800b13c:	10ad      	asrs	r5, r5, #2
 800b13e:	d03d      	beq.n	800b1bc <__pow5mult+0xa0>
 800b140:	69fc      	ldr	r4, [r7, #28]
 800b142:	b97c      	cbnz	r4, 800b164 <__pow5mult+0x48>
 800b144:	2010      	movs	r0, #16
 800b146:	f7ff fd35 	bl	800abb4 <malloc>
 800b14a:	4602      	mov	r2, r0
 800b14c:	61f8      	str	r0, [r7, #28]
 800b14e:	b928      	cbnz	r0, 800b15c <__pow5mult+0x40>
 800b150:	4b1d      	ldr	r3, [pc, #116]	@ (800b1c8 <__pow5mult+0xac>)
 800b152:	481e      	ldr	r0, [pc, #120]	@ (800b1cc <__pow5mult+0xb0>)
 800b154:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b158:	f001 fd1a 	bl	800cb90 <__assert_func>
 800b15c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b160:	6004      	str	r4, [r0, #0]
 800b162:	60c4      	str	r4, [r0, #12]
 800b164:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b168:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b16c:	b94c      	cbnz	r4, 800b182 <__pow5mult+0x66>
 800b16e:	f240 2171 	movw	r1, #625	@ 0x271
 800b172:	4638      	mov	r0, r7
 800b174:	f7ff ff12 	bl	800af9c <__i2b>
 800b178:	2300      	movs	r3, #0
 800b17a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b17e:	4604      	mov	r4, r0
 800b180:	6003      	str	r3, [r0, #0]
 800b182:	f04f 0900 	mov.w	r9, #0
 800b186:	07eb      	lsls	r3, r5, #31
 800b188:	d50a      	bpl.n	800b1a0 <__pow5mult+0x84>
 800b18a:	4631      	mov	r1, r6
 800b18c:	4622      	mov	r2, r4
 800b18e:	4638      	mov	r0, r7
 800b190:	f7ff ff1a 	bl	800afc8 <__multiply>
 800b194:	4631      	mov	r1, r6
 800b196:	4680      	mov	r8, r0
 800b198:	4638      	mov	r0, r7
 800b19a:	f7ff fe01 	bl	800ada0 <_Bfree>
 800b19e:	4646      	mov	r6, r8
 800b1a0:	106d      	asrs	r5, r5, #1
 800b1a2:	d00b      	beq.n	800b1bc <__pow5mult+0xa0>
 800b1a4:	6820      	ldr	r0, [r4, #0]
 800b1a6:	b938      	cbnz	r0, 800b1b8 <__pow5mult+0x9c>
 800b1a8:	4622      	mov	r2, r4
 800b1aa:	4621      	mov	r1, r4
 800b1ac:	4638      	mov	r0, r7
 800b1ae:	f7ff ff0b 	bl	800afc8 <__multiply>
 800b1b2:	6020      	str	r0, [r4, #0]
 800b1b4:	f8c0 9000 	str.w	r9, [r0]
 800b1b8:	4604      	mov	r4, r0
 800b1ba:	e7e4      	b.n	800b186 <__pow5mult+0x6a>
 800b1bc:	4630      	mov	r0, r6
 800b1be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1c2:	bf00      	nop
 800b1c4:	0800dbf8 	.word	0x0800dbf8
 800b1c8:	0800db1e 	.word	0x0800db1e
 800b1cc:	0800db9e 	.word	0x0800db9e

0800b1d0 <__lshift>:
 800b1d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1d4:	460c      	mov	r4, r1
 800b1d6:	6849      	ldr	r1, [r1, #4]
 800b1d8:	6923      	ldr	r3, [r4, #16]
 800b1da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b1de:	68a3      	ldr	r3, [r4, #8]
 800b1e0:	4607      	mov	r7, r0
 800b1e2:	4691      	mov	r9, r2
 800b1e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b1e8:	f108 0601 	add.w	r6, r8, #1
 800b1ec:	42b3      	cmp	r3, r6
 800b1ee:	db0b      	blt.n	800b208 <__lshift+0x38>
 800b1f0:	4638      	mov	r0, r7
 800b1f2:	f7ff fd95 	bl	800ad20 <_Balloc>
 800b1f6:	4605      	mov	r5, r0
 800b1f8:	b948      	cbnz	r0, 800b20e <__lshift+0x3e>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	4b28      	ldr	r3, [pc, #160]	@ (800b2a0 <__lshift+0xd0>)
 800b1fe:	4829      	ldr	r0, [pc, #164]	@ (800b2a4 <__lshift+0xd4>)
 800b200:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b204:	f001 fcc4 	bl	800cb90 <__assert_func>
 800b208:	3101      	adds	r1, #1
 800b20a:	005b      	lsls	r3, r3, #1
 800b20c:	e7ee      	b.n	800b1ec <__lshift+0x1c>
 800b20e:	2300      	movs	r3, #0
 800b210:	f100 0114 	add.w	r1, r0, #20
 800b214:	f100 0210 	add.w	r2, r0, #16
 800b218:	4618      	mov	r0, r3
 800b21a:	4553      	cmp	r3, sl
 800b21c:	db33      	blt.n	800b286 <__lshift+0xb6>
 800b21e:	6920      	ldr	r0, [r4, #16]
 800b220:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b224:	f104 0314 	add.w	r3, r4, #20
 800b228:	f019 091f 	ands.w	r9, r9, #31
 800b22c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b230:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b234:	d02b      	beq.n	800b28e <__lshift+0xbe>
 800b236:	f1c9 0e20 	rsb	lr, r9, #32
 800b23a:	468a      	mov	sl, r1
 800b23c:	2200      	movs	r2, #0
 800b23e:	6818      	ldr	r0, [r3, #0]
 800b240:	fa00 f009 	lsl.w	r0, r0, r9
 800b244:	4310      	orrs	r0, r2
 800b246:	f84a 0b04 	str.w	r0, [sl], #4
 800b24a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b24e:	459c      	cmp	ip, r3
 800b250:	fa22 f20e 	lsr.w	r2, r2, lr
 800b254:	d8f3      	bhi.n	800b23e <__lshift+0x6e>
 800b256:	ebac 0304 	sub.w	r3, ip, r4
 800b25a:	3b15      	subs	r3, #21
 800b25c:	f023 0303 	bic.w	r3, r3, #3
 800b260:	3304      	adds	r3, #4
 800b262:	f104 0015 	add.w	r0, r4, #21
 800b266:	4584      	cmp	ip, r0
 800b268:	bf38      	it	cc
 800b26a:	2304      	movcc	r3, #4
 800b26c:	50ca      	str	r2, [r1, r3]
 800b26e:	b10a      	cbz	r2, 800b274 <__lshift+0xa4>
 800b270:	f108 0602 	add.w	r6, r8, #2
 800b274:	3e01      	subs	r6, #1
 800b276:	4638      	mov	r0, r7
 800b278:	612e      	str	r6, [r5, #16]
 800b27a:	4621      	mov	r1, r4
 800b27c:	f7ff fd90 	bl	800ada0 <_Bfree>
 800b280:	4628      	mov	r0, r5
 800b282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b286:	f842 0f04 	str.w	r0, [r2, #4]!
 800b28a:	3301      	adds	r3, #1
 800b28c:	e7c5      	b.n	800b21a <__lshift+0x4a>
 800b28e:	3904      	subs	r1, #4
 800b290:	f853 2b04 	ldr.w	r2, [r3], #4
 800b294:	f841 2f04 	str.w	r2, [r1, #4]!
 800b298:	459c      	cmp	ip, r3
 800b29a:	d8f9      	bhi.n	800b290 <__lshift+0xc0>
 800b29c:	e7ea      	b.n	800b274 <__lshift+0xa4>
 800b29e:	bf00      	nop
 800b2a0:	0800db8d 	.word	0x0800db8d
 800b2a4:	0800db9e 	.word	0x0800db9e

0800b2a8 <__mcmp>:
 800b2a8:	690a      	ldr	r2, [r1, #16]
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	6900      	ldr	r0, [r0, #16]
 800b2ae:	1a80      	subs	r0, r0, r2
 800b2b0:	b530      	push	{r4, r5, lr}
 800b2b2:	d10e      	bne.n	800b2d2 <__mcmp+0x2a>
 800b2b4:	3314      	adds	r3, #20
 800b2b6:	3114      	adds	r1, #20
 800b2b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b2bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b2c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b2c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b2c8:	4295      	cmp	r5, r2
 800b2ca:	d003      	beq.n	800b2d4 <__mcmp+0x2c>
 800b2cc:	d205      	bcs.n	800b2da <__mcmp+0x32>
 800b2ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b2d2:	bd30      	pop	{r4, r5, pc}
 800b2d4:	42a3      	cmp	r3, r4
 800b2d6:	d3f3      	bcc.n	800b2c0 <__mcmp+0x18>
 800b2d8:	e7fb      	b.n	800b2d2 <__mcmp+0x2a>
 800b2da:	2001      	movs	r0, #1
 800b2dc:	e7f9      	b.n	800b2d2 <__mcmp+0x2a>
	...

0800b2e0 <__mdiff>:
 800b2e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	4689      	mov	r9, r1
 800b2e6:	4606      	mov	r6, r0
 800b2e8:	4611      	mov	r1, r2
 800b2ea:	4648      	mov	r0, r9
 800b2ec:	4614      	mov	r4, r2
 800b2ee:	f7ff ffdb 	bl	800b2a8 <__mcmp>
 800b2f2:	1e05      	subs	r5, r0, #0
 800b2f4:	d112      	bne.n	800b31c <__mdiff+0x3c>
 800b2f6:	4629      	mov	r1, r5
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	f7ff fd11 	bl	800ad20 <_Balloc>
 800b2fe:	4602      	mov	r2, r0
 800b300:	b928      	cbnz	r0, 800b30e <__mdiff+0x2e>
 800b302:	4b3f      	ldr	r3, [pc, #252]	@ (800b400 <__mdiff+0x120>)
 800b304:	f240 2137 	movw	r1, #567	@ 0x237
 800b308:	483e      	ldr	r0, [pc, #248]	@ (800b404 <__mdiff+0x124>)
 800b30a:	f001 fc41 	bl	800cb90 <__assert_func>
 800b30e:	2301      	movs	r3, #1
 800b310:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b314:	4610      	mov	r0, r2
 800b316:	b003      	add	sp, #12
 800b318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b31c:	bfbc      	itt	lt
 800b31e:	464b      	movlt	r3, r9
 800b320:	46a1      	movlt	r9, r4
 800b322:	4630      	mov	r0, r6
 800b324:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b328:	bfba      	itte	lt
 800b32a:	461c      	movlt	r4, r3
 800b32c:	2501      	movlt	r5, #1
 800b32e:	2500      	movge	r5, #0
 800b330:	f7ff fcf6 	bl	800ad20 <_Balloc>
 800b334:	4602      	mov	r2, r0
 800b336:	b918      	cbnz	r0, 800b340 <__mdiff+0x60>
 800b338:	4b31      	ldr	r3, [pc, #196]	@ (800b400 <__mdiff+0x120>)
 800b33a:	f240 2145 	movw	r1, #581	@ 0x245
 800b33e:	e7e3      	b.n	800b308 <__mdiff+0x28>
 800b340:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b344:	6926      	ldr	r6, [r4, #16]
 800b346:	60c5      	str	r5, [r0, #12]
 800b348:	f109 0310 	add.w	r3, r9, #16
 800b34c:	f109 0514 	add.w	r5, r9, #20
 800b350:	f104 0e14 	add.w	lr, r4, #20
 800b354:	f100 0b14 	add.w	fp, r0, #20
 800b358:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b35c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b360:	9301      	str	r3, [sp, #4]
 800b362:	46d9      	mov	r9, fp
 800b364:	f04f 0c00 	mov.w	ip, #0
 800b368:	9b01      	ldr	r3, [sp, #4]
 800b36a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b36e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b372:	9301      	str	r3, [sp, #4]
 800b374:	fa1f f38a 	uxth.w	r3, sl
 800b378:	4619      	mov	r1, r3
 800b37a:	b283      	uxth	r3, r0
 800b37c:	1acb      	subs	r3, r1, r3
 800b37e:	0c00      	lsrs	r0, r0, #16
 800b380:	4463      	add	r3, ip
 800b382:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b386:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b390:	4576      	cmp	r6, lr
 800b392:	f849 3b04 	str.w	r3, [r9], #4
 800b396:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b39a:	d8e5      	bhi.n	800b368 <__mdiff+0x88>
 800b39c:	1b33      	subs	r3, r6, r4
 800b39e:	3b15      	subs	r3, #21
 800b3a0:	f023 0303 	bic.w	r3, r3, #3
 800b3a4:	3415      	adds	r4, #21
 800b3a6:	3304      	adds	r3, #4
 800b3a8:	42a6      	cmp	r6, r4
 800b3aa:	bf38      	it	cc
 800b3ac:	2304      	movcc	r3, #4
 800b3ae:	441d      	add	r5, r3
 800b3b0:	445b      	add	r3, fp
 800b3b2:	461e      	mov	r6, r3
 800b3b4:	462c      	mov	r4, r5
 800b3b6:	4544      	cmp	r4, r8
 800b3b8:	d30e      	bcc.n	800b3d8 <__mdiff+0xf8>
 800b3ba:	f108 0103 	add.w	r1, r8, #3
 800b3be:	1b49      	subs	r1, r1, r5
 800b3c0:	f021 0103 	bic.w	r1, r1, #3
 800b3c4:	3d03      	subs	r5, #3
 800b3c6:	45a8      	cmp	r8, r5
 800b3c8:	bf38      	it	cc
 800b3ca:	2100      	movcc	r1, #0
 800b3cc:	440b      	add	r3, r1
 800b3ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b3d2:	b191      	cbz	r1, 800b3fa <__mdiff+0x11a>
 800b3d4:	6117      	str	r7, [r2, #16]
 800b3d6:	e79d      	b.n	800b314 <__mdiff+0x34>
 800b3d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b3dc:	46e6      	mov	lr, ip
 800b3de:	0c08      	lsrs	r0, r1, #16
 800b3e0:	fa1c fc81 	uxtah	ip, ip, r1
 800b3e4:	4471      	add	r1, lr
 800b3e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b3ea:	b289      	uxth	r1, r1
 800b3ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b3f0:	f846 1b04 	str.w	r1, [r6], #4
 800b3f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b3f8:	e7dd      	b.n	800b3b6 <__mdiff+0xd6>
 800b3fa:	3f01      	subs	r7, #1
 800b3fc:	e7e7      	b.n	800b3ce <__mdiff+0xee>
 800b3fe:	bf00      	nop
 800b400:	0800db8d 	.word	0x0800db8d
 800b404:	0800db9e 	.word	0x0800db9e

0800b408 <__ulp>:
 800b408:	b082      	sub	sp, #8
 800b40a:	ed8d 0b00 	vstr	d0, [sp]
 800b40e:	9a01      	ldr	r2, [sp, #4]
 800b410:	4b0f      	ldr	r3, [pc, #60]	@ (800b450 <__ulp+0x48>)
 800b412:	4013      	ands	r3, r2
 800b414:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b418:	2b00      	cmp	r3, #0
 800b41a:	dc08      	bgt.n	800b42e <__ulp+0x26>
 800b41c:	425b      	negs	r3, r3
 800b41e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b422:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b426:	da04      	bge.n	800b432 <__ulp+0x2a>
 800b428:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b42c:	4113      	asrs	r3, r2
 800b42e:	2200      	movs	r2, #0
 800b430:	e008      	b.n	800b444 <__ulp+0x3c>
 800b432:	f1a2 0314 	sub.w	r3, r2, #20
 800b436:	2b1e      	cmp	r3, #30
 800b438:	bfda      	itte	le
 800b43a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b43e:	40da      	lsrle	r2, r3
 800b440:	2201      	movgt	r2, #1
 800b442:	2300      	movs	r3, #0
 800b444:	4619      	mov	r1, r3
 800b446:	4610      	mov	r0, r2
 800b448:	ec41 0b10 	vmov	d0, r0, r1
 800b44c:	b002      	add	sp, #8
 800b44e:	4770      	bx	lr
 800b450:	7ff00000 	.word	0x7ff00000

0800b454 <__b2d>:
 800b454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b458:	6906      	ldr	r6, [r0, #16]
 800b45a:	f100 0814 	add.w	r8, r0, #20
 800b45e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b462:	1f37      	subs	r7, r6, #4
 800b464:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b468:	4610      	mov	r0, r2
 800b46a:	f7ff fd4b 	bl	800af04 <__hi0bits>
 800b46e:	f1c0 0320 	rsb	r3, r0, #32
 800b472:	280a      	cmp	r0, #10
 800b474:	600b      	str	r3, [r1, #0]
 800b476:	491b      	ldr	r1, [pc, #108]	@ (800b4e4 <__b2d+0x90>)
 800b478:	dc15      	bgt.n	800b4a6 <__b2d+0x52>
 800b47a:	f1c0 0c0b 	rsb	ip, r0, #11
 800b47e:	fa22 f30c 	lsr.w	r3, r2, ip
 800b482:	45b8      	cmp	r8, r7
 800b484:	ea43 0501 	orr.w	r5, r3, r1
 800b488:	bf34      	ite	cc
 800b48a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b48e:	2300      	movcs	r3, #0
 800b490:	3015      	adds	r0, #21
 800b492:	fa02 f000 	lsl.w	r0, r2, r0
 800b496:	fa23 f30c 	lsr.w	r3, r3, ip
 800b49a:	4303      	orrs	r3, r0
 800b49c:	461c      	mov	r4, r3
 800b49e:	ec45 4b10 	vmov	d0, r4, r5
 800b4a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4a6:	45b8      	cmp	r8, r7
 800b4a8:	bf3a      	itte	cc
 800b4aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b4ae:	f1a6 0708 	subcc.w	r7, r6, #8
 800b4b2:	2300      	movcs	r3, #0
 800b4b4:	380b      	subs	r0, #11
 800b4b6:	d012      	beq.n	800b4de <__b2d+0x8a>
 800b4b8:	f1c0 0120 	rsb	r1, r0, #32
 800b4bc:	fa23 f401 	lsr.w	r4, r3, r1
 800b4c0:	4082      	lsls	r2, r0
 800b4c2:	4322      	orrs	r2, r4
 800b4c4:	4547      	cmp	r7, r8
 800b4c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b4ca:	bf8c      	ite	hi
 800b4cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b4d0:	2200      	movls	r2, #0
 800b4d2:	4083      	lsls	r3, r0
 800b4d4:	40ca      	lsrs	r2, r1
 800b4d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	e7de      	b.n	800b49c <__b2d+0x48>
 800b4de:	ea42 0501 	orr.w	r5, r2, r1
 800b4e2:	e7db      	b.n	800b49c <__b2d+0x48>
 800b4e4:	3ff00000 	.word	0x3ff00000

0800b4e8 <__d2b>:
 800b4e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b4ec:	460f      	mov	r7, r1
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	ec59 8b10 	vmov	r8, r9, d0
 800b4f4:	4616      	mov	r6, r2
 800b4f6:	f7ff fc13 	bl	800ad20 <_Balloc>
 800b4fa:	4604      	mov	r4, r0
 800b4fc:	b930      	cbnz	r0, 800b50c <__d2b+0x24>
 800b4fe:	4602      	mov	r2, r0
 800b500:	4b23      	ldr	r3, [pc, #140]	@ (800b590 <__d2b+0xa8>)
 800b502:	4824      	ldr	r0, [pc, #144]	@ (800b594 <__d2b+0xac>)
 800b504:	f240 310f 	movw	r1, #783	@ 0x30f
 800b508:	f001 fb42 	bl	800cb90 <__assert_func>
 800b50c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b510:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b514:	b10d      	cbz	r5, 800b51a <__d2b+0x32>
 800b516:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b51a:	9301      	str	r3, [sp, #4]
 800b51c:	f1b8 0300 	subs.w	r3, r8, #0
 800b520:	d023      	beq.n	800b56a <__d2b+0x82>
 800b522:	4668      	mov	r0, sp
 800b524:	9300      	str	r3, [sp, #0]
 800b526:	f7ff fd0c 	bl	800af42 <__lo0bits>
 800b52a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b52e:	b1d0      	cbz	r0, 800b566 <__d2b+0x7e>
 800b530:	f1c0 0320 	rsb	r3, r0, #32
 800b534:	fa02 f303 	lsl.w	r3, r2, r3
 800b538:	430b      	orrs	r3, r1
 800b53a:	40c2      	lsrs	r2, r0
 800b53c:	6163      	str	r3, [r4, #20]
 800b53e:	9201      	str	r2, [sp, #4]
 800b540:	9b01      	ldr	r3, [sp, #4]
 800b542:	61a3      	str	r3, [r4, #24]
 800b544:	2b00      	cmp	r3, #0
 800b546:	bf0c      	ite	eq
 800b548:	2201      	moveq	r2, #1
 800b54a:	2202      	movne	r2, #2
 800b54c:	6122      	str	r2, [r4, #16]
 800b54e:	b1a5      	cbz	r5, 800b57a <__d2b+0x92>
 800b550:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b554:	4405      	add	r5, r0
 800b556:	603d      	str	r5, [r7, #0]
 800b558:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b55c:	6030      	str	r0, [r6, #0]
 800b55e:	4620      	mov	r0, r4
 800b560:	b003      	add	sp, #12
 800b562:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b566:	6161      	str	r1, [r4, #20]
 800b568:	e7ea      	b.n	800b540 <__d2b+0x58>
 800b56a:	a801      	add	r0, sp, #4
 800b56c:	f7ff fce9 	bl	800af42 <__lo0bits>
 800b570:	9b01      	ldr	r3, [sp, #4]
 800b572:	6163      	str	r3, [r4, #20]
 800b574:	3020      	adds	r0, #32
 800b576:	2201      	movs	r2, #1
 800b578:	e7e8      	b.n	800b54c <__d2b+0x64>
 800b57a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b57e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b582:	6038      	str	r0, [r7, #0]
 800b584:	6918      	ldr	r0, [r3, #16]
 800b586:	f7ff fcbd 	bl	800af04 <__hi0bits>
 800b58a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b58e:	e7e5      	b.n	800b55c <__d2b+0x74>
 800b590:	0800db8d 	.word	0x0800db8d
 800b594:	0800db9e 	.word	0x0800db9e

0800b598 <__ratio>:
 800b598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b59c:	b085      	sub	sp, #20
 800b59e:	e9cd 1000 	strd	r1, r0, [sp]
 800b5a2:	a902      	add	r1, sp, #8
 800b5a4:	f7ff ff56 	bl	800b454 <__b2d>
 800b5a8:	9800      	ldr	r0, [sp, #0]
 800b5aa:	a903      	add	r1, sp, #12
 800b5ac:	ec55 4b10 	vmov	r4, r5, d0
 800b5b0:	f7ff ff50 	bl	800b454 <__b2d>
 800b5b4:	9b01      	ldr	r3, [sp, #4]
 800b5b6:	6919      	ldr	r1, [r3, #16]
 800b5b8:	9b00      	ldr	r3, [sp, #0]
 800b5ba:	691b      	ldr	r3, [r3, #16]
 800b5bc:	1ac9      	subs	r1, r1, r3
 800b5be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b5c2:	1a9b      	subs	r3, r3, r2
 800b5c4:	ec5b ab10 	vmov	sl, fp, d0
 800b5c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	bfce      	itee	gt
 800b5d0:	462a      	movgt	r2, r5
 800b5d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b5d6:	465a      	movle	r2, fp
 800b5d8:	462f      	mov	r7, r5
 800b5da:	46d9      	mov	r9, fp
 800b5dc:	bfcc      	ite	gt
 800b5de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b5e2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b5e6:	464b      	mov	r3, r9
 800b5e8:	4652      	mov	r2, sl
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	4639      	mov	r1, r7
 800b5ee:	f7f5 f955 	bl	800089c <__aeabi_ddiv>
 800b5f2:	ec41 0b10 	vmov	d0, r0, r1
 800b5f6:	b005      	add	sp, #20
 800b5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b5fc <__copybits>:
 800b5fc:	3901      	subs	r1, #1
 800b5fe:	b570      	push	{r4, r5, r6, lr}
 800b600:	1149      	asrs	r1, r1, #5
 800b602:	6914      	ldr	r4, [r2, #16]
 800b604:	3101      	adds	r1, #1
 800b606:	f102 0314 	add.w	r3, r2, #20
 800b60a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b60e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b612:	1f05      	subs	r5, r0, #4
 800b614:	42a3      	cmp	r3, r4
 800b616:	d30c      	bcc.n	800b632 <__copybits+0x36>
 800b618:	1aa3      	subs	r3, r4, r2
 800b61a:	3b11      	subs	r3, #17
 800b61c:	f023 0303 	bic.w	r3, r3, #3
 800b620:	3211      	adds	r2, #17
 800b622:	42a2      	cmp	r2, r4
 800b624:	bf88      	it	hi
 800b626:	2300      	movhi	r3, #0
 800b628:	4418      	add	r0, r3
 800b62a:	2300      	movs	r3, #0
 800b62c:	4288      	cmp	r0, r1
 800b62e:	d305      	bcc.n	800b63c <__copybits+0x40>
 800b630:	bd70      	pop	{r4, r5, r6, pc}
 800b632:	f853 6b04 	ldr.w	r6, [r3], #4
 800b636:	f845 6f04 	str.w	r6, [r5, #4]!
 800b63a:	e7eb      	b.n	800b614 <__copybits+0x18>
 800b63c:	f840 3b04 	str.w	r3, [r0], #4
 800b640:	e7f4      	b.n	800b62c <__copybits+0x30>

0800b642 <__any_on>:
 800b642:	f100 0214 	add.w	r2, r0, #20
 800b646:	6900      	ldr	r0, [r0, #16]
 800b648:	114b      	asrs	r3, r1, #5
 800b64a:	4298      	cmp	r0, r3
 800b64c:	b510      	push	{r4, lr}
 800b64e:	db11      	blt.n	800b674 <__any_on+0x32>
 800b650:	dd0a      	ble.n	800b668 <__any_on+0x26>
 800b652:	f011 011f 	ands.w	r1, r1, #31
 800b656:	d007      	beq.n	800b668 <__any_on+0x26>
 800b658:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b65c:	fa24 f001 	lsr.w	r0, r4, r1
 800b660:	fa00 f101 	lsl.w	r1, r0, r1
 800b664:	428c      	cmp	r4, r1
 800b666:	d10b      	bne.n	800b680 <__any_on+0x3e>
 800b668:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d803      	bhi.n	800b678 <__any_on+0x36>
 800b670:	2000      	movs	r0, #0
 800b672:	bd10      	pop	{r4, pc}
 800b674:	4603      	mov	r3, r0
 800b676:	e7f7      	b.n	800b668 <__any_on+0x26>
 800b678:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b67c:	2900      	cmp	r1, #0
 800b67e:	d0f5      	beq.n	800b66c <__any_on+0x2a>
 800b680:	2001      	movs	r0, #1
 800b682:	e7f6      	b.n	800b672 <__any_on+0x30>

0800b684 <sulp>:
 800b684:	b570      	push	{r4, r5, r6, lr}
 800b686:	4604      	mov	r4, r0
 800b688:	460d      	mov	r5, r1
 800b68a:	ec45 4b10 	vmov	d0, r4, r5
 800b68e:	4616      	mov	r6, r2
 800b690:	f7ff feba 	bl	800b408 <__ulp>
 800b694:	ec51 0b10 	vmov	r0, r1, d0
 800b698:	b17e      	cbz	r6, 800b6ba <sulp+0x36>
 800b69a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b69e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	dd09      	ble.n	800b6ba <sulp+0x36>
 800b6a6:	051b      	lsls	r3, r3, #20
 800b6a8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b6ac:	2400      	movs	r4, #0
 800b6ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b6b2:	4622      	mov	r2, r4
 800b6b4:	462b      	mov	r3, r5
 800b6b6:	f7f4 ffc7 	bl	8000648 <__aeabi_dmul>
 800b6ba:	ec41 0b10 	vmov	d0, r0, r1
 800b6be:	bd70      	pop	{r4, r5, r6, pc}

0800b6c0 <_strtod_l>:
 800b6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	b09f      	sub	sp, #124	@ 0x7c
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	921a      	str	r2, [sp, #104]	@ 0x68
 800b6ce:	9005      	str	r0, [sp, #20]
 800b6d0:	f04f 0a00 	mov.w	sl, #0
 800b6d4:	f04f 0b00 	mov.w	fp, #0
 800b6d8:	460a      	mov	r2, r1
 800b6da:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6dc:	7811      	ldrb	r1, [r2, #0]
 800b6de:	292b      	cmp	r1, #43	@ 0x2b
 800b6e0:	d04a      	beq.n	800b778 <_strtod_l+0xb8>
 800b6e2:	d838      	bhi.n	800b756 <_strtod_l+0x96>
 800b6e4:	290d      	cmp	r1, #13
 800b6e6:	d832      	bhi.n	800b74e <_strtod_l+0x8e>
 800b6e8:	2908      	cmp	r1, #8
 800b6ea:	d832      	bhi.n	800b752 <_strtod_l+0x92>
 800b6ec:	2900      	cmp	r1, #0
 800b6ee:	d03b      	beq.n	800b768 <_strtod_l+0xa8>
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b6f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b6f6:	782a      	ldrb	r2, [r5, #0]
 800b6f8:	2a30      	cmp	r2, #48	@ 0x30
 800b6fa:	f040 80b3 	bne.w	800b864 <_strtod_l+0x1a4>
 800b6fe:	786a      	ldrb	r2, [r5, #1]
 800b700:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b704:	2a58      	cmp	r2, #88	@ 0x58
 800b706:	d16e      	bne.n	800b7e6 <_strtod_l+0x126>
 800b708:	9302      	str	r3, [sp, #8]
 800b70a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b70c:	9301      	str	r3, [sp, #4]
 800b70e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	4a8e      	ldr	r2, [pc, #568]	@ (800b94c <_strtod_l+0x28c>)
 800b714:	9805      	ldr	r0, [sp, #20]
 800b716:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b718:	a919      	add	r1, sp, #100	@ 0x64
 800b71a:	f001 fad3 	bl	800ccc4 <__gethex>
 800b71e:	f010 060f 	ands.w	r6, r0, #15
 800b722:	4604      	mov	r4, r0
 800b724:	d005      	beq.n	800b732 <_strtod_l+0x72>
 800b726:	2e06      	cmp	r6, #6
 800b728:	d128      	bne.n	800b77c <_strtod_l+0xbc>
 800b72a:	3501      	adds	r5, #1
 800b72c:	2300      	movs	r3, #0
 800b72e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b730:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b732:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b734:	2b00      	cmp	r3, #0
 800b736:	f040 858e 	bne.w	800c256 <_strtod_l+0xb96>
 800b73a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b73c:	b1cb      	cbz	r3, 800b772 <_strtod_l+0xb2>
 800b73e:	4652      	mov	r2, sl
 800b740:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b744:	ec43 2b10 	vmov	d0, r2, r3
 800b748:	b01f      	add	sp, #124	@ 0x7c
 800b74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b74e:	2920      	cmp	r1, #32
 800b750:	d1ce      	bne.n	800b6f0 <_strtod_l+0x30>
 800b752:	3201      	adds	r2, #1
 800b754:	e7c1      	b.n	800b6da <_strtod_l+0x1a>
 800b756:	292d      	cmp	r1, #45	@ 0x2d
 800b758:	d1ca      	bne.n	800b6f0 <_strtod_l+0x30>
 800b75a:	2101      	movs	r1, #1
 800b75c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b75e:	1c51      	adds	r1, r2, #1
 800b760:	9119      	str	r1, [sp, #100]	@ 0x64
 800b762:	7852      	ldrb	r2, [r2, #1]
 800b764:	2a00      	cmp	r2, #0
 800b766:	d1c5      	bne.n	800b6f4 <_strtod_l+0x34>
 800b768:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b76a:	9419      	str	r4, [sp, #100]	@ 0x64
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	f040 8570 	bne.w	800c252 <_strtod_l+0xb92>
 800b772:	4652      	mov	r2, sl
 800b774:	465b      	mov	r3, fp
 800b776:	e7e5      	b.n	800b744 <_strtod_l+0x84>
 800b778:	2100      	movs	r1, #0
 800b77a:	e7ef      	b.n	800b75c <_strtod_l+0x9c>
 800b77c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b77e:	b13a      	cbz	r2, 800b790 <_strtod_l+0xd0>
 800b780:	2135      	movs	r1, #53	@ 0x35
 800b782:	a81c      	add	r0, sp, #112	@ 0x70
 800b784:	f7ff ff3a 	bl	800b5fc <__copybits>
 800b788:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b78a:	9805      	ldr	r0, [sp, #20]
 800b78c:	f7ff fb08 	bl	800ada0 <_Bfree>
 800b790:	3e01      	subs	r6, #1
 800b792:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b794:	2e04      	cmp	r6, #4
 800b796:	d806      	bhi.n	800b7a6 <_strtod_l+0xe6>
 800b798:	e8df f006 	tbb	[pc, r6]
 800b79c:	201d0314 	.word	0x201d0314
 800b7a0:	14          	.byte	0x14
 800b7a1:	00          	.byte	0x00
 800b7a2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b7a6:	05e1      	lsls	r1, r4, #23
 800b7a8:	bf48      	it	mi
 800b7aa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b7ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b7b2:	0d1b      	lsrs	r3, r3, #20
 800b7b4:	051b      	lsls	r3, r3, #20
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d1bb      	bne.n	800b732 <_strtod_l+0x72>
 800b7ba:	f7fe fb31 	bl	8009e20 <__errno>
 800b7be:	2322      	movs	r3, #34	@ 0x22
 800b7c0:	6003      	str	r3, [r0, #0]
 800b7c2:	e7b6      	b.n	800b732 <_strtod_l+0x72>
 800b7c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b7c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b7cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b7d0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b7d4:	e7e7      	b.n	800b7a6 <_strtod_l+0xe6>
 800b7d6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b954 <_strtod_l+0x294>
 800b7da:	e7e4      	b.n	800b7a6 <_strtod_l+0xe6>
 800b7dc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b7e0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b7e4:	e7df      	b.n	800b7a6 <_strtod_l+0xe6>
 800b7e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7e8:	1c5a      	adds	r2, r3, #1
 800b7ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7ec:	785b      	ldrb	r3, [r3, #1]
 800b7ee:	2b30      	cmp	r3, #48	@ 0x30
 800b7f0:	d0f9      	beq.n	800b7e6 <_strtod_l+0x126>
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d09d      	beq.n	800b732 <_strtod_l+0x72>
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7fe:	2300      	movs	r3, #0
 800b800:	9308      	str	r3, [sp, #32]
 800b802:	930a      	str	r3, [sp, #40]	@ 0x28
 800b804:	461f      	mov	r7, r3
 800b806:	220a      	movs	r2, #10
 800b808:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b80a:	7805      	ldrb	r5, [r0, #0]
 800b80c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b810:	b2d9      	uxtb	r1, r3
 800b812:	2909      	cmp	r1, #9
 800b814:	d928      	bls.n	800b868 <_strtod_l+0x1a8>
 800b816:	494e      	ldr	r1, [pc, #312]	@ (800b950 <_strtod_l+0x290>)
 800b818:	2201      	movs	r2, #1
 800b81a:	f001 f95f 	bl	800cadc <strncmp>
 800b81e:	2800      	cmp	r0, #0
 800b820:	d032      	beq.n	800b888 <_strtod_l+0x1c8>
 800b822:	2000      	movs	r0, #0
 800b824:	462a      	mov	r2, r5
 800b826:	4681      	mov	r9, r0
 800b828:	463d      	mov	r5, r7
 800b82a:	4603      	mov	r3, r0
 800b82c:	2a65      	cmp	r2, #101	@ 0x65
 800b82e:	d001      	beq.n	800b834 <_strtod_l+0x174>
 800b830:	2a45      	cmp	r2, #69	@ 0x45
 800b832:	d114      	bne.n	800b85e <_strtod_l+0x19e>
 800b834:	b91d      	cbnz	r5, 800b83e <_strtod_l+0x17e>
 800b836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b838:	4302      	orrs	r2, r0
 800b83a:	d095      	beq.n	800b768 <_strtod_l+0xa8>
 800b83c:	2500      	movs	r5, #0
 800b83e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b840:	1c62      	adds	r2, r4, #1
 800b842:	9219      	str	r2, [sp, #100]	@ 0x64
 800b844:	7862      	ldrb	r2, [r4, #1]
 800b846:	2a2b      	cmp	r2, #43	@ 0x2b
 800b848:	d077      	beq.n	800b93a <_strtod_l+0x27a>
 800b84a:	2a2d      	cmp	r2, #45	@ 0x2d
 800b84c:	d07b      	beq.n	800b946 <_strtod_l+0x286>
 800b84e:	f04f 0c00 	mov.w	ip, #0
 800b852:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b856:	2909      	cmp	r1, #9
 800b858:	f240 8082 	bls.w	800b960 <_strtod_l+0x2a0>
 800b85c:	9419      	str	r4, [sp, #100]	@ 0x64
 800b85e:	f04f 0800 	mov.w	r8, #0
 800b862:	e0a2      	b.n	800b9aa <_strtod_l+0x2ea>
 800b864:	2300      	movs	r3, #0
 800b866:	e7c7      	b.n	800b7f8 <_strtod_l+0x138>
 800b868:	2f08      	cmp	r7, #8
 800b86a:	bfd5      	itete	le
 800b86c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b86e:	9908      	ldrgt	r1, [sp, #32]
 800b870:	fb02 3301 	mlale	r3, r2, r1, r3
 800b874:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b878:	f100 0001 	add.w	r0, r0, #1
 800b87c:	bfd4      	ite	le
 800b87e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b880:	9308      	strgt	r3, [sp, #32]
 800b882:	3701      	adds	r7, #1
 800b884:	9019      	str	r0, [sp, #100]	@ 0x64
 800b886:	e7bf      	b.n	800b808 <_strtod_l+0x148>
 800b888:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b88a:	1c5a      	adds	r2, r3, #1
 800b88c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b88e:	785a      	ldrb	r2, [r3, #1]
 800b890:	b37f      	cbz	r7, 800b8f2 <_strtod_l+0x232>
 800b892:	4681      	mov	r9, r0
 800b894:	463d      	mov	r5, r7
 800b896:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b89a:	2b09      	cmp	r3, #9
 800b89c:	d912      	bls.n	800b8c4 <_strtod_l+0x204>
 800b89e:	2301      	movs	r3, #1
 800b8a0:	e7c4      	b.n	800b82c <_strtod_l+0x16c>
 800b8a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8a4:	1c5a      	adds	r2, r3, #1
 800b8a6:	9219      	str	r2, [sp, #100]	@ 0x64
 800b8a8:	785a      	ldrb	r2, [r3, #1]
 800b8aa:	3001      	adds	r0, #1
 800b8ac:	2a30      	cmp	r2, #48	@ 0x30
 800b8ae:	d0f8      	beq.n	800b8a2 <_strtod_l+0x1e2>
 800b8b0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b8b4:	2b08      	cmp	r3, #8
 800b8b6:	f200 84d3 	bhi.w	800c260 <_strtod_l+0xba0>
 800b8ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b8be:	4681      	mov	r9, r0
 800b8c0:	2000      	movs	r0, #0
 800b8c2:	4605      	mov	r5, r0
 800b8c4:	3a30      	subs	r2, #48	@ 0x30
 800b8c6:	f100 0301 	add.w	r3, r0, #1
 800b8ca:	d02a      	beq.n	800b922 <_strtod_l+0x262>
 800b8cc:	4499      	add	r9, r3
 800b8ce:	eb00 0c05 	add.w	ip, r0, r5
 800b8d2:	462b      	mov	r3, r5
 800b8d4:	210a      	movs	r1, #10
 800b8d6:	4563      	cmp	r3, ip
 800b8d8:	d10d      	bne.n	800b8f6 <_strtod_l+0x236>
 800b8da:	1c69      	adds	r1, r5, #1
 800b8dc:	4401      	add	r1, r0
 800b8de:	4428      	add	r0, r5
 800b8e0:	2808      	cmp	r0, #8
 800b8e2:	dc16      	bgt.n	800b912 <_strtod_l+0x252>
 800b8e4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b8e6:	230a      	movs	r3, #10
 800b8e8:	fb03 2300 	mla	r3, r3, r0, r2
 800b8ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	e018      	b.n	800b924 <_strtod_l+0x264>
 800b8f2:	4638      	mov	r0, r7
 800b8f4:	e7da      	b.n	800b8ac <_strtod_l+0x1ec>
 800b8f6:	2b08      	cmp	r3, #8
 800b8f8:	f103 0301 	add.w	r3, r3, #1
 800b8fc:	dc03      	bgt.n	800b906 <_strtod_l+0x246>
 800b8fe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b900:	434e      	muls	r6, r1
 800b902:	960a      	str	r6, [sp, #40]	@ 0x28
 800b904:	e7e7      	b.n	800b8d6 <_strtod_l+0x216>
 800b906:	2b10      	cmp	r3, #16
 800b908:	bfde      	ittt	le
 800b90a:	9e08      	ldrle	r6, [sp, #32]
 800b90c:	434e      	mulle	r6, r1
 800b90e:	9608      	strle	r6, [sp, #32]
 800b910:	e7e1      	b.n	800b8d6 <_strtod_l+0x216>
 800b912:	280f      	cmp	r0, #15
 800b914:	dceb      	bgt.n	800b8ee <_strtod_l+0x22e>
 800b916:	9808      	ldr	r0, [sp, #32]
 800b918:	230a      	movs	r3, #10
 800b91a:	fb03 2300 	mla	r3, r3, r0, r2
 800b91e:	9308      	str	r3, [sp, #32]
 800b920:	e7e5      	b.n	800b8ee <_strtod_l+0x22e>
 800b922:	4629      	mov	r1, r5
 800b924:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b926:	1c50      	adds	r0, r2, #1
 800b928:	9019      	str	r0, [sp, #100]	@ 0x64
 800b92a:	7852      	ldrb	r2, [r2, #1]
 800b92c:	4618      	mov	r0, r3
 800b92e:	460d      	mov	r5, r1
 800b930:	e7b1      	b.n	800b896 <_strtod_l+0x1d6>
 800b932:	f04f 0900 	mov.w	r9, #0
 800b936:	2301      	movs	r3, #1
 800b938:	e77d      	b.n	800b836 <_strtod_l+0x176>
 800b93a:	f04f 0c00 	mov.w	ip, #0
 800b93e:	1ca2      	adds	r2, r4, #2
 800b940:	9219      	str	r2, [sp, #100]	@ 0x64
 800b942:	78a2      	ldrb	r2, [r4, #2]
 800b944:	e785      	b.n	800b852 <_strtod_l+0x192>
 800b946:	f04f 0c01 	mov.w	ip, #1
 800b94a:	e7f8      	b.n	800b93e <_strtod_l+0x27e>
 800b94c:	0800dd10 	.word	0x0800dd10
 800b950:	0800dcf8 	.word	0x0800dcf8
 800b954:	7ff00000 	.word	0x7ff00000
 800b958:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b95a:	1c51      	adds	r1, r2, #1
 800b95c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b95e:	7852      	ldrb	r2, [r2, #1]
 800b960:	2a30      	cmp	r2, #48	@ 0x30
 800b962:	d0f9      	beq.n	800b958 <_strtod_l+0x298>
 800b964:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b968:	2908      	cmp	r1, #8
 800b96a:	f63f af78 	bhi.w	800b85e <_strtod_l+0x19e>
 800b96e:	3a30      	subs	r2, #48	@ 0x30
 800b970:	920e      	str	r2, [sp, #56]	@ 0x38
 800b972:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b974:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b976:	f04f 080a 	mov.w	r8, #10
 800b97a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b97c:	1c56      	adds	r6, r2, #1
 800b97e:	9619      	str	r6, [sp, #100]	@ 0x64
 800b980:	7852      	ldrb	r2, [r2, #1]
 800b982:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b986:	f1be 0f09 	cmp.w	lr, #9
 800b98a:	d939      	bls.n	800ba00 <_strtod_l+0x340>
 800b98c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b98e:	1a76      	subs	r6, r6, r1
 800b990:	2e08      	cmp	r6, #8
 800b992:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b996:	dc03      	bgt.n	800b9a0 <_strtod_l+0x2e0>
 800b998:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b99a:	4588      	cmp	r8, r1
 800b99c:	bfa8      	it	ge
 800b99e:	4688      	movge	r8, r1
 800b9a0:	f1bc 0f00 	cmp.w	ip, #0
 800b9a4:	d001      	beq.n	800b9aa <_strtod_l+0x2ea>
 800b9a6:	f1c8 0800 	rsb	r8, r8, #0
 800b9aa:	2d00      	cmp	r5, #0
 800b9ac:	d14e      	bne.n	800ba4c <_strtod_l+0x38c>
 800b9ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9b0:	4308      	orrs	r0, r1
 800b9b2:	f47f aebe 	bne.w	800b732 <_strtod_l+0x72>
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	f47f aed6 	bne.w	800b768 <_strtod_l+0xa8>
 800b9bc:	2a69      	cmp	r2, #105	@ 0x69
 800b9be:	d028      	beq.n	800ba12 <_strtod_l+0x352>
 800b9c0:	dc25      	bgt.n	800ba0e <_strtod_l+0x34e>
 800b9c2:	2a49      	cmp	r2, #73	@ 0x49
 800b9c4:	d025      	beq.n	800ba12 <_strtod_l+0x352>
 800b9c6:	2a4e      	cmp	r2, #78	@ 0x4e
 800b9c8:	f47f aece 	bne.w	800b768 <_strtod_l+0xa8>
 800b9cc:	499b      	ldr	r1, [pc, #620]	@ (800bc3c <_strtod_l+0x57c>)
 800b9ce:	a819      	add	r0, sp, #100	@ 0x64
 800b9d0:	f001 fb9a 	bl	800d108 <__match>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	f43f aec7 	beq.w	800b768 <_strtod_l+0xa8>
 800b9da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9dc:	781b      	ldrb	r3, [r3, #0]
 800b9de:	2b28      	cmp	r3, #40	@ 0x28
 800b9e0:	d12e      	bne.n	800ba40 <_strtod_l+0x380>
 800b9e2:	4997      	ldr	r1, [pc, #604]	@ (800bc40 <_strtod_l+0x580>)
 800b9e4:	aa1c      	add	r2, sp, #112	@ 0x70
 800b9e6:	a819      	add	r0, sp, #100	@ 0x64
 800b9e8:	f001 fba2 	bl	800d130 <__hexnan>
 800b9ec:	2805      	cmp	r0, #5
 800b9ee:	d127      	bne.n	800ba40 <_strtod_l+0x380>
 800b9f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b9f2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b9f6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b9fa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b9fe:	e698      	b.n	800b732 <_strtod_l+0x72>
 800ba00:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ba02:	fb08 2101 	mla	r1, r8, r1, r2
 800ba06:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ba0a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ba0c:	e7b5      	b.n	800b97a <_strtod_l+0x2ba>
 800ba0e:	2a6e      	cmp	r2, #110	@ 0x6e
 800ba10:	e7da      	b.n	800b9c8 <_strtod_l+0x308>
 800ba12:	498c      	ldr	r1, [pc, #560]	@ (800bc44 <_strtod_l+0x584>)
 800ba14:	a819      	add	r0, sp, #100	@ 0x64
 800ba16:	f001 fb77 	bl	800d108 <__match>
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	f43f aea4 	beq.w	800b768 <_strtod_l+0xa8>
 800ba20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba22:	4989      	ldr	r1, [pc, #548]	@ (800bc48 <_strtod_l+0x588>)
 800ba24:	3b01      	subs	r3, #1
 800ba26:	a819      	add	r0, sp, #100	@ 0x64
 800ba28:	9319      	str	r3, [sp, #100]	@ 0x64
 800ba2a:	f001 fb6d 	bl	800d108 <__match>
 800ba2e:	b910      	cbnz	r0, 800ba36 <_strtod_l+0x376>
 800ba30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba32:	3301      	adds	r3, #1
 800ba34:	9319      	str	r3, [sp, #100]	@ 0x64
 800ba36:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bc58 <_strtod_l+0x598>
 800ba3a:	f04f 0a00 	mov.w	sl, #0
 800ba3e:	e678      	b.n	800b732 <_strtod_l+0x72>
 800ba40:	4882      	ldr	r0, [pc, #520]	@ (800bc4c <_strtod_l+0x58c>)
 800ba42:	f001 f89d 	bl	800cb80 <nan>
 800ba46:	ec5b ab10 	vmov	sl, fp, d0
 800ba4a:	e672      	b.n	800b732 <_strtod_l+0x72>
 800ba4c:	eba8 0309 	sub.w	r3, r8, r9
 800ba50:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ba52:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba54:	2f00      	cmp	r7, #0
 800ba56:	bf08      	it	eq
 800ba58:	462f      	moveq	r7, r5
 800ba5a:	2d10      	cmp	r5, #16
 800ba5c:	462c      	mov	r4, r5
 800ba5e:	bfa8      	it	ge
 800ba60:	2410      	movge	r4, #16
 800ba62:	f7f4 fd77 	bl	8000554 <__aeabi_ui2d>
 800ba66:	2d09      	cmp	r5, #9
 800ba68:	4682      	mov	sl, r0
 800ba6a:	468b      	mov	fp, r1
 800ba6c:	dc13      	bgt.n	800ba96 <_strtod_l+0x3d6>
 800ba6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	f43f ae5e 	beq.w	800b732 <_strtod_l+0x72>
 800ba76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba78:	dd78      	ble.n	800bb6c <_strtod_l+0x4ac>
 800ba7a:	2b16      	cmp	r3, #22
 800ba7c:	dc5f      	bgt.n	800bb3e <_strtod_l+0x47e>
 800ba7e:	4974      	ldr	r1, [pc, #464]	@ (800bc50 <_strtod_l+0x590>)
 800ba80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ba84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba88:	4652      	mov	r2, sl
 800ba8a:	465b      	mov	r3, fp
 800ba8c:	f7f4 fddc 	bl	8000648 <__aeabi_dmul>
 800ba90:	4682      	mov	sl, r0
 800ba92:	468b      	mov	fp, r1
 800ba94:	e64d      	b.n	800b732 <_strtod_l+0x72>
 800ba96:	4b6e      	ldr	r3, [pc, #440]	@ (800bc50 <_strtod_l+0x590>)
 800ba98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ba9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800baa0:	f7f4 fdd2 	bl	8000648 <__aeabi_dmul>
 800baa4:	4682      	mov	sl, r0
 800baa6:	9808      	ldr	r0, [sp, #32]
 800baa8:	468b      	mov	fp, r1
 800baaa:	f7f4 fd53 	bl	8000554 <__aeabi_ui2d>
 800baae:	4602      	mov	r2, r0
 800bab0:	460b      	mov	r3, r1
 800bab2:	4650      	mov	r0, sl
 800bab4:	4659      	mov	r1, fp
 800bab6:	f7f4 fc11 	bl	80002dc <__adddf3>
 800baba:	2d0f      	cmp	r5, #15
 800babc:	4682      	mov	sl, r0
 800babe:	468b      	mov	fp, r1
 800bac0:	ddd5      	ble.n	800ba6e <_strtod_l+0x3ae>
 800bac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bac4:	1b2c      	subs	r4, r5, r4
 800bac6:	441c      	add	r4, r3
 800bac8:	2c00      	cmp	r4, #0
 800baca:	f340 8096 	ble.w	800bbfa <_strtod_l+0x53a>
 800bace:	f014 030f 	ands.w	r3, r4, #15
 800bad2:	d00a      	beq.n	800baea <_strtod_l+0x42a>
 800bad4:	495e      	ldr	r1, [pc, #376]	@ (800bc50 <_strtod_l+0x590>)
 800bad6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bada:	4652      	mov	r2, sl
 800badc:	465b      	mov	r3, fp
 800bade:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bae2:	f7f4 fdb1 	bl	8000648 <__aeabi_dmul>
 800bae6:	4682      	mov	sl, r0
 800bae8:	468b      	mov	fp, r1
 800baea:	f034 040f 	bics.w	r4, r4, #15
 800baee:	d073      	beq.n	800bbd8 <_strtod_l+0x518>
 800baf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800baf4:	dd48      	ble.n	800bb88 <_strtod_l+0x4c8>
 800baf6:	2400      	movs	r4, #0
 800baf8:	46a0      	mov	r8, r4
 800bafa:	940a      	str	r4, [sp, #40]	@ 0x28
 800bafc:	46a1      	mov	r9, r4
 800bafe:	9a05      	ldr	r2, [sp, #20]
 800bb00:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bc58 <_strtod_l+0x598>
 800bb04:	2322      	movs	r3, #34	@ 0x22
 800bb06:	6013      	str	r3, [r2, #0]
 800bb08:	f04f 0a00 	mov.w	sl, #0
 800bb0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	f43f ae0f 	beq.w	800b732 <_strtod_l+0x72>
 800bb14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb16:	9805      	ldr	r0, [sp, #20]
 800bb18:	f7ff f942 	bl	800ada0 <_Bfree>
 800bb1c:	9805      	ldr	r0, [sp, #20]
 800bb1e:	4649      	mov	r1, r9
 800bb20:	f7ff f93e 	bl	800ada0 <_Bfree>
 800bb24:	9805      	ldr	r0, [sp, #20]
 800bb26:	4641      	mov	r1, r8
 800bb28:	f7ff f93a 	bl	800ada0 <_Bfree>
 800bb2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bb2e:	9805      	ldr	r0, [sp, #20]
 800bb30:	f7ff f936 	bl	800ada0 <_Bfree>
 800bb34:	9805      	ldr	r0, [sp, #20]
 800bb36:	4621      	mov	r1, r4
 800bb38:	f7ff f932 	bl	800ada0 <_Bfree>
 800bb3c:	e5f9      	b.n	800b732 <_strtod_l+0x72>
 800bb3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bb44:	4293      	cmp	r3, r2
 800bb46:	dbbc      	blt.n	800bac2 <_strtod_l+0x402>
 800bb48:	4c41      	ldr	r4, [pc, #260]	@ (800bc50 <_strtod_l+0x590>)
 800bb4a:	f1c5 050f 	rsb	r5, r5, #15
 800bb4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bb52:	4652      	mov	r2, sl
 800bb54:	465b      	mov	r3, fp
 800bb56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb5a:	f7f4 fd75 	bl	8000648 <__aeabi_dmul>
 800bb5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb60:	1b5d      	subs	r5, r3, r5
 800bb62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bb66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bb6a:	e78f      	b.n	800ba8c <_strtod_l+0x3cc>
 800bb6c:	3316      	adds	r3, #22
 800bb6e:	dba8      	blt.n	800bac2 <_strtod_l+0x402>
 800bb70:	4b37      	ldr	r3, [pc, #220]	@ (800bc50 <_strtod_l+0x590>)
 800bb72:	eba9 0808 	sub.w	r8, r9, r8
 800bb76:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bb7a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bb7e:	4650      	mov	r0, sl
 800bb80:	4659      	mov	r1, fp
 800bb82:	f7f4 fe8b 	bl	800089c <__aeabi_ddiv>
 800bb86:	e783      	b.n	800ba90 <_strtod_l+0x3d0>
 800bb88:	4b32      	ldr	r3, [pc, #200]	@ (800bc54 <_strtod_l+0x594>)
 800bb8a:	9308      	str	r3, [sp, #32]
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	1124      	asrs	r4, r4, #4
 800bb90:	4650      	mov	r0, sl
 800bb92:	4659      	mov	r1, fp
 800bb94:	461e      	mov	r6, r3
 800bb96:	2c01      	cmp	r4, #1
 800bb98:	dc21      	bgt.n	800bbde <_strtod_l+0x51e>
 800bb9a:	b10b      	cbz	r3, 800bba0 <_strtod_l+0x4e0>
 800bb9c:	4682      	mov	sl, r0
 800bb9e:	468b      	mov	fp, r1
 800bba0:	492c      	ldr	r1, [pc, #176]	@ (800bc54 <_strtod_l+0x594>)
 800bba2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bba6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bbaa:	4652      	mov	r2, sl
 800bbac:	465b      	mov	r3, fp
 800bbae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbb2:	f7f4 fd49 	bl	8000648 <__aeabi_dmul>
 800bbb6:	4b28      	ldr	r3, [pc, #160]	@ (800bc58 <_strtod_l+0x598>)
 800bbb8:	460a      	mov	r2, r1
 800bbba:	400b      	ands	r3, r1
 800bbbc:	4927      	ldr	r1, [pc, #156]	@ (800bc5c <_strtod_l+0x59c>)
 800bbbe:	428b      	cmp	r3, r1
 800bbc0:	4682      	mov	sl, r0
 800bbc2:	d898      	bhi.n	800baf6 <_strtod_l+0x436>
 800bbc4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bbc8:	428b      	cmp	r3, r1
 800bbca:	bf86      	itte	hi
 800bbcc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bc60 <_strtod_l+0x5a0>
 800bbd0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800bbd4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bbd8:	2300      	movs	r3, #0
 800bbda:	9308      	str	r3, [sp, #32]
 800bbdc:	e07a      	b.n	800bcd4 <_strtod_l+0x614>
 800bbde:	07e2      	lsls	r2, r4, #31
 800bbe0:	d505      	bpl.n	800bbee <_strtod_l+0x52e>
 800bbe2:	9b08      	ldr	r3, [sp, #32]
 800bbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe8:	f7f4 fd2e 	bl	8000648 <__aeabi_dmul>
 800bbec:	2301      	movs	r3, #1
 800bbee:	9a08      	ldr	r2, [sp, #32]
 800bbf0:	3208      	adds	r2, #8
 800bbf2:	3601      	adds	r6, #1
 800bbf4:	1064      	asrs	r4, r4, #1
 800bbf6:	9208      	str	r2, [sp, #32]
 800bbf8:	e7cd      	b.n	800bb96 <_strtod_l+0x4d6>
 800bbfa:	d0ed      	beq.n	800bbd8 <_strtod_l+0x518>
 800bbfc:	4264      	negs	r4, r4
 800bbfe:	f014 020f 	ands.w	r2, r4, #15
 800bc02:	d00a      	beq.n	800bc1a <_strtod_l+0x55a>
 800bc04:	4b12      	ldr	r3, [pc, #72]	@ (800bc50 <_strtod_l+0x590>)
 800bc06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc0a:	4650      	mov	r0, sl
 800bc0c:	4659      	mov	r1, fp
 800bc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc12:	f7f4 fe43 	bl	800089c <__aeabi_ddiv>
 800bc16:	4682      	mov	sl, r0
 800bc18:	468b      	mov	fp, r1
 800bc1a:	1124      	asrs	r4, r4, #4
 800bc1c:	d0dc      	beq.n	800bbd8 <_strtod_l+0x518>
 800bc1e:	2c1f      	cmp	r4, #31
 800bc20:	dd20      	ble.n	800bc64 <_strtod_l+0x5a4>
 800bc22:	2400      	movs	r4, #0
 800bc24:	46a0      	mov	r8, r4
 800bc26:	940a      	str	r4, [sp, #40]	@ 0x28
 800bc28:	46a1      	mov	r9, r4
 800bc2a:	9a05      	ldr	r2, [sp, #20]
 800bc2c:	2322      	movs	r3, #34	@ 0x22
 800bc2e:	f04f 0a00 	mov.w	sl, #0
 800bc32:	f04f 0b00 	mov.w	fp, #0
 800bc36:	6013      	str	r3, [r2, #0]
 800bc38:	e768      	b.n	800bb0c <_strtod_l+0x44c>
 800bc3a:	bf00      	nop
 800bc3c:	0800dae5 	.word	0x0800dae5
 800bc40:	0800dcfc 	.word	0x0800dcfc
 800bc44:	0800dadd 	.word	0x0800dadd
 800bc48:	0800db14 	.word	0x0800db14
 800bc4c:	0800dea5 	.word	0x0800dea5
 800bc50:	0800dc30 	.word	0x0800dc30
 800bc54:	0800dc08 	.word	0x0800dc08
 800bc58:	7ff00000 	.word	0x7ff00000
 800bc5c:	7ca00000 	.word	0x7ca00000
 800bc60:	7fefffff 	.word	0x7fefffff
 800bc64:	f014 0310 	ands.w	r3, r4, #16
 800bc68:	bf18      	it	ne
 800bc6a:	236a      	movne	r3, #106	@ 0x6a
 800bc6c:	4ea9      	ldr	r6, [pc, #676]	@ (800bf14 <_strtod_l+0x854>)
 800bc6e:	9308      	str	r3, [sp, #32]
 800bc70:	4650      	mov	r0, sl
 800bc72:	4659      	mov	r1, fp
 800bc74:	2300      	movs	r3, #0
 800bc76:	07e2      	lsls	r2, r4, #31
 800bc78:	d504      	bpl.n	800bc84 <_strtod_l+0x5c4>
 800bc7a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bc7e:	f7f4 fce3 	bl	8000648 <__aeabi_dmul>
 800bc82:	2301      	movs	r3, #1
 800bc84:	1064      	asrs	r4, r4, #1
 800bc86:	f106 0608 	add.w	r6, r6, #8
 800bc8a:	d1f4      	bne.n	800bc76 <_strtod_l+0x5b6>
 800bc8c:	b10b      	cbz	r3, 800bc92 <_strtod_l+0x5d2>
 800bc8e:	4682      	mov	sl, r0
 800bc90:	468b      	mov	fp, r1
 800bc92:	9b08      	ldr	r3, [sp, #32]
 800bc94:	b1b3      	cbz	r3, 800bcc4 <_strtod_l+0x604>
 800bc96:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bc9a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	4659      	mov	r1, fp
 800bca2:	dd0f      	ble.n	800bcc4 <_strtod_l+0x604>
 800bca4:	2b1f      	cmp	r3, #31
 800bca6:	dd55      	ble.n	800bd54 <_strtod_l+0x694>
 800bca8:	2b34      	cmp	r3, #52	@ 0x34
 800bcaa:	bfde      	ittt	le
 800bcac:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800bcb0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bcb4:	4093      	lslle	r3, r2
 800bcb6:	f04f 0a00 	mov.w	sl, #0
 800bcba:	bfcc      	ite	gt
 800bcbc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bcc0:	ea03 0b01 	andle.w	fp, r3, r1
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	4650      	mov	r0, sl
 800bcca:	4659      	mov	r1, fp
 800bccc:	f7f4 ff24 	bl	8000b18 <__aeabi_dcmpeq>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	d1a6      	bne.n	800bc22 <_strtod_l+0x562>
 800bcd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bcda:	9805      	ldr	r0, [sp, #20]
 800bcdc:	462b      	mov	r3, r5
 800bcde:	463a      	mov	r2, r7
 800bce0:	f7ff f8c6 	bl	800ae70 <__s2b>
 800bce4:	900a      	str	r0, [sp, #40]	@ 0x28
 800bce6:	2800      	cmp	r0, #0
 800bce8:	f43f af05 	beq.w	800baf6 <_strtod_l+0x436>
 800bcec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcee:	2a00      	cmp	r2, #0
 800bcf0:	eba9 0308 	sub.w	r3, r9, r8
 800bcf4:	bfa8      	it	ge
 800bcf6:	2300      	movge	r3, #0
 800bcf8:	9312      	str	r3, [sp, #72]	@ 0x48
 800bcfa:	2400      	movs	r4, #0
 800bcfc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bd00:	9316      	str	r3, [sp, #88]	@ 0x58
 800bd02:	46a0      	mov	r8, r4
 800bd04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd06:	9805      	ldr	r0, [sp, #20]
 800bd08:	6859      	ldr	r1, [r3, #4]
 800bd0a:	f7ff f809 	bl	800ad20 <_Balloc>
 800bd0e:	4681      	mov	r9, r0
 800bd10:	2800      	cmp	r0, #0
 800bd12:	f43f aef4 	beq.w	800bafe <_strtod_l+0x43e>
 800bd16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd18:	691a      	ldr	r2, [r3, #16]
 800bd1a:	3202      	adds	r2, #2
 800bd1c:	f103 010c 	add.w	r1, r3, #12
 800bd20:	0092      	lsls	r2, r2, #2
 800bd22:	300c      	adds	r0, #12
 800bd24:	f000 ff1e 	bl	800cb64 <memcpy>
 800bd28:	ec4b ab10 	vmov	d0, sl, fp
 800bd2c:	9805      	ldr	r0, [sp, #20]
 800bd2e:	aa1c      	add	r2, sp, #112	@ 0x70
 800bd30:	a91b      	add	r1, sp, #108	@ 0x6c
 800bd32:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bd36:	f7ff fbd7 	bl	800b4e8 <__d2b>
 800bd3a:	901a      	str	r0, [sp, #104]	@ 0x68
 800bd3c:	2800      	cmp	r0, #0
 800bd3e:	f43f aede 	beq.w	800bafe <_strtod_l+0x43e>
 800bd42:	9805      	ldr	r0, [sp, #20]
 800bd44:	2101      	movs	r1, #1
 800bd46:	f7ff f929 	bl	800af9c <__i2b>
 800bd4a:	4680      	mov	r8, r0
 800bd4c:	b948      	cbnz	r0, 800bd62 <_strtod_l+0x6a2>
 800bd4e:	f04f 0800 	mov.w	r8, #0
 800bd52:	e6d4      	b.n	800bafe <_strtod_l+0x43e>
 800bd54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd58:	fa02 f303 	lsl.w	r3, r2, r3
 800bd5c:	ea03 0a0a 	and.w	sl, r3, sl
 800bd60:	e7b0      	b.n	800bcc4 <_strtod_l+0x604>
 800bd62:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bd64:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bd66:	2d00      	cmp	r5, #0
 800bd68:	bfab      	itete	ge
 800bd6a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bd6c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bd6e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bd70:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bd72:	bfac      	ite	ge
 800bd74:	18ef      	addge	r7, r5, r3
 800bd76:	1b5e      	sublt	r6, r3, r5
 800bd78:	9b08      	ldr	r3, [sp, #32]
 800bd7a:	1aed      	subs	r5, r5, r3
 800bd7c:	4415      	add	r5, r2
 800bd7e:	4b66      	ldr	r3, [pc, #408]	@ (800bf18 <_strtod_l+0x858>)
 800bd80:	3d01      	subs	r5, #1
 800bd82:	429d      	cmp	r5, r3
 800bd84:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bd88:	da50      	bge.n	800be2c <_strtod_l+0x76c>
 800bd8a:	1b5b      	subs	r3, r3, r5
 800bd8c:	2b1f      	cmp	r3, #31
 800bd8e:	eba2 0203 	sub.w	r2, r2, r3
 800bd92:	f04f 0101 	mov.w	r1, #1
 800bd96:	dc3d      	bgt.n	800be14 <_strtod_l+0x754>
 800bd98:	fa01 f303 	lsl.w	r3, r1, r3
 800bd9c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd9e:	2300      	movs	r3, #0
 800bda0:	9310      	str	r3, [sp, #64]	@ 0x40
 800bda2:	18bd      	adds	r5, r7, r2
 800bda4:	9b08      	ldr	r3, [sp, #32]
 800bda6:	42af      	cmp	r7, r5
 800bda8:	4416      	add	r6, r2
 800bdaa:	441e      	add	r6, r3
 800bdac:	463b      	mov	r3, r7
 800bdae:	bfa8      	it	ge
 800bdb0:	462b      	movge	r3, r5
 800bdb2:	42b3      	cmp	r3, r6
 800bdb4:	bfa8      	it	ge
 800bdb6:	4633      	movge	r3, r6
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	bfc2      	ittt	gt
 800bdbc:	1aed      	subgt	r5, r5, r3
 800bdbe:	1af6      	subgt	r6, r6, r3
 800bdc0:	1aff      	subgt	r7, r7, r3
 800bdc2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	dd16      	ble.n	800bdf6 <_strtod_l+0x736>
 800bdc8:	4641      	mov	r1, r8
 800bdca:	9805      	ldr	r0, [sp, #20]
 800bdcc:	461a      	mov	r2, r3
 800bdce:	f7ff f9a5 	bl	800b11c <__pow5mult>
 800bdd2:	4680      	mov	r8, r0
 800bdd4:	2800      	cmp	r0, #0
 800bdd6:	d0ba      	beq.n	800bd4e <_strtod_l+0x68e>
 800bdd8:	4601      	mov	r1, r0
 800bdda:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bddc:	9805      	ldr	r0, [sp, #20]
 800bdde:	f7ff f8f3 	bl	800afc8 <__multiply>
 800bde2:	900e      	str	r0, [sp, #56]	@ 0x38
 800bde4:	2800      	cmp	r0, #0
 800bde6:	f43f ae8a 	beq.w	800bafe <_strtod_l+0x43e>
 800bdea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bdec:	9805      	ldr	r0, [sp, #20]
 800bdee:	f7fe ffd7 	bl	800ada0 <_Bfree>
 800bdf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdf4:	931a      	str	r3, [sp, #104]	@ 0x68
 800bdf6:	2d00      	cmp	r5, #0
 800bdf8:	dc1d      	bgt.n	800be36 <_strtod_l+0x776>
 800bdfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	dd23      	ble.n	800be48 <_strtod_l+0x788>
 800be00:	4649      	mov	r1, r9
 800be02:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800be04:	9805      	ldr	r0, [sp, #20]
 800be06:	f7ff f989 	bl	800b11c <__pow5mult>
 800be0a:	4681      	mov	r9, r0
 800be0c:	b9e0      	cbnz	r0, 800be48 <_strtod_l+0x788>
 800be0e:	f04f 0900 	mov.w	r9, #0
 800be12:	e674      	b.n	800bafe <_strtod_l+0x43e>
 800be14:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800be18:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800be1c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800be20:	35e2      	adds	r5, #226	@ 0xe2
 800be22:	fa01 f305 	lsl.w	r3, r1, r5
 800be26:	9310      	str	r3, [sp, #64]	@ 0x40
 800be28:	9113      	str	r1, [sp, #76]	@ 0x4c
 800be2a:	e7ba      	b.n	800bda2 <_strtod_l+0x6e2>
 800be2c:	2300      	movs	r3, #0
 800be2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800be30:	2301      	movs	r3, #1
 800be32:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be34:	e7b5      	b.n	800bda2 <_strtod_l+0x6e2>
 800be36:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be38:	9805      	ldr	r0, [sp, #20]
 800be3a:	462a      	mov	r2, r5
 800be3c:	f7ff f9c8 	bl	800b1d0 <__lshift>
 800be40:	901a      	str	r0, [sp, #104]	@ 0x68
 800be42:	2800      	cmp	r0, #0
 800be44:	d1d9      	bne.n	800bdfa <_strtod_l+0x73a>
 800be46:	e65a      	b.n	800bafe <_strtod_l+0x43e>
 800be48:	2e00      	cmp	r6, #0
 800be4a:	dd07      	ble.n	800be5c <_strtod_l+0x79c>
 800be4c:	4649      	mov	r1, r9
 800be4e:	9805      	ldr	r0, [sp, #20]
 800be50:	4632      	mov	r2, r6
 800be52:	f7ff f9bd 	bl	800b1d0 <__lshift>
 800be56:	4681      	mov	r9, r0
 800be58:	2800      	cmp	r0, #0
 800be5a:	d0d8      	beq.n	800be0e <_strtod_l+0x74e>
 800be5c:	2f00      	cmp	r7, #0
 800be5e:	dd08      	ble.n	800be72 <_strtod_l+0x7b2>
 800be60:	4641      	mov	r1, r8
 800be62:	9805      	ldr	r0, [sp, #20]
 800be64:	463a      	mov	r2, r7
 800be66:	f7ff f9b3 	bl	800b1d0 <__lshift>
 800be6a:	4680      	mov	r8, r0
 800be6c:	2800      	cmp	r0, #0
 800be6e:	f43f ae46 	beq.w	800bafe <_strtod_l+0x43e>
 800be72:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be74:	9805      	ldr	r0, [sp, #20]
 800be76:	464a      	mov	r2, r9
 800be78:	f7ff fa32 	bl	800b2e0 <__mdiff>
 800be7c:	4604      	mov	r4, r0
 800be7e:	2800      	cmp	r0, #0
 800be80:	f43f ae3d 	beq.w	800bafe <_strtod_l+0x43e>
 800be84:	68c3      	ldr	r3, [r0, #12]
 800be86:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be88:	2300      	movs	r3, #0
 800be8a:	60c3      	str	r3, [r0, #12]
 800be8c:	4641      	mov	r1, r8
 800be8e:	f7ff fa0b 	bl	800b2a8 <__mcmp>
 800be92:	2800      	cmp	r0, #0
 800be94:	da46      	bge.n	800bf24 <_strtod_l+0x864>
 800be96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be98:	ea53 030a 	orrs.w	r3, r3, sl
 800be9c:	d16c      	bne.n	800bf78 <_strtod_l+0x8b8>
 800be9e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d168      	bne.n	800bf78 <_strtod_l+0x8b8>
 800bea6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800beaa:	0d1b      	lsrs	r3, r3, #20
 800beac:	051b      	lsls	r3, r3, #20
 800beae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800beb2:	d961      	bls.n	800bf78 <_strtod_l+0x8b8>
 800beb4:	6963      	ldr	r3, [r4, #20]
 800beb6:	b913      	cbnz	r3, 800bebe <_strtod_l+0x7fe>
 800beb8:	6923      	ldr	r3, [r4, #16]
 800beba:	2b01      	cmp	r3, #1
 800bebc:	dd5c      	ble.n	800bf78 <_strtod_l+0x8b8>
 800bebe:	4621      	mov	r1, r4
 800bec0:	2201      	movs	r2, #1
 800bec2:	9805      	ldr	r0, [sp, #20]
 800bec4:	f7ff f984 	bl	800b1d0 <__lshift>
 800bec8:	4641      	mov	r1, r8
 800beca:	4604      	mov	r4, r0
 800becc:	f7ff f9ec 	bl	800b2a8 <__mcmp>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	dd51      	ble.n	800bf78 <_strtod_l+0x8b8>
 800bed4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bed8:	9a08      	ldr	r2, [sp, #32]
 800beda:	0d1b      	lsrs	r3, r3, #20
 800bedc:	051b      	lsls	r3, r3, #20
 800bede:	2a00      	cmp	r2, #0
 800bee0:	d06b      	beq.n	800bfba <_strtod_l+0x8fa>
 800bee2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bee6:	d868      	bhi.n	800bfba <_strtod_l+0x8fa>
 800bee8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800beec:	f67f ae9d 	bls.w	800bc2a <_strtod_l+0x56a>
 800bef0:	4b0a      	ldr	r3, [pc, #40]	@ (800bf1c <_strtod_l+0x85c>)
 800bef2:	4650      	mov	r0, sl
 800bef4:	4659      	mov	r1, fp
 800bef6:	2200      	movs	r2, #0
 800bef8:	f7f4 fba6 	bl	8000648 <__aeabi_dmul>
 800befc:	4b08      	ldr	r3, [pc, #32]	@ (800bf20 <_strtod_l+0x860>)
 800befe:	400b      	ands	r3, r1
 800bf00:	4682      	mov	sl, r0
 800bf02:	468b      	mov	fp, r1
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f47f ae05 	bne.w	800bb14 <_strtod_l+0x454>
 800bf0a:	9a05      	ldr	r2, [sp, #20]
 800bf0c:	2322      	movs	r3, #34	@ 0x22
 800bf0e:	6013      	str	r3, [r2, #0]
 800bf10:	e600      	b.n	800bb14 <_strtod_l+0x454>
 800bf12:	bf00      	nop
 800bf14:	0800dd28 	.word	0x0800dd28
 800bf18:	fffffc02 	.word	0xfffffc02
 800bf1c:	39500000 	.word	0x39500000
 800bf20:	7ff00000 	.word	0x7ff00000
 800bf24:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bf28:	d165      	bne.n	800bff6 <_strtod_l+0x936>
 800bf2a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bf2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf30:	b35a      	cbz	r2, 800bf8a <_strtod_l+0x8ca>
 800bf32:	4a9f      	ldr	r2, [pc, #636]	@ (800c1b0 <_strtod_l+0xaf0>)
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d12b      	bne.n	800bf90 <_strtod_l+0x8d0>
 800bf38:	9b08      	ldr	r3, [sp, #32]
 800bf3a:	4651      	mov	r1, sl
 800bf3c:	b303      	cbz	r3, 800bf80 <_strtod_l+0x8c0>
 800bf3e:	4b9d      	ldr	r3, [pc, #628]	@ (800c1b4 <_strtod_l+0xaf4>)
 800bf40:	465a      	mov	r2, fp
 800bf42:	4013      	ands	r3, r2
 800bf44:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bf48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf4c:	d81b      	bhi.n	800bf86 <_strtod_l+0x8c6>
 800bf4e:	0d1b      	lsrs	r3, r3, #20
 800bf50:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bf54:	fa02 f303 	lsl.w	r3, r2, r3
 800bf58:	4299      	cmp	r1, r3
 800bf5a:	d119      	bne.n	800bf90 <_strtod_l+0x8d0>
 800bf5c:	4b96      	ldr	r3, [pc, #600]	@ (800c1b8 <_strtod_l+0xaf8>)
 800bf5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d102      	bne.n	800bf6a <_strtod_l+0x8aa>
 800bf64:	3101      	adds	r1, #1
 800bf66:	f43f adca 	beq.w	800bafe <_strtod_l+0x43e>
 800bf6a:	4b92      	ldr	r3, [pc, #584]	@ (800c1b4 <_strtod_l+0xaf4>)
 800bf6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf6e:	401a      	ands	r2, r3
 800bf70:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bf74:	f04f 0a00 	mov.w	sl, #0
 800bf78:	9b08      	ldr	r3, [sp, #32]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d1b8      	bne.n	800bef0 <_strtod_l+0x830>
 800bf7e:	e5c9      	b.n	800bb14 <_strtod_l+0x454>
 800bf80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bf84:	e7e8      	b.n	800bf58 <_strtod_l+0x898>
 800bf86:	4613      	mov	r3, r2
 800bf88:	e7e6      	b.n	800bf58 <_strtod_l+0x898>
 800bf8a:	ea53 030a 	orrs.w	r3, r3, sl
 800bf8e:	d0a1      	beq.n	800bed4 <_strtod_l+0x814>
 800bf90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bf92:	b1db      	cbz	r3, 800bfcc <_strtod_l+0x90c>
 800bf94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf96:	4213      	tst	r3, r2
 800bf98:	d0ee      	beq.n	800bf78 <_strtod_l+0x8b8>
 800bf9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf9c:	9a08      	ldr	r2, [sp, #32]
 800bf9e:	4650      	mov	r0, sl
 800bfa0:	4659      	mov	r1, fp
 800bfa2:	b1bb      	cbz	r3, 800bfd4 <_strtod_l+0x914>
 800bfa4:	f7ff fb6e 	bl	800b684 <sulp>
 800bfa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bfac:	ec53 2b10 	vmov	r2, r3, d0
 800bfb0:	f7f4 f994 	bl	80002dc <__adddf3>
 800bfb4:	4682      	mov	sl, r0
 800bfb6:	468b      	mov	fp, r1
 800bfb8:	e7de      	b.n	800bf78 <_strtod_l+0x8b8>
 800bfba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bfbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bfc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bfc6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800bfca:	e7d5      	b.n	800bf78 <_strtod_l+0x8b8>
 800bfcc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bfce:	ea13 0f0a 	tst.w	r3, sl
 800bfd2:	e7e1      	b.n	800bf98 <_strtod_l+0x8d8>
 800bfd4:	f7ff fb56 	bl	800b684 <sulp>
 800bfd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bfdc:	ec53 2b10 	vmov	r2, r3, d0
 800bfe0:	f7f4 f97a 	bl	80002d8 <__aeabi_dsub>
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	4682      	mov	sl, r0
 800bfea:	468b      	mov	fp, r1
 800bfec:	f7f4 fd94 	bl	8000b18 <__aeabi_dcmpeq>
 800bff0:	2800      	cmp	r0, #0
 800bff2:	d0c1      	beq.n	800bf78 <_strtod_l+0x8b8>
 800bff4:	e619      	b.n	800bc2a <_strtod_l+0x56a>
 800bff6:	4641      	mov	r1, r8
 800bff8:	4620      	mov	r0, r4
 800bffa:	f7ff facd 	bl	800b598 <__ratio>
 800bffe:	ec57 6b10 	vmov	r6, r7, d0
 800c002:	2200      	movs	r2, #0
 800c004:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c008:	4630      	mov	r0, r6
 800c00a:	4639      	mov	r1, r7
 800c00c:	f7f4 fd98 	bl	8000b40 <__aeabi_dcmple>
 800c010:	2800      	cmp	r0, #0
 800c012:	d06f      	beq.n	800c0f4 <_strtod_l+0xa34>
 800c014:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c016:	2b00      	cmp	r3, #0
 800c018:	d17a      	bne.n	800c110 <_strtod_l+0xa50>
 800c01a:	f1ba 0f00 	cmp.w	sl, #0
 800c01e:	d158      	bne.n	800c0d2 <_strtod_l+0xa12>
 800c020:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c022:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c026:	2b00      	cmp	r3, #0
 800c028:	d15a      	bne.n	800c0e0 <_strtod_l+0xa20>
 800c02a:	4b64      	ldr	r3, [pc, #400]	@ (800c1bc <_strtod_l+0xafc>)
 800c02c:	2200      	movs	r2, #0
 800c02e:	4630      	mov	r0, r6
 800c030:	4639      	mov	r1, r7
 800c032:	f7f4 fd7b 	bl	8000b2c <__aeabi_dcmplt>
 800c036:	2800      	cmp	r0, #0
 800c038:	d159      	bne.n	800c0ee <_strtod_l+0xa2e>
 800c03a:	4630      	mov	r0, r6
 800c03c:	4639      	mov	r1, r7
 800c03e:	4b60      	ldr	r3, [pc, #384]	@ (800c1c0 <_strtod_l+0xb00>)
 800c040:	2200      	movs	r2, #0
 800c042:	f7f4 fb01 	bl	8000648 <__aeabi_dmul>
 800c046:	4606      	mov	r6, r0
 800c048:	460f      	mov	r7, r1
 800c04a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c04e:	9606      	str	r6, [sp, #24]
 800c050:	9307      	str	r3, [sp, #28]
 800c052:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c056:	4d57      	ldr	r5, [pc, #348]	@ (800c1b4 <_strtod_l+0xaf4>)
 800c058:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c05c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c05e:	401d      	ands	r5, r3
 800c060:	4b58      	ldr	r3, [pc, #352]	@ (800c1c4 <_strtod_l+0xb04>)
 800c062:	429d      	cmp	r5, r3
 800c064:	f040 80b2 	bne.w	800c1cc <_strtod_l+0xb0c>
 800c068:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c06a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c06e:	ec4b ab10 	vmov	d0, sl, fp
 800c072:	f7ff f9c9 	bl	800b408 <__ulp>
 800c076:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c07a:	ec51 0b10 	vmov	r0, r1, d0
 800c07e:	f7f4 fae3 	bl	8000648 <__aeabi_dmul>
 800c082:	4652      	mov	r2, sl
 800c084:	465b      	mov	r3, fp
 800c086:	f7f4 f929 	bl	80002dc <__adddf3>
 800c08a:	460b      	mov	r3, r1
 800c08c:	4949      	ldr	r1, [pc, #292]	@ (800c1b4 <_strtod_l+0xaf4>)
 800c08e:	4a4e      	ldr	r2, [pc, #312]	@ (800c1c8 <_strtod_l+0xb08>)
 800c090:	4019      	ands	r1, r3
 800c092:	4291      	cmp	r1, r2
 800c094:	4682      	mov	sl, r0
 800c096:	d942      	bls.n	800c11e <_strtod_l+0xa5e>
 800c098:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c09a:	4b47      	ldr	r3, [pc, #284]	@ (800c1b8 <_strtod_l+0xaf8>)
 800c09c:	429a      	cmp	r2, r3
 800c09e:	d103      	bne.n	800c0a8 <_strtod_l+0x9e8>
 800c0a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	f43f ad2b 	beq.w	800bafe <_strtod_l+0x43e>
 800c0a8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c1b8 <_strtod_l+0xaf8>
 800c0ac:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c0b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0b2:	9805      	ldr	r0, [sp, #20]
 800c0b4:	f7fe fe74 	bl	800ada0 <_Bfree>
 800c0b8:	9805      	ldr	r0, [sp, #20]
 800c0ba:	4649      	mov	r1, r9
 800c0bc:	f7fe fe70 	bl	800ada0 <_Bfree>
 800c0c0:	9805      	ldr	r0, [sp, #20]
 800c0c2:	4641      	mov	r1, r8
 800c0c4:	f7fe fe6c 	bl	800ada0 <_Bfree>
 800c0c8:	9805      	ldr	r0, [sp, #20]
 800c0ca:	4621      	mov	r1, r4
 800c0cc:	f7fe fe68 	bl	800ada0 <_Bfree>
 800c0d0:	e618      	b.n	800bd04 <_strtod_l+0x644>
 800c0d2:	f1ba 0f01 	cmp.w	sl, #1
 800c0d6:	d103      	bne.n	800c0e0 <_strtod_l+0xa20>
 800c0d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f43f ada5 	beq.w	800bc2a <_strtod_l+0x56a>
 800c0e0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c190 <_strtod_l+0xad0>
 800c0e4:	4f35      	ldr	r7, [pc, #212]	@ (800c1bc <_strtod_l+0xafc>)
 800c0e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c0ea:	2600      	movs	r6, #0
 800c0ec:	e7b1      	b.n	800c052 <_strtod_l+0x992>
 800c0ee:	4f34      	ldr	r7, [pc, #208]	@ (800c1c0 <_strtod_l+0xb00>)
 800c0f0:	2600      	movs	r6, #0
 800c0f2:	e7aa      	b.n	800c04a <_strtod_l+0x98a>
 800c0f4:	4b32      	ldr	r3, [pc, #200]	@ (800c1c0 <_strtod_l+0xb00>)
 800c0f6:	4630      	mov	r0, r6
 800c0f8:	4639      	mov	r1, r7
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f7f4 faa4 	bl	8000648 <__aeabi_dmul>
 800c100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c102:	4606      	mov	r6, r0
 800c104:	460f      	mov	r7, r1
 800c106:	2b00      	cmp	r3, #0
 800c108:	d09f      	beq.n	800c04a <_strtod_l+0x98a>
 800c10a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c10e:	e7a0      	b.n	800c052 <_strtod_l+0x992>
 800c110:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c198 <_strtod_l+0xad8>
 800c114:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c118:	ec57 6b17 	vmov	r6, r7, d7
 800c11c:	e799      	b.n	800c052 <_strtod_l+0x992>
 800c11e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c122:	9b08      	ldr	r3, [sp, #32]
 800c124:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d1c1      	bne.n	800c0b0 <_strtod_l+0x9f0>
 800c12c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c130:	0d1b      	lsrs	r3, r3, #20
 800c132:	051b      	lsls	r3, r3, #20
 800c134:	429d      	cmp	r5, r3
 800c136:	d1bb      	bne.n	800c0b0 <_strtod_l+0x9f0>
 800c138:	4630      	mov	r0, r6
 800c13a:	4639      	mov	r1, r7
 800c13c:	f7f4 fde4 	bl	8000d08 <__aeabi_d2lz>
 800c140:	f7f4 fa54 	bl	80005ec <__aeabi_l2d>
 800c144:	4602      	mov	r2, r0
 800c146:	460b      	mov	r3, r1
 800c148:	4630      	mov	r0, r6
 800c14a:	4639      	mov	r1, r7
 800c14c:	f7f4 f8c4 	bl	80002d8 <__aeabi_dsub>
 800c150:	460b      	mov	r3, r1
 800c152:	4602      	mov	r2, r0
 800c154:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c158:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c15c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c15e:	ea46 060a 	orr.w	r6, r6, sl
 800c162:	431e      	orrs	r6, r3
 800c164:	d06f      	beq.n	800c246 <_strtod_l+0xb86>
 800c166:	a30e      	add	r3, pc, #56	@ (adr r3, 800c1a0 <_strtod_l+0xae0>)
 800c168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16c:	f7f4 fcde 	bl	8000b2c <__aeabi_dcmplt>
 800c170:	2800      	cmp	r0, #0
 800c172:	f47f accf 	bne.w	800bb14 <_strtod_l+0x454>
 800c176:	a30c      	add	r3, pc, #48	@ (adr r3, 800c1a8 <_strtod_l+0xae8>)
 800c178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c180:	f7f4 fcf2 	bl	8000b68 <__aeabi_dcmpgt>
 800c184:	2800      	cmp	r0, #0
 800c186:	d093      	beq.n	800c0b0 <_strtod_l+0x9f0>
 800c188:	e4c4      	b.n	800bb14 <_strtod_l+0x454>
 800c18a:	bf00      	nop
 800c18c:	f3af 8000 	nop.w
 800c190:	00000000 	.word	0x00000000
 800c194:	bff00000 	.word	0xbff00000
 800c198:	00000000 	.word	0x00000000
 800c19c:	3ff00000 	.word	0x3ff00000
 800c1a0:	94a03595 	.word	0x94a03595
 800c1a4:	3fdfffff 	.word	0x3fdfffff
 800c1a8:	35afe535 	.word	0x35afe535
 800c1ac:	3fe00000 	.word	0x3fe00000
 800c1b0:	000fffff 	.word	0x000fffff
 800c1b4:	7ff00000 	.word	0x7ff00000
 800c1b8:	7fefffff 	.word	0x7fefffff
 800c1bc:	3ff00000 	.word	0x3ff00000
 800c1c0:	3fe00000 	.word	0x3fe00000
 800c1c4:	7fe00000 	.word	0x7fe00000
 800c1c8:	7c9fffff 	.word	0x7c9fffff
 800c1cc:	9b08      	ldr	r3, [sp, #32]
 800c1ce:	b323      	cbz	r3, 800c21a <_strtod_l+0xb5a>
 800c1d0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c1d4:	d821      	bhi.n	800c21a <_strtod_l+0xb5a>
 800c1d6:	a328      	add	r3, pc, #160	@ (adr r3, 800c278 <_strtod_l+0xbb8>)
 800c1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1dc:	4630      	mov	r0, r6
 800c1de:	4639      	mov	r1, r7
 800c1e0:	f7f4 fcae 	bl	8000b40 <__aeabi_dcmple>
 800c1e4:	b1a0      	cbz	r0, 800c210 <_strtod_l+0xb50>
 800c1e6:	4639      	mov	r1, r7
 800c1e8:	4630      	mov	r0, r6
 800c1ea:	f7f4 fd05 	bl	8000bf8 <__aeabi_d2uiz>
 800c1ee:	2801      	cmp	r0, #1
 800c1f0:	bf38      	it	cc
 800c1f2:	2001      	movcc	r0, #1
 800c1f4:	f7f4 f9ae 	bl	8000554 <__aeabi_ui2d>
 800c1f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1fa:	4606      	mov	r6, r0
 800c1fc:	460f      	mov	r7, r1
 800c1fe:	b9fb      	cbnz	r3, 800c240 <_strtod_l+0xb80>
 800c200:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c204:	9014      	str	r0, [sp, #80]	@ 0x50
 800c206:	9315      	str	r3, [sp, #84]	@ 0x54
 800c208:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c20c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c210:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c212:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c216:	1b5b      	subs	r3, r3, r5
 800c218:	9311      	str	r3, [sp, #68]	@ 0x44
 800c21a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c21e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c222:	f7ff f8f1 	bl	800b408 <__ulp>
 800c226:	4650      	mov	r0, sl
 800c228:	ec53 2b10 	vmov	r2, r3, d0
 800c22c:	4659      	mov	r1, fp
 800c22e:	f7f4 fa0b 	bl	8000648 <__aeabi_dmul>
 800c232:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c236:	f7f4 f851 	bl	80002dc <__adddf3>
 800c23a:	4682      	mov	sl, r0
 800c23c:	468b      	mov	fp, r1
 800c23e:	e770      	b.n	800c122 <_strtod_l+0xa62>
 800c240:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c244:	e7e0      	b.n	800c208 <_strtod_l+0xb48>
 800c246:	a30e      	add	r3, pc, #56	@ (adr r3, 800c280 <_strtod_l+0xbc0>)
 800c248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24c:	f7f4 fc6e 	bl	8000b2c <__aeabi_dcmplt>
 800c250:	e798      	b.n	800c184 <_strtod_l+0xac4>
 800c252:	2300      	movs	r3, #0
 800c254:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c256:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c258:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c25a:	6013      	str	r3, [r2, #0]
 800c25c:	f7ff ba6d 	b.w	800b73a <_strtod_l+0x7a>
 800c260:	2a65      	cmp	r2, #101	@ 0x65
 800c262:	f43f ab66 	beq.w	800b932 <_strtod_l+0x272>
 800c266:	2a45      	cmp	r2, #69	@ 0x45
 800c268:	f43f ab63 	beq.w	800b932 <_strtod_l+0x272>
 800c26c:	2301      	movs	r3, #1
 800c26e:	f7ff bb9e 	b.w	800b9ae <_strtod_l+0x2ee>
 800c272:	bf00      	nop
 800c274:	f3af 8000 	nop.w
 800c278:	ffc00000 	.word	0xffc00000
 800c27c:	41dfffff 	.word	0x41dfffff
 800c280:	94a03595 	.word	0x94a03595
 800c284:	3fcfffff 	.word	0x3fcfffff

0800c288 <_strtod_r>:
 800c288:	4b01      	ldr	r3, [pc, #4]	@ (800c290 <_strtod_r+0x8>)
 800c28a:	f7ff ba19 	b.w	800b6c0 <_strtod_l>
 800c28e:	bf00      	nop
 800c290:	20000fac 	.word	0x20000fac

0800c294 <_strtol_l.constprop.0>:
 800c294:	2b24      	cmp	r3, #36	@ 0x24
 800c296:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c29a:	4686      	mov	lr, r0
 800c29c:	4690      	mov	r8, r2
 800c29e:	d801      	bhi.n	800c2a4 <_strtol_l.constprop.0+0x10>
 800c2a0:	2b01      	cmp	r3, #1
 800c2a2:	d106      	bne.n	800c2b2 <_strtol_l.constprop.0+0x1e>
 800c2a4:	f7fd fdbc 	bl	8009e20 <__errno>
 800c2a8:	2316      	movs	r3, #22
 800c2aa:	6003      	str	r3, [r0, #0]
 800c2ac:	2000      	movs	r0, #0
 800c2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2b2:	4834      	ldr	r0, [pc, #208]	@ (800c384 <_strtol_l.constprop.0+0xf0>)
 800c2b4:	460d      	mov	r5, r1
 800c2b6:	462a      	mov	r2, r5
 800c2b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c2bc:	5d06      	ldrb	r6, [r0, r4]
 800c2be:	f016 0608 	ands.w	r6, r6, #8
 800c2c2:	d1f8      	bne.n	800c2b6 <_strtol_l.constprop.0+0x22>
 800c2c4:	2c2d      	cmp	r4, #45	@ 0x2d
 800c2c6:	d12d      	bne.n	800c324 <_strtol_l.constprop.0+0x90>
 800c2c8:	782c      	ldrb	r4, [r5, #0]
 800c2ca:	2601      	movs	r6, #1
 800c2cc:	1c95      	adds	r5, r2, #2
 800c2ce:	f033 0210 	bics.w	r2, r3, #16
 800c2d2:	d109      	bne.n	800c2e8 <_strtol_l.constprop.0+0x54>
 800c2d4:	2c30      	cmp	r4, #48	@ 0x30
 800c2d6:	d12a      	bne.n	800c32e <_strtol_l.constprop.0+0x9a>
 800c2d8:	782a      	ldrb	r2, [r5, #0]
 800c2da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c2de:	2a58      	cmp	r2, #88	@ 0x58
 800c2e0:	d125      	bne.n	800c32e <_strtol_l.constprop.0+0x9a>
 800c2e2:	786c      	ldrb	r4, [r5, #1]
 800c2e4:	2310      	movs	r3, #16
 800c2e6:	3502      	adds	r5, #2
 800c2e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c2ec:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	fbbc f9f3 	udiv	r9, ip, r3
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800c2fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c300:	2f09      	cmp	r7, #9
 800c302:	d81b      	bhi.n	800c33c <_strtol_l.constprop.0+0xa8>
 800c304:	463c      	mov	r4, r7
 800c306:	42a3      	cmp	r3, r4
 800c308:	dd27      	ble.n	800c35a <_strtol_l.constprop.0+0xc6>
 800c30a:	1c57      	adds	r7, r2, #1
 800c30c:	d007      	beq.n	800c31e <_strtol_l.constprop.0+0x8a>
 800c30e:	4581      	cmp	r9, r0
 800c310:	d320      	bcc.n	800c354 <_strtol_l.constprop.0+0xc0>
 800c312:	d101      	bne.n	800c318 <_strtol_l.constprop.0+0x84>
 800c314:	45a2      	cmp	sl, r4
 800c316:	db1d      	blt.n	800c354 <_strtol_l.constprop.0+0xc0>
 800c318:	fb00 4003 	mla	r0, r0, r3, r4
 800c31c:	2201      	movs	r2, #1
 800c31e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c322:	e7eb      	b.n	800c2fc <_strtol_l.constprop.0+0x68>
 800c324:	2c2b      	cmp	r4, #43	@ 0x2b
 800c326:	bf04      	itt	eq
 800c328:	782c      	ldrbeq	r4, [r5, #0]
 800c32a:	1c95      	addeq	r5, r2, #2
 800c32c:	e7cf      	b.n	800c2ce <_strtol_l.constprop.0+0x3a>
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d1da      	bne.n	800c2e8 <_strtol_l.constprop.0+0x54>
 800c332:	2c30      	cmp	r4, #48	@ 0x30
 800c334:	bf0c      	ite	eq
 800c336:	2308      	moveq	r3, #8
 800c338:	230a      	movne	r3, #10
 800c33a:	e7d5      	b.n	800c2e8 <_strtol_l.constprop.0+0x54>
 800c33c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c340:	2f19      	cmp	r7, #25
 800c342:	d801      	bhi.n	800c348 <_strtol_l.constprop.0+0xb4>
 800c344:	3c37      	subs	r4, #55	@ 0x37
 800c346:	e7de      	b.n	800c306 <_strtol_l.constprop.0+0x72>
 800c348:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c34c:	2f19      	cmp	r7, #25
 800c34e:	d804      	bhi.n	800c35a <_strtol_l.constprop.0+0xc6>
 800c350:	3c57      	subs	r4, #87	@ 0x57
 800c352:	e7d8      	b.n	800c306 <_strtol_l.constprop.0+0x72>
 800c354:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c358:	e7e1      	b.n	800c31e <_strtol_l.constprop.0+0x8a>
 800c35a:	1c53      	adds	r3, r2, #1
 800c35c:	d108      	bne.n	800c370 <_strtol_l.constprop.0+0xdc>
 800c35e:	2322      	movs	r3, #34	@ 0x22
 800c360:	f8ce 3000 	str.w	r3, [lr]
 800c364:	4660      	mov	r0, ip
 800c366:	f1b8 0f00 	cmp.w	r8, #0
 800c36a:	d0a0      	beq.n	800c2ae <_strtol_l.constprop.0+0x1a>
 800c36c:	1e69      	subs	r1, r5, #1
 800c36e:	e006      	b.n	800c37e <_strtol_l.constprop.0+0xea>
 800c370:	b106      	cbz	r6, 800c374 <_strtol_l.constprop.0+0xe0>
 800c372:	4240      	negs	r0, r0
 800c374:	f1b8 0f00 	cmp.w	r8, #0
 800c378:	d099      	beq.n	800c2ae <_strtol_l.constprop.0+0x1a>
 800c37a:	2a00      	cmp	r2, #0
 800c37c:	d1f6      	bne.n	800c36c <_strtol_l.constprop.0+0xd8>
 800c37e:	f8c8 1000 	str.w	r1, [r8]
 800c382:	e794      	b.n	800c2ae <_strtol_l.constprop.0+0x1a>
 800c384:	0800dd51 	.word	0x0800dd51

0800c388 <_strtol_r>:
 800c388:	f7ff bf84 	b.w	800c294 <_strtol_l.constprop.0>

0800c38c <__ssputs_r>:
 800c38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c390:	688e      	ldr	r6, [r1, #8]
 800c392:	461f      	mov	r7, r3
 800c394:	42be      	cmp	r6, r7
 800c396:	680b      	ldr	r3, [r1, #0]
 800c398:	4682      	mov	sl, r0
 800c39a:	460c      	mov	r4, r1
 800c39c:	4690      	mov	r8, r2
 800c39e:	d82d      	bhi.n	800c3fc <__ssputs_r+0x70>
 800c3a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c3a8:	d026      	beq.n	800c3f8 <__ssputs_r+0x6c>
 800c3aa:	6965      	ldr	r5, [r4, #20]
 800c3ac:	6909      	ldr	r1, [r1, #16]
 800c3ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c3b2:	eba3 0901 	sub.w	r9, r3, r1
 800c3b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c3ba:	1c7b      	adds	r3, r7, #1
 800c3bc:	444b      	add	r3, r9
 800c3be:	106d      	asrs	r5, r5, #1
 800c3c0:	429d      	cmp	r5, r3
 800c3c2:	bf38      	it	cc
 800c3c4:	461d      	movcc	r5, r3
 800c3c6:	0553      	lsls	r3, r2, #21
 800c3c8:	d527      	bpl.n	800c41a <__ssputs_r+0x8e>
 800c3ca:	4629      	mov	r1, r5
 800c3cc:	f7fe fc1c 	bl	800ac08 <_malloc_r>
 800c3d0:	4606      	mov	r6, r0
 800c3d2:	b360      	cbz	r0, 800c42e <__ssputs_r+0xa2>
 800c3d4:	6921      	ldr	r1, [r4, #16]
 800c3d6:	464a      	mov	r2, r9
 800c3d8:	f000 fbc4 	bl	800cb64 <memcpy>
 800c3dc:	89a3      	ldrh	r3, [r4, #12]
 800c3de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3e6:	81a3      	strh	r3, [r4, #12]
 800c3e8:	6126      	str	r6, [r4, #16]
 800c3ea:	6165      	str	r5, [r4, #20]
 800c3ec:	444e      	add	r6, r9
 800c3ee:	eba5 0509 	sub.w	r5, r5, r9
 800c3f2:	6026      	str	r6, [r4, #0]
 800c3f4:	60a5      	str	r5, [r4, #8]
 800c3f6:	463e      	mov	r6, r7
 800c3f8:	42be      	cmp	r6, r7
 800c3fa:	d900      	bls.n	800c3fe <__ssputs_r+0x72>
 800c3fc:	463e      	mov	r6, r7
 800c3fe:	6820      	ldr	r0, [r4, #0]
 800c400:	4632      	mov	r2, r6
 800c402:	4641      	mov	r1, r8
 800c404:	f7fd fca0 	bl	8009d48 <memmove>
 800c408:	68a3      	ldr	r3, [r4, #8]
 800c40a:	1b9b      	subs	r3, r3, r6
 800c40c:	60a3      	str	r3, [r4, #8]
 800c40e:	6823      	ldr	r3, [r4, #0]
 800c410:	4433      	add	r3, r6
 800c412:	6023      	str	r3, [r4, #0]
 800c414:	2000      	movs	r0, #0
 800c416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c41a:	462a      	mov	r2, r5
 800c41c:	f000 ff35 	bl	800d28a <_realloc_r>
 800c420:	4606      	mov	r6, r0
 800c422:	2800      	cmp	r0, #0
 800c424:	d1e0      	bne.n	800c3e8 <__ssputs_r+0x5c>
 800c426:	6921      	ldr	r1, [r4, #16]
 800c428:	4650      	mov	r0, sl
 800c42a:	f7fe fb79 	bl	800ab20 <_free_r>
 800c42e:	230c      	movs	r3, #12
 800c430:	f8ca 3000 	str.w	r3, [sl]
 800c434:	89a3      	ldrh	r3, [r4, #12]
 800c436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c43a:	81a3      	strh	r3, [r4, #12]
 800c43c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c440:	e7e9      	b.n	800c416 <__ssputs_r+0x8a>
	...

0800c444 <_svfiprintf_r>:
 800c444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c448:	4698      	mov	r8, r3
 800c44a:	898b      	ldrh	r3, [r1, #12]
 800c44c:	061b      	lsls	r3, r3, #24
 800c44e:	b09d      	sub	sp, #116	@ 0x74
 800c450:	4607      	mov	r7, r0
 800c452:	460d      	mov	r5, r1
 800c454:	4614      	mov	r4, r2
 800c456:	d510      	bpl.n	800c47a <_svfiprintf_r+0x36>
 800c458:	690b      	ldr	r3, [r1, #16]
 800c45a:	b973      	cbnz	r3, 800c47a <_svfiprintf_r+0x36>
 800c45c:	2140      	movs	r1, #64	@ 0x40
 800c45e:	f7fe fbd3 	bl	800ac08 <_malloc_r>
 800c462:	6028      	str	r0, [r5, #0]
 800c464:	6128      	str	r0, [r5, #16]
 800c466:	b930      	cbnz	r0, 800c476 <_svfiprintf_r+0x32>
 800c468:	230c      	movs	r3, #12
 800c46a:	603b      	str	r3, [r7, #0]
 800c46c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c470:	b01d      	add	sp, #116	@ 0x74
 800c472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c476:	2340      	movs	r3, #64	@ 0x40
 800c478:	616b      	str	r3, [r5, #20]
 800c47a:	2300      	movs	r3, #0
 800c47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c47e:	2320      	movs	r3, #32
 800c480:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c484:	f8cd 800c 	str.w	r8, [sp, #12]
 800c488:	2330      	movs	r3, #48	@ 0x30
 800c48a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c628 <_svfiprintf_r+0x1e4>
 800c48e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c492:	f04f 0901 	mov.w	r9, #1
 800c496:	4623      	mov	r3, r4
 800c498:	469a      	mov	sl, r3
 800c49a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c49e:	b10a      	cbz	r2, 800c4a4 <_svfiprintf_r+0x60>
 800c4a0:	2a25      	cmp	r2, #37	@ 0x25
 800c4a2:	d1f9      	bne.n	800c498 <_svfiprintf_r+0x54>
 800c4a4:	ebba 0b04 	subs.w	fp, sl, r4
 800c4a8:	d00b      	beq.n	800c4c2 <_svfiprintf_r+0x7e>
 800c4aa:	465b      	mov	r3, fp
 800c4ac:	4622      	mov	r2, r4
 800c4ae:	4629      	mov	r1, r5
 800c4b0:	4638      	mov	r0, r7
 800c4b2:	f7ff ff6b 	bl	800c38c <__ssputs_r>
 800c4b6:	3001      	adds	r0, #1
 800c4b8:	f000 80a7 	beq.w	800c60a <_svfiprintf_r+0x1c6>
 800c4bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4be:	445a      	add	r2, fp
 800c4c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	f000 809f 	beq.w	800c60a <_svfiprintf_r+0x1c6>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c4d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4d6:	f10a 0a01 	add.w	sl, sl, #1
 800c4da:	9304      	str	r3, [sp, #16]
 800c4dc:	9307      	str	r3, [sp, #28]
 800c4de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4e4:	4654      	mov	r4, sl
 800c4e6:	2205      	movs	r2, #5
 800c4e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4ec:	484e      	ldr	r0, [pc, #312]	@ (800c628 <_svfiprintf_r+0x1e4>)
 800c4ee:	f7f3 fe97 	bl	8000220 <memchr>
 800c4f2:	9a04      	ldr	r2, [sp, #16]
 800c4f4:	b9d8      	cbnz	r0, 800c52e <_svfiprintf_r+0xea>
 800c4f6:	06d0      	lsls	r0, r2, #27
 800c4f8:	bf44      	itt	mi
 800c4fa:	2320      	movmi	r3, #32
 800c4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c500:	0711      	lsls	r1, r2, #28
 800c502:	bf44      	itt	mi
 800c504:	232b      	movmi	r3, #43	@ 0x2b
 800c506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c50a:	f89a 3000 	ldrb.w	r3, [sl]
 800c50e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c510:	d015      	beq.n	800c53e <_svfiprintf_r+0xfa>
 800c512:	9a07      	ldr	r2, [sp, #28]
 800c514:	4654      	mov	r4, sl
 800c516:	2000      	movs	r0, #0
 800c518:	f04f 0c0a 	mov.w	ip, #10
 800c51c:	4621      	mov	r1, r4
 800c51e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c522:	3b30      	subs	r3, #48	@ 0x30
 800c524:	2b09      	cmp	r3, #9
 800c526:	d94b      	bls.n	800c5c0 <_svfiprintf_r+0x17c>
 800c528:	b1b0      	cbz	r0, 800c558 <_svfiprintf_r+0x114>
 800c52a:	9207      	str	r2, [sp, #28]
 800c52c:	e014      	b.n	800c558 <_svfiprintf_r+0x114>
 800c52e:	eba0 0308 	sub.w	r3, r0, r8
 800c532:	fa09 f303 	lsl.w	r3, r9, r3
 800c536:	4313      	orrs	r3, r2
 800c538:	9304      	str	r3, [sp, #16]
 800c53a:	46a2      	mov	sl, r4
 800c53c:	e7d2      	b.n	800c4e4 <_svfiprintf_r+0xa0>
 800c53e:	9b03      	ldr	r3, [sp, #12]
 800c540:	1d19      	adds	r1, r3, #4
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	9103      	str	r1, [sp, #12]
 800c546:	2b00      	cmp	r3, #0
 800c548:	bfbb      	ittet	lt
 800c54a:	425b      	neglt	r3, r3
 800c54c:	f042 0202 	orrlt.w	r2, r2, #2
 800c550:	9307      	strge	r3, [sp, #28]
 800c552:	9307      	strlt	r3, [sp, #28]
 800c554:	bfb8      	it	lt
 800c556:	9204      	strlt	r2, [sp, #16]
 800c558:	7823      	ldrb	r3, [r4, #0]
 800c55a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c55c:	d10a      	bne.n	800c574 <_svfiprintf_r+0x130>
 800c55e:	7863      	ldrb	r3, [r4, #1]
 800c560:	2b2a      	cmp	r3, #42	@ 0x2a
 800c562:	d132      	bne.n	800c5ca <_svfiprintf_r+0x186>
 800c564:	9b03      	ldr	r3, [sp, #12]
 800c566:	1d1a      	adds	r2, r3, #4
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	9203      	str	r2, [sp, #12]
 800c56c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c570:	3402      	adds	r4, #2
 800c572:	9305      	str	r3, [sp, #20]
 800c574:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c638 <_svfiprintf_r+0x1f4>
 800c578:	7821      	ldrb	r1, [r4, #0]
 800c57a:	2203      	movs	r2, #3
 800c57c:	4650      	mov	r0, sl
 800c57e:	f7f3 fe4f 	bl	8000220 <memchr>
 800c582:	b138      	cbz	r0, 800c594 <_svfiprintf_r+0x150>
 800c584:	9b04      	ldr	r3, [sp, #16]
 800c586:	eba0 000a 	sub.w	r0, r0, sl
 800c58a:	2240      	movs	r2, #64	@ 0x40
 800c58c:	4082      	lsls	r2, r0
 800c58e:	4313      	orrs	r3, r2
 800c590:	3401      	adds	r4, #1
 800c592:	9304      	str	r3, [sp, #16]
 800c594:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c598:	4824      	ldr	r0, [pc, #144]	@ (800c62c <_svfiprintf_r+0x1e8>)
 800c59a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c59e:	2206      	movs	r2, #6
 800c5a0:	f7f3 fe3e 	bl	8000220 <memchr>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d036      	beq.n	800c616 <_svfiprintf_r+0x1d2>
 800c5a8:	4b21      	ldr	r3, [pc, #132]	@ (800c630 <_svfiprintf_r+0x1ec>)
 800c5aa:	bb1b      	cbnz	r3, 800c5f4 <_svfiprintf_r+0x1b0>
 800c5ac:	9b03      	ldr	r3, [sp, #12]
 800c5ae:	3307      	adds	r3, #7
 800c5b0:	f023 0307 	bic.w	r3, r3, #7
 800c5b4:	3308      	adds	r3, #8
 800c5b6:	9303      	str	r3, [sp, #12]
 800c5b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5ba:	4433      	add	r3, r6
 800c5bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5be:	e76a      	b.n	800c496 <_svfiprintf_r+0x52>
 800c5c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5c4:	460c      	mov	r4, r1
 800c5c6:	2001      	movs	r0, #1
 800c5c8:	e7a8      	b.n	800c51c <_svfiprintf_r+0xd8>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	3401      	adds	r4, #1
 800c5ce:	9305      	str	r3, [sp, #20]
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	f04f 0c0a 	mov.w	ip, #10
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5dc:	3a30      	subs	r2, #48	@ 0x30
 800c5de:	2a09      	cmp	r2, #9
 800c5e0:	d903      	bls.n	800c5ea <_svfiprintf_r+0x1a6>
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d0c6      	beq.n	800c574 <_svfiprintf_r+0x130>
 800c5e6:	9105      	str	r1, [sp, #20]
 800c5e8:	e7c4      	b.n	800c574 <_svfiprintf_r+0x130>
 800c5ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5ee:	4604      	mov	r4, r0
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	e7f0      	b.n	800c5d6 <_svfiprintf_r+0x192>
 800c5f4:	ab03      	add	r3, sp, #12
 800c5f6:	9300      	str	r3, [sp, #0]
 800c5f8:	462a      	mov	r2, r5
 800c5fa:	4b0e      	ldr	r3, [pc, #56]	@ (800c634 <_svfiprintf_r+0x1f0>)
 800c5fc:	a904      	add	r1, sp, #16
 800c5fe:	4638      	mov	r0, r7
 800c600:	f7fc fbac 	bl	8008d5c <_printf_float>
 800c604:	1c42      	adds	r2, r0, #1
 800c606:	4606      	mov	r6, r0
 800c608:	d1d6      	bne.n	800c5b8 <_svfiprintf_r+0x174>
 800c60a:	89ab      	ldrh	r3, [r5, #12]
 800c60c:	065b      	lsls	r3, r3, #25
 800c60e:	f53f af2d 	bmi.w	800c46c <_svfiprintf_r+0x28>
 800c612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c614:	e72c      	b.n	800c470 <_svfiprintf_r+0x2c>
 800c616:	ab03      	add	r3, sp, #12
 800c618:	9300      	str	r3, [sp, #0]
 800c61a:	462a      	mov	r2, r5
 800c61c:	4b05      	ldr	r3, [pc, #20]	@ (800c634 <_svfiprintf_r+0x1f0>)
 800c61e:	a904      	add	r1, sp, #16
 800c620:	4638      	mov	r0, r7
 800c622:	f7fc fe33 	bl	800928c <_printf_i>
 800c626:	e7ed      	b.n	800c604 <_svfiprintf_r+0x1c0>
 800c628:	0800de51 	.word	0x0800de51
 800c62c:	0800de5b 	.word	0x0800de5b
 800c630:	08008d5d 	.word	0x08008d5d
 800c634:	0800c38d 	.word	0x0800c38d
 800c638:	0800de57 	.word	0x0800de57

0800c63c <__sfputc_r>:
 800c63c:	6893      	ldr	r3, [r2, #8]
 800c63e:	3b01      	subs	r3, #1
 800c640:	2b00      	cmp	r3, #0
 800c642:	b410      	push	{r4}
 800c644:	6093      	str	r3, [r2, #8]
 800c646:	da08      	bge.n	800c65a <__sfputc_r+0x1e>
 800c648:	6994      	ldr	r4, [r2, #24]
 800c64a:	42a3      	cmp	r3, r4
 800c64c:	db01      	blt.n	800c652 <__sfputc_r+0x16>
 800c64e:	290a      	cmp	r1, #10
 800c650:	d103      	bne.n	800c65a <__sfputc_r+0x1e>
 800c652:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c656:	f7fd bae2 	b.w	8009c1e <__swbuf_r>
 800c65a:	6813      	ldr	r3, [r2, #0]
 800c65c:	1c58      	adds	r0, r3, #1
 800c65e:	6010      	str	r0, [r2, #0]
 800c660:	7019      	strb	r1, [r3, #0]
 800c662:	4608      	mov	r0, r1
 800c664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c668:	4770      	bx	lr

0800c66a <__sfputs_r>:
 800c66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c66c:	4606      	mov	r6, r0
 800c66e:	460f      	mov	r7, r1
 800c670:	4614      	mov	r4, r2
 800c672:	18d5      	adds	r5, r2, r3
 800c674:	42ac      	cmp	r4, r5
 800c676:	d101      	bne.n	800c67c <__sfputs_r+0x12>
 800c678:	2000      	movs	r0, #0
 800c67a:	e007      	b.n	800c68c <__sfputs_r+0x22>
 800c67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c680:	463a      	mov	r2, r7
 800c682:	4630      	mov	r0, r6
 800c684:	f7ff ffda 	bl	800c63c <__sfputc_r>
 800c688:	1c43      	adds	r3, r0, #1
 800c68a:	d1f3      	bne.n	800c674 <__sfputs_r+0xa>
 800c68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c690 <_vfiprintf_r>:
 800c690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c694:	460d      	mov	r5, r1
 800c696:	b09d      	sub	sp, #116	@ 0x74
 800c698:	4614      	mov	r4, r2
 800c69a:	4698      	mov	r8, r3
 800c69c:	4606      	mov	r6, r0
 800c69e:	b118      	cbz	r0, 800c6a8 <_vfiprintf_r+0x18>
 800c6a0:	6a03      	ldr	r3, [r0, #32]
 800c6a2:	b90b      	cbnz	r3, 800c6a8 <_vfiprintf_r+0x18>
 800c6a4:	f7fd f9b2 	bl	8009a0c <__sinit>
 800c6a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6aa:	07d9      	lsls	r1, r3, #31
 800c6ac:	d405      	bmi.n	800c6ba <_vfiprintf_r+0x2a>
 800c6ae:	89ab      	ldrh	r3, [r5, #12]
 800c6b0:	059a      	lsls	r2, r3, #22
 800c6b2:	d402      	bmi.n	800c6ba <_vfiprintf_r+0x2a>
 800c6b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6b6:	f7fd fbde 	bl	8009e76 <__retarget_lock_acquire_recursive>
 800c6ba:	89ab      	ldrh	r3, [r5, #12]
 800c6bc:	071b      	lsls	r3, r3, #28
 800c6be:	d501      	bpl.n	800c6c4 <_vfiprintf_r+0x34>
 800c6c0:	692b      	ldr	r3, [r5, #16]
 800c6c2:	b99b      	cbnz	r3, 800c6ec <_vfiprintf_r+0x5c>
 800c6c4:	4629      	mov	r1, r5
 800c6c6:	4630      	mov	r0, r6
 800c6c8:	f7fd fae8 	bl	8009c9c <__swsetup_r>
 800c6cc:	b170      	cbz	r0, 800c6ec <_vfiprintf_r+0x5c>
 800c6ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6d0:	07dc      	lsls	r4, r3, #31
 800c6d2:	d504      	bpl.n	800c6de <_vfiprintf_r+0x4e>
 800c6d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6d8:	b01d      	add	sp, #116	@ 0x74
 800c6da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6de:	89ab      	ldrh	r3, [r5, #12]
 800c6e0:	0598      	lsls	r0, r3, #22
 800c6e2:	d4f7      	bmi.n	800c6d4 <_vfiprintf_r+0x44>
 800c6e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6e6:	f7fd fbc7 	bl	8009e78 <__retarget_lock_release_recursive>
 800c6ea:	e7f3      	b.n	800c6d4 <_vfiprintf_r+0x44>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6f0:	2320      	movs	r3, #32
 800c6f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6fa:	2330      	movs	r3, #48	@ 0x30
 800c6fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c8ac <_vfiprintf_r+0x21c>
 800c700:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c704:	f04f 0901 	mov.w	r9, #1
 800c708:	4623      	mov	r3, r4
 800c70a:	469a      	mov	sl, r3
 800c70c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c710:	b10a      	cbz	r2, 800c716 <_vfiprintf_r+0x86>
 800c712:	2a25      	cmp	r2, #37	@ 0x25
 800c714:	d1f9      	bne.n	800c70a <_vfiprintf_r+0x7a>
 800c716:	ebba 0b04 	subs.w	fp, sl, r4
 800c71a:	d00b      	beq.n	800c734 <_vfiprintf_r+0xa4>
 800c71c:	465b      	mov	r3, fp
 800c71e:	4622      	mov	r2, r4
 800c720:	4629      	mov	r1, r5
 800c722:	4630      	mov	r0, r6
 800c724:	f7ff ffa1 	bl	800c66a <__sfputs_r>
 800c728:	3001      	adds	r0, #1
 800c72a:	f000 80a7 	beq.w	800c87c <_vfiprintf_r+0x1ec>
 800c72e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c730:	445a      	add	r2, fp
 800c732:	9209      	str	r2, [sp, #36]	@ 0x24
 800c734:	f89a 3000 	ldrb.w	r3, [sl]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	f000 809f 	beq.w	800c87c <_vfiprintf_r+0x1ec>
 800c73e:	2300      	movs	r3, #0
 800c740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c748:	f10a 0a01 	add.w	sl, sl, #1
 800c74c:	9304      	str	r3, [sp, #16]
 800c74e:	9307      	str	r3, [sp, #28]
 800c750:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c754:	931a      	str	r3, [sp, #104]	@ 0x68
 800c756:	4654      	mov	r4, sl
 800c758:	2205      	movs	r2, #5
 800c75a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c75e:	4853      	ldr	r0, [pc, #332]	@ (800c8ac <_vfiprintf_r+0x21c>)
 800c760:	f7f3 fd5e 	bl	8000220 <memchr>
 800c764:	9a04      	ldr	r2, [sp, #16]
 800c766:	b9d8      	cbnz	r0, 800c7a0 <_vfiprintf_r+0x110>
 800c768:	06d1      	lsls	r1, r2, #27
 800c76a:	bf44      	itt	mi
 800c76c:	2320      	movmi	r3, #32
 800c76e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c772:	0713      	lsls	r3, r2, #28
 800c774:	bf44      	itt	mi
 800c776:	232b      	movmi	r3, #43	@ 0x2b
 800c778:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c77c:	f89a 3000 	ldrb.w	r3, [sl]
 800c780:	2b2a      	cmp	r3, #42	@ 0x2a
 800c782:	d015      	beq.n	800c7b0 <_vfiprintf_r+0x120>
 800c784:	9a07      	ldr	r2, [sp, #28]
 800c786:	4654      	mov	r4, sl
 800c788:	2000      	movs	r0, #0
 800c78a:	f04f 0c0a 	mov.w	ip, #10
 800c78e:	4621      	mov	r1, r4
 800c790:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c794:	3b30      	subs	r3, #48	@ 0x30
 800c796:	2b09      	cmp	r3, #9
 800c798:	d94b      	bls.n	800c832 <_vfiprintf_r+0x1a2>
 800c79a:	b1b0      	cbz	r0, 800c7ca <_vfiprintf_r+0x13a>
 800c79c:	9207      	str	r2, [sp, #28]
 800c79e:	e014      	b.n	800c7ca <_vfiprintf_r+0x13a>
 800c7a0:	eba0 0308 	sub.w	r3, r0, r8
 800c7a4:	fa09 f303 	lsl.w	r3, r9, r3
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	9304      	str	r3, [sp, #16]
 800c7ac:	46a2      	mov	sl, r4
 800c7ae:	e7d2      	b.n	800c756 <_vfiprintf_r+0xc6>
 800c7b0:	9b03      	ldr	r3, [sp, #12]
 800c7b2:	1d19      	adds	r1, r3, #4
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	9103      	str	r1, [sp, #12]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	bfbb      	ittet	lt
 800c7bc:	425b      	neglt	r3, r3
 800c7be:	f042 0202 	orrlt.w	r2, r2, #2
 800c7c2:	9307      	strge	r3, [sp, #28]
 800c7c4:	9307      	strlt	r3, [sp, #28]
 800c7c6:	bfb8      	it	lt
 800c7c8:	9204      	strlt	r2, [sp, #16]
 800c7ca:	7823      	ldrb	r3, [r4, #0]
 800c7cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7ce:	d10a      	bne.n	800c7e6 <_vfiprintf_r+0x156>
 800c7d0:	7863      	ldrb	r3, [r4, #1]
 800c7d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7d4:	d132      	bne.n	800c83c <_vfiprintf_r+0x1ac>
 800c7d6:	9b03      	ldr	r3, [sp, #12]
 800c7d8:	1d1a      	adds	r2, r3, #4
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	9203      	str	r2, [sp, #12]
 800c7de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c7e2:	3402      	adds	r4, #2
 800c7e4:	9305      	str	r3, [sp, #20]
 800c7e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c8bc <_vfiprintf_r+0x22c>
 800c7ea:	7821      	ldrb	r1, [r4, #0]
 800c7ec:	2203      	movs	r2, #3
 800c7ee:	4650      	mov	r0, sl
 800c7f0:	f7f3 fd16 	bl	8000220 <memchr>
 800c7f4:	b138      	cbz	r0, 800c806 <_vfiprintf_r+0x176>
 800c7f6:	9b04      	ldr	r3, [sp, #16]
 800c7f8:	eba0 000a 	sub.w	r0, r0, sl
 800c7fc:	2240      	movs	r2, #64	@ 0x40
 800c7fe:	4082      	lsls	r2, r0
 800c800:	4313      	orrs	r3, r2
 800c802:	3401      	adds	r4, #1
 800c804:	9304      	str	r3, [sp, #16]
 800c806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c80a:	4829      	ldr	r0, [pc, #164]	@ (800c8b0 <_vfiprintf_r+0x220>)
 800c80c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c810:	2206      	movs	r2, #6
 800c812:	f7f3 fd05 	bl	8000220 <memchr>
 800c816:	2800      	cmp	r0, #0
 800c818:	d03f      	beq.n	800c89a <_vfiprintf_r+0x20a>
 800c81a:	4b26      	ldr	r3, [pc, #152]	@ (800c8b4 <_vfiprintf_r+0x224>)
 800c81c:	bb1b      	cbnz	r3, 800c866 <_vfiprintf_r+0x1d6>
 800c81e:	9b03      	ldr	r3, [sp, #12]
 800c820:	3307      	adds	r3, #7
 800c822:	f023 0307 	bic.w	r3, r3, #7
 800c826:	3308      	adds	r3, #8
 800c828:	9303      	str	r3, [sp, #12]
 800c82a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c82c:	443b      	add	r3, r7
 800c82e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c830:	e76a      	b.n	800c708 <_vfiprintf_r+0x78>
 800c832:	fb0c 3202 	mla	r2, ip, r2, r3
 800c836:	460c      	mov	r4, r1
 800c838:	2001      	movs	r0, #1
 800c83a:	e7a8      	b.n	800c78e <_vfiprintf_r+0xfe>
 800c83c:	2300      	movs	r3, #0
 800c83e:	3401      	adds	r4, #1
 800c840:	9305      	str	r3, [sp, #20]
 800c842:	4619      	mov	r1, r3
 800c844:	f04f 0c0a 	mov.w	ip, #10
 800c848:	4620      	mov	r0, r4
 800c84a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c84e:	3a30      	subs	r2, #48	@ 0x30
 800c850:	2a09      	cmp	r2, #9
 800c852:	d903      	bls.n	800c85c <_vfiprintf_r+0x1cc>
 800c854:	2b00      	cmp	r3, #0
 800c856:	d0c6      	beq.n	800c7e6 <_vfiprintf_r+0x156>
 800c858:	9105      	str	r1, [sp, #20]
 800c85a:	e7c4      	b.n	800c7e6 <_vfiprintf_r+0x156>
 800c85c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c860:	4604      	mov	r4, r0
 800c862:	2301      	movs	r3, #1
 800c864:	e7f0      	b.n	800c848 <_vfiprintf_r+0x1b8>
 800c866:	ab03      	add	r3, sp, #12
 800c868:	9300      	str	r3, [sp, #0]
 800c86a:	462a      	mov	r2, r5
 800c86c:	4b12      	ldr	r3, [pc, #72]	@ (800c8b8 <_vfiprintf_r+0x228>)
 800c86e:	a904      	add	r1, sp, #16
 800c870:	4630      	mov	r0, r6
 800c872:	f7fc fa73 	bl	8008d5c <_printf_float>
 800c876:	4607      	mov	r7, r0
 800c878:	1c78      	adds	r0, r7, #1
 800c87a:	d1d6      	bne.n	800c82a <_vfiprintf_r+0x19a>
 800c87c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c87e:	07d9      	lsls	r1, r3, #31
 800c880:	d405      	bmi.n	800c88e <_vfiprintf_r+0x1fe>
 800c882:	89ab      	ldrh	r3, [r5, #12]
 800c884:	059a      	lsls	r2, r3, #22
 800c886:	d402      	bmi.n	800c88e <_vfiprintf_r+0x1fe>
 800c888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c88a:	f7fd faf5 	bl	8009e78 <__retarget_lock_release_recursive>
 800c88e:	89ab      	ldrh	r3, [r5, #12]
 800c890:	065b      	lsls	r3, r3, #25
 800c892:	f53f af1f 	bmi.w	800c6d4 <_vfiprintf_r+0x44>
 800c896:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c898:	e71e      	b.n	800c6d8 <_vfiprintf_r+0x48>
 800c89a:	ab03      	add	r3, sp, #12
 800c89c:	9300      	str	r3, [sp, #0]
 800c89e:	462a      	mov	r2, r5
 800c8a0:	4b05      	ldr	r3, [pc, #20]	@ (800c8b8 <_vfiprintf_r+0x228>)
 800c8a2:	a904      	add	r1, sp, #16
 800c8a4:	4630      	mov	r0, r6
 800c8a6:	f7fc fcf1 	bl	800928c <_printf_i>
 800c8aa:	e7e4      	b.n	800c876 <_vfiprintf_r+0x1e6>
 800c8ac:	0800de51 	.word	0x0800de51
 800c8b0:	0800de5b 	.word	0x0800de5b
 800c8b4:	08008d5d 	.word	0x08008d5d
 800c8b8:	0800c66b 	.word	0x0800c66b
 800c8bc:	0800de57 	.word	0x0800de57

0800c8c0 <__sflush_r>:
 800c8c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8c8:	0716      	lsls	r6, r2, #28
 800c8ca:	4605      	mov	r5, r0
 800c8cc:	460c      	mov	r4, r1
 800c8ce:	d454      	bmi.n	800c97a <__sflush_r+0xba>
 800c8d0:	684b      	ldr	r3, [r1, #4]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	dc02      	bgt.n	800c8dc <__sflush_r+0x1c>
 800c8d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	dd48      	ble.n	800c96e <__sflush_r+0xae>
 800c8dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c8de:	2e00      	cmp	r6, #0
 800c8e0:	d045      	beq.n	800c96e <__sflush_r+0xae>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c8e8:	682f      	ldr	r7, [r5, #0]
 800c8ea:	6a21      	ldr	r1, [r4, #32]
 800c8ec:	602b      	str	r3, [r5, #0]
 800c8ee:	d030      	beq.n	800c952 <__sflush_r+0x92>
 800c8f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c8f2:	89a3      	ldrh	r3, [r4, #12]
 800c8f4:	0759      	lsls	r1, r3, #29
 800c8f6:	d505      	bpl.n	800c904 <__sflush_r+0x44>
 800c8f8:	6863      	ldr	r3, [r4, #4]
 800c8fa:	1ad2      	subs	r2, r2, r3
 800c8fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c8fe:	b10b      	cbz	r3, 800c904 <__sflush_r+0x44>
 800c900:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c902:	1ad2      	subs	r2, r2, r3
 800c904:	2300      	movs	r3, #0
 800c906:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c908:	6a21      	ldr	r1, [r4, #32]
 800c90a:	4628      	mov	r0, r5
 800c90c:	47b0      	blx	r6
 800c90e:	1c43      	adds	r3, r0, #1
 800c910:	89a3      	ldrh	r3, [r4, #12]
 800c912:	d106      	bne.n	800c922 <__sflush_r+0x62>
 800c914:	6829      	ldr	r1, [r5, #0]
 800c916:	291d      	cmp	r1, #29
 800c918:	d82b      	bhi.n	800c972 <__sflush_r+0xb2>
 800c91a:	4a2a      	ldr	r2, [pc, #168]	@ (800c9c4 <__sflush_r+0x104>)
 800c91c:	410a      	asrs	r2, r1
 800c91e:	07d6      	lsls	r6, r2, #31
 800c920:	d427      	bmi.n	800c972 <__sflush_r+0xb2>
 800c922:	2200      	movs	r2, #0
 800c924:	6062      	str	r2, [r4, #4]
 800c926:	04d9      	lsls	r1, r3, #19
 800c928:	6922      	ldr	r2, [r4, #16]
 800c92a:	6022      	str	r2, [r4, #0]
 800c92c:	d504      	bpl.n	800c938 <__sflush_r+0x78>
 800c92e:	1c42      	adds	r2, r0, #1
 800c930:	d101      	bne.n	800c936 <__sflush_r+0x76>
 800c932:	682b      	ldr	r3, [r5, #0]
 800c934:	b903      	cbnz	r3, 800c938 <__sflush_r+0x78>
 800c936:	6560      	str	r0, [r4, #84]	@ 0x54
 800c938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c93a:	602f      	str	r7, [r5, #0]
 800c93c:	b1b9      	cbz	r1, 800c96e <__sflush_r+0xae>
 800c93e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c942:	4299      	cmp	r1, r3
 800c944:	d002      	beq.n	800c94c <__sflush_r+0x8c>
 800c946:	4628      	mov	r0, r5
 800c948:	f7fe f8ea 	bl	800ab20 <_free_r>
 800c94c:	2300      	movs	r3, #0
 800c94e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c950:	e00d      	b.n	800c96e <__sflush_r+0xae>
 800c952:	2301      	movs	r3, #1
 800c954:	4628      	mov	r0, r5
 800c956:	47b0      	blx	r6
 800c958:	4602      	mov	r2, r0
 800c95a:	1c50      	adds	r0, r2, #1
 800c95c:	d1c9      	bne.n	800c8f2 <__sflush_r+0x32>
 800c95e:	682b      	ldr	r3, [r5, #0]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d0c6      	beq.n	800c8f2 <__sflush_r+0x32>
 800c964:	2b1d      	cmp	r3, #29
 800c966:	d001      	beq.n	800c96c <__sflush_r+0xac>
 800c968:	2b16      	cmp	r3, #22
 800c96a:	d11e      	bne.n	800c9aa <__sflush_r+0xea>
 800c96c:	602f      	str	r7, [r5, #0]
 800c96e:	2000      	movs	r0, #0
 800c970:	e022      	b.n	800c9b8 <__sflush_r+0xf8>
 800c972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c976:	b21b      	sxth	r3, r3
 800c978:	e01b      	b.n	800c9b2 <__sflush_r+0xf2>
 800c97a:	690f      	ldr	r7, [r1, #16]
 800c97c:	2f00      	cmp	r7, #0
 800c97e:	d0f6      	beq.n	800c96e <__sflush_r+0xae>
 800c980:	0793      	lsls	r3, r2, #30
 800c982:	680e      	ldr	r6, [r1, #0]
 800c984:	bf08      	it	eq
 800c986:	694b      	ldreq	r3, [r1, #20]
 800c988:	600f      	str	r7, [r1, #0]
 800c98a:	bf18      	it	ne
 800c98c:	2300      	movne	r3, #0
 800c98e:	eba6 0807 	sub.w	r8, r6, r7
 800c992:	608b      	str	r3, [r1, #8]
 800c994:	f1b8 0f00 	cmp.w	r8, #0
 800c998:	dde9      	ble.n	800c96e <__sflush_r+0xae>
 800c99a:	6a21      	ldr	r1, [r4, #32]
 800c99c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c99e:	4643      	mov	r3, r8
 800c9a0:	463a      	mov	r2, r7
 800c9a2:	4628      	mov	r0, r5
 800c9a4:	47b0      	blx	r6
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	dc08      	bgt.n	800c9bc <__sflush_r+0xfc>
 800c9aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9b2:	81a3      	strh	r3, [r4, #12]
 800c9b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9bc:	4407      	add	r7, r0
 800c9be:	eba8 0800 	sub.w	r8, r8, r0
 800c9c2:	e7e7      	b.n	800c994 <__sflush_r+0xd4>
 800c9c4:	dfbffffe 	.word	0xdfbffffe

0800c9c8 <_fflush_r>:
 800c9c8:	b538      	push	{r3, r4, r5, lr}
 800c9ca:	690b      	ldr	r3, [r1, #16]
 800c9cc:	4605      	mov	r5, r0
 800c9ce:	460c      	mov	r4, r1
 800c9d0:	b913      	cbnz	r3, 800c9d8 <_fflush_r+0x10>
 800c9d2:	2500      	movs	r5, #0
 800c9d4:	4628      	mov	r0, r5
 800c9d6:	bd38      	pop	{r3, r4, r5, pc}
 800c9d8:	b118      	cbz	r0, 800c9e2 <_fflush_r+0x1a>
 800c9da:	6a03      	ldr	r3, [r0, #32]
 800c9dc:	b90b      	cbnz	r3, 800c9e2 <_fflush_r+0x1a>
 800c9de:	f7fd f815 	bl	8009a0c <__sinit>
 800c9e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d0f3      	beq.n	800c9d2 <_fflush_r+0xa>
 800c9ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c9ec:	07d0      	lsls	r0, r2, #31
 800c9ee:	d404      	bmi.n	800c9fa <_fflush_r+0x32>
 800c9f0:	0599      	lsls	r1, r3, #22
 800c9f2:	d402      	bmi.n	800c9fa <_fflush_r+0x32>
 800c9f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c9f6:	f7fd fa3e 	bl	8009e76 <__retarget_lock_acquire_recursive>
 800c9fa:	4628      	mov	r0, r5
 800c9fc:	4621      	mov	r1, r4
 800c9fe:	f7ff ff5f 	bl	800c8c0 <__sflush_r>
 800ca02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca04:	07da      	lsls	r2, r3, #31
 800ca06:	4605      	mov	r5, r0
 800ca08:	d4e4      	bmi.n	800c9d4 <_fflush_r+0xc>
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	059b      	lsls	r3, r3, #22
 800ca0e:	d4e1      	bmi.n	800c9d4 <_fflush_r+0xc>
 800ca10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ca12:	f7fd fa31 	bl	8009e78 <__retarget_lock_release_recursive>
 800ca16:	e7dd      	b.n	800c9d4 <_fflush_r+0xc>

0800ca18 <__swhatbuf_r>:
 800ca18:	b570      	push	{r4, r5, r6, lr}
 800ca1a:	460c      	mov	r4, r1
 800ca1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca20:	2900      	cmp	r1, #0
 800ca22:	b096      	sub	sp, #88	@ 0x58
 800ca24:	4615      	mov	r5, r2
 800ca26:	461e      	mov	r6, r3
 800ca28:	da0d      	bge.n	800ca46 <__swhatbuf_r+0x2e>
 800ca2a:	89a3      	ldrh	r3, [r4, #12]
 800ca2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ca30:	f04f 0100 	mov.w	r1, #0
 800ca34:	bf14      	ite	ne
 800ca36:	2340      	movne	r3, #64	@ 0x40
 800ca38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	6031      	str	r1, [r6, #0]
 800ca40:	602b      	str	r3, [r5, #0]
 800ca42:	b016      	add	sp, #88	@ 0x58
 800ca44:	bd70      	pop	{r4, r5, r6, pc}
 800ca46:	466a      	mov	r2, sp
 800ca48:	f000 f85a 	bl	800cb00 <_fstat_r>
 800ca4c:	2800      	cmp	r0, #0
 800ca4e:	dbec      	blt.n	800ca2a <__swhatbuf_r+0x12>
 800ca50:	9901      	ldr	r1, [sp, #4]
 800ca52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ca56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ca5a:	4259      	negs	r1, r3
 800ca5c:	4159      	adcs	r1, r3
 800ca5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca62:	e7eb      	b.n	800ca3c <__swhatbuf_r+0x24>

0800ca64 <__smakebuf_r>:
 800ca64:	898b      	ldrh	r3, [r1, #12]
 800ca66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca68:	079d      	lsls	r5, r3, #30
 800ca6a:	4606      	mov	r6, r0
 800ca6c:	460c      	mov	r4, r1
 800ca6e:	d507      	bpl.n	800ca80 <__smakebuf_r+0x1c>
 800ca70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ca74:	6023      	str	r3, [r4, #0]
 800ca76:	6123      	str	r3, [r4, #16]
 800ca78:	2301      	movs	r3, #1
 800ca7a:	6163      	str	r3, [r4, #20]
 800ca7c:	b003      	add	sp, #12
 800ca7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca80:	ab01      	add	r3, sp, #4
 800ca82:	466a      	mov	r2, sp
 800ca84:	f7ff ffc8 	bl	800ca18 <__swhatbuf_r>
 800ca88:	9f00      	ldr	r7, [sp, #0]
 800ca8a:	4605      	mov	r5, r0
 800ca8c:	4639      	mov	r1, r7
 800ca8e:	4630      	mov	r0, r6
 800ca90:	f7fe f8ba 	bl	800ac08 <_malloc_r>
 800ca94:	b948      	cbnz	r0, 800caaa <__smakebuf_r+0x46>
 800ca96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca9a:	059a      	lsls	r2, r3, #22
 800ca9c:	d4ee      	bmi.n	800ca7c <__smakebuf_r+0x18>
 800ca9e:	f023 0303 	bic.w	r3, r3, #3
 800caa2:	f043 0302 	orr.w	r3, r3, #2
 800caa6:	81a3      	strh	r3, [r4, #12]
 800caa8:	e7e2      	b.n	800ca70 <__smakebuf_r+0xc>
 800caaa:	89a3      	ldrh	r3, [r4, #12]
 800caac:	6020      	str	r0, [r4, #0]
 800caae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cab2:	81a3      	strh	r3, [r4, #12]
 800cab4:	9b01      	ldr	r3, [sp, #4]
 800cab6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800caba:	b15b      	cbz	r3, 800cad4 <__smakebuf_r+0x70>
 800cabc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cac0:	4630      	mov	r0, r6
 800cac2:	f000 f82f 	bl	800cb24 <_isatty_r>
 800cac6:	b128      	cbz	r0, 800cad4 <__smakebuf_r+0x70>
 800cac8:	89a3      	ldrh	r3, [r4, #12]
 800caca:	f023 0303 	bic.w	r3, r3, #3
 800cace:	f043 0301 	orr.w	r3, r3, #1
 800cad2:	81a3      	strh	r3, [r4, #12]
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	431d      	orrs	r5, r3
 800cad8:	81a5      	strh	r5, [r4, #12]
 800cada:	e7cf      	b.n	800ca7c <__smakebuf_r+0x18>

0800cadc <strncmp>:
 800cadc:	b510      	push	{r4, lr}
 800cade:	b16a      	cbz	r2, 800cafc <strncmp+0x20>
 800cae0:	3901      	subs	r1, #1
 800cae2:	1884      	adds	r4, r0, r2
 800cae4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cae8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800caec:	429a      	cmp	r2, r3
 800caee:	d103      	bne.n	800caf8 <strncmp+0x1c>
 800caf0:	42a0      	cmp	r0, r4
 800caf2:	d001      	beq.n	800caf8 <strncmp+0x1c>
 800caf4:	2a00      	cmp	r2, #0
 800caf6:	d1f5      	bne.n	800cae4 <strncmp+0x8>
 800caf8:	1ad0      	subs	r0, r2, r3
 800cafa:	bd10      	pop	{r4, pc}
 800cafc:	4610      	mov	r0, r2
 800cafe:	e7fc      	b.n	800cafa <strncmp+0x1e>

0800cb00 <_fstat_r>:
 800cb00:	b538      	push	{r3, r4, r5, lr}
 800cb02:	4d07      	ldr	r5, [pc, #28]	@ (800cb20 <_fstat_r+0x20>)
 800cb04:	2300      	movs	r3, #0
 800cb06:	4604      	mov	r4, r0
 800cb08:	4608      	mov	r0, r1
 800cb0a:	4611      	mov	r1, r2
 800cb0c:	602b      	str	r3, [r5, #0]
 800cb0e:	f7f4 fe5b 	bl	80017c8 <_fstat>
 800cb12:	1c43      	adds	r3, r0, #1
 800cb14:	d102      	bne.n	800cb1c <_fstat_r+0x1c>
 800cb16:	682b      	ldr	r3, [r5, #0]
 800cb18:	b103      	cbz	r3, 800cb1c <_fstat_r+0x1c>
 800cb1a:	6023      	str	r3, [r4, #0]
 800cb1c:	bd38      	pop	{r3, r4, r5, pc}
 800cb1e:	bf00      	nop
 800cb20:	20001990 	.word	0x20001990

0800cb24 <_isatty_r>:
 800cb24:	b538      	push	{r3, r4, r5, lr}
 800cb26:	4d06      	ldr	r5, [pc, #24]	@ (800cb40 <_isatty_r+0x1c>)
 800cb28:	2300      	movs	r3, #0
 800cb2a:	4604      	mov	r4, r0
 800cb2c:	4608      	mov	r0, r1
 800cb2e:	602b      	str	r3, [r5, #0]
 800cb30:	f7f4 fe5a 	bl	80017e8 <_isatty>
 800cb34:	1c43      	adds	r3, r0, #1
 800cb36:	d102      	bne.n	800cb3e <_isatty_r+0x1a>
 800cb38:	682b      	ldr	r3, [r5, #0]
 800cb3a:	b103      	cbz	r3, 800cb3e <_isatty_r+0x1a>
 800cb3c:	6023      	str	r3, [r4, #0]
 800cb3e:	bd38      	pop	{r3, r4, r5, pc}
 800cb40:	20001990 	.word	0x20001990

0800cb44 <_sbrk_r>:
 800cb44:	b538      	push	{r3, r4, r5, lr}
 800cb46:	4d06      	ldr	r5, [pc, #24]	@ (800cb60 <_sbrk_r+0x1c>)
 800cb48:	2300      	movs	r3, #0
 800cb4a:	4604      	mov	r4, r0
 800cb4c:	4608      	mov	r0, r1
 800cb4e:	602b      	str	r3, [r5, #0]
 800cb50:	f7f4 fe62 	bl	8001818 <_sbrk>
 800cb54:	1c43      	adds	r3, r0, #1
 800cb56:	d102      	bne.n	800cb5e <_sbrk_r+0x1a>
 800cb58:	682b      	ldr	r3, [r5, #0]
 800cb5a:	b103      	cbz	r3, 800cb5e <_sbrk_r+0x1a>
 800cb5c:	6023      	str	r3, [r4, #0]
 800cb5e:	bd38      	pop	{r3, r4, r5, pc}
 800cb60:	20001990 	.word	0x20001990

0800cb64 <memcpy>:
 800cb64:	440a      	add	r2, r1
 800cb66:	4291      	cmp	r1, r2
 800cb68:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800cb6c:	d100      	bne.n	800cb70 <memcpy+0xc>
 800cb6e:	4770      	bx	lr
 800cb70:	b510      	push	{r4, lr}
 800cb72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb7a:	4291      	cmp	r1, r2
 800cb7c:	d1f9      	bne.n	800cb72 <memcpy+0xe>
 800cb7e:	bd10      	pop	{r4, pc}

0800cb80 <nan>:
 800cb80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cb88 <nan+0x8>
 800cb84:	4770      	bx	lr
 800cb86:	bf00      	nop
 800cb88:	00000000 	.word	0x00000000
 800cb8c:	7ff80000 	.word	0x7ff80000

0800cb90 <__assert_func>:
 800cb90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb92:	4614      	mov	r4, r2
 800cb94:	461a      	mov	r2, r3
 800cb96:	4b09      	ldr	r3, [pc, #36]	@ (800cbbc <__assert_func+0x2c>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	4605      	mov	r5, r0
 800cb9c:	68d8      	ldr	r0, [r3, #12]
 800cb9e:	b954      	cbnz	r4, 800cbb6 <__assert_func+0x26>
 800cba0:	4b07      	ldr	r3, [pc, #28]	@ (800cbc0 <__assert_func+0x30>)
 800cba2:	461c      	mov	r4, r3
 800cba4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cba8:	9100      	str	r1, [sp, #0]
 800cbaa:	462b      	mov	r3, r5
 800cbac:	4905      	ldr	r1, [pc, #20]	@ (800cbc4 <__assert_func+0x34>)
 800cbae:	f000 fba7 	bl	800d300 <fiprintf>
 800cbb2:	f000 fbb7 	bl	800d324 <abort>
 800cbb6:	4b04      	ldr	r3, [pc, #16]	@ (800cbc8 <__assert_func+0x38>)
 800cbb8:	e7f4      	b.n	800cba4 <__assert_func+0x14>
 800cbba:	bf00      	nop
 800cbbc:	20000f5c 	.word	0x20000f5c
 800cbc0:	0800dea5 	.word	0x0800dea5
 800cbc4:	0800de77 	.word	0x0800de77
 800cbc8:	0800de6a 	.word	0x0800de6a

0800cbcc <_calloc_r>:
 800cbcc:	b570      	push	{r4, r5, r6, lr}
 800cbce:	fba1 5402 	umull	r5, r4, r1, r2
 800cbd2:	b93c      	cbnz	r4, 800cbe4 <_calloc_r+0x18>
 800cbd4:	4629      	mov	r1, r5
 800cbd6:	f7fe f817 	bl	800ac08 <_malloc_r>
 800cbda:	4606      	mov	r6, r0
 800cbdc:	b928      	cbnz	r0, 800cbea <_calloc_r+0x1e>
 800cbde:	2600      	movs	r6, #0
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	bd70      	pop	{r4, r5, r6, pc}
 800cbe4:	220c      	movs	r2, #12
 800cbe6:	6002      	str	r2, [r0, #0]
 800cbe8:	e7f9      	b.n	800cbde <_calloc_r+0x12>
 800cbea:	462a      	mov	r2, r5
 800cbec:	4621      	mov	r1, r4
 800cbee:	f7fd f8c5 	bl	8009d7c <memset>
 800cbf2:	e7f5      	b.n	800cbe0 <_calloc_r+0x14>

0800cbf4 <rshift>:
 800cbf4:	6903      	ldr	r3, [r0, #16]
 800cbf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cbfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cbfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cc02:	f100 0414 	add.w	r4, r0, #20
 800cc06:	dd45      	ble.n	800cc94 <rshift+0xa0>
 800cc08:	f011 011f 	ands.w	r1, r1, #31
 800cc0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cc10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cc14:	d10c      	bne.n	800cc30 <rshift+0x3c>
 800cc16:	f100 0710 	add.w	r7, r0, #16
 800cc1a:	4629      	mov	r1, r5
 800cc1c:	42b1      	cmp	r1, r6
 800cc1e:	d334      	bcc.n	800cc8a <rshift+0x96>
 800cc20:	1a9b      	subs	r3, r3, r2
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	1eea      	subs	r2, r5, #3
 800cc26:	4296      	cmp	r6, r2
 800cc28:	bf38      	it	cc
 800cc2a:	2300      	movcc	r3, #0
 800cc2c:	4423      	add	r3, r4
 800cc2e:	e015      	b.n	800cc5c <rshift+0x68>
 800cc30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cc34:	f1c1 0820 	rsb	r8, r1, #32
 800cc38:	40cf      	lsrs	r7, r1
 800cc3a:	f105 0e04 	add.w	lr, r5, #4
 800cc3e:	46a1      	mov	r9, r4
 800cc40:	4576      	cmp	r6, lr
 800cc42:	46f4      	mov	ip, lr
 800cc44:	d815      	bhi.n	800cc72 <rshift+0x7e>
 800cc46:	1a9a      	subs	r2, r3, r2
 800cc48:	0092      	lsls	r2, r2, #2
 800cc4a:	3a04      	subs	r2, #4
 800cc4c:	3501      	adds	r5, #1
 800cc4e:	42ae      	cmp	r6, r5
 800cc50:	bf38      	it	cc
 800cc52:	2200      	movcc	r2, #0
 800cc54:	18a3      	adds	r3, r4, r2
 800cc56:	50a7      	str	r7, [r4, r2]
 800cc58:	b107      	cbz	r7, 800cc5c <rshift+0x68>
 800cc5a:	3304      	adds	r3, #4
 800cc5c:	1b1a      	subs	r2, r3, r4
 800cc5e:	42a3      	cmp	r3, r4
 800cc60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cc64:	bf08      	it	eq
 800cc66:	2300      	moveq	r3, #0
 800cc68:	6102      	str	r2, [r0, #16]
 800cc6a:	bf08      	it	eq
 800cc6c:	6143      	streq	r3, [r0, #20]
 800cc6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc72:	f8dc c000 	ldr.w	ip, [ip]
 800cc76:	fa0c fc08 	lsl.w	ip, ip, r8
 800cc7a:	ea4c 0707 	orr.w	r7, ip, r7
 800cc7e:	f849 7b04 	str.w	r7, [r9], #4
 800cc82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cc86:	40cf      	lsrs	r7, r1
 800cc88:	e7da      	b.n	800cc40 <rshift+0x4c>
 800cc8a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cc8e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cc92:	e7c3      	b.n	800cc1c <rshift+0x28>
 800cc94:	4623      	mov	r3, r4
 800cc96:	e7e1      	b.n	800cc5c <rshift+0x68>

0800cc98 <__hexdig_fun>:
 800cc98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cc9c:	2b09      	cmp	r3, #9
 800cc9e:	d802      	bhi.n	800cca6 <__hexdig_fun+0xe>
 800cca0:	3820      	subs	r0, #32
 800cca2:	b2c0      	uxtb	r0, r0
 800cca4:	4770      	bx	lr
 800cca6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ccaa:	2b05      	cmp	r3, #5
 800ccac:	d801      	bhi.n	800ccb2 <__hexdig_fun+0x1a>
 800ccae:	3847      	subs	r0, #71	@ 0x47
 800ccb0:	e7f7      	b.n	800cca2 <__hexdig_fun+0xa>
 800ccb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ccb6:	2b05      	cmp	r3, #5
 800ccb8:	d801      	bhi.n	800ccbe <__hexdig_fun+0x26>
 800ccba:	3827      	subs	r0, #39	@ 0x27
 800ccbc:	e7f1      	b.n	800cca2 <__hexdig_fun+0xa>
 800ccbe:	2000      	movs	r0, #0
 800ccc0:	4770      	bx	lr
	...

0800ccc4 <__gethex>:
 800ccc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc8:	b085      	sub	sp, #20
 800ccca:	468a      	mov	sl, r1
 800cccc:	9302      	str	r3, [sp, #8]
 800ccce:	680b      	ldr	r3, [r1, #0]
 800ccd0:	9001      	str	r0, [sp, #4]
 800ccd2:	4690      	mov	r8, r2
 800ccd4:	1c9c      	adds	r4, r3, #2
 800ccd6:	46a1      	mov	r9, r4
 800ccd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ccdc:	2830      	cmp	r0, #48	@ 0x30
 800ccde:	d0fa      	beq.n	800ccd6 <__gethex+0x12>
 800cce0:	eba9 0303 	sub.w	r3, r9, r3
 800cce4:	f1a3 0b02 	sub.w	fp, r3, #2
 800cce8:	f7ff ffd6 	bl	800cc98 <__hexdig_fun>
 800ccec:	4605      	mov	r5, r0
 800ccee:	2800      	cmp	r0, #0
 800ccf0:	d168      	bne.n	800cdc4 <__gethex+0x100>
 800ccf2:	49a0      	ldr	r1, [pc, #640]	@ (800cf74 <__gethex+0x2b0>)
 800ccf4:	2201      	movs	r2, #1
 800ccf6:	4648      	mov	r0, r9
 800ccf8:	f7ff fef0 	bl	800cadc <strncmp>
 800ccfc:	4607      	mov	r7, r0
 800ccfe:	2800      	cmp	r0, #0
 800cd00:	d167      	bne.n	800cdd2 <__gethex+0x10e>
 800cd02:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cd06:	4626      	mov	r6, r4
 800cd08:	f7ff ffc6 	bl	800cc98 <__hexdig_fun>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d062      	beq.n	800cdd6 <__gethex+0x112>
 800cd10:	4623      	mov	r3, r4
 800cd12:	7818      	ldrb	r0, [r3, #0]
 800cd14:	2830      	cmp	r0, #48	@ 0x30
 800cd16:	4699      	mov	r9, r3
 800cd18:	f103 0301 	add.w	r3, r3, #1
 800cd1c:	d0f9      	beq.n	800cd12 <__gethex+0x4e>
 800cd1e:	f7ff ffbb 	bl	800cc98 <__hexdig_fun>
 800cd22:	fab0 f580 	clz	r5, r0
 800cd26:	096d      	lsrs	r5, r5, #5
 800cd28:	f04f 0b01 	mov.w	fp, #1
 800cd2c:	464a      	mov	r2, r9
 800cd2e:	4616      	mov	r6, r2
 800cd30:	3201      	adds	r2, #1
 800cd32:	7830      	ldrb	r0, [r6, #0]
 800cd34:	f7ff ffb0 	bl	800cc98 <__hexdig_fun>
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	d1f8      	bne.n	800cd2e <__gethex+0x6a>
 800cd3c:	498d      	ldr	r1, [pc, #564]	@ (800cf74 <__gethex+0x2b0>)
 800cd3e:	2201      	movs	r2, #1
 800cd40:	4630      	mov	r0, r6
 800cd42:	f7ff fecb 	bl	800cadc <strncmp>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d13f      	bne.n	800cdca <__gethex+0x106>
 800cd4a:	b944      	cbnz	r4, 800cd5e <__gethex+0x9a>
 800cd4c:	1c74      	adds	r4, r6, #1
 800cd4e:	4622      	mov	r2, r4
 800cd50:	4616      	mov	r6, r2
 800cd52:	3201      	adds	r2, #1
 800cd54:	7830      	ldrb	r0, [r6, #0]
 800cd56:	f7ff ff9f 	bl	800cc98 <__hexdig_fun>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d1f8      	bne.n	800cd50 <__gethex+0x8c>
 800cd5e:	1ba4      	subs	r4, r4, r6
 800cd60:	00a7      	lsls	r7, r4, #2
 800cd62:	7833      	ldrb	r3, [r6, #0]
 800cd64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cd68:	2b50      	cmp	r3, #80	@ 0x50
 800cd6a:	d13e      	bne.n	800cdea <__gethex+0x126>
 800cd6c:	7873      	ldrb	r3, [r6, #1]
 800cd6e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cd70:	d033      	beq.n	800cdda <__gethex+0x116>
 800cd72:	2b2d      	cmp	r3, #45	@ 0x2d
 800cd74:	d034      	beq.n	800cde0 <__gethex+0x11c>
 800cd76:	1c71      	adds	r1, r6, #1
 800cd78:	2400      	movs	r4, #0
 800cd7a:	7808      	ldrb	r0, [r1, #0]
 800cd7c:	f7ff ff8c 	bl	800cc98 <__hexdig_fun>
 800cd80:	1e43      	subs	r3, r0, #1
 800cd82:	b2db      	uxtb	r3, r3
 800cd84:	2b18      	cmp	r3, #24
 800cd86:	d830      	bhi.n	800cdea <__gethex+0x126>
 800cd88:	f1a0 0210 	sub.w	r2, r0, #16
 800cd8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cd90:	f7ff ff82 	bl	800cc98 <__hexdig_fun>
 800cd94:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800cd98:	fa5f fc8c 	uxtb.w	ip, ip
 800cd9c:	f1bc 0f18 	cmp.w	ip, #24
 800cda0:	f04f 030a 	mov.w	r3, #10
 800cda4:	d91e      	bls.n	800cde4 <__gethex+0x120>
 800cda6:	b104      	cbz	r4, 800cdaa <__gethex+0xe6>
 800cda8:	4252      	negs	r2, r2
 800cdaa:	4417      	add	r7, r2
 800cdac:	f8ca 1000 	str.w	r1, [sl]
 800cdb0:	b1ed      	cbz	r5, 800cdee <__gethex+0x12a>
 800cdb2:	f1bb 0f00 	cmp.w	fp, #0
 800cdb6:	bf0c      	ite	eq
 800cdb8:	2506      	moveq	r5, #6
 800cdba:	2500      	movne	r5, #0
 800cdbc:	4628      	mov	r0, r5
 800cdbe:	b005      	add	sp, #20
 800cdc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdc4:	2500      	movs	r5, #0
 800cdc6:	462c      	mov	r4, r5
 800cdc8:	e7b0      	b.n	800cd2c <__gethex+0x68>
 800cdca:	2c00      	cmp	r4, #0
 800cdcc:	d1c7      	bne.n	800cd5e <__gethex+0x9a>
 800cdce:	4627      	mov	r7, r4
 800cdd0:	e7c7      	b.n	800cd62 <__gethex+0x9e>
 800cdd2:	464e      	mov	r6, r9
 800cdd4:	462f      	mov	r7, r5
 800cdd6:	2501      	movs	r5, #1
 800cdd8:	e7c3      	b.n	800cd62 <__gethex+0x9e>
 800cdda:	2400      	movs	r4, #0
 800cddc:	1cb1      	adds	r1, r6, #2
 800cdde:	e7cc      	b.n	800cd7a <__gethex+0xb6>
 800cde0:	2401      	movs	r4, #1
 800cde2:	e7fb      	b.n	800cddc <__gethex+0x118>
 800cde4:	fb03 0002 	mla	r0, r3, r2, r0
 800cde8:	e7ce      	b.n	800cd88 <__gethex+0xc4>
 800cdea:	4631      	mov	r1, r6
 800cdec:	e7de      	b.n	800cdac <__gethex+0xe8>
 800cdee:	eba6 0309 	sub.w	r3, r6, r9
 800cdf2:	3b01      	subs	r3, #1
 800cdf4:	4629      	mov	r1, r5
 800cdf6:	2b07      	cmp	r3, #7
 800cdf8:	dc0a      	bgt.n	800ce10 <__gethex+0x14c>
 800cdfa:	9801      	ldr	r0, [sp, #4]
 800cdfc:	f7fd ff90 	bl	800ad20 <_Balloc>
 800ce00:	4604      	mov	r4, r0
 800ce02:	b940      	cbnz	r0, 800ce16 <__gethex+0x152>
 800ce04:	4b5c      	ldr	r3, [pc, #368]	@ (800cf78 <__gethex+0x2b4>)
 800ce06:	4602      	mov	r2, r0
 800ce08:	21e4      	movs	r1, #228	@ 0xe4
 800ce0a:	485c      	ldr	r0, [pc, #368]	@ (800cf7c <__gethex+0x2b8>)
 800ce0c:	f7ff fec0 	bl	800cb90 <__assert_func>
 800ce10:	3101      	adds	r1, #1
 800ce12:	105b      	asrs	r3, r3, #1
 800ce14:	e7ef      	b.n	800cdf6 <__gethex+0x132>
 800ce16:	f100 0a14 	add.w	sl, r0, #20
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	4655      	mov	r5, sl
 800ce1e:	469b      	mov	fp, r3
 800ce20:	45b1      	cmp	r9, r6
 800ce22:	d337      	bcc.n	800ce94 <__gethex+0x1d0>
 800ce24:	f845 bb04 	str.w	fp, [r5], #4
 800ce28:	eba5 050a 	sub.w	r5, r5, sl
 800ce2c:	10ad      	asrs	r5, r5, #2
 800ce2e:	6125      	str	r5, [r4, #16]
 800ce30:	4658      	mov	r0, fp
 800ce32:	f7fe f867 	bl	800af04 <__hi0bits>
 800ce36:	016d      	lsls	r5, r5, #5
 800ce38:	f8d8 6000 	ldr.w	r6, [r8]
 800ce3c:	1a2d      	subs	r5, r5, r0
 800ce3e:	42b5      	cmp	r5, r6
 800ce40:	dd54      	ble.n	800ceec <__gethex+0x228>
 800ce42:	1bad      	subs	r5, r5, r6
 800ce44:	4629      	mov	r1, r5
 800ce46:	4620      	mov	r0, r4
 800ce48:	f7fe fbfb 	bl	800b642 <__any_on>
 800ce4c:	4681      	mov	r9, r0
 800ce4e:	b178      	cbz	r0, 800ce70 <__gethex+0x1ac>
 800ce50:	1e6b      	subs	r3, r5, #1
 800ce52:	1159      	asrs	r1, r3, #5
 800ce54:	f003 021f 	and.w	r2, r3, #31
 800ce58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ce5c:	f04f 0901 	mov.w	r9, #1
 800ce60:	fa09 f202 	lsl.w	r2, r9, r2
 800ce64:	420a      	tst	r2, r1
 800ce66:	d003      	beq.n	800ce70 <__gethex+0x1ac>
 800ce68:	454b      	cmp	r3, r9
 800ce6a:	dc36      	bgt.n	800ceda <__gethex+0x216>
 800ce6c:	f04f 0902 	mov.w	r9, #2
 800ce70:	4629      	mov	r1, r5
 800ce72:	4620      	mov	r0, r4
 800ce74:	f7ff febe 	bl	800cbf4 <rshift>
 800ce78:	442f      	add	r7, r5
 800ce7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ce7e:	42bb      	cmp	r3, r7
 800ce80:	da42      	bge.n	800cf08 <__gethex+0x244>
 800ce82:	9801      	ldr	r0, [sp, #4]
 800ce84:	4621      	mov	r1, r4
 800ce86:	f7fd ff8b 	bl	800ada0 <_Bfree>
 800ce8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	6013      	str	r3, [r2, #0]
 800ce90:	25a3      	movs	r5, #163	@ 0xa3
 800ce92:	e793      	b.n	800cdbc <__gethex+0xf8>
 800ce94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ce98:	2a2e      	cmp	r2, #46	@ 0x2e
 800ce9a:	d012      	beq.n	800cec2 <__gethex+0x1fe>
 800ce9c:	2b20      	cmp	r3, #32
 800ce9e:	d104      	bne.n	800ceaa <__gethex+0x1e6>
 800cea0:	f845 bb04 	str.w	fp, [r5], #4
 800cea4:	f04f 0b00 	mov.w	fp, #0
 800cea8:	465b      	mov	r3, fp
 800ceaa:	7830      	ldrb	r0, [r6, #0]
 800ceac:	9303      	str	r3, [sp, #12]
 800ceae:	f7ff fef3 	bl	800cc98 <__hexdig_fun>
 800ceb2:	9b03      	ldr	r3, [sp, #12]
 800ceb4:	f000 000f 	and.w	r0, r0, #15
 800ceb8:	4098      	lsls	r0, r3
 800ceba:	ea4b 0b00 	orr.w	fp, fp, r0
 800cebe:	3304      	adds	r3, #4
 800cec0:	e7ae      	b.n	800ce20 <__gethex+0x15c>
 800cec2:	45b1      	cmp	r9, r6
 800cec4:	d8ea      	bhi.n	800ce9c <__gethex+0x1d8>
 800cec6:	492b      	ldr	r1, [pc, #172]	@ (800cf74 <__gethex+0x2b0>)
 800cec8:	9303      	str	r3, [sp, #12]
 800ceca:	2201      	movs	r2, #1
 800cecc:	4630      	mov	r0, r6
 800cece:	f7ff fe05 	bl	800cadc <strncmp>
 800ced2:	9b03      	ldr	r3, [sp, #12]
 800ced4:	2800      	cmp	r0, #0
 800ced6:	d1e1      	bne.n	800ce9c <__gethex+0x1d8>
 800ced8:	e7a2      	b.n	800ce20 <__gethex+0x15c>
 800ceda:	1ea9      	subs	r1, r5, #2
 800cedc:	4620      	mov	r0, r4
 800cede:	f7fe fbb0 	bl	800b642 <__any_on>
 800cee2:	2800      	cmp	r0, #0
 800cee4:	d0c2      	beq.n	800ce6c <__gethex+0x1a8>
 800cee6:	f04f 0903 	mov.w	r9, #3
 800ceea:	e7c1      	b.n	800ce70 <__gethex+0x1ac>
 800ceec:	da09      	bge.n	800cf02 <__gethex+0x23e>
 800ceee:	1b75      	subs	r5, r6, r5
 800cef0:	4621      	mov	r1, r4
 800cef2:	9801      	ldr	r0, [sp, #4]
 800cef4:	462a      	mov	r2, r5
 800cef6:	f7fe f96b 	bl	800b1d0 <__lshift>
 800cefa:	1b7f      	subs	r7, r7, r5
 800cefc:	4604      	mov	r4, r0
 800cefe:	f100 0a14 	add.w	sl, r0, #20
 800cf02:	f04f 0900 	mov.w	r9, #0
 800cf06:	e7b8      	b.n	800ce7a <__gethex+0x1b6>
 800cf08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cf0c:	42bd      	cmp	r5, r7
 800cf0e:	dd6f      	ble.n	800cff0 <__gethex+0x32c>
 800cf10:	1bed      	subs	r5, r5, r7
 800cf12:	42ae      	cmp	r6, r5
 800cf14:	dc34      	bgt.n	800cf80 <__gethex+0x2bc>
 800cf16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cf1a:	2b02      	cmp	r3, #2
 800cf1c:	d022      	beq.n	800cf64 <__gethex+0x2a0>
 800cf1e:	2b03      	cmp	r3, #3
 800cf20:	d024      	beq.n	800cf6c <__gethex+0x2a8>
 800cf22:	2b01      	cmp	r3, #1
 800cf24:	d115      	bne.n	800cf52 <__gethex+0x28e>
 800cf26:	42ae      	cmp	r6, r5
 800cf28:	d113      	bne.n	800cf52 <__gethex+0x28e>
 800cf2a:	2e01      	cmp	r6, #1
 800cf2c:	d10b      	bne.n	800cf46 <__gethex+0x282>
 800cf2e:	9a02      	ldr	r2, [sp, #8]
 800cf30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cf34:	6013      	str	r3, [r2, #0]
 800cf36:	2301      	movs	r3, #1
 800cf38:	6123      	str	r3, [r4, #16]
 800cf3a:	f8ca 3000 	str.w	r3, [sl]
 800cf3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf40:	2562      	movs	r5, #98	@ 0x62
 800cf42:	601c      	str	r4, [r3, #0]
 800cf44:	e73a      	b.n	800cdbc <__gethex+0xf8>
 800cf46:	1e71      	subs	r1, r6, #1
 800cf48:	4620      	mov	r0, r4
 800cf4a:	f7fe fb7a 	bl	800b642 <__any_on>
 800cf4e:	2800      	cmp	r0, #0
 800cf50:	d1ed      	bne.n	800cf2e <__gethex+0x26a>
 800cf52:	9801      	ldr	r0, [sp, #4]
 800cf54:	4621      	mov	r1, r4
 800cf56:	f7fd ff23 	bl	800ada0 <_Bfree>
 800cf5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	6013      	str	r3, [r2, #0]
 800cf60:	2550      	movs	r5, #80	@ 0x50
 800cf62:	e72b      	b.n	800cdbc <__gethex+0xf8>
 800cf64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d1f3      	bne.n	800cf52 <__gethex+0x28e>
 800cf6a:	e7e0      	b.n	800cf2e <__gethex+0x26a>
 800cf6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d1dd      	bne.n	800cf2e <__gethex+0x26a>
 800cf72:	e7ee      	b.n	800cf52 <__gethex+0x28e>
 800cf74:	0800dcf8 	.word	0x0800dcf8
 800cf78:	0800db8d 	.word	0x0800db8d
 800cf7c:	0800dea6 	.word	0x0800dea6
 800cf80:	1e6f      	subs	r7, r5, #1
 800cf82:	f1b9 0f00 	cmp.w	r9, #0
 800cf86:	d130      	bne.n	800cfea <__gethex+0x326>
 800cf88:	b127      	cbz	r7, 800cf94 <__gethex+0x2d0>
 800cf8a:	4639      	mov	r1, r7
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	f7fe fb58 	bl	800b642 <__any_on>
 800cf92:	4681      	mov	r9, r0
 800cf94:	117a      	asrs	r2, r7, #5
 800cf96:	2301      	movs	r3, #1
 800cf98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cf9c:	f007 071f 	and.w	r7, r7, #31
 800cfa0:	40bb      	lsls	r3, r7
 800cfa2:	4213      	tst	r3, r2
 800cfa4:	4629      	mov	r1, r5
 800cfa6:	4620      	mov	r0, r4
 800cfa8:	bf18      	it	ne
 800cfaa:	f049 0902 	orrne.w	r9, r9, #2
 800cfae:	f7ff fe21 	bl	800cbf4 <rshift>
 800cfb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cfb6:	1b76      	subs	r6, r6, r5
 800cfb8:	2502      	movs	r5, #2
 800cfba:	f1b9 0f00 	cmp.w	r9, #0
 800cfbe:	d047      	beq.n	800d050 <__gethex+0x38c>
 800cfc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cfc4:	2b02      	cmp	r3, #2
 800cfc6:	d015      	beq.n	800cff4 <__gethex+0x330>
 800cfc8:	2b03      	cmp	r3, #3
 800cfca:	d017      	beq.n	800cffc <__gethex+0x338>
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d109      	bne.n	800cfe4 <__gethex+0x320>
 800cfd0:	f019 0f02 	tst.w	r9, #2
 800cfd4:	d006      	beq.n	800cfe4 <__gethex+0x320>
 800cfd6:	f8da 3000 	ldr.w	r3, [sl]
 800cfda:	ea49 0903 	orr.w	r9, r9, r3
 800cfde:	f019 0f01 	tst.w	r9, #1
 800cfe2:	d10e      	bne.n	800d002 <__gethex+0x33e>
 800cfe4:	f045 0510 	orr.w	r5, r5, #16
 800cfe8:	e032      	b.n	800d050 <__gethex+0x38c>
 800cfea:	f04f 0901 	mov.w	r9, #1
 800cfee:	e7d1      	b.n	800cf94 <__gethex+0x2d0>
 800cff0:	2501      	movs	r5, #1
 800cff2:	e7e2      	b.n	800cfba <__gethex+0x2f6>
 800cff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cff6:	f1c3 0301 	rsb	r3, r3, #1
 800cffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d0f0      	beq.n	800cfe4 <__gethex+0x320>
 800d002:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d006:	f104 0314 	add.w	r3, r4, #20
 800d00a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d00e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d012:	f04f 0c00 	mov.w	ip, #0
 800d016:	4618      	mov	r0, r3
 800d018:	f853 2b04 	ldr.w	r2, [r3], #4
 800d01c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800d020:	d01b      	beq.n	800d05a <__gethex+0x396>
 800d022:	3201      	adds	r2, #1
 800d024:	6002      	str	r2, [r0, #0]
 800d026:	2d02      	cmp	r5, #2
 800d028:	f104 0314 	add.w	r3, r4, #20
 800d02c:	d13c      	bne.n	800d0a8 <__gethex+0x3e4>
 800d02e:	f8d8 2000 	ldr.w	r2, [r8]
 800d032:	3a01      	subs	r2, #1
 800d034:	42b2      	cmp	r2, r6
 800d036:	d109      	bne.n	800d04c <__gethex+0x388>
 800d038:	1171      	asrs	r1, r6, #5
 800d03a:	2201      	movs	r2, #1
 800d03c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d040:	f006 061f 	and.w	r6, r6, #31
 800d044:	fa02 f606 	lsl.w	r6, r2, r6
 800d048:	421e      	tst	r6, r3
 800d04a:	d13a      	bne.n	800d0c2 <__gethex+0x3fe>
 800d04c:	f045 0520 	orr.w	r5, r5, #32
 800d050:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d052:	601c      	str	r4, [r3, #0]
 800d054:	9b02      	ldr	r3, [sp, #8]
 800d056:	601f      	str	r7, [r3, #0]
 800d058:	e6b0      	b.n	800cdbc <__gethex+0xf8>
 800d05a:	4299      	cmp	r1, r3
 800d05c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d060:	d8d9      	bhi.n	800d016 <__gethex+0x352>
 800d062:	68a3      	ldr	r3, [r4, #8]
 800d064:	459b      	cmp	fp, r3
 800d066:	db17      	blt.n	800d098 <__gethex+0x3d4>
 800d068:	6861      	ldr	r1, [r4, #4]
 800d06a:	9801      	ldr	r0, [sp, #4]
 800d06c:	3101      	adds	r1, #1
 800d06e:	f7fd fe57 	bl	800ad20 <_Balloc>
 800d072:	4681      	mov	r9, r0
 800d074:	b918      	cbnz	r0, 800d07e <__gethex+0x3ba>
 800d076:	4b1a      	ldr	r3, [pc, #104]	@ (800d0e0 <__gethex+0x41c>)
 800d078:	4602      	mov	r2, r0
 800d07a:	2184      	movs	r1, #132	@ 0x84
 800d07c:	e6c5      	b.n	800ce0a <__gethex+0x146>
 800d07e:	6922      	ldr	r2, [r4, #16]
 800d080:	3202      	adds	r2, #2
 800d082:	f104 010c 	add.w	r1, r4, #12
 800d086:	0092      	lsls	r2, r2, #2
 800d088:	300c      	adds	r0, #12
 800d08a:	f7ff fd6b 	bl	800cb64 <memcpy>
 800d08e:	4621      	mov	r1, r4
 800d090:	9801      	ldr	r0, [sp, #4]
 800d092:	f7fd fe85 	bl	800ada0 <_Bfree>
 800d096:	464c      	mov	r4, r9
 800d098:	6923      	ldr	r3, [r4, #16]
 800d09a:	1c5a      	adds	r2, r3, #1
 800d09c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d0a0:	6122      	str	r2, [r4, #16]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	615a      	str	r2, [r3, #20]
 800d0a6:	e7be      	b.n	800d026 <__gethex+0x362>
 800d0a8:	6922      	ldr	r2, [r4, #16]
 800d0aa:	455a      	cmp	r2, fp
 800d0ac:	dd0b      	ble.n	800d0c6 <__gethex+0x402>
 800d0ae:	2101      	movs	r1, #1
 800d0b0:	4620      	mov	r0, r4
 800d0b2:	f7ff fd9f 	bl	800cbf4 <rshift>
 800d0b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d0ba:	3701      	adds	r7, #1
 800d0bc:	42bb      	cmp	r3, r7
 800d0be:	f6ff aee0 	blt.w	800ce82 <__gethex+0x1be>
 800d0c2:	2501      	movs	r5, #1
 800d0c4:	e7c2      	b.n	800d04c <__gethex+0x388>
 800d0c6:	f016 061f 	ands.w	r6, r6, #31
 800d0ca:	d0fa      	beq.n	800d0c2 <__gethex+0x3fe>
 800d0cc:	4453      	add	r3, sl
 800d0ce:	f1c6 0620 	rsb	r6, r6, #32
 800d0d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d0d6:	f7fd ff15 	bl	800af04 <__hi0bits>
 800d0da:	42b0      	cmp	r0, r6
 800d0dc:	dbe7      	blt.n	800d0ae <__gethex+0x3ea>
 800d0de:	e7f0      	b.n	800d0c2 <__gethex+0x3fe>
 800d0e0:	0800db8d 	.word	0x0800db8d

0800d0e4 <L_shift>:
 800d0e4:	f1c2 0208 	rsb	r2, r2, #8
 800d0e8:	0092      	lsls	r2, r2, #2
 800d0ea:	b570      	push	{r4, r5, r6, lr}
 800d0ec:	f1c2 0620 	rsb	r6, r2, #32
 800d0f0:	6843      	ldr	r3, [r0, #4]
 800d0f2:	6804      	ldr	r4, [r0, #0]
 800d0f4:	fa03 f506 	lsl.w	r5, r3, r6
 800d0f8:	432c      	orrs	r4, r5
 800d0fa:	40d3      	lsrs	r3, r2
 800d0fc:	6004      	str	r4, [r0, #0]
 800d0fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800d102:	4288      	cmp	r0, r1
 800d104:	d3f4      	bcc.n	800d0f0 <L_shift+0xc>
 800d106:	bd70      	pop	{r4, r5, r6, pc}

0800d108 <__match>:
 800d108:	b530      	push	{r4, r5, lr}
 800d10a:	6803      	ldr	r3, [r0, #0]
 800d10c:	3301      	adds	r3, #1
 800d10e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d112:	b914      	cbnz	r4, 800d11a <__match+0x12>
 800d114:	6003      	str	r3, [r0, #0]
 800d116:	2001      	movs	r0, #1
 800d118:	bd30      	pop	{r4, r5, pc}
 800d11a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d11e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d122:	2d19      	cmp	r5, #25
 800d124:	bf98      	it	ls
 800d126:	3220      	addls	r2, #32
 800d128:	42a2      	cmp	r2, r4
 800d12a:	d0f0      	beq.n	800d10e <__match+0x6>
 800d12c:	2000      	movs	r0, #0
 800d12e:	e7f3      	b.n	800d118 <__match+0x10>

0800d130 <__hexnan>:
 800d130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d134:	680b      	ldr	r3, [r1, #0]
 800d136:	6801      	ldr	r1, [r0, #0]
 800d138:	115e      	asrs	r6, r3, #5
 800d13a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d13e:	f013 031f 	ands.w	r3, r3, #31
 800d142:	b087      	sub	sp, #28
 800d144:	bf18      	it	ne
 800d146:	3604      	addne	r6, #4
 800d148:	2500      	movs	r5, #0
 800d14a:	1f37      	subs	r7, r6, #4
 800d14c:	4682      	mov	sl, r0
 800d14e:	4690      	mov	r8, r2
 800d150:	9301      	str	r3, [sp, #4]
 800d152:	f846 5c04 	str.w	r5, [r6, #-4]
 800d156:	46b9      	mov	r9, r7
 800d158:	463c      	mov	r4, r7
 800d15a:	9502      	str	r5, [sp, #8]
 800d15c:	46ab      	mov	fp, r5
 800d15e:	784a      	ldrb	r2, [r1, #1]
 800d160:	1c4b      	adds	r3, r1, #1
 800d162:	9303      	str	r3, [sp, #12]
 800d164:	b342      	cbz	r2, 800d1b8 <__hexnan+0x88>
 800d166:	4610      	mov	r0, r2
 800d168:	9105      	str	r1, [sp, #20]
 800d16a:	9204      	str	r2, [sp, #16]
 800d16c:	f7ff fd94 	bl	800cc98 <__hexdig_fun>
 800d170:	2800      	cmp	r0, #0
 800d172:	d151      	bne.n	800d218 <__hexnan+0xe8>
 800d174:	9a04      	ldr	r2, [sp, #16]
 800d176:	9905      	ldr	r1, [sp, #20]
 800d178:	2a20      	cmp	r2, #32
 800d17a:	d818      	bhi.n	800d1ae <__hexnan+0x7e>
 800d17c:	9b02      	ldr	r3, [sp, #8]
 800d17e:	459b      	cmp	fp, r3
 800d180:	dd13      	ble.n	800d1aa <__hexnan+0x7a>
 800d182:	454c      	cmp	r4, r9
 800d184:	d206      	bcs.n	800d194 <__hexnan+0x64>
 800d186:	2d07      	cmp	r5, #7
 800d188:	dc04      	bgt.n	800d194 <__hexnan+0x64>
 800d18a:	462a      	mov	r2, r5
 800d18c:	4649      	mov	r1, r9
 800d18e:	4620      	mov	r0, r4
 800d190:	f7ff ffa8 	bl	800d0e4 <L_shift>
 800d194:	4544      	cmp	r4, r8
 800d196:	d952      	bls.n	800d23e <__hexnan+0x10e>
 800d198:	2300      	movs	r3, #0
 800d19a:	f1a4 0904 	sub.w	r9, r4, #4
 800d19e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d1a2:	f8cd b008 	str.w	fp, [sp, #8]
 800d1a6:	464c      	mov	r4, r9
 800d1a8:	461d      	mov	r5, r3
 800d1aa:	9903      	ldr	r1, [sp, #12]
 800d1ac:	e7d7      	b.n	800d15e <__hexnan+0x2e>
 800d1ae:	2a29      	cmp	r2, #41	@ 0x29
 800d1b0:	d157      	bne.n	800d262 <__hexnan+0x132>
 800d1b2:	3102      	adds	r1, #2
 800d1b4:	f8ca 1000 	str.w	r1, [sl]
 800d1b8:	f1bb 0f00 	cmp.w	fp, #0
 800d1bc:	d051      	beq.n	800d262 <__hexnan+0x132>
 800d1be:	454c      	cmp	r4, r9
 800d1c0:	d206      	bcs.n	800d1d0 <__hexnan+0xa0>
 800d1c2:	2d07      	cmp	r5, #7
 800d1c4:	dc04      	bgt.n	800d1d0 <__hexnan+0xa0>
 800d1c6:	462a      	mov	r2, r5
 800d1c8:	4649      	mov	r1, r9
 800d1ca:	4620      	mov	r0, r4
 800d1cc:	f7ff ff8a 	bl	800d0e4 <L_shift>
 800d1d0:	4544      	cmp	r4, r8
 800d1d2:	d936      	bls.n	800d242 <__hexnan+0x112>
 800d1d4:	f1a8 0204 	sub.w	r2, r8, #4
 800d1d8:	4623      	mov	r3, r4
 800d1da:	f853 1b04 	ldr.w	r1, [r3], #4
 800d1de:	f842 1f04 	str.w	r1, [r2, #4]!
 800d1e2:	429f      	cmp	r7, r3
 800d1e4:	d2f9      	bcs.n	800d1da <__hexnan+0xaa>
 800d1e6:	1b3b      	subs	r3, r7, r4
 800d1e8:	f023 0303 	bic.w	r3, r3, #3
 800d1ec:	3304      	adds	r3, #4
 800d1ee:	3401      	adds	r4, #1
 800d1f0:	3e03      	subs	r6, #3
 800d1f2:	42b4      	cmp	r4, r6
 800d1f4:	bf88      	it	hi
 800d1f6:	2304      	movhi	r3, #4
 800d1f8:	4443      	add	r3, r8
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f843 2b04 	str.w	r2, [r3], #4
 800d200:	429f      	cmp	r7, r3
 800d202:	d2fb      	bcs.n	800d1fc <__hexnan+0xcc>
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	b91b      	cbnz	r3, 800d210 <__hexnan+0xe0>
 800d208:	4547      	cmp	r7, r8
 800d20a:	d128      	bne.n	800d25e <__hexnan+0x12e>
 800d20c:	2301      	movs	r3, #1
 800d20e:	603b      	str	r3, [r7, #0]
 800d210:	2005      	movs	r0, #5
 800d212:	b007      	add	sp, #28
 800d214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d218:	3501      	adds	r5, #1
 800d21a:	2d08      	cmp	r5, #8
 800d21c:	f10b 0b01 	add.w	fp, fp, #1
 800d220:	dd06      	ble.n	800d230 <__hexnan+0x100>
 800d222:	4544      	cmp	r4, r8
 800d224:	d9c1      	bls.n	800d1aa <__hexnan+0x7a>
 800d226:	2300      	movs	r3, #0
 800d228:	f844 3c04 	str.w	r3, [r4, #-4]
 800d22c:	2501      	movs	r5, #1
 800d22e:	3c04      	subs	r4, #4
 800d230:	6822      	ldr	r2, [r4, #0]
 800d232:	f000 000f 	and.w	r0, r0, #15
 800d236:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d23a:	6020      	str	r0, [r4, #0]
 800d23c:	e7b5      	b.n	800d1aa <__hexnan+0x7a>
 800d23e:	2508      	movs	r5, #8
 800d240:	e7b3      	b.n	800d1aa <__hexnan+0x7a>
 800d242:	9b01      	ldr	r3, [sp, #4]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0dd      	beq.n	800d204 <__hexnan+0xd4>
 800d248:	f1c3 0320 	rsb	r3, r3, #32
 800d24c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d250:	40da      	lsrs	r2, r3
 800d252:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d256:	4013      	ands	r3, r2
 800d258:	f846 3c04 	str.w	r3, [r6, #-4]
 800d25c:	e7d2      	b.n	800d204 <__hexnan+0xd4>
 800d25e:	3f04      	subs	r7, #4
 800d260:	e7d0      	b.n	800d204 <__hexnan+0xd4>
 800d262:	2004      	movs	r0, #4
 800d264:	e7d5      	b.n	800d212 <__hexnan+0xe2>

0800d266 <__ascii_mbtowc>:
 800d266:	b082      	sub	sp, #8
 800d268:	b901      	cbnz	r1, 800d26c <__ascii_mbtowc+0x6>
 800d26a:	a901      	add	r1, sp, #4
 800d26c:	b142      	cbz	r2, 800d280 <__ascii_mbtowc+0x1a>
 800d26e:	b14b      	cbz	r3, 800d284 <__ascii_mbtowc+0x1e>
 800d270:	7813      	ldrb	r3, [r2, #0]
 800d272:	600b      	str	r3, [r1, #0]
 800d274:	7812      	ldrb	r2, [r2, #0]
 800d276:	1e10      	subs	r0, r2, #0
 800d278:	bf18      	it	ne
 800d27a:	2001      	movne	r0, #1
 800d27c:	b002      	add	sp, #8
 800d27e:	4770      	bx	lr
 800d280:	4610      	mov	r0, r2
 800d282:	e7fb      	b.n	800d27c <__ascii_mbtowc+0x16>
 800d284:	f06f 0001 	mvn.w	r0, #1
 800d288:	e7f8      	b.n	800d27c <__ascii_mbtowc+0x16>

0800d28a <_realloc_r>:
 800d28a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d28e:	4680      	mov	r8, r0
 800d290:	4615      	mov	r5, r2
 800d292:	460c      	mov	r4, r1
 800d294:	b921      	cbnz	r1, 800d2a0 <_realloc_r+0x16>
 800d296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d29a:	4611      	mov	r1, r2
 800d29c:	f7fd bcb4 	b.w	800ac08 <_malloc_r>
 800d2a0:	b92a      	cbnz	r2, 800d2ae <_realloc_r+0x24>
 800d2a2:	f7fd fc3d 	bl	800ab20 <_free_r>
 800d2a6:	2400      	movs	r4, #0
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2ae:	f000 f840 	bl	800d332 <_malloc_usable_size_r>
 800d2b2:	4285      	cmp	r5, r0
 800d2b4:	4606      	mov	r6, r0
 800d2b6:	d802      	bhi.n	800d2be <_realloc_r+0x34>
 800d2b8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d2bc:	d8f4      	bhi.n	800d2a8 <_realloc_r+0x1e>
 800d2be:	4629      	mov	r1, r5
 800d2c0:	4640      	mov	r0, r8
 800d2c2:	f7fd fca1 	bl	800ac08 <_malloc_r>
 800d2c6:	4607      	mov	r7, r0
 800d2c8:	2800      	cmp	r0, #0
 800d2ca:	d0ec      	beq.n	800d2a6 <_realloc_r+0x1c>
 800d2cc:	42b5      	cmp	r5, r6
 800d2ce:	462a      	mov	r2, r5
 800d2d0:	4621      	mov	r1, r4
 800d2d2:	bf28      	it	cs
 800d2d4:	4632      	movcs	r2, r6
 800d2d6:	f7ff fc45 	bl	800cb64 <memcpy>
 800d2da:	4621      	mov	r1, r4
 800d2dc:	4640      	mov	r0, r8
 800d2de:	f7fd fc1f 	bl	800ab20 <_free_r>
 800d2e2:	463c      	mov	r4, r7
 800d2e4:	e7e0      	b.n	800d2a8 <_realloc_r+0x1e>

0800d2e6 <__ascii_wctomb>:
 800d2e6:	4603      	mov	r3, r0
 800d2e8:	4608      	mov	r0, r1
 800d2ea:	b141      	cbz	r1, 800d2fe <__ascii_wctomb+0x18>
 800d2ec:	2aff      	cmp	r2, #255	@ 0xff
 800d2ee:	d904      	bls.n	800d2fa <__ascii_wctomb+0x14>
 800d2f0:	228a      	movs	r2, #138	@ 0x8a
 800d2f2:	601a      	str	r2, [r3, #0]
 800d2f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d2f8:	4770      	bx	lr
 800d2fa:	700a      	strb	r2, [r1, #0]
 800d2fc:	2001      	movs	r0, #1
 800d2fe:	4770      	bx	lr

0800d300 <fiprintf>:
 800d300:	b40e      	push	{r1, r2, r3}
 800d302:	b503      	push	{r0, r1, lr}
 800d304:	4601      	mov	r1, r0
 800d306:	ab03      	add	r3, sp, #12
 800d308:	4805      	ldr	r0, [pc, #20]	@ (800d320 <fiprintf+0x20>)
 800d30a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d30e:	6800      	ldr	r0, [r0, #0]
 800d310:	9301      	str	r3, [sp, #4]
 800d312:	f7ff f9bd 	bl	800c690 <_vfiprintf_r>
 800d316:	b002      	add	sp, #8
 800d318:	f85d eb04 	ldr.w	lr, [sp], #4
 800d31c:	b003      	add	sp, #12
 800d31e:	4770      	bx	lr
 800d320:	20000f5c 	.word	0x20000f5c

0800d324 <abort>:
 800d324:	b508      	push	{r3, lr}
 800d326:	2006      	movs	r0, #6
 800d328:	f000 f834 	bl	800d394 <raise>
 800d32c:	2001      	movs	r0, #1
 800d32e:	f7f4 f9fb 	bl	8001728 <_exit>

0800d332 <_malloc_usable_size_r>:
 800d332:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d336:	1f18      	subs	r0, r3, #4
 800d338:	2b00      	cmp	r3, #0
 800d33a:	bfbc      	itt	lt
 800d33c:	580b      	ldrlt	r3, [r1, r0]
 800d33e:	18c0      	addlt	r0, r0, r3
 800d340:	4770      	bx	lr

0800d342 <_raise_r>:
 800d342:	291f      	cmp	r1, #31
 800d344:	b538      	push	{r3, r4, r5, lr}
 800d346:	4605      	mov	r5, r0
 800d348:	460c      	mov	r4, r1
 800d34a:	d904      	bls.n	800d356 <_raise_r+0x14>
 800d34c:	2316      	movs	r3, #22
 800d34e:	6003      	str	r3, [r0, #0]
 800d350:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d354:	bd38      	pop	{r3, r4, r5, pc}
 800d356:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d358:	b112      	cbz	r2, 800d360 <_raise_r+0x1e>
 800d35a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d35e:	b94b      	cbnz	r3, 800d374 <_raise_r+0x32>
 800d360:	4628      	mov	r0, r5
 800d362:	f000 f831 	bl	800d3c8 <_getpid_r>
 800d366:	4622      	mov	r2, r4
 800d368:	4601      	mov	r1, r0
 800d36a:	4628      	mov	r0, r5
 800d36c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d370:	f000 b818 	b.w	800d3a4 <_kill_r>
 800d374:	2b01      	cmp	r3, #1
 800d376:	d00a      	beq.n	800d38e <_raise_r+0x4c>
 800d378:	1c59      	adds	r1, r3, #1
 800d37a:	d103      	bne.n	800d384 <_raise_r+0x42>
 800d37c:	2316      	movs	r3, #22
 800d37e:	6003      	str	r3, [r0, #0]
 800d380:	2001      	movs	r0, #1
 800d382:	e7e7      	b.n	800d354 <_raise_r+0x12>
 800d384:	2100      	movs	r1, #0
 800d386:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d38a:	4620      	mov	r0, r4
 800d38c:	4798      	blx	r3
 800d38e:	2000      	movs	r0, #0
 800d390:	e7e0      	b.n	800d354 <_raise_r+0x12>
	...

0800d394 <raise>:
 800d394:	4b02      	ldr	r3, [pc, #8]	@ (800d3a0 <raise+0xc>)
 800d396:	4601      	mov	r1, r0
 800d398:	6818      	ldr	r0, [r3, #0]
 800d39a:	f7ff bfd2 	b.w	800d342 <_raise_r>
 800d39e:	bf00      	nop
 800d3a0:	20000f5c 	.word	0x20000f5c

0800d3a4 <_kill_r>:
 800d3a4:	b538      	push	{r3, r4, r5, lr}
 800d3a6:	4d07      	ldr	r5, [pc, #28]	@ (800d3c4 <_kill_r+0x20>)
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	4604      	mov	r4, r0
 800d3ac:	4608      	mov	r0, r1
 800d3ae:	4611      	mov	r1, r2
 800d3b0:	602b      	str	r3, [r5, #0]
 800d3b2:	f7f4 f9a9 	bl	8001708 <_kill>
 800d3b6:	1c43      	adds	r3, r0, #1
 800d3b8:	d102      	bne.n	800d3c0 <_kill_r+0x1c>
 800d3ba:	682b      	ldr	r3, [r5, #0]
 800d3bc:	b103      	cbz	r3, 800d3c0 <_kill_r+0x1c>
 800d3be:	6023      	str	r3, [r4, #0]
 800d3c0:	bd38      	pop	{r3, r4, r5, pc}
 800d3c2:	bf00      	nop
 800d3c4:	20001990 	.word	0x20001990

0800d3c8 <_getpid_r>:
 800d3c8:	f7f4 b996 	b.w	80016f8 <_getpid>
 800d3cc:	0000      	movs	r0, r0
	...

0800d3d0 <atan>:
 800d3d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3d4:	ec55 4b10 	vmov	r4, r5, d0
 800d3d8:	4bbf      	ldr	r3, [pc, #764]	@ (800d6d8 <atan+0x308>)
 800d3da:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d3de:	429e      	cmp	r6, r3
 800d3e0:	46ab      	mov	fp, r5
 800d3e2:	d918      	bls.n	800d416 <atan+0x46>
 800d3e4:	4bbd      	ldr	r3, [pc, #756]	@ (800d6dc <atan+0x30c>)
 800d3e6:	429e      	cmp	r6, r3
 800d3e8:	d801      	bhi.n	800d3ee <atan+0x1e>
 800d3ea:	d109      	bne.n	800d400 <atan+0x30>
 800d3ec:	b144      	cbz	r4, 800d400 <atan+0x30>
 800d3ee:	4622      	mov	r2, r4
 800d3f0:	462b      	mov	r3, r5
 800d3f2:	4620      	mov	r0, r4
 800d3f4:	4629      	mov	r1, r5
 800d3f6:	f7f2 ff71 	bl	80002dc <__adddf3>
 800d3fa:	4604      	mov	r4, r0
 800d3fc:	460d      	mov	r5, r1
 800d3fe:	e006      	b.n	800d40e <atan+0x3e>
 800d400:	f1bb 0f00 	cmp.w	fp, #0
 800d404:	f340 812b 	ble.w	800d65e <atan+0x28e>
 800d408:	a597      	add	r5, pc, #604	@ (adr r5, 800d668 <atan+0x298>)
 800d40a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d40e:	ec45 4b10 	vmov	d0, r4, r5
 800d412:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d416:	4bb2      	ldr	r3, [pc, #712]	@ (800d6e0 <atan+0x310>)
 800d418:	429e      	cmp	r6, r3
 800d41a:	d813      	bhi.n	800d444 <atan+0x74>
 800d41c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d420:	429e      	cmp	r6, r3
 800d422:	d80c      	bhi.n	800d43e <atan+0x6e>
 800d424:	a392      	add	r3, pc, #584	@ (adr r3, 800d670 <atan+0x2a0>)
 800d426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42a:	4620      	mov	r0, r4
 800d42c:	4629      	mov	r1, r5
 800d42e:	f7f2 ff55 	bl	80002dc <__adddf3>
 800d432:	4bac      	ldr	r3, [pc, #688]	@ (800d6e4 <atan+0x314>)
 800d434:	2200      	movs	r2, #0
 800d436:	f7f3 fb97 	bl	8000b68 <__aeabi_dcmpgt>
 800d43a:	2800      	cmp	r0, #0
 800d43c:	d1e7      	bne.n	800d40e <atan+0x3e>
 800d43e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800d442:	e029      	b.n	800d498 <atan+0xc8>
 800d444:	f000 f95c 	bl	800d700 <fabs>
 800d448:	4ba7      	ldr	r3, [pc, #668]	@ (800d6e8 <atan+0x318>)
 800d44a:	429e      	cmp	r6, r3
 800d44c:	ec55 4b10 	vmov	r4, r5, d0
 800d450:	f200 80bc 	bhi.w	800d5cc <atan+0x1fc>
 800d454:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d458:	429e      	cmp	r6, r3
 800d45a:	f200 809e 	bhi.w	800d59a <atan+0x1ca>
 800d45e:	4622      	mov	r2, r4
 800d460:	462b      	mov	r3, r5
 800d462:	4620      	mov	r0, r4
 800d464:	4629      	mov	r1, r5
 800d466:	f7f2 ff39 	bl	80002dc <__adddf3>
 800d46a:	4b9e      	ldr	r3, [pc, #632]	@ (800d6e4 <atan+0x314>)
 800d46c:	2200      	movs	r2, #0
 800d46e:	f7f2 ff33 	bl	80002d8 <__aeabi_dsub>
 800d472:	2200      	movs	r2, #0
 800d474:	4606      	mov	r6, r0
 800d476:	460f      	mov	r7, r1
 800d478:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d47c:	4620      	mov	r0, r4
 800d47e:	4629      	mov	r1, r5
 800d480:	f7f2 ff2c 	bl	80002dc <__adddf3>
 800d484:	4602      	mov	r2, r0
 800d486:	460b      	mov	r3, r1
 800d488:	4630      	mov	r0, r6
 800d48a:	4639      	mov	r1, r7
 800d48c:	f7f3 fa06 	bl	800089c <__aeabi_ddiv>
 800d490:	f04f 0a00 	mov.w	sl, #0
 800d494:	4604      	mov	r4, r0
 800d496:	460d      	mov	r5, r1
 800d498:	4622      	mov	r2, r4
 800d49a:	462b      	mov	r3, r5
 800d49c:	4620      	mov	r0, r4
 800d49e:	4629      	mov	r1, r5
 800d4a0:	f7f3 f8d2 	bl	8000648 <__aeabi_dmul>
 800d4a4:	4602      	mov	r2, r0
 800d4a6:	460b      	mov	r3, r1
 800d4a8:	4680      	mov	r8, r0
 800d4aa:	4689      	mov	r9, r1
 800d4ac:	f7f3 f8cc 	bl	8000648 <__aeabi_dmul>
 800d4b0:	a371      	add	r3, pc, #452	@ (adr r3, 800d678 <atan+0x2a8>)
 800d4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b6:	4606      	mov	r6, r0
 800d4b8:	460f      	mov	r7, r1
 800d4ba:	f7f3 f8c5 	bl	8000648 <__aeabi_dmul>
 800d4be:	a370      	add	r3, pc, #448	@ (adr r3, 800d680 <atan+0x2b0>)
 800d4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c4:	f7f2 ff0a 	bl	80002dc <__adddf3>
 800d4c8:	4632      	mov	r2, r6
 800d4ca:	463b      	mov	r3, r7
 800d4cc:	f7f3 f8bc 	bl	8000648 <__aeabi_dmul>
 800d4d0:	a36d      	add	r3, pc, #436	@ (adr r3, 800d688 <atan+0x2b8>)
 800d4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4d6:	f7f2 ff01 	bl	80002dc <__adddf3>
 800d4da:	4632      	mov	r2, r6
 800d4dc:	463b      	mov	r3, r7
 800d4de:	f7f3 f8b3 	bl	8000648 <__aeabi_dmul>
 800d4e2:	a36b      	add	r3, pc, #428	@ (adr r3, 800d690 <atan+0x2c0>)
 800d4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4e8:	f7f2 fef8 	bl	80002dc <__adddf3>
 800d4ec:	4632      	mov	r2, r6
 800d4ee:	463b      	mov	r3, r7
 800d4f0:	f7f3 f8aa 	bl	8000648 <__aeabi_dmul>
 800d4f4:	a368      	add	r3, pc, #416	@ (adr r3, 800d698 <atan+0x2c8>)
 800d4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fa:	f7f2 feef 	bl	80002dc <__adddf3>
 800d4fe:	4632      	mov	r2, r6
 800d500:	463b      	mov	r3, r7
 800d502:	f7f3 f8a1 	bl	8000648 <__aeabi_dmul>
 800d506:	a366      	add	r3, pc, #408	@ (adr r3, 800d6a0 <atan+0x2d0>)
 800d508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d50c:	f7f2 fee6 	bl	80002dc <__adddf3>
 800d510:	4642      	mov	r2, r8
 800d512:	464b      	mov	r3, r9
 800d514:	f7f3 f898 	bl	8000648 <__aeabi_dmul>
 800d518:	a363      	add	r3, pc, #396	@ (adr r3, 800d6a8 <atan+0x2d8>)
 800d51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51e:	4680      	mov	r8, r0
 800d520:	4689      	mov	r9, r1
 800d522:	4630      	mov	r0, r6
 800d524:	4639      	mov	r1, r7
 800d526:	f7f3 f88f 	bl	8000648 <__aeabi_dmul>
 800d52a:	a361      	add	r3, pc, #388	@ (adr r3, 800d6b0 <atan+0x2e0>)
 800d52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d530:	f7f2 fed2 	bl	80002d8 <__aeabi_dsub>
 800d534:	4632      	mov	r2, r6
 800d536:	463b      	mov	r3, r7
 800d538:	f7f3 f886 	bl	8000648 <__aeabi_dmul>
 800d53c:	a35e      	add	r3, pc, #376	@ (adr r3, 800d6b8 <atan+0x2e8>)
 800d53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d542:	f7f2 fec9 	bl	80002d8 <__aeabi_dsub>
 800d546:	4632      	mov	r2, r6
 800d548:	463b      	mov	r3, r7
 800d54a:	f7f3 f87d 	bl	8000648 <__aeabi_dmul>
 800d54e:	a35c      	add	r3, pc, #368	@ (adr r3, 800d6c0 <atan+0x2f0>)
 800d550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d554:	f7f2 fec0 	bl	80002d8 <__aeabi_dsub>
 800d558:	4632      	mov	r2, r6
 800d55a:	463b      	mov	r3, r7
 800d55c:	f7f3 f874 	bl	8000648 <__aeabi_dmul>
 800d560:	a359      	add	r3, pc, #356	@ (adr r3, 800d6c8 <atan+0x2f8>)
 800d562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d566:	f7f2 feb7 	bl	80002d8 <__aeabi_dsub>
 800d56a:	4632      	mov	r2, r6
 800d56c:	463b      	mov	r3, r7
 800d56e:	f7f3 f86b 	bl	8000648 <__aeabi_dmul>
 800d572:	4602      	mov	r2, r0
 800d574:	460b      	mov	r3, r1
 800d576:	4640      	mov	r0, r8
 800d578:	4649      	mov	r1, r9
 800d57a:	f7f2 feaf 	bl	80002dc <__adddf3>
 800d57e:	4622      	mov	r2, r4
 800d580:	462b      	mov	r3, r5
 800d582:	f7f3 f861 	bl	8000648 <__aeabi_dmul>
 800d586:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 800d58a:	4602      	mov	r2, r0
 800d58c:	460b      	mov	r3, r1
 800d58e:	d148      	bne.n	800d622 <atan+0x252>
 800d590:	4620      	mov	r0, r4
 800d592:	4629      	mov	r1, r5
 800d594:	f7f2 fea0 	bl	80002d8 <__aeabi_dsub>
 800d598:	e72f      	b.n	800d3fa <atan+0x2a>
 800d59a:	4b52      	ldr	r3, [pc, #328]	@ (800d6e4 <atan+0x314>)
 800d59c:	2200      	movs	r2, #0
 800d59e:	4620      	mov	r0, r4
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	f7f2 fe99 	bl	80002d8 <__aeabi_dsub>
 800d5a6:	4b4f      	ldr	r3, [pc, #316]	@ (800d6e4 <atan+0x314>)
 800d5a8:	4606      	mov	r6, r0
 800d5aa:	460f      	mov	r7, r1
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	4620      	mov	r0, r4
 800d5b0:	4629      	mov	r1, r5
 800d5b2:	f7f2 fe93 	bl	80002dc <__adddf3>
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	460b      	mov	r3, r1
 800d5ba:	4630      	mov	r0, r6
 800d5bc:	4639      	mov	r1, r7
 800d5be:	f7f3 f96d 	bl	800089c <__aeabi_ddiv>
 800d5c2:	f04f 0a01 	mov.w	sl, #1
 800d5c6:	4604      	mov	r4, r0
 800d5c8:	460d      	mov	r5, r1
 800d5ca:	e765      	b.n	800d498 <atan+0xc8>
 800d5cc:	4b47      	ldr	r3, [pc, #284]	@ (800d6ec <atan+0x31c>)
 800d5ce:	429e      	cmp	r6, r3
 800d5d0:	d21c      	bcs.n	800d60c <atan+0x23c>
 800d5d2:	4b47      	ldr	r3, [pc, #284]	@ (800d6f0 <atan+0x320>)
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	4620      	mov	r0, r4
 800d5d8:	4629      	mov	r1, r5
 800d5da:	f7f2 fe7d 	bl	80002d8 <__aeabi_dsub>
 800d5de:	4b44      	ldr	r3, [pc, #272]	@ (800d6f0 <atan+0x320>)
 800d5e0:	4606      	mov	r6, r0
 800d5e2:	460f      	mov	r7, r1
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	4629      	mov	r1, r5
 800d5ea:	f7f3 f82d 	bl	8000648 <__aeabi_dmul>
 800d5ee:	4b3d      	ldr	r3, [pc, #244]	@ (800d6e4 <atan+0x314>)
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	f7f2 fe73 	bl	80002dc <__adddf3>
 800d5f6:	4602      	mov	r2, r0
 800d5f8:	460b      	mov	r3, r1
 800d5fa:	4630      	mov	r0, r6
 800d5fc:	4639      	mov	r1, r7
 800d5fe:	f7f3 f94d 	bl	800089c <__aeabi_ddiv>
 800d602:	f04f 0a02 	mov.w	sl, #2
 800d606:	4604      	mov	r4, r0
 800d608:	460d      	mov	r5, r1
 800d60a:	e745      	b.n	800d498 <atan+0xc8>
 800d60c:	4622      	mov	r2, r4
 800d60e:	462b      	mov	r3, r5
 800d610:	4938      	ldr	r1, [pc, #224]	@ (800d6f4 <atan+0x324>)
 800d612:	2000      	movs	r0, #0
 800d614:	f7f3 f942 	bl	800089c <__aeabi_ddiv>
 800d618:	f04f 0a03 	mov.w	sl, #3
 800d61c:	4604      	mov	r4, r0
 800d61e:	460d      	mov	r5, r1
 800d620:	e73a      	b.n	800d498 <atan+0xc8>
 800d622:	4b35      	ldr	r3, [pc, #212]	@ (800d6f8 <atan+0x328>)
 800d624:	4e35      	ldr	r6, [pc, #212]	@ (800d6fc <atan+0x32c>)
 800d626:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62e:	f7f2 fe53 	bl	80002d8 <__aeabi_dsub>
 800d632:	4622      	mov	r2, r4
 800d634:	462b      	mov	r3, r5
 800d636:	f7f2 fe4f 	bl	80002d8 <__aeabi_dsub>
 800d63a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d63e:	4602      	mov	r2, r0
 800d640:	460b      	mov	r3, r1
 800d642:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d646:	f7f2 fe47 	bl	80002d8 <__aeabi_dsub>
 800d64a:	f1bb 0f00 	cmp.w	fp, #0
 800d64e:	4604      	mov	r4, r0
 800d650:	460d      	mov	r5, r1
 800d652:	f6bf aedc 	bge.w	800d40e <atan+0x3e>
 800d656:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d65a:	461d      	mov	r5, r3
 800d65c:	e6d7      	b.n	800d40e <atan+0x3e>
 800d65e:	a51c      	add	r5, pc, #112	@ (adr r5, 800d6d0 <atan+0x300>)
 800d660:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d664:	e6d3      	b.n	800d40e <atan+0x3e>
 800d666:	bf00      	nop
 800d668:	54442d18 	.word	0x54442d18
 800d66c:	3ff921fb 	.word	0x3ff921fb
 800d670:	8800759c 	.word	0x8800759c
 800d674:	7e37e43c 	.word	0x7e37e43c
 800d678:	e322da11 	.word	0xe322da11
 800d67c:	3f90ad3a 	.word	0x3f90ad3a
 800d680:	24760deb 	.word	0x24760deb
 800d684:	3fa97b4b 	.word	0x3fa97b4b
 800d688:	a0d03d51 	.word	0xa0d03d51
 800d68c:	3fb10d66 	.word	0x3fb10d66
 800d690:	c54c206e 	.word	0xc54c206e
 800d694:	3fb745cd 	.word	0x3fb745cd
 800d698:	920083ff 	.word	0x920083ff
 800d69c:	3fc24924 	.word	0x3fc24924
 800d6a0:	5555550d 	.word	0x5555550d
 800d6a4:	3fd55555 	.word	0x3fd55555
 800d6a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800d6ac:	bfa2b444 	.word	0xbfa2b444
 800d6b0:	52defd9a 	.word	0x52defd9a
 800d6b4:	3fadde2d 	.word	0x3fadde2d
 800d6b8:	af749a6d 	.word	0xaf749a6d
 800d6bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800d6c0:	fe231671 	.word	0xfe231671
 800d6c4:	3fbc71c6 	.word	0x3fbc71c6
 800d6c8:	9998ebc4 	.word	0x9998ebc4
 800d6cc:	3fc99999 	.word	0x3fc99999
 800d6d0:	54442d18 	.word	0x54442d18
 800d6d4:	bff921fb 	.word	0xbff921fb
 800d6d8:	440fffff 	.word	0x440fffff
 800d6dc:	7ff00000 	.word	0x7ff00000
 800d6e0:	3fdbffff 	.word	0x3fdbffff
 800d6e4:	3ff00000 	.word	0x3ff00000
 800d6e8:	3ff2ffff 	.word	0x3ff2ffff
 800d6ec:	40038000 	.word	0x40038000
 800d6f0:	3ff80000 	.word	0x3ff80000
 800d6f4:	bff00000 	.word	0xbff00000
 800d6f8:	0800df08 	.word	0x0800df08
 800d6fc:	0800df28 	.word	0x0800df28

0800d700 <fabs>:
 800d700:	ec51 0b10 	vmov	r0, r1, d0
 800d704:	4602      	mov	r2, r0
 800d706:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d70a:	ec43 2b10 	vmov	d0, r2, r3
 800d70e:	4770      	bx	lr

0800d710 <_init>:
 800d710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d712:	bf00      	nop
 800d714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d716:	bc08      	pop	{r3}
 800d718:	469e      	mov	lr, r3
 800d71a:	4770      	bx	lr

0800d71c <_fini>:
 800d71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d71e:	bf00      	nop
 800d720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d722:	bc08      	pop	{r3}
 800d724:	469e      	mov	lr, r3
 800d726:	4770      	bx	lr
