
Firmware_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a454  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  0800a634  0800a634  0000b634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a834  0800a834  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a834  0800a834  0000b834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a83c  0800a83c  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a83c  0800a83c  0000b83c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a840  0800a840  0000b840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a844  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b5c  2000006c  0800a8b0  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bc8  0800a8b0  0000cbc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e415  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004724  00000000  00000000  0002a4b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001968  00000000  00000000  0002ebd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b7  00000000  00000000  00030540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223d9  00000000  00000000  000318f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000212cc  00000000  00000000  00053cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d454d  00000000  00000000  00074f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001494e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007210  00000000  00000000  0014952c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0015073c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a61c 	.word	0x0800a61c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	0800a61c 	.word	0x0800a61c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	@ 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__aeabi_d2f>:
 800088c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000890:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000894:	bf24      	itt	cs
 8000896:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800089a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800089e:	d90d      	bls.n	80008bc <__aeabi_d2f+0x30>
 80008a0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008a4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008a8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008ac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008b0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008b4:	bf08      	it	eq
 80008b6:	f020 0001 	biceq.w	r0, r0, #1
 80008ba:	4770      	bx	lr
 80008bc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008c0:	d121      	bne.n	8000906 <__aeabi_d2f+0x7a>
 80008c2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008c6:	bfbc      	itt	lt
 80008c8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008cc:	4770      	bxlt	lr
 80008ce:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008d2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008d6:	f1c2 0218 	rsb	r2, r2, #24
 80008da:	f1c2 0c20 	rsb	ip, r2, #32
 80008de:	fa10 f30c 	lsls.w	r3, r0, ip
 80008e2:	fa20 f002 	lsr.w	r0, r0, r2
 80008e6:	bf18      	it	ne
 80008e8:	f040 0001 	orrne.w	r0, r0, #1
 80008ec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008f4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008f8:	ea40 000c 	orr.w	r0, r0, ip
 80008fc:	fa23 f302 	lsr.w	r3, r3, r2
 8000900:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000904:	e7cc      	b.n	80008a0 <__aeabi_d2f+0x14>
 8000906:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800090a:	d107      	bne.n	800091c <__aeabi_d2f+0x90>
 800090c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000910:	bf1e      	ittt	ne
 8000912:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000916:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800091a:	4770      	bxne	lr
 800091c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000920:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000924:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295
 800093c:	f04f 30ff 	movne.w	r0, #4294967295
 8000940:	f000 b988 	b.w	8000c54 <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f806 	bl	800095c <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__udivmoddi4>:
 800095c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000960:	9d08      	ldr	r5, [sp, #32]
 8000962:	468e      	mov	lr, r1
 8000964:	4604      	mov	r4, r0
 8000966:	4688      	mov	r8, r1
 8000968:	2b00      	cmp	r3, #0
 800096a:	d14a      	bne.n	8000a02 <__udivmoddi4+0xa6>
 800096c:	428a      	cmp	r2, r1
 800096e:	4617      	mov	r7, r2
 8000970:	d962      	bls.n	8000a38 <__udivmoddi4+0xdc>
 8000972:	fab2 f682 	clz	r6, r2
 8000976:	b14e      	cbz	r6, 800098c <__udivmoddi4+0x30>
 8000978:	f1c6 0320 	rsb	r3, r6, #32
 800097c:	fa01 f806 	lsl.w	r8, r1, r6
 8000980:	fa20 f303 	lsr.w	r3, r0, r3
 8000984:	40b7      	lsls	r7, r6
 8000986:	ea43 0808 	orr.w	r8, r3, r8
 800098a:	40b4      	lsls	r4, r6
 800098c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000990:	fa1f fc87 	uxth.w	ip, r7
 8000994:	fbb8 f1fe 	udiv	r1, r8, lr
 8000998:	0c23      	lsrs	r3, r4, #16
 800099a:	fb0e 8811 	mls	r8, lr, r1, r8
 800099e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009a2:	fb01 f20c 	mul.w	r2, r1, ip
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d909      	bls.n	80009be <__udivmoddi4+0x62>
 80009aa:	18fb      	adds	r3, r7, r3
 80009ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80009b0:	f080 80ea 	bcs.w	8000b88 <__udivmoddi4+0x22c>
 80009b4:	429a      	cmp	r2, r3
 80009b6:	f240 80e7 	bls.w	8000b88 <__udivmoddi4+0x22c>
 80009ba:	3902      	subs	r1, #2
 80009bc:	443b      	add	r3, r7
 80009be:	1a9a      	subs	r2, r3, r2
 80009c0:	b2a3      	uxth	r3, r4
 80009c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80009d2:	459c      	cmp	ip, r3
 80009d4:	d909      	bls.n	80009ea <__udivmoddi4+0x8e>
 80009d6:	18fb      	adds	r3, r7, r3
 80009d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009dc:	f080 80d6 	bcs.w	8000b8c <__udivmoddi4+0x230>
 80009e0:	459c      	cmp	ip, r3
 80009e2:	f240 80d3 	bls.w	8000b8c <__udivmoddi4+0x230>
 80009e6:	443b      	add	r3, r7
 80009e8:	3802      	subs	r0, #2
 80009ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009ee:	eba3 030c 	sub.w	r3, r3, ip
 80009f2:	2100      	movs	r1, #0
 80009f4:	b11d      	cbz	r5, 80009fe <__udivmoddi4+0xa2>
 80009f6:	40f3      	lsrs	r3, r6
 80009f8:	2200      	movs	r2, #0
 80009fa:	e9c5 3200 	strd	r3, r2, [r5]
 80009fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a02:	428b      	cmp	r3, r1
 8000a04:	d905      	bls.n	8000a12 <__udivmoddi4+0xb6>
 8000a06:	b10d      	cbz	r5, 8000a0c <__udivmoddi4+0xb0>
 8000a08:	e9c5 0100 	strd	r0, r1, [r5]
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4608      	mov	r0, r1
 8000a10:	e7f5      	b.n	80009fe <__udivmoddi4+0xa2>
 8000a12:	fab3 f183 	clz	r1, r3
 8000a16:	2900      	cmp	r1, #0
 8000a18:	d146      	bne.n	8000aa8 <__udivmoddi4+0x14c>
 8000a1a:	4573      	cmp	r3, lr
 8000a1c:	d302      	bcc.n	8000a24 <__udivmoddi4+0xc8>
 8000a1e:	4282      	cmp	r2, r0
 8000a20:	f200 8105 	bhi.w	8000c2e <__udivmoddi4+0x2d2>
 8000a24:	1a84      	subs	r4, r0, r2
 8000a26:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a2a:	2001      	movs	r0, #1
 8000a2c:	4690      	mov	r8, r2
 8000a2e:	2d00      	cmp	r5, #0
 8000a30:	d0e5      	beq.n	80009fe <__udivmoddi4+0xa2>
 8000a32:	e9c5 4800 	strd	r4, r8, [r5]
 8000a36:	e7e2      	b.n	80009fe <__udivmoddi4+0xa2>
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	f000 8090 	beq.w	8000b5e <__udivmoddi4+0x202>
 8000a3e:	fab2 f682 	clz	r6, r2
 8000a42:	2e00      	cmp	r6, #0
 8000a44:	f040 80a4 	bne.w	8000b90 <__udivmoddi4+0x234>
 8000a48:	1a8a      	subs	r2, r1, r2
 8000a4a:	0c03      	lsrs	r3, r0, #16
 8000a4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a50:	b280      	uxth	r0, r0
 8000a52:	b2bc      	uxth	r4, r7
 8000a54:	2101      	movs	r1, #1
 8000a56:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a5a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a62:	fb04 f20c 	mul.w	r2, r4, ip
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d907      	bls.n	8000a7a <__udivmoddi4+0x11e>
 8000a6a:	18fb      	adds	r3, r7, r3
 8000a6c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a70:	d202      	bcs.n	8000a78 <__udivmoddi4+0x11c>
 8000a72:	429a      	cmp	r2, r3
 8000a74:	f200 80e0 	bhi.w	8000c38 <__udivmoddi4+0x2dc>
 8000a78:	46c4      	mov	ip, r8
 8000a7a:	1a9b      	subs	r3, r3, r2
 8000a7c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a80:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a84:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a88:	fb02 f404 	mul.w	r4, r2, r4
 8000a8c:	429c      	cmp	r4, r3
 8000a8e:	d907      	bls.n	8000aa0 <__udivmoddi4+0x144>
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a96:	d202      	bcs.n	8000a9e <__udivmoddi4+0x142>
 8000a98:	429c      	cmp	r4, r3
 8000a9a:	f200 80ca 	bhi.w	8000c32 <__udivmoddi4+0x2d6>
 8000a9e:	4602      	mov	r2, r0
 8000aa0:	1b1b      	subs	r3, r3, r4
 8000aa2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000aa6:	e7a5      	b.n	80009f4 <__udivmoddi4+0x98>
 8000aa8:	f1c1 0620 	rsb	r6, r1, #32
 8000aac:	408b      	lsls	r3, r1
 8000aae:	fa22 f706 	lsr.w	r7, r2, r6
 8000ab2:	431f      	orrs	r7, r3
 8000ab4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ab8:	fa20 f306 	lsr.w	r3, r0, r6
 8000abc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ac0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ac4:	4323      	orrs	r3, r4
 8000ac6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aca:	fa1f fc87 	uxth.w	ip, r7
 8000ace:	fbbe f0f9 	udiv	r0, lr, r9
 8000ad2:	0c1c      	lsrs	r4, r3, #16
 8000ad4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ad8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000adc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ae0:	45a6      	cmp	lr, r4
 8000ae2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ae6:	d909      	bls.n	8000afc <__udivmoddi4+0x1a0>
 8000ae8:	193c      	adds	r4, r7, r4
 8000aea:	f100 3aff 	add.w	sl, r0, #4294967295
 8000aee:	f080 809c 	bcs.w	8000c2a <__udivmoddi4+0x2ce>
 8000af2:	45a6      	cmp	lr, r4
 8000af4:	f240 8099 	bls.w	8000c2a <__udivmoddi4+0x2ce>
 8000af8:	3802      	subs	r0, #2
 8000afa:	443c      	add	r4, r7
 8000afc:	eba4 040e 	sub.w	r4, r4, lr
 8000b00:	fa1f fe83 	uxth.w	lr, r3
 8000b04:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b08:	fb09 4413 	mls	r4, r9, r3, r4
 8000b0c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b10:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b14:	45a4      	cmp	ip, r4
 8000b16:	d908      	bls.n	8000b2a <__udivmoddi4+0x1ce>
 8000b18:	193c      	adds	r4, r7, r4
 8000b1a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b1e:	f080 8082 	bcs.w	8000c26 <__udivmoddi4+0x2ca>
 8000b22:	45a4      	cmp	ip, r4
 8000b24:	d97f      	bls.n	8000c26 <__udivmoddi4+0x2ca>
 8000b26:	3b02      	subs	r3, #2
 8000b28:	443c      	add	r4, r7
 8000b2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b2e:	eba4 040c 	sub.w	r4, r4, ip
 8000b32:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b36:	4564      	cmp	r4, ip
 8000b38:	4673      	mov	r3, lr
 8000b3a:	46e1      	mov	r9, ip
 8000b3c:	d362      	bcc.n	8000c04 <__udivmoddi4+0x2a8>
 8000b3e:	d05f      	beq.n	8000c00 <__udivmoddi4+0x2a4>
 8000b40:	b15d      	cbz	r5, 8000b5a <__udivmoddi4+0x1fe>
 8000b42:	ebb8 0203 	subs.w	r2, r8, r3
 8000b46:	eb64 0409 	sbc.w	r4, r4, r9
 8000b4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b4e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b52:	431e      	orrs	r6, r3
 8000b54:	40cc      	lsrs	r4, r1
 8000b56:	e9c5 6400 	strd	r6, r4, [r5]
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	e74f      	b.n	80009fe <__udivmoddi4+0xa2>
 8000b5e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b62:	0c01      	lsrs	r1, r0, #16
 8000b64:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b68:	b280      	uxth	r0, r0
 8000b6a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b6e:	463b      	mov	r3, r7
 8000b70:	4638      	mov	r0, r7
 8000b72:	463c      	mov	r4, r7
 8000b74:	46b8      	mov	r8, r7
 8000b76:	46be      	mov	lr, r7
 8000b78:	2620      	movs	r6, #32
 8000b7a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b7e:	eba2 0208 	sub.w	r2, r2, r8
 8000b82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b86:	e766      	b.n	8000a56 <__udivmoddi4+0xfa>
 8000b88:	4601      	mov	r1, r0
 8000b8a:	e718      	b.n	80009be <__udivmoddi4+0x62>
 8000b8c:	4610      	mov	r0, r2
 8000b8e:	e72c      	b.n	80009ea <__udivmoddi4+0x8e>
 8000b90:	f1c6 0220 	rsb	r2, r6, #32
 8000b94:	fa2e f302 	lsr.w	r3, lr, r2
 8000b98:	40b7      	lsls	r7, r6
 8000b9a:	40b1      	lsls	r1, r6
 8000b9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000ba0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba4:	430a      	orrs	r2, r1
 8000ba6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000baa:	b2bc      	uxth	r4, r7
 8000bac:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bb0:	0c11      	lsrs	r1, r2, #16
 8000bb2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bb6:	fb08 f904 	mul.w	r9, r8, r4
 8000bba:	40b0      	lsls	r0, r6
 8000bbc:	4589      	cmp	r9, r1
 8000bbe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bc2:	b280      	uxth	r0, r0
 8000bc4:	d93e      	bls.n	8000c44 <__udivmoddi4+0x2e8>
 8000bc6:	1879      	adds	r1, r7, r1
 8000bc8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bcc:	d201      	bcs.n	8000bd2 <__udivmoddi4+0x276>
 8000bce:	4589      	cmp	r9, r1
 8000bd0:	d81f      	bhi.n	8000c12 <__udivmoddi4+0x2b6>
 8000bd2:	eba1 0109 	sub.w	r1, r1, r9
 8000bd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bda:	fb09 f804 	mul.w	r8, r9, r4
 8000bde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000be2:	b292      	uxth	r2, r2
 8000be4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000be8:	4542      	cmp	r2, r8
 8000bea:	d229      	bcs.n	8000c40 <__udivmoddi4+0x2e4>
 8000bec:	18ba      	adds	r2, r7, r2
 8000bee:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bf2:	d2c4      	bcs.n	8000b7e <__udivmoddi4+0x222>
 8000bf4:	4542      	cmp	r2, r8
 8000bf6:	d2c2      	bcs.n	8000b7e <__udivmoddi4+0x222>
 8000bf8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bfc:	443a      	add	r2, r7
 8000bfe:	e7be      	b.n	8000b7e <__udivmoddi4+0x222>
 8000c00:	45f0      	cmp	r8, lr
 8000c02:	d29d      	bcs.n	8000b40 <__udivmoddi4+0x1e4>
 8000c04:	ebbe 0302 	subs.w	r3, lr, r2
 8000c08:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c0c:	3801      	subs	r0, #1
 8000c0e:	46e1      	mov	r9, ip
 8000c10:	e796      	b.n	8000b40 <__udivmoddi4+0x1e4>
 8000c12:	eba7 0909 	sub.w	r9, r7, r9
 8000c16:	4449      	add	r1, r9
 8000c18:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c20:	fb09 f804 	mul.w	r8, r9, r4
 8000c24:	e7db      	b.n	8000bde <__udivmoddi4+0x282>
 8000c26:	4673      	mov	r3, lr
 8000c28:	e77f      	b.n	8000b2a <__udivmoddi4+0x1ce>
 8000c2a:	4650      	mov	r0, sl
 8000c2c:	e766      	b.n	8000afc <__udivmoddi4+0x1a0>
 8000c2e:	4608      	mov	r0, r1
 8000c30:	e6fd      	b.n	8000a2e <__udivmoddi4+0xd2>
 8000c32:	443b      	add	r3, r7
 8000c34:	3a02      	subs	r2, #2
 8000c36:	e733      	b.n	8000aa0 <__udivmoddi4+0x144>
 8000c38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c3c:	443b      	add	r3, r7
 8000c3e:	e71c      	b.n	8000a7a <__udivmoddi4+0x11e>
 8000c40:	4649      	mov	r1, r9
 8000c42:	e79c      	b.n	8000b7e <__udivmoddi4+0x222>
 8000c44:	eba1 0109 	sub.w	r1, r1, r9
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c4e:	fb09 f804 	mul.w	r8, r9, r4
 8000c52:	e7c4      	b.n	8000bde <__udivmoddi4+0x282>

08000c54 <__aeabi_idiv0>:
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <adxl_write>:
#include "imu.h"
#include <math.h>

// Fonction utilitaire d'écriture I2C (Interne)
static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af04      	add	r7, sp, #16
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
 8000c64:	4613      	mov	r3, r2
 8000c66:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8000c68:	78fb      	ldrb	r3, [r7, #3]
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	2364      	movs	r3, #100	@ 0x64
 8000c6e:	9302      	str	r3, [sp, #8]
 8000c70:	2301      	movs	r3, #1
 8000c72:	9301      	str	r3, [sp, #4]
 8000c74:	1cbb      	adds	r3, r7, #2
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	2301      	movs	r3, #1
 8000c7a:	21a6      	movs	r1, #166	@ 0xa6
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f002 fbff 	bl	8003480 <HAL_I2C_Mem_Write>
 8000c82:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			ADXL_I2C_TIMEOUT);
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <adxl_read>:

// Fonction utilitaire de lecture I2C (Interne)
static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af04      	add	r7, sp, #16
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	460b      	mov	r3, r1
 8000c96:	607a      	str	r2, [r7, #4]
 8000c98:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 8000c9a:	7afb      	ldrb	r3, [r7, #11]
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	2364      	movs	r3, #100	@ 0x64
 8000ca0:	9302      	str	r3, [sp, #8]
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	9301      	str	r3, [sp, #4]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	9300      	str	r3, [sp, #0]
 8000caa:	2301      	movs	r3, #1
 8000cac:	21a6      	movs	r1, #166	@ 0xa6
 8000cae:	68f8      	ldr	r0, [r7, #12]
 8000cb0:	f002 fcfa 	bl	80036a8 <HAL_I2C_Mem_Read>
 8000cb4:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			ADXL_I2C_TIMEOUT);
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <ADXL343_Init>:

// Initialisation
HAL_StatusTypeDef ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b084      	sub	sp, #16
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Vérifier l'ID du capteur
	status = adxl_read(hi2c, ADXL_DEVID, &devid);
 8000cca:	f107 030d 	add.w	r3, r7, #13
 8000cce:	461a      	mov	r2, r3
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f7ff ffda 	bl	8000c8c <adxl_read>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <ADXL343_Init+0x28>
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	e027      	b.n	8000d36 <ADXL343_Init+0x78>

	if (devid != 0xE5) return HAL_ERROR;
 8000ce6:	7b7b      	ldrb	r3, [r7, #13]
 8000ce8:	2be5      	cmp	r3, #229	@ 0xe5
 8000cea:	d001      	beq.n	8000cf0 <ADXL343_Init+0x32>
 8000cec:	2301      	movs	r3, #1
 8000cee:	e022      	b.n	8000d36 <ADXL343_Init+0x78>

	// 100 Hz
	status = adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ);
 8000cf0:	220a      	movs	r2, #10
 8000cf2:	212c      	movs	r1, #44	@ 0x2c
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f7ff ffaf 	bl	8000c58 <adxl_write>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <ADXL343_Init+0x4a>
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	e016      	b.n	8000d36 <ADXL343_Init+0x78>

	// FULL RES + ±2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8000d08:	2308      	movs	r3, #8
 8000d0a:	73bb      	strb	r3, [r7, #14]
	status = adxl_write(hi2c, ADXL_DATA_FORMAT, data_format);
 8000d0c:	7bbb      	ldrb	r3, [r7, #14]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	2131      	movs	r1, #49	@ 0x31
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff ffa0 	bl	8000c58 <adxl_write>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <ADXL343_Init+0x68>
 8000d22:	7bfb      	ldrb	r3, [r7, #15]
 8000d24:	e007      	b.n	8000d36 <ADXL343_Init+0x78>

	// Mode mesure
	status = adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE);
 8000d26:	2208      	movs	r2, #8
 8000d28:	212d      	movs	r1, #45	@ 0x2d
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f7ff ff94 	bl	8000c58 <adxl_write>
 8000d30:	4603      	mov	r3, r0
 8000d32:	73fb      	strb	r3, [r7, #15]
	return status;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <ADXL343_ReadAxes>:

// Lecture des axes
HAL_StatusTypeDef ADXL343_ReadAxes(I2C_HandleTypeDef *hi2c, adxl343_axes_t *axes)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b088      	sub	sp, #32
 8000d42:	af04      	add	r7, sp, #16
 8000d44:	6078      	str	r0, [r7, #4]
 8000d46:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(hi2c, ADXL343_ADDR, ADXL_DATAX0, I2C_MEMADD_SIZE_8BIT, buf, 6, ADXL_I2C_TIMEOUT);
 8000d48:	2364      	movs	r3, #100	@ 0x64
 8000d4a:	9302      	str	r3, [sp, #8]
 8000d4c:	2306      	movs	r3, #6
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	f107 0308 	add.w	r3, r7, #8
 8000d54:	9300      	str	r3, [sp, #0]
 8000d56:	2301      	movs	r3, #1
 8000d58:	2232      	movs	r2, #50	@ 0x32
 8000d5a:	21a6      	movs	r1, #166	@ 0xa6
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f002 fca3 	bl	80036a8 <HAL_I2C_Mem_Read>
 8000d62:	4603      	mov	r3, r0
 8000d64:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <ADXL343_ReadAxes+0x32>
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	e01e      	b.n	8000dae <ADXL343_ReadAxes+0x70>

	axes->x = (int16_t)((buf[1] << 8) | buf[0]);
 8000d70:	7a7b      	ldrb	r3, [r7, #9]
 8000d72:	b21b      	sxth	r3, r3
 8000d74:	021b      	lsls	r3, r3, #8
 8000d76:	b21a      	sxth	r2, r3
 8000d78:	7a3b      	ldrb	r3, [r7, #8]
 8000d7a:	b21b      	sxth	r3, r3
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	b21a      	sxth	r2, r3
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	801a      	strh	r2, [r3, #0]
	axes->y = (int16_t)((buf[3] << 8) | buf[2]);
 8000d84:	7afb      	ldrb	r3, [r7, #11]
 8000d86:	b21b      	sxth	r3, r3
 8000d88:	021b      	lsls	r3, r3, #8
 8000d8a:	b21a      	sxth	r2, r3
 8000d8c:	7abb      	ldrb	r3, [r7, #10]
 8000d8e:	b21b      	sxth	r3, r3
 8000d90:	4313      	orrs	r3, r2
 8000d92:	b21a      	sxth	r2, r3
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	805a      	strh	r2, [r3, #2]
	axes->z = (int16_t)((buf[5] << 8) | buf[4]);
 8000d98:	7b7b      	ldrb	r3, [r7, #13]
 8000d9a:	b21b      	sxth	r3, r3
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	b21a      	sxth	r2, r3
 8000da0:	7b3b      	ldrb	r3, [r7, #12]
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	4313      	orrs	r3, r2
 8000da6:	b21a      	sxth	r2, r3
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
	...

08000db8 <ADXL343_ConfigShock>:

// Configuration détection de choc
HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c, float thresh_g, float dur_ms)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	@ 0x28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	60f8      	str	r0, [r7, #12]
 8000dc0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000dc4:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;

	// Seuil choc (62.5 mg/LSB)
	const float lsb_g = 0.0625f;
 8000dc8:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 8000dcc:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 8000dce:	edd7 6a02 	vldr	s13, [r7, #8]
 8000dd2:	ed97 7a08 	vldr	s14, [r7, #32]
 8000dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000dde:	edc7 7a00 	vstr	s15, [r7]
 8000de2:	783b      	ldrb	r3, [r7, #0]
 8000de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8000de8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <ADXL343_ConfigShock+0x3e>
 8000df0:	2301      	movs	r3, #1
 8000df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 8000df6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	211d      	movs	r1, #29
 8000dfe:	68f8      	ldr	r0, [r7, #12]
 8000e00:	f7ff ff2a 	bl	8000c58 <adxl_write>
 8000e04:	4603      	mov	r3, r0
 8000e06:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8000e08:	7ffb      	ldrb	r3, [r7, #31]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <ADXL343_ConfigShock+0x5a>
 8000e0e:	7ffb      	ldrb	r3, [r7, #31]
 8000e10:	e049      	b.n	8000ea6 <ADXL343_ConfigShock+0xee>

	// Durée choc (625 µs/LSB)
	const float lsb_ms = 0.625f;
 8000e12:	4b27      	ldr	r3, [pc, #156]	@ (8000eb0 <ADXL343_ConfigShock+0xf8>)
 8000e14:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 8000e16:	edd7 6a01 	vldr	s13, [r7, #4]
 8000e1a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e26:	edc7 7a00 	vstr	s15, [r7]
 8000e2a:	783b      	ldrb	r3, [r7, #0]
 8000e2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 8000e30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d102      	bne.n	8000e3e <ADXL343_ConfigShock+0x86>
 8000e38:	2301      	movs	r3, #1
 8000e3a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 8000e3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e42:	461a      	mov	r2, r3
 8000e44:	2121      	movs	r1, #33	@ 0x21
 8000e46:	68f8      	ldr	r0, [r7, #12]
 8000e48:	f7ff ff06 	bl	8000c58 <adxl_write>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8000e50:	7ffb      	ldrb	r3, [r7, #31]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <ADXL343_ConfigShock+0xa2>
 8000e56:	7ffb      	ldrb	r3, [r7, #31]
 8000e58:	e025      	b.n	8000ea6 <ADXL343_ConfigShock+0xee>

	// Activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 8000e5a:	2207      	movs	r2, #7
 8000e5c:	212a      	movs	r1, #42	@ 0x2a
 8000e5e:	68f8      	ldr	r0, [r7, #12]
 8000e60:	f7ff fefa 	bl	8000c58 <adxl_write>
 8000e64:	4603      	mov	r3, r0
 8000e66:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8000e68:	7ffb      	ldrb	r3, [r7, #31]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <ADXL343_ConfigShock+0xba>
 8000e6e:	7ffb      	ldrb	r3, [r7, #31]
 8000e70:	e019      	b.n	8000ea6 <ADXL343_ConfigShock+0xee>

	// Enable l'interruption SINGLE_TAP
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 8000e72:	23c0      	movs	r3, #192	@ 0xc0
 8000e74:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 8000e76:	7dfb      	ldrb	r3, [r7, #23]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	212e      	movs	r1, #46	@ 0x2e
 8000e7c:	68f8      	ldr	r0, [r7, #12]
 8000e7e:	f7ff feeb 	bl	8000c58 <adxl_write>
 8000e82:	4603      	mov	r3, r0
 8000e84:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8000e86:	7ffb      	ldrb	r3, [r7, #31]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <ADXL343_ConfigShock+0xd8>
 8000e8c:	7ffb      	ldrb	r3, [r7, #31]
 8000e8e:	e00a      	b.n	8000ea6 <ADXL343_ConfigShock+0xee>

	// Map sur INT2 (0x40)
	uint8_t int_map = 0x40;
 8000e90:	2340      	movs	r3, #64	@ 0x40
 8000e92:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 8000e94:	7dbb      	ldrb	r3, [r7, #22]
 8000e96:	461a      	mov	r2, r3
 8000e98:	212f      	movs	r1, #47	@ 0x2f
 8000e9a:	68f8      	ldr	r0, [r7, #12]
 8000e9c:	f7ff fedc 	bl	8000c58 <adxl_write>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	77fb      	strb	r3, [r7, #31]

	return ret;
 8000ea4:	7ffb      	ldrb	r3, [r7, #31]
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3728      	adds	r7, #40	@ 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	3f200000 	.word	0x3f200000

08000eb4 <ADXL343_CheckShock>:

// Vérifier le choc (Retourne 1 si détecté, 0 sinon)
uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	73fb      	strb	r3, [r7, #15]
	if (adxl_read(hi2c, ADXL_INT_SOURCE, &src) != HAL_OK) {
 8000ec0:	f107 030f 	add.w	r3, r7, #15
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	2130      	movs	r1, #48	@ 0x30
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff fedf 	bl	8000c8c <adxl_read>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <ADXL343_CheckShock+0x24>
		return 0; // Erreur de lecture considérée comme "pas de choc"
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	e005      	b.n	8000ee4 <ADXL343_CheckShock+0x30>
	}

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
 8000eda:	119b      	asrs	r3, r3, #6
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <ydlidar_init>:
static uint16_t g_scan_distances_mm[NB_DEGRES] = {0}; // Buffer circulaire 360 deg


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len);

void ydlidar_init(void) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
    current_parsing_state = STATE_WAIT_HEADER;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <ydlidar_init+0x2c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
    current_packet_idx = 0;
 8000ef6:	4b09      	ldr	r3, [pc, #36]	@ (8000f1c <ydlidar_init+0x30>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	801a      	strh	r2, [r3, #0]
    expected_packet_len = 0;
 8000efc:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <ydlidar_init+0x34>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	801a      	strh	r2, [r3, #0]
    memset(g_scan_distances_mm, 0, sizeof(g_scan_distances_mm));
 8000f02:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000f06:	2100      	movs	r1, #0
 8000f08:	4806      	ldr	r0, [pc, #24]	@ (8000f24 <ydlidar_init+0x38>)
 8000f0a:	f008 fcbd 	bl	8009888 <memset>
    LIDAR_LOG("YDLIDAR driver initialized.\r\n");
 8000f0e:	4806      	ldr	r0, [pc, #24]	@ (8000f28 <ydlidar_init+0x3c>)
 8000f10:	f008 fbda 	bl	80096c8 <puts>
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000088 	.word	0x20000088
 8000f1c:	20000290 	.word	0x20000290
 8000f20:	20000292 	.word	0x20000292
 8000f24:	20000294 	.word	0x20000294
 8000f28:	0800a634 	.word	0x0800a634

08000f2c <ydlidar_process_data>:

static uint8_t last_byte = 0; // Stores the previously received byte

void ydlidar_process_data(const uint8_t* data, size_t len) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < len; ++i) {
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	e082      	b.n	8001042 <ydlidar_process_data+0x116>
        uint8_t byte = data[i];
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	4413      	add	r3, r2
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	72fb      	strb	r3, [r7, #11]

        switch (current_parsing_state) {
 8000f46:	4b44      	ldr	r3, [pc, #272]	@ (8001058 <ydlidar_process_data+0x12c>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d04e      	beq.n	8000fec <ydlidar_process_data+0xc0>
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	dc71      	bgt.n	8001036 <ydlidar_process_data+0x10a>
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d002      	beq.n	8000f5c <ydlidar_process_data+0x30>
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d017      	beq.n	8000f8a <ydlidar_process_data+0x5e>
 8000f5a:	e06c      	b.n	8001036 <ydlidar_process_data+0x10a>
            case STATE_WAIT_HEADER:
                if (last_byte == 0xAA && byte == 0x55) {
 8000f5c:	4b3f      	ldr	r3, [pc, #252]	@ (800105c <ydlidar_process_data+0x130>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2baa      	cmp	r3, #170	@ 0xaa
 8000f62:	d163      	bne.n	800102c <ydlidar_process_data+0x100>
 8000f64:	7afb      	ldrb	r3, [r7, #11]
 8000f66:	2b55      	cmp	r3, #85	@ 0x55
 8000f68:	d160      	bne.n	800102c <ydlidar_process_data+0x100>
                    current_packet_buffer[0] = 0xAA;
 8000f6a:	4b3d      	ldr	r3, [pc, #244]	@ (8001060 <ydlidar_process_data+0x134>)
 8000f6c:	22aa      	movs	r2, #170	@ 0xaa
 8000f6e:	701a      	strb	r2, [r3, #0]
                    current_packet_buffer[1] = 0x55;
 8000f70:	4b3b      	ldr	r3, [pc, #236]	@ (8001060 <ydlidar_process_data+0x134>)
 8000f72:	2255      	movs	r2, #85	@ 0x55
 8000f74:	705a      	strb	r2, [r3, #1]
                    current_packet_idx = 2; // PH (2 bytes) received
 8000f76:	4b3b      	ldr	r3, [pc, #236]	@ (8001064 <ydlidar_process_data+0x138>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	801a      	strh	r2, [r3, #0]
                    current_parsing_state = STATE_RECEIVE_HEADER;
 8000f7c:	4b36      	ldr	r3, [pc, #216]	@ (8001058 <ydlidar_process_data+0x12c>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
                    expected_packet_len = 0; // Reset expected length
 8000f82:	4b39      	ldr	r3, [pc, #228]	@ (8001068 <ydlidar_process_data+0x13c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	801a      	strh	r2, [r3, #0]
                }
                break;
 8000f88:	e050      	b.n	800102c <ydlidar_process_data+0x100>

            case STATE_RECEIVE_HEADER:
                current_packet_buffer[current_packet_idx++] = byte;
 8000f8a:	4b36      	ldr	r3, [pc, #216]	@ (8001064 <ydlidar_process_data+0x138>)
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	b291      	uxth	r1, r2
 8000f92:	4a34      	ldr	r2, [pc, #208]	@ (8001064 <ydlidar_process_data+0x138>)
 8000f94:	8011      	strh	r1, [r2, #0]
 8000f96:	4619      	mov	r1, r3
 8000f98:	4a31      	ldr	r2, [pc, #196]	@ (8001060 <ydlidar_process_data+0x134>)
 8000f9a:	7afb      	ldrb	r3, [r7, #11]
 8000f9c:	5453      	strb	r3, [r2, r1]
                if (current_packet_idx >= (2 + 8)) {
 8000f9e:	4b31      	ldr	r3, [pc, #196]	@ (8001064 <ydlidar_process_data+0x138>)
 8000fa0:	881b      	ldrh	r3, [r3, #0]
 8000fa2:	2b09      	cmp	r3, #9
 8000fa4:	d944      	bls.n	8001030 <ydlidar_process_data+0x104>
                    uint8_t lsn = current_packet_buffer[3];
 8000fa6:	4b2e      	ldr	r3, [pc, #184]	@ (8001060 <ydlidar_process_data+0x134>)
 8000fa8:	78db      	ldrb	r3, [r3, #3]
 8000faa:	72bb      	strb	r3, [r7, #10]
                    expected_packet_len = 10 + (lsn * 2);
 8000fac:	7abb      	ldrb	r3, [r7, #10]
 8000fae:	3305      	adds	r3, #5
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	4b2c      	ldr	r3, [pc, #176]	@ (8001068 <ydlidar_process_data+0x13c>)
 8000fb8:	801a      	strh	r2, [r3, #0]

                    if (expected_packet_len > MAX_PACKET_SIZE) {
 8000fba:	4b2b      	ldr	r3, [pc, #172]	@ (8001068 <ydlidar_process_data+0x13c>)
 8000fbc:	881b      	ldrh	r3, [r3, #0]
 8000fbe:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8000fc2:	d30f      	bcc.n	8000fe4 <ydlidar_process_data+0xb8>
                        LIDAR_LOG("Error: Packet too large (%d bytes). Resetting.\r\n", expected_packet_len);
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <ydlidar_process_data+0x13c>)
 8000fc6:	881b      	ldrh	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4828      	ldr	r0, [pc, #160]	@ (800106c <ydlidar_process_data+0x140>)
 8000fcc:	f008 fb14 	bl	80095f8 <iprintf>
                        current_parsing_state = STATE_WAIT_HEADER;
 8000fd0:	4b21      	ldr	r3, [pc, #132]	@ (8001058 <ydlidar_process_data+0x12c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
                        current_packet_idx = 0;
 8000fd6:	4b23      	ldr	r3, [pc, #140]	@ (8001064 <ydlidar_process_data+0x138>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	801a      	strh	r2, [r3, #0]
                        expected_packet_len = 0;
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <ydlidar_process_data+0x13c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	801a      	strh	r2, [r3, #0]
                        break;
 8000fe2:	e028      	b.n	8001036 <ydlidar_process_data+0x10a>
                    }
                    current_parsing_state = STATE_RECEIVE_SAMPLES;
 8000fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8001058 <ydlidar_process_data+0x12c>)
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	701a      	strb	r2, [r3, #0]
                }
                break;
 8000fea:	e021      	b.n	8001030 <ydlidar_process_data+0x104>

            case STATE_RECEIVE_SAMPLES:
                current_packet_buffer[current_packet_idx++] = byte;
 8000fec:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <ydlidar_process_data+0x138>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	b291      	uxth	r1, r2
 8000ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <ydlidar_process_data+0x138>)
 8000ff6:	8011      	strh	r1, [r2, #0]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4a19      	ldr	r2, [pc, #100]	@ (8001060 <ydlidar_process_data+0x134>)
 8000ffc:	7afb      	ldrb	r3, [r7, #11]
 8000ffe:	5453      	strb	r3, [r2, r1]

                if (current_packet_idx >= expected_packet_len) {
 8001000:	4b18      	ldr	r3, [pc, #96]	@ (8001064 <ydlidar_process_data+0x138>)
 8001002:	881a      	ldrh	r2, [r3, #0]
 8001004:	4b18      	ldr	r3, [pc, #96]	@ (8001068 <ydlidar_process_data+0x13c>)
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	429a      	cmp	r2, r3
 800100a:	d313      	bcc.n	8001034 <ydlidar_process_data+0x108>
                    decode_packet(current_packet_buffer, expected_packet_len);
 800100c:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <ydlidar_process_data+0x13c>)
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	4813      	ldr	r0, [pc, #76]	@ (8001060 <ydlidar_process_data+0x134>)
 8001014:	f000 f82c 	bl	8001070 <decode_packet>

                    current_parsing_state = STATE_WAIT_HEADER;
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <ydlidar_process_data+0x12c>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
                    current_packet_idx = 0;
 800101e:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <ydlidar_process_data+0x138>)
 8001020:	2200      	movs	r2, #0
 8001022:	801a      	strh	r2, [r3, #0]
                    expected_packet_len = 0;
 8001024:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <ydlidar_process_data+0x13c>)
 8001026:	2200      	movs	r2, #0
 8001028:	801a      	strh	r2, [r3, #0]
                }
                break;
 800102a:	e003      	b.n	8001034 <ydlidar_process_data+0x108>
                break;
 800102c:	bf00      	nop
 800102e:	e002      	b.n	8001036 <ydlidar_process_data+0x10a>
                break;
 8001030:	bf00      	nop
 8001032:	e000      	b.n	8001036 <ydlidar_process_data+0x10a>
                break;
 8001034:	bf00      	nop
        }
        last_byte = byte; // Store the current byte for the next iteration
 8001036:	4a09      	ldr	r2, [pc, #36]	@ (800105c <ydlidar_process_data+0x130>)
 8001038:	7afb      	ldrb	r3, [r7, #11]
 800103a:	7013      	strb	r3, [r2, #0]
    for (size_t i = 0; i < len; ++i) {
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	3301      	adds	r3, #1
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	f4ff af78 	bcc.w	8000f3c <ydlidar_process_data+0x10>
    }
}
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000088 	.word	0x20000088
 800105c:	20000564 	.word	0x20000564
 8001060:	2000008c 	.word	0x2000008c
 8001064:	20000290 	.word	0x20000290
 8001068:	20000292 	.word	0x20000292
 800106c:	0800a654 	.word	0x0800a654

08001070 <decode_packet>:


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b090      	sub	sp, #64	@ 0x40
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	807b      	strh	r3, [r7, #2]
    // Checksum validation
    uint16_t calculated_checksum = 0;
 800107c:	2300      	movs	r3, #0
 800107e:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Calculate checksum over PH(2), CT(1)+LSN(1), FSA(2), LSA(2)
    for (int i = 0; i < 8; i += 2) {
 8001080:	2300      	movs	r3, #0
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001084:	e016      	b.n	80010b4 <decode_packet+0x44>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	4413      	add	r3, r2
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	b21a      	sxth	r2, r3
 8001090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001092:	3301      	adds	r3, #1
 8001094:	6879      	ldr	r1, [r7, #4]
 8001096:	440b      	add	r3, r1
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	b21b      	sxth	r3, r3
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	813b      	strh	r3, [r7, #8]
        calculated_checksum ^= word;
 80010a6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80010a8:	893b      	ldrh	r3, [r7, #8]
 80010aa:	4053      	eors	r3, r2
 80010ac:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 8; i += 2) {
 80010ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010b0:	3302      	adds	r3, #2
 80010b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80010b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010b6:	2b07      	cmp	r3, #7
 80010b8:	dde5      	ble.n	8001086 <decode_packet+0x16>
    }
    // Calculate checksum over Samples (starting at byte 10)
    for (int i = 10; i < packet_len; i += 2) {
 80010ba:	230a      	movs	r3, #10
 80010bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80010be:	e016      	b.n	80010ee <decode_packet+0x7e>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 80010c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010cc:	3301      	adds	r3, #1
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	440b      	add	r3, r1
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21b      	sxth	r3, r3
 80010da:	4313      	orrs	r3, r2
 80010dc:	b21b      	sxth	r3, r3
 80010de:	817b      	strh	r3, [r7, #10]
        calculated_checksum ^= word;
 80010e0:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80010e2:	897b      	ldrh	r3, [r7, #10]
 80010e4:	4053      	eors	r3, r2
 80010e6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 10; i < packet_len; i += 2) {
 80010e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010ea:	3302      	adds	r3, #2
 80010ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010f2:	429a      	cmp	r2, r3
 80010f4:	dbe4      	blt.n	80010c0 <decode_packet+0x50>
    }

    lidar_response_point_cloud_t* response = (lidar_response_point_cloud_t*)&packet_data[2];
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3302      	adds	r3, #2
 80010fa:	617b      	str	r3, [r7, #20]
    uint16_t received_checksum = response->check_code;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	88db      	ldrh	r3, [r3, #6]
 8001100:	827b      	strh	r3, [r7, #18]

    if (calculated_checksum != received_checksum) {
 8001102:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001104:	8a7b      	ldrh	r3, [r7, #18]
 8001106:	429a      	cmp	r2, r3
 8001108:	d006      	beq.n	8001118 <decode_packet+0xa8>
        LIDAR_LOG("Checksum error: Calculated 0x%04X, Received 0x%04X. Packet discarded.\r\n", calculated_checksum, received_checksum);
 800110a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800110c:	8a7a      	ldrh	r2, [r7, #18]
 800110e:	4619      	mov	r1, r3
 8001110:	4893      	ldr	r0, [pc, #588]	@ (8001360 <decode_packet+0x2f0>)
 8001112:	f008 fa71 	bl	80095f8 <iprintf>
        return; // Discard packet
 8001116:	e11b      	b.n	8001350 <decode_packet+0x2e0>
    }

    float start_angle_deg = ((float)(response->start_angle >> 1) / 64.0f); // Rshiftbit(FSA,1)/64
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	885b      	ldrh	r3, [r3, #2]
 800111c:	085b      	lsrs	r3, r3, #1
 800111e:	b29b      	uxth	r3, r3
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001128:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 8001364 <decode_packet+0x2f4>
 800112c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001130:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float end_angle_deg = ((float)(response->end_angle >> 1) / 64.0f); // Rshiftbit(LSA,1)/64
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	889b      	ldrh	r3, [r3, #4]
 8001138:	085b      	lsrs	r3, r3, #1
 800113a:	b29b      	uxth	r3, r3
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001144:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001364 <decode_packet+0x2f4>
 8001148:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800114c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Adjust angles to be within 0-360 range
    if (start_angle_deg > 360.0f) start_angle_deg -= 360.0f;
 8001150:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001154:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8001368 <decode_packet+0x2f8>
 8001158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800115c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001160:	dd07      	ble.n	8001172 <decode_packet+0x102>
 8001162:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001166:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8001368 <decode_packet+0x2f8>
 800116a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800116e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (end_angle_deg > 360.0f) end_angle_deg -= 360.0f;
 8001172:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001176:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001368 <decode_packet+0x2f8>
 800117a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800117e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001182:	dd07      	ble.n	8001194 <decode_packet+0x124>
 8001184:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001188:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8001368 <decode_packet+0x2f8>
 800118c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001190:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (response->sample_quantity > 0) {
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	785b      	ldrb	r3, [r3, #1]
 8001198:	2b00      	cmp	r3, #0
 800119a:	f000 80d9 	beq.w	8001350 <decode_packet+0x2e0>
        // printf("Samples:\r\n");
        float diff_angle_deg = 0;
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (response->sample_quantity > 1) {
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	785b      	ldrb	r3, [r3, #1]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d916      	bls.n	80011da <decode_packet+0x16a>
            diff_angle_deg = end_angle_deg - start_angle_deg;
 80011ac:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80011b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            if (diff_angle_deg < 0) {
 80011bc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c8:	d507      	bpl.n	80011da <decode_packet+0x16a>
                diff_angle_deg += 360.0f;
 80011ca:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80011ce:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001368 <decode_packet+0x2f8>
 80011d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011d6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }

        for (int i = 0; i < response->sample_quantity; i++) {
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80011de:	e0b0      	b.n	8001342 <decode_packet+0x2d2>
            uint16_t raw_distance = response->samples[i];
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011e4:	3204      	adds	r2, #4
 80011e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011ea:	823b      	strh	r3, [r7, #16]
            float distance_mm = (float)raw_distance / 4.0f;
 80011ec:	8a3b      	ldrh	r3, [r7, #16]
 80011ee:	ee07 3a90 	vmov	s15, r3
 80011f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011f6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80011fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011fe:	edc7 7a03 	vstr	s15, [r7, #12]

            float current_angle_deg;
            if (response->sample_quantity == 1) {
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	785b      	ldrb	r3, [r3, #1]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d102      	bne.n	8001210 <decode_packet+0x1a0>
                current_angle_deg = start_angle_deg;
 800120a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800120c:	623b      	str	r3, [r7, #32]
 800120e:	e017      	b.n	8001240 <decode_packet+0x1d0>
            } else {
                current_angle_deg = start_angle_deg + (diff_angle_deg / (response->sample_quantity - 1)) * i;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	785b      	ldrb	r3, [r3, #1]
 8001214:	3b01      	subs	r3, #1
 8001216:	ee07 3a90 	vmov	s15, r3
 800121a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800121e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001228:	ee07 3a90 	vmov	s15, r3
 800122c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001234:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123c:	edc7 7a08 	vstr	s15, [r7, #32]
            }

            // Second-level analysis (Geometric Correction)
            float ang_correct = 0.0f;
 8001240:	f04f 0300 	mov.w	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
            if (distance_mm > 0.0f) {
 8001246:	edd7 7a03 	vldr	s15, [r7, #12]
 800124a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800124e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001252:	dd27      	ble.n	80012a4 <decode_packet+0x234>
                ang_correct = atanf(21.8f * (155.3f - distance_mm) / (155.3f * distance_mm)) * (180.0f / M_PI);
 8001254:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800136c <decode_packet+0x2fc>
 8001258:	edd7 7a03 	vldr	s15, [r7, #12]
 800125c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001260:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001370 <decode_packet+0x300>
 8001264:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001268:	edd7 7a03 	vldr	s15, [r7, #12]
 800126c:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 800136c <decode_packet+0x2fc>
 8001270:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001274:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001278:	eeb0 0a66 	vmov.f32	s0, s13
 800127c:	f009 f8f2 	bl	800a464 <atanf>
 8001280:	ee10 3a10 	vmov	r3, s0
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff faa9 	bl	80007dc <__aeabi_f2d>
 800128a:	a333      	add	r3, pc, #204	@ (adr r3, 8001358 <decode_packet+0x2e8>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f816 	bl	80002c0 <__aeabi_dmul>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	f7ff faf6 	bl	800088c <__aeabi_d2f>
 80012a0:	4603      	mov	r3, r0
 80012a2:	61fb      	str	r3, [r7, #28]
            }
            current_angle_deg += ang_correct;
 80012a4:	ed97 7a08 	vldr	s14, [r7, #32]
 80012a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80012ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b0:	edc7 7a08 	vstr	s15, [r7, #32]

            if (current_angle_deg >= 360.0f) current_angle_deg -= 360.0f;
 80012b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80012b8:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001368 <decode_packet+0x2f8>
 80012bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c4:	db08      	blt.n	80012d8 <decode_packet+0x268>
 80012c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80012ca:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001368 <decode_packet+0x2f8>
 80012ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012d2:	edc7 7a08 	vstr	s15, [r7, #32]
 80012d6:	e00e      	b.n	80012f6 <decode_packet+0x286>
            else if (current_angle_deg < 0.0f) current_angle_deg += 360.0f;
 80012d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80012dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e4:	d507      	bpl.n	80012f6 <decode_packet+0x286>
 80012e6:	edd7 7a08 	vldr	s15, [r7, #32]
 80012ea:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001368 <decode_packet+0x2f8>
 80012ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012f2:	edc7 7a08 	vstr	s15, [r7, #32]

            // Store in 360-degree buffer
            int index = (int)(current_angle_deg + 0.5f); // Round to nearest int
 80012f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80012fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001302:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001306:	ee17 3a90 	vmov	r3, s15
 800130a:	61bb      	str	r3, [r7, #24]
            if (index >= NB_DEGRES) index = 0;
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001312:	db01      	blt.n	8001318 <decode_packet+0x2a8>
 8001314:	2300      	movs	r3, #0
 8001316:	61bb      	str	r3, [r7, #24]

            if (distance_mm > 0) {
 8001318:	edd7 7a03 	vldr	s15, [r7, #12]
 800131c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001324:	dd0a      	ble.n	800133c <decode_packet+0x2cc>
                 g_scan_distances_mm[index] = (uint16_t)distance_mm;
 8001326:	edd7 7a03 	vldr	s15, [r7, #12]
 800132a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800132e:	ee17 3a90 	vmov	r3, s15
 8001332:	b299      	uxth	r1, r3
 8001334:	4a0f      	ldr	r2, [pc, #60]	@ (8001374 <decode_packet+0x304>)
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < response->sample_quantity; i++) {
 800133c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800133e:	3301      	adds	r3, #1
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	785b      	ldrb	r3, [r3, #1]
 8001346:	461a      	mov	r2, r3
 8001348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134a:	4293      	cmp	r3, r2
 800134c:	f6ff af48 	blt.w	80011e0 <decode_packet+0x170>
            }
        }
    }
}
 8001350:	3740      	adds	r7, #64	@ 0x40
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	1a63c1f8 	.word	0x1a63c1f8
 800135c:	404ca5dc 	.word	0x404ca5dc
 8001360:	0800a688 	.word	0x0800a688
 8001364:	42800000 	.word	0x42800000
 8001368:	43b40000 	.word	0x43b40000
 800136c:	431b4ccd 	.word	0x431b4ccd
 8001370:	41ae6666 	.word	0x41ae6666
 8001374:	20000294 	.word	0x20000294

08001378 <ydlidar_detect_objects>:
uint16_t ydlidar_get_distance(uint16_t angle_deg) {
    if (angle_deg >= NB_DEGRES) return 0;
    return g_scan_distances_mm[angle_deg];
}

void ydlidar_detect_objects(LidarObject_t* objects, uint8_t* object_count) {
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	b08d      	sub	sp, #52	@ 0x34
 800137c:	af04      	add	r7, sp, #16
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
    *object_count = 0;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
    int points_in_object = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]
    float sum_dist = 0;
 800138c:	f04f 0300 	mov.w	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
    float sum_angle = 0; // Warning: Simple average works for small objects not crossing 0/360
 8001392:	f04f 0300 	mov.w	r3, #0
 8001396:	617b      	str	r3, [r7, #20]

    for (int i = 1; i < NB_DEGRES; i++) {
 8001398:	2301      	movs	r3, #1
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	e0fc      	b.n	8001598 <ydlidar_detect_objects+0x220>
        uint16_t dist_prev = g_scan_distances_mm[i - 1];
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	3b01      	subs	r3, #1
 80013a2:	4a77      	ldr	r2, [pc, #476]	@ (8001580 <ydlidar_detect_objects+0x208>)
 80013a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a8:	81fb      	strh	r3, [r7, #14]
        uint16_t dist_curr = g_scan_distances_mm[i];
 80013aa:	4a75      	ldr	r2, [pc, #468]	@ (8001580 <ydlidar_detect_objects+0x208>)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b2:	81bb      	strh	r3, [r7, #12]

        // Ignorer les points nuls (non mesurés)
        if (dist_curr == 0) continue;
 80013b4:	89bb      	ldrh	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 80ea 	beq.w	8001590 <ydlidar_detect_objects+0x218>
        if (dist_prev == 0) {
 80013bc:	89fb      	ldrh	r3, [r7, #14]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d110      	bne.n	80013e4 <ydlidar_detect_objects+0x6c>
            sum_dist = dist_curr;
 80013c2:	89bb      	ldrh	r3, [r7, #12]
 80013c4:	ee07 3a90 	vmov	s15, r3
 80013c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013cc:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	ee07 3a90 	vmov	s15, r3
 80013d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013da:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	61fb      	str	r3, [r7, #28]
            continue;
 80013e2:	e0d6      	b.n	8001592 <ydlidar_detect_objects+0x21a>
        }

        // Check discontinuity
        if (fabsf((float)dist_curr - (float)dist_prev) > DETECT_THRESHOLD) {
 80013e4:	89bb      	ldrh	r3, [r7, #12]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013fc:	eef0 7ae7 	vabs.f32	s15, s15
 8001400:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001584 <ydlidar_detect_objects+0x20c>
 8001404:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140c:	f340 809e 	ble.w	800154c <ydlidar_detect_objects+0x1d4>
            // End of an object, save it if valid
            if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	2b01      	cmp	r3, #1
 8001414:	f340 8089 	ble.w	800152a <ydlidar_detect_objects+0x1b2>
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b13      	cmp	r3, #19
 800141e:	f200 8084 	bhi.w	800152a <ydlidar_detect_objects+0x1b2>
                objects[*object_count].distance = sum_dist / points_in_object;
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	461a      	mov	r2, r3
 8001432:	4613      	mov	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	4413      	add	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	461a      	mov	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4413      	add	r3, r2
 8001440:	edd7 6a06 	vldr	s13, [r7, #24]
 8001444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001448:	edc3 7a01 	vstr	s15, [r3, #4]
                objects[*object_count].angle = sum_angle / points_in_object;
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	ee07 3a90 	vmov	s15, r3
 8001452:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	461a      	mov	r2, r3
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	461a      	mov	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	edd7 6a05 	vldr	s13, [r7, #20]
 800146e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001472:	edc3 7a00 	vstr	s15, [r3]
                objects[*object_count].size = points_in_object;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	461a      	mov	r2, r3
 800147c:	4613      	mov	r3, r2
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	4413      	add	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	461a      	mov	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	69fa      	ldr	r2, [r7, #28]
 800148c:	609a      	str	r2, [r3, #8]

                // Filter by distance
                if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	4613      	mov	r3, r2
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	4413      	add	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	461a      	mov	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80014a6:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800158c <ydlidar_detect_objects+0x214>
 80014aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	d83a      	bhi.n	800152a <ydlidar_detect_objects+0x1b2>
                    LIDAR_LOG("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	461e      	mov	r6, r3
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	4613      	mov	r3, r2
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4413      	add	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	461a      	mov	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff f983 	bl	80007dc <__aeabi_f2d>
 80014d6:	4604      	mov	r4, r0
 80014d8:	460d      	mov	r5, r1
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	461a      	mov	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff f973 	bl	80007dc <__aeabi_f2d>
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	461a      	mov	r2, r3
 80014fc:	4613      	mov	r3, r2
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	4413      	add	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	461a      	mov	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	9302      	str	r3, [sp, #8]
 800150e:	e9cd 0100 	strd	r0, r1, [sp]
 8001512:	4622      	mov	r2, r4
 8001514:	462b      	mov	r3, r5
 8001516:	4631      	mov	r1, r6
 8001518:	481b      	ldr	r0, [pc, #108]	@ (8001588 <ydlidar_detect_objects+0x210>)
 800151a:	f008 f86d 	bl	80095f8 <iprintf>
                    (*object_count)++;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	3301      	adds	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	701a      	strb	r2, [r3, #0]
                }
            }

            // Start new object
            sum_dist = dist_curr;
 800152a:	89bb      	ldrh	r3, [r7, #12]
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001534:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	ee07 3a90 	vmov	s15, r3
 800153e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001542:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 8001546:	2301      	movs	r3, #1
 8001548:	61fb      	str	r3, [r7, #28]
 800154a:	e022      	b.n	8001592 <ydlidar_detect_objects+0x21a>
        } else {
            // Continue object
            sum_dist += dist_curr;
 800154c:	89bb      	ldrh	r3, [r7, #12]
 800154e:	ee07 3a90 	vmov	s15, r3
 8001552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001556:	ed97 7a06 	vldr	s14, [r7, #24]
 800155a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800155e:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle += i;
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800156c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001574:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object++;
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	3301      	adds	r3, #1
 800157c:	61fb      	str	r3, [r7, #28]
 800157e:	e008      	b.n	8001592 <ydlidar_detect_objects+0x21a>
 8001580:	20000294 	.word	0x20000294
 8001584:	42480000 	.word	0x42480000
 8001588:	0800a6d0 	.word	0x0800a6d0
 800158c:	44fa0000 	.word	0x44fa0000
        if (dist_curr == 0) continue;
 8001590:	bf00      	nop
    for (int i = 1; i < NB_DEGRES; i++) {
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	3301      	adds	r3, #1
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800159e:	f6ff aefe 	blt.w	800139e <ydlidar_detect_objects+0x26>
        }
    }

    // Check last segment
    if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	f340 8089 	ble.w	80016bc <ydlidar_detect_objects+0x344>
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b13      	cmp	r3, #19
 80015b0:	f200 8084 	bhi.w	80016bc <ydlidar_detect_objects+0x344>
         objects[*object_count].distance = sum_dist / points_in_object;
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	ee07 3a90 	vmov	s15, r3
 80015ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	4413      	add	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	461a      	mov	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	edd7 6a06 	vldr	s13, [r7, #24]
 80015d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015da:	edc3 7a01 	vstr	s15, [r3, #4]
         objects[*object_count].angle = sum_angle / points_in_object;
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	ee07 3a90 	vmov	s15, r3
 80015e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4613      	mov	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	461a      	mov	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4413      	add	r3, r2
 80015fc:	edd7 6a05 	vldr	s13, [r7, #20]
 8001600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001604:	edc3 7a00 	vstr	s15, [r3]
         objects[*object_count].size = points_in_object;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	461a      	mov	r2, r3
 800160e:	4613      	mov	r3, r2
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	461a      	mov	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4413      	add	r3, r2
 800161c:	69fa      	ldr	r2, [r7, #28]
 800161e:	609a      	str	r2, [r3, #8]

         // Filter by distance
         if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4613      	mov	r3, r2
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4413      	add	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	461a      	mov	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4413      	add	r3, r2
 8001634:	edd3 7a01 	vldr	s15, [r3, #4]
 8001638:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 800158c <ydlidar_detect_objects+0x214>
 800163c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001644:	d83a      	bhi.n	80016bc <ydlidar_detect_objects+0x344>
            LIDAR_LOG("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	461e      	mov	r6, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	461a      	mov	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4413      	add	r3, r2
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff f8ba 	bl	80007dc <__aeabi_f2d>
 8001668:	4604      	mov	r4, r0
 800166a:	460d      	mov	r5, r1
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	461a      	mov	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4413      	add	r3, r2
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff f8aa 	bl	80007dc <__aeabi_f2d>
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	4613      	mov	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4413      	add	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	461a      	mov	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4413      	add	r3, r2
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	9302      	str	r3, [sp, #8]
 80016a0:	e9cd 0100 	strd	r0, r1, [sp]
 80016a4:	4622      	mov	r2, r4
 80016a6:	462b      	mov	r3, r5
 80016a8:	4631      	mov	r1, r6
 80016aa:	4809      	ldr	r0, [pc, #36]	@ (80016d0 <ydlidar_detect_objects+0x358>)
 80016ac:	f007 ffa4 	bl	80095f8 <iprintf>
            (*object_count)++;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	3301      	adds	r3, #1
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	701a      	strb	r2, [r3, #0]
         }
    }
    LIDAR_LOG("Total Objects Detected: %d\r\n", *object_count);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	4804      	ldr	r0, [pc, #16]	@ (80016d4 <ydlidar_detect_objects+0x35c>)
 80016c4:	f007 ff98 	bl	80095f8 <iprintf>
}
 80016c8:	bf00      	nop
 80016ca:	3724      	adds	r7, #36	@ 0x24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d0:	0800a6d0 	.word	0x0800a6d0
 80016d4:	0800a708 	.word	0x0800a708

080016d8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    
  /* Create Mutexes */
  xI2C1Mutex = xSemaphoreCreateMutex();
 80016de:	2001      	movs	r0, #1
 80016e0:	f006 f80a 	bl	80076f8 <xQueueCreateMutex>
 80016e4:	4603      	mov	r3, r0
 80016e6:	4a15      	ldr	r2, [pc, #84]	@ (800173c <MX_FREERTOS_Init+0x64>)
 80016e8:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 80016ea:	2001      	movs	r0, #1
 80016ec:	f006 f804 	bl	80076f8 <xQueueCreateMutex>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4a13      	ldr	r2, [pc, #76]	@ (8001740 <MX_FREERTOS_Init+0x68>)
 80016f4:	6013      	str	r3, [r2, #0]

  /* Create Tasks */
  // Priority 1 (Low) for Default Task
  xTaskCreate(vDefaultTask, "DefaultTask", 128, NULL, 1, &xDefaultTaskHandle);
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <MX_FREERTOS_Init+0x6c>)
 80016f8:	9301      	str	r3, [sp, #4]
 80016fa:	2301      	movs	r3, #1
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	2300      	movs	r3, #0
 8001700:	2280      	movs	r2, #128	@ 0x80
 8001702:	4911      	ldr	r1, [pc, #68]	@ (8001748 <MX_FREERTOS_Init+0x70>)
 8001704:	4811      	ldr	r0, [pc, #68]	@ (800174c <MX_FREERTOS_Init+0x74>)
 8001706:	f006 fb23 	bl	8007d50 <xTaskCreate>
  
  // Priority 2 (BelowNormal) for IMU Task
  xTaskCreate(vImuTask, "ImuTask", 256, NULL, 2, &xImuTaskHandle);
 800170a:	4b11      	ldr	r3, [pc, #68]	@ (8001750 <MX_FREERTOS_Init+0x78>)
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2300      	movs	r3, #0
 8001714:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001718:	490e      	ldr	r1, [pc, #56]	@ (8001754 <MX_FREERTOS_Init+0x7c>)
 800171a:	480f      	ldr	r0, [pc, #60]	@ (8001758 <MX_FREERTOS_Init+0x80>)
 800171c:	f006 fb18 	bl	8007d50 <xTaskCreate>

  // Priority 3 (Normal) for Lidar Task
  xTaskCreate(vLidarTask, "LidarTask", 512, NULL, 3, &xLidarTaskHandle);
 8001720:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <MX_FREERTOS_Init+0x84>)
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	2303      	movs	r3, #3
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	2300      	movs	r3, #0
 800172a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800172e:	490c      	ldr	r1, [pc, #48]	@ (8001760 <MX_FREERTOS_Init+0x88>)
 8001730:	480c      	ldr	r0, [pc, #48]	@ (8001764 <MX_FREERTOS_Init+0x8c>)
 8001732:	f006 fb0d 	bl	8007d50 <xTaskCreate>

  /* USER CODE END Init */
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000574 	.word	0x20000574
 8001740:	20000578 	.word	0x20000578
 8001744:	20000570 	.word	0x20000570
 8001748:	0800a728 	.word	0x0800a728
 800174c:	08001951 	.word	0x08001951
 8001750:	2000056c 	.word	0x2000056c
 8001754:	0800a734 	.word	0x0800a734
 8001758:	0800187d 	.word	0x0800187d
 800175c:	20000568 	.word	0x20000568
 8001760:	0800a73c 	.word	0x0800a73c
 8001764:	08001769 	.word	0x08001769

08001768 <vLidarTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vLidarTask */
void vLidarTask(void *pvParameters)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b0c0      	sub	sp, #256	@ 0x100
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vLidarTask */
  ydlidar_init();
 8001770:	f7ff fbbc 	bl	8000eec <ydlidar_init>
  
  // Start Circular DMA Reception
  if (HAL_UART_Receive_DMA(&huart2, lidar_dma_buffer, LIDAR_DMA_BUFFER_SIZE) != HAL_OK) {
 8001774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001778:	493b      	ldr	r1, [pc, #236]	@ (8001868 <vLidarTask+0x100>)
 800177a:	483c      	ldr	r0, [pc, #240]	@ (800186c <vLidarTask+0x104>)
 800177c:	f004 fdec 	bl	8006358 <HAL_UART_Receive_DMA>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d002      	beq.n	800178c <vLidarTask+0x24>
      // Handle Error
      printf("LIDAR DMA Error\r\n");
 8001786:	483a      	ldr	r0, [pc, #232]	@ (8001870 <vLidarTask+0x108>)
 8001788:	f007 ff9e 	bl	80096c8 <puts>
  }

  uint16_t old_pos = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
  static uint32_t last_check = 0;

  for(;;)
  {
    // 1. Process Incoming Data from DMA
    uint16_t pos = LIDAR_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8001792:	4b36      	ldr	r3, [pc, #216]	@ (800186c <vLidarTask+0x104>)
 8001794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	b29b      	uxth	r3, r3
 800179e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80017a2:	f8a7 30fc 	strh.w	r3, [r7, #252]	@ 0xfc
    
    if (pos != old_pos) {
 80017a6:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 80017aa:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d02c      	beq.n	800180c <vLidarTask+0xa4>
      if (pos > old_pos) {
 80017b2:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 80017b6:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d90c      	bls.n	80017d8 <vLidarTask+0x70>
        ydlidar_process_data(&lidar_dma_buffer[old_pos], pos - old_pos);
 80017be:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80017c2:	4a29      	ldr	r2, [pc, #164]	@ (8001868 <vLidarTask+0x100>)
 80017c4:	1898      	adds	r0, r3, r2
 80017c6:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 80017ca:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	4619      	mov	r1, r3
 80017d2:	f7ff fbab 	bl	8000f2c <ydlidar_process_data>
 80017d6:	e015      	b.n	8001804 <vLidarTask+0x9c>
      } else {
        ydlidar_process_data(&lidar_dma_buffer[old_pos], LIDAR_DMA_BUFFER_SIZE - old_pos);
 80017d8:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80017dc:	4a22      	ldr	r2, [pc, #136]	@ (8001868 <vLidarTask+0x100>)
 80017de:	441a      	add	r2, r3
 80017e0:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 80017e4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80017e8:	4619      	mov	r1, r3
 80017ea:	4610      	mov	r0, r2
 80017ec:	f7ff fb9e 	bl	8000f2c <ydlidar_process_data>
        if (pos > 0) {
 80017f0:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <vLidarTask+0x9c>
            ydlidar_process_data(&lidar_dma_buffer[0], pos);
 80017f8:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 80017fc:	4619      	mov	r1, r3
 80017fe:	481a      	ldr	r0, [pc, #104]	@ (8001868 <vLidarTask+0x100>)
 8001800:	f7ff fb94 	bl	8000f2c <ydlidar_process_data>
        }
      }
      old_pos = pos;
 8001804:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8001808:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
    }

    // 2. Object Detection (every 50ms)
    if ((HAL_GetTick() - last_check) > 50) {
 800180c:	f001 f88a 	bl	8002924 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <vLidarTask+0x10c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b32      	cmp	r3, #50	@ 0x32
 800181a:	d920      	bls.n	800185e <vLidarTask+0xf6>
        LidarObject_t objects[MAX_LIDAR_OBJECTS];
        uint8_t count = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb

        // Wait for the UART to be free (Priority to Lidar)
        if (xSemaphoreTake(xUARTMutex, portMAX_DELAY) == pdTRUE) {
 8001822:	4b15      	ldr	r3, [pc, #84]	@ (8001878 <vLidarTask+0x110>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f04f 31ff 	mov.w	r1, #4294967295
 800182a:	4618      	mov	r0, r3
 800182c:	f006 f87e 	bl	800792c <xQueueSemaphoreTake>
 8001830:	4603      	mov	r3, r0
 8001832:	2b01      	cmp	r3, #1
 8001834:	d10e      	bne.n	8001854 <vLidarTask+0xec>
            ydlidar_detect_objects(objects, &count);
 8001836:	f107 02fb 	add.w	r2, r7, #251	@ 0xfb
 800183a:	f107 0308 	add.w	r3, r7, #8
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fd99 	bl	8001378 <ydlidar_detect_objects>
            xSemaphoreGive(xUARTMutex);
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <vLidarTask+0x110>)
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	2300      	movs	r3, #0
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	f005 ff6a 	bl	8007728 <xQueueGenericSend>
        }
        
        last_check = HAL_GetTick();
 8001854:	f001 f866 	bl	8002924 <HAL_GetTick>
 8001858:	4603      	mov	r3, r0
 800185a:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <vLidarTask+0x10c>)
 800185c:	6013      	str	r3, [r2, #0]
    }

    // Yield
    vTaskDelay(pdMS_TO_TICKS(10));
 800185e:	200a      	movs	r0, #10
 8001860:	f006 fbc2 	bl	8007fe8 <vTaskDelay>
  {
 8001864:	e795      	b.n	8001792 <vLidarTask+0x2a>
 8001866:	bf00      	nop
 8001868:	2000057c 	.word	0x2000057c
 800186c:	20000b9c 	.word	0x20000b9c
 8001870:	0800a748 	.word	0x0800a748
 8001874:	2000097c 	.word	0x2000097c
 8001878:	20000578 	.word	0x20000578

0800187c <vImuTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vImuTask */
void vImuTask(void *pvParameters)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vImuTask */
  // Initialization with Mutex Protection
  if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8001884:	4b2c      	ldr	r3, [pc, #176]	@ (8001938 <vImuTask+0xbc>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f04f 31ff 	mov.w	r1, #4294967295
 800188c:	4618      	mov	r0, r3
 800188e:	f006 f84d 	bl	800792c <xQueueSemaphoreTake>
 8001892:	4603      	mov	r3, r0
 8001894:	2b01      	cmp	r3, #1
 8001896:	d11a      	bne.n	80018ce <vImuTask+0x52>
      if (ADXL343_Init(&hi2c1) != HAL_OK) {
 8001898:	4828      	ldr	r0, [pc, #160]	@ (800193c <vImuTask+0xc0>)
 800189a:	f7ff fa10 	bl	8000cbe <ADXL343_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d003      	beq.n	80018ac <vImuTask+0x30>
          printf("IMU Init Failed\r\n");
 80018a4:	4826      	ldr	r0, [pc, #152]	@ (8001940 <vImuTask+0xc4>)
 80018a6:	f007 ff0f 	bl	80096c8 <puts>
 80018aa:	e009      	b.n	80018c0 <vImuTask+0x44>
      } else {
          ADXL343_ConfigShock(&hi2c1, 2.5f, 10.0f);
 80018ac:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 80018b0:	eeb0 0a04 	vmov.f32	s0, #4	@ 0x40200000  2.5
 80018b4:	4821      	ldr	r0, [pc, #132]	@ (800193c <vImuTask+0xc0>)
 80018b6:	f7ff fa7f 	bl	8000db8 <ADXL343_ConfigShock>
          printf("IMU Init OK\r\n");
 80018ba:	4822      	ldr	r0, [pc, #136]	@ (8001944 <vImuTask+0xc8>)
 80018bc:	f007 ff04 	bl	80096c8 <puts>
      }
      xSemaphoreGive(xI2C1Mutex);
 80018c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001938 <vImuTask+0xbc>)
 80018c2:	6818      	ldr	r0, [r3, #0]
 80018c4:	2300      	movs	r3, #0
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	f005 ff2d 	bl	8007728 <xQueueGenericSend>

  adxl343_axes_t accel_data;

  for(;;)
  {
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <vImuTask+0xbc>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f04f 31ff 	mov.w	r1, #4294967295
 80018d6:	4618      	mov	r0, r3
 80018d8:	f006 f828 	bl	800792c <xQueueSemaphoreTake>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d125      	bne.n	800192e <vImuTask+0xb2>
        
        // Read Axes
        if (ADXL343_ReadAxes(&hi2c1, &accel_data) == HAL_OK) {
 80018e2:	f107 0308 	add.w	r3, r7, #8
 80018e6:	4619      	mov	r1, r3
 80018e8:	4814      	ldr	r0, [pc, #80]	@ (800193c <vImuTask+0xc0>)
 80018ea:	f7ff fa28 	bl	8000d3e <ADXL343_ReadAxes>
            // Data available in accel_data.x, .y, .z
        }

        // Check Shock
        if (ADXL343_CheckShock(&hi2c1)) {
 80018ee:	4813      	ldr	r0, [pc, #76]	@ (800193c <vImuTask+0xc0>)
 80018f0:	f7ff fae0 	bl	8000eb4 <ADXL343_CheckShock>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d012      	beq.n	8001920 <vImuTask+0xa4>
            if (xSemaphoreTake(xUARTMutex, 10) == pdTRUE) {
 80018fa:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <vImuTask+0xcc>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	210a      	movs	r1, #10
 8001900:	4618      	mov	r0, r3
 8001902:	f006 f813 	bl	800792c <xQueueSemaphoreTake>
 8001906:	4603      	mov	r3, r0
 8001908:	2b01      	cmp	r3, #1
 800190a:	d109      	bne.n	8001920 <vImuTask+0xa4>
                printf("!!! SHOCK DETECTED !!!\r\n");
 800190c:	480f      	ldr	r0, [pc, #60]	@ (800194c <vImuTask+0xd0>)
 800190e:	f007 fedb 	bl	80096c8 <puts>
                xSemaphoreGive(xUARTMutex);
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <vImuTask+0xcc>)
 8001914:	6818      	ldr	r0, [r3, #0]
 8001916:	2300      	movs	r3, #0
 8001918:	2200      	movs	r2, #0
 800191a:	2100      	movs	r1, #0
 800191c:	f005 ff04 	bl	8007728 <xQueueGenericSend>
            }
        }
        
        xSemaphoreGive(xI2C1Mutex);
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <vImuTask+0xbc>)
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	2300      	movs	r3, #0
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	f005 fefd 	bl	8007728 <xQueueGenericSend>
    }

    vTaskDelay(pdMS_TO_TICKS(100)); // 10Hz
 800192e:	2064      	movs	r0, #100	@ 0x64
 8001930:	f006 fb5a 	bl	8007fe8 <vTaskDelay>
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8001934:	e7cb      	b.n	80018ce <vImuTask+0x52>
 8001936:	bf00      	nop
 8001938:	20000574 	.word	0x20000574
 800193c:	20000980 	.word	0x20000980
 8001940:	0800a75c 	.word	0x0800a75c
 8001944:	0800a770 	.word	0x0800a770
 8001948:	20000578 	.word	0x20000578
 800194c:	0800a780 	.word	0x0800a780

08001950 <vDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vDefaultTask */
void vDefaultTask(void *pvParameters)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(STATUS_SOURIS_LED_GPIO_Port, STATUS_SOURIS_LED_Pin);
 8001958:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800195c:	4804      	ldr	r0, [pc, #16]	@ (8001970 <vDefaultTask+0x20>)
 800195e:	f001 fcd9 	bl	8003314 <HAL_GPIO_TogglePin>
    vTaskDelay(pdMS_TO_TICKS(500));
 8001962:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001966:	f006 fb3f 	bl	8007fe8 <vTaskDelay>
    HAL_GPIO_TogglePin(STATUS_SOURIS_LED_GPIO_Port, STATUS_SOURIS_LED_Pin);
 800196a:	bf00      	nop
 800196c:	e7f4      	b.n	8001958 <vDefaultTask+0x8>
 800196e:	bf00      	nop
 8001970:	48000800 	.word	0x48000800

08001974 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800197a:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <MX_DMA_Init+0x50>)
 800197c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800197e:	4a11      	ldr	r2, [pc, #68]	@ (80019c4 <MX_DMA_Init+0x50>)
 8001980:	f043 0304 	orr.w	r3, r3, #4
 8001984:	6493      	str	r3, [r2, #72]	@ 0x48
 8001986:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <MX_DMA_Init+0x50>)
 8001988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001992:	4b0c      	ldr	r3, [pc, #48]	@ (80019c4 <MX_DMA_Init+0x50>)
 8001994:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001996:	4a0b      	ldr	r2, [pc, #44]	@ (80019c4 <MX_DMA_Init+0x50>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6493      	str	r3, [r2, #72]	@ 0x48
 800199e:	4b09      	ldr	r3, [pc, #36]	@ (80019c4 <MX_DMA_Init+0x50>)
 80019a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	603b      	str	r3, [r7, #0]
 80019a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2105      	movs	r1, #5
 80019ae:	200b      	movs	r0, #11
 80019b0:	f001 f87c 	bl	8002aac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80019b4:	200b      	movs	r0, #11
 80019b6:	f001 f893 	bl	8002ae0 <HAL_NVIC_EnableIRQ>

}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40021000 	.word	0x40021000

080019c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	@ 0x28
 80019cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	609a      	str	r2, [r3, #8]
 80019da:	60da      	str	r2, [r3, #12]
 80019dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019de:	4b53      	ldr	r3, [pc, #332]	@ (8001b2c <MX_GPIO_Init+0x164>)
 80019e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e2:	4a52      	ldr	r2, [pc, #328]	@ (8001b2c <MX_GPIO_Init+0x164>)
 80019e4:	f043 0304 	orr.w	r3, r3, #4
 80019e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ea:	4b50      	ldr	r3, [pc, #320]	@ (8001b2c <MX_GPIO_Init+0x164>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ee:	f003 0304 	and.w	r3, r3, #4
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019f6:	4b4d      	ldr	r3, [pc, #308]	@ (8001b2c <MX_GPIO_Init+0x164>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	4a4c      	ldr	r2, [pc, #304]	@ (8001b2c <MX_GPIO_Init+0x164>)
 80019fc:	f043 0320 	orr.w	r3, r3, #32
 8001a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a02:	4b4a      	ldr	r3, [pc, #296]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a06:	f003 0320 	and.w	r3, r3, #32
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a0e:	4b47      	ldr	r3, [pc, #284]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a12:	4a46      	ldr	r2, [pc, #280]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1a:	4b44      	ldr	r3, [pc, #272]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a26:	4b41      	ldr	r3, [pc, #260]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2a:	4a40      	ldr	r2, [pc, #256]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a32:	4b3e      	ldr	r3, [pc, #248]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	4a3a      	ldr	r2, [pc, #232]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a44:	f043 0302 	orr.w	r3, r3, #2
 8001a48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4a:	4b38      	ldr	r3, [pc, #224]	@ (8001b2c <MX_GPIO_Init+0x164>)
 8001a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	603b      	str	r3, [r7, #0]
 8001a54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 8001a5c:	4834      	ldr	r0, [pc, #208]	@ (8001b30 <MX_GPIO_Init+0x168>)
 8001a5e:	f001 fc41 	bl	80032e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8001a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a6c:	f001 fc3a 	bl	80032e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 8001a70:	2200      	movs	r2, #0
 8001a72:	21f8      	movs	r1, #248	@ 0xf8
 8001a74:	482f      	ldr	r0, [pc, #188]	@ (8001b34 <MX_GPIO_Init+0x16c>)
 8001a76:	f001 fc35 	bl	80032e4 <HAL_GPIO_WritePin>
                          |TOF4_GPIO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STATUS_SOURIS_LED_Pin STATUS_CHAT_LED_Pin TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 8001a7a:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 8001a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a80:	2301      	movs	r3, #1
 8001a82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4619      	mov	r1, r3
 8001a92:	4827      	ldr	r0, [pc, #156]	@ (8001b30 <MX_GPIO_Init+0x168>)
 8001a94:	f001 faa4 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_RESET_Pin */
  GPIO_InitStruct.Pin = BOUTON_RESET_Pin;
 8001a98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_RESET_GPIO_Port, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4822      	ldr	r0, [pc, #136]	@ (8001b38 <MX_GPIO_Init+0x170>)
 8001aae:	f001 fa97 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 8001ab2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001ab6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	481b      	ldr	r0, [pc, #108]	@ (8001b34 <MX_GPIO_Init+0x16c>)
 8001ac8:	f001 fa8a 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_Chat_Souris_Pin */
  GPIO_InitStruct.Pin = BOUTON_Chat_Souris_Pin;
 8001acc:	2340      	movs	r3, #64	@ 0x40
 8001ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ad0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_Chat_Souris_GPIO_Port, &GPIO_InitStruct);
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4813      	ldr	r0, [pc, #76]	@ (8001b30 <MX_GPIO_Init+0x168>)
 8001ae2:	f001 fa7d 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIDAR_M_CTR_Pin TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin;
 8001ae6:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8001aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b02:	f001 fa6d 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF4_XSHUT_Pin TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin
                           TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 8001b06:	23f8      	movs	r3, #248	@ 0xf8
 8001b08:	617b      	str	r3, [r7, #20]
                          |TOF4_GPIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b12:	2300      	movs	r3, #0
 8001b14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <MX_GPIO_Init+0x16c>)
 8001b1e:	f001 fa5f 	bl	8002fe0 <HAL_GPIO_Init>

}
 8001b22:	bf00      	nop
 8001b24:	3728      	adds	r7, #40	@ 0x28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	48000800 	.word	0x48000800
 8001b34:	48000400 	.word	0x48000400
 8001b38:	48001800 	.word	0x48001800

08001b3c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b40:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b42:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb4 <MX_I2C1_Init+0x78>)
 8001b44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001b46:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b48:	4a1b      	ldr	r2, [pc, #108]	@ (8001bb8 <MX_I2C1_Init+0x7c>)
 8001b4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001b4c:	4b18      	ldr	r3, [pc, #96]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b52:	4b17      	ldr	r3, [pc, #92]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b58:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001b5e:	4b14      	ldr	r3, [pc, #80]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b64:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b6a:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b70:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b76:	480e      	ldr	r0, [pc, #56]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b78:	f001 fbe6 	bl	8003348 <HAL_I2C_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b82:	f000 f903 	bl	8001d8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b86:	2100      	movs	r1, #0
 8001b88:	4809      	ldr	r0, [pc, #36]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b8a:	f002 f969 	bl	8003e60 <HAL_I2CEx_ConfigAnalogFilter>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b94:	f000 f8fa 	bl	8001d8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4805      	ldr	r0, [pc, #20]	@ (8001bb0 <MX_I2C1_Init+0x74>)
 8001b9c:	f002 f9ab 	bl	8003ef6 <HAL_I2CEx_ConfigDigitalFilter>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001ba6:	f000 f8f1 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000980 	.word	0x20000980
 8001bb4:	40005400 	.word	0x40005400
 8001bb8:	40b285c2 	.word	0x40b285c2

08001bbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b09a      	sub	sp, #104	@ 0x68
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	2244      	movs	r2, #68	@ 0x44
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f007 fe53 	bl	8009888 <memset>
  if(i2cHandle->Instance==I2C1)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a1f      	ldr	r2, [pc, #124]	@ (8001c64 <HAL_I2C_MspInit+0xa8>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d136      	bne.n	8001c5a <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001bec:	2340      	movs	r3, #64	@ 0x40
 8001bee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f002 ffd9 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c04:	f000 f8c2 	bl	8001d8c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c08:	4b17      	ldr	r3, [pc, #92]	@ (8001c68 <HAL_I2C_MspInit+0xac>)
 8001c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0c:	4a16      	ldr	r2, [pc, #88]	@ (8001c68 <HAL_I2C_MspInit+0xac>)
 8001c0e:	f043 0302 	orr.w	r3, r3, #2
 8001c12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c14:	4b14      	ldr	r3, [pc, #80]	@ (8001c68 <HAL_I2C_MspInit+0xac>)
 8001c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c24:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c26:	2312      	movs	r3, #18
 8001c28:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c32:	2304      	movs	r3, #4
 8001c34:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c36:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	480b      	ldr	r0, [pc, #44]	@ (8001c6c <HAL_I2C_MspInit+0xb0>)
 8001c3e:	f001 f9cf 	bl	8002fe0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <HAL_I2C_MspInit+0xac>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c46:	4a08      	ldr	r2, [pc, #32]	@ (8001c68 <HAL_I2C_MspInit+0xac>)
 8001c48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_I2C_MspInit+0xac>)
 8001c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	3768      	adds	r7, #104	@ 0x68
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40005400 	.word	0x40005400
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	48000400 	.word	0x48000400

08001c70 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001c78:	1d39      	adds	r1, r7, #4
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	2201      	movs	r2, #1
 8001c80:	4803      	ldr	r0, [pc, #12]	@ (8001c90 <__io_putchar+0x20>)
 8001c82:	f004 fadb 	bl	800623c <HAL_UART_Transmit>
	return ch;
 8001c86:	687b      	ldr	r3, [r7, #4]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000b08 	.word	0x20000b08

08001c94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c98:	f000 fe19 	bl	80028ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c9c:	f000 f818 	bl	8001cd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ca0:	f7ff fe92 	bl	80019c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ca4:	f7ff fe66 	bl	8001974 <MX_DMA_Init>
  MX_I2C1_Init();
 8001ca8:	f7ff ff48 	bl	8001b3c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001cac:	f000 fc48 	bl	8002540 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001cb0:	f000 fc92 	bl	80025d8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001cb4:	f000 fbf8 	bl	80024a8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001cb8:	f000 f9ea 	bl	8002090 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001cbc:	f000 fa3c 	bl	8002138 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001cc0:	f000 fab6 	bl	8002230 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001cc4:	f7ff fd08 	bl	80016d8 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 8001cc8:	f006 f9c4 	bl	8008054 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <main+0x38>

08001cd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b094      	sub	sp, #80	@ 0x50
 8001cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cd6:	f107 0318 	add.w	r3, r7, #24
 8001cda:	2238      	movs	r2, #56	@ 0x38
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f007 fdd2 	bl	8009888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f002 f94c 	bl	8003f90 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d02:	2340      	movs	r3, #64	@ 0x40
 8001d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d06:	2302      	movs	r3, #2
 8001d08:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001d0e:	2304      	movs	r3, #4
 8001d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001d12:	2355      	movs	r3, #85	@ 0x55
 8001d14:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d16:	2302      	movs	r3, #2
 8001d18:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d22:	f107 0318 	add.w	r3, r7, #24
 8001d26:	4618      	mov	r0, r3
 8001d28:	f002 f9e6 	bl	80040f8 <HAL_RCC_OscConfig>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d32:	f000 f82b 	bl	8001d8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d36:	230f      	movs	r3, #15
 8001d38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	2104      	movs	r1, #4
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f002 fce4 	bl	800471c <HAL_RCC_ClockConfig>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001d5a:	f000 f817 	bl	8001d8c <Error_Handler>
  }
}
 8001d5e:	bf00      	nop
 8001d60:	3750      	adds	r7, #80	@ 0x50
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d101      	bne.n	8001d7e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d7a:	f000 fdc1 	bl	8002900 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40012c00 	.word	0x40012c00

08001d8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d90:	b672      	cpsid	i
}
 8001d92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <Error_Handler+0x8>

08001d98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9e:	4b12      	ldr	r3, [pc, #72]	@ (8001de8 <HAL_MspInit+0x50>)
 8001da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001da2:	4a11      	ldr	r2, [pc, #68]	@ (8001de8 <HAL_MspInit+0x50>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001daa:	4b0f      	ldr	r3, [pc, #60]	@ (8001de8 <HAL_MspInit+0x50>)
 8001dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	4b0c      	ldr	r3, [pc, #48]	@ (8001de8 <HAL_MspInit+0x50>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	4a0b      	ldr	r2, [pc, #44]	@ (8001de8 <HAL_MspInit+0x50>)
 8001dbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dc2:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <HAL_MspInit+0x50>)
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	210f      	movs	r1, #15
 8001dd2:	f06f 0001 	mvn.w	r0, #1
 8001dd6:	f000 fe69 	bl	8002aac <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001dda:	f002 f97d 	bl	80040d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000

08001dec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	@ 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001dfc:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb0 <HAL_InitTick+0xc4>)
 8001dfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e00:	4a2b      	ldr	r2, [pc, #172]	@ (8001eb0 <HAL_InitTick+0xc4>)
 8001e02:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e06:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e08:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <HAL_InitTick+0xc4>)
 8001e0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e14:	f107 020c 	add.w	r2, r7, #12
 8001e18:	f107 0310 	add.w	r3, r7, #16
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f002 fe50 	bl	8004ac4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e24:	f002 fe38 	bl	8004a98 <HAL_RCC_GetPCLK2Freq>
 8001e28:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2c:	4a21      	ldr	r2, [pc, #132]	@ (8001eb4 <HAL_InitTick+0xc8>)
 8001e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e32:	0c9b      	lsrs	r3, r3, #18
 8001e34:	3b01      	subs	r3, #1
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e38:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e3a:	4a20      	ldr	r2, [pc, #128]	@ (8001ebc <HAL_InitTick+0xd0>)
 8001e3c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e44:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e46:	4a1c      	ldr	r2, [pc, #112]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e52:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001e58:	4817      	ldr	r0, [pc, #92]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e5a:	f003 f899 	bl	8004f90 <HAL_TIM_Base_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001e64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d11b      	bne.n	8001ea4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e6c:	4812      	ldr	r0, [pc, #72]	@ (8001eb8 <HAL_InitTick+0xcc>)
 8001e6e:	f003 f8f1 	bl	8005054 <HAL_TIM_Base_Start_IT>
 8001e72:	4603      	mov	r3, r0
 8001e74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001e78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d111      	bne.n	8001ea4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001e80:	2019      	movs	r0, #25
 8001e82:	f000 fe2d 	bl	8002ae0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2b0f      	cmp	r3, #15
 8001e8a:	d808      	bhi.n	8001e9e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	2019      	movs	r0, #25
 8001e92:	f000 fe0b 	bl	8002aac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e96:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec0 <HAL_InitTick+0xd4>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6013      	str	r3, [r2, #0]
 8001e9c:	e002      	b.n	8001ea4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ea4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3730      	adds	r7, #48	@ 0x30
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	431bde83 	.word	0x431bde83
 8001eb8:	200009d4 	.word	0x200009d4
 8001ebc:	40012c00 	.word	0x40012c00
 8001ec0:	20000004 	.word	0x20000004

08001ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <NMI_Handler+0x4>

08001ecc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <MemManage_Handler+0x4>

08001edc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <BusFault_Handler+0x4>

08001ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <UsageFault_Handler+0x4>

08001eec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001f00:	4802      	ldr	r0, [pc, #8]	@ (8001f0c <DMA1_Channel1_IRQHandler+0x10>)
 8001f02:	f000 ff1e 	bl	8002d42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000cc4 	.word	0x20000cc4

08001f10 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f14:	4802      	ldr	r0, [pc, #8]	@ (8001f20 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001f16:	f003 fa04 	bl	8005322 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	200009d4 	.word	0x200009d4

08001f24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	e00a      	b.n	8001f4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f36:	f3af 8000 	nop.w
 8001f3a:	4601      	mov	r1, r0
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	60ba      	str	r2, [r7, #8]
 8001f42:	b2ca      	uxtb	r2, r1
 8001f44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	dbf0      	blt.n	8001f36 <_read+0x12>
  }

  return len;
 8001f54:	687b      	ldr	r3, [r7, #4]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b086      	sub	sp, #24
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	60f8      	str	r0, [r7, #12]
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	e009      	b.n	8001f84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	60ba      	str	r2, [r7, #8]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff fe79 	bl	8001c70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	3301      	adds	r3, #1
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	dbf1      	blt.n	8001f70 <_write+0x12>
  }
  return len;
 8001f8c:	687b      	ldr	r3, [r7, #4]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <_close>:

int _close(int file)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fbe:	605a      	str	r2, [r3, #4]
  return 0;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <_isatty>:

int _isatty(int file)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fd6:	2301      	movs	r3, #1
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002008:	4a14      	ldr	r2, [pc, #80]	@ (800205c <_sbrk+0x5c>)
 800200a:	4b15      	ldr	r3, [pc, #84]	@ (8002060 <_sbrk+0x60>)
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002014:	4b13      	ldr	r3, [pc, #76]	@ (8002064 <_sbrk+0x64>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d102      	bne.n	8002022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800201c:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <_sbrk+0x64>)
 800201e:	4a12      	ldr	r2, [pc, #72]	@ (8002068 <_sbrk+0x68>)
 8002020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002022:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <_sbrk+0x64>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4413      	add	r3, r2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	429a      	cmp	r2, r3
 800202e:	d207      	bcs.n	8002040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002030:	f007 fcd6 	bl	80099e0 <__errno>
 8002034:	4603      	mov	r3, r0
 8002036:	220c      	movs	r2, #12
 8002038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800203a:	f04f 33ff 	mov.w	r3, #4294967295
 800203e:	e009      	b.n	8002054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002040:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <_sbrk+0x64>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002046:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <_sbrk+0x64>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	4a05      	ldr	r2, [pc, #20]	@ (8002064 <_sbrk+0x64>)
 8002050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002052:	68fb      	ldr	r3, [r7, #12]
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20008000 	.word	0x20008000
 8002060:	00000400 	.word	0x00000400
 8002064:	20000a20 	.word	0x20000a20
 8002068:	20001bc8 	.word	0x20001bc8

0800206c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002070:	4b06      	ldr	r3, [pc, #24]	@ (800208c <SystemInit+0x20>)
 8002072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002076:	4a05      	ldr	r2, [pc, #20]	@ (800208c <SystemInit+0x20>)
 8002078:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800207c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08c      	sub	sp, #48	@ 0x30
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002096:	f107 030c 	add.w	r3, r7, #12
 800209a:	2224      	movs	r2, #36	@ 0x24
 800209c:	2100      	movs	r1, #0
 800209e:	4618      	mov	r0, r3
 80020a0:	f007 fbf2 	bl	8009888 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a4:	463b      	mov	r3, r7
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020ae:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <MX_TIM2_Init+0xa4>)
 80020b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002134 <MX_TIM2_Init+0xa4>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002134 <MX_TIM2_Init+0xa4>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002134 <MX_TIM2_Init+0xa4>)
 80020c4:	f04f 32ff 	mov.w	r2, #4294967295
 80020c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002134 <MX_TIM2_Init+0xa4>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d0:	4b18      	ldr	r3, [pc, #96]	@ (8002134 <MX_TIM2_Init+0xa4>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80020d6:	2301      	movs	r3, #1
 80020d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020de:	2301      	movs	r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020ee:	2301      	movs	r3, #1
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020f2:	2300      	movs	r3, #0
 80020f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80020fa:	f107 030c 	add.w	r3, r7, #12
 80020fe:	4619      	mov	r1, r3
 8002100:	480c      	ldr	r0, [pc, #48]	@ (8002134 <MX_TIM2_Init+0xa4>)
 8002102:	f003 f868 	bl	80051d6 <HAL_TIM_Encoder_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800210c:	f7ff fe3e 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002110:	2300      	movs	r3, #0
 8002112:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002118:	463b      	mov	r3, r7
 800211a:	4619      	mov	r1, r3
 800211c:	4805      	ldr	r0, [pc, #20]	@ (8002134 <MX_TIM2_Init+0xa4>)
 800211e:	f003 ff1d 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002128:	f7ff fe30 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800212c:	bf00      	nop
 800212e:	3730      	adds	r7, #48	@ 0x30
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000a24 	.word	0x20000a24

08002138 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	@ 0x28
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213e:	f107 031c 	add.w	r3, r7, #28
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800214a:	463b      	mov	r3, r7
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
 8002158:	615a      	str	r2, [r3, #20]
 800215a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800215c:	4b32      	ldr	r3, [pc, #200]	@ (8002228 <MX_TIM3_Init+0xf0>)
 800215e:	4a33      	ldr	r2, [pc, #204]	@ (800222c <MX_TIM3_Init+0xf4>)
 8002160:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002162:	4b31      	ldr	r3, [pc, #196]	@ (8002228 <MX_TIM3_Init+0xf0>)
 8002164:	2200      	movs	r2, #0
 8002166:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002168:	4b2f      	ldr	r3, [pc, #188]	@ (8002228 <MX_TIM3_Init+0xf0>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800216e:	4b2e      	ldr	r3, [pc, #184]	@ (8002228 <MX_TIM3_Init+0xf0>)
 8002170:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002174:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002176:	4b2c      	ldr	r3, [pc, #176]	@ (8002228 <MX_TIM3_Init+0xf0>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800217c:	4b2a      	ldr	r3, [pc, #168]	@ (8002228 <MX_TIM3_Init+0xf0>)
 800217e:	2200      	movs	r2, #0
 8002180:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002182:	4829      	ldr	r0, [pc, #164]	@ (8002228 <MX_TIM3_Init+0xf0>)
 8002184:	f002 ffd0 	bl	8005128 <HAL_TIM_PWM_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800218e:	f7ff fdfd 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800219a:	f107 031c 	add.w	r3, r7, #28
 800219e:	4619      	mov	r1, r3
 80021a0:	4821      	ldr	r0, [pc, #132]	@ (8002228 <MX_TIM3_Init+0xf0>)
 80021a2:	f003 fedb 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80021ac:	f7ff fdee 	bl	8001d8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021b0:	2360      	movs	r3, #96	@ 0x60
 80021b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021c0:	463b      	mov	r3, r7
 80021c2:	2200      	movs	r2, #0
 80021c4:	4619      	mov	r1, r3
 80021c6:	4818      	ldr	r0, [pc, #96]	@ (8002228 <MX_TIM3_Init+0xf0>)
 80021c8:	f003 f9fa 	bl	80055c0 <HAL_TIM_PWM_ConfigChannel>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80021d2:	f7ff fddb 	bl	8001d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021d6:	463b      	mov	r3, r7
 80021d8:	2204      	movs	r2, #4
 80021da:	4619      	mov	r1, r3
 80021dc:	4812      	ldr	r0, [pc, #72]	@ (8002228 <MX_TIM3_Init+0xf0>)
 80021de:	f003 f9ef 	bl	80055c0 <HAL_TIM_PWM_ConfigChannel>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80021e8:	f7ff fdd0 	bl	8001d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021ec:	463b      	mov	r3, r7
 80021ee:	2208      	movs	r2, #8
 80021f0:	4619      	mov	r1, r3
 80021f2:	480d      	ldr	r0, [pc, #52]	@ (8002228 <MX_TIM3_Init+0xf0>)
 80021f4:	f003 f9e4 	bl	80055c0 <HAL_TIM_PWM_ConfigChannel>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 80021fe:	f7ff fdc5 	bl	8001d8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002202:	463b      	mov	r3, r7
 8002204:	220c      	movs	r2, #12
 8002206:	4619      	mov	r1, r3
 8002208:	4807      	ldr	r0, [pc, #28]	@ (8002228 <MX_TIM3_Init+0xf0>)
 800220a:	f003 f9d9 	bl	80055c0 <HAL_TIM_PWM_ConfigChannel>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8002214:	f7ff fdba 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002218:	4803      	ldr	r0, [pc, #12]	@ (8002228 <MX_TIM3_Init+0xf0>)
 800221a:	f000 f8f1 	bl	8002400 <HAL_TIM_MspPostInit>

}
 800221e:	bf00      	nop
 8002220:	3728      	adds	r7, #40	@ 0x28
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000a70 	.word	0x20000a70
 800222c:	40000400 	.word	0x40000400

08002230 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08c      	sub	sp, #48	@ 0x30
 8002234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002236:	f107 030c 	add.w	r3, r7, #12
 800223a:	2224      	movs	r2, #36	@ 0x24
 800223c:	2100      	movs	r1, #0
 800223e:	4618      	mov	r0, r3
 8002240:	f007 fb22 	bl	8009888 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002244:	463b      	mov	r3, r7
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800224e:	4b21      	ldr	r3, [pc, #132]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 8002250:	4a21      	ldr	r2, [pc, #132]	@ (80022d8 <MX_TIM4_Init+0xa8>)
 8002252:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002254:	4b1f      	ldr	r3, [pc, #124]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 8002256:	2200      	movs	r2, #0
 8002258:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800225a:	4b1e      	ldr	r3, [pc, #120]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002260:	4b1c      	ldr	r3, [pc, #112]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 8002262:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002266:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002268:	4b1a      	ldr	r3, [pc, #104]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 800226a:	2200      	movs	r2, #0
 800226c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800226e:	4b19      	ldr	r3, [pc, #100]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 8002270:	2200      	movs	r2, #0
 8002272:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002274:	2301      	movs	r3, #1
 8002276:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002278:	2300      	movs	r3, #0
 800227a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800227c:	2301      	movs	r3, #1
 800227e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002280:	2300      	movs	r3, #0
 8002282:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002290:	2300      	movs	r3, #0
 8002292:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002294:	2300      	movs	r3, #0
 8002296:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	4619      	mov	r1, r3
 800229e:	480d      	ldr	r0, [pc, #52]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 80022a0:	f002 ff99 	bl	80051d6 <HAL_TIM_Encoder_Init>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80022aa:	f7ff fd6f 	bl	8001d8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ae:	2300      	movs	r3, #0
 80022b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b2:	2300      	movs	r3, #0
 80022b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022b6:	463b      	mov	r3, r7
 80022b8:	4619      	mov	r1, r3
 80022ba:	4806      	ldr	r0, [pc, #24]	@ (80022d4 <MX_TIM4_Init+0xa4>)
 80022bc:	f003 fe4e 	bl	8005f5c <HAL_TIMEx_MasterConfigSynchronization>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80022c6:	f7ff fd61 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022ca:	bf00      	nop
 80022cc:	3730      	adds	r7, #48	@ 0x30
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000abc 	.word	0x20000abc
 80022d8:	40000800 	.word	0x40000800

080022dc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08c      	sub	sp, #48	@ 0x30
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 031c 	add.w	r3, r7, #28
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022fc:	d129      	bne.n	8002352 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022fe:	4b2e      	ldr	r3, [pc, #184]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002302:	4a2d      	ldr	r2, [pc, #180]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6593      	str	r3, [r2, #88]	@ 0x58
 800230a:	4b2b      	ldr	r3, [pc, #172]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800230c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	61bb      	str	r3, [r7, #24]
 8002314:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002316:	4b28      	ldr	r3, [pc, #160]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231a:	4a27      	ldr	r2, [pc, #156]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002322:	4b25      	ldr	r3, [pc, #148]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC1_PH1_Pin|ENC1_PH2_Pin;
 800232e:	2303      	movs	r3, #3
 8002330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002332:	2302      	movs	r3, #2
 8002334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233a:	2300      	movs	r3, #0
 800233c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800233e:	2301      	movs	r3, #1
 8002340:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	4619      	mov	r1, r3
 8002348:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800234c:	f000 fe48 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002350:	e02e      	b.n	80023b0 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a19      	ldr	r2, [pc, #100]	@ (80023bc <HAL_TIM_Encoder_MspInit+0xe0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d129      	bne.n	80023b0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800235c:	4b16      	ldr	r3, [pc, #88]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800235e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002360:	4a15      	ldr	r2, [pc, #84]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002362:	f043 0304 	orr.w	r3, r3, #4
 8002366:	6593      	str	r3, [r2, #88]	@ 0x58
 8002368:	4b13      	ldr	r3, [pc, #76]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002374:	4b10      	ldr	r3, [pc, #64]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002378:	4a0f      	ldr	r2, [pc, #60]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002380:	4b0d      	ldr	r3, [pc, #52]	@ (80023b8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_PH1_Pin|ENC2_PH2_Pin;
 800238c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002392:	2302      	movs	r3, #2
 8002394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002396:	2300      	movs	r3, #0
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239a:	2300      	movs	r3, #0
 800239c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800239e:	230a      	movs	r3, #10
 80023a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a2:	f107 031c 	add.w	r3, r7, #28
 80023a6:	4619      	mov	r1, r3
 80023a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ac:	f000 fe18 	bl	8002fe0 <HAL_GPIO_Init>
}
 80023b0:	bf00      	nop
 80023b2:	3730      	adds	r7, #48	@ 0x30
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40000800 	.word	0x40000800

080023c0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0a      	ldr	r2, [pc, #40]	@ (80023f8 <HAL_TIM_PWM_MspInit+0x38>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d10b      	bne.n	80023ea <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023d2:	4b0a      	ldr	r3, [pc, #40]	@ (80023fc <HAL_TIM_PWM_MspInit+0x3c>)
 80023d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d6:	4a09      	ldr	r2, [pc, #36]	@ (80023fc <HAL_TIM_PWM_MspInit+0x3c>)
 80023d8:	f043 0302 	orr.w	r3, r3, #2
 80023dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80023de:	4b07      	ldr	r3, [pc, #28]	@ (80023fc <HAL_TIM_PWM_MspInit+0x3c>)
 80023e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80023ea:	bf00      	nop
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40000400 	.word	0x40000400
 80023fc:	40021000 	.word	0x40021000

08002400 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08a      	sub	sp, #40	@ 0x28
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	60da      	str	r2, [r3, #12]
 8002416:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a1f      	ldr	r2, [pc, #124]	@ (800249c <HAL_TIM_MspPostInit+0x9c>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d138      	bne.n	8002494 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002422:	4b1f      	ldr	r3, [pc, #124]	@ (80024a0 <HAL_TIM_MspPostInit+0xa0>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002426:	4a1e      	ldr	r2, [pc, #120]	@ (80024a0 <HAL_TIM_MspPostInit+0xa0>)
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800242e:	4b1c      	ldr	r3, [pc, #112]	@ (80024a0 <HAL_TIM_MspPostInit+0xa0>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	613b      	str	r3, [r7, #16]
 8002438:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243a:	4b19      	ldr	r3, [pc, #100]	@ (80024a0 <HAL_TIM_MspPostInit+0xa0>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243e:	4a18      	ldr	r2, [pc, #96]	@ (80024a0 <HAL_TIM_MspPostInit+0xa0>)
 8002440:	f043 0302 	orr.w	r3, r3, #2
 8002444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002446:	4b16      	ldr	r3, [pc, #88]	@ (80024a0 <HAL_TIM_MspPostInit+0xa0>)
 8002448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM_Mot1_CH1_Pin|PWM_Mot1_CH2_Pin;
 8002452:	23c0      	movs	r3, #192	@ 0xc0
 8002454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	2300      	movs	r3, #0
 8002460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002462:	2302      	movs	r3, #2
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002466:	f107 0314 	add.w	r3, r7, #20
 800246a:	4619      	mov	r1, r3
 800246c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002470:	f000 fdb6 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_Mot2_CH1_Pin|PWM_Mot2_CH2_Pin;
 8002474:	2303      	movs	r3, #3
 8002476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002478:	2302      	movs	r3, #2
 800247a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002480:	2300      	movs	r3, #0
 8002482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002484:	2302      	movs	r3, #2
 8002486:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002488:	f107 0314 	add.w	r3, r7, #20
 800248c:	4619      	mov	r1, r3
 800248e:	4805      	ldr	r0, [pc, #20]	@ (80024a4 <HAL_TIM_MspPostInit+0xa4>)
 8002490:	f000 fda6 	bl	8002fe0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002494:	bf00      	nop
 8002496:	3728      	adds	r7, #40	@ 0x28
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40000400 	.word	0x40000400
 80024a0:	40021000 	.word	0x40021000
 80024a4:	48000400 	.word	0x48000400

080024a8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024ac:	4b22      	ldr	r3, [pc, #136]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024ae:	4a23      	ldr	r2, [pc, #140]	@ (800253c <MX_USART1_UART_Init+0x94>)
 80024b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024b2:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024ce:	220c      	movs	r2, #12
 80024d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024d2:	4b19      	ldr	r3, [pc, #100]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024d8:	4b17      	ldr	r3, [pc, #92]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024da:	2200      	movs	r2, #0
 80024dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024de:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024e4:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024ea:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024f0:	4811      	ldr	r0, [pc, #68]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 80024f2:	f003 fdfb 	bl	80060ec <HAL_UART_Init>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80024fc:	f7ff fc46 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002500:	2100      	movs	r1, #0
 8002502:	480d      	ldr	r0, [pc, #52]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 8002504:	f004 fe9f 	bl	8007246 <HAL_UARTEx_SetTxFifoThreshold>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800250e:	f7ff fc3d 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002512:	2100      	movs	r1, #0
 8002514:	4808      	ldr	r0, [pc, #32]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 8002516:	f004 fed4 	bl	80072c2 <HAL_UARTEx_SetRxFifoThreshold>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002520:	f7ff fc34 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002524:	4804      	ldr	r0, [pc, #16]	@ (8002538 <MX_USART1_UART_Init+0x90>)
 8002526:	f004 fe55 	bl	80071d4 <HAL_UARTEx_DisableFifoMode>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002530:	f7ff fc2c 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}
 8002538:	20000b08 	.word	0x20000b08
 800253c:	40013800 	.word	0x40013800

08002540 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002544:	4b22      	ldr	r3, [pc, #136]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002546:	4a23      	ldr	r2, [pc, #140]	@ (80025d4 <MX_USART2_UART_Init+0x94>)
 8002548:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800254a:	4b21      	ldr	r3, [pc, #132]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 800254c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002550:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002552:	4b1f      	ldr	r3, [pc, #124]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002558:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 800255a:	2200      	movs	r2, #0
 800255c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800255e:	4b1c      	ldr	r3, [pc, #112]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002560:	2200      	movs	r2, #0
 8002562:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8002564:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002566:	2204      	movs	r2, #4
 8002568:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800256a:	4b19      	ldr	r3, [pc, #100]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 800256c:	2200      	movs	r2, #0
 800256e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002570:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002572:	2200      	movs	r2, #0
 8002574:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002576:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002578:	2200      	movs	r2, #0
 800257a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800257c:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 800257e:	2200      	movs	r2, #0
 8002580:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002582:	4b13      	ldr	r3, [pc, #76]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 8002584:	2200      	movs	r2, #0
 8002586:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002588:	4811      	ldr	r0, [pc, #68]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 800258a:	f003 fdff 	bl	800618c <HAL_HalfDuplex_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002594:	f7ff fbfa 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002598:	2100      	movs	r1, #0
 800259a:	480d      	ldr	r0, [pc, #52]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 800259c:	f004 fe53 	bl	8007246 <HAL_UARTEx_SetTxFifoThreshold>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80025a6:	f7ff fbf1 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025aa:	2100      	movs	r1, #0
 80025ac:	4808      	ldr	r0, [pc, #32]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 80025ae:	f004 fe88 	bl	80072c2 <HAL_UARTEx_SetRxFifoThreshold>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80025b8:	f7ff fbe8 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80025bc:	4804      	ldr	r0, [pc, #16]	@ (80025d0 <MX_USART2_UART_Init+0x90>)
 80025be:	f004 fe09 	bl	80071d4 <HAL_UARTEx_DisableFifoMode>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80025c8:	f7ff fbe0 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000b9c 	.word	0x20000b9c
 80025d4:	40004400 	.word	0x40004400

080025d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025dc:	4b22      	ldr	r3, [pc, #136]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 80025de:	4a23      	ldr	r2, [pc, #140]	@ (800266c <MX_USART3_UART_Init+0x94>)
 80025e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025e2:	4b21      	ldr	r3, [pc, #132]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 80025e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 80025fe:	220c      	movs	r2, #12
 8002600:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002602:	4b19      	ldr	r3, [pc, #100]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002604:	2200      	movs	r2, #0
 8002606:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002608:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 800260a:	2200      	movs	r2, #0
 800260c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800260e:	4b16      	ldr	r3, [pc, #88]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002610:	2200      	movs	r2, #0
 8002612:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002614:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002616:	2200      	movs	r2, #0
 8002618:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800261a:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 800261c:	2200      	movs	r2, #0
 800261e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002620:	4811      	ldr	r0, [pc, #68]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002622:	f003 fd63 	bl	80060ec <HAL_UART_Init>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800262c:	f7ff fbae 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002630:	2100      	movs	r1, #0
 8002632:	480d      	ldr	r0, [pc, #52]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002634:	f004 fe07 	bl	8007246 <HAL_UARTEx_SetTxFifoThreshold>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800263e:	f7ff fba5 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002642:	2100      	movs	r1, #0
 8002644:	4808      	ldr	r0, [pc, #32]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002646:	f004 fe3c 	bl	80072c2 <HAL_UARTEx_SetRxFifoThreshold>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002650:	f7ff fb9c 	bl	8001d8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002654:	4804      	ldr	r0, [pc, #16]	@ (8002668 <MX_USART3_UART_Init+0x90>)
 8002656:	f004 fdbd 	bl	80071d4 <HAL_UARTEx_DisableFifoMode>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002660:	f7ff fb94 	bl	8001d8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20000c30 	.word	0x20000c30
 800266c:	40004800 	.word	0x40004800

08002670 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b09e      	sub	sp, #120	@ 0x78
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	609a      	str	r2, [r3, #8]
 8002684:	60da      	str	r2, [r3, #12]
 8002686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002688:	f107 0320 	add.w	r3, r7, #32
 800268c:	2244      	movs	r2, #68	@ 0x44
 800268e:	2100      	movs	r1, #0
 8002690:	4618      	mov	r0, r3
 8002692:	f007 f8f9 	bl	8009888 <memset>
  if(uartHandle->Instance==USART1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a71      	ldr	r2, [pc, #452]	@ (8002860 <HAL_UART_MspInit+0x1f0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d138      	bne.n	8002712 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80026a0:	2301      	movs	r3, #1
 80026a2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80026a4:	2300      	movs	r3, #0
 80026a6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026a8:	f107 0320 	add.w	r3, r7, #32
 80026ac:	4618      	mov	r0, r3
 80026ae:	f002 fa7f 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80026b8:	f7ff fb68 	bl	8001d8c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026bc:	4b69      	ldr	r3, [pc, #420]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 80026be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c0:	4a68      	ldr	r2, [pc, #416]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 80026c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80026c8:	4b66      	ldr	r3, [pc, #408]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 80026ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026d0:	61fb      	str	r3, [r7, #28]
 80026d2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d4:	4b63      	ldr	r3, [pc, #396]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 80026d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d8:	4a62      	ldr	r2, [pc, #392]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 80026da:	f043 0301 	orr.w	r3, r3, #1
 80026de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026e0:	4b60      	ldr	r3, [pc, #384]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 80026e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	61bb      	str	r3, [r7, #24]
 80026ea:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80026ec:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80026f0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f2:	2302      	movs	r3, #2
 80026f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fa:	2300      	movs	r3, #0
 80026fc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026fe:	2307      	movs	r3, #7
 8002700:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002702:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002706:	4619      	mov	r1, r3
 8002708:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800270c:	f000 fc68 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002710:	e0a2      	b.n	8002858 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a54      	ldr	r2, [pc, #336]	@ (8002868 <HAL_UART_MspInit+0x1f8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d161      	bne.n	80027e0 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800271c:	2302      	movs	r3, #2
 800271e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002720:	2300      	movs	r3, #0
 8002722:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002724:	f107 0320 	add.w	r3, r7, #32
 8002728:	4618      	mov	r0, r3
 800272a:	f002 fa41 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8002734:	f7ff fb2a 	bl	8001d8c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002738:	4b4a      	ldr	r3, [pc, #296]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 800273a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273c:	4a49      	ldr	r2, [pc, #292]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 800273e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002742:	6593      	str	r3, [r2, #88]	@ 0x58
 8002744:	4b47      	ldr	r3, [pc, #284]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800274c:	617b      	str	r3, [r7, #20]
 800274e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002750:	4b44      	ldr	r3, [pc, #272]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002754:	4a43      	ldr	r2, [pc, #268]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800275c:	4b41      	ldr	r3, [pc, #260]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 800275e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	613b      	str	r3, [r7, #16]
 8002766:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8002768:	2304      	movs	r3, #4
 800276a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800276c:	2312      	movs	r3, #18
 800276e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002778:	2307      	movs	r3, #7
 800277a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 800277c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002780:	4619      	mov	r1, r3
 8002782:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002786:	f000 fc2b 	bl	8002fe0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800278a:	4b38      	ldr	r3, [pc, #224]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 800278c:	4a38      	ldr	r2, [pc, #224]	@ (8002870 <HAL_UART_MspInit+0x200>)
 800278e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002790:	4b36      	ldr	r3, [pc, #216]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 8002792:	221a      	movs	r2, #26
 8002794:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002796:	4b35      	ldr	r3, [pc, #212]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800279c:	4b33      	ldr	r3, [pc, #204]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 800279e:	2200      	movs	r2, #0
 80027a0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027a2:	4b32      	ldr	r3, [pc, #200]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027a4:	2280      	movs	r2, #128	@ 0x80
 80027a6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027a8:	4b30      	ldr	r3, [pc, #192]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027ae:	4b2f      	ldr	r3, [pc, #188]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80027b4:	4b2d      	ldr	r3, [pc, #180]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027b6:	2220      	movs	r2, #32
 80027b8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027ba:	4b2c      	ldr	r3, [pc, #176]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027bc:	2200      	movs	r2, #0
 80027be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027c0:	482a      	ldr	r0, [pc, #168]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027c2:	f000 f99b 	bl	8002afc <HAL_DMA_Init>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 80027cc:	f7ff fade 	bl	8001d8c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a26      	ldr	r2, [pc, #152]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80027d8:	4a24      	ldr	r2, [pc, #144]	@ (800286c <HAL_UART_MspInit+0x1fc>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80027de:	e03b      	b.n	8002858 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a23      	ldr	r2, [pc, #140]	@ (8002874 <HAL_UART_MspInit+0x204>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d136      	bne.n	8002858 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80027ea:	2304      	movs	r3, #4
 80027ec:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80027ee:	2300      	movs	r3, #0
 80027f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027f2:	f107 0320 	add.w	r3, r7, #32
 80027f6:	4618      	mov	r0, r3
 80027f8:	f002 f9da 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_UART_MspInit+0x196>
      Error_Handler();
 8002802:	f7ff fac3 	bl	8001d8c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002806:	4b17      	ldr	r3, [pc, #92]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280a:	4a16      	ldr	r2, [pc, #88]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 800280c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002810:	6593      	str	r3, [r2, #88]	@ 0x58
 8002812:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002816:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800281e:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002822:	4a10      	ldr	r2, [pc, #64]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 8002824:	f043 0302 	orr.w	r3, r3, #2
 8002828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800282a:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <HAL_UART_MspInit+0x1f4>)
 800282c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	60bb      	str	r3, [r7, #8]
 8002834:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8002836:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800283a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002844:	2300      	movs	r3, #0
 8002846:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002848:	2307      	movs	r3, #7
 800284a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002850:	4619      	mov	r1, r3
 8002852:	4809      	ldr	r0, [pc, #36]	@ (8002878 <HAL_UART_MspInit+0x208>)
 8002854:	f000 fbc4 	bl	8002fe0 <HAL_GPIO_Init>
}
 8002858:	bf00      	nop
 800285a:	3778      	adds	r7, #120	@ 0x78
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40013800 	.word	0x40013800
 8002864:	40021000 	.word	0x40021000
 8002868:	40004400 	.word	0x40004400
 800286c:	20000cc4 	.word	0x20000cc4
 8002870:	40020008 	.word	0x40020008
 8002874:	40004800 	.word	0x40004800
 8002878:	48000400 	.word	0x48000400

0800287c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800287c:	480d      	ldr	r0, [pc, #52]	@ (80028b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800287e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002880:	f7ff fbf4 	bl	800206c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002884:	480c      	ldr	r0, [pc, #48]	@ (80028b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002886:	490d      	ldr	r1, [pc, #52]	@ (80028bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002888:	4a0d      	ldr	r2, [pc, #52]	@ (80028c0 <LoopForever+0xe>)
  movs r3, #0
 800288a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800288c:	e002      	b.n	8002894 <LoopCopyDataInit>

0800288e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800288e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002892:	3304      	adds	r3, #4

08002894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002898:	d3f9      	bcc.n	800288e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800289a:	4a0a      	ldr	r2, [pc, #40]	@ (80028c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800289c:	4c0a      	ldr	r4, [pc, #40]	@ (80028c8 <LoopForever+0x16>)
  movs r3, #0
 800289e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028a0:	e001      	b.n	80028a6 <LoopFillZerobss>

080028a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028a4:	3204      	adds	r2, #4

080028a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a8:	d3fb      	bcc.n	80028a2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80028aa:	f007 f89f 	bl	80099ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028ae:	f7ff f9f1 	bl	8001c94 <main>

080028b2 <LoopForever>:

LoopForever:
    b LoopForever
 80028b2:	e7fe      	b.n	80028b2 <LoopForever>
  ldr   r0, =_estack
 80028b4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80028b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028bc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80028c0:	0800a844 	.word	0x0800a844
  ldr r2, =_sbss
 80028c4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80028c8:	20001bc8 	.word	0x20001bc8

080028cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80028cc:	e7fe      	b.n	80028cc <ADC1_2_IRQHandler>

080028ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028d8:	2003      	movs	r0, #3
 80028da:	f000 f8dc 	bl	8002a96 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80028de:	200f      	movs	r0, #15
 80028e0:	f7ff fa84 	bl	8001dec <HAL_InitTick>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d002      	beq.n	80028f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	71fb      	strb	r3, [r7, #7]
 80028ee:	e001      	b.n	80028f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80028f0:	f7ff fa52 	bl	8001d98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80028f4:	79fb      	ldrb	r3, [r7, #7]

}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002904:	4b05      	ldr	r3, [pc, #20]	@ (800291c <HAL_IncTick+0x1c>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	4b05      	ldr	r3, [pc, #20]	@ (8002920 <HAL_IncTick+0x20>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4413      	add	r3, r2
 800290e:	4a03      	ldr	r2, [pc, #12]	@ (800291c <HAL_IncTick+0x1c>)
 8002910:	6013      	str	r3, [r2, #0]
}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	20000d24 	.word	0x20000d24
 8002920:	20000008 	.word	0x20000008

08002924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return uwTick;
 8002928:	4b03      	ldr	r3, [pc, #12]	@ (8002938 <HAL_GetTick+0x14>)
 800292a:	681b      	ldr	r3, [r3, #0]
}
 800292c:	4618      	mov	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	20000d24 	.word	0x20000d24

0800293c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800294c:	4b0c      	ldr	r3, [pc, #48]	@ (8002980 <__NVIC_SetPriorityGrouping+0x44>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002952:	68ba      	ldr	r2, [r7, #8]
 8002954:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002958:	4013      	ands	r3, r2
 800295a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002964:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800296c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800296e:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <__NVIC_SetPriorityGrouping+0x44>)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	60d3      	str	r3, [r2, #12]
}
 8002974:	bf00      	nop
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	e000ed00 	.word	0xe000ed00

08002984 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002988:	4b04      	ldr	r3, [pc, #16]	@ (800299c <__NVIC_GetPriorityGrouping+0x18>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	f003 0307 	and.w	r3, r3, #7
}
 8002992:	4618      	mov	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	db0b      	blt.n	80029ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	f003 021f 	and.w	r2, r3, #31
 80029b8:	4907      	ldr	r1, [pc, #28]	@ (80029d8 <__NVIC_EnableIRQ+0x38>)
 80029ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	2001      	movs	r0, #1
 80029c2:	fa00 f202 	lsl.w	r2, r0, r2
 80029c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	e000e100 	.word	0xe000e100

080029dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	6039      	str	r1, [r7, #0]
 80029e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	db0a      	blt.n	8002a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	490c      	ldr	r1, [pc, #48]	@ (8002a28 <__NVIC_SetPriority+0x4c>)
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	0112      	lsls	r2, r2, #4
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	440b      	add	r3, r1
 8002a00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a04:	e00a      	b.n	8002a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	4908      	ldr	r1, [pc, #32]	@ (8002a2c <__NVIC_SetPriority+0x50>)
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	3b04      	subs	r3, #4
 8002a14:	0112      	lsls	r2, r2, #4
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	440b      	add	r3, r1
 8002a1a:	761a      	strb	r2, [r3, #24]
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000e100 	.word	0xe000e100
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b089      	sub	sp, #36	@ 0x24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f1c3 0307 	rsb	r3, r3, #7
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	bf28      	it	cs
 8002a4e:	2304      	movcs	r3, #4
 8002a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	3304      	adds	r3, #4
 8002a56:	2b06      	cmp	r3, #6
 8002a58:	d902      	bls.n	8002a60 <NVIC_EncodePriority+0x30>
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3b03      	subs	r3, #3
 8002a5e:	e000      	b.n	8002a62 <NVIC_EncodePriority+0x32>
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	f04f 32ff 	mov.w	r2, #4294967295
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	401a      	ands	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a78:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a82:	43d9      	mvns	r1, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a88:	4313      	orrs	r3, r2
         );
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3724      	adds	r7, #36	@ 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff4c 	bl	800293c <__NVIC_SetPriorityGrouping>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002aba:	f7ff ff63 	bl	8002984 <__NVIC_GetPriorityGrouping>
 8002abe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	68b9      	ldr	r1, [r7, #8]
 8002ac4:	6978      	ldr	r0, [r7, #20]
 8002ac6:	f7ff ffb3 	bl	8002a30 <NVIC_EncodePriority>
 8002aca:	4602      	mov	r2, r0
 8002acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ff82 	bl	80029dc <__NVIC_SetPriority>
}
 8002ad8:	bf00      	nop
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ff56 	bl	80029a0 <__NVIC_EnableIRQ>
}
 8002af4:	bf00      	nop
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e08d      	b.n	8002c2a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	461a      	mov	r2, r3
 8002b14:	4b47      	ldr	r3, [pc, #284]	@ (8002c34 <HAL_DMA_Init+0x138>)
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d80f      	bhi.n	8002b3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	4b45      	ldr	r3, [pc, #276]	@ (8002c38 <HAL_DMA_Init+0x13c>)
 8002b22:	4413      	add	r3, r2
 8002b24:	4a45      	ldr	r2, [pc, #276]	@ (8002c3c <HAL_DMA_Init+0x140>)
 8002b26:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2a:	091b      	lsrs	r3, r3, #4
 8002b2c:	009a      	lsls	r2, r3, #2
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a42      	ldr	r2, [pc, #264]	@ (8002c40 <HAL_DMA_Init+0x144>)
 8002b36:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b38:	e00e      	b.n	8002b58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	4b40      	ldr	r3, [pc, #256]	@ (8002c44 <HAL_DMA_Init+0x148>)
 8002b42:	4413      	add	r3, r2
 8002b44:	4a3d      	ldr	r2, [pc, #244]	@ (8002c3c <HAL_DMA_Init+0x140>)
 8002b46:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4a:	091b      	lsrs	r3, r3, #4
 8002b4c:	009a      	lsls	r2, r3, #2
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a3c      	ldr	r2, [pc, #240]	@ (8002c48 <HAL_DMA_Init+0x14c>)
 8002b56:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002b6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f9b6 	bl	8002f1c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bb8:	d102      	bne.n	8002bc0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bd4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d010      	beq.n	8002c00 <HAL_DMA_Init+0x104>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d80c      	bhi.n	8002c00 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f9d6 	bl	8002f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	e008      	b.n	8002c12 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40020407 	.word	0x40020407
 8002c38:	bffdfff8 	.word	0xbffdfff8
 8002c3c:	cccccccd 	.word	0xcccccccd
 8002c40:	40020000 	.word	0x40020000
 8002c44:	bffdfbf8 	.word	0xbffdfbf8
 8002c48:	40020400 	.word	0x40020400

08002c4c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
 8002c58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d101      	bne.n	8002c6c <HAL_DMA_Start_IT+0x20>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	e066      	b.n	8002d3a <HAL_DMA_Start_IT+0xee>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d155      	bne.n	8002d2c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0201 	bic.w	r2, r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	68b9      	ldr	r1, [r7, #8]
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f8fb 	bl	8002ea0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d008      	beq.n	8002cc4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f042 020e 	orr.w	r2, r2, #14
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	e00f      	b.n	8002ce4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0204 	bic.w	r2, r2, #4
 8002cd2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 020a 	orr.w	r2, r2, #10
 8002ce2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d007      	beq.n	8002d02 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d00:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d007      	beq.n	8002d1a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d18:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f042 0201 	orr.w	r2, r2, #1
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	e005      	b.n	8002d38 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002d34:	2302      	movs	r3, #2
 8002d36:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b084      	sub	sp, #16
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5e:	f003 031f 	and.w	r3, r3, #31
 8002d62:	2204      	movs	r2, #4
 8002d64:	409a      	lsls	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d026      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x7a>
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d021      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0320 	and.w	r3, r3, #32
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d107      	bne.n	8002d96 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 0204 	bic.w	r2, r2, #4
 8002d94:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	f003 021f 	and.w	r2, r3, #31
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	2104      	movs	r1, #4
 8002da4:	fa01 f202 	lsl.w	r2, r1, r2
 8002da8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d071      	beq.n	8002e96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002dba:	e06c      	b.n	8002e96 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc0:	f003 031f 	and.w	r3, r3, #31
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	409a      	lsls	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d02e      	beq.n	8002e2e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d029      	beq.n	8002e2e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0320 	and.w	r3, r3, #32
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10b      	bne.n	8002e00 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 020a 	bic.w	r2, r2, #10
 8002df6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e04:	f003 021f 	and.w	r2, r3, #31
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	2102      	movs	r1, #2
 8002e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e12:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d038      	beq.n	8002e96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002e2c:	e033      	b.n	8002e96 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e32:	f003 031f 	and.w	r3, r3, #31
 8002e36:	2208      	movs	r2, #8
 8002e38:	409a      	lsls	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d02a      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	f003 0308 	and.w	r3, r3, #8
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d025      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 020e 	bic.w	r2, r2, #14
 8002e5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e60:	f003 021f 	and.w	r2, r3, #31
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e68:	2101      	movs	r1, #1
 8002e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d004      	beq.n	8002e98 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002e96:	bf00      	nop
 8002e98:	bf00      	nop
}
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
 8002eac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002eb6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d004      	beq.n	8002eca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ec8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ece:	f003 021f 	and.w	r2, r3, #31
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8002edc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d108      	bne.n	8002f00 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002efe:	e007      	b.n	8002f10 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	60da      	str	r2, [r3, #12]
}
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	4b16      	ldr	r3, [pc, #88]	@ (8002f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d802      	bhi.n	8002f36 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002f30:	4b15      	ldr	r3, [pc, #84]	@ (8002f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002f32:	617b      	str	r3, [r7, #20]
 8002f34:	e001      	b.n	8002f3a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002f38:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	3b08      	subs	r3, #8
 8002f46:	4a12      	ldr	r2, [pc, #72]	@ (8002f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002f48:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4c:	091b      	lsrs	r3, r3, #4
 8002f4e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	009a      	lsls	r2, r3, #2
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a0b      	ldr	r2, [pc, #44]	@ (8002f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002f66:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f003 031f 	and.w	r3, r3, #31
 8002f6e:	2201      	movs	r2, #1
 8002f70:	409a      	lsls	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f76:	bf00      	nop
 8002f78:	371c      	adds	r7, #28
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	40020407 	.word	0x40020407
 8002f88:	40020800 	.word	0x40020800
 8002f8c:	40020820 	.word	0x40020820
 8002f90:	cccccccd 	.word	0xcccccccd
 8002f94:	40020880 	.word	0x40020880

08002f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002fac:	4413      	add	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a08      	ldr	r2, [pc, #32]	@ (8002fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002fba:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	409a      	lsls	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002fcc:	bf00      	nop
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	1000823f 	.word	0x1000823f
 8002fdc:	40020940 	.word	0x40020940

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b087      	sub	sp, #28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002fee:	e15a      	b.n	80032a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 814c 	beq.w	80032a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f003 0303 	and.w	r3, r3, #3
 8003010:	2b01      	cmp	r3, #1
 8003012:	d005      	beq.n	8003020 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800301c:	2b02      	cmp	r3, #2
 800301e:	d130      	bne.n	8003082 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	2203      	movs	r2, #3
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4013      	ands	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	68da      	ldr	r2, [r3, #12]
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4313      	orrs	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003056:	2201      	movs	r2, #1
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	43db      	mvns	r3, r3
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	4013      	ands	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	f003 0201 	and.w	r2, r3, #1
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	4313      	orrs	r3, r2
 800307a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b03      	cmp	r3, #3
 800308c:	d017      	beq.n	80030be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	2203      	movs	r2, #3
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	4013      	ands	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	693a      	ldr	r2, [r7, #16]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d123      	bne.n	8003112 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	08da      	lsrs	r2, r3, #3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3208      	adds	r2, #8
 80030d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	220f      	movs	r2, #15
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43db      	mvns	r3, r3
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	4013      	ands	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	691a      	ldr	r2, [r3, #16]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	08da      	lsrs	r2, r3, #3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	3208      	adds	r2, #8
 800310c:	6939      	ldr	r1, [r7, #16]
 800310e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	2203      	movs	r2, #3
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43db      	mvns	r3, r3
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4013      	ands	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f003 0203 	and.w	r2, r3, #3
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800314e:	2b00      	cmp	r3, #0
 8003150:	f000 80a6 	beq.w	80032a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003154:	4b5b      	ldr	r3, [pc, #364]	@ (80032c4 <HAL_GPIO_Init+0x2e4>)
 8003156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003158:	4a5a      	ldr	r2, [pc, #360]	@ (80032c4 <HAL_GPIO_Init+0x2e4>)
 800315a:	f043 0301 	orr.w	r3, r3, #1
 800315e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003160:	4b58      	ldr	r3, [pc, #352]	@ (80032c4 <HAL_GPIO_Init+0x2e4>)
 8003162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800316c:	4a56      	ldr	r2, [pc, #344]	@ (80032c8 <HAL_GPIO_Init+0x2e8>)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	089b      	lsrs	r3, r3, #2
 8003172:	3302      	adds	r3, #2
 8003174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003178:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	220f      	movs	r2, #15
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	4013      	ands	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003196:	d01f      	beq.n	80031d8 <HAL_GPIO_Init+0x1f8>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a4c      	ldr	r2, [pc, #304]	@ (80032cc <HAL_GPIO_Init+0x2ec>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d019      	beq.n	80031d4 <HAL_GPIO_Init+0x1f4>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a4b      	ldr	r2, [pc, #300]	@ (80032d0 <HAL_GPIO_Init+0x2f0>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d013      	beq.n	80031d0 <HAL_GPIO_Init+0x1f0>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a4a      	ldr	r2, [pc, #296]	@ (80032d4 <HAL_GPIO_Init+0x2f4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d00d      	beq.n	80031cc <HAL_GPIO_Init+0x1ec>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4a49      	ldr	r2, [pc, #292]	@ (80032d8 <HAL_GPIO_Init+0x2f8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d007      	beq.n	80031c8 <HAL_GPIO_Init+0x1e8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a48      	ldr	r2, [pc, #288]	@ (80032dc <HAL_GPIO_Init+0x2fc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <HAL_GPIO_Init+0x1e4>
 80031c0:	2305      	movs	r3, #5
 80031c2:	e00a      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031c4:	2306      	movs	r3, #6
 80031c6:	e008      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031c8:	2304      	movs	r3, #4
 80031ca:	e006      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031cc:	2303      	movs	r3, #3
 80031ce:	e004      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e002      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <HAL_GPIO_Init+0x1fa>
 80031d8:	2300      	movs	r3, #0
 80031da:	697a      	ldr	r2, [r7, #20]
 80031dc:	f002 0203 	and.w	r2, r2, #3
 80031e0:	0092      	lsls	r2, r2, #2
 80031e2:	4093      	lsls	r3, r2
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031ea:	4937      	ldr	r1, [pc, #220]	@ (80032c8 <HAL_GPIO_Init+0x2e8>)
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	089b      	lsrs	r3, r3, #2
 80031f0:	3302      	adds	r3, #2
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80031f8:	4b39      	ldr	r3, [pc, #228]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	43db      	mvns	r3, r3
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4013      	ands	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d003      	beq.n	800321c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4313      	orrs	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800321c:	4a30      	ldr	r2, [pc, #192]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003222:	4b2f      	ldr	r3, [pc, #188]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	43db      	mvns	r3, r3
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	4013      	ands	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003246:	4a26      	ldr	r2, [pc, #152]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800324c:	4b24      	ldr	r3, [pc, #144]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	43db      	mvns	r3, r3
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d003      	beq.n	8003270 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003270:	4a1b      	ldr	r2, [pc, #108]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003276:	4b1a      	ldr	r3, [pc, #104]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	43db      	mvns	r3, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4013      	ands	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800329a:	4a11      	ldr	r2, [pc, #68]	@ (80032e0 <HAL_GPIO_Init+0x300>)
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	3301      	adds	r3, #1
 80032a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f47f ae9d 	bne.w	8002ff0 <HAL_GPIO_Init+0x10>
  }
}
 80032b6:	bf00      	nop
 80032b8:	bf00      	nop
 80032ba:	371c      	adds	r7, #28
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	40021000 	.word	0x40021000
 80032c8:	40010000 	.word	0x40010000
 80032cc:	48000400 	.word	0x48000400
 80032d0:	48000800 	.word	0x48000800
 80032d4:	48000c00 	.word	0x48000c00
 80032d8:	48001000 	.word	0x48001000
 80032dc:	48001400 	.word	0x48001400
 80032e0:	40010400 	.word	0x40010400

080032e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	807b      	strh	r3, [r7, #2]
 80032f0:	4613      	mov	r3, r2
 80032f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032f4:	787b      	ldrb	r3, [r7, #1]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032fa:	887a      	ldrh	r2, [r7, #2]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003300:	e002      	b.n	8003308 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003302:	887a      	ldrh	r2, [r7, #2]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	695b      	ldr	r3, [r3, #20]
 8003324:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003326:	887a      	ldrh	r2, [r7, #2]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4013      	ands	r3, r2
 800332c:	041a      	lsls	r2, r3, #16
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	43d9      	mvns	r1, r3
 8003332:	887b      	ldrh	r3, [r7, #2]
 8003334:	400b      	ands	r3, r1
 8003336:	431a      	orrs	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	619a      	str	r2, [r3, #24]
}
 800333c:	bf00      	nop
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e08d      	b.n	8003476 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003360:	b2db      	uxtb	r3, r3
 8003362:	2b00      	cmp	r3, #0
 8003364:	d106      	bne.n	8003374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fe fc24 	bl	8001bbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2224      	movs	r2, #36	@ 0x24
 8003378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0201 	bic.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003398:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d107      	bne.n	80033c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	689a      	ldr	r2, [r3, #8]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	e006      	b.n	80033d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80033ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d108      	bne.n	80033ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033e6:	605a      	str	r2, [r3, #4]
 80033e8:	e007      	b.n	80033fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003408:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800340c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68da      	ldr	r2, [r3, #12]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800341c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691a      	ldr	r2, [r3, #16]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	430a      	orrs	r2, r1
 8003436:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	69d9      	ldr	r1, [r3, #28]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a1a      	ldr	r2, [r3, #32]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2220      	movs	r2, #32
 8003462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af02      	add	r7, sp, #8
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	4608      	mov	r0, r1
 800348a:	4611      	mov	r1, r2
 800348c:	461a      	mov	r2, r3
 800348e:	4603      	mov	r3, r0
 8003490:	817b      	strh	r3, [r7, #10]
 8003492:	460b      	mov	r3, r1
 8003494:	813b      	strh	r3, [r7, #8]
 8003496:	4613      	mov	r3, r2
 8003498:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b20      	cmp	r3, #32
 80034a4:	f040 80f9 	bne.w	800369a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80034a8:	6a3b      	ldr	r3, [r7, #32]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d002      	beq.n	80034b4 <HAL_I2C_Mem_Write+0x34>
 80034ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d105      	bne.n	80034c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0ed      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_I2C_Mem_Write+0x4e>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e0e6      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034d6:	f7ff fa25 	bl	8002924 <HAL_GetTick>
 80034da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	2319      	movs	r3, #25
 80034e2:	2201      	movs	r2, #1
 80034e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 fac3 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0d1      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2221      	movs	r2, #33	@ 0x21
 80034fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2240      	movs	r2, #64	@ 0x40
 8003504:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6a3a      	ldr	r2, [r7, #32]
 8003512:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003518:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003520:	88f8      	ldrh	r0, [r7, #6]
 8003522:	893a      	ldrh	r2, [r7, #8]
 8003524:	8979      	ldrh	r1, [r7, #10]
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	9301      	str	r3, [sp, #4]
 800352a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	4603      	mov	r3, r0
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f9d3 	bl	80038dc <I2C_RequestMemoryWrite>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d005      	beq.n	8003548 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e0a9      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354c:	b29b      	uxth	r3, r3
 800354e:	2bff      	cmp	r3, #255	@ 0xff
 8003550:	d90e      	bls.n	8003570 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	22ff      	movs	r2, #255	@ 0xff
 8003556:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355c:	b2da      	uxtb	r2, r3
 800355e:	8979      	ldrh	r1, [r7, #10]
 8003560:	2300      	movs	r3, #0
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 fc47 	bl	8003dfc <I2C_TransferConfig>
 800356e:	e00f      	b.n	8003590 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003574:	b29a      	uxth	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357e:	b2da      	uxtb	r2, r3
 8003580:	8979      	ldrh	r1, [r7, #10]
 8003582:	2300      	movs	r3, #0
 8003584:	9300      	str	r3, [sp, #0]
 8003586:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 fc36 	bl	8003dfc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f000 fac6 	bl	8003b26 <I2C_WaitOnTXISFlagUntilTimeout>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d001      	beq.n	80035a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e07b      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a8:	781a      	ldrb	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d034      	beq.n	8003648 <HAL_I2C_Mem_Write+0x1c8>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d130      	bne.n	8003648 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ec:	2200      	movs	r2, #0
 80035ee:	2180      	movs	r1, #128	@ 0x80
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 fa3f 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e04d      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003604:	b29b      	uxth	r3, r3
 8003606:	2bff      	cmp	r3, #255	@ 0xff
 8003608:	d90e      	bls.n	8003628 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	22ff      	movs	r2, #255	@ 0xff
 800360e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003614:	b2da      	uxtb	r2, r3
 8003616:	8979      	ldrh	r1, [r7, #10]
 8003618:	2300      	movs	r3, #0
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 fbeb 	bl	8003dfc <I2C_TransferConfig>
 8003626:	e00f      	b.n	8003648 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003636:	b2da      	uxtb	r2, r3
 8003638:	8979      	ldrh	r1, [r7, #10]
 800363a:	2300      	movs	r3, #0
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 fbda 	bl	8003dfc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364c:	b29b      	uxth	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d19e      	bne.n	8003590 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 faac 	bl	8003bb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e01a      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2220      	movs	r2, #32
 800366c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6859      	ldr	r1, [r3, #4]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <HAL_I2C_Mem_Write+0x224>)
 800367a:	400b      	ands	r3, r1
 800367c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2220      	movs	r2, #32
 8003682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	e000      	b.n	800369c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800369a:	2302      	movs	r3, #2
  }
}
 800369c:	4618      	mov	r0, r3
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	fe00e800 	.word	0xfe00e800

080036a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	4608      	mov	r0, r1
 80036b2:	4611      	mov	r1, r2
 80036b4:	461a      	mov	r2, r3
 80036b6:	4603      	mov	r3, r0
 80036b8:	817b      	strh	r3, [r7, #10]
 80036ba:	460b      	mov	r3, r1
 80036bc:	813b      	strh	r3, [r7, #8]
 80036be:	4613      	mov	r3, r2
 80036c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b20      	cmp	r3, #32
 80036cc:	f040 80fd 	bne.w	80038ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80036d0:	6a3b      	ldr	r3, [r7, #32]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d002      	beq.n	80036dc <HAL_I2C_Mem_Read+0x34>
 80036d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d105      	bne.n	80036e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0f1      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d101      	bne.n	80036f6 <HAL_I2C_Mem_Read+0x4e>
 80036f2:	2302      	movs	r3, #2
 80036f4:	e0ea      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80036fe:	f7ff f911 	bl	8002924 <HAL_GetTick>
 8003702:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	2319      	movs	r3, #25
 800370a:	2201      	movs	r2, #1
 800370c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f000 f9af 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e0d5      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2222      	movs	r2, #34	@ 0x22
 8003724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2240      	movs	r2, #64	@ 0x40
 800372c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a3a      	ldr	r2, [r7, #32]
 800373a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003740:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003748:	88f8      	ldrh	r0, [r7, #6]
 800374a:	893a      	ldrh	r2, [r7, #8]
 800374c:	8979      	ldrh	r1, [r7, #10]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	4603      	mov	r3, r0
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f000 f913 	bl	8003984 <I2C_RequestMemoryRead>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e0ad      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	2bff      	cmp	r3, #255	@ 0xff
 8003778:	d90e      	bls.n	8003798 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	22ff      	movs	r2, #255	@ 0xff
 800377e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003784:	b2da      	uxtb	r2, r3
 8003786:	8979      	ldrh	r1, [r7, #10]
 8003788:	4b52      	ldr	r3, [pc, #328]	@ (80038d4 <HAL_I2C_Mem_Read+0x22c>)
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 fb33 	bl	8003dfc <I2C_TransferConfig>
 8003796:	e00f      	b.n	80037b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	8979      	ldrh	r1, [r7, #10]
 80037aa:	4b4a      	ldr	r3, [pc, #296]	@ (80038d4 <HAL_I2C_Mem_Read+0x22c>)
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 fb22 	bl	8003dfc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037be:	2200      	movs	r2, #0
 80037c0:	2104      	movs	r1, #4
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 f956 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e07c      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d034      	beq.n	8003878 <HAL_I2C_Mem_Read+0x1d0>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003812:	2b00      	cmp	r3, #0
 8003814:	d130      	bne.n	8003878 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381c:	2200      	movs	r2, #0
 800381e:	2180      	movs	r1, #128	@ 0x80
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f000 f927 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e04d      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003834:	b29b      	uxth	r3, r3
 8003836:	2bff      	cmp	r3, #255	@ 0xff
 8003838:	d90e      	bls.n	8003858 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	22ff      	movs	r2, #255	@ 0xff
 800383e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003844:	b2da      	uxtb	r2, r3
 8003846:	8979      	ldrh	r1, [r7, #10]
 8003848:	2300      	movs	r3, #0
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 fad3 	bl	8003dfc <I2C_TransferConfig>
 8003856:	e00f      	b.n	8003878 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385c:	b29a      	uxth	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003866:	b2da      	uxtb	r2, r3
 8003868:	8979      	ldrh	r1, [r7, #10]
 800386a:	2300      	movs	r3, #0
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 fac2 	bl	8003dfc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387c:	b29b      	uxth	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d19a      	bne.n	80037b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f000 f994 	bl	8003bb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e01a      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2220      	movs	r2, #32
 800389c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	6859      	ldr	r1, [r3, #4]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4b0b      	ldr	r3, [pc, #44]	@ (80038d8 <HAL_I2C_Mem_Read+0x230>)
 80038aa:	400b      	ands	r3, r1
 80038ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2220      	movs	r2, #32
 80038b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80038c6:	2300      	movs	r3, #0
 80038c8:	e000      	b.n	80038cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80038ca:	2302      	movs	r3, #2
  }
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	80002400 	.word	0x80002400
 80038d8:	fe00e800 	.word	0xfe00e800

080038dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	4608      	mov	r0, r1
 80038e6:	4611      	mov	r1, r2
 80038e8:	461a      	mov	r2, r3
 80038ea:	4603      	mov	r3, r0
 80038ec:	817b      	strh	r3, [r7, #10]
 80038ee:	460b      	mov	r3, r1
 80038f0:	813b      	strh	r3, [r7, #8]
 80038f2:	4613      	mov	r3, r2
 80038f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	8979      	ldrh	r1, [r7, #10]
 80038fc:	4b20      	ldr	r3, [pc, #128]	@ (8003980 <I2C_RequestMemoryWrite+0xa4>)
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 fa79 	bl	8003dfc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800390a:	69fa      	ldr	r2, [r7, #28]
 800390c:	69b9      	ldr	r1, [r7, #24]
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 f909 	bl	8003b26 <I2C_WaitOnTXISFlagUntilTimeout>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e02c      	b.n	8003978 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800391e:	88fb      	ldrh	r3, [r7, #6]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d105      	bne.n	8003930 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003924:	893b      	ldrh	r3, [r7, #8]
 8003926:	b2da      	uxtb	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	629a      	str	r2, [r3, #40]	@ 0x28
 800392e:	e015      	b.n	800395c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003930:	893b      	ldrh	r3, [r7, #8]
 8003932:	0a1b      	lsrs	r3, r3, #8
 8003934:	b29b      	uxth	r3, r3
 8003936:	b2da      	uxtb	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800393e:	69fa      	ldr	r2, [r7, #28]
 8003940:	69b9      	ldr	r1, [r7, #24]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f8ef 	bl	8003b26 <I2C_WaitOnTXISFlagUntilTimeout>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e012      	b.n	8003978 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003952:	893b      	ldrh	r3, [r7, #8]
 8003954:	b2da      	uxtb	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	2200      	movs	r2, #0
 8003964:	2180      	movs	r1, #128	@ 0x80
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 f884 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3710      	adds	r7, #16
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	80002000 	.word	0x80002000

08003984 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af02      	add	r7, sp, #8
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	4608      	mov	r0, r1
 800398e:	4611      	mov	r1, r2
 8003990:	461a      	mov	r2, r3
 8003992:	4603      	mov	r3, r0
 8003994:	817b      	strh	r3, [r7, #10]
 8003996:	460b      	mov	r3, r1
 8003998:	813b      	strh	r3, [r7, #8]
 800399a:	4613      	mov	r3, r2
 800399c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800399e:	88fb      	ldrh	r3, [r7, #6]
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	8979      	ldrh	r1, [r7, #10]
 80039a4:	4b20      	ldr	r3, [pc, #128]	@ (8003a28 <I2C_RequestMemoryRead+0xa4>)
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2300      	movs	r3, #0
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 fa26 	bl	8003dfc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039b0:	69fa      	ldr	r2, [r7, #28]
 80039b2:	69b9      	ldr	r1, [r7, #24]
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 f8b6 	bl	8003b26 <I2C_WaitOnTXISFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e02c      	b.n	8003a1e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d105      	bne.n	80039d6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039ca:	893b      	ldrh	r3, [r7, #8]
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80039d4:	e015      	b.n	8003a02 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80039d6:	893b      	ldrh	r3, [r7, #8]
 80039d8:	0a1b      	lsrs	r3, r3, #8
 80039da:	b29b      	uxth	r3, r3
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e4:	69fa      	ldr	r2, [r7, #28]
 80039e6:	69b9      	ldr	r1, [r7, #24]
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 f89c 	bl	8003b26 <I2C_WaitOnTXISFlagUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e012      	b.n	8003a1e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80039f8:	893b      	ldrh	r3, [r7, #8]
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2140      	movs	r1, #64	@ 0x40
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 f831 	bl	8003a74 <I2C_WaitOnFlagUntilTimeout>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e000      	b.n	8003a1e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	80002000 	.word	0x80002000

08003a2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d103      	bne.n	8003a4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2200      	movs	r2, #0
 8003a48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d007      	beq.n	8003a68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	699a      	ldr	r2, [r3, #24]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	619a      	str	r2, [r3, #24]
  }
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	603b      	str	r3, [r7, #0]
 8003a80:	4613      	mov	r3, r2
 8003a82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a84:	e03b      	b.n	8003afe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	6839      	ldr	r1, [r7, #0]
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 f8d6 	bl	8003c3c <I2C_IsErrorOccurred>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e041      	b.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa0:	d02d      	beq.n	8003afe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aa2:	f7fe ff3f 	bl	8002924 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d302      	bcc.n	8003ab8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d122      	bne.n	8003afe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699a      	ldr	r2, [r3, #24]
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	bf0c      	ite	eq
 8003ac8:	2301      	moveq	r3, #1
 8003aca:	2300      	movne	r3, #0
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	461a      	mov	r2, r3
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d113      	bne.n	8003afe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ada:	f043 0220 	orr.w	r2, r3, #32
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e00f      	b.n	8003b1e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	699a      	ldr	r2, [r3, #24]
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	4013      	ands	r3, r2
 8003b08:	68ba      	ldr	r2, [r7, #8]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	bf0c      	ite	eq
 8003b0e:	2301      	moveq	r3, #1
 8003b10:	2300      	movne	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	461a      	mov	r2, r3
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d0b4      	beq.n	8003a86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b32:	e033      	b.n	8003b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	68b9      	ldr	r1, [r7, #8]
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f87f 	bl	8003c3c <I2C_IsErrorOccurred>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e031      	b.n	8003bac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4e:	d025      	beq.n	8003b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b50:	f7fe fee8 	bl	8002924 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d302      	bcc.n	8003b66 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d11a      	bne.n	8003b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d013      	beq.n	8003b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b78:	f043 0220 	orr.w	r2, r3, #32
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e007      	b.n	8003bac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d1c4      	bne.n	8003b34 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bc0:	e02f      	b.n	8003c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f838 	bl	8003c3c <I2C_IsErrorOccurred>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e02d      	b.n	8003c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd6:	f7fe fea5 	bl	8002924 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d302      	bcc.n	8003bec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d11a      	bne.n	8003c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	f003 0320 	and.w	r3, r3, #32
 8003bf6:	2b20      	cmp	r3, #32
 8003bf8:	d013      	beq.n	8003c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfe:	f043 0220 	orr.w	r2, r3, #32
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e007      	b.n	8003c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	f003 0320 	and.w	r3, r3, #32
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	d1c8      	bne.n	8003bc2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08a      	sub	sp, #40	@ 0x28
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003c56:	2300      	movs	r3, #0
 8003c58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	f003 0310 	and.w	r3, r3, #16
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d068      	beq.n	8003d3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2210      	movs	r2, #16
 8003c6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003c70:	e049      	b.n	8003d06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d045      	beq.n	8003d06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c7a:	f7fe fe53 	bl	8002924 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d302      	bcc.n	8003c90 <I2C_IsErrorOccurred+0x54>
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d13a      	bne.n	8003d06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ca2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cb2:	d121      	bne.n	8003cf8 <I2C_IsErrorOccurred+0xbc>
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cba:	d01d      	beq.n	8003cf8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003cbc:	7cfb      	ldrb	r3, [r7, #19]
 8003cbe:	2b20      	cmp	r3, #32
 8003cc0:	d01a      	beq.n	8003cf8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cd0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003cd2:	f7fe fe27 	bl	8002924 <HAL_GetTick>
 8003cd6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cd8:	e00e      	b.n	8003cf8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003cda:	f7fe fe23 	bl	8002924 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b19      	cmp	r3, #25
 8003ce6:	d907      	bls.n	8003cf8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ce8:	6a3b      	ldr	r3, [r7, #32]
 8003cea:	f043 0320 	orr.w	r3, r3, #32
 8003cee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003cf6:	e006      	b.n	8003d06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	f003 0320 	and.w	r3, r3, #32
 8003d02:	2b20      	cmp	r3, #32
 8003d04:	d1e9      	bne.n	8003cda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	f003 0320 	and.w	r3, r3, #32
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d003      	beq.n	8003d1c <I2C_IsErrorOccurred+0xe0>
 8003d14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0aa      	beq.n	8003c72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d103      	bne.n	8003d2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	f043 0304 	orr.w	r3, r3, #4
 8003d32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00b      	beq.n	8003d64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00b      	beq.n	8003d86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	f043 0308 	orr.w	r3, r3, #8
 8003d74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00b      	beq.n	8003da8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	f043 0302 	orr.w	r3, r3, #2
 8003d96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003da0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d01c      	beq.n	8003dea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f7ff fe3b 	bl	8003a2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <I2C_IsErrorOccurred+0x1bc>)
 8003dc2:	400b      	ands	r3, r1
 8003dc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dca:	6a3b      	ldr	r3, [r7, #32]
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3728      	adds	r7, #40	@ 0x28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	fe00e800 	.word	0xfe00e800

08003dfc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b087      	sub	sp, #28
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	607b      	str	r3, [r7, #4]
 8003e06:	460b      	mov	r3, r1
 8003e08:	817b      	strh	r3, [r7, #10]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e0e:	897b      	ldrh	r3, [r7, #10]
 8003e10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003e14:	7a7b      	ldrb	r3, [r7, #9]
 8003e16:	041b      	lsls	r3, r3, #16
 8003e18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e1c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e2a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685a      	ldr	r2, [r3, #4]
 8003e32:	6a3b      	ldr	r3, [r7, #32]
 8003e34:	0d5b      	lsrs	r3, r3, #21
 8003e36:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003e3a:	4b08      	ldr	r3, [pc, #32]	@ (8003e5c <I2C_TransferConfig+0x60>)
 8003e3c:	430b      	orrs	r3, r1
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	ea02 0103 	and.w	r1, r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003e4e:	bf00      	nop
 8003e50:	371c      	adds	r7, #28
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	03ff63ff 	.word	0x03ff63ff

08003e60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b20      	cmp	r3, #32
 8003e74:	d138      	bne.n	8003ee8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d101      	bne.n	8003e84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e80:	2302      	movs	r3, #2
 8003e82:	e032      	b.n	8003eea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2224      	movs	r2, #36	@ 0x24
 8003e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f022 0201 	bic.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003eb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6819      	ldr	r1, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0201 	orr.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	e000      	b.n	8003eea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ee8:	2302      	movs	r3, #2
  }
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b085      	sub	sp, #20
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b20      	cmp	r3, #32
 8003f0a:	d139      	bne.n	8003f80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d101      	bne.n	8003f1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003f16:	2302      	movs	r3, #2
 8003f18:	e033      	b.n	8003f82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2224      	movs	r2, #36	@ 0x24
 8003f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0201 	bic.w	r2, r2, #1
 8003f38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	021b      	lsls	r3, r3, #8
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f042 0201 	orr.w	r2, r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2220      	movs	r2, #32
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	e000      	b.n	8003f82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f80:	2302      	movs	r3, #2
  }
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3714      	adds	r7, #20
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
	...

08003f90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d141      	bne.n	8004022 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f9e:	4b4b      	ldr	r3, [pc, #300]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003faa:	d131      	bne.n	8004010 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fac:	4b47      	ldr	r3, [pc, #284]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fb2:	4a46      	ldr	r2, [pc, #280]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fbc:	4b43      	ldr	r3, [pc, #268]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fc4:	4a41      	ldr	r2, [pc, #260]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fcc:	4b40      	ldr	r3, [pc, #256]	@ (80040d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2232      	movs	r2, #50	@ 0x32
 8003fd2:	fb02 f303 	mul.w	r3, r2, r3
 8003fd6:	4a3f      	ldr	r2, [pc, #252]	@ (80040d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fdc:	0c9b      	lsrs	r3, r3, #18
 8003fde:	3301      	adds	r3, #1
 8003fe0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fe2:	e002      	b.n	8003fea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fea:	4b38      	ldr	r3, [pc, #224]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ff6:	d102      	bne.n	8003ffe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1f2      	bne.n	8003fe4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ffe:	4b33      	ldr	r3, [pc, #204]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800400a:	d158      	bne.n	80040be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e057      	b.n	80040c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004010:	4b2e      	ldr	r3, [pc, #184]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004016:	4a2d      	ldr	r2, [pc, #180]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004018:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800401c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004020:	e04d      	b.n	80040be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004028:	d141      	bne.n	80040ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800402a:	4b28      	ldr	r3, [pc, #160]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004036:	d131      	bne.n	800409c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004038:	4b24      	ldr	r3, [pc, #144]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800403a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800403e:	4a23      	ldr	r2, [pc, #140]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004044:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004048:	4b20      	ldr	r3, [pc, #128]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004050:	4a1e      	ldr	r2, [pc, #120]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004052:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004056:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004058:	4b1d      	ldr	r3, [pc, #116]	@ (80040d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2232      	movs	r2, #50	@ 0x32
 800405e:	fb02 f303 	mul.w	r3, r2, r3
 8004062:	4a1c      	ldr	r2, [pc, #112]	@ (80040d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004064:	fba2 2303 	umull	r2, r3, r2, r3
 8004068:	0c9b      	lsrs	r3, r3, #18
 800406a:	3301      	adds	r3, #1
 800406c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800406e:	e002      	b.n	8004076 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	3b01      	subs	r3, #1
 8004074:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004076:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800407e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004082:	d102      	bne.n	800408a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f2      	bne.n	8004070 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800408a:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004096:	d112      	bne.n	80040be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e011      	b.n	80040c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800409c:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800409e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040a2:	4a0a      	ldr	r2, [pc, #40]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80040ac:	e007      	b.n	80040be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80040ae:	4b07      	ldr	r3, [pc, #28]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040b6:	4a05      	ldr	r2, [pc, #20]	@ (80040cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80040bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	40007000 	.word	0x40007000
 80040d0:	20000000 	.word	0x20000000
 80040d4:	431bde83 	.word	0x431bde83

080040d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80040dc:	4b05      	ldr	r3, [pc, #20]	@ (80040f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	4a04      	ldr	r2, [pc, #16]	@ (80040f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80040e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040e6:	6093      	str	r3, [r2, #8]
}
 80040e8:	bf00      	nop
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	40007000 	.word	0x40007000

080040f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b088      	sub	sp, #32
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e2fe      	b.n	8004708 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d075      	beq.n	8004202 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004116:	4b97      	ldr	r3, [pc, #604]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 030c 	and.w	r3, r3, #12
 800411e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004120:	4b94      	ldr	r3, [pc, #592]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	2b0c      	cmp	r3, #12
 800412e:	d102      	bne.n	8004136 <HAL_RCC_OscConfig+0x3e>
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	2b03      	cmp	r3, #3
 8004134:	d002      	beq.n	800413c <HAL_RCC_OscConfig+0x44>
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	2b08      	cmp	r3, #8
 800413a:	d10b      	bne.n	8004154 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800413c:	4b8d      	ldr	r3, [pc, #564]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d05b      	beq.n	8004200 <HAL_RCC_OscConfig+0x108>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d157      	bne.n	8004200 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e2d9      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800415c:	d106      	bne.n	800416c <HAL_RCC_OscConfig+0x74>
 800415e:	4b85      	ldr	r3, [pc, #532]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a84      	ldr	r2, [pc, #528]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	e01d      	b.n	80041a8 <HAL_RCC_OscConfig+0xb0>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004174:	d10c      	bne.n	8004190 <HAL_RCC_OscConfig+0x98>
 8004176:	4b7f      	ldr	r3, [pc, #508]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a7e      	ldr	r2, [pc, #504]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800417c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004180:	6013      	str	r3, [r2, #0]
 8004182:	4b7c      	ldr	r3, [pc, #496]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a7b      	ldr	r2, [pc, #492]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	e00b      	b.n	80041a8 <HAL_RCC_OscConfig+0xb0>
 8004190:	4b78      	ldr	r3, [pc, #480]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a77      	ldr	r2, [pc, #476]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004196:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	4b75      	ldr	r3, [pc, #468]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a74      	ldr	r2, [pc, #464]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80041a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d013      	beq.n	80041d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b0:	f7fe fbb8 	bl	8002924 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041b8:	f7fe fbb4 	bl	8002924 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b64      	cmp	r3, #100	@ 0x64
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e29e      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0f0      	beq.n	80041b8 <HAL_RCC_OscConfig+0xc0>
 80041d6:	e014      	b.n	8004202 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7fe fba4 	bl	8002924 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041e0:	f7fe fba0 	bl	8002924 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b64      	cmp	r3, #100	@ 0x64
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e28a      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041f2:	4b60      	ldr	r3, [pc, #384]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0xe8>
 80041fe:	e000      	b.n	8004202 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d075      	beq.n	80042fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800420e:	4b59      	ldr	r3, [pc, #356]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f003 030c 	and.w	r3, r3, #12
 8004216:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004218:	4b56      	ldr	r3, [pc, #344]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f003 0303 	and.w	r3, r3, #3
 8004220:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	2b0c      	cmp	r3, #12
 8004226:	d102      	bne.n	800422e <HAL_RCC_OscConfig+0x136>
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d002      	beq.n	8004234 <HAL_RCC_OscConfig+0x13c>
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	2b04      	cmp	r3, #4
 8004232:	d11f      	bne.n	8004274 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004234:	4b4f      	ldr	r3, [pc, #316]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800423c:	2b00      	cmp	r3, #0
 800423e:	d005      	beq.n	800424c <HAL_RCC_OscConfig+0x154>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e25d      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424c:	4b49      	ldr	r3, [pc, #292]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	061b      	lsls	r3, r3, #24
 800425a:	4946      	ldr	r1, [pc, #280]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800425c:	4313      	orrs	r3, r2
 800425e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004260:	4b45      	ldr	r3, [pc, #276]	@ (8004378 <HAL_RCC_OscConfig+0x280>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f7fd fdc1 	bl	8001dec <HAL_InitTick>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d043      	beq.n	80042f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e249      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d023      	beq.n	80042c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800427c:	4b3d      	ldr	r3, [pc, #244]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a3c      	ldr	r2, [pc, #240]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004286:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fe fb4c 	bl	8002924 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004290:	f7fe fb48 	bl	8002924 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e232      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042a2:	4b34      	ldr	r3, [pc, #208]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ae:	4b31      	ldr	r3, [pc, #196]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	061b      	lsls	r3, r3, #24
 80042bc:	492d      	ldr	r1, [pc, #180]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	604b      	str	r3, [r1, #4]
 80042c2:	e01a      	b.n	80042fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80042ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d0:	f7fe fb28 	bl	8002924 <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042d8:	f7fe fb24 	bl	8002924 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e20e      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042ea:	4b22      	ldr	r3, [pc, #136]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f0      	bne.n	80042d8 <HAL_RCC_OscConfig+0x1e0>
 80042f6:	e000      	b.n	80042fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d041      	beq.n	800438a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d01c      	beq.n	8004348 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800430e:	4b19      	ldr	r3, [pc, #100]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004310:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004314:	4a17      	ldr	r2, [pc, #92]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800431e:	f7fe fb01 	bl	8002924 <HAL_GetTick>
 8004322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004326:	f7fe fafd 	bl	8002924 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e1e7      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004338:	4b0e      	ldr	r3, [pc, #56]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800433a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d0ef      	beq.n	8004326 <HAL_RCC_OscConfig+0x22e>
 8004346:	e020      	b.n	800438a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004348:	4b0a      	ldr	r3, [pc, #40]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 800434a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800434e:	4a09      	ldr	r2, [pc, #36]	@ (8004374 <HAL_RCC_OscConfig+0x27c>)
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004358:	f7fe fae4 	bl	8002924 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800435e:	e00d      	b.n	800437c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004360:	f7fe fae0 	bl	8002924 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d906      	bls.n	800437c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e1ca      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
 8004372:	bf00      	nop
 8004374:	40021000 	.word	0x40021000
 8004378:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800437c:	4b8c      	ldr	r3, [pc, #560]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 800437e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1ea      	bne.n	8004360 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 80a6 	beq.w	80044e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004398:	2300      	movs	r3, #0
 800439a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800439c:	4b84      	ldr	r3, [pc, #528]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 800439e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_RCC_OscConfig+0x2b4>
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0x2b6>
 80043ac:	2300      	movs	r3, #0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00d      	beq.n	80043ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b2:	4b7f      	ldr	r3, [pc, #508]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80043b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b6:	4a7e      	ldr	r2, [pc, #504]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80043b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80043be:	4b7c      	ldr	r3, [pc, #496]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80043c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80043ca:	2301      	movs	r3, #1
 80043cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043ce:	4b79      	ldr	r3, [pc, #484]	@ (80045b4 <HAL_RCC_OscConfig+0x4bc>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d118      	bne.n	800440c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043da:	4b76      	ldr	r3, [pc, #472]	@ (80045b4 <HAL_RCC_OscConfig+0x4bc>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a75      	ldr	r2, [pc, #468]	@ (80045b4 <HAL_RCC_OscConfig+0x4bc>)
 80043e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043e6:	f7fe fa9d 	bl	8002924 <HAL_GetTick>
 80043ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043ec:	e008      	b.n	8004400 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ee:	f7fe fa99 	bl	8002924 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e183      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004400:	4b6c      	ldr	r3, [pc, #432]	@ (80045b4 <HAL_RCC_OscConfig+0x4bc>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0f0      	beq.n	80043ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d108      	bne.n	8004426 <HAL_RCC_OscConfig+0x32e>
 8004414:	4b66      	ldr	r3, [pc, #408]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441a:	4a65      	ldr	r2, [pc, #404]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 800441c:	f043 0301 	orr.w	r3, r3, #1
 8004420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004424:	e024      	b.n	8004470 <HAL_RCC_OscConfig+0x378>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	2b05      	cmp	r3, #5
 800442c:	d110      	bne.n	8004450 <HAL_RCC_OscConfig+0x358>
 800442e:	4b60      	ldr	r3, [pc, #384]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004434:	4a5e      	ldr	r2, [pc, #376]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004436:	f043 0304 	orr.w	r3, r3, #4
 800443a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800443e:	4b5c      	ldr	r3, [pc, #368]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004444:	4a5a      	ldr	r2, [pc, #360]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004446:	f043 0301 	orr.w	r3, r3, #1
 800444a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800444e:	e00f      	b.n	8004470 <HAL_RCC_OscConfig+0x378>
 8004450:	4b57      	ldr	r3, [pc, #348]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004456:	4a56      	ldr	r2, [pc, #344]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004458:	f023 0301 	bic.w	r3, r3, #1
 800445c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004460:	4b53      	ldr	r3, [pc, #332]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004466:	4a52      	ldr	r2, [pc, #328]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004468:	f023 0304 	bic.w	r3, r3, #4
 800446c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d016      	beq.n	80044a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004478:	f7fe fa54 	bl	8002924 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800447e:	e00a      	b.n	8004496 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004480:	f7fe fa50 	bl	8002924 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800448e:	4293      	cmp	r3, r2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e138      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004496:	4b46      	ldr	r3, [pc, #280]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d0ed      	beq.n	8004480 <HAL_RCC_OscConfig+0x388>
 80044a4:	e015      	b.n	80044d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a6:	f7fe fa3d 	bl	8002924 <HAL_GetTick>
 80044aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044ac:	e00a      	b.n	80044c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ae:	f7fe fa39 	bl	8002924 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044bc:	4293      	cmp	r3, r2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e121      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044c4:	4b3a      	ldr	r3, [pc, #232]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1ed      	bne.n	80044ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044d2:	7ffb      	ldrb	r3, [r7, #31]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d105      	bne.n	80044e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044d8:	4b35      	ldr	r3, [pc, #212]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80044da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044dc:	4a34      	ldr	r2, [pc, #208]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80044de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0320 	and.w	r3, r3, #32
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d03c      	beq.n	800456a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d01c      	beq.n	8004532 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80044f8:	4b2d      	ldr	r3, [pc, #180]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 80044fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044fe:	4a2c      	ldr	r2, [pc, #176]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004500:	f043 0301 	orr.w	r3, r3, #1
 8004504:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004508:	f7fe fa0c 	bl	8002924 <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004510:	f7fe fa08 	bl	8002924 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e0f2      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004522:	4b23      	ldr	r3, [pc, #140]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004524:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0ef      	beq.n	8004510 <HAL_RCC_OscConfig+0x418>
 8004530:	e01b      	b.n	800456a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004532:	4b1f      	ldr	r3, [pc, #124]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004534:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004538:	4a1d      	ldr	r2, [pc, #116]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 800453a:	f023 0301 	bic.w	r3, r3, #1
 800453e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004542:	f7fe f9ef 	bl	8002924 <HAL_GetTick>
 8004546:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004548:	e008      	b.n	800455c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800454a:	f7fe f9eb 	bl	8002924 <HAL_GetTick>
 800454e:	4602      	mov	r2, r0
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d901      	bls.n	800455c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e0d5      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800455c:	4b14      	ldr	r3, [pc, #80]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 800455e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1ef      	bne.n	800454a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 80c9 	beq.w	8004706 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004574:	4b0e      	ldr	r3, [pc, #56]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 030c 	and.w	r3, r3, #12
 800457c:	2b0c      	cmp	r3, #12
 800457e:	f000 8083 	beq.w	8004688 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	2b02      	cmp	r3, #2
 8004588:	d15e      	bne.n	8004648 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800458a:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a08      	ldr	r2, [pc, #32]	@ (80045b0 <HAL_RCC_OscConfig+0x4b8>)
 8004590:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004594:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004596:	f7fe f9c5 	bl	8002924 <HAL_GetTick>
 800459a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800459c:	e00c      	b.n	80045b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800459e:	f7fe f9c1 	bl	8002924 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d905      	bls.n	80045b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e0ab      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
 80045b0:	40021000 	.word	0x40021000
 80045b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045b8:	4b55      	ldr	r3, [pc, #340]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1ec      	bne.n	800459e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045c4:	4b52      	ldr	r3, [pc, #328]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 80045c6:	68da      	ldr	r2, [r3, #12]
 80045c8:	4b52      	ldr	r3, [pc, #328]	@ (8004714 <HAL_RCC_OscConfig+0x61c>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6a11      	ldr	r1, [r2, #32]
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045d4:	3a01      	subs	r2, #1
 80045d6:	0112      	lsls	r2, r2, #4
 80045d8:	4311      	orrs	r1, r2
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80045de:	0212      	lsls	r2, r2, #8
 80045e0:	4311      	orrs	r1, r2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80045e6:	0852      	lsrs	r2, r2, #1
 80045e8:	3a01      	subs	r2, #1
 80045ea:	0552      	lsls	r2, r2, #21
 80045ec:	4311      	orrs	r1, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80045f2:	0852      	lsrs	r2, r2, #1
 80045f4:	3a01      	subs	r2, #1
 80045f6:	0652      	lsls	r2, r2, #25
 80045f8:	4311      	orrs	r1, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80045fe:	06d2      	lsls	r2, r2, #27
 8004600:	430a      	orrs	r2, r1
 8004602:	4943      	ldr	r1, [pc, #268]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 8004604:	4313      	orrs	r3, r2
 8004606:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004608:	4b41      	ldr	r3, [pc, #260]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a40      	ldr	r2, [pc, #256]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800460e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004612:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004614:	4b3e      	ldr	r3, [pc, #248]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	4a3d      	ldr	r2, [pc, #244]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800461a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800461e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004620:	f7fe f980 	bl	8002924 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004628:	f7fe f97c 	bl	8002924 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e066      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800463a:	4b35      	ldr	r3, [pc, #212]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d0f0      	beq.n	8004628 <HAL_RCC_OscConfig+0x530>
 8004646:	e05e      	b.n	8004706 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004648:	4b31      	ldr	r3, [pc, #196]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a30      	ldr	r2, [pc, #192]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800464e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004654:	f7fe f966 	bl	8002924 <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800465c:	f7fe f962 	bl	8002924 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e04c      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800466e:	4b28      	ldr	r3, [pc, #160]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1f0      	bne.n	800465c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800467a:	4b25      	ldr	r3, [pc, #148]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	4924      	ldr	r1, [pc, #144]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 8004680:	4b25      	ldr	r3, [pc, #148]	@ (8004718 <HAL_RCC_OscConfig+0x620>)
 8004682:	4013      	ands	r3, r2
 8004684:	60cb      	str	r3, [r1, #12]
 8004686:	e03e      	b.n	8004706 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69db      	ldr	r3, [r3, #28]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d101      	bne.n	8004694 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e039      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004694:	4b1e      	ldr	r3, [pc, #120]	@ (8004710 <HAL_RCC_OscConfig+0x618>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	f003 0203 	and.w	r2, r3, #3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d12c      	bne.n	8004702 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	3b01      	subs	r3, #1
 80046b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d123      	bne.n	8004702 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d11b      	bne.n	8004702 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d113      	bne.n	8004702 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e4:	085b      	lsrs	r3, r3, #1
 80046e6:	3b01      	subs	r3, #1
 80046e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d109      	bne.n	8004702 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f8:	085b      	lsrs	r3, r3, #1
 80046fa:	3b01      	subs	r3, #1
 80046fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046fe:	429a      	cmp	r2, r3
 8004700:	d001      	beq.n	8004706 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3720      	adds	r7, #32
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40021000 	.word	0x40021000
 8004714:	019f800c 	.word	0x019f800c
 8004718:	feeefffc 	.word	0xfeeefffc

0800471c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d101      	bne.n	8004734 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e11e      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004734:	4b91      	ldr	r3, [pc, #580]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 030f 	and.w	r3, r3, #15
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	429a      	cmp	r2, r3
 8004740:	d910      	bls.n	8004764 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004742:	4b8e      	ldr	r3, [pc, #568]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f023 020f 	bic.w	r2, r3, #15
 800474a:	498c      	ldr	r1, [pc, #560]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	4313      	orrs	r3, r2
 8004750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004752:	4b8a      	ldr	r3, [pc, #552]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	683a      	ldr	r2, [r7, #0]
 800475c:	429a      	cmp	r2, r3
 800475e:	d001      	beq.n	8004764 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e106      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d073      	beq.n	8004858 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	2b03      	cmp	r3, #3
 8004776:	d129      	bne.n	80047cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004778:	4b81      	ldr	r3, [pc, #516]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e0f4      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004788:	f000 f9ce 	bl	8004b28 <RCC_GetSysClockFreqFromPLLSource>
 800478c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	4a7c      	ldr	r2, [pc, #496]	@ (8004984 <HAL_RCC_ClockConfig+0x268>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d93f      	bls.n	8004816 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004796:	4b7a      	ldr	r3, [pc, #488]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d009      	beq.n	80047b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d033      	beq.n	8004816 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d12f      	bne.n	8004816 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80047b6:	4b72      	ldr	r3, [pc, #456]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047be:	4a70      	ldr	r2, [pc, #448]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80047c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80047c6:	2380      	movs	r3, #128	@ 0x80
 80047c8:	617b      	str	r3, [r7, #20]
 80047ca:	e024      	b.n	8004816 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d107      	bne.n	80047e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d109      	bne.n	80047f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e0c6      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047e4:	4b66      	ldr	r3, [pc, #408]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e0be      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80047f4:	f000 f8ce 	bl	8004994 <HAL_RCC_GetSysClockFreq>
 80047f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	4a61      	ldr	r2, [pc, #388]	@ (8004984 <HAL_RCC_ClockConfig+0x268>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d909      	bls.n	8004816 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004802:	4b5f      	ldr	r3, [pc, #380]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800480a:	4a5d      	ldr	r2, [pc, #372]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 800480c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004810:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004812:	2380      	movs	r3, #128	@ 0x80
 8004814:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004816:	4b5a      	ldr	r3, [pc, #360]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f023 0203 	bic.w	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	4957      	ldr	r1, [pc, #348]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004824:	4313      	orrs	r3, r2
 8004826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004828:	f7fe f87c 	bl	8002924 <HAL_GetTick>
 800482c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482e:	e00a      	b.n	8004846 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004830:	f7fe f878 	bl	8002924 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800483e:	4293      	cmp	r3, r2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e095      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004846:	4b4e      	ldr	r3, [pc, #312]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 020c 	and.w	r2, r3, #12
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	429a      	cmp	r2, r3
 8004856:	d1eb      	bne.n	8004830 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d023      	beq.n	80048ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0304 	and.w	r3, r3, #4
 800486c:	2b00      	cmp	r3, #0
 800486e:	d005      	beq.n	800487c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004870:	4b43      	ldr	r3, [pc, #268]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	4a42      	ldr	r2, [pc, #264]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004876:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800487a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0308 	and.w	r3, r3, #8
 8004884:	2b00      	cmp	r3, #0
 8004886:	d007      	beq.n	8004898 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004888:	4b3d      	ldr	r3, [pc, #244]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004890:	4a3b      	ldr	r2, [pc, #236]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004892:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004896:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004898:	4b39      	ldr	r3, [pc, #228]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	4936      	ldr	r1, [pc, #216]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	608b      	str	r3, [r1, #8]
 80048aa:	e008      	b.n	80048be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2b80      	cmp	r3, #128	@ 0x80
 80048b0:	d105      	bne.n	80048be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80048b2:	4b33      	ldr	r3, [pc, #204]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	4a32      	ldr	r2, [pc, #200]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 80048b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048be:	4b2f      	ldr	r3, [pc, #188]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d21d      	bcs.n	8004908 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048cc:	4b2b      	ldr	r3, [pc, #172]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f023 020f 	bic.w	r2, r3, #15
 80048d4:	4929      	ldr	r1, [pc, #164]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	4313      	orrs	r3, r2
 80048da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048dc:	f7fe f822 	bl	8002924 <HAL_GetTick>
 80048e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048e2:	e00a      	b.n	80048fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e4:	f7fe f81e 	bl	8002924 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d901      	bls.n	80048fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e03b      	b.n	8004972 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048fa:	4b20      	ldr	r3, [pc, #128]	@ (800497c <HAL_RCC_ClockConfig+0x260>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	429a      	cmp	r2, r3
 8004906:	d1ed      	bne.n	80048e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	d008      	beq.n	8004926 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004914:	4b1a      	ldr	r3, [pc, #104]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	4917      	ldr	r1, [pc, #92]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004922:	4313      	orrs	r3, r2
 8004924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b00      	cmp	r3, #0
 8004930:	d009      	beq.n	8004946 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004932:	4b13      	ldr	r3, [pc, #76]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	490f      	ldr	r1, [pc, #60]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 8004942:	4313      	orrs	r3, r2
 8004944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004946:	f000 f825 	bl	8004994 <HAL_RCC_GetSysClockFreq>
 800494a:	4602      	mov	r2, r0
 800494c:	4b0c      	ldr	r3, [pc, #48]	@ (8004980 <HAL_RCC_ClockConfig+0x264>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	091b      	lsrs	r3, r3, #4
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	490c      	ldr	r1, [pc, #48]	@ (8004988 <HAL_RCC_ClockConfig+0x26c>)
 8004958:	5ccb      	ldrb	r3, [r1, r3]
 800495a:	f003 031f 	and.w	r3, r3, #31
 800495e:	fa22 f303 	lsr.w	r3, r2, r3
 8004962:	4a0a      	ldr	r2, [pc, #40]	@ (800498c <HAL_RCC_ClockConfig+0x270>)
 8004964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004966:	4b0a      	ldr	r3, [pc, #40]	@ (8004990 <HAL_RCC_ClockConfig+0x274>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4618      	mov	r0, r3
 800496c:	f7fd fa3e 	bl	8001dec <HAL_InitTick>
 8004970:	4603      	mov	r3, r0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	40022000 	.word	0x40022000
 8004980:	40021000 	.word	0x40021000
 8004984:	04c4b400 	.word	0x04c4b400
 8004988:	0800a7a0 	.word	0x0800a7a0
 800498c:	20000000 	.word	0x20000000
 8004990:	20000004 	.word	0x20000004

08004994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004994:	b480      	push	{r7}
 8004996:	b087      	sub	sp, #28
 8004998:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800499a:	4b2c      	ldr	r3, [pc, #176]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	f003 030c 	and.w	r3, r3, #12
 80049a2:	2b04      	cmp	r3, #4
 80049a4:	d102      	bne.n	80049ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	e047      	b.n	8004a3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80049ac:	4b27      	ldr	r3, [pc, #156]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f003 030c 	and.w	r3, r3, #12
 80049b4:	2b08      	cmp	r3, #8
 80049b6:	d102      	bne.n	80049be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049b8:	4b25      	ldr	r3, [pc, #148]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049ba:	613b      	str	r3, [r7, #16]
 80049bc:	e03e      	b.n	8004a3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80049be:	4b23      	ldr	r3, [pc, #140]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	2b0c      	cmp	r3, #12
 80049c8:	d136      	bne.n	8004a38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80049ca:	4b20      	ldr	r3, [pc, #128]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049d4:	4b1d      	ldr	r3, [pc, #116]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	091b      	lsrs	r3, r3, #4
 80049da:	f003 030f 	and.w	r3, r3, #15
 80049de:	3301      	adds	r3, #1
 80049e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2b03      	cmp	r3, #3
 80049e6:	d10c      	bne.n	8004a02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80049e8:	4a19      	ldr	r2, [pc, #100]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0xbc>)
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f0:	4a16      	ldr	r2, [pc, #88]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80049f2:	68d2      	ldr	r2, [r2, #12]
 80049f4:	0a12      	lsrs	r2, r2, #8
 80049f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80049fa:	fb02 f303 	mul.w	r3, r2, r3
 80049fe:	617b      	str	r3, [r7, #20]
      break;
 8004a00:	e00c      	b.n	8004a1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a02:	4a13      	ldr	r2, [pc, #76]	@ (8004a50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0a:	4a10      	ldr	r2, [pc, #64]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a0c:	68d2      	ldr	r2, [r2, #12]
 8004a0e:	0a12      	lsrs	r2, r2, #8
 8004a10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a14:	fb02 f303 	mul.w	r3, r2, r3
 8004a18:	617b      	str	r3, [r7, #20]
      break;
 8004a1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	0e5b      	lsrs	r3, r3, #25
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	3301      	adds	r3, #1
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a34:	613b      	str	r3, [r7, #16]
 8004a36:	e001      	b.n	8004a3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004a3c:	693b      	ldr	r3, [r7, #16]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	00f42400 	.word	0x00f42400

08004a54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a58:	4b03      	ldr	r3, [pc, #12]	@ (8004a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000000 	.word	0x20000000

08004a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a70:	f7ff fff0 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 8004a74:	4602      	mov	r2, r0
 8004a76:	4b06      	ldr	r3, [pc, #24]	@ (8004a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	0a1b      	lsrs	r3, r3, #8
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	4904      	ldr	r1, [pc, #16]	@ (8004a94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a82:	5ccb      	ldrb	r3, [r1, r3]
 8004a84:	f003 031f 	and.w	r3, r3, #31
 8004a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40021000 	.word	0x40021000
 8004a94:	0800a7b0 	.word	0x0800a7b0

08004a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a9c:	f7ff ffda 	bl	8004a54 <HAL_RCC_GetHCLKFreq>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	4b06      	ldr	r3, [pc, #24]	@ (8004abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	0adb      	lsrs	r3, r3, #11
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	4904      	ldr	r1, [pc, #16]	@ (8004ac0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004aae:	5ccb      	ldrb	r3, [r1, r3]
 8004ab0:	f003 031f 	and.w	r3, r3, #31
 8004ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	0800a7b0 	.word	0x0800a7b0

08004ac4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	220f      	movs	r2, #15
 8004ad2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004ad4:	4b12      	ldr	r3, [pc, #72]	@ (8004b20 <HAL_RCC_GetClockConfig+0x5c>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 0203 	and.w	r2, r3, #3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8004b20 <HAL_RCC_GetClockConfig+0x5c>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004aec:	4b0c      	ldr	r3, [pc, #48]	@ (8004b20 <HAL_RCC_GetClockConfig+0x5c>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004af8:	4b09      	ldr	r3, [pc, #36]	@ (8004b20 <HAL_RCC_GetClockConfig+0x5c>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	08db      	lsrs	r3, r3, #3
 8004afe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004b06:	4b07      	ldr	r3, [pc, #28]	@ (8004b24 <HAL_RCC_GetClockConfig+0x60>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 020f 	and.w	r2, r3, #15
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	601a      	str	r2, [r3, #0]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40021000 	.word	0x40021000
 8004b24:	40022000 	.word	0x40022000

08004b28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	091b      	lsrs	r3, r3, #4
 8004b3e:	f003 030f 	and.w	r3, r3, #15
 8004b42:	3301      	adds	r3, #1
 8004b44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	2b03      	cmp	r3, #3
 8004b4a:	d10c      	bne.n	8004b66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b4c:	4a17      	ldr	r2, [pc, #92]	@ (8004bac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b54:	4a14      	ldr	r2, [pc, #80]	@ (8004ba8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b56:	68d2      	ldr	r2, [r2, #12]
 8004b58:	0a12      	lsrs	r2, r2, #8
 8004b5a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b5e:	fb02 f303 	mul.w	r3, r2, r3
 8004b62:	617b      	str	r3, [r7, #20]
    break;
 8004b64:	e00c      	b.n	8004b80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b66:	4a11      	ldr	r2, [pc, #68]	@ (8004bac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ba8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b70:	68d2      	ldr	r2, [r2, #12]
 8004b72:	0a12      	lsrs	r2, r2, #8
 8004b74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b78:	fb02 f303 	mul.w	r3, r2, r3
 8004b7c:	617b      	str	r3, [r7, #20]
    break;
 8004b7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b80:	4b09      	ldr	r3, [pc, #36]	@ (8004ba8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	0e5b      	lsrs	r3, r3, #25
 8004b86:	f003 0303 	and.w	r3, r3, #3
 8004b8a:	3301      	adds	r3, #1
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004b9a:	687b      	ldr	r3, [r7, #4]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	371c      	adds	r7, #28
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	00f42400 	.word	0x00f42400

08004bb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bb8:	2300      	movs	r3, #0
 8004bba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 8098 	beq.w	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bd2:	4b43      	ldr	r3, [pc, #268]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10d      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bde:	4b40      	ldr	r3, [pc, #256]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004be2:	4a3f      	ldr	r2, [pc, #252]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004be8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bea:	4b3d      	ldr	r3, [pc, #244]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004bfa:	4b3a      	ldr	r3, [pc, #232]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a39      	ldr	r2, [pc, #228]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c06:	f7fd fe8d 	bl	8002924 <HAL_GetTick>
 8004c0a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c0c:	e009      	b.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c0e:	f7fd fe89 	bl	8002924 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d902      	bls.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	74fb      	strb	r3, [r7, #19]
        break;
 8004c20:	e005      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c22:	4b30      	ldr	r3, [pc, #192]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0ef      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004c2e:	7cfb      	ldrb	r3, [r7, #19]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d159      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c34:	4b2a      	ldr	r3, [pc, #168]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c3e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d01e      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d019      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c50:	4b23      	ldr	r3, [pc, #140]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c5c:	4b20      	ldr	r3, [pc, #128]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c62:	4a1f      	ldr	r2, [pc, #124]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c72:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c7c:	4a18      	ldr	r2, [pc, #96]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d016      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8e:	f7fd fe49 	bl	8002924 <HAL_GetTick>
 8004c92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c94:	e00b      	b.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c96:	f7fd fe45 	bl	8002924 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d902      	bls.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	74fb      	strb	r3, [r7, #19]
            break;
 8004cac:	e006      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cae:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ec      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004cbc:	7cfb      	ldrb	r3, [r7, #19]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10b      	bne.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cc2:	4b07      	ldr	r3, [pc, #28]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd0:	4903      	ldr	r1, [pc, #12]	@ (8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004cd8:	e008      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cda:	7cfb      	ldrb	r3, [r7, #19]
 8004cdc:	74bb      	strb	r3, [r7, #18]
 8004cde:	e005      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce8:	7cfb      	ldrb	r3, [r7, #19]
 8004cea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cec:	7c7b      	ldrb	r3, [r7, #17]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d105      	bne.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cf2:	4ba6      	ldr	r3, [pc, #664]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf6:	4aa5      	ldr	r2, [pc, #660]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cfc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00a      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d0a:	4ba0      	ldr	r3, [pc, #640]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d10:	f023 0203 	bic.w	r2, r3, #3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	499c      	ldr	r1, [pc, #624]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00a      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d2c:	4b97      	ldr	r3, [pc, #604]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d32:	f023 020c 	bic.w	r2, r3, #12
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	4994      	ldr	r1, [pc, #592]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0304 	and.w	r3, r3, #4
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00a      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d4e:	4b8f      	ldr	r3, [pc, #572]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d54:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	498b      	ldr	r1, [pc, #556]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0308 	and.w	r3, r3, #8
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00a      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004d70:	4b86      	ldr	r3, [pc, #536]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d76:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	4983      	ldr	r1, [pc, #524]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0320 	and.w	r3, r3, #32
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d00a      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d92:	4b7e      	ldr	r3, [pc, #504]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d98:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	695b      	ldr	r3, [r3, #20]
 8004da0:	497a      	ldr	r1, [pc, #488]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00a      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004db4:	4b75      	ldr	r3, [pc, #468]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	4972      	ldr	r1, [pc, #456]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00a      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dd6:	4b6d      	ldr	r3, [pc, #436]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ddc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	4969      	ldr	r1, [pc, #420]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00a      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004df8:	4b64      	ldr	r3, [pc, #400]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	4961      	ldr	r1, [pc, #388]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00a      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e1a:	4b5c      	ldr	r3, [pc, #368]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e20:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	4958      	ldr	r1, [pc, #352]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d015      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e3c:	4b53      	ldr	r3, [pc, #332]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4a:	4950      	ldr	r1, [pc, #320]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e5a:	d105      	bne.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e5c:	4b4b      	ldr	r3, [pc, #300]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	4a4a      	ldr	r2, [pc, #296]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e66:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d015      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e74:	4b45      	ldr	r3, [pc, #276]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e82:	4942      	ldr	r1, [pc, #264]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e92:	d105      	bne.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e94:	4b3d      	ldr	r3, [pc, #244]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	4a3c      	ldr	r2, [pc, #240]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e9e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d015      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004eac:	4b37      	ldr	r3, [pc, #220]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eba:	4934      	ldr	r1, [pc, #208]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004eca:	d105      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ecc:	4b2f      	ldr	r3, [pc, #188]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	4a2e      	ldr	r2, [pc, #184]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ed6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d015      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ee4:	4b29      	ldr	r3, [pc, #164]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef2:	4926      	ldr	r1, [pc, #152]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004efe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f02:	d105      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f04:	4b21      	ldr	r3, [pc, #132]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	4a20      	ldr	r2, [pc, #128]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f0e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d015      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2a:	4918      	ldr	r1, [pc, #96]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f3a:	d105      	bne.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f3c:	4b13      	ldr	r3, [pc, #76]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	4a12      	ldr	r2, [pc, #72]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f46:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d015      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004f54:	4b0d      	ldr	r3, [pc, #52]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f62:	490a      	ldr	r1, [pc, #40]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f72:	d105      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004f74:	4b05      	ldr	r3, [pc, #20]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	4a04      	ldr	r2, [pc, #16]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f7e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004f80:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3718      	adds	r7, #24
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	40021000 	.word	0x40021000

08004f90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d101      	bne.n	8004fa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e049      	b.n	8005036 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d106      	bne.n	8004fbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f841 	bl	800503e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	3304      	adds	r3, #4
 8004fcc:	4619      	mov	r1, r3
 8004fce:	4610      	mov	r0, r2
 8004fd0:	f000 fc32 	bl	8005838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
	...

08005054 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b01      	cmp	r3, #1
 8005066:	d001      	beq.n	800506c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e04a      	b.n	8005102 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68da      	ldr	r2, [r3, #12]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0201 	orr.w	r2, r2, #1
 8005082:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a21      	ldr	r2, [pc, #132]	@ (8005110 <HAL_TIM_Base_Start_IT+0xbc>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d018      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x6c>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005096:	d013      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x6c>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a1d      	ldr	r2, [pc, #116]	@ (8005114 <HAL_TIM_Base_Start_IT+0xc0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00e      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x6c>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005118 <HAL_TIM_Base_Start_IT+0xc4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d009      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x6c>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1a      	ldr	r2, [pc, #104]	@ (800511c <HAL_TIM_Base_Start_IT+0xc8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d004      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x6c>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a19      	ldr	r2, [pc, #100]	@ (8005120 <HAL_TIM_Base_Start_IT+0xcc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d115      	bne.n	80050ec <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	4b17      	ldr	r3, [pc, #92]	@ (8005124 <HAL_TIM_Base_Start_IT+0xd0>)
 80050c8:	4013      	ands	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2b06      	cmp	r3, #6
 80050d0:	d015      	beq.n	80050fe <HAL_TIM_Base_Start_IT+0xaa>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050d8:	d011      	beq.n	80050fe <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f042 0201 	orr.w	r2, r2, #1
 80050e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ea:	e008      	b.n	80050fe <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f042 0201 	orr.w	r2, r2, #1
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	e000      	b.n	8005100 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3714      	adds	r7, #20
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	40012c00 	.word	0x40012c00
 8005114:	40000400 	.word	0x40000400
 8005118:	40000800 	.word	0x40000800
 800511c:	40013400 	.word	0x40013400
 8005120:	40014000 	.word	0x40014000
 8005124:	00010007 	.word	0x00010007

08005128 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e049      	b.n	80051ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d106      	bne.n	8005154 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7fd f936 	bl	80023c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3304      	adds	r3, #4
 8005164:	4619      	mov	r1, r3
 8005166:	4610      	mov	r0, r2
 8005168:	f000 fb66 	bl	8005838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3708      	adds	r7, #8
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b086      	sub	sp, #24
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e097      	b.n	800531a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d106      	bne.n	8005204 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f7fd f86c 	bl	80022dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6812      	ldr	r2, [r2, #0]
 8005216:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800521a:	f023 0307 	bic.w	r3, r3, #7
 800521e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4610      	mov	r0, r2
 800522c:	f000 fb04 	bl	8005838 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	4313      	orrs	r3, r2
 8005250:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005258:	f023 0303 	bic.w	r3, r3, #3
 800525c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	689a      	ldr	r2, [r3, #8]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	021b      	lsls	r3, r3, #8
 8005268:	4313      	orrs	r3, r2
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	4313      	orrs	r3, r2
 800526e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005276:	f023 030c 	bic.w	r3, r3, #12
 800527a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005282:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	68da      	ldr	r2, [r3, #12]
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	021b      	lsls	r3, r3, #8
 8005292:	4313      	orrs	r3, r2
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	011a      	lsls	r2, r3, #4
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	031b      	lsls	r3, r3, #12
 80052a6:	4313      	orrs	r3, r2
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80052b4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80052bc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	011b      	lsls	r3, r3, #4
 80052c8:	4313      	orrs	r3, r2
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	f003 0302 	and.w	r3, r3, #2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d020      	beq.n	8005386 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d01b      	beq.n	8005386 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f06f 0202 	mvn.w	r2, #2
 8005356:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f003 0303 	and.w	r3, r3, #3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 fa45 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
 8005372:	e005      	b.n	8005380 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 fa37 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fa48 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b00      	cmp	r3, #0
 800538e:	d020      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f003 0304 	and.w	r3, r3, #4
 8005396:	2b00      	cmp	r3, #0
 8005398:	d01b      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f06f 0204 	mvn.w	r2, #4
 80053a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d003      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 fa1f 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
 80053be:	e005      	b.n	80053cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 fa11 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fa22 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f003 0308 	and.w	r3, r3, #8
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d020      	beq.n	800541e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f003 0308 	and.w	r3, r3, #8
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d01b      	beq.n	800541e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f06f 0208 	mvn.w	r2, #8
 80053ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2204      	movs	r2, #4
 80053f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	69db      	ldr	r3, [r3, #28]
 80053fc:	f003 0303 	and.w	r3, r3, #3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f9f9 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
 800540a:	e005      	b.n	8005418 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f9eb 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f9fc 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f003 0310 	and.w	r3, r3, #16
 8005424:	2b00      	cmp	r3, #0
 8005426:	d020      	beq.n	800546a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f003 0310 	and.w	r3, r3, #16
 800542e:	2b00      	cmp	r3, #0
 8005430:	d01b      	beq.n	800546a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f06f 0210 	mvn.w	r2, #16
 800543a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2208      	movs	r2, #8
 8005440:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	69db      	ldr	r3, [r3, #28]
 8005448:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f9d3 	bl	80057fc <HAL_TIM_IC_CaptureCallback>
 8005456:	e005      	b.n	8005464 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f9c5 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f9d6 	bl	8005810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	f003 0301 	and.w	r3, r3, #1
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00c      	beq.n	800548e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d007      	beq.n	800548e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f06f 0201 	mvn.w	r2, #1
 8005486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f7fc fc6d 	bl	8001d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005494:	2b00      	cmp	r3, #0
 8005496:	d104      	bne.n	80054a2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00c      	beq.n	80054bc <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d007      	beq.n	80054bc <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80054b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fddc 	bl	8006074 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00c      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d007      	beq.n	80054e0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80054d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 fdd4 	bl	8006088 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00c      	beq.n	8005504 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d007      	beq.n	8005504 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f990 	bl	8005824 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f003 0320 	and.w	r3, r3, #32
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00c      	beq.n	8005528 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b00      	cmp	r3, #0
 8005516:	d007      	beq.n	8005528 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0220 	mvn.w	r2, #32
 8005520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 fd9c 	bl	8006060 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00c      	beq.n	800554c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d007      	beq.n	800554c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fda8 	bl	800609c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00c      	beq.n	8005570 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d007      	beq.n	8005570 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 fda0 	bl	80060b0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00c      	beq.n	8005594 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d007      	beq.n	8005594 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800558c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fd98 	bl	80060c4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00c      	beq.n	80055b8 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d007      	beq.n	80055b8 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80055b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fd90 	bl	80060d8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055b8:	bf00      	nop
 80055ba:	3710      	adds	r7, #16
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055cc:	2300      	movs	r3, #0
 80055ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d101      	bne.n	80055de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055da:	2302      	movs	r3, #2
 80055dc:	e0ff      	b.n	80057de <HAL_TIM_PWM_ConfigChannel+0x21e>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b14      	cmp	r3, #20
 80055ea:	f200 80f0 	bhi.w	80057ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 80055ee:	a201      	add	r2, pc, #4	@ (adr r2, 80055f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f4:	08005649 	.word	0x08005649
 80055f8:	080057cf 	.word	0x080057cf
 80055fc:	080057cf 	.word	0x080057cf
 8005600:	080057cf 	.word	0x080057cf
 8005604:	08005689 	.word	0x08005689
 8005608:	080057cf 	.word	0x080057cf
 800560c:	080057cf 	.word	0x080057cf
 8005610:	080057cf 	.word	0x080057cf
 8005614:	080056cb 	.word	0x080056cb
 8005618:	080057cf 	.word	0x080057cf
 800561c:	080057cf 	.word	0x080057cf
 8005620:	080057cf 	.word	0x080057cf
 8005624:	0800570b 	.word	0x0800570b
 8005628:	080057cf 	.word	0x080057cf
 800562c:	080057cf 	.word	0x080057cf
 8005630:	080057cf 	.word	0x080057cf
 8005634:	0800574d 	.word	0x0800574d
 8005638:	080057cf 	.word	0x080057cf
 800563c:	080057cf 	.word	0x080057cf
 8005640:	080057cf 	.word	0x080057cf
 8005644:	0800578d 	.word	0x0800578d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68b9      	ldr	r1, [r7, #8]
 800564e:	4618      	mov	r0, r3
 8005650:	f000 f98e 	bl	8005970 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699a      	ldr	r2, [r3, #24]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0208 	orr.w	r2, r2, #8
 8005662:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	699a      	ldr	r2, [r3, #24]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0204 	bic.w	r2, r2, #4
 8005672:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6999      	ldr	r1, [r3, #24]
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	691a      	ldr	r2, [r3, #16]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	430a      	orrs	r2, r1
 8005684:	619a      	str	r2, [r3, #24]
      break;
 8005686:	e0a5      	b.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	4618      	mov	r0, r3
 8005690:	f000 f9fe 	bl	8005a90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699a      	ldr	r2, [r3, #24]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	699a      	ldr	r2, [r3, #24]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6999      	ldr	r1, [r3, #24]
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	021a      	lsls	r2, r3, #8
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	619a      	str	r2, [r3, #24]
      break;
 80056c8:	e084      	b.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68b9      	ldr	r1, [r7, #8]
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 fa67 	bl	8005ba4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	69da      	ldr	r2, [r3, #28]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f042 0208 	orr.w	r2, r2, #8
 80056e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	69da      	ldr	r2, [r3, #28]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 0204 	bic.w	r2, r2, #4
 80056f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	69d9      	ldr	r1, [r3, #28]
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	691a      	ldr	r2, [r3, #16]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	61da      	str	r2, [r3, #28]
      break;
 8005708:	e064      	b.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	4618      	mov	r0, r3
 8005712:	f000 facf 	bl	8005cb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	69da      	ldr	r2, [r3, #28]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69da      	ldr	r2, [r3, #28]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	69d9      	ldr	r1, [r3, #28]
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	021a      	lsls	r2, r3, #8
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	61da      	str	r2, [r3, #28]
      break;
 800574a:	e043      	b.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68b9      	ldr	r1, [r7, #8]
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fb38 	bl	8005dc8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f042 0208 	orr.w	r2, r2, #8
 8005766:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 0204 	bic.w	r2, r2, #4
 8005776:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	691a      	ldr	r2, [r3, #16]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	430a      	orrs	r2, r1
 8005788:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800578a:	e023      	b.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68b9      	ldr	r1, [r7, #8]
 8005792:	4618      	mov	r0, r3
 8005794:	f000 fb7c 	bl	8005e90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057a6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057b6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	021a      	lsls	r2, r3, #8
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	430a      	orrs	r2, r1
 80057ca:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80057cc:	e002      	b.n	80057d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	75fb      	strb	r3, [r7, #23]
      break;
 80057d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop

080057e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a42      	ldr	r2, [pc, #264]	@ (8005954 <TIM_Base_SetConfig+0x11c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d00f      	beq.n	8005870 <TIM_Base_SetConfig+0x38>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005856:	d00b      	beq.n	8005870 <TIM_Base_SetConfig+0x38>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a3f      	ldr	r2, [pc, #252]	@ (8005958 <TIM_Base_SetConfig+0x120>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d007      	beq.n	8005870 <TIM_Base_SetConfig+0x38>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a3e      	ldr	r2, [pc, #248]	@ (800595c <TIM_Base_SetConfig+0x124>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d003      	beq.n	8005870 <TIM_Base_SetConfig+0x38>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a3d      	ldr	r2, [pc, #244]	@ (8005960 <TIM_Base_SetConfig+0x128>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d108      	bne.n	8005882 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	4313      	orrs	r3, r2
 8005880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a33      	ldr	r2, [pc, #204]	@ (8005954 <TIM_Base_SetConfig+0x11c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d01b      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005890:	d017      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a30      	ldr	r2, [pc, #192]	@ (8005958 <TIM_Base_SetConfig+0x120>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d013      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a2f      	ldr	r2, [pc, #188]	@ (800595c <TIM_Base_SetConfig+0x124>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00f      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a2e      	ldr	r2, [pc, #184]	@ (8005960 <TIM_Base_SetConfig+0x128>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d00b      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a2d      	ldr	r2, [pc, #180]	@ (8005964 <TIM_Base_SetConfig+0x12c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d007      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005968 <TIM_Base_SetConfig+0x130>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d003      	beq.n	80058c2 <TIM_Base_SetConfig+0x8a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2b      	ldr	r2, [pc, #172]	@ (800596c <TIM_Base_SetConfig+0x134>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d108      	bne.n	80058d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a16      	ldr	r2, [pc, #88]	@ (8005954 <TIM_Base_SetConfig+0x11c>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d00f      	beq.n	8005920 <TIM_Base_SetConfig+0xe8>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a17      	ldr	r2, [pc, #92]	@ (8005960 <TIM_Base_SetConfig+0x128>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d00b      	beq.n	8005920 <TIM_Base_SetConfig+0xe8>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	4a16      	ldr	r2, [pc, #88]	@ (8005964 <TIM_Base_SetConfig+0x12c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d007      	beq.n	8005920 <TIM_Base_SetConfig+0xe8>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a15      	ldr	r2, [pc, #84]	@ (8005968 <TIM_Base_SetConfig+0x130>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d003      	beq.n	8005920 <TIM_Base_SetConfig+0xe8>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a14      	ldr	r2, [pc, #80]	@ (800596c <TIM_Base_SetConfig+0x134>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d103      	bne.n	8005928 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	691a      	ldr	r2, [r3, #16]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b01      	cmp	r3, #1
 8005938:	d105      	bne.n	8005946 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f023 0201 	bic.w	r2, r3, #1
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	611a      	str	r2, [r3, #16]
  }
}
 8005946:	bf00      	nop
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	40012c00 	.word	0x40012c00
 8005958:	40000400 	.word	0x40000400
 800595c:	40000800 	.word	0x40000800
 8005960:	40013400 	.word	0x40013400
 8005964:	40014000 	.word	0x40014000
 8005968:	40014400 	.word	0x40014400
 800596c:	40014800 	.word	0x40014800

08005970 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005970:	b480      	push	{r7}
 8005972:	b087      	sub	sp, #28
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a1b      	ldr	r3, [r3, #32]
 8005984:	f023 0201 	bic.w	r2, r3, #1
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800599e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0303 	bic.w	r3, r3, #3
 80059aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f023 0302 	bic.w	r3, r3, #2
 80059bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a2c      	ldr	r2, [pc, #176]	@ (8005a7c <TIM_OC1_SetConfig+0x10c>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d00f      	beq.n	80059f0 <TIM_OC1_SetConfig+0x80>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a2b      	ldr	r2, [pc, #172]	@ (8005a80 <TIM_OC1_SetConfig+0x110>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d00b      	beq.n	80059f0 <TIM_OC1_SetConfig+0x80>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a2a      	ldr	r2, [pc, #168]	@ (8005a84 <TIM_OC1_SetConfig+0x114>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d007      	beq.n	80059f0 <TIM_OC1_SetConfig+0x80>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a29      	ldr	r2, [pc, #164]	@ (8005a88 <TIM_OC1_SetConfig+0x118>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d003      	beq.n	80059f0 <TIM_OC1_SetConfig+0x80>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a28      	ldr	r2, [pc, #160]	@ (8005a8c <TIM_OC1_SetConfig+0x11c>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d10c      	bne.n	8005a0a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f023 0308 	bic.w	r3, r3, #8
 80059f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f023 0304 	bic.w	r3, r3, #4
 8005a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a7c <TIM_OC1_SetConfig+0x10c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d00f      	beq.n	8005a32 <TIM_OC1_SetConfig+0xc2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a1a      	ldr	r2, [pc, #104]	@ (8005a80 <TIM_OC1_SetConfig+0x110>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00b      	beq.n	8005a32 <TIM_OC1_SetConfig+0xc2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a19      	ldr	r2, [pc, #100]	@ (8005a84 <TIM_OC1_SetConfig+0x114>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d007      	beq.n	8005a32 <TIM_OC1_SetConfig+0xc2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <TIM_OC1_SetConfig+0x118>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d003      	beq.n	8005a32 <TIM_OC1_SetConfig+0xc2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a17      	ldr	r2, [pc, #92]	@ (8005a8c <TIM_OC1_SetConfig+0x11c>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d111      	bne.n	8005a56 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	621a      	str	r2, [r3, #32]
}
 8005a70:	bf00      	nop
 8005a72:	371c      	adds	r7, #28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	40012c00 	.word	0x40012c00
 8005a80:	40013400 	.word	0x40013400
 8005a84:	40014000 	.word	0x40014000
 8005a88:	40014400 	.word	0x40014400
 8005a8c:	40014800 	.word	0x40014800

08005a90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	f023 0210 	bic.w	r2, r3, #16
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005abe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	021b      	lsls	r3, r3, #8
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f023 0320 	bic.w	r3, r3, #32
 8005ade:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	011b      	lsls	r3, r3, #4
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a28      	ldr	r2, [pc, #160]	@ (8005b90 <TIM_OC2_SetConfig+0x100>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d003      	beq.n	8005afc <TIM_OC2_SetConfig+0x6c>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a27      	ldr	r2, [pc, #156]	@ (8005b94 <TIM_OC2_SetConfig+0x104>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d10d      	bne.n	8005b18 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	011b      	lsls	r3, r3, #4
 8005b0a:	697a      	ldr	r2, [r7, #20]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b90 <TIM_OC2_SetConfig+0x100>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00f      	beq.n	8005b40 <TIM_OC2_SetConfig+0xb0>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a1c      	ldr	r2, [pc, #112]	@ (8005b94 <TIM_OC2_SetConfig+0x104>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d00b      	beq.n	8005b40 <TIM_OC2_SetConfig+0xb0>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a1b      	ldr	r2, [pc, #108]	@ (8005b98 <TIM_OC2_SetConfig+0x108>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d007      	beq.n	8005b40 <TIM_OC2_SetConfig+0xb0>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a1a      	ldr	r2, [pc, #104]	@ (8005b9c <TIM_OC2_SetConfig+0x10c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d003      	beq.n	8005b40 <TIM_OC2_SetConfig+0xb0>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a19      	ldr	r2, [pc, #100]	@ (8005ba0 <TIM_OC2_SetConfig+0x110>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d113      	bne.n	8005b68 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	621a      	str	r2, [r3, #32]
}
 8005b82:	bf00      	nop
 8005b84:	371c      	adds	r7, #28
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	40012c00 	.word	0x40012c00
 8005b94:	40013400 	.word	0x40013400
 8005b98:	40014000 	.word	0x40014000
 8005b9c:	40014400 	.word	0x40014400
 8005ba0:	40014800 	.word	0x40014800

08005ba4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0303 	bic.w	r3, r3, #3
 8005bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	021b      	lsls	r3, r3, #8
 8005bf8:	697a      	ldr	r2, [r7, #20]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a27      	ldr	r2, [pc, #156]	@ (8005ca0 <TIM_OC3_SetConfig+0xfc>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d003      	beq.n	8005c0e <TIM_OC3_SetConfig+0x6a>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a26      	ldr	r2, [pc, #152]	@ (8005ca4 <TIM_OC3_SetConfig+0x100>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d10d      	bne.n	8005c2a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	021b      	lsls	r3, r3, #8
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a1c      	ldr	r2, [pc, #112]	@ (8005ca0 <TIM_OC3_SetConfig+0xfc>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00f      	beq.n	8005c52 <TIM_OC3_SetConfig+0xae>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a1b      	ldr	r2, [pc, #108]	@ (8005ca4 <TIM_OC3_SetConfig+0x100>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d00b      	beq.n	8005c52 <TIM_OC3_SetConfig+0xae>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca8 <TIM_OC3_SetConfig+0x104>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d007      	beq.n	8005c52 <TIM_OC3_SetConfig+0xae>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a19      	ldr	r2, [pc, #100]	@ (8005cac <TIM_OC3_SetConfig+0x108>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d003      	beq.n	8005c52 <TIM_OC3_SetConfig+0xae>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a18      	ldr	r2, [pc, #96]	@ (8005cb0 <TIM_OC3_SetConfig+0x10c>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d113      	bne.n	8005c7a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	011b      	lsls	r3, r3, #4
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	621a      	str	r2, [r3, #32]
}
 8005c94:	bf00      	nop
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	40012c00 	.word	0x40012c00
 8005ca4:	40013400 	.word	0x40013400
 8005ca8:	40014000 	.word	0x40014000
 8005cac:	40014400 	.word	0x40014400
 8005cb0:	40014800 	.word	0x40014800

08005cb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b087      	sub	sp, #28
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	69db      	ldr	r3, [r3, #28]
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ce2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	021b      	lsls	r3, r3, #8
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	031b      	lsls	r3, r3, #12
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a28      	ldr	r2, [pc, #160]	@ (8005db4 <TIM_OC4_SetConfig+0x100>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d003      	beq.n	8005d20 <TIM_OC4_SetConfig+0x6c>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a27      	ldr	r2, [pc, #156]	@ (8005db8 <TIM_OC4_SetConfig+0x104>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d10d      	bne.n	8005d3c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	031b      	lsls	r3, r3, #12
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005db4 <TIM_OC4_SetConfig+0x100>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d00f      	beq.n	8005d64 <TIM_OC4_SetConfig+0xb0>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a1c      	ldr	r2, [pc, #112]	@ (8005db8 <TIM_OC4_SetConfig+0x104>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d00b      	beq.n	8005d64 <TIM_OC4_SetConfig+0xb0>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a1b      	ldr	r2, [pc, #108]	@ (8005dbc <TIM_OC4_SetConfig+0x108>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d007      	beq.n	8005d64 <TIM_OC4_SetConfig+0xb0>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a1a      	ldr	r2, [pc, #104]	@ (8005dc0 <TIM_OC4_SetConfig+0x10c>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d003      	beq.n	8005d64 <TIM_OC4_SetConfig+0xb0>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a19      	ldr	r2, [pc, #100]	@ (8005dc4 <TIM_OC4_SetConfig+0x110>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d113      	bne.n	8005d8c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d6a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d72:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	019b      	lsls	r3, r3, #6
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	019b      	lsls	r3, r3, #6
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	621a      	str	r2, [r3, #32]
}
 8005da6:	bf00      	nop
 8005da8:	371c      	adds	r7, #28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	40012c00 	.word	0x40012c00
 8005db8:	40013400 	.word	0x40013400
 8005dbc:	40014000 	.word	0x40014000
 8005dc0:	40014400 	.word	0x40014400
 8005dc4:	40014800 	.word	0x40014800

08005dc8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b087      	sub	sp, #28
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a1b      	ldr	r3, [r3, #32]
 8005ddc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005e0c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	041b      	lsls	r3, r3, #16
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a17      	ldr	r2, [pc, #92]	@ (8005e7c <TIM_OC5_SetConfig+0xb4>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d00f      	beq.n	8005e42 <TIM_OC5_SetConfig+0x7a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a16      	ldr	r2, [pc, #88]	@ (8005e80 <TIM_OC5_SetConfig+0xb8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d00b      	beq.n	8005e42 <TIM_OC5_SetConfig+0x7a>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a15      	ldr	r2, [pc, #84]	@ (8005e84 <TIM_OC5_SetConfig+0xbc>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d007      	beq.n	8005e42 <TIM_OC5_SetConfig+0x7a>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a14      	ldr	r2, [pc, #80]	@ (8005e88 <TIM_OC5_SetConfig+0xc0>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d003      	beq.n	8005e42 <TIM_OC5_SetConfig+0x7a>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a13      	ldr	r2, [pc, #76]	@ (8005e8c <TIM_OC5_SetConfig+0xc4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d109      	bne.n	8005e56 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e48:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	021b      	lsls	r3, r3, #8
 8005e50:	697a      	ldr	r2, [r7, #20]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	685a      	ldr	r2, [r3, #4]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	621a      	str	r2, [r3, #32]
}
 8005e70:	bf00      	nop
 8005e72:	371c      	adds	r7, #28
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr
 8005e7c:	40012c00 	.word	0x40012c00
 8005e80:	40013400 	.word	0x40013400
 8005e84:	40014000 	.word	0x40014000
 8005e88:	40014400 	.word	0x40014400
 8005e8c:	40014800 	.word	0x40014800

08005e90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b087      	sub	sp, #28
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ebe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	021b      	lsls	r3, r3, #8
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ed6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	051b      	lsls	r3, r3, #20
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a18      	ldr	r2, [pc, #96]	@ (8005f48 <TIM_OC6_SetConfig+0xb8>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00f      	beq.n	8005f0c <TIM_OC6_SetConfig+0x7c>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a17      	ldr	r2, [pc, #92]	@ (8005f4c <TIM_OC6_SetConfig+0xbc>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d00b      	beq.n	8005f0c <TIM_OC6_SetConfig+0x7c>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a16      	ldr	r2, [pc, #88]	@ (8005f50 <TIM_OC6_SetConfig+0xc0>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d007      	beq.n	8005f0c <TIM_OC6_SetConfig+0x7c>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a15      	ldr	r2, [pc, #84]	@ (8005f54 <TIM_OC6_SetConfig+0xc4>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d003      	beq.n	8005f0c <TIM_OC6_SetConfig+0x7c>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a14      	ldr	r2, [pc, #80]	@ (8005f58 <TIM_OC6_SetConfig+0xc8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d109      	bne.n	8005f20 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	029b      	lsls	r3, r3, #10
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	621a      	str	r2, [r3, #32]
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40012c00 	.word	0x40012c00
 8005f4c:	40013400 	.word	0x40013400
 8005f50:	40014000 	.word	0x40014000
 8005f54:	40014400 	.word	0x40014400
 8005f58:	40014800 	.word	0x40014800

08005f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e065      	b.n	8006040 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a2c      	ldr	r2, [pc, #176]	@ (800604c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d004      	beq.n	8005fa8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a2b      	ldr	r2, [pc, #172]	@ (8006050 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d108      	bne.n	8005fba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005fae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005fc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800604c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d018      	beq.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fea:	d013      	beq.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a18      	ldr	r2, [pc, #96]	@ (8006054 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d00e      	beq.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a17      	ldr	r2, [pc, #92]	@ (8006058 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d009      	beq.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a12      	ldr	r2, [pc, #72]	@ (8006050 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d004      	beq.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a13      	ldr	r2, [pc, #76]	@ (800605c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d10c      	bne.n	800602e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800601a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	68ba      	ldr	r2, [r7, #8]
 8006022:	4313      	orrs	r3, r2
 8006024:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68ba      	ldr	r2, [r7, #8]
 800602c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3714      	adds	r7, #20
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	40012c00 	.word	0x40012c00
 8006050:	40013400 	.word	0x40013400
 8006054:	40000400 	.word	0x40000400
 8006058:	40000800 	.word	0x40000800
 800605c:	40014000 	.word	0x40014000

08006060 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e042      	b.n	8006184 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006104:	2b00      	cmp	r3, #0
 8006106:	d106      	bne.n	8006116 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f7fc faad 	bl	8002670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2224      	movs	r2, #36	@ 0x24
 800611a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f022 0201 	bic.w	r2, r2, #1
 800612c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 fc50 	bl	80069dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f981 	bl	8006444 <UART_SetConfig>
 8006142:	4603      	mov	r3, r0
 8006144:	2b01      	cmp	r3, #1
 8006146:	d101      	bne.n	800614c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e01b      	b.n	8006184 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800615a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689a      	ldr	r2, [r3, #8]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800616a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f042 0201 	orr.w	r2, r2, #1
 800617a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 fccf 	bl	8006b20 <UART_CheckIdleState>
 8006182:	4603      	mov	r3, r0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e04a      	b.n	8006234 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d106      	bne.n	80061b6 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7fc fa5d 	bl	8002670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2224      	movs	r2, #36	@ 0x24
 80061ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f022 0201 	bic.w	r2, r2, #1
 80061cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fc00 	bl	80069dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 f931 	bl	8006444 <UART_SetConfig>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d101      	bne.n	80061ec <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e023      	b.n	8006234 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689a      	ldr	r2, [r3, #8]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800620a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689a      	ldr	r2, [r3, #8]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0208 	orr.w	r2, r2, #8
 800621a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0201 	orr.w	r2, r2, #1
 800622a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 fc77 	bl	8006b20 <UART_CheckIdleState>
 8006232:	4603      	mov	r3, r0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b08a      	sub	sp, #40	@ 0x28
 8006240:	af02      	add	r7, sp, #8
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	603b      	str	r3, [r7, #0]
 8006248:	4613      	mov	r3, r2
 800624a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006252:	2b20      	cmp	r3, #32
 8006254:	d17b      	bne.n	800634e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d002      	beq.n	8006262 <HAL_UART_Transmit+0x26>
 800625c:	88fb      	ldrh	r3, [r7, #6]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e074      	b.n	8006350 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2221      	movs	r2, #33	@ 0x21
 8006272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006276:	f7fc fb55 	bl	8002924 <HAL_GetTick>
 800627a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	88fa      	ldrh	r2, [r7, #6]
 8006280:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	88fa      	ldrh	r2, [r7, #6]
 8006288:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006294:	d108      	bne.n	80062a8 <HAL_UART_Transmit+0x6c>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d104      	bne.n	80062a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800629e:	2300      	movs	r3, #0
 80062a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	61bb      	str	r3, [r7, #24]
 80062a6:	e003      	b.n	80062b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062ac:	2300      	movs	r3, #0
 80062ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062b0:	e030      	b.n	8006314 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	2200      	movs	r2, #0
 80062ba:	2180      	movs	r1, #128	@ 0x80
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 fcd9 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2220      	movs	r2, #32
 80062cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80062d0:	2303      	movs	r3, #3
 80062d2:	e03d      	b.n	8006350 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10b      	bne.n	80062f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	881b      	ldrh	r3, [r3, #0]
 80062de:	461a      	mov	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	3302      	adds	r3, #2
 80062ee:	61bb      	str	r3, [r7, #24]
 80062f0:	e007      	b.n	8006302 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	781a      	ldrb	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	3301      	adds	r3, #1
 8006300:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006308:	b29b      	uxth	r3, r3
 800630a:	3b01      	subs	r3, #1
 800630c:	b29a      	uxth	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800631a:	b29b      	uxth	r3, r3
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1c8      	bne.n	80062b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	2200      	movs	r2, #0
 8006328:	2140      	movs	r1, #64	@ 0x40
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f000 fca2 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d005      	beq.n	8006342 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2220      	movs	r2, #32
 800633a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e006      	b.n	8006350 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2220      	movs	r2, #32
 8006346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800634a:	2300      	movs	r3, #0
 800634c:	e000      	b.n	8006350 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800634e:	2302      	movs	r3, #2
  }
}
 8006350:	4618      	mov	r0, r3
 8006352:	3720      	adds	r7, #32
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08a      	sub	sp, #40	@ 0x28
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	4613      	mov	r3, r2
 8006364:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800636c:	2b20      	cmp	r3, #32
 800636e:	d137      	bne.n	80063e0 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d002      	beq.n	800637c <HAL_UART_Receive_DMA+0x24>
 8006376:	88fb      	ldrh	r3, [r7, #6]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e030      	b.n	80063e2 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a18      	ldr	r2, [pc, #96]	@ (80063ec <HAL_UART_Receive_DMA+0x94>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d01f      	beq.n	80063d0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d018      	beq.n	80063d0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	e853 3f00 	ldrex	r3, [r3]
 80063aa:	613b      	str	r3, [r7, #16]
   return(result);
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80063b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	461a      	mov	r2, r3
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	623b      	str	r3, [r7, #32]
 80063be:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c0:	69f9      	ldr	r1, [r7, #28]
 80063c2:	6a3a      	ldr	r2, [r7, #32]
 80063c4:	e841 2300 	strex	r3, r2, [r1]
 80063c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1e6      	bne.n	800639e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80063d0:	88fb      	ldrh	r3, [r7, #6]
 80063d2:	461a      	mov	r2, r3
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 fcba 	bl	8006d50 <UART_Start_Receive_DMA>
 80063dc:	4603      	mov	r3, r0
 80063de:	e000      	b.n	80063e2 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063e0:	2302      	movs	r3, #2
  }
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3728      	adds	r7, #40	@ 0x28
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	40008000 	.word	0x40008000

080063f0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	460b      	mov	r3, r1
 8006436:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006444:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006448:	b08c      	sub	sp, #48	@ 0x30
 800644a:	af00      	add	r7, sp, #0
 800644c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	431a      	orrs	r2, r3
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	431a      	orrs	r2, r3
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	4313      	orrs	r3, r2
 800646a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	4bab      	ldr	r3, [pc, #684]	@ (8006720 <UART_SetConfig+0x2dc>)
 8006474:	4013      	ands	r3, r2
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	6812      	ldr	r2, [r2, #0]
 800647a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800647c:	430b      	orrs	r3, r1
 800647e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	68da      	ldr	r2, [r3, #12]
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4aa0      	ldr	r2, [pc, #640]	@ (8006724 <UART_SetConfig+0x2e0>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d004      	beq.n	80064b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	6a1b      	ldr	r3, [r3, #32]
 80064aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064ac:	4313      	orrs	r3, r2
 80064ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80064ba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064c4:	430b      	orrs	r3, r1
 80064c6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ce:	f023 010f 	bic.w	r1, r3, #15
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a91      	ldr	r2, [pc, #580]	@ (8006728 <UART_SetConfig+0x2e4>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d125      	bne.n	8006534 <UART_SetConfig+0xf0>
 80064e8:	4b90      	ldr	r3, [pc, #576]	@ (800672c <UART_SetConfig+0x2e8>)
 80064ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ee:	f003 0303 	and.w	r3, r3, #3
 80064f2:	2b03      	cmp	r3, #3
 80064f4:	d81a      	bhi.n	800652c <UART_SetConfig+0xe8>
 80064f6:	a201      	add	r2, pc, #4	@ (adr r2, 80064fc <UART_SetConfig+0xb8>)
 80064f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064fc:	0800650d 	.word	0x0800650d
 8006500:	0800651d 	.word	0x0800651d
 8006504:	08006515 	.word	0x08006515
 8006508:	08006525 	.word	0x08006525
 800650c:	2301      	movs	r3, #1
 800650e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006512:	e0d6      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006514:	2302      	movs	r3, #2
 8006516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800651a:	e0d2      	b.n	80066c2 <UART_SetConfig+0x27e>
 800651c:	2304      	movs	r3, #4
 800651e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006522:	e0ce      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006524:	2308      	movs	r3, #8
 8006526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800652a:	e0ca      	b.n	80066c2 <UART_SetConfig+0x27e>
 800652c:	2310      	movs	r3, #16
 800652e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006532:	e0c6      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a7d      	ldr	r2, [pc, #500]	@ (8006730 <UART_SetConfig+0x2ec>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d138      	bne.n	80065b0 <UART_SetConfig+0x16c>
 800653e:	4b7b      	ldr	r3, [pc, #492]	@ (800672c <UART_SetConfig+0x2e8>)
 8006540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006544:	f003 030c 	and.w	r3, r3, #12
 8006548:	2b0c      	cmp	r3, #12
 800654a:	d82d      	bhi.n	80065a8 <UART_SetConfig+0x164>
 800654c:	a201      	add	r2, pc, #4	@ (adr r2, 8006554 <UART_SetConfig+0x110>)
 800654e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006552:	bf00      	nop
 8006554:	08006589 	.word	0x08006589
 8006558:	080065a9 	.word	0x080065a9
 800655c:	080065a9 	.word	0x080065a9
 8006560:	080065a9 	.word	0x080065a9
 8006564:	08006599 	.word	0x08006599
 8006568:	080065a9 	.word	0x080065a9
 800656c:	080065a9 	.word	0x080065a9
 8006570:	080065a9 	.word	0x080065a9
 8006574:	08006591 	.word	0x08006591
 8006578:	080065a9 	.word	0x080065a9
 800657c:	080065a9 	.word	0x080065a9
 8006580:	080065a9 	.word	0x080065a9
 8006584:	080065a1 	.word	0x080065a1
 8006588:	2300      	movs	r3, #0
 800658a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800658e:	e098      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006590:	2302      	movs	r3, #2
 8006592:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006596:	e094      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006598:	2304      	movs	r3, #4
 800659a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800659e:	e090      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065a0:	2308      	movs	r3, #8
 80065a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065a6:	e08c      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065a8:	2310      	movs	r3, #16
 80065aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ae:	e088      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a5f      	ldr	r2, [pc, #380]	@ (8006734 <UART_SetConfig+0x2f0>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d125      	bne.n	8006606 <UART_SetConfig+0x1c2>
 80065ba:	4b5c      	ldr	r3, [pc, #368]	@ (800672c <UART_SetConfig+0x2e8>)
 80065bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80065c4:	2b30      	cmp	r3, #48	@ 0x30
 80065c6:	d016      	beq.n	80065f6 <UART_SetConfig+0x1b2>
 80065c8:	2b30      	cmp	r3, #48	@ 0x30
 80065ca:	d818      	bhi.n	80065fe <UART_SetConfig+0x1ba>
 80065cc:	2b20      	cmp	r3, #32
 80065ce:	d00a      	beq.n	80065e6 <UART_SetConfig+0x1a2>
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d814      	bhi.n	80065fe <UART_SetConfig+0x1ba>
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d002      	beq.n	80065de <UART_SetConfig+0x19a>
 80065d8:	2b10      	cmp	r3, #16
 80065da:	d008      	beq.n	80065ee <UART_SetConfig+0x1aa>
 80065dc:	e00f      	b.n	80065fe <UART_SetConfig+0x1ba>
 80065de:	2300      	movs	r3, #0
 80065e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065e4:	e06d      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065e6:	2302      	movs	r3, #2
 80065e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ec:	e069      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065ee:	2304      	movs	r3, #4
 80065f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065f4:	e065      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065f6:	2308      	movs	r3, #8
 80065f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065fc:	e061      	b.n	80066c2 <UART_SetConfig+0x27e>
 80065fe:	2310      	movs	r3, #16
 8006600:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006604:	e05d      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a4b      	ldr	r2, [pc, #300]	@ (8006738 <UART_SetConfig+0x2f4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d125      	bne.n	800665c <UART_SetConfig+0x218>
 8006610:	4b46      	ldr	r3, [pc, #280]	@ (800672c <UART_SetConfig+0x2e8>)
 8006612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006616:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800661a:	2bc0      	cmp	r3, #192	@ 0xc0
 800661c:	d016      	beq.n	800664c <UART_SetConfig+0x208>
 800661e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006620:	d818      	bhi.n	8006654 <UART_SetConfig+0x210>
 8006622:	2b80      	cmp	r3, #128	@ 0x80
 8006624:	d00a      	beq.n	800663c <UART_SetConfig+0x1f8>
 8006626:	2b80      	cmp	r3, #128	@ 0x80
 8006628:	d814      	bhi.n	8006654 <UART_SetConfig+0x210>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d002      	beq.n	8006634 <UART_SetConfig+0x1f0>
 800662e:	2b40      	cmp	r3, #64	@ 0x40
 8006630:	d008      	beq.n	8006644 <UART_SetConfig+0x200>
 8006632:	e00f      	b.n	8006654 <UART_SetConfig+0x210>
 8006634:	2300      	movs	r3, #0
 8006636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800663a:	e042      	b.n	80066c2 <UART_SetConfig+0x27e>
 800663c:	2302      	movs	r3, #2
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006642:	e03e      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006644:	2304      	movs	r3, #4
 8006646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800664a:	e03a      	b.n	80066c2 <UART_SetConfig+0x27e>
 800664c:	2308      	movs	r3, #8
 800664e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006652:	e036      	b.n	80066c2 <UART_SetConfig+0x27e>
 8006654:	2310      	movs	r3, #16
 8006656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800665a:	e032      	b.n	80066c2 <UART_SetConfig+0x27e>
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a30      	ldr	r2, [pc, #192]	@ (8006724 <UART_SetConfig+0x2e0>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d12a      	bne.n	80066bc <UART_SetConfig+0x278>
 8006666:	4b31      	ldr	r3, [pc, #196]	@ (800672c <UART_SetConfig+0x2e8>)
 8006668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800666c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006670:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006674:	d01a      	beq.n	80066ac <UART_SetConfig+0x268>
 8006676:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800667a:	d81b      	bhi.n	80066b4 <UART_SetConfig+0x270>
 800667c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006680:	d00c      	beq.n	800669c <UART_SetConfig+0x258>
 8006682:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006686:	d815      	bhi.n	80066b4 <UART_SetConfig+0x270>
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <UART_SetConfig+0x250>
 800668c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006690:	d008      	beq.n	80066a4 <UART_SetConfig+0x260>
 8006692:	e00f      	b.n	80066b4 <UART_SetConfig+0x270>
 8006694:	2300      	movs	r3, #0
 8006696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800669a:	e012      	b.n	80066c2 <UART_SetConfig+0x27e>
 800669c:	2302      	movs	r3, #2
 800669e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a2:	e00e      	b.n	80066c2 <UART_SetConfig+0x27e>
 80066a4:	2304      	movs	r3, #4
 80066a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066aa:	e00a      	b.n	80066c2 <UART_SetConfig+0x27e>
 80066ac:	2308      	movs	r3, #8
 80066ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066b2:	e006      	b.n	80066c2 <UART_SetConfig+0x27e>
 80066b4:	2310      	movs	r3, #16
 80066b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ba:	e002      	b.n	80066c2 <UART_SetConfig+0x27e>
 80066bc:	2310      	movs	r3, #16
 80066be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a17      	ldr	r2, [pc, #92]	@ (8006724 <UART_SetConfig+0x2e0>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	f040 80a8 	bne.w	800681e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	d834      	bhi.n	8006740 <UART_SetConfig+0x2fc>
 80066d6:	a201      	add	r2, pc, #4	@ (adr r2, 80066dc <UART_SetConfig+0x298>)
 80066d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066dc:	08006701 	.word	0x08006701
 80066e0:	08006741 	.word	0x08006741
 80066e4:	08006709 	.word	0x08006709
 80066e8:	08006741 	.word	0x08006741
 80066ec:	0800670f 	.word	0x0800670f
 80066f0:	08006741 	.word	0x08006741
 80066f4:	08006741 	.word	0x08006741
 80066f8:	08006741 	.word	0x08006741
 80066fc:	08006717 	.word	0x08006717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006700:	f7fe f9b4 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 8006704:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006706:	e021      	b.n	800674c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006708:	4b0c      	ldr	r3, [pc, #48]	@ (800673c <UART_SetConfig+0x2f8>)
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800670c:	e01e      	b.n	800674c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800670e:	f7fe f941 	bl	8004994 <HAL_RCC_GetSysClockFreq>
 8006712:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006714:	e01a      	b.n	800674c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800671a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800671c:	e016      	b.n	800674c <UART_SetConfig+0x308>
 800671e:	bf00      	nop
 8006720:	cfff69f3 	.word	0xcfff69f3
 8006724:	40008000 	.word	0x40008000
 8006728:	40013800 	.word	0x40013800
 800672c:	40021000 	.word	0x40021000
 8006730:	40004400 	.word	0x40004400
 8006734:	40004800 	.word	0x40004800
 8006738:	40004c00 	.word	0x40004c00
 800673c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800674a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	2b00      	cmp	r3, #0
 8006750:	f000 812a 	beq.w	80069a8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006758:	4a9e      	ldr	r2, [pc, #632]	@ (80069d4 <UART_SetConfig+0x590>)
 800675a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800675e:	461a      	mov	r2, r3
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	fbb3 f3f2 	udiv	r3, r3, r2
 8006766:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	4613      	mov	r3, r2
 800676e:	005b      	lsls	r3, r3, #1
 8006770:	4413      	add	r3, r2
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	429a      	cmp	r2, r3
 8006776:	d305      	bcc.n	8006784 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800677e:	69ba      	ldr	r2, [r7, #24]
 8006780:	429a      	cmp	r2, r3
 8006782:	d903      	bls.n	800678c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800678a:	e10d      	b.n	80069a8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800678c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678e:	2200      	movs	r2, #0
 8006790:	60bb      	str	r3, [r7, #8]
 8006792:	60fa      	str	r2, [r7, #12]
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006798:	4a8e      	ldr	r2, [pc, #568]	@ (80069d4 <UART_SetConfig+0x590>)
 800679a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800679e:	b29b      	uxth	r3, r3
 80067a0:	2200      	movs	r2, #0
 80067a2:	603b      	str	r3, [r7, #0]
 80067a4:	607a      	str	r2, [r7, #4]
 80067a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80067ae:	f7fa f8bd 	bl	800092c <__aeabi_uldivmod>
 80067b2:	4602      	mov	r2, r0
 80067b4:	460b      	mov	r3, r1
 80067b6:	4610      	mov	r0, r2
 80067b8:	4619      	mov	r1, r3
 80067ba:	f04f 0200 	mov.w	r2, #0
 80067be:	f04f 0300 	mov.w	r3, #0
 80067c2:	020b      	lsls	r3, r1, #8
 80067c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067c8:	0202      	lsls	r2, r0, #8
 80067ca:	6979      	ldr	r1, [r7, #20]
 80067cc:	6849      	ldr	r1, [r1, #4]
 80067ce:	0849      	lsrs	r1, r1, #1
 80067d0:	2000      	movs	r0, #0
 80067d2:	460c      	mov	r4, r1
 80067d4:	4605      	mov	r5, r0
 80067d6:	eb12 0804 	adds.w	r8, r2, r4
 80067da:	eb43 0905 	adc.w	r9, r3, r5
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	469a      	mov	sl, r3
 80067e6:	4693      	mov	fp, r2
 80067e8:	4652      	mov	r2, sl
 80067ea:	465b      	mov	r3, fp
 80067ec:	4640      	mov	r0, r8
 80067ee:	4649      	mov	r1, r9
 80067f0:	f7fa f89c 	bl	800092c <__aeabi_uldivmod>
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4613      	mov	r3, r2
 80067fa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067fc:	6a3b      	ldr	r3, [r7, #32]
 80067fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006802:	d308      	bcc.n	8006816 <UART_SetConfig+0x3d2>
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800680a:	d204      	bcs.n	8006816 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6a3a      	ldr	r2, [r7, #32]
 8006812:	60da      	str	r2, [r3, #12]
 8006814:	e0c8      	b.n	80069a8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800681c:	e0c4      	b.n	80069a8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006826:	d167      	bne.n	80068f8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006828:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800682c:	2b08      	cmp	r3, #8
 800682e:	d828      	bhi.n	8006882 <UART_SetConfig+0x43e>
 8006830:	a201      	add	r2, pc, #4	@ (adr r2, 8006838 <UART_SetConfig+0x3f4>)
 8006832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006836:	bf00      	nop
 8006838:	0800685d 	.word	0x0800685d
 800683c:	08006865 	.word	0x08006865
 8006840:	0800686d 	.word	0x0800686d
 8006844:	08006883 	.word	0x08006883
 8006848:	08006873 	.word	0x08006873
 800684c:	08006883 	.word	0x08006883
 8006850:	08006883 	.word	0x08006883
 8006854:	08006883 	.word	0x08006883
 8006858:	0800687b 	.word	0x0800687b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800685c:	f7fe f906 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 8006860:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006862:	e014      	b.n	800688e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006864:	f7fe f918 	bl	8004a98 <HAL_RCC_GetPCLK2Freq>
 8006868:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800686a:	e010      	b.n	800688e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800686c:	4b5a      	ldr	r3, [pc, #360]	@ (80069d8 <UART_SetConfig+0x594>)
 800686e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006870:	e00d      	b.n	800688e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006872:	f7fe f88f 	bl	8004994 <HAL_RCC_GetSysClockFreq>
 8006876:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006878:	e009      	b.n	800688e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800687a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800687e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006880:	e005      	b.n	800688e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006882:	2300      	movs	r3, #0
 8006884:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800688c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800688e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006890:	2b00      	cmp	r3, #0
 8006892:	f000 8089 	beq.w	80069a8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689a:	4a4e      	ldr	r2, [pc, #312]	@ (80069d4 <UART_SetConfig+0x590>)
 800689c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068a0:	461a      	mov	r2, r3
 80068a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80068a8:	005a      	lsls	r2, r3, #1
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	085b      	lsrs	r3, r3, #1
 80068b0:	441a      	add	r2, r3
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	2b0f      	cmp	r3, #15
 80068c0:	d916      	bls.n	80068f0 <UART_SetConfig+0x4ac>
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068c8:	d212      	bcs.n	80068f0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	f023 030f 	bic.w	r3, r3, #15
 80068d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	085b      	lsrs	r3, r3, #1
 80068d8:	b29b      	uxth	r3, r3
 80068da:	f003 0307 	and.w	r3, r3, #7
 80068de:	b29a      	uxth	r2, r3
 80068e0:	8bfb      	ldrh	r3, [r7, #30]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	8bfa      	ldrh	r2, [r7, #30]
 80068ec:	60da      	str	r2, [r3, #12]
 80068ee:	e05b      	b.n	80069a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80068f6:	e057      	b.n	80069a8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d828      	bhi.n	8006952 <UART_SetConfig+0x50e>
 8006900:	a201      	add	r2, pc, #4	@ (adr r2, 8006908 <UART_SetConfig+0x4c4>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	0800692d 	.word	0x0800692d
 800690c:	08006935 	.word	0x08006935
 8006910:	0800693d 	.word	0x0800693d
 8006914:	08006953 	.word	0x08006953
 8006918:	08006943 	.word	0x08006943
 800691c:	08006953 	.word	0x08006953
 8006920:	08006953 	.word	0x08006953
 8006924:	08006953 	.word	0x08006953
 8006928:	0800694b 	.word	0x0800694b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800692c:	f7fe f89e 	bl	8004a6c <HAL_RCC_GetPCLK1Freq>
 8006930:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006932:	e014      	b.n	800695e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006934:	f7fe f8b0 	bl	8004a98 <HAL_RCC_GetPCLK2Freq>
 8006938:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800693a:	e010      	b.n	800695e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800693c:	4b26      	ldr	r3, [pc, #152]	@ (80069d8 <UART_SetConfig+0x594>)
 800693e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006940:	e00d      	b.n	800695e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006942:	f7fe f827 	bl	8004994 <HAL_RCC_GetSysClockFreq>
 8006946:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006948:	e009      	b.n	800695e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800694a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800694e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006950:	e005      	b.n	800695e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006952:	2300      	movs	r3, #0
 8006954:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800695c:	bf00      	nop
    }

    if (pclk != 0U)
 800695e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006960:	2b00      	cmp	r3, #0
 8006962:	d021      	beq.n	80069a8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006968:	4a1a      	ldr	r2, [pc, #104]	@ (80069d4 <UART_SetConfig+0x590>)
 800696a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800696e:	461a      	mov	r2, r3
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	fbb3 f2f2 	udiv	r2, r3, r2
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	085b      	lsrs	r3, r3, #1
 800697c:	441a      	add	r2, r3
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	fbb2 f3f3 	udiv	r3, r2, r3
 8006986:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006988:	6a3b      	ldr	r3, [r7, #32]
 800698a:	2b0f      	cmp	r3, #15
 800698c:	d909      	bls.n	80069a2 <UART_SetConfig+0x55e>
 800698e:	6a3b      	ldr	r3, [r7, #32]
 8006990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006994:	d205      	bcs.n	80069a2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	b29a      	uxth	r2, r3
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	60da      	str	r2, [r3, #12]
 80069a0:	e002      	b.n	80069a8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80069a2:	2301      	movs	r3, #1
 80069a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2200      	movs	r2, #0
 80069bc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	2200      	movs	r2, #0
 80069c2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80069c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3730      	adds	r7, #48	@ 0x30
 80069cc:	46bd      	mov	sp, r7
 80069ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069d2:	bf00      	nop
 80069d4:	0800a7b8 	.word	0x0800a7b8
 80069d8:	00f42400 	.word	0x00f42400

080069dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00a      	beq.n	8006a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	430a      	orrs	r2, r1
 8006a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00a      	beq.n	8006a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	430a      	orrs	r2, r1
 8006a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a70:	f003 0310 	and.w	r3, r3, #16
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01a      	beq.n	8006af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ad6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ada:	d10a      	bne.n	8006af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	605a      	str	r2, [r3, #4]
  }
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b098      	sub	sp, #96	@ 0x60
 8006b24:	af02      	add	r7, sp, #8
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b30:	f7fb fef8 	bl	8002924 <HAL_GetTick>
 8006b34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d12f      	bne.n	8006ba4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f88e 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d022      	beq.n	8006ba4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b66:	e853 3f00 	ldrex	r3, [r3]
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e6      	bne.n	8006b5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e063      	b.n	8006c6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0304 	and.w	r3, r3, #4
 8006bae:	2b04      	cmp	r3, #4
 8006bb0:	d149      	bne.n	8006c46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f857 	bl	8006c74 <UART_WaitOnFlagUntilTimeout>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d03c      	beq.n	8006c46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	623b      	str	r3, [r7, #32]
   return(result);
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bea:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e6      	bne.n	8006bcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3308      	adds	r3, #8
 8006c04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	e853 3f00 	ldrex	r3, [r3]
 8006c0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f023 0301 	bic.w	r3, r3, #1
 8006c14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c1e:	61fa      	str	r2, [r7, #28]
 8006c20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	69b9      	ldr	r1, [r7, #24]
 8006c24:	69fa      	ldr	r2, [r7, #28]
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1e5      	bne.n	8006bfe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e012      	b.n	8006c6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2220      	movs	r2, #32
 8006c4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3758      	adds	r7, #88	@ 0x58
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	4613      	mov	r3, r2
 8006c82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c84:	e04f      	b.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8c:	d04b      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8e:	f7fb fe49 	bl	8002924 <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	69ba      	ldr	r2, [r7, #24]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e04e      	b.n	8006d46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0304 	and.w	r3, r3, #4
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d037      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b80      	cmp	r3, #128	@ 0x80
 8006cba:	d034      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	2b40      	cmp	r3, #64	@ 0x40
 8006cc0:	d031      	beq.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	69db      	ldr	r3, [r3, #28]
 8006cc8:	f003 0308 	and.w	r3, r3, #8
 8006ccc:	2b08      	cmp	r3, #8
 8006cce:	d110      	bne.n	8006cf2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2208      	movs	r2, #8
 8006cd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 f920 	bl	8006f1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2208      	movs	r2, #8
 8006ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e029      	b.n	8006d46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	69db      	ldr	r3, [r3, #28]
 8006cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d00:	d111      	bne.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f000 f906 	bl	8006f1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2220      	movs	r2, #32
 8006d16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e00f      	b.n	8006d46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	69da      	ldr	r2, [r3, #28]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	4013      	ands	r3, r2
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	bf0c      	ite	eq
 8006d36:	2301      	moveq	r3, #1
 8006d38:	2300      	movne	r3, #0
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	79fb      	ldrb	r3, [r7, #7]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d0a0      	beq.n	8006c86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
	...

08006d50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b096      	sub	sp, #88	@ 0x58
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	88fa      	ldrh	r2, [r7, #6]
 8006d68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2222      	movs	r2, #34	@ 0x22
 8006d78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d02d      	beq.n	8006de2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d8c:	4a40      	ldr	r2, [pc, #256]	@ (8006e90 <UART_Start_Receive_DMA+0x140>)
 8006d8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d96:	4a3f      	ldr	r2, [pc, #252]	@ (8006e94 <UART_Start_Receive_DMA+0x144>)
 8006d98:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006da0:	4a3d      	ldr	r2, [pc, #244]	@ (8006e98 <UART_Start_Receive_DMA+0x148>)
 8006da2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006daa:	2200      	movs	r2, #0
 8006dac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	3324      	adds	r3, #36	@ 0x24
 8006dba:	4619      	mov	r1, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	88fb      	ldrh	r3, [r7, #6]
 8006dc4:	f7fb ff42 	bl	8002c4c <HAL_DMA_Start_IT>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d009      	beq.n	8006de2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2210      	movs	r2, #16
 8006dd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e051      	b.n	8006e86 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d018      	beq.n	8006e1c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	461a      	mov	r2, r3
 8006e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e0a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e0c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e10:	e841 2300 	strex	r3, r2, [r1]
 8006e14:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006e16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1e6      	bne.n	8006dea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3308      	adds	r3, #8
 8006e22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2e:	f043 0301 	orr.w	r3, r3, #1
 8006e32:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3308      	adds	r3, #8
 8006e3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e3c:	637a      	str	r2, [r7, #52]	@ 0x34
 8006e3e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3308      	adds	r3, #8
 8006e56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	e853 3f00 	ldrex	r3, [r3]
 8006e5e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3308      	adds	r3, #8
 8006e6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e70:	623a      	str	r2, [r7, #32]
 8006e72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	69f9      	ldr	r1, [r7, #28]
 8006e76:	6a3a      	ldr	r2, [r7, #32]
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e5      	bne.n	8006e50 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3758      	adds	r7, #88	@ 0x58
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	08006feb 	.word	0x08006feb
 8006e94:	08007117 	.word	0x08007117
 8006e98:	08007155 	.word	0x08007155

08006e9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b08f      	sub	sp, #60	@ 0x3c
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eaa:	6a3b      	ldr	r3, [r7, #32]
 8006eac:	e853 3f00 	ldrex	r3, [r3]
 8006eb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ec4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ec8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006eca:	e841 2300 	strex	r3, r2, [r1]
 8006ece:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1e6      	bne.n	8006ea4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3308      	adds	r3, #8
 8006edc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	e853 3f00 	ldrex	r3, [r3]
 8006ee4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006eec:	633b      	str	r3, [r7, #48]	@ 0x30
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	3308      	adds	r3, #8
 8006ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ef6:	61ba      	str	r2, [r7, #24]
 8006ef8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efa:	6979      	ldr	r1, [r7, #20]
 8006efc:	69ba      	ldr	r2, [r7, #24]
 8006efe:	e841 2300 	strex	r3, r2, [r1]
 8006f02:	613b      	str	r3, [r7, #16]
   return(result);
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1e5      	bne.n	8006ed6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006f12:	bf00      	nop
 8006f14:	373c      	adds	r7, #60	@ 0x3c
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b095      	sub	sp, #84	@ 0x54
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f2e:	e853 3f00 	ldrex	r3, [r3]
 8006f32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	461a      	mov	r2, r3
 8006f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f44:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f46:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f4c:	e841 2300 	strex	r3, r2, [r1]
 8006f50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1e6      	bne.n	8006f26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	3308      	adds	r3, #8
 8006f5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f6e:	f023 0301 	bic.w	r3, r3, #1
 8006f72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	3308      	adds	r3, #8
 8006f7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f84:	e841 2300 	strex	r3, r2, [r1]
 8006f88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e3      	bne.n	8006f58 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d118      	bne.n	8006fca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	e853 3f00 	ldrex	r3, [r3]
 8006fa4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	f023 0310 	bic.w	r3, r3, #16
 8006fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fb6:	61bb      	str	r3, [r7, #24]
 8006fb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fba:	6979      	ldr	r1, [r7, #20]
 8006fbc:	69ba      	ldr	r2, [r7, #24]
 8006fbe:	e841 2300 	strex	r3, r2, [r1]
 8006fc2:	613b      	str	r3, [r7, #16]
   return(result);
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1e6      	bne.n	8006f98 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2220      	movs	r2, #32
 8006fce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006fde:	bf00      	nop
 8006fe0:	3754      	adds	r7, #84	@ 0x54
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr

08006fea <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b09c      	sub	sp, #112	@ 0x70
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0320 	and.w	r3, r3, #32
 8007002:	2b00      	cmp	r3, #0
 8007004:	d171      	bne.n	80070ea <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007006:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007008:	2200      	movs	r2, #0
 800700a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800700e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007016:	e853 3f00 	ldrex	r3, [r3]
 800701a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800701c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800701e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007022:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007024:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	461a      	mov	r2, r3
 800702a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800702c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800702e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007030:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007032:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007034:	e841 2300 	strex	r3, r2, [r1]
 8007038:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800703a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800703c:	2b00      	cmp	r3, #0
 800703e:	d1e6      	bne.n	800700e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007040:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3308      	adds	r3, #8
 8007046:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704a:	e853 3f00 	ldrex	r3, [r3]
 800704e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007052:	f023 0301 	bic.w	r3, r3, #1
 8007056:	667b      	str	r3, [r7, #100]	@ 0x64
 8007058:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	3308      	adds	r3, #8
 800705e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007060:	647a      	str	r2, [r7, #68]	@ 0x44
 8007062:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007064:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007066:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007068:	e841 2300 	strex	r3, r2, [r1]
 800706c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800706e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1e5      	bne.n	8007040 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007074:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	3308      	adds	r3, #8
 800707a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707e:	e853 3f00 	ldrex	r3, [r3]
 8007082:	623b      	str	r3, [r7, #32]
   return(result);
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800708a:	663b      	str	r3, [r7, #96]	@ 0x60
 800708c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	3308      	adds	r3, #8
 8007092:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007094:	633a      	str	r2, [r7, #48]	@ 0x30
 8007096:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007098:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800709a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800709c:	e841 2300 	strex	r3, r2, [r1]
 80070a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1e5      	bne.n	8007074 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070aa:	2220      	movs	r2, #32
 80070ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d118      	bne.n	80070ea <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	e853 3f00 	ldrex	r3, [r3]
 80070c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f023 0310 	bic.w	r3, r3, #16
 80070cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	461a      	mov	r2, r3
 80070d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070d6:	61fb      	str	r3, [r7, #28]
 80070d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	69b9      	ldr	r1, [r7, #24]
 80070dc:	69fa      	ldr	r2, [r7, #28]
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	617b      	str	r3, [r7, #20]
   return(result);
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e6      	bne.n	80070b8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070ec:	2200      	movs	r2, #0
 80070ee:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d107      	bne.n	8007108 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070fe:	4619      	mov	r1, r3
 8007100:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007102:	f7ff f993 	bl	800642c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007106:	e002      	b.n	800710e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007108:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800710a:	f7ff f971 	bl	80063f0 <HAL_UART_RxCpltCallback>
}
 800710e:	bf00      	nop
 8007110:	3770      	adds	r7, #112	@ 0x70
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b084      	sub	sp, #16
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007122:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2201      	movs	r2, #1
 8007128:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800712e:	2b01      	cmp	r3, #1
 8007130:	d109      	bne.n	8007146 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007138:	085b      	lsrs	r3, r3, #1
 800713a:	b29b      	uxth	r3, r3
 800713c:	4619      	mov	r1, r3
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f7ff f974 	bl	800642c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007144:	e002      	b.n	800714c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f7ff f95c 	bl	8006404 <HAL_UART_RxHalfCpltCallback>
}
 800714c:	bf00      	nop
 800714e:	3710      	adds	r7, #16
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007160:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007168:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007170:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800717c:	2b80      	cmp	r3, #128	@ 0x80
 800717e:	d109      	bne.n	8007194 <UART_DMAError+0x40>
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b21      	cmp	r3, #33	@ 0x21
 8007184:	d106      	bne.n	8007194 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	2200      	movs	r2, #0
 800718a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800718e:	6978      	ldr	r0, [r7, #20]
 8007190:	f7ff fe84 	bl	8006e9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800719e:	2b40      	cmp	r3, #64	@ 0x40
 80071a0:	d109      	bne.n	80071b6 <UART_DMAError+0x62>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2b22      	cmp	r3, #34	@ 0x22
 80071a6:	d106      	bne.n	80071b6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80071b0:	6978      	ldr	r0, [r7, #20]
 80071b2:	f7ff feb4 	bl	8006f1e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071bc:	f043 0210 	orr.w	r2, r3, #16
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071c6:	6978      	ldr	r0, [r7, #20]
 80071c8:	f7ff f926 	bl	8006418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071cc:	bf00      	nop
 80071ce:	3718      	adds	r7, #24
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b085      	sub	sp, #20
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	d101      	bne.n	80071ea <HAL_UARTEx_DisableFifoMode+0x16>
 80071e6:	2302      	movs	r3, #2
 80071e8:	e027      	b.n	800723a <HAL_UARTEx_DisableFifoMode+0x66>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2224      	movs	r2, #36	@ 0x24
 80071f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f022 0201 	bic.w	r2, r2, #1
 8007210:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007218:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	68fa      	ldr	r2, [r7, #12]
 8007226:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2220      	movs	r2, #32
 800722c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3714      	adds	r7, #20
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr

08007246 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007246:	b580      	push	{r7, lr}
 8007248:	b084      	sub	sp, #16
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
 800724e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007256:	2b01      	cmp	r3, #1
 8007258:	d101      	bne.n	800725e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800725a:	2302      	movs	r3, #2
 800725c:	e02d      	b.n	80072ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2224      	movs	r2, #36	@ 0x24
 800726a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	681a      	ldr	r2, [r3, #0]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f022 0201 	bic.w	r2, r2, #1
 8007284:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	683a      	ldr	r2, [r7, #0]
 8007296:	430a      	orrs	r2, r1
 8007298:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f850 	bl	8007340 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2220      	movs	r2, #32
 80072ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3710      	adds	r7, #16
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b084      	sub	sp, #16
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
 80072ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d101      	bne.n	80072da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80072d6:	2302      	movs	r3, #2
 80072d8:	e02d      	b.n	8007336 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2224      	movs	r2, #36	@ 0x24
 80072e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0201 	bic.w	r2, r2, #1
 8007300:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	430a      	orrs	r2, r1
 8007314:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f812 	bl	8007340 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2220      	movs	r2, #32
 8007328:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
	...

08007340 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800734c:	2b00      	cmp	r3, #0
 800734e:	d108      	bne.n	8007362 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007360:	e031      	b.n	80073c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007362:	2308      	movs	r3, #8
 8007364:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007366:	2308      	movs	r3, #8
 8007368:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	0e5b      	lsrs	r3, r3, #25
 8007372:	b2db      	uxtb	r3, r3
 8007374:	f003 0307 	and.w	r3, r3, #7
 8007378:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	0f5b      	lsrs	r3, r3, #29
 8007382:	b2db      	uxtb	r3, r3
 8007384:	f003 0307 	and.w	r3, r3, #7
 8007388:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800738a:	7bbb      	ldrb	r3, [r7, #14]
 800738c:	7b3a      	ldrb	r2, [r7, #12]
 800738e:	4911      	ldr	r1, [pc, #68]	@ (80073d4 <UARTEx_SetNbDataToProcess+0x94>)
 8007390:	5c8a      	ldrb	r2, [r1, r2]
 8007392:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007396:	7b3a      	ldrb	r2, [r7, #12]
 8007398:	490f      	ldr	r1, [pc, #60]	@ (80073d8 <UARTEx_SetNbDataToProcess+0x98>)
 800739a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800739c:	fb93 f3f2 	sdiv	r3, r3, r2
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073a8:	7bfb      	ldrb	r3, [r7, #15]
 80073aa:	7b7a      	ldrb	r2, [r7, #13]
 80073ac:	4909      	ldr	r1, [pc, #36]	@ (80073d4 <UARTEx_SetNbDataToProcess+0x94>)
 80073ae:	5c8a      	ldrb	r2, [r1, r2]
 80073b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80073b4:	7b7a      	ldrb	r2, [r7, #13]
 80073b6:	4908      	ldr	r1, [pc, #32]	@ (80073d8 <UARTEx_SetNbDataToProcess+0x98>)
 80073b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80073ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80073be:	b29a      	uxth	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80073c6:	bf00      	nop
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	0800a7d0 	.word	0x0800a7d0
 80073d8:	0800a7d8 	.word	0x0800a7d8

080073dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f103 0208 	add.w	r2, r3, #8
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f04f 32ff 	mov.w	r2, #4294967295
 80073f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f103 0208 	add.w	r2, r3, #8
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f103 0208 	add.w	r2, r3, #8
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800742a:	bf00      	nop
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr

08007436 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007436:	b480      	push	{r7}
 8007438:	b085      	sub	sp, #20
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	689a      	ldr	r2, [r3, #8]
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	683a      	ldr	r2, [r7, #0]
 8007460:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	1c5a      	adds	r2, r3, #1
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	601a      	str	r2, [r3, #0]
}
 8007472:	bf00      	nop
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr

0800747e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800747e:	b480      	push	{r7}
 8007480:	b085      	sub	sp, #20
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
 8007486:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007494:	d103      	bne.n	800749e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	60fb      	str	r3, [r7, #12]
 800749c:	e00c      	b.n	80074b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	3308      	adds	r3, #8
 80074a2:	60fb      	str	r3, [r7, #12]
 80074a4:	e002      	b.n	80074ac <vListInsert+0x2e>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	60fb      	str	r3, [r7, #12]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d2f6      	bcs.n	80074a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	685a      	ldr	r2, [r3, #4]
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	683a      	ldr	r2, [r7, #0]
 80074c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	1c5a      	adds	r2, r3, #1
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	601a      	str	r2, [r3, #0]
}
 80074e4:	bf00      	nop
 80074e6:	3714      	adds	r7, #20
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr

080074f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6892      	ldr	r2, [r2, #8]
 8007506:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	687a      	ldr	r2, [r7, #4]
 800750e:	6852      	ldr	r2, [r2, #4]
 8007510:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	429a      	cmp	r2, r3
 800751a:	d103      	bne.n	8007524 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	689a      	ldr	r2, [r3, #8]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	1e5a      	subs	r2, r3, #1
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3714      	adds	r7, #20
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10b      	bne.n	8007570 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755c:	f383 8811 	msr	BASEPRI, r3
 8007560:	f3bf 8f6f 	isb	sy
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800756a:	bf00      	nop
 800756c:	bf00      	nop
 800756e:	e7fd      	b.n	800756c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007570:	f001 fcb2 	bl	8008ed8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800757c:	68f9      	ldr	r1, [r7, #12]
 800757e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007580:	fb01 f303 	mul.w	r3, r1, r3
 8007584:	441a      	add	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a0:	3b01      	subs	r3, #1
 80075a2:	68f9      	ldr	r1, [r7, #12]
 80075a4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80075a6:	fb01 f303 	mul.w	r3, r1, r3
 80075aa:	441a      	add	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	22ff      	movs	r2, #255	@ 0xff
 80075b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	22ff      	movs	r2, #255	@ 0xff
 80075bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d114      	bne.n	80075f0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d01a      	beq.n	8007604 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3310      	adds	r3, #16
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 ff80 	bl	80084d8 <xTaskRemoveFromEventList>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d012      	beq.n	8007604 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80075de:	4b0d      	ldr	r3, [pc, #52]	@ (8007614 <xQueueGenericReset+0xd0>)
 80075e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	f3bf 8f6f 	isb	sy
 80075ee:	e009      	b.n	8007604 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	3310      	adds	r3, #16
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7ff fef1 	bl	80073dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	3324      	adds	r3, #36	@ 0x24
 80075fe:	4618      	mov	r0, r3
 8007600:	f7ff feec 	bl	80073dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007604:	f001 fc9a 	bl	8008f3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007608:	2301      	movs	r3, #1
}
 800760a:	4618      	mov	r0, r3
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	e000ed04 	.word	0xe000ed04

08007618 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007618:	b580      	push	{r7, lr}
 800761a:	b08a      	sub	sp, #40	@ 0x28
 800761c:	af02      	add	r7, sp, #8
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	4613      	mov	r3, r2
 8007624:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d10b      	bne.n	8007644 <xQueueGenericCreate+0x2c>
	__asm volatile
 800762c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007630:	f383 8811 	msr	BASEPRI, r3
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	f3bf 8f4f 	dsb	sy
 800763c:	613b      	str	r3, [r7, #16]
}
 800763e:	bf00      	nop
 8007640:	bf00      	nop
 8007642:	e7fd      	b.n	8007640 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	68ba      	ldr	r2, [r7, #8]
 8007648:	fb02 f303 	mul.w	r3, r2, r3
 800764c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	3348      	adds	r3, #72	@ 0x48
 8007652:	4618      	mov	r0, r3
 8007654:	f001 fd20 	bl	8009098 <pvPortMalloc>
 8007658:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00d      	beq.n	800767c <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	3348      	adds	r3, #72	@ 0x48
 8007668:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800766a:	79fa      	ldrb	r2, [r7, #7]
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	4613      	mov	r3, r2
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	68b9      	ldr	r1, [r7, #8]
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f000 f805 	bl	8007686 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800767c:	69bb      	ldr	r3, [r7, #24]
	}
 800767e:	4618      	mov	r0, r3
 8007680:	3720      	adds	r7, #32
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b084      	sub	sp, #16
 800768a:	af00      	add	r7, sp, #0
 800768c:	60f8      	str	r0, [r7, #12]
 800768e:	60b9      	str	r1, [r7, #8]
 8007690:	607a      	str	r2, [r7, #4]
 8007692:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d103      	bne.n	80076a2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	69ba      	ldr	r2, [r7, #24]
 800769e:	601a      	str	r2, [r3, #0]
 80076a0:	e002      	b.n	80076a8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	68ba      	ldr	r2, [r7, #8]
 80076b2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80076b4:	2101      	movs	r1, #1
 80076b6:	69b8      	ldr	r0, [r7, #24]
 80076b8:	f7ff ff44 	bl	8007544 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80076bc:	bf00      	nop
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00e      	beq.n	80076f0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80076e4:	2300      	movs	r3, #0
 80076e6:	2200      	movs	r2, #0
 80076e8:	2100      	movs	r1, #0
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f81c 	bl	8007728 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80076f0:	bf00      	nop
 80076f2:	3708      	adds	r7, #8
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	4603      	mov	r3, r0
 8007700:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007702:	2301      	movs	r3, #1
 8007704:	617b      	str	r3, [r7, #20]
 8007706:	2300      	movs	r3, #0
 8007708:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800770a:	79fb      	ldrb	r3, [r7, #7]
 800770c:	461a      	mov	r2, r3
 800770e:	6939      	ldr	r1, [r7, #16]
 8007710:	6978      	ldr	r0, [r7, #20]
 8007712:	f7ff ff81 	bl	8007618 <xQueueGenericCreate>
 8007716:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007718:	68f8      	ldr	r0, [r7, #12]
 800771a:	f7ff ffd3 	bl	80076c4 <prvInitialiseMutex>

		return xNewQueue;
 800771e:	68fb      	ldr	r3, [r7, #12]
	}
 8007720:	4618      	mov	r0, r3
 8007722:	3718      	adds	r7, #24
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08e      	sub	sp, #56	@ 0x38
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007736:	2300      	movs	r3, #0
 8007738:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800773e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007740:	2b00      	cmp	r3, #0
 8007742:	d10b      	bne.n	800775c <xQueueGenericSend+0x34>
	__asm volatile
 8007744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007748:	f383 8811 	msr	BASEPRI, r3
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007756:	bf00      	nop
 8007758:	bf00      	nop
 800775a:	e7fd      	b.n	8007758 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d103      	bne.n	800776a <xQueueGenericSend+0x42>
 8007762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007766:	2b00      	cmp	r3, #0
 8007768:	d101      	bne.n	800776e <xQueueGenericSend+0x46>
 800776a:	2301      	movs	r3, #1
 800776c:	e000      	b.n	8007770 <xQueueGenericSend+0x48>
 800776e:	2300      	movs	r3, #0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d10b      	bne.n	800778c <xQueueGenericSend+0x64>
	__asm volatile
 8007774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007778:	f383 8811 	msr	BASEPRI, r3
 800777c:	f3bf 8f6f 	isb	sy
 8007780:	f3bf 8f4f 	dsb	sy
 8007784:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007786:	bf00      	nop
 8007788:	bf00      	nop
 800778a:	e7fd      	b.n	8007788 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	2b02      	cmp	r3, #2
 8007790:	d103      	bne.n	800779a <xQueueGenericSend+0x72>
 8007792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007796:	2b01      	cmp	r3, #1
 8007798:	d101      	bne.n	800779e <xQueueGenericSend+0x76>
 800779a:	2301      	movs	r3, #1
 800779c:	e000      	b.n	80077a0 <xQueueGenericSend+0x78>
 800779e:	2300      	movs	r3, #0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10b      	bne.n	80077bc <xQueueGenericSend+0x94>
	__asm volatile
 80077a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a8:	f383 8811 	msr	BASEPRI, r3
 80077ac:	f3bf 8f6f 	isb	sy
 80077b0:	f3bf 8f4f 	dsb	sy
 80077b4:	623b      	str	r3, [r7, #32]
}
 80077b6:	bf00      	nop
 80077b8:	bf00      	nop
 80077ba:	e7fd      	b.n	80077b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077bc:	f001 f832 	bl	8008824 <xTaskGetSchedulerState>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d102      	bne.n	80077cc <xQueueGenericSend+0xa4>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <xQueueGenericSend+0xa8>
 80077cc:	2301      	movs	r3, #1
 80077ce:	e000      	b.n	80077d2 <xQueueGenericSend+0xaa>
 80077d0:	2300      	movs	r3, #0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d10b      	bne.n	80077ee <xQueueGenericSend+0xc6>
	__asm volatile
 80077d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077da:	f383 8811 	msr	BASEPRI, r3
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f3bf 8f4f 	dsb	sy
 80077e6:	61fb      	str	r3, [r7, #28]
}
 80077e8:	bf00      	nop
 80077ea:	bf00      	nop
 80077ec:	e7fd      	b.n	80077ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077ee:	f001 fb73 	bl	8008ed8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80077f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d302      	bcc.n	8007804 <xQueueGenericSend+0xdc>
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	2b02      	cmp	r3, #2
 8007802:	d129      	bne.n	8007858 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	68b9      	ldr	r1, [r7, #8]
 8007808:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800780a:	f000 f9b7 	bl	8007b7c <prvCopyDataToQueue>
 800780e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007814:	2b00      	cmp	r3, #0
 8007816:	d010      	beq.n	800783a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781a:	3324      	adds	r3, #36	@ 0x24
 800781c:	4618      	mov	r0, r3
 800781e:	f000 fe5b 	bl	80084d8 <xTaskRemoveFromEventList>
 8007822:	4603      	mov	r3, r0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d013      	beq.n	8007850 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007828:	4b3f      	ldr	r3, [pc, #252]	@ (8007928 <xQueueGenericSend+0x200>)
 800782a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800782e:	601a      	str	r2, [r3, #0]
 8007830:	f3bf 8f4f 	dsb	sy
 8007834:	f3bf 8f6f 	isb	sy
 8007838:	e00a      	b.n	8007850 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800783a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d007      	beq.n	8007850 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007840:	4b39      	ldr	r3, [pc, #228]	@ (8007928 <xQueueGenericSend+0x200>)
 8007842:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007846:	601a      	str	r2, [r3, #0]
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007850:	f001 fb74 	bl	8008f3c <vPortExitCritical>
				return pdPASS;
 8007854:	2301      	movs	r3, #1
 8007856:	e063      	b.n	8007920 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d103      	bne.n	8007866 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800785e:	f001 fb6d 	bl	8008f3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007862:	2300      	movs	r3, #0
 8007864:	e05c      	b.n	8007920 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007868:	2b00      	cmp	r3, #0
 800786a:	d106      	bne.n	800787a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800786c:	f107 0314 	add.w	r3, r7, #20
 8007870:	4618      	mov	r0, r3
 8007872:	f000 fe95 	bl	80085a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007876:	2301      	movs	r3, #1
 8007878:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800787a:	f001 fb5f 	bl	8008f3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800787e:	f000 fc3b 	bl	80080f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007882:	f001 fb29 	bl	8008ed8 <vPortEnterCritical>
 8007886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007888:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800788c:	b25b      	sxtb	r3, r3
 800788e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007892:	d103      	bne.n	800789c <xQueueGenericSend+0x174>
 8007894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007896:	2200      	movs	r2, #0
 8007898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800789c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078a2:	b25b      	sxtb	r3, r3
 80078a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a8:	d103      	bne.n	80078b2 <xQueueGenericSend+0x18a>
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078b2:	f001 fb43 	bl	8008f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078b6:	1d3a      	adds	r2, r7, #4
 80078b8:	f107 0314 	add.w	r3, r7, #20
 80078bc:	4611      	mov	r1, r2
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 fe84 	bl	80085cc <xTaskCheckForTimeOut>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d124      	bne.n	8007914 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80078ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80078cc:	f000 fa28 	bl	8007d20 <prvIsQueueFull>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d018      	beq.n	8007908 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80078d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d8:	3310      	adds	r3, #16
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	4611      	mov	r1, r2
 80078de:	4618      	mov	r0, r3
 80078e0:	f000 fdd4 	bl	800848c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80078e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80078e6:	f000 f9b3 	bl	8007c50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80078ea:	f000 fc13 	bl	8008114 <xTaskResumeAll>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f47f af7c 	bne.w	80077ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80078f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007928 <xQueueGenericSend+0x200>)
 80078f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078fc:	601a      	str	r2, [r3, #0]
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	e772      	b.n	80077ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800790a:	f000 f9a1 	bl	8007c50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800790e:	f000 fc01 	bl	8008114 <xTaskResumeAll>
 8007912:	e76c      	b.n	80077ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007914:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007916:	f000 f99b 	bl	8007c50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800791a:	f000 fbfb 	bl	8008114 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800791e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007920:	4618      	mov	r0, r3
 8007922:	3738      	adds	r7, #56	@ 0x38
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}
 8007928:	e000ed04 	.word	0xe000ed04

0800792c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b08e      	sub	sp, #56	@ 0x38
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007936:	2300      	movs	r3, #0
 8007938:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800793e:	2300      	movs	r3, #0
 8007940:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007944:	2b00      	cmp	r3, #0
 8007946:	d10b      	bne.n	8007960 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794c:	f383 8811 	msr	BASEPRI, r3
 8007950:	f3bf 8f6f 	isb	sy
 8007954:	f3bf 8f4f 	dsb	sy
 8007958:	623b      	str	r3, [r7, #32]
}
 800795a:	bf00      	nop
 800795c:	bf00      	nop
 800795e:	e7fd      	b.n	800795c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00b      	beq.n	8007980 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	61fb      	str	r3, [r7, #28]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007980:	f000 ff50 	bl	8008824 <xTaskGetSchedulerState>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d102      	bne.n	8007990 <xQueueSemaphoreTake+0x64>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <xQueueSemaphoreTake+0x68>
 8007990:	2301      	movs	r3, #1
 8007992:	e000      	b.n	8007996 <xQueueSemaphoreTake+0x6a>
 8007994:	2300      	movs	r3, #0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d10b      	bne.n	80079b2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800799a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	61bb      	str	r3, [r7, #24]
}
 80079ac:	bf00      	nop
 80079ae:	bf00      	nop
 80079b0:	e7fd      	b.n	80079ae <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079b2:	f001 fa91 	bl	8008ed8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80079b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ba:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80079bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d024      	beq.n	8007a0c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80079c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c4:	1e5a      	subs	r2, r3, #1
 80079c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d104      	bne.n	80079dc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80079d2:	f001 f8d3 	bl	8008b7c <pvTaskIncrementMutexHeldCount>
 80079d6:	4602      	mov	r2, r0
 80079d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079da:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00f      	beq.n	8007a04 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e6:	3310      	adds	r3, #16
 80079e8:	4618      	mov	r0, r3
 80079ea:	f000 fd75 	bl	80084d8 <xTaskRemoveFromEventList>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d007      	beq.n	8007a04 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80079f4:	4b54      	ldr	r3, [pc, #336]	@ (8007b48 <xQueueSemaphoreTake+0x21c>)
 80079f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a04:	f001 fa9a 	bl	8008f3c <vPortExitCritical>
				return pdPASS;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e098      	b.n	8007b3e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d112      	bne.n	8007a38 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00b      	beq.n	8007a30 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	617b      	str	r3, [r7, #20]
}
 8007a2a:	bf00      	nop
 8007a2c:	bf00      	nop
 8007a2e:	e7fd      	b.n	8007a2c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007a30:	f001 fa84 	bl	8008f3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a34:	2300      	movs	r3, #0
 8007a36:	e082      	b.n	8007b3e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d106      	bne.n	8007a4c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a3e:	f107 030c 	add.w	r3, r7, #12
 8007a42:	4618      	mov	r0, r3
 8007a44:	f000 fdac 	bl	80085a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a4c:	f001 fa76 	bl	8008f3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a50:	f000 fb52 	bl	80080f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a54:	f001 fa40 	bl	8008ed8 <vPortEnterCritical>
 8007a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a5a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a5e:	b25b      	sxtb	r3, r3
 8007a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a64:	d103      	bne.n	8007a6e <xQueueSemaphoreTake+0x142>
 8007a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a74:	b25b      	sxtb	r3, r3
 8007a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7a:	d103      	bne.n	8007a84 <xQueueSemaphoreTake+0x158>
 8007a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a84:	f001 fa5a 	bl	8008f3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a88:	463a      	mov	r2, r7
 8007a8a:	f107 030c 	add.w	r3, r7, #12
 8007a8e:	4611      	mov	r1, r2
 8007a90:	4618      	mov	r0, r3
 8007a92:	f000 fd9b 	bl	80085cc <xTaskCheckForTimeOut>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d132      	bne.n	8007b02 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007a9e:	f000 f929 	bl	8007cf4 <prvIsQueueEmpty>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d026      	beq.n	8007af6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d109      	bne.n	8007ac4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007ab0:	f001 fa12 	bl	8008ed8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f000 fed1 	bl	8008860 <xTaskPriorityInherit>
 8007abe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007ac0:	f001 fa3c 	bl	8008f3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac6:	3324      	adds	r3, #36	@ 0x24
 8007ac8:	683a      	ldr	r2, [r7, #0]
 8007aca:	4611      	mov	r1, r2
 8007acc:	4618      	mov	r0, r3
 8007ace:	f000 fcdd 	bl	800848c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ad2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ad4:	f000 f8bc 	bl	8007c50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ad8:	f000 fb1c 	bl	8008114 <xTaskResumeAll>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f47f af67 	bne.w	80079b2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007ae4:	4b18      	ldr	r3, [pc, #96]	@ (8007b48 <xQueueSemaphoreTake+0x21c>)
 8007ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	f3bf 8f6f 	isb	sy
 8007af4:	e75d      	b.n	80079b2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007af6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007af8:	f000 f8aa 	bl	8007c50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007afc:	f000 fb0a 	bl	8008114 <xTaskResumeAll>
 8007b00:	e757      	b.n	80079b2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007b02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b04:	f000 f8a4 	bl	8007c50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b08:	f000 fb04 	bl	8008114 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b0e:	f000 f8f1 	bl	8007cf4 <prvIsQueueEmpty>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f43f af4c 	beq.w	80079b2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00d      	beq.n	8007b3c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007b20:	f001 f9da 	bl	8008ed8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007b24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b26:	f000 f811 	bl	8007b4c <prvGetDisinheritPriorityAfterTimeout>
 8007b2a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b32:	4618      	mov	r0, r3
 8007b34:	f000 ff92 	bl	8008a5c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b38:	f001 fa00 	bl	8008f3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3738      	adds	r7, #56	@ 0x38
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	e000ed04 	.word	0xe000ed04

08007b4c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d006      	beq.n	8007b6a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f1c3 0307 	rsb	r3, r3, #7
 8007b66:	60fb      	str	r3, [r7, #12]
 8007b68:	e001      	b.n	8007b6e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
	}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3714      	adds	r7, #20
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b086      	sub	sp, #24
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b90:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10d      	bne.n	8007bb6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d14d      	bne.n	8007c3e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f000 fed0 	bl	800894c <xTaskPriorityDisinherit>
 8007bac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	609a      	str	r2, [r3, #8]
 8007bb4:	e043      	b.n	8007c3e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d119      	bne.n	8007bf0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6858      	ldr	r0, [r3, #4]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	68b9      	ldr	r1, [r7, #8]
 8007bc8:	f001 ff37 	bl	8009a3a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	685a      	ldr	r2, [r3, #4]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd4:	441a      	add	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	685a      	ldr	r2, [r3, #4]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d32b      	bcc.n	8007c3e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	605a      	str	r2, [r3, #4]
 8007bee:	e026      	b.n	8007c3e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	68d8      	ldr	r0, [r3, #12]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	68b9      	ldr	r1, [r7, #8]
 8007bfc:	f001 ff1d 	bl	8009a3a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	68da      	ldr	r2, [r3, #12]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c08:	425b      	negs	r3, r3
 8007c0a:	441a      	add	r2, r3
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	68da      	ldr	r2, [r3, #12]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d207      	bcs.n	8007c2c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	689a      	ldr	r2, [r3, #8]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c24:	425b      	negs	r3, r3
 8007c26:	441a      	add	r2, r3
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b02      	cmp	r3, #2
 8007c30:	d105      	bne.n	8007c3e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d002      	beq.n	8007c3e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	1c5a      	adds	r2, r3, #1
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007c46:	697b      	ldr	r3, [r7, #20]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3718      	adds	r7, #24
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c58:	f001 f93e 	bl	8008ed8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c64:	e011      	b.n	8007c8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d012      	beq.n	8007c94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	3324      	adds	r3, #36	@ 0x24
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 fc30 	bl	80084d8 <xTaskRemoveFromEventList>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c7e:	f000 fd09 	bl	8008694 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c82:	7bfb      	ldrb	r3, [r7, #15]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	dce9      	bgt.n	8007c66 <prvUnlockQueue+0x16>
 8007c92:	e000      	b.n	8007c96 <prvUnlockQueue+0x46>
					break;
 8007c94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	22ff      	movs	r2, #255	@ 0xff
 8007c9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007c9e:	f001 f94d 	bl	8008f3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007ca2:	f001 f919 	bl	8008ed8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007cae:	e011      	b.n	8007cd4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d012      	beq.n	8007cde <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	3310      	adds	r3, #16
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f000 fc0b 	bl	80084d8 <xTaskRemoveFromEventList>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007cc8:	f000 fce4 	bl	8008694 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ccc:	7bbb      	ldrb	r3, [r7, #14]
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007cd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	dce9      	bgt.n	8007cb0 <prvUnlockQueue+0x60>
 8007cdc:	e000      	b.n	8007ce0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007cde:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	22ff      	movs	r2, #255	@ 0xff
 8007ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ce8:	f001 f928 	bl	8008f3c <vPortExitCritical>
}
 8007cec:	bf00      	nop
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}

08007cf4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cfc:	f001 f8ec 	bl	8008ed8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d102      	bne.n	8007d0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	60fb      	str	r3, [r7, #12]
 8007d0c:	e001      	b.n	8007d12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d12:	f001 f913 	bl	8008f3c <vPortExitCritical>

	return xReturn;
 8007d16:	68fb      	ldr	r3, [r7, #12]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d28:	f001 f8d6 	bl	8008ed8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d102      	bne.n	8007d3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	60fb      	str	r3, [r7, #12]
 8007d3c:	e001      	b.n	8007d42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d42:	f001 f8fb 	bl	8008f3c <vPortExitCritical>

	return xReturn;
 8007d46:	68fb      	ldr	r3, [r7, #12]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3710      	adds	r7, #16
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b08c      	sub	sp, #48	@ 0x30
 8007d54:	af04      	add	r7, sp, #16
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	603b      	str	r3, [r7, #0]
 8007d5c:	4613      	mov	r3, r2
 8007d5e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d60:	88fb      	ldrh	r3, [r7, #6]
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	4618      	mov	r0, r3
 8007d66:	f001 f997 	bl	8009098 <pvPortMalloc>
 8007d6a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00e      	beq.n	8007d90 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d72:	20a0      	movs	r0, #160	@ 0xa0
 8007d74:	f001 f990 	bl	8009098 <pvPortMalloc>
 8007d78:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d003      	beq.n	8007d88 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d86:	e005      	b.n	8007d94 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d88:	6978      	ldr	r0, [r7, #20]
 8007d8a:	f001 fa53 	bl	8009234 <vPortFree>
 8007d8e:	e001      	b.n	8007d94 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d90:	2300      	movs	r3, #0
 8007d92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d013      	beq.n	8007dc2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d9a:	88fa      	ldrh	r2, [r7, #6]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	9303      	str	r3, [sp, #12]
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	9302      	str	r3, [sp, #8]
 8007da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	68b9      	ldr	r1, [r7, #8]
 8007db0:	68f8      	ldr	r0, [r7, #12]
 8007db2:	f000 f80f 	bl	8007dd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007db6:	69f8      	ldr	r0, [r7, #28]
 8007db8:	f000 f8ac 	bl	8007f14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	61bb      	str	r3, [r7, #24]
 8007dc0:	e002      	b.n	8007dc8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8007dc6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007dc8:	69bb      	ldr	r3, [r7, #24]
	}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3720      	adds	r7, #32
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
	...

08007dd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b088      	sub	sp, #32
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
 8007de0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007dec:	3b01      	subs	r3, #1
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007df4:	69bb      	ldr	r3, [r7, #24]
 8007df6:	f023 0307 	bic.w	r3, r3, #7
 8007dfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	f003 0307 	and.w	r3, r3, #7
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00b      	beq.n	8007e1e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0a:	f383 8811 	msr	BASEPRI, r3
 8007e0e:	f3bf 8f6f 	isb	sy
 8007e12:	f3bf 8f4f 	dsb	sy
 8007e16:	617b      	str	r3, [r7, #20]
}
 8007e18:	bf00      	nop
 8007e1a:	bf00      	nop
 8007e1c:	e7fd      	b.n	8007e1a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d01f      	beq.n	8007e64 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e24:	2300      	movs	r3, #0
 8007e26:	61fb      	str	r3, [r7, #28]
 8007e28:	e012      	b.n	8007e50 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e2a:	68ba      	ldr	r2, [r7, #8]
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	4413      	add	r3, r2
 8007e30:	7819      	ldrb	r1, [r3, #0]
 8007e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	4413      	add	r3, r2
 8007e38:	3334      	adds	r3, #52	@ 0x34
 8007e3a:	460a      	mov	r2, r1
 8007e3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e3e:	68ba      	ldr	r2, [r7, #8]
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	4413      	add	r3, r2
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d006      	beq.n	8007e58 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	61fb      	str	r3, [r7, #28]
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	2b0f      	cmp	r3, #15
 8007e54:	d9e9      	bls.n	8007e2a <prvInitialiseNewTask+0x56>
 8007e56:	e000      	b.n	8007e5a <prvInitialiseNewTask+0x86>
			{
				break;
 8007e58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e62:	e003      	b.n	8007e6c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6e:	2b06      	cmp	r3, #6
 8007e70:	d901      	bls.n	8007e76 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e72:	2306      	movs	r3, #6
 8007e74:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e80:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e84:	2200      	movs	r2, #0
 8007e86:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8a:	3304      	adds	r3, #4
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f7ff fac5 	bl	800741c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e94:	3318      	adds	r3, #24
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7ff fac0 	bl	800741c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ea0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ea4:	f1c3 0207 	rsb	r2, r3, #7
 8007ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eaa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	334c      	adds	r3, #76	@ 0x4c
 8007ec6:	224c      	movs	r2, #76	@ 0x4c
 8007ec8:	2100      	movs	r1, #0
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f001 fcdc 	bl	8009888 <memset>
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed2:	4a0d      	ldr	r2, [pc, #52]	@ (8007f08 <prvInitialiseNewTask+0x134>)
 8007ed4:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8007f0c <prvInitialiseNewTask+0x138>)
 8007eda:	655a      	str	r2, [r3, #84]	@ 0x54
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	4a0c      	ldr	r2, [pc, #48]	@ (8007f10 <prvInitialiseNewTask+0x13c>)
 8007ee0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ee2:	683a      	ldr	r2, [r7, #0]
 8007ee4:	68f9      	ldr	r1, [r7, #12]
 8007ee6:	69b8      	ldr	r0, [r7, #24]
 8007ee8:	f000 fec2 	bl	8008c70 <pxPortInitialiseStack>
 8007eec:	4602      	mov	r2, r0
 8007eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d002      	beq.n	8007efe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007efc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007efe:	bf00      	nop
 8007f00:	3720      	adds	r7, #32
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20001a7c 	.word	0x20001a7c
 8007f0c:	20001ae4 	.word	0x20001ae4
 8007f10:	20001b4c 	.word	0x20001b4c

08007f14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b082      	sub	sp, #8
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f1c:	f000 ffdc 	bl	8008ed8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f20:	4b2a      	ldr	r3, [pc, #168]	@ (8007fcc <prvAddNewTaskToReadyList+0xb8>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	3301      	adds	r3, #1
 8007f26:	4a29      	ldr	r2, [pc, #164]	@ (8007fcc <prvAddNewTaskToReadyList+0xb8>)
 8007f28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f2a:	4b29      	ldr	r3, [pc, #164]	@ (8007fd0 <prvAddNewTaskToReadyList+0xbc>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d109      	bne.n	8007f46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f32:	4a27      	ldr	r2, [pc, #156]	@ (8007fd0 <prvAddNewTaskToReadyList+0xbc>)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f38:	4b24      	ldr	r3, [pc, #144]	@ (8007fcc <prvAddNewTaskToReadyList+0xb8>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d110      	bne.n	8007f62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f40:	f000 fbcc 	bl	80086dc <prvInitialiseTaskLists>
 8007f44:	e00d      	b.n	8007f62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f46:	4b23      	ldr	r3, [pc, #140]	@ (8007fd4 <prvAddNewTaskToReadyList+0xc0>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d109      	bne.n	8007f62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f4e:	4b20      	ldr	r3, [pc, #128]	@ (8007fd0 <prvAddNewTaskToReadyList+0xbc>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d802      	bhi.n	8007f62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8007fd0 <prvAddNewTaskToReadyList+0xbc>)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f62:	4b1d      	ldr	r3, [pc, #116]	@ (8007fd8 <prvAddNewTaskToReadyList+0xc4>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3301      	adds	r3, #1
 8007f68:	4a1b      	ldr	r2, [pc, #108]	@ (8007fd8 <prvAddNewTaskToReadyList+0xc4>)
 8007f6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f70:	2201      	movs	r2, #1
 8007f72:	409a      	lsls	r2, r3
 8007f74:	4b19      	ldr	r3, [pc, #100]	@ (8007fdc <prvAddNewTaskToReadyList+0xc8>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	4a18      	ldr	r2, [pc, #96]	@ (8007fdc <prvAddNewTaskToReadyList+0xc8>)
 8007f7c:	6013      	str	r3, [r2, #0]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f82:	4613      	mov	r3, r2
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	4413      	add	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4a15      	ldr	r2, [pc, #84]	@ (8007fe0 <prvAddNewTaskToReadyList+0xcc>)
 8007f8c:	441a      	add	r2, r3
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	3304      	adds	r3, #4
 8007f92:	4619      	mov	r1, r3
 8007f94:	4610      	mov	r0, r2
 8007f96:	f7ff fa4e 	bl	8007436 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007f9a:	f000 ffcf 	bl	8008f3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd4 <prvAddNewTaskToReadyList+0xc0>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00e      	beq.n	8007fc4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd0 <prvAddNewTaskToReadyList+0xbc>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d207      	bcs.n	8007fc4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8007fe4 <prvAddNewTaskToReadyList+0xd0>)
 8007fb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fba:	601a      	str	r2, [r3, #0]
 8007fbc:	f3bf 8f4f 	dsb	sy
 8007fc0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fc4:	bf00      	nop
 8007fc6:	3708      	adds	r7, #8
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	20000e28 	.word	0x20000e28
 8007fd0:	20000d28 	.word	0x20000d28
 8007fd4:	20000e34 	.word	0x20000e34
 8007fd8:	20000e44 	.word	0x20000e44
 8007fdc:	20000e30 	.word	0x20000e30
 8007fe0:	20000d2c 	.word	0x20000d2c
 8007fe4:	e000ed04 	.word	0xe000ed04

08007fe8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d018      	beq.n	800802c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ffa:	4b14      	ldr	r3, [pc, #80]	@ (800804c <vTaskDelay+0x64>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d00b      	beq.n	800801a <vTaskDelay+0x32>
	__asm volatile
 8008002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008006:	f383 8811 	msr	BASEPRI, r3
 800800a:	f3bf 8f6f 	isb	sy
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	60bb      	str	r3, [r7, #8]
}
 8008014:	bf00      	nop
 8008016:	bf00      	nop
 8008018:	e7fd      	b.n	8008016 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800801a:	f000 f86d 	bl	80080f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800801e:	2100      	movs	r1, #0
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f000 fdbf 	bl	8008ba4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008026:	f000 f875 	bl	8008114 <xTaskResumeAll>
 800802a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d107      	bne.n	8008042 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008032:	4b07      	ldr	r3, [pc, #28]	@ (8008050 <vTaskDelay+0x68>)
 8008034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008038:	601a      	str	r2, [r3, #0]
 800803a:	f3bf 8f4f 	dsb	sy
 800803e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008042:	bf00      	nop
 8008044:	3710      	adds	r7, #16
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	20000e50 	.word	0x20000e50
 8008050:	e000ed04 	.word	0xe000ed04

08008054 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800805a:	4b1f      	ldr	r3, [pc, #124]	@ (80080d8 <vTaskStartScheduler+0x84>)
 800805c:	9301      	str	r3, [sp, #4]
 800805e:	2300      	movs	r3, #0
 8008060:	9300      	str	r3, [sp, #0]
 8008062:	2300      	movs	r3, #0
 8008064:	2280      	movs	r2, #128	@ 0x80
 8008066:	491d      	ldr	r1, [pc, #116]	@ (80080dc <vTaskStartScheduler+0x88>)
 8008068:	481d      	ldr	r0, [pc, #116]	@ (80080e0 <vTaskStartScheduler+0x8c>)
 800806a:	f7ff fe71 	bl	8007d50 <xTaskCreate>
 800806e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d11b      	bne.n	80080ae <vTaskStartScheduler+0x5a>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	60bb      	str	r3, [r7, #8]
}
 8008088:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800808a:	4b16      	ldr	r3, [pc, #88]	@ (80080e4 <vTaskStartScheduler+0x90>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	334c      	adds	r3, #76	@ 0x4c
 8008090:	4a15      	ldr	r2, [pc, #84]	@ (80080e8 <vTaskStartScheduler+0x94>)
 8008092:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008094:	4b15      	ldr	r3, [pc, #84]	@ (80080ec <vTaskStartScheduler+0x98>)
 8008096:	f04f 32ff 	mov.w	r2, #4294967295
 800809a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800809c:	4b14      	ldr	r3, [pc, #80]	@ (80080f0 <vTaskStartScheduler+0x9c>)
 800809e:	2201      	movs	r2, #1
 80080a0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080a2:	4b14      	ldr	r3, [pc, #80]	@ (80080f4 <vTaskStartScheduler+0xa0>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080a8:	f000 fe72 	bl	8008d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080ac:	e00f      	b.n	80080ce <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b4:	d10b      	bne.n	80080ce <vTaskStartScheduler+0x7a>
	__asm volatile
 80080b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
 80080c6:	607b      	str	r3, [r7, #4]
}
 80080c8:	bf00      	nop
 80080ca:	bf00      	nop
 80080cc:	e7fd      	b.n	80080ca <vTaskStartScheduler+0x76>
}
 80080ce:	bf00      	nop
 80080d0:	3710      	adds	r7, #16
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop
 80080d8:	20000e4c 	.word	0x20000e4c
 80080dc:	0800a798 	.word	0x0800a798
 80080e0:	080086ad 	.word	0x080086ad
 80080e4:	20000d28 	.word	0x20000d28
 80080e8:	2000001c 	.word	0x2000001c
 80080ec:	20000e48 	.word	0x20000e48
 80080f0:	20000e34 	.word	0x20000e34
 80080f4:	20000e2c 	.word	0x20000e2c

080080f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080f8:	b480      	push	{r7}
 80080fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80080fc:	4b04      	ldr	r3, [pc, #16]	@ (8008110 <vTaskSuspendAll+0x18>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	3301      	adds	r3, #1
 8008102:	4a03      	ldr	r2, [pc, #12]	@ (8008110 <vTaskSuspendAll+0x18>)
 8008104:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008106:	bf00      	nop
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr
 8008110:	20000e50 	.word	0x20000e50

08008114 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800811e:	2300      	movs	r3, #0
 8008120:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008122:	4b42      	ldr	r3, [pc, #264]	@ (800822c <xTaskResumeAll+0x118>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10b      	bne.n	8008142 <xTaskResumeAll+0x2e>
	__asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	603b      	str	r3, [r7, #0]
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	e7fd      	b.n	800813e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008142:	f000 fec9 	bl	8008ed8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008146:	4b39      	ldr	r3, [pc, #228]	@ (800822c <xTaskResumeAll+0x118>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3b01      	subs	r3, #1
 800814c:	4a37      	ldr	r2, [pc, #220]	@ (800822c <xTaskResumeAll+0x118>)
 800814e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008150:	4b36      	ldr	r3, [pc, #216]	@ (800822c <xTaskResumeAll+0x118>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d161      	bne.n	800821c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008158:	4b35      	ldr	r3, [pc, #212]	@ (8008230 <xTaskResumeAll+0x11c>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d05d      	beq.n	800821c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008160:	e02e      	b.n	80081c0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008162:	4b34      	ldr	r3, [pc, #208]	@ (8008234 <xTaskResumeAll+0x120>)
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	3318      	adds	r3, #24
 800816e:	4618      	mov	r0, r3
 8008170:	f7ff f9be 	bl	80074f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3304      	adds	r3, #4
 8008178:	4618      	mov	r0, r3
 800817a:	f7ff f9b9 	bl	80074f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008182:	2201      	movs	r2, #1
 8008184:	409a      	lsls	r2, r3
 8008186:	4b2c      	ldr	r3, [pc, #176]	@ (8008238 <xTaskResumeAll+0x124>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4313      	orrs	r3, r2
 800818c:	4a2a      	ldr	r2, [pc, #168]	@ (8008238 <xTaskResumeAll+0x124>)
 800818e:	6013      	str	r3, [r2, #0]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008194:	4613      	mov	r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	4413      	add	r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	4a27      	ldr	r2, [pc, #156]	@ (800823c <xTaskResumeAll+0x128>)
 800819e:	441a      	add	r2, r3
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	3304      	adds	r3, #4
 80081a4:	4619      	mov	r1, r3
 80081a6:	4610      	mov	r0, r2
 80081a8:	f7ff f945 	bl	8007436 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b0:	4b23      	ldr	r3, [pc, #140]	@ (8008240 <xTaskResumeAll+0x12c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d302      	bcc.n	80081c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80081ba:	4b22      	ldr	r3, [pc, #136]	@ (8008244 <xTaskResumeAll+0x130>)
 80081bc:	2201      	movs	r2, #1
 80081be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081c0:	4b1c      	ldr	r3, [pc, #112]	@ (8008234 <xTaskResumeAll+0x120>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1cc      	bne.n	8008162 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d001      	beq.n	80081d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80081ce:	f000 fb09 	bl	80087e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80081d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008248 <xTaskResumeAll+0x134>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d010      	beq.n	8008200 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081de:	f000 f837 	bl	8008250 <xTaskIncrementTick>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d002      	beq.n	80081ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80081e8:	4b16      	ldr	r3, [pc, #88]	@ (8008244 <xTaskResumeAll+0x130>)
 80081ea:	2201      	movs	r2, #1
 80081ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	3b01      	subs	r3, #1
 80081f2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1f1      	bne.n	80081de <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80081fa:	4b13      	ldr	r3, [pc, #76]	@ (8008248 <xTaskResumeAll+0x134>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008200:	4b10      	ldr	r3, [pc, #64]	@ (8008244 <xTaskResumeAll+0x130>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d009      	beq.n	800821c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008208:	2301      	movs	r3, #1
 800820a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800820c:	4b0f      	ldr	r3, [pc, #60]	@ (800824c <xTaskResumeAll+0x138>)
 800820e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	f3bf 8f4f 	dsb	sy
 8008218:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800821c:	f000 fe8e 	bl	8008f3c <vPortExitCritical>

	return xAlreadyYielded;
 8008220:	68bb      	ldr	r3, [r7, #8]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	20000e50 	.word	0x20000e50
 8008230:	20000e28 	.word	0x20000e28
 8008234:	20000de8 	.word	0x20000de8
 8008238:	20000e30 	.word	0x20000e30
 800823c:	20000d2c 	.word	0x20000d2c
 8008240:	20000d28 	.word	0x20000d28
 8008244:	20000e3c 	.word	0x20000e3c
 8008248:	20000e38 	.word	0x20000e38
 800824c:	e000ed04 	.word	0xe000ed04

08008250 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b086      	sub	sp, #24
 8008254:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008256:	2300      	movs	r3, #0
 8008258:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800825a:	4b4f      	ldr	r3, [pc, #316]	@ (8008398 <xTaskIncrementTick+0x148>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	f040 808f 	bne.w	8008382 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008264:	4b4d      	ldr	r3, [pc, #308]	@ (800839c <xTaskIncrementTick+0x14c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3301      	adds	r3, #1
 800826a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800826c:	4a4b      	ldr	r2, [pc, #300]	@ (800839c <xTaskIncrementTick+0x14c>)
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d121      	bne.n	80082bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008278:	4b49      	ldr	r3, [pc, #292]	@ (80083a0 <xTaskIncrementTick+0x150>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00b      	beq.n	800829a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008286:	f383 8811 	msr	BASEPRI, r3
 800828a:	f3bf 8f6f 	isb	sy
 800828e:	f3bf 8f4f 	dsb	sy
 8008292:	603b      	str	r3, [r7, #0]
}
 8008294:	bf00      	nop
 8008296:	bf00      	nop
 8008298:	e7fd      	b.n	8008296 <xTaskIncrementTick+0x46>
 800829a:	4b41      	ldr	r3, [pc, #260]	@ (80083a0 <xTaskIncrementTick+0x150>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	60fb      	str	r3, [r7, #12]
 80082a0:	4b40      	ldr	r3, [pc, #256]	@ (80083a4 <xTaskIncrementTick+0x154>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a3e      	ldr	r2, [pc, #248]	@ (80083a0 <xTaskIncrementTick+0x150>)
 80082a6:	6013      	str	r3, [r2, #0]
 80082a8:	4a3e      	ldr	r2, [pc, #248]	@ (80083a4 <xTaskIncrementTick+0x154>)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6013      	str	r3, [r2, #0]
 80082ae:	4b3e      	ldr	r3, [pc, #248]	@ (80083a8 <xTaskIncrementTick+0x158>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	3301      	adds	r3, #1
 80082b4:	4a3c      	ldr	r2, [pc, #240]	@ (80083a8 <xTaskIncrementTick+0x158>)
 80082b6:	6013      	str	r3, [r2, #0]
 80082b8:	f000 fa94 	bl	80087e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082bc:	4b3b      	ldr	r3, [pc, #236]	@ (80083ac <xTaskIncrementTick+0x15c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	693a      	ldr	r2, [r7, #16]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d348      	bcc.n	8008358 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082c6:	4b36      	ldr	r3, [pc, #216]	@ (80083a0 <xTaskIncrementTick+0x150>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d104      	bne.n	80082da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082d0:	4b36      	ldr	r3, [pc, #216]	@ (80083ac <xTaskIncrementTick+0x15c>)
 80082d2:	f04f 32ff 	mov.w	r2, #4294967295
 80082d6:	601a      	str	r2, [r3, #0]
					break;
 80082d8:	e03e      	b.n	8008358 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082da:	4b31      	ldr	r3, [pc, #196]	@ (80083a0 <xTaskIncrementTick+0x150>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	68db      	ldr	r3, [r3, #12]
 80082e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082ea:	693a      	ldr	r2, [r7, #16]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d203      	bcs.n	80082fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082f2:	4a2e      	ldr	r2, [pc, #184]	@ (80083ac <xTaskIncrementTick+0x15c>)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082f8:	e02e      	b.n	8008358 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	3304      	adds	r3, #4
 80082fe:	4618      	mov	r0, r3
 8008300:	f7ff f8f6 	bl	80074f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008308:	2b00      	cmp	r3, #0
 800830a:	d004      	beq.n	8008316 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	3318      	adds	r3, #24
 8008310:	4618      	mov	r0, r3
 8008312:	f7ff f8ed 	bl	80074f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831a:	2201      	movs	r2, #1
 800831c:	409a      	lsls	r2, r3
 800831e:	4b24      	ldr	r3, [pc, #144]	@ (80083b0 <xTaskIncrementTick+0x160>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4313      	orrs	r3, r2
 8008324:	4a22      	ldr	r2, [pc, #136]	@ (80083b0 <xTaskIncrementTick+0x160>)
 8008326:	6013      	str	r3, [r2, #0]
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800832c:	4613      	mov	r3, r2
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	4413      	add	r3, r2
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	4a1f      	ldr	r2, [pc, #124]	@ (80083b4 <xTaskIncrementTick+0x164>)
 8008336:	441a      	add	r2, r3
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	3304      	adds	r3, #4
 800833c:	4619      	mov	r1, r3
 800833e:	4610      	mov	r0, r2
 8008340:	f7ff f879 	bl	8007436 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008348:	4b1b      	ldr	r3, [pc, #108]	@ (80083b8 <xTaskIncrementTick+0x168>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834e:	429a      	cmp	r2, r3
 8008350:	d3b9      	bcc.n	80082c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008352:	2301      	movs	r3, #1
 8008354:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008356:	e7b6      	b.n	80082c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008358:	4b17      	ldr	r3, [pc, #92]	@ (80083b8 <xTaskIncrementTick+0x168>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800835e:	4915      	ldr	r1, [pc, #84]	@ (80083b4 <xTaskIncrementTick+0x164>)
 8008360:	4613      	mov	r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4413      	add	r3, r2
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	440b      	add	r3, r1
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2b01      	cmp	r3, #1
 800836e:	d901      	bls.n	8008374 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008370:	2301      	movs	r3, #1
 8008372:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008374:	4b11      	ldr	r3, [pc, #68]	@ (80083bc <xTaskIncrementTick+0x16c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d007      	beq.n	800838c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800837c:	2301      	movs	r3, #1
 800837e:	617b      	str	r3, [r7, #20]
 8008380:	e004      	b.n	800838c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008382:	4b0f      	ldr	r3, [pc, #60]	@ (80083c0 <xTaskIncrementTick+0x170>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3301      	adds	r3, #1
 8008388:	4a0d      	ldr	r2, [pc, #52]	@ (80083c0 <xTaskIncrementTick+0x170>)
 800838a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800838c:	697b      	ldr	r3, [r7, #20]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	20000e50 	.word	0x20000e50
 800839c:	20000e2c 	.word	0x20000e2c
 80083a0:	20000de0 	.word	0x20000de0
 80083a4:	20000de4 	.word	0x20000de4
 80083a8:	20000e40 	.word	0x20000e40
 80083ac:	20000e48 	.word	0x20000e48
 80083b0:	20000e30 	.word	0x20000e30
 80083b4:	20000d2c 	.word	0x20000d2c
 80083b8:	20000d28 	.word	0x20000d28
 80083bc:	20000e3c 	.word	0x20000e3c
 80083c0:	20000e38 	.word	0x20000e38

080083c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80083c4:	b480      	push	{r7}
 80083c6:	b087      	sub	sp, #28
 80083c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80083ca:	4b2a      	ldr	r3, [pc, #168]	@ (8008474 <vTaskSwitchContext+0xb0>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d003      	beq.n	80083da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80083d2:	4b29      	ldr	r3, [pc, #164]	@ (8008478 <vTaskSwitchContext+0xb4>)
 80083d4:	2201      	movs	r2, #1
 80083d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083d8:	e045      	b.n	8008466 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80083da:	4b27      	ldr	r3, [pc, #156]	@ (8008478 <vTaskSwitchContext+0xb4>)
 80083dc:	2200      	movs	r2, #0
 80083de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083e0:	4b26      	ldr	r3, [pc, #152]	@ (800847c <vTaskSwitchContext+0xb8>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	fab3 f383 	clz	r3, r3
 80083ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80083ee:	7afb      	ldrb	r3, [r7, #11]
 80083f0:	f1c3 031f 	rsb	r3, r3, #31
 80083f4:	617b      	str	r3, [r7, #20]
 80083f6:	4922      	ldr	r1, [pc, #136]	@ (8008480 <vTaskSwitchContext+0xbc>)
 80083f8:	697a      	ldr	r2, [r7, #20]
 80083fa:	4613      	mov	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	4413      	add	r3, r2
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	440b      	add	r3, r1
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10b      	bne.n	8008422 <vTaskSwitchContext+0x5e>
	__asm volatile
 800840a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840e:	f383 8811 	msr	BASEPRI, r3
 8008412:	f3bf 8f6f 	isb	sy
 8008416:	f3bf 8f4f 	dsb	sy
 800841a:	607b      	str	r3, [r7, #4]
}
 800841c:	bf00      	nop
 800841e:	bf00      	nop
 8008420:	e7fd      	b.n	800841e <vTaskSwitchContext+0x5a>
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	4613      	mov	r3, r2
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	4413      	add	r3, r2
 800842a:	009b      	lsls	r3, r3, #2
 800842c:	4a14      	ldr	r2, [pc, #80]	@ (8008480 <vTaskSwitchContext+0xbc>)
 800842e:	4413      	add	r3, r2
 8008430:	613b      	str	r3, [r7, #16]
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	685a      	ldr	r2, [r3, #4]
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	605a      	str	r2, [r3, #4]
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	3308      	adds	r3, #8
 8008444:	429a      	cmp	r2, r3
 8008446:	d104      	bne.n	8008452 <vTaskSwitchContext+0x8e>
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	685a      	ldr	r2, [r3, #4]
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	605a      	str	r2, [r3, #4]
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	4a0a      	ldr	r2, [pc, #40]	@ (8008484 <vTaskSwitchContext+0xc0>)
 800845a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800845c:	4b09      	ldr	r3, [pc, #36]	@ (8008484 <vTaskSwitchContext+0xc0>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	334c      	adds	r3, #76	@ 0x4c
 8008462:	4a09      	ldr	r2, [pc, #36]	@ (8008488 <vTaskSwitchContext+0xc4>)
 8008464:	6013      	str	r3, [r2, #0]
}
 8008466:	bf00      	nop
 8008468:	371c      	adds	r7, #28
 800846a:	46bd      	mov	sp, r7
 800846c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	20000e50 	.word	0x20000e50
 8008478:	20000e3c 	.word	0x20000e3c
 800847c:	20000e30 	.word	0x20000e30
 8008480:	20000d2c 	.word	0x20000d2c
 8008484:	20000d28 	.word	0x20000d28
 8008488:	2000001c 	.word	0x2000001c

0800848c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10b      	bne.n	80084b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	60fb      	str	r3, [r7, #12]
}
 80084ae:	bf00      	nop
 80084b0:	bf00      	nop
 80084b2:	e7fd      	b.n	80084b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084b4:	4b07      	ldr	r3, [pc, #28]	@ (80084d4 <vTaskPlaceOnEventList+0x48>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3318      	adds	r3, #24
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7fe ffde 	bl	800747e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084c2:	2101      	movs	r1, #1
 80084c4:	6838      	ldr	r0, [r7, #0]
 80084c6:	f000 fb6d 	bl	8008ba4 <prvAddCurrentTaskToDelayedList>
}
 80084ca:	bf00      	nop
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	20000d28 	.word	0x20000d28

080084d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b086      	sub	sp, #24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	68db      	ldr	r3, [r3, #12]
 80084e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d10b      	bne.n	8008506 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f2:	f383 8811 	msr	BASEPRI, r3
 80084f6:	f3bf 8f6f 	isb	sy
 80084fa:	f3bf 8f4f 	dsb	sy
 80084fe:	60fb      	str	r3, [r7, #12]
}
 8008500:	bf00      	nop
 8008502:	bf00      	nop
 8008504:	e7fd      	b.n	8008502 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	3318      	adds	r3, #24
 800850a:	4618      	mov	r0, r3
 800850c:	f7fe fff0 	bl	80074f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008510:	4b1d      	ldr	r3, [pc, #116]	@ (8008588 <xTaskRemoveFromEventList+0xb0>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d11c      	bne.n	8008552 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	3304      	adds	r3, #4
 800851c:	4618      	mov	r0, r3
 800851e:	f7fe ffe7 	bl	80074f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008526:	2201      	movs	r2, #1
 8008528:	409a      	lsls	r2, r3
 800852a:	4b18      	ldr	r3, [pc, #96]	@ (800858c <xTaskRemoveFromEventList+0xb4>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4313      	orrs	r3, r2
 8008530:	4a16      	ldr	r2, [pc, #88]	@ (800858c <xTaskRemoveFromEventList+0xb4>)
 8008532:	6013      	str	r3, [r2, #0]
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008538:	4613      	mov	r3, r2
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	4413      	add	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4a13      	ldr	r2, [pc, #76]	@ (8008590 <xTaskRemoveFromEventList+0xb8>)
 8008542:	441a      	add	r2, r3
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	3304      	adds	r3, #4
 8008548:	4619      	mov	r1, r3
 800854a:	4610      	mov	r0, r2
 800854c:	f7fe ff73 	bl	8007436 <vListInsertEnd>
 8008550:	e005      	b.n	800855e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	3318      	adds	r3, #24
 8008556:	4619      	mov	r1, r3
 8008558:	480e      	ldr	r0, [pc, #56]	@ (8008594 <xTaskRemoveFromEventList+0xbc>)
 800855a:	f7fe ff6c 	bl	8007436 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008562:	4b0d      	ldr	r3, [pc, #52]	@ (8008598 <xTaskRemoveFromEventList+0xc0>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008568:	429a      	cmp	r2, r3
 800856a:	d905      	bls.n	8008578 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800856c:	2301      	movs	r3, #1
 800856e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008570:	4b0a      	ldr	r3, [pc, #40]	@ (800859c <xTaskRemoveFromEventList+0xc4>)
 8008572:	2201      	movs	r2, #1
 8008574:	601a      	str	r2, [r3, #0]
 8008576:	e001      	b.n	800857c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008578:	2300      	movs	r3, #0
 800857a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800857c:	697b      	ldr	r3, [r7, #20]
}
 800857e:	4618      	mov	r0, r3
 8008580:	3718      	adds	r7, #24
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	20000e50 	.word	0x20000e50
 800858c:	20000e30 	.word	0x20000e30
 8008590:	20000d2c 	.word	0x20000d2c
 8008594:	20000de8 	.word	0x20000de8
 8008598:	20000d28 	.word	0x20000d28
 800859c:	20000e3c 	.word	0x20000e3c

080085a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80085a8:	4b06      	ldr	r3, [pc, #24]	@ (80085c4 <vTaskInternalSetTimeOutState+0x24>)
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80085b0:	4b05      	ldr	r3, [pc, #20]	@ (80085c8 <vTaskInternalSetTimeOutState+0x28>)
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	605a      	str	r2, [r3, #4]
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	20000e40 	.word	0x20000e40
 80085c8:	20000e2c 	.word	0x20000e2c

080085cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b088      	sub	sp, #32
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d10b      	bne.n	80085f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80085dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e0:	f383 8811 	msr	BASEPRI, r3
 80085e4:	f3bf 8f6f 	isb	sy
 80085e8:	f3bf 8f4f 	dsb	sy
 80085ec:	613b      	str	r3, [r7, #16]
}
 80085ee:	bf00      	nop
 80085f0:	bf00      	nop
 80085f2:	e7fd      	b.n	80085f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d10b      	bne.n	8008612 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80085fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	60fb      	str	r3, [r7, #12]
}
 800860c:	bf00      	nop
 800860e:	bf00      	nop
 8008610:	e7fd      	b.n	800860e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008612:	f000 fc61 	bl	8008ed8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008616:	4b1d      	ldr	r3, [pc, #116]	@ (800868c <xTaskCheckForTimeOut+0xc0>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	69ba      	ldr	r2, [r7, #24]
 8008622:	1ad3      	subs	r3, r2, r3
 8008624:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862e:	d102      	bne.n	8008636 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008630:	2300      	movs	r3, #0
 8008632:	61fb      	str	r3, [r7, #28]
 8008634:	e023      	b.n	800867e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	4b15      	ldr	r3, [pc, #84]	@ (8008690 <xTaskCheckForTimeOut+0xc4>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	429a      	cmp	r2, r3
 8008640:	d007      	beq.n	8008652 <xTaskCheckForTimeOut+0x86>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	69ba      	ldr	r2, [r7, #24]
 8008648:	429a      	cmp	r2, r3
 800864a:	d302      	bcc.n	8008652 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800864c:	2301      	movs	r3, #1
 800864e:	61fb      	str	r3, [r7, #28]
 8008650:	e015      	b.n	800867e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	429a      	cmp	r2, r3
 800865a:	d20b      	bcs.n	8008674 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	1ad2      	subs	r2, r2, r3
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff ff99 	bl	80085a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800866e:	2300      	movs	r3, #0
 8008670:	61fb      	str	r3, [r7, #28]
 8008672:	e004      	b.n	800867e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	2200      	movs	r2, #0
 8008678:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800867a:	2301      	movs	r3, #1
 800867c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800867e:	f000 fc5d 	bl	8008f3c <vPortExitCritical>

	return xReturn;
 8008682:	69fb      	ldr	r3, [r7, #28]
}
 8008684:	4618      	mov	r0, r3
 8008686:	3720      	adds	r7, #32
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}
 800868c:	20000e2c 	.word	0x20000e2c
 8008690:	20000e40 	.word	0x20000e40

08008694 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008694:	b480      	push	{r7}
 8008696:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008698:	4b03      	ldr	r3, [pc, #12]	@ (80086a8 <vTaskMissedYield+0x14>)
 800869a:	2201      	movs	r2, #1
 800869c:	601a      	str	r2, [r3, #0]
}
 800869e:	bf00      	nop
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr
 80086a8:	20000e3c 	.word	0x20000e3c

080086ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b082      	sub	sp, #8
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80086b4:	f000 f852 	bl	800875c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80086b8:	4b06      	ldr	r3, [pc, #24]	@ (80086d4 <prvIdleTask+0x28>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d9f9      	bls.n	80086b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80086c0:	4b05      	ldr	r3, [pc, #20]	@ (80086d8 <prvIdleTask+0x2c>)
 80086c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086c6:	601a      	str	r2, [r3, #0]
 80086c8:	f3bf 8f4f 	dsb	sy
 80086cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80086d0:	e7f0      	b.n	80086b4 <prvIdleTask+0x8>
 80086d2:	bf00      	nop
 80086d4:	20000d2c 	.word	0x20000d2c
 80086d8:	e000ed04 	.word	0xe000ed04

080086dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b082      	sub	sp, #8
 80086e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086e2:	2300      	movs	r3, #0
 80086e4:	607b      	str	r3, [r7, #4]
 80086e6:	e00c      	b.n	8008702 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	4613      	mov	r3, r2
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	4413      	add	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4a12      	ldr	r2, [pc, #72]	@ (800873c <prvInitialiseTaskLists+0x60>)
 80086f4:	4413      	add	r3, r2
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7fe fe70 	bl	80073dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	3301      	adds	r3, #1
 8008700:	607b      	str	r3, [r7, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2b06      	cmp	r3, #6
 8008706:	d9ef      	bls.n	80086e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008708:	480d      	ldr	r0, [pc, #52]	@ (8008740 <prvInitialiseTaskLists+0x64>)
 800870a:	f7fe fe67 	bl	80073dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800870e:	480d      	ldr	r0, [pc, #52]	@ (8008744 <prvInitialiseTaskLists+0x68>)
 8008710:	f7fe fe64 	bl	80073dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008714:	480c      	ldr	r0, [pc, #48]	@ (8008748 <prvInitialiseTaskLists+0x6c>)
 8008716:	f7fe fe61 	bl	80073dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800871a:	480c      	ldr	r0, [pc, #48]	@ (800874c <prvInitialiseTaskLists+0x70>)
 800871c:	f7fe fe5e 	bl	80073dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008720:	480b      	ldr	r0, [pc, #44]	@ (8008750 <prvInitialiseTaskLists+0x74>)
 8008722:	f7fe fe5b 	bl	80073dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008726:	4b0b      	ldr	r3, [pc, #44]	@ (8008754 <prvInitialiseTaskLists+0x78>)
 8008728:	4a05      	ldr	r2, [pc, #20]	@ (8008740 <prvInitialiseTaskLists+0x64>)
 800872a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800872c:	4b0a      	ldr	r3, [pc, #40]	@ (8008758 <prvInitialiseTaskLists+0x7c>)
 800872e:	4a05      	ldr	r2, [pc, #20]	@ (8008744 <prvInitialiseTaskLists+0x68>)
 8008730:	601a      	str	r2, [r3, #0]
}
 8008732:	bf00      	nop
 8008734:	3708      	adds	r7, #8
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	20000d2c 	.word	0x20000d2c
 8008740:	20000db8 	.word	0x20000db8
 8008744:	20000dcc 	.word	0x20000dcc
 8008748:	20000de8 	.word	0x20000de8
 800874c:	20000dfc 	.word	0x20000dfc
 8008750:	20000e14 	.word	0x20000e14
 8008754:	20000de0 	.word	0x20000de0
 8008758:	20000de4 	.word	0x20000de4

0800875c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008762:	e019      	b.n	8008798 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008764:	f000 fbb8 	bl	8008ed8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008768:	4b10      	ldr	r3, [pc, #64]	@ (80087ac <prvCheckTasksWaitingTermination+0x50>)
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	68db      	ldr	r3, [r3, #12]
 800876e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	3304      	adds	r3, #4
 8008774:	4618      	mov	r0, r3
 8008776:	f7fe febb 	bl	80074f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800877a:	4b0d      	ldr	r3, [pc, #52]	@ (80087b0 <prvCheckTasksWaitingTermination+0x54>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	3b01      	subs	r3, #1
 8008780:	4a0b      	ldr	r2, [pc, #44]	@ (80087b0 <prvCheckTasksWaitingTermination+0x54>)
 8008782:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008784:	4b0b      	ldr	r3, [pc, #44]	@ (80087b4 <prvCheckTasksWaitingTermination+0x58>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	3b01      	subs	r3, #1
 800878a:	4a0a      	ldr	r2, [pc, #40]	@ (80087b4 <prvCheckTasksWaitingTermination+0x58>)
 800878c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800878e:	f000 fbd5 	bl	8008f3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 f810 	bl	80087b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008798:	4b06      	ldr	r3, [pc, #24]	@ (80087b4 <prvCheckTasksWaitingTermination+0x58>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d1e1      	bne.n	8008764 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80087a0:	bf00      	nop
 80087a2:	bf00      	nop
 80087a4:	3708      	adds	r7, #8
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	20000dfc 	.word	0x20000dfc
 80087b0:	20000e28 	.word	0x20000e28
 80087b4:	20000e10 	.word	0x20000e10

080087b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	334c      	adds	r3, #76	@ 0x4c
 80087c4:	4618      	mov	r0, r3
 80087c6:	f001 f877 	bl	80098b8 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ce:	4618      	mov	r0, r3
 80087d0:	f000 fd30 	bl	8009234 <vPortFree>
			vPortFree( pxTCB );
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 fd2d 	bl	8009234 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087da:	bf00      	nop
 80087dc:	3708      	adds	r7, #8
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
	...

080087e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087ea:	4b0c      	ldr	r3, [pc, #48]	@ (800881c <prvResetNextTaskUnblockTime+0x38>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d104      	bne.n	80087fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80087f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008820 <prvResetNextTaskUnblockTime+0x3c>)
 80087f6:	f04f 32ff 	mov.w	r2, #4294967295
 80087fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80087fc:	e008      	b.n	8008810 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087fe:	4b07      	ldr	r3, [pc, #28]	@ (800881c <prvResetNextTaskUnblockTime+0x38>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	4a04      	ldr	r2, [pc, #16]	@ (8008820 <prvResetNextTaskUnblockTime+0x3c>)
 800880e:	6013      	str	r3, [r2, #0]
}
 8008810:	bf00      	nop
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr
 800881c:	20000de0 	.word	0x20000de0
 8008820:	20000e48 	.word	0x20000e48

08008824 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800882a:	4b0b      	ldr	r3, [pc, #44]	@ (8008858 <xTaskGetSchedulerState+0x34>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d102      	bne.n	8008838 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008832:	2301      	movs	r3, #1
 8008834:	607b      	str	r3, [r7, #4]
 8008836:	e008      	b.n	800884a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008838:	4b08      	ldr	r3, [pc, #32]	@ (800885c <xTaskGetSchedulerState+0x38>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d102      	bne.n	8008846 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008840:	2302      	movs	r3, #2
 8008842:	607b      	str	r3, [r7, #4]
 8008844:	e001      	b.n	800884a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008846:	2300      	movs	r3, #0
 8008848:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800884a:	687b      	ldr	r3, [r7, #4]
	}
 800884c:	4618      	mov	r0, r3
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	20000e34 	.word	0x20000e34
 800885c:	20000e50 	.word	0x20000e50

08008860 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800886c:	2300      	movs	r3, #0
 800886e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d05e      	beq.n	8008934 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800887a:	4b31      	ldr	r3, [pc, #196]	@ (8008940 <xTaskPriorityInherit+0xe0>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008880:	429a      	cmp	r2, r3
 8008882:	d24e      	bcs.n	8008922 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	699b      	ldr	r3, [r3, #24]
 8008888:	2b00      	cmp	r3, #0
 800888a:	db06      	blt.n	800889a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800888c:	4b2c      	ldr	r3, [pc, #176]	@ (8008940 <xTaskPriorityInherit+0xe0>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008892:	f1c3 0207 	rsb	r2, r3, #7
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	6959      	ldr	r1, [r3, #20]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a2:	4613      	mov	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	4413      	add	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4a26      	ldr	r2, [pc, #152]	@ (8008944 <xTaskPriorityInherit+0xe4>)
 80088ac:	4413      	add	r3, r2
 80088ae:	4299      	cmp	r1, r3
 80088b0:	d12f      	bne.n	8008912 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	3304      	adds	r3, #4
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7fe fe1a 	bl	80074f0 <uxListRemove>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d10a      	bne.n	80088d8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c6:	2201      	movs	r2, #1
 80088c8:	fa02 f303 	lsl.w	r3, r2, r3
 80088cc:	43da      	mvns	r2, r3
 80088ce:	4b1e      	ldr	r3, [pc, #120]	@ (8008948 <xTaskPriorityInherit+0xe8>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4013      	ands	r3, r2
 80088d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008948 <xTaskPriorityInherit+0xe8>)
 80088d6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80088d8:	4b19      	ldr	r3, [pc, #100]	@ (8008940 <xTaskPriorityInherit+0xe0>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e6:	2201      	movs	r2, #1
 80088e8:	409a      	lsls	r2, r3
 80088ea:	4b17      	ldr	r3, [pc, #92]	@ (8008948 <xTaskPriorityInherit+0xe8>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	4a15      	ldr	r2, [pc, #84]	@ (8008948 <xTaskPriorityInherit+0xe8>)
 80088f2:	6013      	str	r3, [r2, #0]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088f8:	4613      	mov	r3, r2
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	4413      	add	r3, r2
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	4a10      	ldr	r2, [pc, #64]	@ (8008944 <xTaskPriorityInherit+0xe4>)
 8008902:	441a      	add	r2, r3
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	3304      	adds	r3, #4
 8008908:	4619      	mov	r1, r3
 800890a:	4610      	mov	r0, r2
 800890c:	f7fe fd93 	bl	8007436 <vListInsertEnd>
 8008910:	e004      	b.n	800891c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008912:	4b0b      	ldr	r3, [pc, #44]	@ (8008940 <xTaskPriorityInherit+0xe0>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800891c:	2301      	movs	r3, #1
 800891e:	60fb      	str	r3, [r7, #12]
 8008920:	e008      	b.n	8008934 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008926:	4b06      	ldr	r3, [pc, #24]	@ (8008940 <xTaskPriorityInherit+0xe0>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800892c:	429a      	cmp	r2, r3
 800892e:	d201      	bcs.n	8008934 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008930:	2301      	movs	r3, #1
 8008932:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008934:	68fb      	ldr	r3, [r7, #12]
	}
 8008936:	4618      	mov	r0, r3
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	20000d28 	.word	0x20000d28
 8008944:	20000d2c 	.word	0x20000d2c
 8008948:	20000e30 	.word	0x20000e30

0800894c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800894c:	b580      	push	{r7, lr}
 800894e:	b086      	sub	sp, #24
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008958:	2300      	movs	r3, #0
 800895a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d070      	beq.n	8008a44 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008962:	4b3b      	ldr	r3, [pc, #236]	@ (8008a50 <xTaskPriorityDisinherit+0x104>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	693a      	ldr	r2, [r7, #16]
 8008968:	429a      	cmp	r2, r3
 800896a:	d00b      	beq.n	8008984 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800896c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008970:	f383 8811 	msr	BASEPRI, r3
 8008974:	f3bf 8f6f 	isb	sy
 8008978:	f3bf 8f4f 	dsb	sy
 800897c:	60fb      	str	r3, [r7, #12]
}
 800897e:	bf00      	nop
 8008980:	bf00      	nop
 8008982:	e7fd      	b.n	8008980 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008988:	2b00      	cmp	r3, #0
 800898a:	d10b      	bne.n	80089a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800898c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008990:	f383 8811 	msr	BASEPRI, r3
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	f3bf 8f4f 	dsb	sy
 800899c:	60bb      	str	r3, [r7, #8]
}
 800899e:	bf00      	nop
 80089a0:	bf00      	nop
 80089a2:	e7fd      	b.n	80089a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a8:	1e5a      	subs	r2, r3, #1
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d044      	beq.n	8008a44 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d140      	bne.n	8008a44 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	3304      	adds	r3, #4
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe fd92 	bl	80074f0 <uxListRemove>
 80089cc:	4603      	mov	r3, r0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d115      	bne.n	80089fe <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089d6:	491f      	ldr	r1, [pc, #124]	@ (8008a54 <xTaskPriorityDisinherit+0x108>)
 80089d8:	4613      	mov	r3, r2
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	4413      	add	r3, r2
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	440b      	add	r3, r1
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d10a      	bne.n	80089fe <xTaskPriorityDisinherit+0xb2>
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ec:	2201      	movs	r2, #1
 80089ee:	fa02 f303 	lsl.w	r3, r2, r3
 80089f2:	43da      	mvns	r2, r3
 80089f4:	4b18      	ldr	r3, [pc, #96]	@ (8008a58 <xTaskPriorityDisinherit+0x10c>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4013      	ands	r3, r2
 80089fa:	4a17      	ldr	r2, [pc, #92]	@ (8008a58 <xTaskPriorityDisinherit+0x10c>)
 80089fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0a:	f1c3 0207 	rsb	r2, r3, #7
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a16:	2201      	movs	r2, #1
 8008a18:	409a      	lsls	r2, r3
 8008a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8008a58 <xTaskPriorityDisinherit+0x10c>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	4a0d      	ldr	r2, [pc, #52]	@ (8008a58 <xTaskPriorityDisinherit+0x10c>)
 8008a22:	6013      	str	r3, [r2, #0]
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a28:	4613      	mov	r3, r2
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4413      	add	r3, r2
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	4a08      	ldr	r2, [pc, #32]	@ (8008a54 <xTaskPriorityDisinherit+0x108>)
 8008a32:	441a      	add	r2, r3
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	3304      	adds	r3, #4
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4610      	mov	r0, r2
 8008a3c:	f7fe fcfb 	bl	8007436 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a40:	2301      	movs	r3, #1
 8008a42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a44:	697b      	ldr	r3, [r7, #20]
	}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3718      	adds	r7, #24
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	20000d28 	.word	0x20000d28
 8008a54:	20000d2c 	.word	0x20000d2c
 8008a58:	20000e30 	.word	0x20000e30

08008a5c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b088      	sub	sp, #32
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d079      	beq.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008a74:	69bb      	ldr	r3, [r7, #24]
 8008a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10b      	bne.n	8008a94 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a80:	f383 8811 	msr	BASEPRI, r3
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	f3bf 8f4f 	dsb	sy
 8008a8c:	60fb      	str	r3, [r7, #12]
}
 8008a8e:	bf00      	nop
 8008a90:	bf00      	nop
 8008a92:	e7fd      	b.n	8008a90 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a98:	683a      	ldr	r2, [r7, #0]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d902      	bls.n	8008aa4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	61fb      	str	r3, [r7, #28]
 8008aa2:	e002      	b.n	8008aaa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aa8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d059      	beq.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ab8:	697a      	ldr	r2, [r7, #20]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d154      	bne.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008abe:	4b2c      	ldr	r3, [pc, #176]	@ (8008b70 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	429a      	cmp	r2, r3
 8008ac6:	d10b      	bne.n	8008ae0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008acc:	f383 8811 	msr	BASEPRI, r3
 8008ad0:	f3bf 8f6f 	isb	sy
 8008ad4:	f3bf 8f4f 	dsb	sy
 8008ad8:	60bb      	str	r3, [r7, #8]
}
 8008ada:	bf00      	nop
 8008adc:	bf00      	nop
 8008ade:	e7fd      	b.n	8008adc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008ae0:	69bb      	ldr	r3, [r7, #24]
 8008ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	69fa      	ldr	r2, [r7, #28]
 8008aea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	699b      	ldr	r3, [r3, #24]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	db04      	blt.n	8008afe <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	f1c3 0207 	rsb	r2, r3, #7
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	6959      	ldr	r1, [r3, #20]
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	4613      	mov	r3, r2
 8008b06:	009b      	lsls	r3, r3, #2
 8008b08:	4413      	add	r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4a19      	ldr	r2, [pc, #100]	@ (8008b74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008b0e:	4413      	add	r3, r2
 8008b10:	4299      	cmp	r1, r3
 8008b12:	d129      	bne.n	8008b68 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	3304      	adds	r3, #4
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7fe fce9 	bl	80074f0 <uxListRemove>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10a      	bne.n	8008b3a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b28:	2201      	movs	r2, #1
 8008b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b2e:	43da      	mvns	r2, r3
 8008b30:	4b11      	ldr	r3, [pc, #68]	@ (8008b78 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4013      	ands	r3, r2
 8008b36:	4a10      	ldr	r2, [pc, #64]	@ (8008b78 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008b38:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008b3a:	69bb      	ldr	r3, [r7, #24]
 8008b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b3e:	2201      	movs	r2, #1
 8008b40:	409a      	lsls	r2, r3
 8008b42:	4b0d      	ldr	r3, [pc, #52]	@ (8008b78 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4313      	orrs	r3, r2
 8008b48:	4a0b      	ldr	r2, [pc, #44]	@ (8008b78 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8008b4a:	6013      	str	r3, [r2, #0]
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b50:	4613      	mov	r3, r2
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4413      	add	r3, r2
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4a06      	ldr	r2, [pc, #24]	@ (8008b74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8008b5a:	441a      	add	r2, r3
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	4619      	mov	r1, r3
 8008b62:	4610      	mov	r0, r2
 8008b64:	f7fe fc67 	bl	8007436 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b68:	bf00      	nop
 8008b6a:	3720      	adds	r7, #32
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	20000d28 	.word	0x20000d28
 8008b74:	20000d2c 	.word	0x20000d2c
 8008b78:	20000e30 	.word	0x20000e30

08008b7c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008b7c:	b480      	push	{r7}
 8008b7e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008b80:	4b07      	ldr	r3, [pc, #28]	@ (8008ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d004      	beq.n	8008b92 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008b88:	4b05      	ldr	r3, [pc, #20]	@ (8008ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b8e:	3201      	adds	r2, #1
 8008b90:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008b92:	4b03      	ldr	r3, [pc, #12]	@ (8008ba0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008b94:	681b      	ldr	r3, [r3, #0]
	}
 8008b96:	4618      	mov	r0, r3
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr
 8008ba0:	20000d28 	.word	0x20000d28

08008ba4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008bae:	4b29      	ldr	r3, [pc, #164]	@ (8008c54 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bb4:	4b28      	ldr	r3, [pc, #160]	@ (8008c58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	3304      	adds	r3, #4
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fe fc98 	bl	80074f0 <uxListRemove>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d10b      	bne.n	8008bde <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008bc6:	4b24      	ldr	r3, [pc, #144]	@ (8008c58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bcc:	2201      	movs	r2, #1
 8008bce:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd2:	43da      	mvns	r2, r3
 8008bd4:	4b21      	ldr	r3, [pc, #132]	@ (8008c5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4013      	ands	r3, r2
 8008bda:	4a20      	ldr	r2, [pc, #128]	@ (8008c5c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008bdc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008be4:	d10a      	bne.n	8008bfc <prvAddCurrentTaskToDelayedList+0x58>
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d007      	beq.n	8008bfc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bec:	4b1a      	ldr	r3, [pc, #104]	@ (8008c58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3304      	adds	r3, #4
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	481a      	ldr	r0, [pc, #104]	@ (8008c60 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008bf6:	f7fe fc1e 	bl	8007436 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008bfa:	e026      	b.n	8008c4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4413      	add	r3, r2
 8008c02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c04:	4b14      	ldr	r3, [pc, #80]	@ (8008c58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d209      	bcs.n	8008c28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c14:	4b13      	ldr	r3, [pc, #76]	@ (8008c64 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	4b0f      	ldr	r3, [pc, #60]	@ (8008c58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	3304      	adds	r3, #4
 8008c1e:	4619      	mov	r1, r3
 8008c20:	4610      	mov	r0, r2
 8008c22:	f7fe fc2c 	bl	800747e <vListInsert>
}
 8008c26:	e010      	b.n	8008c4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c28:	4b0f      	ldr	r3, [pc, #60]	@ (8008c68 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c58 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	3304      	adds	r3, #4
 8008c32:	4619      	mov	r1, r3
 8008c34:	4610      	mov	r0, r2
 8008c36:	f7fe fc22 	bl	800747e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d202      	bcs.n	8008c4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008c44:	4a09      	ldr	r2, [pc, #36]	@ (8008c6c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	6013      	str	r3, [r2, #0]
}
 8008c4a:	bf00      	nop
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	20000e2c 	.word	0x20000e2c
 8008c58:	20000d28 	.word	0x20000d28
 8008c5c:	20000e30 	.word	0x20000e30
 8008c60:	20000e14 	.word	0x20000e14
 8008c64:	20000de4 	.word	0x20000de4
 8008c68:	20000de0 	.word	0x20000de0
 8008c6c:	20000e48 	.word	0x20000e48

08008c70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c70:	b480      	push	{r7}
 8008c72:	b085      	sub	sp, #20
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	3b04      	subs	r3, #4
 8008c80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	3b04      	subs	r3, #4
 8008c8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	f023 0201 	bic.w	r2, r3, #1
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	3b04      	subs	r3, #4
 8008c9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ca0:	4a0c      	ldr	r2, [pc, #48]	@ (8008cd4 <pxPortInitialiseStack+0x64>)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	3b14      	subs	r3, #20
 8008caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	3b04      	subs	r3, #4
 8008cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	f06f 0202 	mvn.w	r2, #2
 8008cbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	3b20      	subs	r3, #32
 8008cc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3714      	adds	r7, #20
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr
 8008cd4:	08008cd9 	.word	0x08008cd9

08008cd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008ce2:	4b13      	ldr	r3, [pc, #76]	@ (8008d30 <prvTaskExitError+0x58>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cea:	d00b      	beq.n	8008d04 <prvTaskExitError+0x2c>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	60fb      	str	r3, [r7, #12]
}
 8008cfe:	bf00      	nop
 8008d00:	bf00      	nop
 8008d02:	e7fd      	b.n	8008d00 <prvTaskExitError+0x28>
	__asm volatile
 8008d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	60bb      	str	r3, [r7, #8]
}
 8008d16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d18:	bf00      	nop
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d0fc      	beq.n	8008d1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d20:	bf00      	nop
 8008d22:	bf00      	nop
 8008d24:	3714      	adds	r7, #20
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	2000000c 	.word	0x2000000c
	...

08008d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d40:	4b07      	ldr	r3, [pc, #28]	@ (8008d60 <pxCurrentTCBConst2>)
 8008d42:	6819      	ldr	r1, [r3, #0]
 8008d44:	6808      	ldr	r0, [r1, #0]
 8008d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d4a:	f380 8809 	msr	PSP, r0
 8008d4e:	f3bf 8f6f 	isb	sy
 8008d52:	f04f 0000 	mov.w	r0, #0
 8008d56:	f380 8811 	msr	BASEPRI, r0
 8008d5a:	4770      	bx	lr
 8008d5c:	f3af 8000 	nop.w

08008d60 <pxCurrentTCBConst2>:
 8008d60:	20000d28 	.word	0x20000d28
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d64:	bf00      	nop
 8008d66:	bf00      	nop

08008d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d68:	4808      	ldr	r0, [pc, #32]	@ (8008d8c <prvPortStartFirstTask+0x24>)
 8008d6a:	6800      	ldr	r0, [r0, #0]
 8008d6c:	6800      	ldr	r0, [r0, #0]
 8008d6e:	f380 8808 	msr	MSP, r0
 8008d72:	f04f 0000 	mov.w	r0, #0
 8008d76:	f380 8814 	msr	CONTROL, r0
 8008d7a:	b662      	cpsie	i
 8008d7c:	b661      	cpsie	f
 8008d7e:	f3bf 8f4f 	dsb	sy
 8008d82:	f3bf 8f6f 	isb	sy
 8008d86:	df00      	svc	0
 8008d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d8a:	bf00      	nop
 8008d8c:	e000ed08 	.word	0xe000ed08

08008d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b086      	sub	sp, #24
 8008d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d96:	4b47      	ldr	r3, [pc, #284]	@ (8008eb4 <xPortStartScheduler+0x124>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a47      	ldr	r2, [pc, #284]	@ (8008eb8 <xPortStartScheduler+0x128>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d10b      	bne.n	8008db8 <xPortStartScheduler+0x28>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	60fb      	str	r3, [r7, #12]
}
 8008db2:	bf00      	nop
 8008db4:	bf00      	nop
 8008db6:	e7fd      	b.n	8008db4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008db8:	4b3e      	ldr	r3, [pc, #248]	@ (8008eb4 <xPortStartScheduler+0x124>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a3f      	ldr	r2, [pc, #252]	@ (8008ebc <xPortStartScheduler+0x12c>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d10b      	bne.n	8008dda <xPortStartScheduler+0x4a>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	613b      	str	r3, [r7, #16]
}
 8008dd4:	bf00      	nop
 8008dd6:	bf00      	nop
 8008dd8:	e7fd      	b.n	8008dd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008dda:	4b39      	ldr	r3, [pc, #228]	@ (8008ec0 <xPortStartScheduler+0x130>)
 8008ddc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	22ff      	movs	r2, #255	@ 0xff
 8008dea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008df4:	78fb      	ldrb	r3, [r7, #3]
 8008df6:	b2db      	uxtb	r3, r3
 8008df8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008dfc:	b2da      	uxtb	r2, r3
 8008dfe:	4b31      	ldr	r3, [pc, #196]	@ (8008ec4 <xPortStartScheduler+0x134>)
 8008e00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008e02:	4b31      	ldr	r3, [pc, #196]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e04:	2207      	movs	r2, #7
 8008e06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e08:	e009      	b.n	8008e1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	4a2d      	ldr	r2, [pc, #180]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e14:	78fb      	ldrb	r3, [r7, #3]
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	005b      	lsls	r3, r3, #1
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e1e:	78fb      	ldrb	r3, [r7, #3]
 8008e20:	b2db      	uxtb	r3, r3
 8008e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e26:	2b80      	cmp	r3, #128	@ 0x80
 8008e28:	d0ef      	beq.n	8008e0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e2a:	4b27      	ldr	r3, [pc, #156]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f1c3 0307 	rsb	r3, r3, #7
 8008e32:	2b04      	cmp	r3, #4
 8008e34:	d00b      	beq.n	8008e4e <xPortStartScheduler+0xbe>
	__asm volatile
 8008e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e3a:	f383 8811 	msr	BASEPRI, r3
 8008e3e:	f3bf 8f6f 	isb	sy
 8008e42:	f3bf 8f4f 	dsb	sy
 8008e46:	60bb      	str	r3, [r7, #8]
}
 8008e48:	bf00      	nop
 8008e4a:	bf00      	nop
 8008e4c:	e7fd      	b.n	8008e4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	021b      	lsls	r3, r3, #8
 8008e54:	4a1c      	ldr	r2, [pc, #112]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e58:	4b1b      	ldr	r3, [pc, #108]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e60:	4a19      	ldr	r2, [pc, #100]	@ (8008ec8 <xPortStartScheduler+0x138>)
 8008e62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	b2da      	uxtb	r2, r3
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e6c:	4b17      	ldr	r3, [pc, #92]	@ (8008ecc <xPortStartScheduler+0x13c>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a16      	ldr	r2, [pc, #88]	@ (8008ecc <xPortStartScheduler+0x13c>)
 8008e72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e78:	4b14      	ldr	r3, [pc, #80]	@ (8008ecc <xPortStartScheduler+0x13c>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a13      	ldr	r2, [pc, #76]	@ (8008ecc <xPortStartScheduler+0x13c>)
 8008e7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e84:	f000 f8da 	bl	800903c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e88:	4b11      	ldr	r3, [pc, #68]	@ (8008ed0 <xPortStartScheduler+0x140>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e8e:	f000 f8f9 	bl	8009084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e92:	4b10      	ldr	r3, [pc, #64]	@ (8008ed4 <xPortStartScheduler+0x144>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a0f      	ldr	r2, [pc, #60]	@ (8008ed4 <xPortStartScheduler+0x144>)
 8008e98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e9e:	f7ff ff63 	bl	8008d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ea2:	f7ff fa8f 	bl	80083c4 <vTaskSwitchContext>
	prvTaskExitError();
 8008ea6:	f7ff ff17 	bl	8008cd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3718      	adds	r7, #24
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	e000ed00 	.word	0xe000ed00
 8008eb8:	410fc271 	.word	0x410fc271
 8008ebc:	410fc270 	.word	0x410fc270
 8008ec0:	e000e400 	.word	0xe000e400
 8008ec4:	20000e54 	.word	0x20000e54
 8008ec8:	20000e58 	.word	0x20000e58
 8008ecc:	e000ed20 	.word	0xe000ed20
 8008ed0:	2000000c 	.word	0x2000000c
 8008ed4:	e000ef34 	.word	0xe000ef34

08008ed8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	607b      	str	r3, [r7, #4]
}
 8008ef0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008ef2:	4b10      	ldr	r3, [pc, #64]	@ (8008f34 <vPortEnterCritical+0x5c>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8008f34 <vPortEnterCritical+0x5c>)
 8008efa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008efc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f34 <vPortEnterCritical+0x5c>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d110      	bne.n	8008f26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008f04:	4b0c      	ldr	r3, [pc, #48]	@ (8008f38 <vPortEnterCritical+0x60>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00b      	beq.n	8008f26 <vPortEnterCritical+0x4e>
	__asm volatile
 8008f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f12:	f383 8811 	msr	BASEPRI, r3
 8008f16:	f3bf 8f6f 	isb	sy
 8008f1a:	f3bf 8f4f 	dsb	sy
 8008f1e:	603b      	str	r3, [r7, #0]
}
 8008f20:	bf00      	nop
 8008f22:	bf00      	nop
 8008f24:	e7fd      	b.n	8008f22 <vPortEnterCritical+0x4a>
	}
}
 8008f26:	bf00      	nop
 8008f28:	370c      	adds	r7, #12
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	2000000c 	.word	0x2000000c
 8008f38:	e000ed04 	.word	0xe000ed04

08008f3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f42:	4b12      	ldr	r3, [pc, #72]	@ (8008f8c <vPortExitCritical+0x50>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d10b      	bne.n	8008f62 <vPortExitCritical+0x26>
	__asm volatile
 8008f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4e:	f383 8811 	msr	BASEPRI, r3
 8008f52:	f3bf 8f6f 	isb	sy
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	607b      	str	r3, [r7, #4]
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	e7fd      	b.n	8008f5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f62:	4b0a      	ldr	r3, [pc, #40]	@ (8008f8c <vPortExitCritical+0x50>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	4a08      	ldr	r2, [pc, #32]	@ (8008f8c <vPortExitCritical+0x50>)
 8008f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f6c:	4b07      	ldr	r3, [pc, #28]	@ (8008f8c <vPortExitCritical+0x50>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d105      	bne.n	8008f80 <vPortExitCritical+0x44>
 8008f74:	2300      	movs	r3, #0
 8008f76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f80:	bf00      	nop
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr
 8008f8c:	2000000c 	.word	0x2000000c

08008f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f90:	f3ef 8009 	mrs	r0, PSP
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	4b15      	ldr	r3, [pc, #84]	@ (8008ff0 <pxCurrentTCBConst>)
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	f01e 0f10 	tst.w	lr, #16
 8008fa0:	bf08      	it	eq
 8008fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008faa:	6010      	str	r0, [r2, #0]
 8008fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008fb4:	f380 8811 	msr	BASEPRI, r0
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	f3bf 8f6f 	isb	sy
 8008fc0:	f7ff fa00 	bl	80083c4 <vTaskSwitchContext>
 8008fc4:	f04f 0000 	mov.w	r0, #0
 8008fc8:	f380 8811 	msr	BASEPRI, r0
 8008fcc:	bc09      	pop	{r0, r3}
 8008fce:	6819      	ldr	r1, [r3, #0]
 8008fd0:	6808      	ldr	r0, [r1, #0]
 8008fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd6:	f01e 0f10 	tst.w	lr, #16
 8008fda:	bf08      	it	eq
 8008fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fe0:	f380 8809 	msr	PSP, r0
 8008fe4:	f3bf 8f6f 	isb	sy
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	f3af 8000 	nop.w

08008ff0 <pxCurrentTCBConst>:
 8008ff0:	20000d28 	.word	0x20000d28
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop

08008ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009002:	f383 8811 	msr	BASEPRI, r3
 8009006:	f3bf 8f6f 	isb	sy
 800900a:	f3bf 8f4f 	dsb	sy
 800900e:	607b      	str	r3, [r7, #4]
}
 8009010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009012:	f7ff f91d 	bl	8008250 <xTaskIncrementTick>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d003      	beq.n	8009024 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800901c:	4b06      	ldr	r3, [pc, #24]	@ (8009038 <SysTick_Handler+0x40>)
 800901e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009022:	601a      	str	r2, [r3, #0]
 8009024:	2300      	movs	r3, #0
 8009026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	f383 8811 	msr	BASEPRI, r3
}
 800902e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009030:	bf00      	nop
 8009032:	3708      	adds	r7, #8
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}
 8009038:	e000ed04 	.word	0xe000ed04

0800903c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800903c:	b480      	push	{r7}
 800903e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009040:	4b0b      	ldr	r3, [pc, #44]	@ (8009070 <vPortSetupTimerInterrupt+0x34>)
 8009042:	2200      	movs	r2, #0
 8009044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009046:	4b0b      	ldr	r3, [pc, #44]	@ (8009074 <vPortSetupTimerInterrupt+0x38>)
 8009048:	2200      	movs	r2, #0
 800904a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800904c:	4b0a      	ldr	r3, [pc, #40]	@ (8009078 <vPortSetupTimerInterrupt+0x3c>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a0a      	ldr	r2, [pc, #40]	@ (800907c <vPortSetupTimerInterrupt+0x40>)
 8009052:	fba2 2303 	umull	r2, r3, r2, r3
 8009056:	099b      	lsrs	r3, r3, #6
 8009058:	4a09      	ldr	r2, [pc, #36]	@ (8009080 <vPortSetupTimerInterrupt+0x44>)
 800905a:	3b01      	subs	r3, #1
 800905c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800905e:	4b04      	ldr	r3, [pc, #16]	@ (8009070 <vPortSetupTimerInterrupt+0x34>)
 8009060:	2207      	movs	r2, #7
 8009062:	601a      	str	r2, [r3, #0]
}
 8009064:	bf00      	nop
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	e000e010 	.word	0xe000e010
 8009074:	e000e018 	.word	0xe000e018
 8009078:	20000000 	.word	0x20000000
 800907c:	10624dd3 	.word	0x10624dd3
 8009080:	e000e014 	.word	0xe000e014

08009084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009084:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009094 <vPortEnableVFP+0x10>
 8009088:	6801      	ldr	r1, [r0, #0]
 800908a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800908e:	6001      	str	r1, [r0, #0]
 8009090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009092:	bf00      	nop
 8009094:	e000ed88 	.word	0xe000ed88

08009098 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b08a      	sub	sp, #40	@ 0x28
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80090a0:	2300      	movs	r3, #0
 80090a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80090a4:	f7ff f828 	bl	80080f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80090a8:	4b5c      	ldr	r3, [pc, #368]	@ (800921c <pvPortMalloc+0x184>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d101      	bne.n	80090b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80090b0:	f000 f924 	bl	80092fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80090b4:	4b5a      	ldr	r3, [pc, #360]	@ (8009220 <pvPortMalloc+0x188>)
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4013      	ands	r3, r2
 80090bc:	2b00      	cmp	r3, #0
 80090be:	f040 8095 	bne.w	80091ec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d01e      	beq.n	8009106 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80090c8:	2208      	movs	r2, #8
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4413      	add	r3, r2
 80090ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f003 0307 	and.w	r3, r3, #7
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d015      	beq.n	8009106 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f023 0307 	bic.w	r3, r3, #7
 80090e0:	3308      	adds	r3, #8
 80090e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f003 0307 	and.w	r3, r3, #7
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00b      	beq.n	8009106 <pvPortMalloc+0x6e>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f2:	f383 8811 	msr	BASEPRI, r3
 80090f6:	f3bf 8f6f 	isb	sy
 80090fa:	f3bf 8f4f 	dsb	sy
 80090fe:	617b      	str	r3, [r7, #20]
}
 8009100:	bf00      	nop
 8009102:	bf00      	nop
 8009104:	e7fd      	b.n	8009102 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d06f      	beq.n	80091ec <pvPortMalloc+0x154>
 800910c:	4b45      	ldr	r3, [pc, #276]	@ (8009224 <pvPortMalloc+0x18c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	429a      	cmp	r2, r3
 8009114:	d86a      	bhi.n	80091ec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009116:	4b44      	ldr	r3, [pc, #272]	@ (8009228 <pvPortMalloc+0x190>)
 8009118:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800911a:	4b43      	ldr	r3, [pc, #268]	@ (8009228 <pvPortMalloc+0x190>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009120:	e004      	b.n	800912c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800912c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	429a      	cmp	r2, r3
 8009134:	d903      	bls.n	800913e <pvPortMalloc+0xa6>
 8009136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1f1      	bne.n	8009122 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800913e:	4b37      	ldr	r3, [pc, #220]	@ (800921c <pvPortMalloc+0x184>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009144:	429a      	cmp	r2, r3
 8009146:	d051      	beq.n	80091ec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009148:	6a3b      	ldr	r3, [r7, #32]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	2208      	movs	r2, #8
 800914e:	4413      	add	r3, r2
 8009150:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	6a3b      	ldr	r3, [r7, #32]
 8009158:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800915a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915c:	685a      	ldr	r2, [r3, #4]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	1ad2      	subs	r2, r2, r3
 8009162:	2308      	movs	r3, #8
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	429a      	cmp	r2, r3
 8009168:	d920      	bls.n	80091ac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800916a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4413      	add	r3, r2
 8009170:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	f003 0307 	and.w	r3, r3, #7
 8009178:	2b00      	cmp	r3, #0
 800917a:	d00b      	beq.n	8009194 <pvPortMalloc+0xfc>
	__asm volatile
 800917c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009180:	f383 8811 	msr	BASEPRI, r3
 8009184:	f3bf 8f6f 	isb	sy
 8009188:	f3bf 8f4f 	dsb	sy
 800918c:	613b      	str	r3, [r7, #16]
}
 800918e:	bf00      	nop
 8009190:	bf00      	nop
 8009192:	e7fd      	b.n	8009190 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009196:	685a      	ldr	r2, [r3, #4]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	1ad2      	subs	r2, r2, r3
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80091a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a2:	687a      	ldr	r2, [r7, #4]
 80091a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80091a6:	69b8      	ldr	r0, [r7, #24]
 80091a8:	f000 f90a 	bl	80093c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80091ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009224 <pvPortMalloc+0x18c>)
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	4a1b      	ldr	r2, [pc, #108]	@ (8009224 <pvPortMalloc+0x18c>)
 80091b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80091ba:	4b1a      	ldr	r3, [pc, #104]	@ (8009224 <pvPortMalloc+0x18c>)
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	4b1b      	ldr	r3, [pc, #108]	@ (800922c <pvPortMalloc+0x194>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d203      	bcs.n	80091ce <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80091c6:	4b17      	ldr	r3, [pc, #92]	@ (8009224 <pvPortMalloc+0x18c>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a18      	ldr	r2, [pc, #96]	@ (800922c <pvPortMalloc+0x194>)
 80091cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80091ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d0:	685a      	ldr	r2, [r3, #4]
 80091d2:	4b13      	ldr	r3, [pc, #76]	@ (8009220 <pvPortMalloc+0x188>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	431a      	orrs	r2, r3
 80091d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80091dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091de:	2200      	movs	r2, #0
 80091e0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80091e2:	4b13      	ldr	r3, [pc, #76]	@ (8009230 <pvPortMalloc+0x198>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	3301      	adds	r3, #1
 80091e8:	4a11      	ldr	r2, [pc, #68]	@ (8009230 <pvPortMalloc+0x198>)
 80091ea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80091ec:	f7fe ff92 	bl	8008114 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	f003 0307 	and.w	r3, r3, #7
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00b      	beq.n	8009212 <pvPortMalloc+0x17a>
	__asm volatile
 80091fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091fe:	f383 8811 	msr	BASEPRI, r3
 8009202:	f3bf 8f6f 	isb	sy
 8009206:	f3bf 8f4f 	dsb	sy
 800920a:	60fb      	str	r3, [r7, #12]
}
 800920c:	bf00      	nop
 800920e:	bf00      	nop
 8009210:	e7fd      	b.n	800920e <pvPortMalloc+0x176>
	return pvReturn;
 8009212:	69fb      	ldr	r3, [r7, #28]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3728      	adds	r7, #40	@ 0x28
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}
 800921c:	20001a64 	.word	0x20001a64
 8009220:	20001a78 	.word	0x20001a78
 8009224:	20001a68 	.word	0x20001a68
 8009228:	20001a5c 	.word	0x20001a5c
 800922c:	20001a6c 	.word	0x20001a6c
 8009230:	20001a70 	.word	0x20001a70

08009234 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b086      	sub	sp, #24
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d04f      	beq.n	80092e6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009246:	2308      	movs	r3, #8
 8009248:	425b      	negs	r3, r3
 800924a:	697a      	ldr	r2, [r7, #20]
 800924c:	4413      	add	r3, r2
 800924e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	685a      	ldr	r2, [r3, #4]
 8009258:	4b25      	ldr	r3, [pc, #148]	@ (80092f0 <vPortFree+0xbc>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4013      	ands	r3, r2
 800925e:	2b00      	cmp	r3, #0
 8009260:	d10b      	bne.n	800927a <vPortFree+0x46>
	__asm volatile
 8009262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009266:	f383 8811 	msr	BASEPRI, r3
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	60fb      	str	r3, [r7, #12]
}
 8009274:	bf00      	nop
 8009276:	bf00      	nop
 8009278:	e7fd      	b.n	8009276 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00b      	beq.n	800929a <vPortFree+0x66>
	__asm volatile
 8009282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009286:	f383 8811 	msr	BASEPRI, r3
 800928a:	f3bf 8f6f 	isb	sy
 800928e:	f3bf 8f4f 	dsb	sy
 8009292:	60bb      	str	r3, [r7, #8]
}
 8009294:	bf00      	nop
 8009296:	bf00      	nop
 8009298:	e7fd      	b.n	8009296 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	685a      	ldr	r2, [r3, #4]
 800929e:	4b14      	ldr	r3, [pc, #80]	@ (80092f0 <vPortFree+0xbc>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4013      	ands	r3, r2
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d01e      	beq.n	80092e6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d11a      	bne.n	80092e6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	685a      	ldr	r2, [r3, #4]
 80092b4:	4b0e      	ldr	r3, [pc, #56]	@ (80092f0 <vPortFree+0xbc>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	43db      	mvns	r3, r3
 80092ba:	401a      	ands	r2, r3
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80092c0:	f7fe ff1a 	bl	80080f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	685a      	ldr	r2, [r3, #4]
 80092c8:	4b0a      	ldr	r3, [pc, #40]	@ (80092f4 <vPortFree+0xc0>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4413      	add	r3, r2
 80092ce:	4a09      	ldr	r2, [pc, #36]	@ (80092f4 <vPortFree+0xc0>)
 80092d0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80092d2:	6938      	ldr	r0, [r7, #16]
 80092d4:	f000 f874 	bl	80093c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80092d8:	4b07      	ldr	r3, [pc, #28]	@ (80092f8 <vPortFree+0xc4>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	3301      	adds	r3, #1
 80092de:	4a06      	ldr	r2, [pc, #24]	@ (80092f8 <vPortFree+0xc4>)
 80092e0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80092e2:	f7fe ff17 	bl	8008114 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80092e6:	bf00      	nop
 80092e8:	3718      	adds	r7, #24
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop
 80092f0:	20001a78 	.word	0x20001a78
 80092f4:	20001a68 	.word	0x20001a68
 80092f8:	20001a74 	.word	0x20001a74

080092fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80092fc:	b480      	push	{r7}
 80092fe:	b085      	sub	sp, #20
 8009300:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009302:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8009306:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009308:	4b27      	ldr	r3, [pc, #156]	@ (80093a8 <prvHeapInit+0xac>)
 800930a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f003 0307 	and.w	r3, r3, #7
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00c      	beq.n	8009330 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	3307      	adds	r3, #7
 800931a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f023 0307 	bic.w	r3, r3, #7
 8009322:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	1ad3      	subs	r3, r2, r3
 800932a:	4a1f      	ldr	r2, [pc, #124]	@ (80093a8 <prvHeapInit+0xac>)
 800932c:	4413      	add	r3, r2
 800932e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009334:	4a1d      	ldr	r2, [pc, #116]	@ (80093ac <prvHeapInit+0xb0>)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800933a:	4b1c      	ldr	r3, [pc, #112]	@ (80093ac <prvHeapInit+0xb0>)
 800933c:	2200      	movs	r2, #0
 800933e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	68ba      	ldr	r2, [r7, #8]
 8009344:	4413      	add	r3, r2
 8009346:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009348:	2208      	movs	r2, #8
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	1a9b      	subs	r3, r3, r2
 800934e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f023 0307 	bic.w	r3, r3, #7
 8009356:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	4a15      	ldr	r2, [pc, #84]	@ (80093b0 <prvHeapInit+0xb4>)
 800935c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800935e:	4b14      	ldr	r3, [pc, #80]	@ (80093b0 <prvHeapInit+0xb4>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2200      	movs	r2, #0
 8009364:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009366:	4b12      	ldr	r3, [pc, #72]	@ (80093b0 <prvHeapInit+0xb4>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	2200      	movs	r2, #0
 800936c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	1ad2      	subs	r2, r2, r3
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800937c:	4b0c      	ldr	r3, [pc, #48]	@ (80093b0 <prvHeapInit+0xb4>)
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	4a0a      	ldr	r2, [pc, #40]	@ (80093b4 <prvHeapInit+0xb8>)
 800938a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	4a09      	ldr	r2, [pc, #36]	@ (80093b8 <prvHeapInit+0xbc>)
 8009392:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009394:	4b09      	ldr	r3, [pc, #36]	@ (80093bc <prvHeapInit+0xc0>)
 8009396:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800939a:	601a      	str	r2, [r3, #0]
}
 800939c:	bf00      	nop
 800939e:	3714      	adds	r7, #20
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr
 80093a8:	20000e5c 	.word	0x20000e5c
 80093ac:	20001a5c 	.word	0x20001a5c
 80093b0:	20001a64 	.word	0x20001a64
 80093b4:	20001a6c 	.word	0x20001a6c
 80093b8:	20001a68 	.word	0x20001a68
 80093bc:	20001a78 	.word	0x20001a78

080093c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80093c8:	4b28      	ldr	r3, [pc, #160]	@ (800946c <prvInsertBlockIntoFreeList+0xac>)
 80093ca:	60fb      	str	r3, [r7, #12]
 80093cc:	e002      	b.n	80093d4 <prvInsertBlockIntoFreeList+0x14>
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	60fb      	str	r3, [r7, #12]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	429a      	cmp	r2, r3
 80093dc:	d8f7      	bhi.n	80093ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	685b      	ldr	r3, [r3, #4]
 80093e6:	68ba      	ldr	r2, [r7, #8]
 80093e8:	4413      	add	r3, r2
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d108      	bne.n	8009402 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	685a      	ldr	r2, [r3, #4]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	441a      	add	r2, r3
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	441a      	add	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	429a      	cmp	r2, r3
 8009414:	d118      	bne.n	8009448 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	4b15      	ldr	r3, [pc, #84]	@ (8009470 <prvInsertBlockIntoFreeList+0xb0>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	429a      	cmp	r2, r3
 8009420:	d00d      	beq.n	800943e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	441a      	add	r2, r3
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	681a      	ldr	r2, [r3, #0]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	601a      	str	r2, [r3, #0]
 800943c:	e008      	b.n	8009450 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800943e:	4b0c      	ldr	r3, [pc, #48]	@ (8009470 <prvInsertBlockIntoFreeList+0xb0>)
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	601a      	str	r2, [r3, #0]
 8009446:	e003      	b.n	8009450 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681a      	ldr	r2, [r3, #0]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	429a      	cmp	r2, r3
 8009456:	d002      	beq.n	800945e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800945e:	bf00      	nop
 8009460:	3714      	adds	r7, #20
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	20001a5c 	.word	0x20001a5c
 8009470:	20001a64 	.word	0x20001a64

08009474 <std>:
 8009474:	2300      	movs	r3, #0
 8009476:	b510      	push	{r4, lr}
 8009478:	4604      	mov	r4, r0
 800947a:	e9c0 3300 	strd	r3, r3, [r0]
 800947e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009482:	6083      	str	r3, [r0, #8]
 8009484:	8181      	strh	r1, [r0, #12]
 8009486:	6643      	str	r3, [r0, #100]	@ 0x64
 8009488:	81c2      	strh	r2, [r0, #14]
 800948a:	6183      	str	r3, [r0, #24]
 800948c:	4619      	mov	r1, r3
 800948e:	2208      	movs	r2, #8
 8009490:	305c      	adds	r0, #92	@ 0x5c
 8009492:	f000 f9f9 	bl	8009888 <memset>
 8009496:	4b0d      	ldr	r3, [pc, #52]	@ (80094cc <std+0x58>)
 8009498:	6263      	str	r3, [r4, #36]	@ 0x24
 800949a:	4b0d      	ldr	r3, [pc, #52]	@ (80094d0 <std+0x5c>)
 800949c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800949e:	4b0d      	ldr	r3, [pc, #52]	@ (80094d4 <std+0x60>)
 80094a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80094a2:	4b0d      	ldr	r3, [pc, #52]	@ (80094d8 <std+0x64>)
 80094a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80094a6:	4b0d      	ldr	r3, [pc, #52]	@ (80094dc <std+0x68>)
 80094a8:	6224      	str	r4, [r4, #32]
 80094aa:	429c      	cmp	r4, r3
 80094ac:	d006      	beq.n	80094bc <std+0x48>
 80094ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80094b2:	4294      	cmp	r4, r2
 80094b4:	d002      	beq.n	80094bc <std+0x48>
 80094b6:	33d0      	adds	r3, #208	@ 0xd0
 80094b8:	429c      	cmp	r4, r3
 80094ba:	d105      	bne.n	80094c8 <std+0x54>
 80094bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80094c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094c4:	f000 bab6 	b.w	8009a34 <__retarget_lock_init_recursive>
 80094c8:	bd10      	pop	{r4, pc}
 80094ca:	bf00      	nop
 80094cc:	080096d9 	.word	0x080096d9
 80094d0:	080096fb 	.word	0x080096fb
 80094d4:	08009733 	.word	0x08009733
 80094d8:	08009757 	.word	0x08009757
 80094dc:	20001a7c 	.word	0x20001a7c

080094e0 <stdio_exit_handler>:
 80094e0:	4a02      	ldr	r2, [pc, #8]	@ (80094ec <stdio_exit_handler+0xc>)
 80094e2:	4903      	ldr	r1, [pc, #12]	@ (80094f0 <stdio_exit_handler+0x10>)
 80094e4:	4803      	ldr	r0, [pc, #12]	@ (80094f4 <stdio_exit_handler+0x14>)
 80094e6:	f000 b869 	b.w	80095bc <_fwalk_sglue>
 80094ea:	bf00      	nop
 80094ec:	20000010 	.word	0x20000010
 80094f0:	0800a2ed 	.word	0x0800a2ed
 80094f4:	20000020 	.word	0x20000020

080094f8 <cleanup_stdio>:
 80094f8:	6841      	ldr	r1, [r0, #4]
 80094fa:	4b0c      	ldr	r3, [pc, #48]	@ (800952c <cleanup_stdio+0x34>)
 80094fc:	4299      	cmp	r1, r3
 80094fe:	b510      	push	{r4, lr}
 8009500:	4604      	mov	r4, r0
 8009502:	d001      	beq.n	8009508 <cleanup_stdio+0x10>
 8009504:	f000 fef2 	bl	800a2ec <_fflush_r>
 8009508:	68a1      	ldr	r1, [r4, #8]
 800950a:	4b09      	ldr	r3, [pc, #36]	@ (8009530 <cleanup_stdio+0x38>)
 800950c:	4299      	cmp	r1, r3
 800950e:	d002      	beq.n	8009516 <cleanup_stdio+0x1e>
 8009510:	4620      	mov	r0, r4
 8009512:	f000 feeb 	bl	800a2ec <_fflush_r>
 8009516:	68e1      	ldr	r1, [r4, #12]
 8009518:	4b06      	ldr	r3, [pc, #24]	@ (8009534 <cleanup_stdio+0x3c>)
 800951a:	4299      	cmp	r1, r3
 800951c:	d004      	beq.n	8009528 <cleanup_stdio+0x30>
 800951e:	4620      	mov	r0, r4
 8009520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009524:	f000 bee2 	b.w	800a2ec <_fflush_r>
 8009528:	bd10      	pop	{r4, pc}
 800952a:	bf00      	nop
 800952c:	20001a7c 	.word	0x20001a7c
 8009530:	20001ae4 	.word	0x20001ae4
 8009534:	20001b4c 	.word	0x20001b4c

08009538 <global_stdio_init.part.0>:
 8009538:	b510      	push	{r4, lr}
 800953a:	4b0b      	ldr	r3, [pc, #44]	@ (8009568 <global_stdio_init.part.0+0x30>)
 800953c:	4c0b      	ldr	r4, [pc, #44]	@ (800956c <global_stdio_init.part.0+0x34>)
 800953e:	4a0c      	ldr	r2, [pc, #48]	@ (8009570 <global_stdio_init.part.0+0x38>)
 8009540:	601a      	str	r2, [r3, #0]
 8009542:	4620      	mov	r0, r4
 8009544:	2200      	movs	r2, #0
 8009546:	2104      	movs	r1, #4
 8009548:	f7ff ff94 	bl	8009474 <std>
 800954c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009550:	2201      	movs	r2, #1
 8009552:	2109      	movs	r1, #9
 8009554:	f7ff ff8e 	bl	8009474 <std>
 8009558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800955c:	2202      	movs	r2, #2
 800955e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009562:	2112      	movs	r1, #18
 8009564:	f7ff bf86 	b.w	8009474 <std>
 8009568:	20001bb4 	.word	0x20001bb4
 800956c:	20001a7c 	.word	0x20001a7c
 8009570:	080094e1 	.word	0x080094e1

08009574 <__sfp_lock_acquire>:
 8009574:	4801      	ldr	r0, [pc, #4]	@ (800957c <__sfp_lock_acquire+0x8>)
 8009576:	f000 ba5e 	b.w	8009a36 <__retarget_lock_acquire_recursive>
 800957a:	bf00      	nop
 800957c:	20001bbd 	.word	0x20001bbd

08009580 <__sfp_lock_release>:
 8009580:	4801      	ldr	r0, [pc, #4]	@ (8009588 <__sfp_lock_release+0x8>)
 8009582:	f000 ba59 	b.w	8009a38 <__retarget_lock_release_recursive>
 8009586:	bf00      	nop
 8009588:	20001bbd 	.word	0x20001bbd

0800958c <__sinit>:
 800958c:	b510      	push	{r4, lr}
 800958e:	4604      	mov	r4, r0
 8009590:	f7ff fff0 	bl	8009574 <__sfp_lock_acquire>
 8009594:	6a23      	ldr	r3, [r4, #32]
 8009596:	b11b      	cbz	r3, 80095a0 <__sinit+0x14>
 8009598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800959c:	f7ff bff0 	b.w	8009580 <__sfp_lock_release>
 80095a0:	4b04      	ldr	r3, [pc, #16]	@ (80095b4 <__sinit+0x28>)
 80095a2:	6223      	str	r3, [r4, #32]
 80095a4:	4b04      	ldr	r3, [pc, #16]	@ (80095b8 <__sinit+0x2c>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1f5      	bne.n	8009598 <__sinit+0xc>
 80095ac:	f7ff ffc4 	bl	8009538 <global_stdio_init.part.0>
 80095b0:	e7f2      	b.n	8009598 <__sinit+0xc>
 80095b2:	bf00      	nop
 80095b4:	080094f9 	.word	0x080094f9
 80095b8:	20001bb4 	.word	0x20001bb4

080095bc <_fwalk_sglue>:
 80095bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095c0:	4607      	mov	r7, r0
 80095c2:	4688      	mov	r8, r1
 80095c4:	4614      	mov	r4, r2
 80095c6:	2600      	movs	r6, #0
 80095c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095cc:	f1b9 0901 	subs.w	r9, r9, #1
 80095d0:	d505      	bpl.n	80095de <_fwalk_sglue+0x22>
 80095d2:	6824      	ldr	r4, [r4, #0]
 80095d4:	2c00      	cmp	r4, #0
 80095d6:	d1f7      	bne.n	80095c8 <_fwalk_sglue+0xc>
 80095d8:	4630      	mov	r0, r6
 80095da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095de:	89ab      	ldrh	r3, [r5, #12]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d907      	bls.n	80095f4 <_fwalk_sglue+0x38>
 80095e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095e8:	3301      	adds	r3, #1
 80095ea:	d003      	beq.n	80095f4 <_fwalk_sglue+0x38>
 80095ec:	4629      	mov	r1, r5
 80095ee:	4638      	mov	r0, r7
 80095f0:	47c0      	blx	r8
 80095f2:	4306      	orrs	r6, r0
 80095f4:	3568      	adds	r5, #104	@ 0x68
 80095f6:	e7e9      	b.n	80095cc <_fwalk_sglue+0x10>

080095f8 <iprintf>:
 80095f8:	b40f      	push	{r0, r1, r2, r3}
 80095fa:	b507      	push	{r0, r1, r2, lr}
 80095fc:	4906      	ldr	r1, [pc, #24]	@ (8009618 <iprintf+0x20>)
 80095fe:	ab04      	add	r3, sp, #16
 8009600:	6808      	ldr	r0, [r1, #0]
 8009602:	f853 2b04 	ldr.w	r2, [r3], #4
 8009606:	6881      	ldr	r1, [r0, #8]
 8009608:	9301      	str	r3, [sp, #4]
 800960a:	f000 fb47 	bl	8009c9c <_vfiprintf_r>
 800960e:	b003      	add	sp, #12
 8009610:	f85d eb04 	ldr.w	lr, [sp], #4
 8009614:	b004      	add	sp, #16
 8009616:	4770      	bx	lr
 8009618:	2000001c 	.word	0x2000001c

0800961c <_puts_r>:
 800961c:	6a03      	ldr	r3, [r0, #32]
 800961e:	b570      	push	{r4, r5, r6, lr}
 8009620:	6884      	ldr	r4, [r0, #8]
 8009622:	4605      	mov	r5, r0
 8009624:	460e      	mov	r6, r1
 8009626:	b90b      	cbnz	r3, 800962c <_puts_r+0x10>
 8009628:	f7ff ffb0 	bl	800958c <__sinit>
 800962c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800962e:	07db      	lsls	r3, r3, #31
 8009630:	d405      	bmi.n	800963e <_puts_r+0x22>
 8009632:	89a3      	ldrh	r3, [r4, #12]
 8009634:	0598      	lsls	r0, r3, #22
 8009636:	d402      	bmi.n	800963e <_puts_r+0x22>
 8009638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800963a:	f000 f9fc 	bl	8009a36 <__retarget_lock_acquire_recursive>
 800963e:	89a3      	ldrh	r3, [r4, #12]
 8009640:	0719      	lsls	r1, r3, #28
 8009642:	d502      	bpl.n	800964a <_puts_r+0x2e>
 8009644:	6923      	ldr	r3, [r4, #16]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d135      	bne.n	80096b6 <_puts_r+0x9a>
 800964a:	4621      	mov	r1, r4
 800964c:	4628      	mov	r0, r5
 800964e:	f000 f8c5 	bl	80097dc <__swsetup_r>
 8009652:	b380      	cbz	r0, 80096b6 <_puts_r+0x9a>
 8009654:	f04f 35ff 	mov.w	r5, #4294967295
 8009658:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800965a:	07da      	lsls	r2, r3, #31
 800965c:	d405      	bmi.n	800966a <_puts_r+0x4e>
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	059b      	lsls	r3, r3, #22
 8009662:	d402      	bmi.n	800966a <_puts_r+0x4e>
 8009664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009666:	f000 f9e7 	bl	8009a38 <__retarget_lock_release_recursive>
 800966a:	4628      	mov	r0, r5
 800966c:	bd70      	pop	{r4, r5, r6, pc}
 800966e:	2b00      	cmp	r3, #0
 8009670:	da04      	bge.n	800967c <_puts_r+0x60>
 8009672:	69a2      	ldr	r2, [r4, #24]
 8009674:	429a      	cmp	r2, r3
 8009676:	dc17      	bgt.n	80096a8 <_puts_r+0x8c>
 8009678:	290a      	cmp	r1, #10
 800967a:	d015      	beq.n	80096a8 <_puts_r+0x8c>
 800967c:	6823      	ldr	r3, [r4, #0]
 800967e:	1c5a      	adds	r2, r3, #1
 8009680:	6022      	str	r2, [r4, #0]
 8009682:	7019      	strb	r1, [r3, #0]
 8009684:	68a3      	ldr	r3, [r4, #8]
 8009686:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800968a:	3b01      	subs	r3, #1
 800968c:	60a3      	str	r3, [r4, #8]
 800968e:	2900      	cmp	r1, #0
 8009690:	d1ed      	bne.n	800966e <_puts_r+0x52>
 8009692:	2b00      	cmp	r3, #0
 8009694:	da11      	bge.n	80096ba <_puts_r+0x9e>
 8009696:	4622      	mov	r2, r4
 8009698:	210a      	movs	r1, #10
 800969a:	4628      	mov	r0, r5
 800969c:	f000 f85f 	bl	800975e <__swbuf_r>
 80096a0:	3001      	adds	r0, #1
 80096a2:	d0d7      	beq.n	8009654 <_puts_r+0x38>
 80096a4:	250a      	movs	r5, #10
 80096a6:	e7d7      	b.n	8009658 <_puts_r+0x3c>
 80096a8:	4622      	mov	r2, r4
 80096aa:	4628      	mov	r0, r5
 80096ac:	f000 f857 	bl	800975e <__swbuf_r>
 80096b0:	3001      	adds	r0, #1
 80096b2:	d1e7      	bne.n	8009684 <_puts_r+0x68>
 80096b4:	e7ce      	b.n	8009654 <_puts_r+0x38>
 80096b6:	3e01      	subs	r6, #1
 80096b8:	e7e4      	b.n	8009684 <_puts_r+0x68>
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	1c5a      	adds	r2, r3, #1
 80096be:	6022      	str	r2, [r4, #0]
 80096c0:	220a      	movs	r2, #10
 80096c2:	701a      	strb	r2, [r3, #0]
 80096c4:	e7ee      	b.n	80096a4 <_puts_r+0x88>
	...

080096c8 <puts>:
 80096c8:	4b02      	ldr	r3, [pc, #8]	@ (80096d4 <puts+0xc>)
 80096ca:	4601      	mov	r1, r0
 80096cc:	6818      	ldr	r0, [r3, #0]
 80096ce:	f7ff bfa5 	b.w	800961c <_puts_r>
 80096d2:	bf00      	nop
 80096d4:	2000001c 	.word	0x2000001c

080096d8 <__sread>:
 80096d8:	b510      	push	{r4, lr}
 80096da:	460c      	mov	r4, r1
 80096dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096e0:	f000 f95a 	bl	8009998 <_read_r>
 80096e4:	2800      	cmp	r0, #0
 80096e6:	bfab      	itete	ge
 80096e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80096ea:	89a3      	ldrhlt	r3, [r4, #12]
 80096ec:	181b      	addge	r3, r3, r0
 80096ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80096f2:	bfac      	ite	ge
 80096f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80096f6:	81a3      	strhlt	r3, [r4, #12]
 80096f8:	bd10      	pop	{r4, pc}

080096fa <__swrite>:
 80096fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096fe:	461f      	mov	r7, r3
 8009700:	898b      	ldrh	r3, [r1, #12]
 8009702:	05db      	lsls	r3, r3, #23
 8009704:	4605      	mov	r5, r0
 8009706:	460c      	mov	r4, r1
 8009708:	4616      	mov	r6, r2
 800970a:	d505      	bpl.n	8009718 <__swrite+0x1e>
 800970c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009710:	2302      	movs	r3, #2
 8009712:	2200      	movs	r2, #0
 8009714:	f000 f92e 	bl	8009974 <_lseek_r>
 8009718:	89a3      	ldrh	r3, [r4, #12]
 800971a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800971e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009722:	81a3      	strh	r3, [r4, #12]
 8009724:	4632      	mov	r2, r6
 8009726:	463b      	mov	r3, r7
 8009728:	4628      	mov	r0, r5
 800972a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800972e:	f000 b945 	b.w	80099bc <_write_r>

08009732 <__sseek>:
 8009732:	b510      	push	{r4, lr}
 8009734:	460c      	mov	r4, r1
 8009736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800973a:	f000 f91b 	bl	8009974 <_lseek_r>
 800973e:	1c43      	adds	r3, r0, #1
 8009740:	89a3      	ldrh	r3, [r4, #12]
 8009742:	bf15      	itete	ne
 8009744:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009746:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800974a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800974e:	81a3      	strheq	r3, [r4, #12]
 8009750:	bf18      	it	ne
 8009752:	81a3      	strhne	r3, [r4, #12]
 8009754:	bd10      	pop	{r4, pc}

08009756 <__sclose>:
 8009756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800975a:	f000 b89d 	b.w	8009898 <_close_r>

0800975e <__swbuf_r>:
 800975e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009760:	460e      	mov	r6, r1
 8009762:	4614      	mov	r4, r2
 8009764:	4605      	mov	r5, r0
 8009766:	b118      	cbz	r0, 8009770 <__swbuf_r+0x12>
 8009768:	6a03      	ldr	r3, [r0, #32]
 800976a:	b90b      	cbnz	r3, 8009770 <__swbuf_r+0x12>
 800976c:	f7ff ff0e 	bl	800958c <__sinit>
 8009770:	69a3      	ldr	r3, [r4, #24]
 8009772:	60a3      	str	r3, [r4, #8]
 8009774:	89a3      	ldrh	r3, [r4, #12]
 8009776:	071a      	lsls	r2, r3, #28
 8009778:	d501      	bpl.n	800977e <__swbuf_r+0x20>
 800977a:	6923      	ldr	r3, [r4, #16]
 800977c:	b943      	cbnz	r3, 8009790 <__swbuf_r+0x32>
 800977e:	4621      	mov	r1, r4
 8009780:	4628      	mov	r0, r5
 8009782:	f000 f82b 	bl	80097dc <__swsetup_r>
 8009786:	b118      	cbz	r0, 8009790 <__swbuf_r+0x32>
 8009788:	f04f 37ff 	mov.w	r7, #4294967295
 800978c:	4638      	mov	r0, r7
 800978e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009790:	6823      	ldr	r3, [r4, #0]
 8009792:	6922      	ldr	r2, [r4, #16]
 8009794:	1a98      	subs	r0, r3, r2
 8009796:	6963      	ldr	r3, [r4, #20]
 8009798:	b2f6      	uxtb	r6, r6
 800979a:	4283      	cmp	r3, r0
 800979c:	4637      	mov	r7, r6
 800979e:	dc05      	bgt.n	80097ac <__swbuf_r+0x4e>
 80097a0:	4621      	mov	r1, r4
 80097a2:	4628      	mov	r0, r5
 80097a4:	f000 fda2 	bl	800a2ec <_fflush_r>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	d1ed      	bne.n	8009788 <__swbuf_r+0x2a>
 80097ac:	68a3      	ldr	r3, [r4, #8]
 80097ae:	3b01      	subs	r3, #1
 80097b0:	60a3      	str	r3, [r4, #8]
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	1c5a      	adds	r2, r3, #1
 80097b6:	6022      	str	r2, [r4, #0]
 80097b8:	701e      	strb	r6, [r3, #0]
 80097ba:	6962      	ldr	r2, [r4, #20]
 80097bc:	1c43      	adds	r3, r0, #1
 80097be:	429a      	cmp	r2, r3
 80097c0:	d004      	beq.n	80097cc <__swbuf_r+0x6e>
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	07db      	lsls	r3, r3, #31
 80097c6:	d5e1      	bpl.n	800978c <__swbuf_r+0x2e>
 80097c8:	2e0a      	cmp	r6, #10
 80097ca:	d1df      	bne.n	800978c <__swbuf_r+0x2e>
 80097cc:	4621      	mov	r1, r4
 80097ce:	4628      	mov	r0, r5
 80097d0:	f000 fd8c 	bl	800a2ec <_fflush_r>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	d0d9      	beq.n	800978c <__swbuf_r+0x2e>
 80097d8:	e7d6      	b.n	8009788 <__swbuf_r+0x2a>
	...

080097dc <__swsetup_r>:
 80097dc:	b538      	push	{r3, r4, r5, lr}
 80097de:	4b29      	ldr	r3, [pc, #164]	@ (8009884 <__swsetup_r+0xa8>)
 80097e0:	4605      	mov	r5, r0
 80097e2:	6818      	ldr	r0, [r3, #0]
 80097e4:	460c      	mov	r4, r1
 80097e6:	b118      	cbz	r0, 80097f0 <__swsetup_r+0x14>
 80097e8:	6a03      	ldr	r3, [r0, #32]
 80097ea:	b90b      	cbnz	r3, 80097f0 <__swsetup_r+0x14>
 80097ec:	f7ff fece 	bl	800958c <__sinit>
 80097f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097f4:	0719      	lsls	r1, r3, #28
 80097f6:	d422      	bmi.n	800983e <__swsetup_r+0x62>
 80097f8:	06da      	lsls	r2, r3, #27
 80097fa:	d407      	bmi.n	800980c <__swsetup_r+0x30>
 80097fc:	2209      	movs	r2, #9
 80097fe:	602a      	str	r2, [r5, #0]
 8009800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009804:	81a3      	strh	r3, [r4, #12]
 8009806:	f04f 30ff 	mov.w	r0, #4294967295
 800980a:	e033      	b.n	8009874 <__swsetup_r+0x98>
 800980c:	0758      	lsls	r0, r3, #29
 800980e:	d512      	bpl.n	8009836 <__swsetup_r+0x5a>
 8009810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009812:	b141      	cbz	r1, 8009826 <__swsetup_r+0x4a>
 8009814:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009818:	4299      	cmp	r1, r3
 800981a:	d002      	beq.n	8009822 <__swsetup_r+0x46>
 800981c:	4628      	mov	r0, r5
 800981e:	f000 f91b 	bl	8009a58 <_free_r>
 8009822:	2300      	movs	r3, #0
 8009824:	6363      	str	r3, [r4, #52]	@ 0x34
 8009826:	89a3      	ldrh	r3, [r4, #12]
 8009828:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800982c:	81a3      	strh	r3, [r4, #12]
 800982e:	2300      	movs	r3, #0
 8009830:	6063      	str	r3, [r4, #4]
 8009832:	6923      	ldr	r3, [r4, #16]
 8009834:	6023      	str	r3, [r4, #0]
 8009836:	89a3      	ldrh	r3, [r4, #12]
 8009838:	f043 0308 	orr.w	r3, r3, #8
 800983c:	81a3      	strh	r3, [r4, #12]
 800983e:	6923      	ldr	r3, [r4, #16]
 8009840:	b94b      	cbnz	r3, 8009856 <__swsetup_r+0x7a>
 8009842:	89a3      	ldrh	r3, [r4, #12]
 8009844:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800984c:	d003      	beq.n	8009856 <__swsetup_r+0x7a>
 800984e:	4621      	mov	r1, r4
 8009850:	4628      	mov	r0, r5
 8009852:	f000 fd99 	bl	800a388 <__smakebuf_r>
 8009856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800985a:	f013 0201 	ands.w	r2, r3, #1
 800985e:	d00a      	beq.n	8009876 <__swsetup_r+0x9a>
 8009860:	2200      	movs	r2, #0
 8009862:	60a2      	str	r2, [r4, #8]
 8009864:	6962      	ldr	r2, [r4, #20]
 8009866:	4252      	negs	r2, r2
 8009868:	61a2      	str	r2, [r4, #24]
 800986a:	6922      	ldr	r2, [r4, #16]
 800986c:	b942      	cbnz	r2, 8009880 <__swsetup_r+0xa4>
 800986e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009872:	d1c5      	bne.n	8009800 <__swsetup_r+0x24>
 8009874:	bd38      	pop	{r3, r4, r5, pc}
 8009876:	0799      	lsls	r1, r3, #30
 8009878:	bf58      	it	pl
 800987a:	6962      	ldrpl	r2, [r4, #20]
 800987c:	60a2      	str	r2, [r4, #8]
 800987e:	e7f4      	b.n	800986a <__swsetup_r+0x8e>
 8009880:	2000      	movs	r0, #0
 8009882:	e7f7      	b.n	8009874 <__swsetup_r+0x98>
 8009884:	2000001c 	.word	0x2000001c

08009888 <memset>:
 8009888:	4402      	add	r2, r0
 800988a:	4603      	mov	r3, r0
 800988c:	4293      	cmp	r3, r2
 800988e:	d100      	bne.n	8009892 <memset+0xa>
 8009890:	4770      	bx	lr
 8009892:	f803 1b01 	strb.w	r1, [r3], #1
 8009896:	e7f9      	b.n	800988c <memset+0x4>

08009898 <_close_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4d06      	ldr	r5, [pc, #24]	@ (80098b4 <_close_r+0x1c>)
 800989c:	2300      	movs	r3, #0
 800989e:	4604      	mov	r4, r0
 80098a0:	4608      	mov	r0, r1
 80098a2:	602b      	str	r3, [r5, #0]
 80098a4:	f7f8 fb77 	bl	8001f96 <_close>
 80098a8:	1c43      	adds	r3, r0, #1
 80098aa:	d102      	bne.n	80098b2 <_close_r+0x1a>
 80098ac:	682b      	ldr	r3, [r5, #0]
 80098ae:	b103      	cbz	r3, 80098b2 <_close_r+0x1a>
 80098b0:	6023      	str	r3, [r4, #0]
 80098b2:	bd38      	pop	{r3, r4, r5, pc}
 80098b4:	20001bb8 	.word	0x20001bb8

080098b8 <_reclaim_reent>:
 80098b8:	4b2d      	ldr	r3, [pc, #180]	@ (8009970 <_reclaim_reent+0xb8>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4283      	cmp	r3, r0
 80098be:	b570      	push	{r4, r5, r6, lr}
 80098c0:	4604      	mov	r4, r0
 80098c2:	d053      	beq.n	800996c <_reclaim_reent+0xb4>
 80098c4:	69c3      	ldr	r3, [r0, #28]
 80098c6:	b31b      	cbz	r3, 8009910 <_reclaim_reent+0x58>
 80098c8:	68db      	ldr	r3, [r3, #12]
 80098ca:	b163      	cbz	r3, 80098e6 <_reclaim_reent+0x2e>
 80098cc:	2500      	movs	r5, #0
 80098ce:	69e3      	ldr	r3, [r4, #28]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	5959      	ldr	r1, [r3, r5]
 80098d4:	b9b1      	cbnz	r1, 8009904 <_reclaim_reent+0x4c>
 80098d6:	3504      	adds	r5, #4
 80098d8:	2d80      	cmp	r5, #128	@ 0x80
 80098da:	d1f8      	bne.n	80098ce <_reclaim_reent+0x16>
 80098dc:	69e3      	ldr	r3, [r4, #28]
 80098de:	4620      	mov	r0, r4
 80098e0:	68d9      	ldr	r1, [r3, #12]
 80098e2:	f000 f8b9 	bl	8009a58 <_free_r>
 80098e6:	69e3      	ldr	r3, [r4, #28]
 80098e8:	6819      	ldr	r1, [r3, #0]
 80098ea:	b111      	cbz	r1, 80098f2 <_reclaim_reent+0x3a>
 80098ec:	4620      	mov	r0, r4
 80098ee:	f000 f8b3 	bl	8009a58 <_free_r>
 80098f2:	69e3      	ldr	r3, [r4, #28]
 80098f4:	689d      	ldr	r5, [r3, #8]
 80098f6:	b15d      	cbz	r5, 8009910 <_reclaim_reent+0x58>
 80098f8:	4629      	mov	r1, r5
 80098fa:	4620      	mov	r0, r4
 80098fc:	682d      	ldr	r5, [r5, #0]
 80098fe:	f000 f8ab 	bl	8009a58 <_free_r>
 8009902:	e7f8      	b.n	80098f6 <_reclaim_reent+0x3e>
 8009904:	680e      	ldr	r6, [r1, #0]
 8009906:	4620      	mov	r0, r4
 8009908:	f000 f8a6 	bl	8009a58 <_free_r>
 800990c:	4631      	mov	r1, r6
 800990e:	e7e1      	b.n	80098d4 <_reclaim_reent+0x1c>
 8009910:	6961      	ldr	r1, [r4, #20]
 8009912:	b111      	cbz	r1, 800991a <_reclaim_reent+0x62>
 8009914:	4620      	mov	r0, r4
 8009916:	f000 f89f 	bl	8009a58 <_free_r>
 800991a:	69e1      	ldr	r1, [r4, #28]
 800991c:	b111      	cbz	r1, 8009924 <_reclaim_reent+0x6c>
 800991e:	4620      	mov	r0, r4
 8009920:	f000 f89a 	bl	8009a58 <_free_r>
 8009924:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009926:	b111      	cbz	r1, 800992e <_reclaim_reent+0x76>
 8009928:	4620      	mov	r0, r4
 800992a:	f000 f895 	bl	8009a58 <_free_r>
 800992e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009930:	b111      	cbz	r1, 8009938 <_reclaim_reent+0x80>
 8009932:	4620      	mov	r0, r4
 8009934:	f000 f890 	bl	8009a58 <_free_r>
 8009938:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800993a:	b111      	cbz	r1, 8009942 <_reclaim_reent+0x8a>
 800993c:	4620      	mov	r0, r4
 800993e:	f000 f88b 	bl	8009a58 <_free_r>
 8009942:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009944:	b111      	cbz	r1, 800994c <_reclaim_reent+0x94>
 8009946:	4620      	mov	r0, r4
 8009948:	f000 f886 	bl	8009a58 <_free_r>
 800994c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800994e:	b111      	cbz	r1, 8009956 <_reclaim_reent+0x9e>
 8009950:	4620      	mov	r0, r4
 8009952:	f000 f881 	bl	8009a58 <_free_r>
 8009956:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009958:	b111      	cbz	r1, 8009960 <_reclaim_reent+0xa8>
 800995a:	4620      	mov	r0, r4
 800995c:	f000 f87c 	bl	8009a58 <_free_r>
 8009960:	6a23      	ldr	r3, [r4, #32]
 8009962:	b11b      	cbz	r3, 800996c <_reclaim_reent+0xb4>
 8009964:	4620      	mov	r0, r4
 8009966:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800996a:	4718      	bx	r3
 800996c:	bd70      	pop	{r4, r5, r6, pc}
 800996e:	bf00      	nop
 8009970:	2000001c 	.word	0x2000001c

08009974 <_lseek_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4d07      	ldr	r5, [pc, #28]	@ (8009994 <_lseek_r+0x20>)
 8009978:	4604      	mov	r4, r0
 800997a:	4608      	mov	r0, r1
 800997c:	4611      	mov	r1, r2
 800997e:	2200      	movs	r2, #0
 8009980:	602a      	str	r2, [r5, #0]
 8009982:	461a      	mov	r2, r3
 8009984:	f7f8 fb2e 	bl	8001fe4 <_lseek>
 8009988:	1c43      	adds	r3, r0, #1
 800998a:	d102      	bne.n	8009992 <_lseek_r+0x1e>
 800998c:	682b      	ldr	r3, [r5, #0]
 800998e:	b103      	cbz	r3, 8009992 <_lseek_r+0x1e>
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	20001bb8 	.word	0x20001bb8

08009998 <_read_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4d07      	ldr	r5, [pc, #28]	@ (80099b8 <_read_r+0x20>)
 800999c:	4604      	mov	r4, r0
 800999e:	4608      	mov	r0, r1
 80099a0:	4611      	mov	r1, r2
 80099a2:	2200      	movs	r2, #0
 80099a4:	602a      	str	r2, [r5, #0]
 80099a6:	461a      	mov	r2, r3
 80099a8:	f7f8 fabc 	bl	8001f24 <_read>
 80099ac:	1c43      	adds	r3, r0, #1
 80099ae:	d102      	bne.n	80099b6 <_read_r+0x1e>
 80099b0:	682b      	ldr	r3, [r5, #0]
 80099b2:	b103      	cbz	r3, 80099b6 <_read_r+0x1e>
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	bd38      	pop	{r3, r4, r5, pc}
 80099b8:	20001bb8 	.word	0x20001bb8

080099bc <_write_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	4d07      	ldr	r5, [pc, #28]	@ (80099dc <_write_r+0x20>)
 80099c0:	4604      	mov	r4, r0
 80099c2:	4608      	mov	r0, r1
 80099c4:	4611      	mov	r1, r2
 80099c6:	2200      	movs	r2, #0
 80099c8:	602a      	str	r2, [r5, #0]
 80099ca:	461a      	mov	r2, r3
 80099cc:	f7f8 fac7 	bl	8001f5e <_write>
 80099d0:	1c43      	adds	r3, r0, #1
 80099d2:	d102      	bne.n	80099da <_write_r+0x1e>
 80099d4:	682b      	ldr	r3, [r5, #0]
 80099d6:	b103      	cbz	r3, 80099da <_write_r+0x1e>
 80099d8:	6023      	str	r3, [r4, #0]
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	20001bb8 	.word	0x20001bb8

080099e0 <__errno>:
 80099e0:	4b01      	ldr	r3, [pc, #4]	@ (80099e8 <__errno+0x8>)
 80099e2:	6818      	ldr	r0, [r3, #0]
 80099e4:	4770      	bx	lr
 80099e6:	bf00      	nop
 80099e8:	2000001c 	.word	0x2000001c

080099ec <__libc_init_array>:
 80099ec:	b570      	push	{r4, r5, r6, lr}
 80099ee:	4d0d      	ldr	r5, [pc, #52]	@ (8009a24 <__libc_init_array+0x38>)
 80099f0:	4c0d      	ldr	r4, [pc, #52]	@ (8009a28 <__libc_init_array+0x3c>)
 80099f2:	1b64      	subs	r4, r4, r5
 80099f4:	10a4      	asrs	r4, r4, #2
 80099f6:	2600      	movs	r6, #0
 80099f8:	42a6      	cmp	r6, r4
 80099fa:	d109      	bne.n	8009a10 <__libc_init_array+0x24>
 80099fc:	4d0b      	ldr	r5, [pc, #44]	@ (8009a2c <__libc_init_array+0x40>)
 80099fe:	4c0c      	ldr	r4, [pc, #48]	@ (8009a30 <__libc_init_array+0x44>)
 8009a00:	f000 fe0c 	bl	800a61c <_init>
 8009a04:	1b64      	subs	r4, r4, r5
 8009a06:	10a4      	asrs	r4, r4, #2
 8009a08:	2600      	movs	r6, #0
 8009a0a:	42a6      	cmp	r6, r4
 8009a0c:	d105      	bne.n	8009a1a <__libc_init_array+0x2e>
 8009a0e:	bd70      	pop	{r4, r5, r6, pc}
 8009a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a14:	4798      	blx	r3
 8009a16:	3601      	adds	r6, #1
 8009a18:	e7ee      	b.n	80099f8 <__libc_init_array+0xc>
 8009a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a1e:	4798      	blx	r3
 8009a20:	3601      	adds	r6, #1
 8009a22:	e7f2      	b.n	8009a0a <__libc_init_array+0x1e>
 8009a24:	0800a83c 	.word	0x0800a83c
 8009a28:	0800a83c 	.word	0x0800a83c
 8009a2c:	0800a83c 	.word	0x0800a83c
 8009a30:	0800a840 	.word	0x0800a840

08009a34 <__retarget_lock_init_recursive>:
 8009a34:	4770      	bx	lr

08009a36 <__retarget_lock_acquire_recursive>:
 8009a36:	4770      	bx	lr

08009a38 <__retarget_lock_release_recursive>:
 8009a38:	4770      	bx	lr

08009a3a <memcpy>:
 8009a3a:	440a      	add	r2, r1
 8009a3c:	4291      	cmp	r1, r2
 8009a3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a42:	d100      	bne.n	8009a46 <memcpy+0xc>
 8009a44:	4770      	bx	lr
 8009a46:	b510      	push	{r4, lr}
 8009a48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a50:	4291      	cmp	r1, r2
 8009a52:	d1f9      	bne.n	8009a48 <memcpy+0xe>
 8009a54:	bd10      	pop	{r4, pc}
	...

08009a58 <_free_r>:
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	2900      	cmp	r1, #0
 8009a5e:	d041      	beq.n	8009ae4 <_free_r+0x8c>
 8009a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a64:	1f0c      	subs	r4, r1, #4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	bfb8      	it	lt
 8009a6a:	18e4      	addlt	r4, r4, r3
 8009a6c:	f000 f8e0 	bl	8009c30 <__malloc_lock>
 8009a70:	4a1d      	ldr	r2, [pc, #116]	@ (8009ae8 <_free_r+0x90>)
 8009a72:	6813      	ldr	r3, [r2, #0]
 8009a74:	b933      	cbnz	r3, 8009a84 <_free_r+0x2c>
 8009a76:	6063      	str	r3, [r4, #4]
 8009a78:	6014      	str	r4, [r2, #0]
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a80:	f000 b8dc 	b.w	8009c3c <__malloc_unlock>
 8009a84:	42a3      	cmp	r3, r4
 8009a86:	d908      	bls.n	8009a9a <_free_r+0x42>
 8009a88:	6820      	ldr	r0, [r4, #0]
 8009a8a:	1821      	adds	r1, r4, r0
 8009a8c:	428b      	cmp	r3, r1
 8009a8e:	bf01      	itttt	eq
 8009a90:	6819      	ldreq	r1, [r3, #0]
 8009a92:	685b      	ldreq	r3, [r3, #4]
 8009a94:	1809      	addeq	r1, r1, r0
 8009a96:	6021      	streq	r1, [r4, #0]
 8009a98:	e7ed      	b.n	8009a76 <_free_r+0x1e>
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	b10b      	cbz	r3, 8009aa4 <_free_r+0x4c>
 8009aa0:	42a3      	cmp	r3, r4
 8009aa2:	d9fa      	bls.n	8009a9a <_free_r+0x42>
 8009aa4:	6811      	ldr	r1, [r2, #0]
 8009aa6:	1850      	adds	r0, r2, r1
 8009aa8:	42a0      	cmp	r0, r4
 8009aaa:	d10b      	bne.n	8009ac4 <_free_r+0x6c>
 8009aac:	6820      	ldr	r0, [r4, #0]
 8009aae:	4401      	add	r1, r0
 8009ab0:	1850      	adds	r0, r2, r1
 8009ab2:	4283      	cmp	r3, r0
 8009ab4:	6011      	str	r1, [r2, #0]
 8009ab6:	d1e0      	bne.n	8009a7a <_free_r+0x22>
 8009ab8:	6818      	ldr	r0, [r3, #0]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	6053      	str	r3, [r2, #4]
 8009abe:	4408      	add	r0, r1
 8009ac0:	6010      	str	r0, [r2, #0]
 8009ac2:	e7da      	b.n	8009a7a <_free_r+0x22>
 8009ac4:	d902      	bls.n	8009acc <_free_r+0x74>
 8009ac6:	230c      	movs	r3, #12
 8009ac8:	602b      	str	r3, [r5, #0]
 8009aca:	e7d6      	b.n	8009a7a <_free_r+0x22>
 8009acc:	6820      	ldr	r0, [r4, #0]
 8009ace:	1821      	adds	r1, r4, r0
 8009ad0:	428b      	cmp	r3, r1
 8009ad2:	bf04      	itt	eq
 8009ad4:	6819      	ldreq	r1, [r3, #0]
 8009ad6:	685b      	ldreq	r3, [r3, #4]
 8009ad8:	6063      	str	r3, [r4, #4]
 8009ada:	bf04      	itt	eq
 8009adc:	1809      	addeq	r1, r1, r0
 8009ade:	6021      	streq	r1, [r4, #0]
 8009ae0:	6054      	str	r4, [r2, #4]
 8009ae2:	e7ca      	b.n	8009a7a <_free_r+0x22>
 8009ae4:	bd38      	pop	{r3, r4, r5, pc}
 8009ae6:	bf00      	nop
 8009ae8:	20001bc4 	.word	0x20001bc4

08009aec <sbrk_aligned>:
 8009aec:	b570      	push	{r4, r5, r6, lr}
 8009aee:	4e0f      	ldr	r6, [pc, #60]	@ (8009b2c <sbrk_aligned+0x40>)
 8009af0:	460c      	mov	r4, r1
 8009af2:	6831      	ldr	r1, [r6, #0]
 8009af4:	4605      	mov	r5, r0
 8009af6:	b911      	cbnz	r1, 8009afe <sbrk_aligned+0x12>
 8009af8:	f000 fca4 	bl	800a444 <_sbrk_r>
 8009afc:	6030      	str	r0, [r6, #0]
 8009afe:	4621      	mov	r1, r4
 8009b00:	4628      	mov	r0, r5
 8009b02:	f000 fc9f 	bl	800a444 <_sbrk_r>
 8009b06:	1c43      	adds	r3, r0, #1
 8009b08:	d103      	bne.n	8009b12 <sbrk_aligned+0x26>
 8009b0a:	f04f 34ff 	mov.w	r4, #4294967295
 8009b0e:	4620      	mov	r0, r4
 8009b10:	bd70      	pop	{r4, r5, r6, pc}
 8009b12:	1cc4      	adds	r4, r0, #3
 8009b14:	f024 0403 	bic.w	r4, r4, #3
 8009b18:	42a0      	cmp	r0, r4
 8009b1a:	d0f8      	beq.n	8009b0e <sbrk_aligned+0x22>
 8009b1c:	1a21      	subs	r1, r4, r0
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f000 fc90 	bl	800a444 <_sbrk_r>
 8009b24:	3001      	adds	r0, #1
 8009b26:	d1f2      	bne.n	8009b0e <sbrk_aligned+0x22>
 8009b28:	e7ef      	b.n	8009b0a <sbrk_aligned+0x1e>
 8009b2a:	bf00      	nop
 8009b2c:	20001bc0 	.word	0x20001bc0

08009b30 <_malloc_r>:
 8009b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b34:	1ccd      	adds	r5, r1, #3
 8009b36:	f025 0503 	bic.w	r5, r5, #3
 8009b3a:	3508      	adds	r5, #8
 8009b3c:	2d0c      	cmp	r5, #12
 8009b3e:	bf38      	it	cc
 8009b40:	250c      	movcc	r5, #12
 8009b42:	2d00      	cmp	r5, #0
 8009b44:	4606      	mov	r6, r0
 8009b46:	db01      	blt.n	8009b4c <_malloc_r+0x1c>
 8009b48:	42a9      	cmp	r1, r5
 8009b4a:	d904      	bls.n	8009b56 <_malloc_r+0x26>
 8009b4c:	230c      	movs	r3, #12
 8009b4e:	6033      	str	r3, [r6, #0]
 8009b50:	2000      	movs	r0, #0
 8009b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c2c <_malloc_r+0xfc>
 8009b5a:	f000 f869 	bl	8009c30 <__malloc_lock>
 8009b5e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b62:	461c      	mov	r4, r3
 8009b64:	bb44      	cbnz	r4, 8009bb8 <_malloc_r+0x88>
 8009b66:	4629      	mov	r1, r5
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f7ff ffbf 	bl	8009aec <sbrk_aligned>
 8009b6e:	1c43      	adds	r3, r0, #1
 8009b70:	4604      	mov	r4, r0
 8009b72:	d158      	bne.n	8009c26 <_malloc_r+0xf6>
 8009b74:	f8d8 4000 	ldr.w	r4, [r8]
 8009b78:	4627      	mov	r7, r4
 8009b7a:	2f00      	cmp	r7, #0
 8009b7c:	d143      	bne.n	8009c06 <_malloc_r+0xd6>
 8009b7e:	2c00      	cmp	r4, #0
 8009b80:	d04b      	beq.n	8009c1a <_malloc_r+0xea>
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	4639      	mov	r1, r7
 8009b86:	4630      	mov	r0, r6
 8009b88:	eb04 0903 	add.w	r9, r4, r3
 8009b8c:	f000 fc5a 	bl	800a444 <_sbrk_r>
 8009b90:	4581      	cmp	r9, r0
 8009b92:	d142      	bne.n	8009c1a <_malloc_r+0xea>
 8009b94:	6821      	ldr	r1, [r4, #0]
 8009b96:	1a6d      	subs	r5, r5, r1
 8009b98:	4629      	mov	r1, r5
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	f7ff ffa6 	bl	8009aec <sbrk_aligned>
 8009ba0:	3001      	adds	r0, #1
 8009ba2:	d03a      	beq.n	8009c1a <_malloc_r+0xea>
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	442b      	add	r3, r5
 8009ba8:	6023      	str	r3, [r4, #0]
 8009baa:	f8d8 3000 	ldr.w	r3, [r8]
 8009bae:	685a      	ldr	r2, [r3, #4]
 8009bb0:	bb62      	cbnz	r2, 8009c0c <_malloc_r+0xdc>
 8009bb2:	f8c8 7000 	str.w	r7, [r8]
 8009bb6:	e00f      	b.n	8009bd8 <_malloc_r+0xa8>
 8009bb8:	6822      	ldr	r2, [r4, #0]
 8009bba:	1b52      	subs	r2, r2, r5
 8009bbc:	d420      	bmi.n	8009c00 <_malloc_r+0xd0>
 8009bbe:	2a0b      	cmp	r2, #11
 8009bc0:	d917      	bls.n	8009bf2 <_malloc_r+0xc2>
 8009bc2:	1961      	adds	r1, r4, r5
 8009bc4:	42a3      	cmp	r3, r4
 8009bc6:	6025      	str	r5, [r4, #0]
 8009bc8:	bf18      	it	ne
 8009bca:	6059      	strne	r1, [r3, #4]
 8009bcc:	6863      	ldr	r3, [r4, #4]
 8009bce:	bf08      	it	eq
 8009bd0:	f8c8 1000 	streq.w	r1, [r8]
 8009bd4:	5162      	str	r2, [r4, r5]
 8009bd6:	604b      	str	r3, [r1, #4]
 8009bd8:	4630      	mov	r0, r6
 8009bda:	f000 f82f 	bl	8009c3c <__malloc_unlock>
 8009bde:	f104 000b 	add.w	r0, r4, #11
 8009be2:	1d23      	adds	r3, r4, #4
 8009be4:	f020 0007 	bic.w	r0, r0, #7
 8009be8:	1ac2      	subs	r2, r0, r3
 8009bea:	bf1c      	itt	ne
 8009bec:	1a1b      	subne	r3, r3, r0
 8009bee:	50a3      	strne	r3, [r4, r2]
 8009bf0:	e7af      	b.n	8009b52 <_malloc_r+0x22>
 8009bf2:	6862      	ldr	r2, [r4, #4]
 8009bf4:	42a3      	cmp	r3, r4
 8009bf6:	bf0c      	ite	eq
 8009bf8:	f8c8 2000 	streq.w	r2, [r8]
 8009bfc:	605a      	strne	r2, [r3, #4]
 8009bfe:	e7eb      	b.n	8009bd8 <_malloc_r+0xa8>
 8009c00:	4623      	mov	r3, r4
 8009c02:	6864      	ldr	r4, [r4, #4]
 8009c04:	e7ae      	b.n	8009b64 <_malloc_r+0x34>
 8009c06:	463c      	mov	r4, r7
 8009c08:	687f      	ldr	r7, [r7, #4]
 8009c0a:	e7b6      	b.n	8009b7a <_malloc_r+0x4a>
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d1fb      	bne.n	8009c0c <_malloc_r+0xdc>
 8009c14:	2300      	movs	r3, #0
 8009c16:	6053      	str	r3, [r2, #4]
 8009c18:	e7de      	b.n	8009bd8 <_malloc_r+0xa8>
 8009c1a:	230c      	movs	r3, #12
 8009c1c:	6033      	str	r3, [r6, #0]
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f000 f80c 	bl	8009c3c <__malloc_unlock>
 8009c24:	e794      	b.n	8009b50 <_malloc_r+0x20>
 8009c26:	6005      	str	r5, [r0, #0]
 8009c28:	e7d6      	b.n	8009bd8 <_malloc_r+0xa8>
 8009c2a:	bf00      	nop
 8009c2c:	20001bc4 	.word	0x20001bc4

08009c30 <__malloc_lock>:
 8009c30:	4801      	ldr	r0, [pc, #4]	@ (8009c38 <__malloc_lock+0x8>)
 8009c32:	f7ff bf00 	b.w	8009a36 <__retarget_lock_acquire_recursive>
 8009c36:	bf00      	nop
 8009c38:	20001bbc 	.word	0x20001bbc

08009c3c <__malloc_unlock>:
 8009c3c:	4801      	ldr	r0, [pc, #4]	@ (8009c44 <__malloc_unlock+0x8>)
 8009c3e:	f7ff befb 	b.w	8009a38 <__retarget_lock_release_recursive>
 8009c42:	bf00      	nop
 8009c44:	20001bbc 	.word	0x20001bbc

08009c48 <__sfputc_r>:
 8009c48:	6893      	ldr	r3, [r2, #8]
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	b410      	push	{r4}
 8009c50:	6093      	str	r3, [r2, #8]
 8009c52:	da08      	bge.n	8009c66 <__sfputc_r+0x1e>
 8009c54:	6994      	ldr	r4, [r2, #24]
 8009c56:	42a3      	cmp	r3, r4
 8009c58:	db01      	blt.n	8009c5e <__sfputc_r+0x16>
 8009c5a:	290a      	cmp	r1, #10
 8009c5c:	d103      	bne.n	8009c66 <__sfputc_r+0x1e>
 8009c5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c62:	f7ff bd7c 	b.w	800975e <__swbuf_r>
 8009c66:	6813      	ldr	r3, [r2, #0]
 8009c68:	1c58      	adds	r0, r3, #1
 8009c6a:	6010      	str	r0, [r2, #0]
 8009c6c:	7019      	strb	r1, [r3, #0]
 8009c6e:	4608      	mov	r0, r1
 8009c70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c74:	4770      	bx	lr

08009c76 <__sfputs_r>:
 8009c76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c78:	4606      	mov	r6, r0
 8009c7a:	460f      	mov	r7, r1
 8009c7c:	4614      	mov	r4, r2
 8009c7e:	18d5      	adds	r5, r2, r3
 8009c80:	42ac      	cmp	r4, r5
 8009c82:	d101      	bne.n	8009c88 <__sfputs_r+0x12>
 8009c84:	2000      	movs	r0, #0
 8009c86:	e007      	b.n	8009c98 <__sfputs_r+0x22>
 8009c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c8c:	463a      	mov	r2, r7
 8009c8e:	4630      	mov	r0, r6
 8009c90:	f7ff ffda 	bl	8009c48 <__sfputc_r>
 8009c94:	1c43      	adds	r3, r0, #1
 8009c96:	d1f3      	bne.n	8009c80 <__sfputs_r+0xa>
 8009c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c9c <_vfiprintf_r>:
 8009c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca0:	460d      	mov	r5, r1
 8009ca2:	b09d      	sub	sp, #116	@ 0x74
 8009ca4:	4614      	mov	r4, r2
 8009ca6:	4698      	mov	r8, r3
 8009ca8:	4606      	mov	r6, r0
 8009caa:	b118      	cbz	r0, 8009cb4 <_vfiprintf_r+0x18>
 8009cac:	6a03      	ldr	r3, [r0, #32]
 8009cae:	b90b      	cbnz	r3, 8009cb4 <_vfiprintf_r+0x18>
 8009cb0:	f7ff fc6c 	bl	800958c <__sinit>
 8009cb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cb6:	07d9      	lsls	r1, r3, #31
 8009cb8:	d405      	bmi.n	8009cc6 <_vfiprintf_r+0x2a>
 8009cba:	89ab      	ldrh	r3, [r5, #12]
 8009cbc:	059a      	lsls	r2, r3, #22
 8009cbe:	d402      	bmi.n	8009cc6 <_vfiprintf_r+0x2a>
 8009cc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cc2:	f7ff feb8 	bl	8009a36 <__retarget_lock_acquire_recursive>
 8009cc6:	89ab      	ldrh	r3, [r5, #12]
 8009cc8:	071b      	lsls	r3, r3, #28
 8009cca:	d501      	bpl.n	8009cd0 <_vfiprintf_r+0x34>
 8009ccc:	692b      	ldr	r3, [r5, #16]
 8009cce:	b99b      	cbnz	r3, 8009cf8 <_vfiprintf_r+0x5c>
 8009cd0:	4629      	mov	r1, r5
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	f7ff fd82 	bl	80097dc <__swsetup_r>
 8009cd8:	b170      	cbz	r0, 8009cf8 <_vfiprintf_r+0x5c>
 8009cda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cdc:	07dc      	lsls	r4, r3, #31
 8009cde:	d504      	bpl.n	8009cea <_vfiprintf_r+0x4e>
 8009ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce4:	b01d      	add	sp, #116	@ 0x74
 8009ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cea:	89ab      	ldrh	r3, [r5, #12]
 8009cec:	0598      	lsls	r0, r3, #22
 8009cee:	d4f7      	bmi.n	8009ce0 <_vfiprintf_r+0x44>
 8009cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cf2:	f7ff fea1 	bl	8009a38 <__retarget_lock_release_recursive>
 8009cf6:	e7f3      	b.n	8009ce0 <_vfiprintf_r+0x44>
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cfc:	2320      	movs	r3, #32
 8009cfe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d02:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d06:	2330      	movs	r3, #48	@ 0x30
 8009d08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009eb8 <_vfiprintf_r+0x21c>
 8009d0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d10:	f04f 0901 	mov.w	r9, #1
 8009d14:	4623      	mov	r3, r4
 8009d16:	469a      	mov	sl, r3
 8009d18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d1c:	b10a      	cbz	r2, 8009d22 <_vfiprintf_r+0x86>
 8009d1e:	2a25      	cmp	r2, #37	@ 0x25
 8009d20:	d1f9      	bne.n	8009d16 <_vfiprintf_r+0x7a>
 8009d22:	ebba 0b04 	subs.w	fp, sl, r4
 8009d26:	d00b      	beq.n	8009d40 <_vfiprintf_r+0xa4>
 8009d28:	465b      	mov	r3, fp
 8009d2a:	4622      	mov	r2, r4
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	4630      	mov	r0, r6
 8009d30:	f7ff ffa1 	bl	8009c76 <__sfputs_r>
 8009d34:	3001      	adds	r0, #1
 8009d36:	f000 80a7 	beq.w	8009e88 <_vfiprintf_r+0x1ec>
 8009d3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d3c:	445a      	add	r2, fp
 8009d3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d40:	f89a 3000 	ldrb.w	r3, [sl]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 809f 	beq.w	8009e88 <_vfiprintf_r+0x1ec>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d54:	f10a 0a01 	add.w	sl, sl, #1
 8009d58:	9304      	str	r3, [sp, #16]
 8009d5a:	9307      	str	r3, [sp, #28]
 8009d5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d60:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d62:	4654      	mov	r4, sl
 8009d64:	2205      	movs	r2, #5
 8009d66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d6a:	4853      	ldr	r0, [pc, #332]	@ (8009eb8 <_vfiprintf_r+0x21c>)
 8009d6c:	f7f6 fa58 	bl	8000220 <memchr>
 8009d70:	9a04      	ldr	r2, [sp, #16]
 8009d72:	b9d8      	cbnz	r0, 8009dac <_vfiprintf_r+0x110>
 8009d74:	06d1      	lsls	r1, r2, #27
 8009d76:	bf44      	itt	mi
 8009d78:	2320      	movmi	r3, #32
 8009d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d7e:	0713      	lsls	r3, r2, #28
 8009d80:	bf44      	itt	mi
 8009d82:	232b      	movmi	r3, #43	@ 0x2b
 8009d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d88:	f89a 3000 	ldrb.w	r3, [sl]
 8009d8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d8e:	d015      	beq.n	8009dbc <_vfiprintf_r+0x120>
 8009d90:	9a07      	ldr	r2, [sp, #28]
 8009d92:	4654      	mov	r4, sl
 8009d94:	2000      	movs	r0, #0
 8009d96:	f04f 0c0a 	mov.w	ip, #10
 8009d9a:	4621      	mov	r1, r4
 8009d9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009da0:	3b30      	subs	r3, #48	@ 0x30
 8009da2:	2b09      	cmp	r3, #9
 8009da4:	d94b      	bls.n	8009e3e <_vfiprintf_r+0x1a2>
 8009da6:	b1b0      	cbz	r0, 8009dd6 <_vfiprintf_r+0x13a>
 8009da8:	9207      	str	r2, [sp, #28]
 8009daa:	e014      	b.n	8009dd6 <_vfiprintf_r+0x13a>
 8009dac:	eba0 0308 	sub.w	r3, r0, r8
 8009db0:	fa09 f303 	lsl.w	r3, r9, r3
 8009db4:	4313      	orrs	r3, r2
 8009db6:	9304      	str	r3, [sp, #16]
 8009db8:	46a2      	mov	sl, r4
 8009dba:	e7d2      	b.n	8009d62 <_vfiprintf_r+0xc6>
 8009dbc:	9b03      	ldr	r3, [sp, #12]
 8009dbe:	1d19      	adds	r1, r3, #4
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	9103      	str	r1, [sp, #12]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	bfbb      	ittet	lt
 8009dc8:	425b      	neglt	r3, r3
 8009dca:	f042 0202 	orrlt.w	r2, r2, #2
 8009dce:	9307      	strge	r3, [sp, #28]
 8009dd0:	9307      	strlt	r3, [sp, #28]
 8009dd2:	bfb8      	it	lt
 8009dd4:	9204      	strlt	r2, [sp, #16]
 8009dd6:	7823      	ldrb	r3, [r4, #0]
 8009dd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dda:	d10a      	bne.n	8009df2 <_vfiprintf_r+0x156>
 8009ddc:	7863      	ldrb	r3, [r4, #1]
 8009dde:	2b2a      	cmp	r3, #42	@ 0x2a
 8009de0:	d132      	bne.n	8009e48 <_vfiprintf_r+0x1ac>
 8009de2:	9b03      	ldr	r3, [sp, #12]
 8009de4:	1d1a      	adds	r2, r3, #4
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	9203      	str	r2, [sp, #12]
 8009dea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dee:	3402      	adds	r4, #2
 8009df0:	9305      	str	r3, [sp, #20]
 8009df2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ec8 <_vfiprintf_r+0x22c>
 8009df6:	7821      	ldrb	r1, [r4, #0]
 8009df8:	2203      	movs	r2, #3
 8009dfa:	4650      	mov	r0, sl
 8009dfc:	f7f6 fa10 	bl	8000220 <memchr>
 8009e00:	b138      	cbz	r0, 8009e12 <_vfiprintf_r+0x176>
 8009e02:	9b04      	ldr	r3, [sp, #16]
 8009e04:	eba0 000a 	sub.w	r0, r0, sl
 8009e08:	2240      	movs	r2, #64	@ 0x40
 8009e0a:	4082      	lsls	r2, r0
 8009e0c:	4313      	orrs	r3, r2
 8009e0e:	3401      	adds	r4, #1
 8009e10:	9304      	str	r3, [sp, #16]
 8009e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e16:	4829      	ldr	r0, [pc, #164]	@ (8009ebc <_vfiprintf_r+0x220>)
 8009e18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e1c:	2206      	movs	r2, #6
 8009e1e:	f7f6 f9ff 	bl	8000220 <memchr>
 8009e22:	2800      	cmp	r0, #0
 8009e24:	d03f      	beq.n	8009ea6 <_vfiprintf_r+0x20a>
 8009e26:	4b26      	ldr	r3, [pc, #152]	@ (8009ec0 <_vfiprintf_r+0x224>)
 8009e28:	bb1b      	cbnz	r3, 8009e72 <_vfiprintf_r+0x1d6>
 8009e2a:	9b03      	ldr	r3, [sp, #12]
 8009e2c:	3307      	adds	r3, #7
 8009e2e:	f023 0307 	bic.w	r3, r3, #7
 8009e32:	3308      	adds	r3, #8
 8009e34:	9303      	str	r3, [sp, #12]
 8009e36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e38:	443b      	add	r3, r7
 8009e3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e3c:	e76a      	b.n	8009d14 <_vfiprintf_r+0x78>
 8009e3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e42:	460c      	mov	r4, r1
 8009e44:	2001      	movs	r0, #1
 8009e46:	e7a8      	b.n	8009d9a <_vfiprintf_r+0xfe>
 8009e48:	2300      	movs	r3, #0
 8009e4a:	3401      	adds	r4, #1
 8009e4c:	9305      	str	r3, [sp, #20]
 8009e4e:	4619      	mov	r1, r3
 8009e50:	f04f 0c0a 	mov.w	ip, #10
 8009e54:	4620      	mov	r0, r4
 8009e56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e5a:	3a30      	subs	r2, #48	@ 0x30
 8009e5c:	2a09      	cmp	r2, #9
 8009e5e:	d903      	bls.n	8009e68 <_vfiprintf_r+0x1cc>
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d0c6      	beq.n	8009df2 <_vfiprintf_r+0x156>
 8009e64:	9105      	str	r1, [sp, #20]
 8009e66:	e7c4      	b.n	8009df2 <_vfiprintf_r+0x156>
 8009e68:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e6c:	4604      	mov	r4, r0
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e7f0      	b.n	8009e54 <_vfiprintf_r+0x1b8>
 8009e72:	ab03      	add	r3, sp, #12
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	462a      	mov	r2, r5
 8009e78:	4b12      	ldr	r3, [pc, #72]	@ (8009ec4 <_vfiprintf_r+0x228>)
 8009e7a:	a904      	add	r1, sp, #16
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	f3af 8000 	nop.w
 8009e82:	4607      	mov	r7, r0
 8009e84:	1c78      	adds	r0, r7, #1
 8009e86:	d1d6      	bne.n	8009e36 <_vfiprintf_r+0x19a>
 8009e88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e8a:	07d9      	lsls	r1, r3, #31
 8009e8c:	d405      	bmi.n	8009e9a <_vfiprintf_r+0x1fe>
 8009e8e:	89ab      	ldrh	r3, [r5, #12]
 8009e90:	059a      	lsls	r2, r3, #22
 8009e92:	d402      	bmi.n	8009e9a <_vfiprintf_r+0x1fe>
 8009e94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e96:	f7ff fdcf 	bl	8009a38 <__retarget_lock_release_recursive>
 8009e9a:	89ab      	ldrh	r3, [r5, #12]
 8009e9c:	065b      	lsls	r3, r3, #25
 8009e9e:	f53f af1f 	bmi.w	8009ce0 <_vfiprintf_r+0x44>
 8009ea2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ea4:	e71e      	b.n	8009ce4 <_vfiprintf_r+0x48>
 8009ea6:	ab03      	add	r3, sp, #12
 8009ea8:	9300      	str	r3, [sp, #0]
 8009eaa:	462a      	mov	r2, r5
 8009eac:	4b05      	ldr	r3, [pc, #20]	@ (8009ec4 <_vfiprintf_r+0x228>)
 8009eae:	a904      	add	r1, sp, #16
 8009eb0:	4630      	mov	r0, r6
 8009eb2:	f000 f879 	bl	8009fa8 <_printf_i>
 8009eb6:	e7e4      	b.n	8009e82 <_vfiprintf_r+0x1e6>
 8009eb8:	0800a7e0 	.word	0x0800a7e0
 8009ebc:	0800a7ea 	.word	0x0800a7ea
 8009ec0:	00000000 	.word	0x00000000
 8009ec4:	08009c77 	.word	0x08009c77
 8009ec8:	0800a7e6 	.word	0x0800a7e6

08009ecc <_printf_common>:
 8009ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ed0:	4616      	mov	r6, r2
 8009ed2:	4698      	mov	r8, r3
 8009ed4:	688a      	ldr	r2, [r1, #8]
 8009ed6:	690b      	ldr	r3, [r1, #16]
 8009ed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009edc:	4293      	cmp	r3, r2
 8009ede:	bfb8      	it	lt
 8009ee0:	4613      	movlt	r3, r2
 8009ee2:	6033      	str	r3, [r6, #0]
 8009ee4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ee8:	4607      	mov	r7, r0
 8009eea:	460c      	mov	r4, r1
 8009eec:	b10a      	cbz	r2, 8009ef2 <_printf_common+0x26>
 8009eee:	3301      	adds	r3, #1
 8009ef0:	6033      	str	r3, [r6, #0]
 8009ef2:	6823      	ldr	r3, [r4, #0]
 8009ef4:	0699      	lsls	r1, r3, #26
 8009ef6:	bf42      	ittt	mi
 8009ef8:	6833      	ldrmi	r3, [r6, #0]
 8009efa:	3302      	addmi	r3, #2
 8009efc:	6033      	strmi	r3, [r6, #0]
 8009efe:	6825      	ldr	r5, [r4, #0]
 8009f00:	f015 0506 	ands.w	r5, r5, #6
 8009f04:	d106      	bne.n	8009f14 <_printf_common+0x48>
 8009f06:	f104 0a19 	add.w	sl, r4, #25
 8009f0a:	68e3      	ldr	r3, [r4, #12]
 8009f0c:	6832      	ldr	r2, [r6, #0]
 8009f0e:	1a9b      	subs	r3, r3, r2
 8009f10:	42ab      	cmp	r3, r5
 8009f12:	dc26      	bgt.n	8009f62 <_printf_common+0x96>
 8009f14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f18:	6822      	ldr	r2, [r4, #0]
 8009f1a:	3b00      	subs	r3, #0
 8009f1c:	bf18      	it	ne
 8009f1e:	2301      	movne	r3, #1
 8009f20:	0692      	lsls	r2, r2, #26
 8009f22:	d42b      	bmi.n	8009f7c <_printf_common+0xb0>
 8009f24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f28:	4641      	mov	r1, r8
 8009f2a:	4638      	mov	r0, r7
 8009f2c:	47c8      	blx	r9
 8009f2e:	3001      	adds	r0, #1
 8009f30:	d01e      	beq.n	8009f70 <_printf_common+0xa4>
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	6922      	ldr	r2, [r4, #16]
 8009f36:	f003 0306 	and.w	r3, r3, #6
 8009f3a:	2b04      	cmp	r3, #4
 8009f3c:	bf02      	ittt	eq
 8009f3e:	68e5      	ldreq	r5, [r4, #12]
 8009f40:	6833      	ldreq	r3, [r6, #0]
 8009f42:	1aed      	subeq	r5, r5, r3
 8009f44:	68a3      	ldr	r3, [r4, #8]
 8009f46:	bf0c      	ite	eq
 8009f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f4c:	2500      	movne	r5, #0
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	bfc4      	itt	gt
 8009f52:	1a9b      	subgt	r3, r3, r2
 8009f54:	18ed      	addgt	r5, r5, r3
 8009f56:	2600      	movs	r6, #0
 8009f58:	341a      	adds	r4, #26
 8009f5a:	42b5      	cmp	r5, r6
 8009f5c:	d11a      	bne.n	8009f94 <_printf_common+0xc8>
 8009f5e:	2000      	movs	r0, #0
 8009f60:	e008      	b.n	8009f74 <_printf_common+0xa8>
 8009f62:	2301      	movs	r3, #1
 8009f64:	4652      	mov	r2, sl
 8009f66:	4641      	mov	r1, r8
 8009f68:	4638      	mov	r0, r7
 8009f6a:	47c8      	blx	r9
 8009f6c:	3001      	adds	r0, #1
 8009f6e:	d103      	bne.n	8009f78 <_printf_common+0xac>
 8009f70:	f04f 30ff 	mov.w	r0, #4294967295
 8009f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f78:	3501      	adds	r5, #1
 8009f7a:	e7c6      	b.n	8009f0a <_printf_common+0x3e>
 8009f7c:	18e1      	adds	r1, r4, r3
 8009f7e:	1c5a      	adds	r2, r3, #1
 8009f80:	2030      	movs	r0, #48	@ 0x30
 8009f82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f86:	4422      	add	r2, r4
 8009f88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f90:	3302      	adds	r3, #2
 8009f92:	e7c7      	b.n	8009f24 <_printf_common+0x58>
 8009f94:	2301      	movs	r3, #1
 8009f96:	4622      	mov	r2, r4
 8009f98:	4641      	mov	r1, r8
 8009f9a:	4638      	mov	r0, r7
 8009f9c:	47c8      	blx	r9
 8009f9e:	3001      	adds	r0, #1
 8009fa0:	d0e6      	beq.n	8009f70 <_printf_common+0xa4>
 8009fa2:	3601      	adds	r6, #1
 8009fa4:	e7d9      	b.n	8009f5a <_printf_common+0x8e>
	...

08009fa8 <_printf_i>:
 8009fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fac:	7e0f      	ldrb	r7, [r1, #24]
 8009fae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fb0:	2f78      	cmp	r7, #120	@ 0x78
 8009fb2:	4691      	mov	r9, r2
 8009fb4:	4680      	mov	r8, r0
 8009fb6:	460c      	mov	r4, r1
 8009fb8:	469a      	mov	sl, r3
 8009fba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009fbe:	d807      	bhi.n	8009fd0 <_printf_i+0x28>
 8009fc0:	2f62      	cmp	r7, #98	@ 0x62
 8009fc2:	d80a      	bhi.n	8009fda <_printf_i+0x32>
 8009fc4:	2f00      	cmp	r7, #0
 8009fc6:	f000 80d1 	beq.w	800a16c <_printf_i+0x1c4>
 8009fca:	2f58      	cmp	r7, #88	@ 0x58
 8009fcc:	f000 80b8 	beq.w	800a140 <_printf_i+0x198>
 8009fd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009fd8:	e03a      	b.n	800a050 <_printf_i+0xa8>
 8009fda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009fde:	2b15      	cmp	r3, #21
 8009fe0:	d8f6      	bhi.n	8009fd0 <_printf_i+0x28>
 8009fe2:	a101      	add	r1, pc, #4	@ (adr r1, 8009fe8 <_printf_i+0x40>)
 8009fe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fe8:	0800a041 	.word	0x0800a041
 8009fec:	0800a055 	.word	0x0800a055
 8009ff0:	08009fd1 	.word	0x08009fd1
 8009ff4:	08009fd1 	.word	0x08009fd1
 8009ff8:	08009fd1 	.word	0x08009fd1
 8009ffc:	08009fd1 	.word	0x08009fd1
 800a000:	0800a055 	.word	0x0800a055
 800a004:	08009fd1 	.word	0x08009fd1
 800a008:	08009fd1 	.word	0x08009fd1
 800a00c:	08009fd1 	.word	0x08009fd1
 800a010:	08009fd1 	.word	0x08009fd1
 800a014:	0800a153 	.word	0x0800a153
 800a018:	0800a07f 	.word	0x0800a07f
 800a01c:	0800a10d 	.word	0x0800a10d
 800a020:	08009fd1 	.word	0x08009fd1
 800a024:	08009fd1 	.word	0x08009fd1
 800a028:	0800a175 	.word	0x0800a175
 800a02c:	08009fd1 	.word	0x08009fd1
 800a030:	0800a07f 	.word	0x0800a07f
 800a034:	08009fd1 	.word	0x08009fd1
 800a038:	08009fd1 	.word	0x08009fd1
 800a03c:	0800a115 	.word	0x0800a115
 800a040:	6833      	ldr	r3, [r6, #0]
 800a042:	1d1a      	adds	r2, r3, #4
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	6032      	str	r2, [r6, #0]
 800a048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a04c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a050:	2301      	movs	r3, #1
 800a052:	e09c      	b.n	800a18e <_printf_i+0x1e6>
 800a054:	6833      	ldr	r3, [r6, #0]
 800a056:	6820      	ldr	r0, [r4, #0]
 800a058:	1d19      	adds	r1, r3, #4
 800a05a:	6031      	str	r1, [r6, #0]
 800a05c:	0606      	lsls	r6, r0, #24
 800a05e:	d501      	bpl.n	800a064 <_printf_i+0xbc>
 800a060:	681d      	ldr	r5, [r3, #0]
 800a062:	e003      	b.n	800a06c <_printf_i+0xc4>
 800a064:	0645      	lsls	r5, r0, #25
 800a066:	d5fb      	bpl.n	800a060 <_printf_i+0xb8>
 800a068:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a06c:	2d00      	cmp	r5, #0
 800a06e:	da03      	bge.n	800a078 <_printf_i+0xd0>
 800a070:	232d      	movs	r3, #45	@ 0x2d
 800a072:	426d      	negs	r5, r5
 800a074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a078:	4858      	ldr	r0, [pc, #352]	@ (800a1dc <_printf_i+0x234>)
 800a07a:	230a      	movs	r3, #10
 800a07c:	e011      	b.n	800a0a2 <_printf_i+0xfa>
 800a07e:	6821      	ldr	r1, [r4, #0]
 800a080:	6833      	ldr	r3, [r6, #0]
 800a082:	0608      	lsls	r0, r1, #24
 800a084:	f853 5b04 	ldr.w	r5, [r3], #4
 800a088:	d402      	bmi.n	800a090 <_printf_i+0xe8>
 800a08a:	0649      	lsls	r1, r1, #25
 800a08c:	bf48      	it	mi
 800a08e:	b2ad      	uxthmi	r5, r5
 800a090:	2f6f      	cmp	r7, #111	@ 0x6f
 800a092:	4852      	ldr	r0, [pc, #328]	@ (800a1dc <_printf_i+0x234>)
 800a094:	6033      	str	r3, [r6, #0]
 800a096:	bf14      	ite	ne
 800a098:	230a      	movne	r3, #10
 800a09a:	2308      	moveq	r3, #8
 800a09c:	2100      	movs	r1, #0
 800a09e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0a2:	6866      	ldr	r6, [r4, #4]
 800a0a4:	60a6      	str	r6, [r4, #8]
 800a0a6:	2e00      	cmp	r6, #0
 800a0a8:	db05      	blt.n	800a0b6 <_printf_i+0x10e>
 800a0aa:	6821      	ldr	r1, [r4, #0]
 800a0ac:	432e      	orrs	r6, r5
 800a0ae:	f021 0104 	bic.w	r1, r1, #4
 800a0b2:	6021      	str	r1, [r4, #0]
 800a0b4:	d04b      	beq.n	800a14e <_printf_i+0x1a6>
 800a0b6:	4616      	mov	r6, r2
 800a0b8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0bc:	fb03 5711 	mls	r7, r3, r1, r5
 800a0c0:	5dc7      	ldrb	r7, [r0, r7]
 800a0c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0c6:	462f      	mov	r7, r5
 800a0c8:	42bb      	cmp	r3, r7
 800a0ca:	460d      	mov	r5, r1
 800a0cc:	d9f4      	bls.n	800a0b8 <_printf_i+0x110>
 800a0ce:	2b08      	cmp	r3, #8
 800a0d0:	d10b      	bne.n	800a0ea <_printf_i+0x142>
 800a0d2:	6823      	ldr	r3, [r4, #0]
 800a0d4:	07df      	lsls	r7, r3, #31
 800a0d6:	d508      	bpl.n	800a0ea <_printf_i+0x142>
 800a0d8:	6923      	ldr	r3, [r4, #16]
 800a0da:	6861      	ldr	r1, [r4, #4]
 800a0dc:	4299      	cmp	r1, r3
 800a0de:	bfde      	ittt	le
 800a0e0:	2330      	movle	r3, #48	@ 0x30
 800a0e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a0e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a0ea:	1b92      	subs	r2, r2, r6
 800a0ec:	6122      	str	r2, [r4, #16]
 800a0ee:	f8cd a000 	str.w	sl, [sp]
 800a0f2:	464b      	mov	r3, r9
 800a0f4:	aa03      	add	r2, sp, #12
 800a0f6:	4621      	mov	r1, r4
 800a0f8:	4640      	mov	r0, r8
 800a0fa:	f7ff fee7 	bl	8009ecc <_printf_common>
 800a0fe:	3001      	adds	r0, #1
 800a100:	d14a      	bne.n	800a198 <_printf_i+0x1f0>
 800a102:	f04f 30ff 	mov.w	r0, #4294967295
 800a106:	b004      	add	sp, #16
 800a108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a10c:	6823      	ldr	r3, [r4, #0]
 800a10e:	f043 0320 	orr.w	r3, r3, #32
 800a112:	6023      	str	r3, [r4, #0]
 800a114:	4832      	ldr	r0, [pc, #200]	@ (800a1e0 <_printf_i+0x238>)
 800a116:	2778      	movs	r7, #120	@ 0x78
 800a118:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a11c:	6823      	ldr	r3, [r4, #0]
 800a11e:	6831      	ldr	r1, [r6, #0]
 800a120:	061f      	lsls	r7, r3, #24
 800a122:	f851 5b04 	ldr.w	r5, [r1], #4
 800a126:	d402      	bmi.n	800a12e <_printf_i+0x186>
 800a128:	065f      	lsls	r7, r3, #25
 800a12a:	bf48      	it	mi
 800a12c:	b2ad      	uxthmi	r5, r5
 800a12e:	6031      	str	r1, [r6, #0]
 800a130:	07d9      	lsls	r1, r3, #31
 800a132:	bf44      	itt	mi
 800a134:	f043 0320 	orrmi.w	r3, r3, #32
 800a138:	6023      	strmi	r3, [r4, #0]
 800a13a:	b11d      	cbz	r5, 800a144 <_printf_i+0x19c>
 800a13c:	2310      	movs	r3, #16
 800a13e:	e7ad      	b.n	800a09c <_printf_i+0xf4>
 800a140:	4826      	ldr	r0, [pc, #152]	@ (800a1dc <_printf_i+0x234>)
 800a142:	e7e9      	b.n	800a118 <_printf_i+0x170>
 800a144:	6823      	ldr	r3, [r4, #0]
 800a146:	f023 0320 	bic.w	r3, r3, #32
 800a14a:	6023      	str	r3, [r4, #0]
 800a14c:	e7f6      	b.n	800a13c <_printf_i+0x194>
 800a14e:	4616      	mov	r6, r2
 800a150:	e7bd      	b.n	800a0ce <_printf_i+0x126>
 800a152:	6833      	ldr	r3, [r6, #0]
 800a154:	6825      	ldr	r5, [r4, #0]
 800a156:	6961      	ldr	r1, [r4, #20]
 800a158:	1d18      	adds	r0, r3, #4
 800a15a:	6030      	str	r0, [r6, #0]
 800a15c:	062e      	lsls	r6, r5, #24
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	d501      	bpl.n	800a166 <_printf_i+0x1be>
 800a162:	6019      	str	r1, [r3, #0]
 800a164:	e002      	b.n	800a16c <_printf_i+0x1c4>
 800a166:	0668      	lsls	r0, r5, #25
 800a168:	d5fb      	bpl.n	800a162 <_printf_i+0x1ba>
 800a16a:	8019      	strh	r1, [r3, #0]
 800a16c:	2300      	movs	r3, #0
 800a16e:	6123      	str	r3, [r4, #16]
 800a170:	4616      	mov	r6, r2
 800a172:	e7bc      	b.n	800a0ee <_printf_i+0x146>
 800a174:	6833      	ldr	r3, [r6, #0]
 800a176:	1d1a      	adds	r2, r3, #4
 800a178:	6032      	str	r2, [r6, #0]
 800a17a:	681e      	ldr	r6, [r3, #0]
 800a17c:	6862      	ldr	r2, [r4, #4]
 800a17e:	2100      	movs	r1, #0
 800a180:	4630      	mov	r0, r6
 800a182:	f7f6 f84d 	bl	8000220 <memchr>
 800a186:	b108      	cbz	r0, 800a18c <_printf_i+0x1e4>
 800a188:	1b80      	subs	r0, r0, r6
 800a18a:	6060      	str	r0, [r4, #4]
 800a18c:	6863      	ldr	r3, [r4, #4]
 800a18e:	6123      	str	r3, [r4, #16]
 800a190:	2300      	movs	r3, #0
 800a192:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a196:	e7aa      	b.n	800a0ee <_printf_i+0x146>
 800a198:	6923      	ldr	r3, [r4, #16]
 800a19a:	4632      	mov	r2, r6
 800a19c:	4649      	mov	r1, r9
 800a19e:	4640      	mov	r0, r8
 800a1a0:	47d0      	blx	sl
 800a1a2:	3001      	adds	r0, #1
 800a1a4:	d0ad      	beq.n	800a102 <_printf_i+0x15a>
 800a1a6:	6823      	ldr	r3, [r4, #0]
 800a1a8:	079b      	lsls	r3, r3, #30
 800a1aa:	d413      	bmi.n	800a1d4 <_printf_i+0x22c>
 800a1ac:	68e0      	ldr	r0, [r4, #12]
 800a1ae:	9b03      	ldr	r3, [sp, #12]
 800a1b0:	4298      	cmp	r0, r3
 800a1b2:	bfb8      	it	lt
 800a1b4:	4618      	movlt	r0, r3
 800a1b6:	e7a6      	b.n	800a106 <_printf_i+0x15e>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	4632      	mov	r2, r6
 800a1bc:	4649      	mov	r1, r9
 800a1be:	4640      	mov	r0, r8
 800a1c0:	47d0      	blx	sl
 800a1c2:	3001      	adds	r0, #1
 800a1c4:	d09d      	beq.n	800a102 <_printf_i+0x15a>
 800a1c6:	3501      	adds	r5, #1
 800a1c8:	68e3      	ldr	r3, [r4, #12]
 800a1ca:	9903      	ldr	r1, [sp, #12]
 800a1cc:	1a5b      	subs	r3, r3, r1
 800a1ce:	42ab      	cmp	r3, r5
 800a1d0:	dcf2      	bgt.n	800a1b8 <_printf_i+0x210>
 800a1d2:	e7eb      	b.n	800a1ac <_printf_i+0x204>
 800a1d4:	2500      	movs	r5, #0
 800a1d6:	f104 0619 	add.w	r6, r4, #25
 800a1da:	e7f5      	b.n	800a1c8 <_printf_i+0x220>
 800a1dc:	0800a7f1 	.word	0x0800a7f1
 800a1e0:	0800a802 	.word	0x0800a802

0800a1e4 <__sflush_r>:
 800a1e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ec:	0716      	lsls	r6, r2, #28
 800a1ee:	4605      	mov	r5, r0
 800a1f0:	460c      	mov	r4, r1
 800a1f2:	d454      	bmi.n	800a29e <__sflush_r+0xba>
 800a1f4:	684b      	ldr	r3, [r1, #4]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	dc02      	bgt.n	800a200 <__sflush_r+0x1c>
 800a1fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	dd48      	ble.n	800a292 <__sflush_r+0xae>
 800a200:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a202:	2e00      	cmp	r6, #0
 800a204:	d045      	beq.n	800a292 <__sflush_r+0xae>
 800a206:	2300      	movs	r3, #0
 800a208:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a20c:	682f      	ldr	r7, [r5, #0]
 800a20e:	6a21      	ldr	r1, [r4, #32]
 800a210:	602b      	str	r3, [r5, #0]
 800a212:	d030      	beq.n	800a276 <__sflush_r+0x92>
 800a214:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a216:	89a3      	ldrh	r3, [r4, #12]
 800a218:	0759      	lsls	r1, r3, #29
 800a21a:	d505      	bpl.n	800a228 <__sflush_r+0x44>
 800a21c:	6863      	ldr	r3, [r4, #4]
 800a21e:	1ad2      	subs	r2, r2, r3
 800a220:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a222:	b10b      	cbz	r3, 800a228 <__sflush_r+0x44>
 800a224:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a226:	1ad2      	subs	r2, r2, r3
 800a228:	2300      	movs	r3, #0
 800a22a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a22c:	6a21      	ldr	r1, [r4, #32]
 800a22e:	4628      	mov	r0, r5
 800a230:	47b0      	blx	r6
 800a232:	1c43      	adds	r3, r0, #1
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	d106      	bne.n	800a246 <__sflush_r+0x62>
 800a238:	6829      	ldr	r1, [r5, #0]
 800a23a:	291d      	cmp	r1, #29
 800a23c:	d82b      	bhi.n	800a296 <__sflush_r+0xb2>
 800a23e:	4a2a      	ldr	r2, [pc, #168]	@ (800a2e8 <__sflush_r+0x104>)
 800a240:	40ca      	lsrs	r2, r1
 800a242:	07d6      	lsls	r6, r2, #31
 800a244:	d527      	bpl.n	800a296 <__sflush_r+0xb2>
 800a246:	2200      	movs	r2, #0
 800a248:	6062      	str	r2, [r4, #4]
 800a24a:	04d9      	lsls	r1, r3, #19
 800a24c:	6922      	ldr	r2, [r4, #16]
 800a24e:	6022      	str	r2, [r4, #0]
 800a250:	d504      	bpl.n	800a25c <__sflush_r+0x78>
 800a252:	1c42      	adds	r2, r0, #1
 800a254:	d101      	bne.n	800a25a <__sflush_r+0x76>
 800a256:	682b      	ldr	r3, [r5, #0]
 800a258:	b903      	cbnz	r3, 800a25c <__sflush_r+0x78>
 800a25a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a25c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a25e:	602f      	str	r7, [r5, #0]
 800a260:	b1b9      	cbz	r1, 800a292 <__sflush_r+0xae>
 800a262:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a266:	4299      	cmp	r1, r3
 800a268:	d002      	beq.n	800a270 <__sflush_r+0x8c>
 800a26a:	4628      	mov	r0, r5
 800a26c:	f7ff fbf4 	bl	8009a58 <_free_r>
 800a270:	2300      	movs	r3, #0
 800a272:	6363      	str	r3, [r4, #52]	@ 0x34
 800a274:	e00d      	b.n	800a292 <__sflush_r+0xae>
 800a276:	2301      	movs	r3, #1
 800a278:	4628      	mov	r0, r5
 800a27a:	47b0      	blx	r6
 800a27c:	4602      	mov	r2, r0
 800a27e:	1c50      	adds	r0, r2, #1
 800a280:	d1c9      	bne.n	800a216 <__sflush_r+0x32>
 800a282:	682b      	ldr	r3, [r5, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d0c6      	beq.n	800a216 <__sflush_r+0x32>
 800a288:	2b1d      	cmp	r3, #29
 800a28a:	d001      	beq.n	800a290 <__sflush_r+0xac>
 800a28c:	2b16      	cmp	r3, #22
 800a28e:	d11e      	bne.n	800a2ce <__sflush_r+0xea>
 800a290:	602f      	str	r7, [r5, #0]
 800a292:	2000      	movs	r0, #0
 800a294:	e022      	b.n	800a2dc <__sflush_r+0xf8>
 800a296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a29a:	b21b      	sxth	r3, r3
 800a29c:	e01b      	b.n	800a2d6 <__sflush_r+0xf2>
 800a29e:	690f      	ldr	r7, [r1, #16]
 800a2a0:	2f00      	cmp	r7, #0
 800a2a2:	d0f6      	beq.n	800a292 <__sflush_r+0xae>
 800a2a4:	0793      	lsls	r3, r2, #30
 800a2a6:	680e      	ldr	r6, [r1, #0]
 800a2a8:	bf08      	it	eq
 800a2aa:	694b      	ldreq	r3, [r1, #20]
 800a2ac:	600f      	str	r7, [r1, #0]
 800a2ae:	bf18      	it	ne
 800a2b0:	2300      	movne	r3, #0
 800a2b2:	eba6 0807 	sub.w	r8, r6, r7
 800a2b6:	608b      	str	r3, [r1, #8]
 800a2b8:	f1b8 0f00 	cmp.w	r8, #0
 800a2bc:	dde9      	ble.n	800a292 <__sflush_r+0xae>
 800a2be:	6a21      	ldr	r1, [r4, #32]
 800a2c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a2c2:	4643      	mov	r3, r8
 800a2c4:	463a      	mov	r2, r7
 800a2c6:	4628      	mov	r0, r5
 800a2c8:	47b0      	blx	r6
 800a2ca:	2800      	cmp	r0, #0
 800a2cc:	dc08      	bgt.n	800a2e0 <__sflush_r+0xfc>
 800a2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2d6:	81a3      	strh	r3, [r4, #12]
 800a2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2e0:	4407      	add	r7, r0
 800a2e2:	eba8 0800 	sub.w	r8, r8, r0
 800a2e6:	e7e7      	b.n	800a2b8 <__sflush_r+0xd4>
 800a2e8:	20400001 	.word	0x20400001

0800a2ec <_fflush_r>:
 800a2ec:	b538      	push	{r3, r4, r5, lr}
 800a2ee:	690b      	ldr	r3, [r1, #16]
 800a2f0:	4605      	mov	r5, r0
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	b913      	cbnz	r3, 800a2fc <_fflush_r+0x10>
 800a2f6:	2500      	movs	r5, #0
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	bd38      	pop	{r3, r4, r5, pc}
 800a2fc:	b118      	cbz	r0, 800a306 <_fflush_r+0x1a>
 800a2fe:	6a03      	ldr	r3, [r0, #32]
 800a300:	b90b      	cbnz	r3, 800a306 <_fflush_r+0x1a>
 800a302:	f7ff f943 	bl	800958c <__sinit>
 800a306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d0f3      	beq.n	800a2f6 <_fflush_r+0xa>
 800a30e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a310:	07d0      	lsls	r0, r2, #31
 800a312:	d404      	bmi.n	800a31e <_fflush_r+0x32>
 800a314:	0599      	lsls	r1, r3, #22
 800a316:	d402      	bmi.n	800a31e <_fflush_r+0x32>
 800a318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a31a:	f7ff fb8c 	bl	8009a36 <__retarget_lock_acquire_recursive>
 800a31e:	4628      	mov	r0, r5
 800a320:	4621      	mov	r1, r4
 800a322:	f7ff ff5f 	bl	800a1e4 <__sflush_r>
 800a326:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a328:	07da      	lsls	r2, r3, #31
 800a32a:	4605      	mov	r5, r0
 800a32c:	d4e4      	bmi.n	800a2f8 <_fflush_r+0xc>
 800a32e:	89a3      	ldrh	r3, [r4, #12]
 800a330:	059b      	lsls	r3, r3, #22
 800a332:	d4e1      	bmi.n	800a2f8 <_fflush_r+0xc>
 800a334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a336:	f7ff fb7f 	bl	8009a38 <__retarget_lock_release_recursive>
 800a33a:	e7dd      	b.n	800a2f8 <_fflush_r+0xc>

0800a33c <__swhatbuf_r>:
 800a33c:	b570      	push	{r4, r5, r6, lr}
 800a33e:	460c      	mov	r4, r1
 800a340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a344:	2900      	cmp	r1, #0
 800a346:	b096      	sub	sp, #88	@ 0x58
 800a348:	4615      	mov	r5, r2
 800a34a:	461e      	mov	r6, r3
 800a34c:	da0d      	bge.n	800a36a <__swhatbuf_r+0x2e>
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a354:	f04f 0100 	mov.w	r1, #0
 800a358:	bf14      	ite	ne
 800a35a:	2340      	movne	r3, #64	@ 0x40
 800a35c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a360:	2000      	movs	r0, #0
 800a362:	6031      	str	r1, [r6, #0]
 800a364:	602b      	str	r3, [r5, #0]
 800a366:	b016      	add	sp, #88	@ 0x58
 800a368:	bd70      	pop	{r4, r5, r6, pc}
 800a36a:	466a      	mov	r2, sp
 800a36c:	f000 f848 	bl	800a400 <_fstat_r>
 800a370:	2800      	cmp	r0, #0
 800a372:	dbec      	blt.n	800a34e <__swhatbuf_r+0x12>
 800a374:	9901      	ldr	r1, [sp, #4]
 800a376:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a37a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a37e:	4259      	negs	r1, r3
 800a380:	4159      	adcs	r1, r3
 800a382:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a386:	e7eb      	b.n	800a360 <__swhatbuf_r+0x24>

0800a388 <__smakebuf_r>:
 800a388:	898b      	ldrh	r3, [r1, #12]
 800a38a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a38c:	079d      	lsls	r5, r3, #30
 800a38e:	4606      	mov	r6, r0
 800a390:	460c      	mov	r4, r1
 800a392:	d507      	bpl.n	800a3a4 <__smakebuf_r+0x1c>
 800a394:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a398:	6023      	str	r3, [r4, #0]
 800a39a:	6123      	str	r3, [r4, #16]
 800a39c:	2301      	movs	r3, #1
 800a39e:	6163      	str	r3, [r4, #20]
 800a3a0:	b003      	add	sp, #12
 800a3a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3a4:	ab01      	add	r3, sp, #4
 800a3a6:	466a      	mov	r2, sp
 800a3a8:	f7ff ffc8 	bl	800a33c <__swhatbuf_r>
 800a3ac:	9f00      	ldr	r7, [sp, #0]
 800a3ae:	4605      	mov	r5, r0
 800a3b0:	4639      	mov	r1, r7
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f7ff fbbc 	bl	8009b30 <_malloc_r>
 800a3b8:	b948      	cbnz	r0, 800a3ce <__smakebuf_r+0x46>
 800a3ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3be:	059a      	lsls	r2, r3, #22
 800a3c0:	d4ee      	bmi.n	800a3a0 <__smakebuf_r+0x18>
 800a3c2:	f023 0303 	bic.w	r3, r3, #3
 800a3c6:	f043 0302 	orr.w	r3, r3, #2
 800a3ca:	81a3      	strh	r3, [r4, #12]
 800a3cc:	e7e2      	b.n	800a394 <__smakebuf_r+0xc>
 800a3ce:	89a3      	ldrh	r3, [r4, #12]
 800a3d0:	6020      	str	r0, [r4, #0]
 800a3d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3d6:	81a3      	strh	r3, [r4, #12]
 800a3d8:	9b01      	ldr	r3, [sp, #4]
 800a3da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a3de:	b15b      	cbz	r3, 800a3f8 <__smakebuf_r+0x70>
 800a3e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	f000 f81d 	bl	800a424 <_isatty_r>
 800a3ea:	b128      	cbz	r0, 800a3f8 <__smakebuf_r+0x70>
 800a3ec:	89a3      	ldrh	r3, [r4, #12]
 800a3ee:	f023 0303 	bic.w	r3, r3, #3
 800a3f2:	f043 0301 	orr.w	r3, r3, #1
 800a3f6:	81a3      	strh	r3, [r4, #12]
 800a3f8:	89a3      	ldrh	r3, [r4, #12]
 800a3fa:	431d      	orrs	r5, r3
 800a3fc:	81a5      	strh	r5, [r4, #12]
 800a3fe:	e7cf      	b.n	800a3a0 <__smakebuf_r+0x18>

0800a400 <_fstat_r>:
 800a400:	b538      	push	{r3, r4, r5, lr}
 800a402:	4d07      	ldr	r5, [pc, #28]	@ (800a420 <_fstat_r+0x20>)
 800a404:	2300      	movs	r3, #0
 800a406:	4604      	mov	r4, r0
 800a408:	4608      	mov	r0, r1
 800a40a:	4611      	mov	r1, r2
 800a40c:	602b      	str	r3, [r5, #0]
 800a40e:	f7f7 fdce 	bl	8001fae <_fstat>
 800a412:	1c43      	adds	r3, r0, #1
 800a414:	d102      	bne.n	800a41c <_fstat_r+0x1c>
 800a416:	682b      	ldr	r3, [r5, #0]
 800a418:	b103      	cbz	r3, 800a41c <_fstat_r+0x1c>
 800a41a:	6023      	str	r3, [r4, #0]
 800a41c:	bd38      	pop	{r3, r4, r5, pc}
 800a41e:	bf00      	nop
 800a420:	20001bb8 	.word	0x20001bb8

0800a424 <_isatty_r>:
 800a424:	b538      	push	{r3, r4, r5, lr}
 800a426:	4d06      	ldr	r5, [pc, #24]	@ (800a440 <_isatty_r+0x1c>)
 800a428:	2300      	movs	r3, #0
 800a42a:	4604      	mov	r4, r0
 800a42c:	4608      	mov	r0, r1
 800a42e:	602b      	str	r3, [r5, #0]
 800a430:	f7f7 fdcd 	bl	8001fce <_isatty>
 800a434:	1c43      	adds	r3, r0, #1
 800a436:	d102      	bne.n	800a43e <_isatty_r+0x1a>
 800a438:	682b      	ldr	r3, [r5, #0]
 800a43a:	b103      	cbz	r3, 800a43e <_isatty_r+0x1a>
 800a43c:	6023      	str	r3, [r4, #0]
 800a43e:	bd38      	pop	{r3, r4, r5, pc}
 800a440:	20001bb8 	.word	0x20001bb8

0800a444 <_sbrk_r>:
 800a444:	b538      	push	{r3, r4, r5, lr}
 800a446:	4d06      	ldr	r5, [pc, #24]	@ (800a460 <_sbrk_r+0x1c>)
 800a448:	2300      	movs	r3, #0
 800a44a:	4604      	mov	r4, r0
 800a44c:	4608      	mov	r0, r1
 800a44e:	602b      	str	r3, [r5, #0]
 800a450:	f7f7 fdd6 	bl	8002000 <_sbrk>
 800a454:	1c43      	adds	r3, r0, #1
 800a456:	d102      	bne.n	800a45e <_sbrk_r+0x1a>
 800a458:	682b      	ldr	r3, [r5, #0]
 800a45a:	b103      	cbz	r3, 800a45e <_sbrk_r+0x1a>
 800a45c:	6023      	str	r3, [r4, #0]
 800a45e:	bd38      	pop	{r3, r4, r5, pc}
 800a460:	20001bb8 	.word	0x20001bb8

0800a464 <atanf>:
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	ee10 5a10 	vmov	r5, s0
 800a46a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a46e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800a472:	eef0 7a40 	vmov.f32	s15, s0
 800a476:	d310      	bcc.n	800a49a <atanf+0x36>
 800a478:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800a47c:	d904      	bls.n	800a488 <atanf+0x24>
 800a47e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a482:	eeb0 0a67 	vmov.f32	s0, s15
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800a5c0 <atanf+0x15c>
 800a48c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800a5c4 <atanf+0x160>
 800a490:	2d00      	cmp	r5, #0
 800a492:	bfc8      	it	gt
 800a494:	eef0 7a47 	vmovgt.f32	s15, s14
 800a498:	e7f3      	b.n	800a482 <atanf+0x1e>
 800a49a:	4b4b      	ldr	r3, [pc, #300]	@ (800a5c8 <atanf+0x164>)
 800a49c:	429c      	cmp	r4, r3
 800a49e:	d810      	bhi.n	800a4c2 <atanf+0x5e>
 800a4a0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800a4a4:	d20a      	bcs.n	800a4bc <atanf+0x58>
 800a4a6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800a5cc <atanf+0x168>
 800a4aa:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a4ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4b2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a4b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4ba:	dce2      	bgt.n	800a482 <atanf+0x1e>
 800a4bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a4c0:	e013      	b.n	800a4ea <atanf+0x86>
 800a4c2:	f000 f8a3 	bl	800a60c <fabsf>
 800a4c6:	4b42      	ldr	r3, [pc, #264]	@ (800a5d0 <atanf+0x16c>)
 800a4c8:	429c      	cmp	r4, r3
 800a4ca:	d84f      	bhi.n	800a56c <atanf+0x108>
 800a4cc:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800a4d0:	429c      	cmp	r4, r3
 800a4d2:	d841      	bhi.n	800a558 <atanf+0xf4>
 800a4d4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800a4d8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a4dc:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a4e6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a4ea:	1c5a      	adds	r2, r3, #1
 800a4ec:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a4f0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800a5d4 <atanf+0x170>
 800a4f4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800a5d8 <atanf+0x174>
 800a4f8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800a5dc <atanf+0x178>
 800a4fc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a500:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a504:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800a5e0 <atanf+0x17c>
 800a508:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a50c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800a5e4 <atanf+0x180>
 800a510:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a514:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a5e8 <atanf+0x184>
 800a518:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a51c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a5ec <atanf+0x188>
 800a520:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a524:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800a5f0 <atanf+0x18c>
 800a528:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a52c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a5f4 <atanf+0x190>
 800a530:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a534:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800a5f8 <atanf+0x194>
 800a538:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a53c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800a5fc <atanf+0x198>
 800a540:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a544:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a548:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a54c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a550:	d121      	bne.n	800a596 <atanf+0x132>
 800a552:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a556:	e794      	b.n	800a482 <atanf+0x1e>
 800a558:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a55c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a560:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a564:	2301      	movs	r3, #1
 800a566:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a56a:	e7be      	b.n	800a4ea <atanf+0x86>
 800a56c:	4b24      	ldr	r3, [pc, #144]	@ (800a600 <atanf+0x19c>)
 800a56e:	429c      	cmp	r4, r3
 800a570:	d80b      	bhi.n	800a58a <atanf+0x126>
 800a572:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800a576:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a57a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a57e:	2302      	movs	r3, #2
 800a580:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a584:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a588:	e7af      	b.n	800a4ea <atanf+0x86>
 800a58a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800a58e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a592:	2303      	movs	r3, #3
 800a594:	e7a9      	b.n	800a4ea <atanf+0x86>
 800a596:	4a1b      	ldr	r2, [pc, #108]	@ (800a604 <atanf+0x1a0>)
 800a598:	491b      	ldr	r1, [pc, #108]	@ (800a608 <atanf+0x1a4>)
 800a59a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a59e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a5a2:	edd3 6a00 	vldr	s13, [r3]
 800a5a6:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a5aa:	2d00      	cmp	r5, #0
 800a5ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a5b0:	edd2 7a00 	vldr	s15, [r2]
 800a5b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a5b8:	bfb8      	it	lt
 800a5ba:	eef1 7a67 	vneglt.f32	s15, s15
 800a5be:	e760      	b.n	800a482 <atanf+0x1e>
 800a5c0:	bfc90fdb 	.word	0xbfc90fdb
 800a5c4:	3fc90fdb 	.word	0x3fc90fdb
 800a5c8:	3edfffff 	.word	0x3edfffff
 800a5cc:	7149f2ca 	.word	0x7149f2ca
 800a5d0:	3f97ffff 	.word	0x3f97ffff
 800a5d4:	3c8569d7 	.word	0x3c8569d7
 800a5d8:	3d4bda59 	.word	0x3d4bda59
 800a5dc:	bd6ef16b 	.word	0xbd6ef16b
 800a5e0:	3d886b35 	.word	0x3d886b35
 800a5e4:	3dba2e6e 	.word	0x3dba2e6e
 800a5e8:	3e124925 	.word	0x3e124925
 800a5ec:	3eaaaaab 	.word	0x3eaaaaab
 800a5f0:	bd15a221 	.word	0xbd15a221
 800a5f4:	bd9d8795 	.word	0xbd9d8795
 800a5f8:	bde38e38 	.word	0xbde38e38
 800a5fc:	be4ccccd 	.word	0xbe4ccccd
 800a600:	401bffff 	.word	0x401bffff
 800a604:	0800a824 	.word	0x0800a824
 800a608:	0800a814 	.word	0x0800a814

0800a60c <fabsf>:
 800a60c:	ee10 3a10 	vmov	r3, s0
 800a610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a614:	ee00 3a10 	vmov	s0, r3
 800a618:	4770      	bx	lr
	...

0800a61c <_init>:
 800a61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a61e:	bf00      	nop
 800a620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a622:	bc08      	pop	{r3}
 800a624:	469e      	mov	lr, r3
 800a626:	4770      	bx	lr

0800a628 <_fini>:
 800a628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62a:	bf00      	nop
 800a62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a62e:	bc08      	pop	{r3}
 800a630:	469e      	mov	lr, r3
 800a632:	4770      	bx	lr
