/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [8:0] _01_;
  wire [13:0] celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [26:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [24:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [15:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  reg [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [17:0] celloutsig_0_64z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  reg [27:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [39:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_2z ? in_data[190] : celloutsig_1_0z);
  assign celloutsig_0_11z = !(celloutsig_0_10z[22] ? in_data[34] : celloutsig_0_1z[8]);
  assign celloutsig_0_23z = ~((in_data[40] | celloutsig_0_14z) & celloutsig_0_21z[8]);
  assign celloutsig_1_5z = celloutsig_1_3z[30:6] + { celloutsig_1_3z[33:16], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_1z } + in_data[190:183];
  assign celloutsig_1_12z = celloutsig_1_3z[24:22] + celloutsig_1_1z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_12z[1:0], celloutsig_1_2z } + _00_;
  assign celloutsig_0_17z = celloutsig_0_5z[3:1] + celloutsig_0_3z[7:5];
  assign celloutsig_0_18z = { celloutsig_0_1z[11:1], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_12z } + { celloutsig_0_9z[19:0], celloutsig_0_16z };
  reg [8:0] _11_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 9'h000;
    else _11_ <= { celloutsig_1_8z[3:2], celloutsig_1_8z };
  assign { _01_[8:5], _00_, _01_[1:0] } = _11_;
  assign celloutsig_0_33z = celloutsig_0_0z[2:0] & { celloutsig_0_27z[2:1], celloutsig_0_23z };
  assign celloutsig_1_3z = { in_data[171:133], celloutsig_1_0z } / { 1'h1, in_data[140:116], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_3z[9:4] / { 1'h1, in_data[18:14] };
  assign celloutsig_0_21z = celloutsig_0_9z[27:1] / { 1'h1, celloutsig_0_18z[13], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_21z[20:5] / { 1'h1, celloutsig_0_24z[21:8], celloutsig_0_14z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:3] === in_data[105:102];
  assign celloutsig_0_15z = celloutsig_0_0z[7:5] === { in_data[69], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_0z[13:3], celloutsig_0_2z } === { celloutsig_0_6z[9:6], celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_26z = celloutsig_0_19z[7:3] === { celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[142:135] > in_data[172:165];
  assign celloutsig_0_37z = in_data[17:15] <= { celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_14z };
  assign celloutsig_1_18z = { celloutsig_1_10z[4], _01_[8:5], _00_, _01_[1:0], celloutsig_1_4z } <= { _01_[8:5], _00_, _01_[1:0], celloutsig_1_4z, celloutsig_1_14z };
  assign celloutsig_0_14z = { celloutsig_0_1z[7:3], celloutsig_0_7z } && { celloutsig_0_6z[7:5], celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_6z[9:8], celloutsig_0_2z } && { celloutsig_0_3z[7:6], celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_18z[10:9], celloutsig_0_2z, celloutsig_0_7z } && celloutsig_0_18z[10:7];
  assign celloutsig_0_63z = { celloutsig_0_10z[19:16], celloutsig_0_30z } || { celloutsig_0_1z[7:4], celloutsig_0_37z };
  assign celloutsig_0_0z = in_data[58:45] * in_data[83:70];
  assign celloutsig_0_6z = celloutsig_0_1z[11:2] * in_data[85:76];
  assign celloutsig_1_8z = in_data[119:113] * { in_data[147:146], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_10z = in_data[47:25] * { celloutsig_0_0z[11:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_0z[13:12], celloutsig_0_11z } * { celloutsig_0_9z[10:9], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_0z[6] ? { celloutsig_0_0z[10:7], 1'h1, celloutsig_0_0z[5:4] } : celloutsig_0_1z[7:1];
  assign celloutsig_0_7z = celloutsig_0_6z[5:2] !== { celloutsig_0_3z[10:8], celloutsig_0_4z };
  assign celloutsig_0_51z = celloutsig_0_6z[3:1] | { celloutsig_0_32z[4:3], celloutsig_0_28z };
  assign celloutsig_0_4z = & celloutsig_0_0z[3:0];
  assign celloutsig_1_4z = | { celloutsig_1_1z[6:3], celloutsig_1_1z };
  assign celloutsig_0_13z = | celloutsig_0_0z[10:6];
  assign celloutsig_0_30z = | { celloutsig_0_9z[23], celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_1_14z = | celloutsig_1_5z[20:13];
  assign celloutsig_0_2z = ~^ { celloutsig_0_1z[12:9], celloutsig_0_0z };
  assign celloutsig_0_28z = ~^ { celloutsig_0_17z[1:0], celloutsig_0_20z };
  assign celloutsig_0_64z = { celloutsig_0_3z[9:2], celloutsig_0_5z, celloutsig_0_33z } >> { celloutsig_0_1z[12:1], celloutsig_0_23z, celloutsig_0_51z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_1_6z = celloutsig_1_3z[11:8] >> in_data[139:136];
  assign celloutsig_0_19z = { celloutsig_0_10z[4:2], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_12z } >> { celloutsig_0_5z[6:2], celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[120:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[145:139];
  assign celloutsig_0_24z = { in_data[68:50], celloutsig_0_8z } ~^ { celloutsig_0_10z[15:13], celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_17z ~^ celloutsig_0_6z[2:0];
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[90:81], celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_9z = 28'h0000000;
    else if (!celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_1z[12:5], celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[27:15];
  assign _01_[4:2] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
