

================================================================
== Vitis HLS Report for 'rxEngPacketDropper'
================================================================
* Date:           Wed Nov  3 14:24:03 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.659 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      701|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      701|       66|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_176                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_179                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_112_nbreadreq_fu_112_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_98_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          15|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |DataOutApp_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done                 |   9|          2|    1|          2|
    |rthDropFifo_blk_n       |   9|          2|    1|          2|
    |ureDataPayload_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |currWord_last_V_reg_338                     |    1|   0|    1|          0|
    |repd_state                                  |    1|   0|    1|          0|
    |repd_state_load_reg_313                     |    1|   0|    1|          0|
    |repd_state_load_reg_313_pp0_iter1_reg       |    1|   0|    1|          0|
    |response_drop_V                             |    1|   0|    1|          0|
    |response_drop_V_load_reg_317                |    1|   0|    1|          0|
    |response_drop_V_load_reg_317_pp0_iter1_reg  |    1|   0|    1|          0|
    |response_id_V                               |   16|   0|   16|          0|
    |response_user_myIP_V                        |   32|   0|   32|          0|
    |response_user_myPort_V                      |   16|   0|   16|          0|
    |response_user_theirIP_V                     |   32|   0|   32|          0|
    |response_user_theirPort_V                   |   16|   0|   16|          0|
    |tmp_27_reg_328                              |  512|   0|  512|          0|
    |tmp_28_reg_333                              |   64|   0|   64|          0|
    |tmp_i_112_reg_324                           |    1|   0|    1|          0|
    |tmp_i_112_reg_324_pp0_iter1_reg             |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       |  701|   0|  701|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+------+------------+---------------------+--------------+
|ap_clk                  |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_rst                  |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_start                |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_done                 |  out|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_continue             |   in|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_idle                 |  out|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|ap_ready                |  out|     1|  ap_ctrl_hs|   rxEngPacketDropper|  return value|
|rthDropFifo_dout        |   in|   160|     ap_fifo|          rthDropFifo|       pointer|
|rthDropFifo_empty_n     |   in|     1|     ap_fifo|          rthDropFifo|       pointer|
|rthDropFifo_read        |  out|     1|     ap_fifo|          rthDropFifo|       pointer|
|ureDataPayload_dout     |   in|  1024|     ap_fifo|       ureDataPayload|       pointer|
|ureDataPayload_empty_n  |   in|     1|     ap_fifo|       ureDataPayload|       pointer|
|ureDataPayload_read     |  out|     1|     ap_fifo|       ureDataPayload|       pointer|
|DataOutApp_TREADY       |   in|     1|        axis|  DataOutApp_V_dest_V|       pointer|
|DataOutApp_TVALID       |  out|     1|        axis|  DataOutApp_V_dest_V|       pointer|
|DataOutApp_TDEST        |  out|    16|        axis|  DataOutApp_V_dest_V|       pointer|
|DataOutApp_TDATA        |  out|   512|        axis|  DataOutApp_V_data_V|       pointer|
|DataOutApp_TKEEP        |  out|    64|        axis|  DataOutApp_V_keep_V|       pointer|
|DataOutApp_TSTRB        |  out|    64|        axis|  DataOutApp_V_strb_V|       pointer|
|DataOutApp_TUSER        |  out|    96|        axis|  DataOutApp_V_user_V|       pointer|
|DataOutApp_TLAST        |  out|     1|        axis|  DataOutApp_V_last_V|       pointer|
+------------------------+-----+------+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rthDropFifo, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ureDataPayload, void @empty_29, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %DataOutApp_V_dest_V, i1 %DataOutApp_V_last_V, i96 %DataOutApp_V_user_V, i64 %DataOutApp_V_strb_V, i64 %DataOutApp_V_keep_V, i512 %DataOutApp_V_data_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%repd_state_load = load i1 %repd_state"   --->   Operation 14 'load' 'repd_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%response_drop_V_load = load i1 %response_drop_V"   --->   Operation 15 'load' 'response_drop_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %repd_state_load, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:206]   --->   Operation 16 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rthDropFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = (!repd_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 32> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:208]   --->   Operation 18 'br' 'br_ln208' <Predicate = (!repd_state_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.15ns)   --->   "%rthDropFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rthDropFifo" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'rthDropFifo_read' <Predicate = (!repd_state_load & tmp_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 32> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i160 %rthDropFifo_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'trunc' 'trunc_ln145_1' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_1, i16 %response_id_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'store' 'store_ln145' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rthDropFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_6' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %trunc_ln145_6, i32 %response_user_myIP_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'store' 'store_ln145' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rthDropFifo_read, i32 64, i32 95" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_7' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %trunc_ln145_7, i32 %response_user_theirIP_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'store' 'store_ln145' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rthDropFifo_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_8' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_8, i16 %response_user_myPort_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'store' 'store_ln145' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rthDropFifo_read, i32 112, i32 127" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'trunc_ln145_9' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_9, i16 %response_user_theirPort_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'store' 'store_ln145' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rthDropFifo_read, i32 128" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitselect' 'tmp' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp, i1 %response_drop_V" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'store' 'store_ln145' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %repd_state"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln211 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:211]   --->   Operation 33 'br' 'br_ln211' <Predicate = (!repd_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln212 = br void %rxEngPacketDropper.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:212]   --->   Operation 34 'br' 'br_ln212' <Predicate = (!repd_state_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i_112 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ureDataPayload, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 35 'nbreadreq' 'tmp_i_112' <Predicate = (repd_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_i_112, void %._crit_edge1.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:214]   --->   Operation 36 'br' 'br_ln214' <Predicate = (repd_state_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.15ns)   --->   "%ureDataPayload_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ureDataPayload" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'ureDataPayload_read' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i1024 %ureDataPayload_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'trunc' 'tmp_27' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %ureDataPayload_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_28' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ureDataPayload_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'bitselect' 'currWord_last_V' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %response_drop_V_load, void, void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:221]   --->   Operation 41 'br' 'br_ln221' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %currWord_last_V, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:223]   --->   Operation 42 'br' 'br_ln223' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %repd_state"   --->   Operation 43 'store' 'store_ln0' <Predicate = (repd_state_load & tmp_i_112 & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln224 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:224]   --->   Operation 44 'br' 'br_ln224' <Predicate = (repd_state_load & tmp_i_112 & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln225 = br void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:225]   --->   Operation 45 'br' 'br_ln225' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln226 = br void %rxEngPacketDropper.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:226]   --->   Operation 46 'br' 'br_ln226' <Predicate = (repd_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_31 = load i16 %response_id_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:218]   --->   Operation 47 'load' 'tmp_31' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%v2_V = load i16 %response_user_theirPort_V"   --->   Operation 48 'load' 'v2_V' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%v2_V_3 = load i16 %response_user_myPort_V"   --->   Operation 49 'load' 'v2_V_3' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%v2_V_4 = load i32 %response_user_theirIP_V"   --->   Operation 50 'load' 'v2_V_4' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v1_V = load i32 %response_user_myIP_V"   --->   Operation 51 'load' 'v1_V' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i16.i16, i32 %v1_V, i32 %v2_V_4, i16 %v2_V_3, i16 %v2_V"   --->   Operation 52 'bitconcatenate' 'p_Result_s' <Predicate = (repd_state_load & tmp_i_112)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A, i512 %DataOutApp_V_data_V, i64 %DataOutApp_V_keep_V, i64 %DataOutApp_V_strb_V, i96 %DataOutApp_V_user_V, i1 %DataOutApp_V_last_V, i16 %DataOutApp_V_dest_V, i512 %tmp_27, i64 %tmp_28, i64 0, i96 %p_Result_s, i1 %currWord_last_V, i16 %tmp_31"   --->   Operation 53 'write' 'write_ln304' <Predicate = (repd_state_load & tmp_i_112 & !response_drop_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A, i512 %DataOutApp_V_data_V, i64 %DataOutApp_V_keep_V, i64 %DataOutApp_V_strb_V, i96 %DataOutApp_V_user_V, i1 %DataOutApp_V_last_V, i16 %DataOutApp_V_dest_V, i512 %tmp_27, i64 %tmp_28, i64 0, i96 %p_Result_s, i1 %currWord_last_V, i16 %tmp_31"   --->   Operation 54 'write' 'write_ln304' <Predicate = (repd_state_load & tmp_i_112 & !response_drop_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln222 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:222]   --->   Operation 55 'br' 'br_ln222' <Predicate = (repd_state_load & tmp_i_112 & !response_drop_V_load)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataOutApp_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutApp_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutApp_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutApp_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutApp_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataOutApp_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ repd_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ response_drop_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rthDropFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ response_id_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ response_user_myIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ response_user_theirIP_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ response_user_myPort_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ response_user_theirPort_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ureDataPayload]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specpipeline_ln0     (specpipeline  ) [ 0000]
repd_state_load      (load          ) [ 0111]
response_drop_V_load (load          ) [ 0111]
br_ln206             (br            ) [ 0000]
tmp_i                (nbreadreq     ) [ 0100]
br_ln208             (br            ) [ 0000]
rthDropFifo_read     (read          ) [ 0000]
trunc_ln145_1        (trunc         ) [ 0000]
store_ln145          (store         ) [ 0000]
trunc_ln145_6        (partselect    ) [ 0000]
store_ln145          (store         ) [ 0000]
trunc_ln145_7        (partselect    ) [ 0000]
store_ln145          (store         ) [ 0000]
trunc_ln145_8        (partselect    ) [ 0000]
store_ln145          (store         ) [ 0000]
trunc_ln145_9        (partselect    ) [ 0000]
store_ln145          (store         ) [ 0000]
tmp                  (bitselect     ) [ 0000]
store_ln145          (store         ) [ 0000]
store_ln0            (store         ) [ 0000]
br_ln211             (br            ) [ 0000]
br_ln212             (br            ) [ 0000]
tmp_i_112            (nbreadreq     ) [ 0111]
br_ln214             (br            ) [ 0000]
ureDataPayload_read  (read          ) [ 0000]
tmp_27               (trunc         ) [ 0111]
tmp_28               (partselect    ) [ 0111]
currWord_last_V      (bitselect     ) [ 0111]
br_ln221             (br            ) [ 0000]
br_ln223             (br            ) [ 0000]
store_ln0            (store         ) [ 0000]
br_ln224             (br            ) [ 0000]
br_ln225             (br            ) [ 0000]
br_ln226             (br            ) [ 0000]
tmp_31               (load          ) [ 0101]
v2_V                 (load          ) [ 0000]
v2_V_3               (load          ) [ 0000]
v2_V_4               (load          ) [ 0000]
v1_V                 (load          ) [ 0000]
p_Result_s           (bitconcatenate) [ 0101]
write_ln304          (write         ) [ 0000]
br_ln222             (br            ) [ 0000]
ret_ln0              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataOutApp_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutApp_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataOutApp_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutApp_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataOutApp_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutApp_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataOutApp_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutApp_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataOutApp_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutApp_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataOutApp_V_dest_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutApp_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="repd_state">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repd_state"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="response_drop_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_drop_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rthDropFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rthDropFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="response_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="response_user_myIP_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_myIP_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="response_user_theirIP_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_theirIP_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="response_user_myPort_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_myPort_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="response_user_theirPort_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="response_user_theirPort_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ureDataPayload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ureDataPayload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i160.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i96P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_i_nbreadreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="160" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rthDropFifo_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="160" slack="0"/>
<pin id="108" dir="0" index="1" bw="160" slack="0"/>
<pin id="109" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rthDropFifo_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_i_112_nbreadreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1024" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_112/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ureDataPayload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1024" slack="0"/>
<pin id="122" dir="0" index="1" bw="1024" slack="0"/>
<pin id="123" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ureDataPayload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="0" index="3" bw="64" slack="0"/>
<pin id="131" dir="0" index="4" bw="96" slack="0"/>
<pin id="132" dir="0" index="5" bw="1" slack="0"/>
<pin id="133" dir="0" index="6" bw="16" slack="0"/>
<pin id="134" dir="0" index="7" bw="512" slack="1"/>
<pin id="135" dir="0" index="8" bw="64" slack="1"/>
<pin id="136" dir="0" index="9" bw="1" slack="0"/>
<pin id="137" dir="0" index="10" bw="96" slack="0"/>
<pin id="138" dir="0" index="11" bw="1" slack="1"/>
<pin id="139" dir="0" index="12" bw="16" slack="0"/>
<pin id="140" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="repd_state_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="repd_state_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="response_drop_V_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="response_drop_V_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln145_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="160" slack="0"/>
<pin id="159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln145_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln145_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="160" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="7" slack="0"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_6/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln145_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln145_7_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="160" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_7/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln145_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln145_8_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="160" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_8/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln145_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln145_9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="160" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_9/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln145_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="160" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln145_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_27_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1024" slack="0"/>
<pin id="253" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_28_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="1024" slack="0"/>
<pin id="258" dir="0" index="2" bw="11" slack="0"/>
<pin id="259" dir="0" index="3" bw="11" slack="0"/>
<pin id="260" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="currWord_last_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1024" slack="0"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_31_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="v2_V_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="v2_V_3_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="v2_V_4_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_V_4/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="v1_V_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="96" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="16" slack="0"/>
<pin id="305" dir="0" index="4" bw="16" slack="0"/>
<pin id="306" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="repd_state_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="repd_state_load "/>
</bind>
</comp>

<comp id="317" class="1005" name="response_drop_V_load_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="response_drop_V_load "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_i_112_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_112 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_27_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="512" slack="1"/>
<pin id="330" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_28_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="338" class="1005" name="currWord_last_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_V "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_31_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_Result_s_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="96" slack="1"/>
<pin id="350" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="141"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="148"><net_src comp="96" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="106" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="106" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="181"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="106" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="199" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="229"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="106" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="120" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="120" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="82" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="84" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="120" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="88" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="126" pin=12"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="292" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="288" pin="1"/><net_sink comp="300" pin=3"/></net>

<net id="311"><net_src comp="284" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="312"><net_src comp="300" pin="5"/><net_sink comp="126" pin=10"/></net>

<net id="316"><net_src comp="149" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="153" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="112" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="251" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="126" pin=7"/></net>

<net id="336"><net_src comp="255" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="341"><net_src comp="265" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="126" pin=11"/></net>

<net id="346"><net_src comp="279" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="126" pin=12"/></net>

<net id="351"><net_src comp="300" pin="5"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="126" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataOutApp_V_data_V | {3 }
	Port: DataOutApp_V_keep_V | {3 }
	Port: DataOutApp_V_strb_V | {3 }
	Port: DataOutApp_V_user_V | {3 }
	Port: DataOutApp_V_last_V | {3 }
	Port: DataOutApp_V_dest_V | {3 }
	Port: repd_state | {1 }
	Port: response_drop_V | {1 }
	Port: rthDropFifo | {}
	Port: response_id_V | {1 }
	Port: response_user_myIP_V | {1 }
	Port: response_user_theirIP_V | {1 }
	Port: response_user_myPort_V | {1 }
	Port: response_user_theirPort_V | {1 }
	Port: ureDataPayload | {}
 - Input state : 
	Port: rxEngPacketDropper : DataOutApp_V_data_V | {}
	Port: rxEngPacketDropper : DataOutApp_V_keep_V | {}
	Port: rxEngPacketDropper : DataOutApp_V_strb_V | {}
	Port: rxEngPacketDropper : DataOutApp_V_user_V | {}
	Port: rxEngPacketDropper : DataOutApp_V_last_V | {}
	Port: rxEngPacketDropper : DataOutApp_V_dest_V | {}
	Port: rxEngPacketDropper : repd_state | {1 }
	Port: rxEngPacketDropper : response_drop_V | {1 }
	Port: rxEngPacketDropper : rthDropFifo | {1 }
	Port: rxEngPacketDropper : response_id_V | {2 }
	Port: rxEngPacketDropper : response_user_myIP_V | {2 }
	Port: rxEngPacketDropper : response_user_theirIP_V | {2 }
	Port: rxEngPacketDropper : response_user_myPort_V | {2 }
	Port: rxEngPacketDropper : response_user_theirPort_V | {2 }
	Port: rxEngPacketDropper : ureDataPayload | {1 }
  - Chain level:
	State 1
		br_ln206 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		store_ln145 : 1
		br_ln221 : 1
		br_ln223 : 1
	State 2
		p_Result_s : 1
		write_ln304 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|
| Operation|         Functional Unit         |
|----------|---------------------------------|
| nbreadreq|      tmp_i_nbreadreq_fu_98      |
|          |    tmp_i_112_nbreadreq_fu_112   |
|----------|---------------------------------|
|   read   |   rthDropFifo_read_read_fu_106  |
|          | ureDataPayload_read_read_fu_120 |
|----------|---------------------------------|
|   write  |         grp_write_fu_126        |
|----------|---------------------------------|
|   trunc  |       trunc_ln145_1_fu_157      |
|          |          tmp_27_fu_251          |
|----------|---------------------------------|
|          |       trunc_ln145_6_fu_167      |
|          |       trunc_ln145_7_fu_183      |
|partselect|       trunc_ln145_8_fu_199      |
|          |       trunc_ln145_9_fu_215      |
|          |          tmp_28_fu_255          |
|----------|---------------------------------|
| bitselect|            tmp_fu_231           |
|          |      currWord_last_V_fu_265     |
|----------|---------------------------------|
|bitconcatenate|        p_Result_s_fu_300        |
|----------|---------------------------------|
|   Total  |                                 |
|----------|---------------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   currWord_last_V_reg_338  |    1   |
|     p_Result_s_reg_348     |   96   |
|   repd_state_load_reg_313  |    1   |
|response_drop_V_load_reg_317|    1   |
|       tmp_27_reg_328       |   512  |
|       tmp_28_reg_333       |   64   |
|       tmp_31_reg_343       |   16   |
|      tmp_i_112_reg_324     |    1   |
+----------------------------+--------+
|            Total           |   692  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_126 |  p10 |   2  |  96  |   192  ||    9    |
| grp_write_fu_126 |  p12 |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   224  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   692  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   692  |   18   |
+-----------+--------+--------+--------+
