#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Sep 27 15:42:03 2019
# Process ID: 5412
# Current directory: C:/fft-parallel4/verilog/viejos/pruebaPF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18484 C:\fft-parallel4\verilog\viejos\pruebaPF\pruebaPF.xpr
# Log file: C:/fft-parallel4/verilog/viejos/pruebaPF/vivado.log
# Journal file: C:/fft-parallel4/verilog/viejos/pruebaPF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/viejos/pruebaPF/pruebaPF.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sat_fxnum [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sat [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
launch_simulation
open_wave_config C:/fft-parallel4/verilog/viejos/pruebaPF/tb_fixtop_behav.wcfg
source tb_fixtop_sat.tcl
close_sim
