\title{Final examination on\\ Logic Circuits Design\\ (Group 1)}
