#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1549042b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x154904420 .scope module, "tb_cpu_basic" "tb_cpu_basic" 3 4;
 .timescale -9 -12;
v0x6000005581b0_0 .var "clk", 0 0;
v0x600000558240_0 .net "debug_mem0", 31 0, L_0x600001c545b0;  1 drivers
v0x6000005582d0_0 .net "debug_pc", 31 0, L_0x600001c544d0;  1 drivers
v0x600000558360_0 .net "debug_reg3", 31 0, L_0x600001c54540;  1 drivers
v0x6000005583f0_0 .var "reset", 0 0;
S_0x154904590 .scope module, "uut" "cpu_single_cycle" 3 11, 4 2 0, S_0x154904420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "debug_pc";
    .port_info 3 /OUTPUT 32 "debug_reg3";
    .port_info 4 /OUTPUT 32 "debug_mem0";
L_0x600001c54310 .functor AND 1, v0x600000554480_0, L_0x600000655040, C4<1>, C4<1>;
L_0x600001c54380 .functor NOT 1, L_0x600000655040, C4<0>, C4<0>, C4<0>;
L_0x600001c543f0 .functor AND 1, v0x600000554510_0, L_0x600001c54380, C4<1>, C4<1>;
L_0x600001c54460 .functor OR 1, L_0x600001c54310, L_0x600001c543f0, C4<0>, C4<0>;
L_0x600001c544d0 .functor BUFZ 32, v0x6000005578d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000555d40_3 .array/port v0x600000555d40, 3;
L_0x600001c54540 .functor BUFZ 32, v0x600000555d40_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000554cf0_0 .array/port v0x600000554cf0, 0;
L_0x600001c545b0 .functor BUFZ 32, v0x600000554cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000556370_0 .net/2u *"_ivl_0", 31 0, L_0x148040010;  1 drivers
L_0x148040250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000556400_0 .net/2u *"_ivl_20", 15 0, L_0x148040250;  1 drivers
v0x600000556490_0 .net *"_ivl_24", 31 0, L_0x600000654f00;  1 drivers
v0x600000556520_0 .net *"_ivl_32", 29 0, L_0x600000655180;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000005565b0_0 .net *"_ivl_34", 1 0, L_0x1480402e0;  1 drivers
v0x600000556640_0 .net *"_ivl_38", 0 0, L_0x600001c54310;  1 drivers
v0x6000005566d0_0 .net *"_ivl_40", 0 0, L_0x600001c54380;  1 drivers
v0x600000556760_0 .net *"_ivl_42", 0 0, L_0x600001c543f0;  1 drivers
v0x6000005567f0_0 .net *"_ivl_47", 3 0, L_0x600000655360;  1 drivers
L_0x148040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000556880_0 .net/2u *"_ivl_48", 1 0, L_0x148040328;  1 drivers
v0x600000556910_0 .net *"_ivl_52", 31 0, L_0x6000006554a0;  1 drivers
v0x6000005569a0_0 .net "alu_b", 31 0, L_0x600000654fa0;  1 drivers
v0x600000556a30_0 .net "alu_ctrl", 3 0, v0x600000554360_0;  1 drivers
v0x600000556ac0_0 .net "alu_result", 31 0, v0x600000554240_0;  1 drivers
v0x600000556b50_0 .net "alu_src_imm", 0 0, v0x6000005543f0_0;  1 drivers
v0x600000556be0_0 .net "alu_zero", 0 0, L_0x600000655040;  1 drivers
v0x600000556c70_0 .net "branch_eq", 0 0, v0x600000554480_0;  1 drivers
v0x600000556d00_0 .net "branch_ne", 0 0, v0x600000554510_0;  1 drivers
v0x600000556d90_0 .net "branch_offset", 31 0, L_0x600000655220;  1 drivers
v0x600000556e20_0 .net "branch_target", 31 0, L_0x6000006552c0;  1 drivers
v0x600000556eb0_0 .net "clk", 0 0, v0x6000005581b0_0;  1 drivers
v0x600000556f40_0 .net "debug_mem0", 31 0, L_0x600001c545b0;  alias, 1 drivers
v0x600000556fd0_0 .net "debug_pc", 31 0, L_0x600001c544d0;  alias, 1 drivers
v0x600000557060_0 .net "debug_reg3", 31 0, L_0x600001c54540;  alias, 1 drivers
v0x6000005570f0_0 .net "dmem_debug_mem0", 31 0, v0x600000554cf0_0;  1 drivers
v0x600000557180_0 .net "imm16", 15 0, L_0x600000654500;  1 drivers
v0x600000557210_0 .net "imm_sext", 31 0, L_0x600000654dc0;  1 drivers
v0x6000005572a0_0 .net "imm_unsigned", 0 0, v0x600000554630_0;  1 drivers
v0x600000557330_0 .net "imm_zext", 31 0, L_0x600000654e60;  1 drivers
v0x6000005573c0_0 .net "instr", 31 0, L_0x600001c54150;  1 drivers
v0x600000557450_0 .net "jaddr", 25 0, L_0x6000006545a0;  1 drivers
v0x6000005574e0_0 .net "jump", 0 0, v0x6000005546c0_0;  1 drivers
v0x600000557570_0 .net "jump_target", 31 0, L_0x600000655400;  1 drivers
v0x600000557600_0 .net "mem_read", 0 0, v0x600000554750_0;  1 drivers
v0x600000557690_0 .net "mem_read_data", 31 0, v0x600000554ea0_0;  1 drivers
v0x600000557720_0 .net "mem_to_reg", 0 0, v0x6000005547e0_0;  1 drivers
v0x6000005577b0_0 .net "mem_write", 0 0, v0x600000554870_0;  1 drivers
v0x600000557840_0 .net "opcode", 5 0, L_0x600000654280;  1 drivers
v0x6000005578d0_0 .var "pc", 31 0;
v0x600000557960_0 .net "pc_next", 31 0, L_0x6000006555e0;  1 drivers
v0x6000005579f0_0 .net "pc_plus4", 31 0, L_0x600000654000;  1 drivers
v0x600000557a80_0 .net "rd", 4 0, L_0x600000654460;  1 drivers
v0x600000557b10_0 .net "reg_dst", 0 0, v0x600000554990_0;  1 drivers
v0x600000557ba0_0 .net "reg_write", 0 0, v0x600000554a20_0;  1 drivers
v0x600000557c30_0 .net "reset", 0 0, v0x6000005583f0_0;  1 drivers
v0x600000557cc0_0 .net "rf_debug_reg3", 31 0, v0x600000555d40_3;  1 drivers
v0x600000557d50_0 .net "rs", 4 0, L_0x600000654320;  1 drivers
v0x600000557de0_0 .net "rs_data", 31 0, L_0x600000654960;  1 drivers
v0x600000557e70_0 .net "rt", 4 0, L_0x6000006543c0;  1 drivers
v0x600000557f00_0 .net "rt_data", 31 0, L_0x600000654be0;  1 drivers
v0x600000558000_0 .net "take_branch", 0 0, L_0x600001c54460;  1 drivers
v0x600000558090_0 .net "write_back_data", 31 0, L_0x6000006550e0;  1 drivers
v0x600000558120_0 .net "write_reg", 4 0, L_0x6000006546e0;  1 drivers
L_0x600000654000 .arith/sum 32, v0x6000005578d0_0, L_0x148040010;
L_0x600000654280 .part L_0x600001c54150, 26, 6;
L_0x600000654320 .part L_0x600001c54150, 21, 5;
L_0x6000006543c0 .part L_0x600001c54150, 16, 5;
L_0x600000654460 .part L_0x600001c54150, 11, 5;
L_0x600000654500 .part L_0x600001c54150, 0, 16;
L_0x6000006545a0 .part L_0x600001c54150, 0, 26;
L_0x600000654640 .part L_0x600001c54150, 0, 6;
L_0x6000006546e0 .functor MUXZ 5, L_0x6000006543c0, L_0x600000654460, v0x600000554990_0, C4<>;
L_0x600000654e60 .concat [ 16 16 0 0], L_0x600000654500, L_0x148040250;
L_0x600000654f00 .functor MUXZ 32, L_0x600000654dc0, L_0x600000654e60, v0x600000554630_0, C4<>;
L_0x600000654fa0 .functor MUXZ 32, L_0x600000654be0, L_0x600000654f00, v0x6000005543f0_0, C4<>;
L_0x6000006550e0 .functor MUXZ 32, v0x600000554240_0, v0x600000554ea0_0, v0x6000005547e0_0, C4<>;
L_0x600000655180 .part L_0x600000654dc0, 0, 30;
L_0x600000655220 .concat [ 2 30 0 0], L_0x1480402e0, L_0x600000655180;
L_0x6000006552c0 .arith/sum 32, L_0x600000654000, L_0x600000655220;
L_0x600000655360 .part L_0x600000654000, 28, 4;
L_0x600000655400 .concat [ 2 26 4 0], L_0x148040328, L_0x6000006545a0, L_0x600000655360;
L_0x6000006554a0 .functor MUXZ 32, L_0x600000654000, L_0x6000006552c0, L_0x600001c54460, C4<>;
L_0x6000006555e0 .functor MUXZ 32, L_0x6000006554a0, L_0x600000655400, v0x6000005546c0_0, C4<>;
S_0x154904700 .scope module, "u_alu" "alu" 4 98, 5 2 0, S_0x154904590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x148040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000554000_0 .net/2u *"_ivl_0", 31 0, L_0x148040298;  1 drivers
v0x600000554090_0 .net "a", 31 0, L_0x600000654960;  alias, 1 drivers
v0x600000554120_0 .net "alu_ctrl", 3 0, v0x600000554360_0;  alias, 1 drivers
v0x6000005541b0_0 .net "b", 31 0, L_0x600000654fa0;  alias, 1 drivers
v0x600000554240_0 .var "result", 31 0;
v0x6000005542d0_0 .net "zero", 0 0, L_0x600000655040;  alias, 1 drivers
E_0x600002250c80 .event anyedge, v0x600000554120_0, v0x600000554090_0, v0x6000005541b0_0;
L_0x600000655040 .cmp/eq 32, v0x600000554240_0, L_0x148040298;
S_0x154904870 .scope module, "u_ctrl" "control_unit" 4 46, 6 2 0, S_0x154904590;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "reg_dst";
    .port_info 4 /OUTPUT 1 "alu_src_imm";
    .port_info 5 /OUTPUT 1 "imm_unsigned";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "branch_eq";
    .port_info 10 /OUTPUT 1 "branch_ne";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 4 "alu_ctrl";
v0x600000554360_0 .var "alu_ctrl", 3 0;
v0x6000005543f0_0 .var "alu_src_imm", 0 0;
v0x600000554480_0 .var "branch_eq", 0 0;
v0x600000554510_0 .var "branch_ne", 0 0;
v0x6000005545a0_0 .net "funct", 5 0, L_0x600000654640;  1 drivers
v0x600000554630_0 .var "imm_unsigned", 0 0;
v0x6000005546c0_0 .var "jump", 0 0;
v0x600000554750_0 .var "mem_read", 0 0;
v0x6000005547e0_0 .var "mem_to_reg", 0 0;
v0x600000554870_0 .var "mem_write", 0 0;
v0x600000554900_0 .net "opcode", 5 0, L_0x600000654280;  alias, 1 drivers
v0x600000554990_0 .var "reg_dst", 0 0;
v0x600000554a20_0 .var "reg_write", 0 0;
E_0x600002240040 .event anyedge, v0x600000554900_0, v0x6000005545a0_0;
S_0x154904b20 .scope module, "u_dmem" "dmem" 4 108, 7 2 0, S_0x154904590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /OUTPUT 32 "debug_mem0";
v0x600000554ab0_0 .net "addr", 31 0, v0x600000554240_0;  alias, 1 drivers
v0x600000554b40_0 .net "clk", 0 0, v0x6000005581b0_0;  alias, 1 drivers
v0x600000554bd0_0 .net "debug_mem0", 31 0, v0x600000554cf0_0;  alias, 1 drivers
v0x600000554c60_0 .var/i "i", 31 0;
v0x600000554cf0 .array "mem", 255 0, 31 0;
v0x600000554d80_0 .net "mem_read", 0 0, v0x600000554750_0;  alias, 1 drivers
v0x600000554e10_0 .net "mem_write", 0 0, v0x600000554870_0;  alias, 1 drivers
v0x600000554ea0_0 .var "read_data", 31 0;
v0x600000554f30_0 .net "write_data", 31 0, L_0x600000654be0;  alias, 1 drivers
v0x600000554cf0_1 .array/port v0x600000554cf0, 1;
E_0x6000022400c0/0 .event anyedge, v0x600000554750_0, v0x600000554240_0, v0x600000554cf0_0, v0x600000554cf0_1;
v0x600000554cf0_2 .array/port v0x600000554cf0, 2;
v0x600000554cf0_3 .array/port v0x600000554cf0, 3;
v0x600000554cf0_4 .array/port v0x600000554cf0, 4;
v0x600000554cf0_5 .array/port v0x600000554cf0, 5;
E_0x6000022400c0/1 .event anyedge, v0x600000554cf0_2, v0x600000554cf0_3, v0x600000554cf0_4, v0x600000554cf0_5;
v0x600000554cf0_6 .array/port v0x600000554cf0, 6;
v0x600000554cf0_7 .array/port v0x600000554cf0, 7;
v0x600000554cf0_8 .array/port v0x600000554cf0, 8;
v0x600000554cf0_9 .array/port v0x600000554cf0, 9;
E_0x6000022400c0/2 .event anyedge, v0x600000554cf0_6, v0x600000554cf0_7, v0x600000554cf0_8, v0x600000554cf0_9;
v0x600000554cf0_10 .array/port v0x600000554cf0, 10;
v0x600000554cf0_11 .array/port v0x600000554cf0, 11;
v0x600000554cf0_12 .array/port v0x600000554cf0, 12;
v0x600000554cf0_13 .array/port v0x600000554cf0, 13;
E_0x6000022400c0/3 .event anyedge, v0x600000554cf0_10, v0x600000554cf0_11, v0x600000554cf0_12, v0x600000554cf0_13;
v0x600000554cf0_14 .array/port v0x600000554cf0, 14;
v0x600000554cf0_15 .array/port v0x600000554cf0, 15;
v0x600000554cf0_16 .array/port v0x600000554cf0, 16;
v0x600000554cf0_17 .array/port v0x600000554cf0, 17;
E_0x6000022400c0/4 .event anyedge, v0x600000554cf0_14, v0x600000554cf0_15, v0x600000554cf0_16, v0x600000554cf0_17;
v0x600000554cf0_18 .array/port v0x600000554cf0, 18;
v0x600000554cf0_19 .array/port v0x600000554cf0, 19;
v0x600000554cf0_20 .array/port v0x600000554cf0, 20;
v0x600000554cf0_21 .array/port v0x600000554cf0, 21;
E_0x6000022400c0/5 .event anyedge, v0x600000554cf0_18, v0x600000554cf0_19, v0x600000554cf0_20, v0x600000554cf0_21;
v0x600000554cf0_22 .array/port v0x600000554cf0, 22;
v0x600000554cf0_23 .array/port v0x600000554cf0, 23;
v0x600000554cf0_24 .array/port v0x600000554cf0, 24;
v0x600000554cf0_25 .array/port v0x600000554cf0, 25;
E_0x6000022400c0/6 .event anyedge, v0x600000554cf0_22, v0x600000554cf0_23, v0x600000554cf0_24, v0x600000554cf0_25;
v0x600000554cf0_26 .array/port v0x600000554cf0, 26;
v0x600000554cf0_27 .array/port v0x600000554cf0, 27;
v0x600000554cf0_28 .array/port v0x600000554cf0, 28;
v0x600000554cf0_29 .array/port v0x600000554cf0, 29;
E_0x6000022400c0/7 .event anyedge, v0x600000554cf0_26, v0x600000554cf0_27, v0x600000554cf0_28, v0x600000554cf0_29;
v0x600000554cf0_30 .array/port v0x600000554cf0, 30;
v0x600000554cf0_31 .array/port v0x600000554cf0, 31;
v0x600000554cf0_32 .array/port v0x600000554cf0, 32;
v0x600000554cf0_33 .array/port v0x600000554cf0, 33;
E_0x6000022400c0/8 .event anyedge, v0x600000554cf0_30, v0x600000554cf0_31, v0x600000554cf0_32, v0x600000554cf0_33;
v0x600000554cf0_34 .array/port v0x600000554cf0, 34;
v0x600000554cf0_35 .array/port v0x600000554cf0, 35;
v0x600000554cf0_36 .array/port v0x600000554cf0, 36;
v0x600000554cf0_37 .array/port v0x600000554cf0, 37;
E_0x6000022400c0/9 .event anyedge, v0x600000554cf0_34, v0x600000554cf0_35, v0x600000554cf0_36, v0x600000554cf0_37;
v0x600000554cf0_38 .array/port v0x600000554cf0, 38;
v0x600000554cf0_39 .array/port v0x600000554cf0, 39;
v0x600000554cf0_40 .array/port v0x600000554cf0, 40;
v0x600000554cf0_41 .array/port v0x600000554cf0, 41;
E_0x6000022400c0/10 .event anyedge, v0x600000554cf0_38, v0x600000554cf0_39, v0x600000554cf0_40, v0x600000554cf0_41;
v0x600000554cf0_42 .array/port v0x600000554cf0, 42;
v0x600000554cf0_43 .array/port v0x600000554cf0, 43;
v0x600000554cf0_44 .array/port v0x600000554cf0, 44;
v0x600000554cf0_45 .array/port v0x600000554cf0, 45;
E_0x6000022400c0/11 .event anyedge, v0x600000554cf0_42, v0x600000554cf0_43, v0x600000554cf0_44, v0x600000554cf0_45;
v0x600000554cf0_46 .array/port v0x600000554cf0, 46;
v0x600000554cf0_47 .array/port v0x600000554cf0, 47;
v0x600000554cf0_48 .array/port v0x600000554cf0, 48;
v0x600000554cf0_49 .array/port v0x600000554cf0, 49;
E_0x6000022400c0/12 .event anyedge, v0x600000554cf0_46, v0x600000554cf0_47, v0x600000554cf0_48, v0x600000554cf0_49;
v0x600000554cf0_50 .array/port v0x600000554cf0, 50;
v0x600000554cf0_51 .array/port v0x600000554cf0, 51;
v0x600000554cf0_52 .array/port v0x600000554cf0, 52;
v0x600000554cf0_53 .array/port v0x600000554cf0, 53;
E_0x6000022400c0/13 .event anyedge, v0x600000554cf0_50, v0x600000554cf0_51, v0x600000554cf0_52, v0x600000554cf0_53;
v0x600000554cf0_54 .array/port v0x600000554cf0, 54;
v0x600000554cf0_55 .array/port v0x600000554cf0, 55;
v0x600000554cf0_56 .array/port v0x600000554cf0, 56;
v0x600000554cf0_57 .array/port v0x600000554cf0, 57;
E_0x6000022400c0/14 .event anyedge, v0x600000554cf0_54, v0x600000554cf0_55, v0x600000554cf0_56, v0x600000554cf0_57;
v0x600000554cf0_58 .array/port v0x600000554cf0, 58;
v0x600000554cf0_59 .array/port v0x600000554cf0, 59;
v0x600000554cf0_60 .array/port v0x600000554cf0, 60;
v0x600000554cf0_61 .array/port v0x600000554cf0, 61;
E_0x6000022400c0/15 .event anyedge, v0x600000554cf0_58, v0x600000554cf0_59, v0x600000554cf0_60, v0x600000554cf0_61;
v0x600000554cf0_62 .array/port v0x600000554cf0, 62;
v0x600000554cf0_63 .array/port v0x600000554cf0, 63;
v0x600000554cf0_64 .array/port v0x600000554cf0, 64;
v0x600000554cf0_65 .array/port v0x600000554cf0, 65;
E_0x6000022400c0/16 .event anyedge, v0x600000554cf0_62, v0x600000554cf0_63, v0x600000554cf0_64, v0x600000554cf0_65;
v0x600000554cf0_66 .array/port v0x600000554cf0, 66;
v0x600000554cf0_67 .array/port v0x600000554cf0, 67;
v0x600000554cf0_68 .array/port v0x600000554cf0, 68;
v0x600000554cf0_69 .array/port v0x600000554cf0, 69;
E_0x6000022400c0/17 .event anyedge, v0x600000554cf0_66, v0x600000554cf0_67, v0x600000554cf0_68, v0x600000554cf0_69;
v0x600000554cf0_70 .array/port v0x600000554cf0, 70;
v0x600000554cf0_71 .array/port v0x600000554cf0, 71;
v0x600000554cf0_72 .array/port v0x600000554cf0, 72;
v0x600000554cf0_73 .array/port v0x600000554cf0, 73;
E_0x6000022400c0/18 .event anyedge, v0x600000554cf0_70, v0x600000554cf0_71, v0x600000554cf0_72, v0x600000554cf0_73;
v0x600000554cf0_74 .array/port v0x600000554cf0, 74;
v0x600000554cf0_75 .array/port v0x600000554cf0, 75;
v0x600000554cf0_76 .array/port v0x600000554cf0, 76;
v0x600000554cf0_77 .array/port v0x600000554cf0, 77;
E_0x6000022400c0/19 .event anyedge, v0x600000554cf0_74, v0x600000554cf0_75, v0x600000554cf0_76, v0x600000554cf0_77;
v0x600000554cf0_78 .array/port v0x600000554cf0, 78;
v0x600000554cf0_79 .array/port v0x600000554cf0, 79;
v0x600000554cf0_80 .array/port v0x600000554cf0, 80;
v0x600000554cf0_81 .array/port v0x600000554cf0, 81;
E_0x6000022400c0/20 .event anyedge, v0x600000554cf0_78, v0x600000554cf0_79, v0x600000554cf0_80, v0x600000554cf0_81;
v0x600000554cf0_82 .array/port v0x600000554cf0, 82;
v0x600000554cf0_83 .array/port v0x600000554cf0, 83;
v0x600000554cf0_84 .array/port v0x600000554cf0, 84;
v0x600000554cf0_85 .array/port v0x600000554cf0, 85;
E_0x6000022400c0/21 .event anyedge, v0x600000554cf0_82, v0x600000554cf0_83, v0x600000554cf0_84, v0x600000554cf0_85;
v0x600000554cf0_86 .array/port v0x600000554cf0, 86;
v0x600000554cf0_87 .array/port v0x600000554cf0, 87;
v0x600000554cf0_88 .array/port v0x600000554cf0, 88;
v0x600000554cf0_89 .array/port v0x600000554cf0, 89;
E_0x6000022400c0/22 .event anyedge, v0x600000554cf0_86, v0x600000554cf0_87, v0x600000554cf0_88, v0x600000554cf0_89;
v0x600000554cf0_90 .array/port v0x600000554cf0, 90;
v0x600000554cf0_91 .array/port v0x600000554cf0, 91;
v0x600000554cf0_92 .array/port v0x600000554cf0, 92;
v0x600000554cf0_93 .array/port v0x600000554cf0, 93;
E_0x6000022400c0/23 .event anyedge, v0x600000554cf0_90, v0x600000554cf0_91, v0x600000554cf0_92, v0x600000554cf0_93;
v0x600000554cf0_94 .array/port v0x600000554cf0, 94;
v0x600000554cf0_95 .array/port v0x600000554cf0, 95;
v0x600000554cf0_96 .array/port v0x600000554cf0, 96;
v0x600000554cf0_97 .array/port v0x600000554cf0, 97;
E_0x6000022400c0/24 .event anyedge, v0x600000554cf0_94, v0x600000554cf0_95, v0x600000554cf0_96, v0x600000554cf0_97;
v0x600000554cf0_98 .array/port v0x600000554cf0, 98;
v0x600000554cf0_99 .array/port v0x600000554cf0, 99;
v0x600000554cf0_100 .array/port v0x600000554cf0, 100;
v0x600000554cf0_101 .array/port v0x600000554cf0, 101;
E_0x6000022400c0/25 .event anyedge, v0x600000554cf0_98, v0x600000554cf0_99, v0x600000554cf0_100, v0x600000554cf0_101;
v0x600000554cf0_102 .array/port v0x600000554cf0, 102;
v0x600000554cf0_103 .array/port v0x600000554cf0, 103;
v0x600000554cf0_104 .array/port v0x600000554cf0, 104;
v0x600000554cf0_105 .array/port v0x600000554cf0, 105;
E_0x6000022400c0/26 .event anyedge, v0x600000554cf0_102, v0x600000554cf0_103, v0x600000554cf0_104, v0x600000554cf0_105;
v0x600000554cf0_106 .array/port v0x600000554cf0, 106;
v0x600000554cf0_107 .array/port v0x600000554cf0, 107;
v0x600000554cf0_108 .array/port v0x600000554cf0, 108;
v0x600000554cf0_109 .array/port v0x600000554cf0, 109;
E_0x6000022400c0/27 .event anyedge, v0x600000554cf0_106, v0x600000554cf0_107, v0x600000554cf0_108, v0x600000554cf0_109;
v0x600000554cf0_110 .array/port v0x600000554cf0, 110;
v0x600000554cf0_111 .array/port v0x600000554cf0, 111;
v0x600000554cf0_112 .array/port v0x600000554cf0, 112;
v0x600000554cf0_113 .array/port v0x600000554cf0, 113;
E_0x6000022400c0/28 .event anyedge, v0x600000554cf0_110, v0x600000554cf0_111, v0x600000554cf0_112, v0x600000554cf0_113;
v0x600000554cf0_114 .array/port v0x600000554cf0, 114;
v0x600000554cf0_115 .array/port v0x600000554cf0, 115;
v0x600000554cf0_116 .array/port v0x600000554cf0, 116;
v0x600000554cf0_117 .array/port v0x600000554cf0, 117;
E_0x6000022400c0/29 .event anyedge, v0x600000554cf0_114, v0x600000554cf0_115, v0x600000554cf0_116, v0x600000554cf0_117;
v0x600000554cf0_118 .array/port v0x600000554cf0, 118;
v0x600000554cf0_119 .array/port v0x600000554cf0, 119;
v0x600000554cf0_120 .array/port v0x600000554cf0, 120;
v0x600000554cf0_121 .array/port v0x600000554cf0, 121;
E_0x6000022400c0/30 .event anyedge, v0x600000554cf0_118, v0x600000554cf0_119, v0x600000554cf0_120, v0x600000554cf0_121;
v0x600000554cf0_122 .array/port v0x600000554cf0, 122;
v0x600000554cf0_123 .array/port v0x600000554cf0, 123;
v0x600000554cf0_124 .array/port v0x600000554cf0, 124;
v0x600000554cf0_125 .array/port v0x600000554cf0, 125;
E_0x6000022400c0/31 .event anyedge, v0x600000554cf0_122, v0x600000554cf0_123, v0x600000554cf0_124, v0x600000554cf0_125;
v0x600000554cf0_126 .array/port v0x600000554cf0, 126;
v0x600000554cf0_127 .array/port v0x600000554cf0, 127;
v0x600000554cf0_128 .array/port v0x600000554cf0, 128;
v0x600000554cf0_129 .array/port v0x600000554cf0, 129;
E_0x6000022400c0/32 .event anyedge, v0x600000554cf0_126, v0x600000554cf0_127, v0x600000554cf0_128, v0x600000554cf0_129;
v0x600000554cf0_130 .array/port v0x600000554cf0, 130;
v0x600000554cf0_131 .array/port v0x600000554cf0, 131;
v0x600000554cf0_132 .array/port v0x600000554cf0, 132;
v0x600000554cf0_133 .array/port v0x600000554cf0, 133;
E_0x6000022400c0/33 .event anyedge, v0x600000554cf0_130, v0x600000554cf0_131, v0x600000554cf0_132, v0x600000554cf0_133;
v0x600000554cf0_134 .array/port v0x600000554cf0, 134;
v0x600000554cf0_135 .array/port v0x600000554cf0, 135;
v0x600000554cf0_136 .array/port v0x600000554cf0, 136;
v0x600000554cf0_137 .array/port v0x600000554cf0, 137;
E_0x6000022400c0/34 .event anyedge, v0x600000554cf0_134, v0x600000554cf0_135, v0x600000554cf0_136, v0x600000554cf0_137;
v0x600000554cf0_138 .array/port v0x600000554cf0, 138;
v0x600000554cf0_139 .array/port v0x600000554cf0, 139;
v0x600000554cf0_140 .array/port v0x600000554cf0, 140;
v0x600000554cf0_141 .array/port v0x600000554cf0, 141;
E_0x6000022400c0/35 .event anyedge, v0x600000554cf0_138, v0x600000554cf0_139, v0x600000554cf0_140, v0x600000554cf0_141;
v0x600000554cf0_142 .array/port v0x600000554cf0, 142;
v0x600000554cf0_143 .array/port v0x600000554cf0, 143;
v0x600000554cf0_144 .array/port v0x600000554cf0, 144;
v0x600000554cf0_145 .array/port v0x600000554cf0, 145;
E_0x6000022400c0/36 .event anyedge, v0x600000554cf0_142, v0x600000554cf0_143, v0x600000554cf0_144, v0x600000554cf0_145;
v0x600000554cf0_146 .array/port v0x600000554cf0, 146;
v0x600000554cf0_147 .array/port v0x600000554cf0, 147;
v0x600000554cf0_148 .array/port v0x600000554cf0, 148;
v0x600000554cf0_149 .array/port v0x600000554cf0, 149;
E_0x6000022400c0/37 .event anyedge, v0x600000554cf0_146, v0x600000554cf0_147, v0x600000554cf0_148, v0x600000554cf0_149;
v0x600000554cf0_150 .array/port v0x600000554cf0, 150;
v0x600000554cf0_151 .array/port v0x600000554cf0, 151;
v0x600000554cf0_152 .array/port v0x600000554cf0, 152;
v0x600000554cf0_153 .array/port v0x600000554cf0, 153;
E_0x6000022400c0/38 .event anyedge, v0x600000554cf0_150, v0x600000554cf0_151, v0x600000554cf0_152, v0x600000554cf0_153;
v0x600000554cf0_154 .array/port v0x600000554cf0, 154;
v0x600000554cf0_155 .array/port v0x600000554cf0, 155;
v0x600000554cf0_156 .array/port v0x600000554cf0, 156;
v0x600000554cf0_157 .array/port v0x600000554cf0, 157;
E_0x6000022400c0/39 .event anyedge, v0x600000554cf0_154, v0x600000554cf0_155, v0x600000554cf0_156, v0x600000554cf0_157;
v0x600000554cf0_158 .array/port v0x600000554cf0, 158;
v0x600000554cf0_159 .array/port v0x600000554cf0, 159;
v0x600000554cf0_160 .array/port v0x600000554cf0, 160;
v0x600000554cf0_161 .array/port v0x600000554cf0, 161;
E_0x6000022400c0/40 .event anyedge, v0x600000554cf0_158, v0x600000554cf0_159, v0x600000554cf0_160, v0x600000554cf0_161;
v0x600000554cf0_162 .array/port v0x600000554cf0, 162;
v0x600000554cf0_163 .array/port v0x600000554cf0, 163;
v0x600000554cf0_164 .array/port v0x600000554cf0, 164;
v0x600000554cf0_165 .array/port v0x600000554cf0, 165;
E_0x6000022400c0/41 .event anyedge, v0x600000554cf0_162, v0x600000554cf0_163, v0x600000554cf0_164, v0x600000554cf0_165;
v0x600000554cf0_166 .array/port v0x600000554cf0, 166;
v0x600000554cf0_167 .array/port v0x600000554cf0, 167;
v0x600000554cf0_168 .array/port v0x600000554cf0, 168;
v0x600000554cf0_169 .array/port v0x600000554cf0, 169;
E_0x6000022400c0/42 .event anyedge, v0x600000554cf0_166, v0x600000554cf0_167, v0x600000554cf0_168, v0x600000554cf0_169;
v0x600000554cf0_170 .array/port v0x600000554cf0, 170;
v0x600000554cf0_171 .array/port v0x600000554cf0, 171;
v0x600000554cf0_172 .array/port v0x600000554cf0, 172;
v0x600000554cf0_173 .array/port v0x600000554cf0, 173;
E_0x6000022400c0/43 .event anyedge, v0x600000554cf0_170, v0x600000554cf0_171, v0x600000554cf0_172, v0x600000554cf0_173;
v0x600000554cf0_174 .array/port v0x600000554cf0, 174;
v0x600000554cf0_175 .array/port v0x600000554cf0, 175;
v0x600000554cf0_176 .array/port v0x600000554cf0, 176;
v0x600000554cf0_177 .array/port v0x600000554cf0, 177;
E_0x6000022400c0/44 .event anyedge, v0x600000554cf0_174, v0x600000554cf0_175, v0x600000554cf0_176, v0x600000554cf0_177;
v0x600000554cf0_178 .array/port v0x600000554cf0, 178;
v0x600000554cf0_179 .array/port v0x600000554cf0, 179;
v0x600000554cf0_180 .array/port v0x600000554cf0, 180;
v0x600000554cf0_181 .array/port v0x600000554cf0, 181;
E_0x6000022400c0/45 .event anyedge, v0x600000554cf0_178, v0x600000554cf0_179, v0x600000554cf0_180, v0x600000554cf0_181;
v0x600000554cf0_182 .array/port v0x600000554cf0, 182;
v0x600000554cf0_183 .array/port v0x600000554cf0, 183;
v0x600000554cf0_184 .array/port v0x600000554cf0, 184;
v0x600000554cf0_185 .array/port v0x600000554cf0, 185;
E_0x6000022400c0/46 .event anyedge, v0x600000554cf0_182, v0x600000554cf0_183, v0x600000554cf0_184, v0x600000554cf0_185;
v0x600000554cf0_186 .array/port v0x600000554cf0, 186;
v0x600000554cf0_187 .array/port v0x600000554cf0, 187;
v0x600000554cf0_188 .array/port v0x600000554cf0, 188;
v0x600000554cf0_189 .array/port v0x600000554cf0, 189;
E_0x6000022400c0/47 .event anyedge, v0x600000554cf0_186, v0x600000554cf0_187, v0x600000554cf0_188, v0x600000554cf0_189;
v0x600000554cf0_190 .array/port v0x600000554cf0, 190;
v0x600000554cf0_191 .array/port v0x600000554cf0, 191;
v0x600000554cf0_192 .array/port v0x600000554cf0, 192;
v0x600000554cf0_193 .array/port v0x600000554cf0, 193;
E_0x6000022400c0/48 .event anyedge, v0x600000554cf0_190, v0x600000554cf0_191, v0x600000554cf0_192, v0x600000554cf0_193;
v0x600000554cf0_194 .array/port v0x600000554cf0, 194;
v0x600000554cf0_195 .array/port v0x600000554cf0, 195;
v0x600000554cf0_196 .array/port v0x600000554cf0, 196;
v0x600000554cf0_197 .array/port v0x600000554cf0, 197;
E_0x6000022400c0/49 .event anyedge, v0x600000554cf0_194, v0x600000554cf0_195, v0x600000554cf0_196, v0x600000554cf0_197;
v0x600000554cf0_198 .array/port v0x600000554cf0, 198;
v0x600000554cf0_199 .array/port v0x600000554cf0, 199;
v0x600000554cf0_200 .array/port v0x600000554cf0, 200;
v0x600000554cf0_201 .array/port v0x600000554cf0, 201;
E_0x6000022400c0/50 .event anyedge, v0x600000554cf0_198, v0x600000554cf0_199, v0x600000554cf0_200, v0x600000554cf0_201;
v0x600000554cf0_202 .array/port v0x600000554cf0, 202;
v0x600000554cf0_203 .array/port v0x600000554cf0, 203;
v0x600000554cf0_204 .array/port v0x600000554cf0, 204;
v0x600000554cf0_205 .array/port v0x600000554cf0, 205;
E_0x6000022400c0/51 .event anyedge, v0x600000554cf0_202, v0x600000554cf0_203, v0x600000554cf0_204, v0x600000554cf0_205;
v0x600000554cf0_206 .array/port v0x600000554cf0, 206;
v0x600000554cf0_207 .array/port v0x600000554cf0, 207;
v0x600000554cf0_208 .array/port v0x600000554cf0, 208;
v0x600000554cf0_209 .array/port v0x600000554cf0, 209;
E_0x6000022400c0/52 .event anyedge, v0x600000554cf0_206, v0x600000554cf0_207, v0x600000554cf0_208, v0x600000554cf0_209;
v0x600000554cf0_210 .array/port v0x600000554cf0, 210;
v0x600000554cf0_211 .array/port v0x600000554cf0, 211;
v0x600000554cf0_212 .array/port v0x600000554cf0, 212;
v0x600000554cf0_213 .array/port v0x600000554cf0, 213;
E_0x6000022400c0/53 .event anyedge, v0x600000554cf0_210, v0x600000554cf0_211, v0x600000554cf0_212, v0x600000554cf0_213;
v0x600000554cf0_214 .array/port v0x600000554cf0, 214;
v0x600000554cf0_215 .array/port v0x600000554cf0, 215;
v0x600000554cf0_216 .array/port v0x600000554cf0, 216;
v0x600000554cf0_217 .array/port v0x600000554cf0, 217;
E_0x6000022400c0/54 .event anyedge, v0x600000554cf0_214, v0x600000554cf0_215, v0x600000554cf0_216, v0x600000554cf0_217;
v0x600000554cf0_218 .array/port v0x600000554cf0, 218;
v0x600000554cf0_219 .array/port v0x600000554cf0, 219;
v0x600000554cf0_220 .array/port v0x600000554cf0, 220;
v0x600000554cf0_221 .array/port v0x600000554cf0, 221;
E_0x6000022400c0/55 .event anyedge, v0x600000554cf0_218, v0x600000554cf0_219, v0x600000554cf0_220, v0x600000554cf0_221;
v0x600000554cf0_222 .array/port v0x600000554cf0, 222;
v0x600000554cf0_223 .array/port v0x600000554cf0, 223;
v0x600000554cf0_224 .array/port v0x600000554cf0, 224;
v0x600000554cf0_225 .array/port v0x600000554cf0, 225;
E_0x6000022400c0/56 .event anyedge, v0x600000554cf0_222, v0x600000554cf0_223, v0x600000554cf0_224, v0x600000554cf0_225;
v0x600000554cf0_226 .array/port v0x600000554cf0, 226;
v0x600000554cf0_227 .array/port v0x600000554cf0, 227;
v0x600000554cf0_228 .array/port v0x600000554cf0, 228;
v0x600000554cf0_229 .array/port v0x600000554cf0, 229;
E_0x6000022400c0/57 .event anyedge, v0x600000554cf0_226, v0x600000554cf0_227, v0x600000554cf0_228, v0x600000554cf0_229;
v0x600000554cf0_230 .array/port v0x600000554cf0, 230;
v0x600000554cf0_231 .array/port v0x600000554cf0, 231;
v0x600000554cf0_232 .array/port v0x600000554cf0, 232;
v0x600000554cf0_233 .array/port v0x600000554cf0, 233;
E_0x6000022400c0/58 .event anyedge, v0x600000554cf0_230, v0x600000554cf0_231, v0x600000554cf0_232, v0x600000554cf0_233;
v0x600000554cf0_234 .array/port v0x600000554cf0, 234;
v0x600000554cf0_235 .array/port v0x600000554cf0, 235;
v0x600000554cf0_236 .array/port v0x600000554cf0, 236;
v0x600000554cf0_237 .array/port v0x600000554cf0, 237;
E_0x6000022400c0/59 .event anyedge, v0x600000554cf0_234, v0x600000554cf0_235, v0x600000554cf0_236, v0x600000554cf0_237;
v0x600000554cf0_238 .array/port v0x600000554cf0, 238;
v0x600000554cf0_239 .array/port v0x600000554cf0, 239;
v0x600000554cf0_240 .array/port v0x600000554cf0, 240;
v0x600000554cf0_241 .array/port v0x600000554cf0, 241;
E_0x6000022400c0/60 .event anyedge, v0x600000554cf0_238, v0x600000554cf0_239, v0x600000554cf0_240, v0x600000554cf0_241;
v0x600000554cf0_242 .array/port v0x600000554cf0, 242;
v0x600000554cf0_243 .array/port v0x600000554cf0, 243;
v0x600000554cf0_244 .array/port v0x600000554cf0, 244;
v0x600000554cf0_245 .array/port v0x600000554cf0, 245;
E_0x6000022400c0/61 .event anyedge, v0x600000554cf0_242, v0x600000554cf0_243, v0x600000554cf0_244, v0x600000554cf0_245;
v0x600000554cf0_246 .array/port v0x600000554cf0, 246;
v0x600000554cf0_247 .array/port v0x600000554cf0, 247;
v0x600000554cf0_248 .array/port v0x600000554cf0, 248;
v0x600000554cf0_249 .array/port v0x600000554cf0, 249;
E_0x6000022400c0/62 .event anyedge, v0x600000554cf0_246, v0x600000554cf0_247, v0x600000554cf0_248, v0x600000554cf0_249;
v0x600000554cf0_250 .array/port v0x600000554cf0, 250;
v0x600000554cf0_251 .array/port v0x600000554cf0, 251;
v0x600000554cf0_252 .array/port v0x600000554cf0, 252;
v0x600000554cf0_253 .array/port v0x600000554cf0, 253;
E_0x6000022400c0/63 .event anyedge, v0x600000554cf0_250, v0x600000554cf0_251, v0x600000554cf0_252, v0x600000554cf0_253;
v0x600000554cf0_254 .array/port v0x600000554cf0, 254;
v0x600000554cf0_255 .array/port v0x600000554cf0, 255;
E_0x6000022400c0/64 .event anyedge, v0x600000554cf0_254, v0x600000554cf0_255;
E_0x6000022400c0 .event/or E_0x6000022400c0/0, E_0x6000022400c0/1, E_0x6000022400c0/2, E_0x6000022400c0/3, E_0x6000022400c0/4, E_0x6000022400c0/5, E_0x6000022400c0/6, E_0x6000022400c0/7, E_0x6000022400c0/8, E_0x6000022400c0/9, E_0x6000022400c0/10, E_0x6000022400c0/11, E_0x6000022400c0/12, E_0x6000022400c0/13, E_0x6000022400c0/14, E_0x6000022400c0/15, E_0x6000022400c0/16, E_0x6000022400c0/17, E_0x6000022400c0/18, E_0x6000022400c0/19, E_0x6000022400c0/20, E_0x6000022400c0/21, E_0x6000022400c0/22, E_0x6000022400c0/23, E_0x6000022400c0/24, E_0x6000022400c0/25, E_0x6000022400c0/26, E_0x6000022400c0/27, E_0x6000022400c0/28, E_0x6000022400c0/29, E_0x6000022400c0/30, E_0x6000022400c0/31, E_0x6000022400c0/32, E_0x6000022400c0/33, E_0x6000022400c0/34, E_0x6000022400c0/35, E_0x6000022400c0/36, E_0x6000022400c0/37, E_0x6000022400c0/38, E_0x6000022400c0/39, E_0x6000022400c0/40, E_0x6000022400c0/41, E_0x6000022400c0/42, E_0x6000022400c0/43, E_0x6000022400c0/44, E_0x6000022400c0/45, E_0x6000022400c0/46, E_0x6000022400c0/47, E_0x6000022400c0/48, E_0x6000022400c0/49, E_0x6000022400c0/50, E_0x6000022400c0/51, E_0x6000022400c0/52, E_0x6000022400c0/53, E_0x6000022400c0/54, E_0x6000022400c0/55, E_0x6000022400c0/56, E_0x6000022400c0/57, E_0x6000022400c0/58, E_0x6000022400c0/59, E_0x6000022400c0/60, E_0x6000022400c0/61, E_0x6000022400c0/62, E_0x6000022400c0/63, E_0x6000022400c0/64;
E_0x600002240100 .event posedge, v0x600000554b40_0;
S_0x154904c90 .scope module, "u_imem" "imem" 4 17, 8 2 0, S_0x154904590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x600001c54150 .functor BUFZ 32, L_0x6000006540a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000554fc0_0 .net *"_ivl_0", 31 0, L_0x6000006540a0;  1 drivers
v0x600000555050_0 .net *"_ivl_3", 7 0, L_0x600000654140;  1 drivers
v0x6000005550e0_0 .net *"_ivl_4", 9 0, L_0x6000006541e0;  1 drivers
L_0x148040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000555170_0 .net *"_ivl_7", 1 0, L_0x148040058;  1 drivers
v0x600000555200_0 .net "addr", 31 0, v0x6000005578d0_0;  1 drivers
v0x600000555290_0 .net "instr", 31 0, L_0x600001c54150;  alias, 1 drivers
v0x600000555320 .array "mem", 255 0, 31 0;
L_0x6000006540a0 .array/port v0x600000555320, L_0x6000006541e0;
L_0x600000654140 .part v0x6000005578d0_0, 2, 8;
L_0x6000006541e0 .concat [ 8 2 0 0], L_0x600000654140, L_0x148040058;
S_0x154904e00 .scope module, "u_rf" "register_file" 4 68, 9 2 0, S_0x154904590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "rs_addr";
    .port_info 4 /INPUT 5 "rt_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "rs_data";
    .port_info 8 /OUTPUT 32 "rt_data";
    .port_info 9 /OUTPUT 32 "debug_reg3";
L_0x1480400a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6000005553b0_0 .net/2u *"_ivl_0", 4 0, L_0x1480400a0;  1 drivers
L_0x148040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000555440_0 .net *"_ivl_11", 1 0, L_0x148040130;  1 drivers
L_0x148040178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6000005554d0_0 .net/2u *"_ivl_14", 4 0, L_0x148040178;  1 drivers
v0x600000555560_0 .net *"_ivl_16", 0 0, L_0x600000654a00;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005555f0_0 .net/2u *"_ivl_18", 31 0, L_0x1480401c0;  1 drivers
v0x600000555680_0 .net *"_ivl_2", 0 0, L_0x600000654780;  1 drivers
v0x600000555710_0 .net *"_ivl_20", 31 0, L_0x600000654aa0;  1 drivers
v0x6000005557a0_0 .net *"_ivl_22", 6 0, L_0x600000654b40;  1 drivers
L_0x148040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000555830_0 .net *"_ivl_25", 1 0, L_0x148040208;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005558c0_0 .net/2u *"_ivl_4", 31 0, L_0x1480400e8;  1 drivers
v0x600000555950_0 .net *"_ivl_6", 31 0, L_0x600000654820;  1 drivers
v0x6000005559e0_0 .net *"_ivl_8", 6 0, L_0x6000006548c0;  1 drivers
v0x600000555a70_0 .net "clk", 0 0, v0x6000005581b0_0;  alias, 1 drivers
v0x600000555b00_0 .net "debug_reg3", 31 0, v0x600000555d40_3;  alias, 1 drivers
v0x600000555b90_0 .var/i "i", 31 0;
v0x600000555c20_0 .net "rd_addr", 4 0, L_0x6000006546e0;  alias, 1 drivers
v0x600000555cb0_0 .net "reg_write", 0 0, v0x600000554a20_0;  alias, 1 drivers
v0x600000555d40 .array "regs", 31 0, 31 0;
v0x600000555dd0_0 .net "reset", 0 0, v0x6000005583f0_0;  alias, 1 drivers
v0x600000555e60_0 .net "rs_addr", 4 0, L_0x600000654320;  alias, 1 drivers
v0x600000555ef0_0 .net "rs_data", 31 0, L_0x600000654960;  alias, 1 drivers
v0x600000555f80_0 .net "rt_addr", 4 0, L_0x6000006543c0;  alias, 1 drivers
v0x600000556010_0 .net "rt_data", 31 0, L_0x600000654be0;  alias, 1 drivers
v0x6000005560a0_0 .net "write_data", 31 0, L_0x6000006550e0;  alias, 1 drivers
L_0x600000654780 .cmp/eq 5, L_0x600000654320, L_0x1480400a0;
L_0x600000654820 .array/port v0x600000555d40, L_0x6000006548c0;
L_0x6000006548c0 .concat [ 5 2 0 0], L_0x600000654320, L_0x148040130;
L_0x600000654960 .functor MUXZ 32, L_0x600000654820, L_0x1480400e8, L_0x600000654780, C4<>;
L_0x600000654a00 .cmp/eq 5, L_0x6000006543c0, L_0x148040178;
L_0x600000654aa0 .array/port v0x600000555d40, L_0x600000654b40;
L_0x600000654b40 .concat [ 5 2 0 0], L_0x6000006543c0, L_0x148040208;
L_0x600000654be0 .functor MUXZ 32, L_0x600000654aa0, L_0x1480401c0, L_0x600000654a00, C4<>;
S_0x154904f70 .scope module, "u_sext" "sign_extend" 4 85, 10 2 0, S_0x154904590;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /OUTPUT 32 "imm_ext";
v0x600000556130_0 .net *"_ivl_1", 0 0, L_0x600000654c80;  1 drivers
v0x6000005561c0_0 .net *"_ivl_2", 15 0, L_0x600000654d20;  1 drivers
v0x600000556250_0 .net "imm", 15 0, L_0x600000654500;  alias, 1 drivers
v0x6000005562e0_0 .net "imm_ext", 31 0, L_0x600000654dc0;  alias, 1 drivers
L_0x600000654c80 .part L_0x600000654500, 15, 1;
LS_0x600000654d20_0_0 .concat [ 1 1 1 1], L_0x600000654c80, L_0x600000654c80, L_0x600000654c80, L_0x600000654c80;
LS_0x600000654d20_0_4 .concat [ 1 1 1 1], L_0x600000654c80, L_0x600000654c80, L_0x600000654c80, L_0x600000654c80;
LS_0x600000654d20_0_8 .concat [ 1 1 1 1], L_0x600000654c80, L_0x600000654c80, L_0x600000654c80, L_0x600000654c80;
LS_0x600000654d20_0_12 .concat [ 1 1 1 1], L_0x600000654c80, L_0x600000654c80, L_0x600000654c80, L_0x600000654c80;
L_0x600000654d20 .concat [ 4 4 4 4], LS_0x600000654d20_0_0, LS_0x600000654d20_0_4, LS_0x600000654d20_0_8, LS_0x600000654d20_0_12;
L_0x600000654dc0 .concat [ 16 16 0 0], L_0x600000654500, L_0x600000654d20;
    .scope S_0x154904c90;
T_0 ;
    %pushi/vec4 536936453, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000555320, 4, 0;
    %pushi/vec4 537001994, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000555320, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000555320, 4, 0;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000555320, 4, 0;
    %pushi/vec4 268500991, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000555320, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x154904870;
T_1 ;
    %wait E_0x600002240040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005547e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005546c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %load/vec4 v0x600000554900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.10;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %load/vec4 v0x6000005545a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1.10;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554630_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554630_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005547e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000554a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554870_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000554510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005543f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000554360_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005546c0_0, 0, 1;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x154904e00;
T_2 ;
    %wait E_0x600002240100;
    %load/vec4 v0x600000555dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000555b90_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x600000555b90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000555b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000555d40, 0, 4;
    %load/vec4 v0x600000555b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000555b90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000555cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x600000555c20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x6000005560a0_0;
    %load/vec4 v0x600000555c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000555d40, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154904700;
T_3 ;
    %wait E_0x600002250c80;
    %load/vec4 v0x600000554120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000554240_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x600000554090_0;
    %load/vec4 v0x6000005541b0_0;
    %add;
    %store/vec4 v0x600000554240_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x600000554090_0;
    %load/vec4 v0x6000005541b0_0;
    %sub;
    %store/vec4 v0x600000554240_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x600000554090_0;
    %load/vec4 v0x6000005541b0_0;
    %and;
    %store/vec4 v0x600000554240_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x600000554090_0;
    %load/vec4 v0x6000005541b0_0;
    %or;
    %store/vec4 v0x600000554240_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x154904b20;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000554c60_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x600000554c60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000554c60_0;
    %store/vec4a v0x600000554cf0, 4, 0;
    %load/vec4 v0x600000554c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000554c60_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x154904b20;
T_5 ;
    %wait E_0x600002240100;
    %load/vec4 v0x600000554e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600000554f30_0;
    %load/vec4 v0x600000554ab0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000554cf0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x154904b20;
T_6 ;
    %wait E_0x6000022400c0;
    %load/vec4 v0x600000554d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x600000554ab0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000554cf0, 4;
    %store/vec4 v0x600000554ea0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000554ea0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x154904590;
T_7 ;
    %wait E_0x600002240100;
    %load/vec4 v0x600000557c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000005578d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000557960_0;
    %assign/vec4 v0x6000005578d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x154904420;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005581b0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6000005581b0_0;
    %inv;
    %store/vec4 v0x6000005581b0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x154904420;
T_9 ;
    %vpi_call/w 3 26 "$dumpfile", "cpu_basic.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154904420 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005583f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005583f0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 36 "$display", "PC = 0x%08h", v0x6000005582d0_0 {0 0 0};
    %vpi_call/w 3 37 "$display", "reg3 (should be 15) = 0x%08h", v0x600000558360_0 {0 0 0};
    %vpi_call/w 3 38 "$display", "mem0 (should be 15) = 0x%08h", v0x600000558240_0 {0 0 0};
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_cpu_basic.v";
    "rtl/cpu_single_cycle.v";
    "rtl/alu.v";
    "rtl/control_unit.v";
    "rtl/dmem.v";
    "rtl/imem.v";
    "rtl/register_file.v";
    "rtl/sign_extend.v";
