<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C16 (0x020F20DD)" sof_file="usd_cyclone3.sof" top_level_entity="usd_cyclone3">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2021/06/21 17:27:56  #0">
      <clock name="fdiv10:inst58|oclk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="64" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="fifo32:inst19|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|rdfull" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="fifo32:inst19|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|rdfull" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="fifo32:inst19|data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst19|data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst23|rdfull" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|q[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|rdempty" tap_mode="classic" type="combinatorial"/>
          <wire name="fifo32:inst41|rdfull" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="fifo32:inst23|q" order="lsb_to_msb" radix="line_signed" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="fifo32:inst23|q[0]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[1]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[2]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[3]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[4]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[5]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[6]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[7]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[8]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[9]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[10]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[11]"/>
          </bus>
          <net is_signal_inverted="no" name="fifo32:inst23|rdfull"/>
          <net is_signal_inverted="no" name="fifo32:inst23|rdempty"/>
          <bus is_signal_inverted="no" link="all" name="fifo32:inst41|q" order="lsb_to_msb" radix="line_signed" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="fifo32:inst41|q[0]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[1]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[2]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[3]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[4]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[5]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[6]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[7]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[8]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[9]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[10]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[11]"/>
          </bus>
          <net is_signal_inverted="no" name="fifo32:inst41|rdfull"/>
          <net is_signal_inverted="no" name="fifo32:inst41|rdempty"/>
          <bus is_signal_inverted="no" link="all" name="fifo32:inst19|data" order="lsb_to_msb" radix="line_signed" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="fifo32:inst19|data[0]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[1]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[2]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[3]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[4]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[5]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[6]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[7]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[8]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[9]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[10]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[11]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="fifo32:inst23|q" order="lsb_to_msb" radix="line_signed" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="fifo32:inst23|q[0]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[1]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[2]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[3]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[4]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[5]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[6]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[7]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[8]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[9]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[10]"/>
            <net is_signal_inverted="no" name="fifo32:inst23|q[11]"/>
          </bus>
          <net is_signal_inverted="no" name="fifo32:inst23|rdfull"/>
          <net is_signal_inverted="no" name="fifo32:inst23|rdempty"/>
          <bus is_signal_inverted="no" link="all" name="fifo32:inst41|q" order="lsb_to_msb" radix="line_signed" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="fifo32:inst41|q[0]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[1]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[2]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[3]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[4]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[5]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[6]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[7]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[8]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[9]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[10]"/>
            <net is_signal_inverted="no" name="fifo32:inst41|q[11]"/>
          </bus>
          <net is_signal_inverted="no" name="fifo32:inst41|rdfull"/>
          <net is_signal_inverted="no" name="fifo32:inst41|rdempty"/>
          <bus is_signal_inverted="no" link="all" name="fifo32:inst19|data" order="lsb_to_msb" radix="line_signed" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="fifo32:inst19|data[0]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[1]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[2]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[3]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[4]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[5]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[6]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[7]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[8]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[9]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[10]"/>
            <net is_signal_inverted="no" name="fifo32:inst19|data[11]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="6447C755" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2021/06/21 17:27:56  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000
            
            <pwr_up_transitional>0000000000000000000000000000000000000000
            
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2021/06/22 08:31:51  #0" power_up_mode="false" sample_depth="63" trigger_position="8">1111010111000111101101100010001100000001111100001110000011101000000000000000000000001110100010001010001100000000000000001000101000110100011010000000000000000000010001101000100100000011000000000000000010010000001100011010000000000000000000000001101000000111100100100001110111111100011000010010011001010000001111111011110011111000000001111000101000111101001111001110001000100111011101110000010100000000011010001111100001010110001001111001000000000100100100010111000100100000110010001001010110111000011010100000000000001000100001101001000101100000000111011011110001101011111101110010101100011100010001000110101110100111111010111011111101001000111011000100011111101011101110110011100011110101001001111110101110100101010000001110010001110111111010110110001111010100100101100001000000000000001101110000000011011100000000000000000000100100011101001001000111010000000000000000000110000000000001100000000000000000000110110100100001101101001000000000000000111001010000001110010100001110101111110011101100101000011100001010111110111111000111010111110011100001111110001101000000100100000001000000001100010000110001000000000001010100000011010011100110100100001001010001100000010001000100010010000000011101111111000000110000001110101111010011111001110100011011101110011100001001000110010111010001110101001001110000010100111100000111101110100000010000010010000011110000011110111101001111000101110001001111000001111010001111011010001001101100111100000111010000010111010000111100010000000000000000000011110001011100110111000000000000000001110011011111101111010000000000000000001110111101001011101011110000000000000000101110101111011101000010000000000000000001110100001010000011000000011011111111001000110100000000111101010010000010000000100011001101000010001111001000100010000011000100000000011001100100100101101000001000000011010001100010000011100111111100100111110000011010011001000110101100110001100110011011110010000100011111000101001110000101001110000011010001111110110100111111100110011111101111001000100010000010010001000000000101100010100000110001001000011001010000010110001000000001001100000001000111000001011000100000010010010000000011010100000101100001111100010111001001010000000000000000000001110101110000011101011100000000000000001011100101110010111001011100000000000000011011111100000110111111000000000000000011100101111100111001011111000000000000001000011011010010000110110110010100000000000110101111001000000111111000111000000000000111010100100010101101100010000000001000100010000000010100100011101010011100011110101001000001100011010001111000110000001100010000</data>
          <extradata>11111111T1111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="131009"/>
      <multi attribute="timebars" size="2" value="71,103"/>
    </position_info>
  </instance>
  <mnemonics>
    <table name="state_table" width="5">
      <symbol name="S0" value="00001"/>
      <symbol name="S1" value="00010"/>
      <symbol name="S2" value="00100"/>
      <symbol name="S3" value="01000"/>
      <symbol name="S4" value="10000"/>
    </table>
  </mnemonics>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="column width" size="23" value="34,34,234,74,68,70,136,88,98,98,88,88,195,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="window position" size="9" value="1920,937,506,219,356,50,124,0,0"/>
  </global_info>
</session>
