// Seed: 3903003662
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    output supply0 id_6,
    input wand id_7,
    output supply1 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri id_11,
    output supply0 id_12,
    output uwire id_13
);
  wire id_15;
endmodule
module module_1 (
    output tri   id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  logic id_3,
    output logic id_4,
    output tri1  id_5
);
  wire id_7;
  module_0(
      id_1, id_1, id_5, id_1, id_1, id_1, id_5, id_1, id_2, id_1, id_1, id_1, id_2, id_0
  );
  always @(posedge id_1) id_4 = #1 id_3;
endmodule
