<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>kyberBD_poly_tomont_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM_PORT_A</spirit:name>
      <spirit:displayName>BRAM_PORT_A</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dia</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_doa</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_A.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM_PORT_B</spirit:name>
      <spirit:displayName>BRAM_PORT_B</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dib</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_enb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dob</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_web</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MEM_SIZE">8192</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.BRAM_PORT_B.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wea</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dia</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_doa</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_enb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_web</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dib</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dob</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>do_lower_mont</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>di_lower_mont</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 2) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en_lower_mont</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>do_upper_mont</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>di_upper_mont</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 2) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en_upper_mont</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>busy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_WIDTH</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_WIDTH">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KYBER_Q</spirit:name>
        <spirit:displayName>Kyber Q</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KYBER_Q">3329</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:description>Inplace conversion of all coefficients of a polynomial from normal domain to Montgomery domain</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">kyberBD_poly_tomont_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_WIDTH</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_WIDTH">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KYBER_Q</spirit:name>
      <spirit:displayName>Kyber Q</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KYBER_Q">3329</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>poly_tomont_v1.0</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9b867a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157acb14_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0bffd3_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40857e2d_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ec0033_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152ab39d_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ef84d5_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a780122_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f73124_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d1f651_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225586f2_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae832bd_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7093a32a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba2359f_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c16bf2_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e9622a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ef6178_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6450f501_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17705abb_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d21cdf8_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d617d8_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549cc450_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e415d2_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6993d95b_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2e1256_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a97d0ae_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ecd827_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64032adb_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166625f0_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25906715_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24408ed5_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280add96_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5238db_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36324704_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5e9535_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7376e940_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fcf0d9_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b76a615_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec5ea57_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbb6a6c_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ddace4_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60033a14_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432d6a7a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e045120_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed4ced2_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1ea66c_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221417e6_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d63b891_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fdf9b_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c12a79_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b39279_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f938a94_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367e5c4b_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4053f736_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69428bfd_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ff347f_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7cc8b2_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cca0e0_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b17b651_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad5e7ce_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce3cbb_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d12a50_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b304333_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339782e4_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d088df9_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30dab4e5_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da27ec0_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6a464a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7128b9a4_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebd3191_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376698a6_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422ff745_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24206584_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e20922a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a98c7f1_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760c501a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faa57e9_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734bc09f_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f3caa8_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22857910_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a307e9_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1a9acc_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195bc9a5_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed7fc25_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3476131e_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b2e2eb_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f043e04_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607a51b6_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50668474_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56273e47_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dc54ec_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfcab7_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6143c06d_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424790d6_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da75ad3_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349a1bdf_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66018e82_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b360a0c_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a2b23_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511d69c3_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b92c998_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cc5e70_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295ef580_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@948e6ae_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e3fb3_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a26dd20_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d65fab7_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4ec9e8_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd515f5_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9d5447_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cdb316_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390a46de_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7d4deb_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44496bed_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e92ec68_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29457beb_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785e8da_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3134014b_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6901a03_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be302e4_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0515ac_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214ee87c_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e52ef3_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7ba1f5_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bb95ad_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51513eed_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42342e5a_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb64783_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0c5f4c_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2444cd57_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a8a5ad_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca20232_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576b6ba6_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49470325_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb947be_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33374a15_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c616d0_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701064fc_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffa6278_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e25bf9_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e7a83e_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be0f349_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14574b3_ARCHIVE_LOCATION">c:/Projects/ip_repo/poly_tomont_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ebd0d4ca"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="935145bd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="76b3be13"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d15256f4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e7b69f20"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
