URL: http://www-swiss.ai.mit.edu/~mhwu/skew/vco.ps
Refering-URL: http://www-swiss.ai.mit.edu/~mhwu/skew/skew-home.html
Root-URL: 
Title: A Method for Eliminating Skew Introduced by Non-uniform Buffer Delay and Wire Lengths in Clock
Author: Henry M. Wu 
Keyword: skew caused both by differing buffer delays and wire lengths.  
Date: 1422 April, 1993  
Affiliation: Artificial Intelligence Laboratory and Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology  
Pubnum: A.I. Memo No.  
Abstract: This report describes research done at the Artificial Intelligence Laboratory of the Massachusetts Institute of Technology. Support for the laboratory's artificial intelligence research is provided in part by the Advanced Research Projects Agency of the Department of Defense under Office of Naval Research contract N00014-92-J-4097. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> Hans J. Greub. </author> <title> Apparatus for Skew Compensating Signals. </title> <institution> United States Patent 4,833,695. </institution> <year> 1989. </year>
Reference: [2] <author> Mark G. Johnson. </author> <title> A Variable Delay Line Phase Locked Loop for CPU Coprocessor Synchronization. </title> <booktitle> In IEEE International Solid-State Circuits Conference, </booktitle> <year> 1988. </year>
Reference: [3] <author> Thomas Knight and Henry Wu. </author> <title> A Method for Skew-free Distribution of Digital Signals Using Matched Variable Delay Lines. </title> <type> Memo 1282, </type> <institution> MIT Artificial Intelligence Laboratory. </institution> <year> 1992. </year>
Reference: [4] <author> Ian A. Young, Jeff K. Greason, Jeff E. Smith, and Keng L. Wong. </author> <title> A PLL Clock Generator with 5 to 110MHz Lock Range for Microprocessors. </title> <booktitle> In IEEE International Solid-State Circuits Conference, </booktitle> <year> 1992. </year> <month> 5 </month>
References-found: 4

