<profile>

<section name = "Vivado HLS Report for 'dut_mlp_xcel'" level="0">
<item name = "Date">Wed Dec 14 20:04:53 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">fixed_64_2_20.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1719858, 47796710, 1719858, 47796710, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_conv1_fu_379">dut_conv1, 562933, 23508385, 562933, 23508385, none</column>
<column name="grp_dut_max_pool_fu_403">dut_max_pool, 4723, 97697, 4723, 97697, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DENSE_MLP_0">481200, 481200, 4010, -, -, 120, no</column>
<column name=" + LOOP_DENSE_MLP_1">4000, 4000, 10, -, -, 400, no</column>
<column name="- LOOP_DENSE_MLP_0">101640, 101640, 1210, -, -, 84, no</column>
<column name=" + LOOP_DENSE_MLP_1">1200, 1200, 10, -, -, 120, no</column>
<column name="- LOOP_DENSE_MLP_0">1694, 1694, 847, -, -, 2, no</column>
<column name=" + LOOP_DENSE_MLP_1">840, 840, 10, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 282</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">9, 17, 1481, 2435</column>
<column name="Memory">195, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 672</column>
<column name="Register">-, -, 570, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">72, 7, 1, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_conv1_fu_379">dut_conv1, 9, 9, 747, 1024</column>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U16">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fcmp_32ns_32ns_1_1_U18">dut_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U17">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="grp_dut_max_pool_fu_403">dut_max_pool, 0, 3, 320, 461</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc1_bias_U">dut_mlp_xcel_fc1_bias, 1, 0, 0, 120, 32, 1, 3840</column>
<column name="fc1_weight_U">dut_mlp_xcel_fc1_weight, 128, 0, 0, 48000, 32, 1, 1536000</column>
<column name="fc2_bias_U">dut_mlp_xcel_fc2_bias, 1, 0, 0, 84, 32, 1, 2688</column>
<column name="fc2_weight_U">dut_mlp_xcel_fc2_weight, 32, 0, 0, 10080, 32, 1, 322560</column>
<column name="fc3_weight_U">dut_mlp_xcel_fc3_weight, 1, 0, 0, 168, 32, 1, 5376</column>
<column name="mem_conv1_U">dut_mlp_xcel_mem_conv1, 16, 0, 0, 4704, 32, 1, 150528</column>
<column name="mem_conv2_U">dut_mlp_xcel_mem_conv2, 16, 0, 0, 4704, 32, 1, 150528</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="m_1_fu_623_p2">+, 0, 0, 7, 7, 1</column>
<column name="m_2_fu_731_p2">+, 0, 0, 7, 7, 1</column>
<column name="m_fu_494_p2">+, 0, 0, 9, 9, 1</column>
<column name="n_1_fu_577_p2">+, 0, 0, 7, 7, 1</column>
<column name="n_2_fu_715_p2">+, 0, 0, 2, 2, 1</column>
<column name="n_fu_478_p2">+, 0, 0, 7, 7, 1</column>
<column name="next_mul2_fu_703_p2">+, 0, 0, 8, 8, 7</column>
<column name="next_mul_fu_466_p2">+, 0, 0, 16, 16, 9</column>
<column name="w_index_1_fu_629_p2">+, 0, 0, 15, 15, 15</column>
<column name="w_index_2_fu_737_p2">+, 0, 0, 8, 8, 8</column>
<column name="w_index_fu_500_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_i4_fu_607_p2">-, 0, 0, 15, 15, 15</column>
<column name="ap_return">and, 0, 0, 1, 1, 1</column>
<column name="tmp_17_fu_689_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_4_fu_557_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_8_fu_842_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_472_p2">icmp, 0, 0, 3, 7, 5</column>
<column name="exitcond2_fu_571_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="exitcond3_fu_488_p2">icmp, 0, 0, 3, 9, 8</column>
<column name="exitcond4_fu_709_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="exitcond5_fu_617_p2">icmp, 0, 0, 3, 7, 5</column>
<column name="exitcond_fu_725_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="notlhs1_fu_806_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs2_fu_824_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs3_fu_671_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs_fu_539_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs1_fu_812_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs2_fu_830_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs3_fu_677_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs_fu_545_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_15_fu_683_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_2_fu_551_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_9_fu_818_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_s_fu_836_p2">or, 0, 0, 1, 1, 1</column>
<column name="bias_load_phi_i_fu_757_p3">select, 0, 0, 32, 1, 30</column>
<column name="tmp_17_i1_fu_695_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_17_i_fu_563_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">147, 65, 1, 65</column>
<column name="grp_dut_conv1_fu_379_I">7, 3, 7, 21</column>
<column name="grp_dut_conv1_fu_379_L">1, 3, 1, 3</column>
<column name="grp_dut_conv1_fu_379_M">4, 3, 4, 12</column>
<column name="grp_dut_conv1_fu_379_N">6, 3, 6, 18</column>
<column name="grp_dut_conv1_fu_379_input_r_q0">32, 3, 32, 96</column>
<column name="grp_dut_max_pool_fu_403_I">6, 3, 6, 18</column>
<column name="grp_dut_max_pool_fu_403_M">6, 3, 6, 18</column>
<column name="grp_fu_415_p0">32, 5, 32, 160</column>
<column name="grp_fu_415_p1">32, 5, 32, 160</column>
<column name="grp_fu_423_p0">32, 3, 32, 96</column>
<column name="grp_fu_423_p1">32, 4, 32, 128</column>
<column name="grp_fu_432_opcode">5, 3, 5, 15</column>
<column name="grp_fu_432_p0">32, 3, 32, 96</column>
<column name="grp_fu_432_p1">32, 3, 32, 96</column>
<column name="m_i1_reg_368">7, 2, 7, 14</column>
<column name="m_i6_reg_321">7, 2, 7, 14</column>
<column name="m_i_reg_286">9, 2, 9, 18</column>
<column name="mem_conv1_address0">13, 6, 13, 78</column>
<column name="mem_conv1_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_d0">32, 3, 32, 96</column>
<column name="mem_conv1_we0">1, 3, 1, 3</column>
<column name="mem_conv2_address0">13, 6, 13, 78</column>
<column name="mem_conv2_address1">13, 3, 13, 39</column>
<column name="mem_conv2_ce0">1, 4, 1, 4</column>
<column name="mem_conv2_d0">32, 3, 32, 96</column>
<column name="mem_conv2_we0">1, 3, 1, 3</column>
<column name="n_i1_reg_332">2, 2, 2, 4</column>
<column name="n_i2_reg_297">7, 2, 7, 14</column>
<column name="n_i_reg_250">7, 2, 7, 14</column>
<column name="phi_mul1_reg_344">8, 2, 8, 16</column>
<column name="phi_mul_reg_262">16, 2, 16, 32</column>
<column name="sum_i1_reg_356">32, 2, 32, 64</column>
<column name="sum_i5_reg_309">32, 2, 32, 64</column>
<column name="sum_i_reg_274">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">64, 0, 64, 0</column>
<column name="ap_reg_grp_dut_conv1_fu_379_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_max_pool_fu_403_ap_start">1, 0, 1, 0</column>
<column name="fc1_bias_load_reg_905">32, 0, 32, 0</column>
<column name="fc2_bias_load_reg_961">32, 0, 32, 0</column>
<column name="m_1_reg_931">7, 0, 7, 0</column>
<column name="m_2_reg_992">7, 0, 7, 0</column>
<column name="m_i1_reg_368">7, 0, 7, 0</column>
<column name="m_i6_reg_321">7, 0, 7, 0</column>
<column name="m_i_reg_286">9, 0, 9, 0</column>
<column name="m_reg_875">9, 0, 9, 0</column>
<column name="mem_conv2_load_1_reg_1017">32, 0, 32, 0</column>
<column name="n_1_reg_918">7, 0, 7, 0</column>
<column name="n_2_reg_979">2, 0, 2, 0</column>
<column name="n_i1_reg_332">2, 0, 2, 0</column>
<column name="n_i2_reg_297">7, 0, 7, 0</column>
<column name="n_i_reg_250">7, 0, 7, 0</column>
<column name="n_reg_867">7, 0, 7, 0</column>
<column name="next_mul2_reg_971">8, 0, 8, 0</column>
<column name="next_mul_reg_859">16, 0, 16, 0</column>
<column name="phi_mul1_reg_344">8, 0, 8, 0</column>
<column name="phi_mul_reg_262">16, 0, 16, 0</column>
<column name="reg_442">32, 0, 32, 0</column>
<column name="reg_454">32, 0, 32, 0</column>
<column name="reg_460">32, 0, 32, 0</column>
<column name="sum_i1_reg_356">32, 0, 32, 0</column>
<column name="sum_i5_reg_309">32, 0, 32, 0</column>
<column name="sum_i_reg_274">32, 0, 32, 0</column>
<column name="tmp_15_i1_reg_946">7, 0, 64, 57</column>
<column name="tmp_15_i_reg_890">7, 0, 64, 57</column>
<column name="tmp_17_i1_reg_966">32, 0, 32, 0</column>
<column name="tmp_17_i_reg_910">32, 0, 32, 0</column>
<column name="tmp_i4_reg_923">12, 0, 15, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, dut_mlp_xcel, return value</column>
<column name="input_r_address0">out, 13, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
