# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl" --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl" --include "H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../SOURCE_FILES/bit_shift_module.v" \
"../../../../SOURCE_FILES/carry_lookahead_adder.v" \
"../../../../SOURCE_FILES/full_adder.v" \
"../../../../SOURCE_FILES/number_of_ones.v" \
"../../../../SOURCE_FILES/parallel_adder_16x4.v" \

sv xil_defaultlib  --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl" --include "../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl" --include "H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../SOURCE_FILES/parallel_adder_16x4_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
