@
@ Implementation by the Keccak, Keyak and Ketje Teams, namely, Guido Bertoni,
@ Joan Daemen, MichaÃ«l Peeters, Gilles Van Assche and Ronny Van Keer, hereby
@ denoted as "the implementer".
@
@ For more information, feedback or questions, please refer to our websites:
@ http://keccak.noekeon.org/
@ http://keyak.noekeon.org/
@ http://ketje.noekeon.org/
@
@ To the extent possible under law, the implementer has waived all copyright
@ and related or neighboring rights to the source code in this file.
@ http://creativecommons.org/publicdomain/zero/1.0/
@

@ WARNING: These functions work only on little endian CPU with@ ARMv7a architecture (ARM Cortex-A8, ...).
 
@ INFO: Tested on a Cortex-A8 (BeagleBone Black)

   
.text

    @// Credit: Henry S. Warren, Hacker's Delight, Addison-Wesley, 2002
.macro    toBitInterleaving x0,x1,s0,s1,t,m55,m33,m0F,mFF, over

    and     \t,\x0,\m55
    orr     \t,\t,\t, LSR #1
    and     \t,\t,\m33
    orr     \t,\t,\t, LSR #2
    and     \t,\t,\m0F
    orr     \t,\t,\t, LSR #4
    and     \t,\t,\mFF
    bfi     \t,\t,#8, #8
	.if \over != 0
    lsr     \s0,\t, #8
	.else
    eor     \s0,\s0,\t, LSR #8
	.endif

    and     \t,\x1,\m55
    orr     \t,\t,\t, LSR #1
    and     \t,\t,\m33
    orr     \t,\t,\t, LSR #2
    and     \t,\t,\m0F
    orr     \t,\t,\t, LSR #4
    and     \t,\t,\mFF
    orr     \t,\t,\t, LSR #8
    eor     \s0,\s0,\t, LSL #16

    and     \t,\x0,\m55, LSL #1
    orr     \t,\t,\t, LSL #1
    and     \t,\t,\m33, LSL #2
    orr     \t,\t,\t, LSL #2
    and     \t,\t,\m0F, LSL #4
    orr     \t,\t,\t, LSL #4
    and     \t,\t,\mFF, LSL #8
    orr     \t,\t,\t, LSL #8
	.if \over != 0
    lsr     \s1,\t, #16
	.else
    eor     \s1,\s1,\t, LSR #16
	.endif

    and     \t,\x1,\m55, LSL #1
    orr     \t,\t,\t, LSL #1
    and     \t,\t,\m33, LSL #2
    orr     \t,\t,\t, LSL #2
    and     \t,\t,\m0F, LSL #4
    orr     \t,\t,\t, LSL #4
    and     \t,\t,\mFF, LSL #8
    orr     \t,\t,\t, LSL #8
    bfc     \t, #0, #16
    eors    \s1,\s1,\t
    .endm

    @// Credit: Henry S. Warren, Hacker's Delight, Addison-Wesley, 2002
.macro    fromBitInterleaving x0, x1, t, mFF, mF0, m0C, m22

    movs    \t, \x0                 @// t = x0@
    bfi     \x0, \x1, #16, #16      @// x0 = (x0 & 0x0000FFFF) | (x1 << 16)@
    bfc     \x1, #0, #16            @//    x1 = (t >> 16) | (x1 & 0xFFFF0000)@
    orr     \x1, \x1, \t, LSR #16

    eor     \t, \x0, \x0, LSR #8    @// t = (x0 ^ (x0 >>  8)) & 0x0000FF00UL@  x0 = x0 ^ t ^ (t <<  8)@
    and     \t, \mFF
    eors    \x0, \x0, \t
    eor     \x0, \x0, \t, LSL #8

    eor     \t, \x0, \x0, LSR #4    @// t = (x0 ^ (x0 >>  4)) & 0x00F000F0UL@  x0 = x0 ^ t ^ (t <<  4)@
    and     \t, \mF0
    eors    \x0, \x0, \t
    eor     \x0, \x0, \t, LSL #4

    eor     \t, \x0, \x0, LSR #2    @// t = (x0 ^ (x0 >>  2)) & 0x0C0C0C0CUL@  x0 = x0 ^ t ^ (t <<  2)@
    and     \t, \m0C
    eors    \x0, \x0, \t
    eor     \x0, \x0, \t, LSL #2

    eor     \t, \x0, \x0, LSR #1    @// t = (x0 ^ (x0 >>  1)) & 0x22222222UL@  x0 = x0 ^ t ^ (t <<  1)@
    and     \t, \m22
    eors    \x0, \x0, \t
    eor     \x0, \x0, \t, LSL #1

    eor     \t, \x1, \x1, LSR #8    @// t = (x1 ^ (x1 >>  8)) & 0x0000FF00UL@  x1 = x1 ^ t ^ (t <<  8)@
    and     \t, \mFF
    eors    \x1, \x1, \t
    eor     \x1, \x1, \t, LSL #8

    eor     \t, \x1, \x1, LSR #4    @// t = (x1 ^ (x1 >>  4)) & 0x00F000F0UL@  x1 = x1 ^ t ^ (t <<  4)@
    and     \t, \mF0
    eors    \x1, \x1, \t
    eor     \x1, \x1, \t, LSL #4

    eor     \t, \x1, \x1, LSR #2    @// t = (x1 ^ (x1 >>  2)) & 0x0C0C0C0CUL@  x1 = x1 ^ t ^ (t <<  2)@
    and     \t, \m0C
    eors    \x1, \x1, \t
    eor     \x1, \x1, \t, LSL #2

    eor     \t, \x1, \x1, LSR #1    @// t = (x1 ^ (x1 >>  1)) & 0x22222222UL@  x1 = x1 ^ t ^ (t <<  1)@
    and     \t, \m22
    eors    \x1, \x1, \t
    eor     \x1, \x1, \t, LSL #1
    .endm

@//    --- offsets in state
.equ Aba0   , 0*4
.equ Aba1   , 1*4
.equ Abe0   , 2*4
.equ Abe1   , 3*4
.equ Abi0   , 4*4
.equ Abi1   , 5*4
.equ Abo0   , 6*4
.equ Abo1   , 7*4
.equ Abu0   , 8*4
.equ Abu1   , 9*4
.equ Aga0   , 10*4
.equ Aga1   , 11*4
.equ Age0   , 12*4
.equ Age1   , 13*4
.equ Agi0   , 14*4
.equ Agi1   , 15*4
.equ Ago0   , 16*4
.equ Ago1   , 17*4
.equ Agu0   , 18*4
.equ Agu1   , 19*4
.equ Aka0   , 20*4
.equ Aka1   , 21*4
.equ Ake0   , 22*4
.equ Ake1   , 23*4
.equ Aki0   , 24*4
.equ Aki1   , 25*4
.equ Ako0   , 26*4
.equ Ako1   , 27*4
.equ Aku0   , 28*4
.equ Aku1   , 29*4
.equ Ama0   , 30*4
.equ Ama1   , 31*4
.equ Ame0   , 32*4
.equ Ame1   , 33*4
.equ Ami0   , 34*4
.equ Ami1   , 35*4
.equ Amo0   , 36*4
.equ Amo1   , 37*4
.equ Amu0   , 38*4
.equ Amu1   , 39*4
.equ Asa0   , 40*4
.equ Asa1   , 41*4
.equ Ase0   , 42*4
.equ Ase1   , 43*4
.equ Asi0   , 44*4
.equ Asi1   , 45*4
.equ Aso0   , 46*4
.equ Aso1   , 47*4
.equ Asu0   , 48*4
.equ Asu1   , 49*4

@// --- offsets on stack
.equ mDa0   , 0*4
.equ mDa1   , 1*4
.equ mDo0   , 2*4
.equ mDo1   , 3*4
.equ mDi0   , 4*4
.equ mRC    , 5*4
.equ mSize  , 6*4


.macro    xor5    result,b,g,k,m,s

    ldr     \result, [r0, #\b]
    ldr     r1, [r0, #\g]
    eors    \result, \result, r1
    ldr     r1, [r0, #\k]
    eors    \result, \result, r1
    ldr     r1, [r0, #\m]
    eors    \result, \result, r1
    ldr     r1, [r0, #\s]
    eors    \result, \result, r1
    .endm

.macro    xorrol  result, aa, bb

    eor     \result, \aa, \bb, ROR #31
    .endm

.macro    xandnot resofs, aa, bb, cc

    bic     r1, \cc, \bb
    eors    r1, r1, \aa
    str     r1, [r0, #\resofs]
    .endm

.macro    KeccakThetaRhoPiChiIota aA1, aDax, aA2, aDex, rot2, aA3, aDix, rot3, aA4, aDox, rot4, aA5, aDux, rot5, offset, last
    ldr     r3, [r0, #\aA1]
    ldr     r4, [r0, #\aA2]
    ldr     r5, [r0, #\aA3]
    ldr     r6, [r0, #\aA4]
    ldr     r7, [r0, #\aA5]
    eors    r3, r3, \aDax
    eors    r5, r5, \aDix
    eors    r4, r4, \aDex
    eors    r6, r6, \aDox
    eors    r7, r7, \aDux
    rors    r4, #32-\rot2
    rors    r5, #32-\rot3
    rors    r6, #32-\rot4
    rors    r7, #32-\rot5
    xandnot \aA2, r4, r5, r6
    xandnot \aA3, r5, r6, r7
    xandnot \aA4, r6, r7, r3
    xandnot \aA5, r7, r3, r4
    ldr     r1, [sp, #mRC]
    bics    r5, r5, r4
    ldr     r4, [r1, #\offset]
    eors    r3, r3, r5
    eors    r3, r3, r4
    .if \last == 1
    ldr     r4, [r1, #32]!
    str     r1, [sp, #mRC]
    cmp     r4, #0xFF
    .endif
    str     r3, [r0, #\aA1]
    .endm

.macro    KeccakThetaRhoPiChi aB1, aA1, aDax, rot1, aB2, aA2, aDex, rot2, aB3, aA3, aDix, rot3, aB4, aA4, aDox, rot4, aB5, aA5, aDux, rot5
    ldr     \aB1, [r0, #\aA1]
    ldr     \aB2, [r0, #\aA2]
    ldr     \aB3, [r0, #\aA3]
    ldr     \aB4, [r0, #\aA4]
    ldr     \aB5, [r0, #\aA5]
    eors    \aB1, \aB1, \aDax
    eors    \aB3, \aB3, \aDix
    eors    \aB2, \aB2, \aDex
    eors    \aB4, \aB4, \aDox
    eors    \aB5, \aB5, \aDux
    rors    \aB1, #32-\rot1
    .if \rot2 > 0
    rors    \aB2, #32-\rot2
    .endif
    rors    \aB3, #32-\rot3
    rors    \aB4, #32-\rot4
    rors    \aB5, #32-\rot5
    xandnot \aA1, r3, r4, r5
    xandnot \aA2, r4, r5, r6
    xandnot \aA3, r5, r6, r7
    xandnot \aA4, r6, r7, r3
    xandnot \aA5, r7, r3, r4
    .endm

.macro    KeccakRound0

    xor5    r3,  Abu0, Agu0, Aku0, Amu0, Asu0
    xor5    r7, Abe1, Age1, Ake1, Ame1, Ase1
    xorrol  r6, r3, r7
    str     r6, [sp, #mDa0]
    xor5    r6,  Abu1, Agu1, Aku1, Amu1, Asu1
    xor5    lr, Abe0, Age0, Ake0, Ame0, Ase0
    eors    r8, r6, lr
    str     r8, [sp, #mDa1]

    xor5    r5,  Abi0, Agi0, Aki0, Ami0, Asi0
    xorrol  r9, r5, r6
    str     r9, [sp, #mDo0]
    xor5    r4,  Abi1, Agi1, Aki1, Ami1, Asi1
    eors    r3, r3, r4
    str     r3, [sp, #mDo1]

    xor5    r3,  Aba0, Aga0, Aka0, Ama0, Asa0
    xorrol  r10, r3, r4
    xor5    r6,  Aba1, Aga1, Aka1, Ama1, Asa1
    eors    r11, r6, r5

    xor5    r4,  Abo1, Ago1, Ako1, Amo1, Aso1
    xorrol  r5, lr, r4
    str     r5, [sp, #mDi0]
    xor5    r5,  Abo0, Ago0, Ako0, Amo0, Aso0
    eors    r2, r7, r5

    xorrol  r12, r5, r6
    eors    lr, r4, r3

    KeccakThetaRhoPiChi r5, Aka1, r8,  2, r6, Ame1, r11, 23, r7, Asi1, r2, 31, r3, Abo0, r9, 14, r4, Agu0, r12, 10
    KeccakThetaRhoPiChi r7, Asa1, r8,  9, r3, Abe0, r10,  0, r4, Agi1, r2,  3, r5, Ako0, r9, 12, r6, Amu1, lr,  4
    ldr     r8, [sp, #mDa0]
    KeccakThetaRhoPiChi r4, Aga0, r8, 18, r5, Ake0, r10,  5, r6, Ami1, r2,  8, r7, Aso0, r9, 28, r3, Abu1, lr, 14
    KeccakThetaRhoPiChi r6, Ama0, r8, 20, r7, Ase1, r11,  1, r3, Abi1, r2, 31, r4, Ago0, r9, 27, r5, Aku0, r12, 19
    ldr     r9, [sp, #mDo1]
    KeccakThetaRhoPiChiIota  Aba0, r8,          Age0, r10, 22,      Aki1, r2, 22,      Amo1, r9, 11,      Asu0, r12,  7, 0, 0

    ldr     r2, [sp, #mDi0]
    KeccakThetaRhoPiChi r5, Aka0, r8,  1, r6, Ame0, r10, 22, r7, Asi0, r2, 30, r3, Abo1, r9, 14, r4, Agu1, lr, 10
    KeccakThetaRhoPiChi r7, Asa0, r8,  9, r3, Abe1, r11,  1, r4, Agi0, r2,  3, r5, Ako1, r9, 13, r6, Amu0, r12,  4
    ldr     r8, [sp, #mDa1]
    KeccakThetaRhoPiChi r4, Aga1, r8, 18, r5, Ake1, r11,  5, r6, Ami0, r2,  7, r7, Aso1, r9, 28, r3, Abu0, r12, 13
    KeccakThetaRhoPiChi r6, Ama1, r8, 21, r7, Ase0, r10,  1, r3, Abi0, r2, 31, r4, Ago1, r9, 28, r5, Aku1, lr, 20
    ldr     r9, [sp, #mDo0]
    KeccakThetaRhoPiChiIota  Aba1, r8,          Age1, r11, 22,      Aki0, r2, 21,      Amo0, r9, 10,      Asu1, lr,  7, 4, 0
    .endm

.macro    KeccakRound1

    xor5    r3,  Asu0, Agu0, Amu0, Abu1, Aku1
    xor5    r7, Age1, Ame0, Abe0, Ake1, Ase1
    xorrol  r6, r3, r7
    str     r6, [sp, #mDa0]
    xor5    r6,  Asu1, Agu1, Amu1, Abu0, Aku0
    xor5    lr, Age0, Ame1, Abe1, Ake0, Ase0
    eors    r8, r6, lr
    str     r8, [sp, #mDa1]

    xor5    r5,  Aki1, Asi1, Agi0, Ami1, Abi0
    xorrol  r9, r5, r6
    str     r9, [sp, #mDo0]
    xor5    r4,  Aki0, Asi0, Agi1, Ami0, Abi1
    eors    r3, r3, r4
    str     r3, [sp, #mDo1]

    xor5    r3,  Aba0, Aka1, Asa0, Aga0, Ama1
    xorrol  r10, r3, r4
    xor5    r6,  Aba1, Aka0, Asa1, Aga1, Ama0
    eors    r11, r6, r5

    xor5    r4,  Amo0, Abo1, Ako0, Aso1, Ago0
    xorrol  r5, lr, r4
    str     r5, [sp, #mDi0]
    xor5    r5,  Amo1, Abo0, Ako1, Aso0, Ago1
    eors    r2, r7, r5

    xorrol  r12, r5, r6
    eors    lr, r4, r3

    KeccakThetaRhoPiChi r5, Asa1, r8,  2, r6, Ake1, r11, 23, r7, Abi1, r2, 31, r3, Amo1, r9, 14, r4, Agu0, r12, 10
    KeccakThetaRhoPiChi r7, Ama0, r8,  9, r3, Age0, r10,  0, r4, Asi0, r2,  3, r5, Ako1, r9, 12, r6, Abu0, lr,  4
    ldr     r8, [sp, #mDa0]
    KeccakThetaRhoPiChi r4, Aka1, r8, 18, r5, Abe1, r10,  5, r6, Ami0, r2,  8, r7, Ago1, r9, 28, r3, Asu1, lr, 14
    KeccakThetaRhoPiChi r6, Aga0, r8, 20, r7, Ase1, r11,  1, r3, Aki0, r2, 31, r4, Abo0, r9, 27, r5, Amu0, r12, 19
    ldr     r9, [sp, #mDo1]
    KeccakThetaRhoPiChiIota  Aba0, r8,          Ame1, r10, 22,      Agi1, r2, 22,      Aso1, r9, 11,      Aku1, r12,  7, 8, 0

    ldr     r2, [sp, #mDi0]
    KeccakThetaRhoPiChi r5, Asa0, r8,  1, r6, Ake0, r10, 22, r7, Abi0, r2, 30, r3, Amo0, r9, 14, r4, Agu1, lr, 10
    KeccakThetaRhoPiChi r7, Ama1, r8,  9, r3, Age1, r11,  1, r4, Asi1, r2,  3, r5, Ako0, r9, 13, r6, Abu1, r12,  4
    ldr     r8, [sp, #mDa1]
    KeccakThetaRhoPiChi r4, Aka0, r8, 18, r5, Abe0, r11,  5, r6, Ami1, r2,  7, r7, Ago0, r9, 28, r3, Asu0, r12, 13
    KeccakThetaRhoPiChi r6, Aga1, r8, 21, r7, Ase0, r10,  1, r3, Aki1, r2, 31, r4, Abo1, r9, 28, r5, Amu1, lr, 20
    ldr     r9, [sp, #mDo0]
    KeccakThetaRhoPiChiIota  Aba1, r8,          Ame0, r11, 22,      Agi0, r2, 21,      Aso0, r9, 10,      Aku0, lr,  7, 12, 0
    .endm

.macro    KeccakRound2

    xor5    r3, Aku1, Agu0, Abu1, Asu1, Amu1
    xor5    r7, Ame0, Ake0, Age0, Abe0, Ase1
    xorrol  r6, r3, r7
    str     r6, [sp, #mDa0]
    xor5    r6,  Aku0, Agu1, Abu0, Asu0, Amu0
    xor5    lr, Ame1, Ake1, Age1, Abe1, Ase0
    eors    r8, r6, lr
    str     r8, [sp, #mDa1]

    xor5    r5,  Agi1, Abi1, Asi1, Ami0, Aki1
    xorrol  r9, r5, r6
    str     r9, [sp, #mDo0]
    xor5    r4,  Agi0, Abi0, Asi0, Ami1, Aki0
    eors    r3, r3, r4
    str     r3, [sp, #mDo1]

    xor5    r3,  Aba0, Asa1, Ama1, Aka1, Aga1
    xorrol  r10, r3, r4
    xor5    r6,  Aba1, Asa0, Ama0, Aka0, Aga0
    eors    r11, r6, r5

    xor5    r4,  Aso0, Amo0, Ako1, Ago0, Abo0
    xorrol  r5, lr, r4
    str     r5, [sp, #mDi0]
    xor5    r5,  Aso1, Amo1, Ako0, Ago1, Abo1
    eors    r2, r7, r5

    xorrol  r12, r5, r6
    eors    lr, r4, r3

    KeccakThetaRhoPiChi r5, Ama0, r8,  2, r6, Abe0, r11, 23, r7, Aki0, r2, 31, r3, Aso1, r9, 14, r4, Agu0, r12, 10
    KeccakThetaRhoPiChi r7, Aga0, r8,  9, r3, Ame1, r10,  0, r4, Abi0, r2,  3, r5, Ako0, r9, 12, r6, Asu0, lr,  4
    ldr     r8, [sp, #mDa0]
    KeccakThetaRhoPiChi r4, Asa1, r8, 18, r5, Age1, r10,  5, r6, Ami1, r2,  8, r7, Abo1, r9, 28, r3, Aku0, lr, 14
    KeccakThetaRhoPiChi r6, Aka1, r8, 20, r7, Ase1, r11,  1, r3, Agi0, r2, 31, r4, Amo1, r9, 27, r5, Abu1, r12, 19
    ldr     r9, [sp, #mDo1]
    KeccakThetaRhoPiChiIota  Aba0, r8,          Ake1, r10, 22,      Asi0, r2, 22,      Ago0, r9, 11,      Amu1, r12,  7, 16, 0

    ldr     r2, [sp, #mDi0]
    KeccakThetaRhoPiChi r5, Ama1, r8,  1, r6, Abe1, r10, 22, r7, Aki1, r2, 30, r3, Aso0, r9, 14, r4, Agu1, lr, 10
    KeccakThetaRhoPiChi r7, Aga1, r8,  9, r3, Ame0, r11,  1, r4, Abi1, r2,  3, r5, Ako1, r9, 13, r6, Asu1, r12,  4
    ldr     r8, [sp, #mDa1]
    KeccakThetaRhoPiChi r4, Asa0, r8, 18, r5, Age0, r11,  5, r6, Ami0, r2,  7, r7, Abo0, r9, 28, r3, Aku1, r12, 13
    KeccakThetaRhoPiChi r6, Aka0, r8, 21, r7, Ase0, r10,  1, r3, Agi1, r2, 31, r4, Amo0, r9, 28, r5, Abu0, lr, 20
    ldr     r9, [sp, #mDo0]
    KeccakThetaRhoPiChiIota  Aba1, r8,          Ake0, r11, 22,      Asi1, r2, 21,      Ago1, r9, 10,      Amu0, lr,  7, 20, 0
    .endm

.macro    KeccakRound3

    xor5    r3,  Amu1, Agu0, Asu1, Aku0, Abu0
    xor5    r7, Ake0, Abe1, Ame1, Age0, Ase1
    xorrol  r6, r3, r7
    str     r6, [sp, #mDa0]
    xor5    r6,  Amu0, Agu1, Asu0, Aku1, Abu1
    xor5    lr, Ake1, Abe0, Ame0, Age1, Ase0
    eors    r8, r6, lr
    str     r8, [sp, #mDa1]

    xor5    r5,  Asi0, Aki0, Abi1, Ami1, Agi1
    xorrol  r9, r5, r6
    str     r9, [sp, #mDo0]
    xor5    r4,  Asi1, Aki1, Abi0, Ami0, Agi0
    eors    r3, r3, r4
    str     r3, [sp, #mDo1]

    xor5    r3,  Aba0, Ama0, Aga1, Asa1, Aka0
    xorrol  r10, r3, r4
    xor5    r6,  Aba1, Ama1, Aga0, Asa0, Aka1
    eors    r11, r6, r5

    xor5    r4,  Ago1, Aso0, Ako0, Abo0, Amo1
    xorrol  r5, lr, r4
    str     r5, [sp, #mDi0]
    xor5    r5,  Ago0, Aso1, Ako1, Abo1, Amo0
    eors    r2, r7, r5

    xorrol  r12, r5, r6
    eors    lr, r4, r3

    KeccakThetaRhoPiChi r5, Aga0, r8,  2, r6, Age0, r11, 23, r7, Agi0, r2, 31, r3, Ago0, r9, 14, r4, Agu0, r12, 10
    KeccakThetaRhoPiChi r7, Aka1, r8,  9, r3, Ake1, r10,  0, r4, Aki1, r2,  3, r5, Ako1, r9, 12, r6, Aku1, lr,  4
    ldr     r8, [sp, #mDa0]
    KeccakThetaRhoPiChi r4, Ama0, r8, 18, r5, Ame0, r10,  5, r6, Ami0, r2,  8, r7, Amo0, r9, 28, r3, Amu0, lr, 14
    KeccakThetaRhoPiChi r6, Asa1, r8, 20, r7, Ase1, r11,  1, r3, Asi1, r2, 31, r4, Aso1, r9, 27, r5, Asu1, r12, 19
    ldr     r9, [sp, #mDo1]
    KeccakThetaRhoPiChiIota  Aba0, r8,          Abe0, r10, 22,      Abi0, r2, 22,      Abo0, r9, 11,      Abu0, r12,  7, 24, 0

    ldr     r2, [sp, #mDi0]
    KeccakThetaRhoPiChi r5, Aga1, r8,  1, r6, Age1, r10, 22, r7, Agi1, r2, 30, r3, Ago1, r9, 14, r4, Agu1, lr, 10
    KeccakThetaRhoPiChi r7, Aka0, r8,  9, r3, Ake0, r11,  1, r4, Aki0, r2,  3, r5, Ako0, r9, 13, r6, Aku0, r12,  4
    ldr     r8, [sp, #mDa1]
    KeccakThetaRhoPiChi r4, Ama1, r8, 18, r5, Ame1, r11,  5, r6, Ami1, r2,  7, r7, Amo1, r9, 28, r3, Amu1, r12, 13
    KeccakThetaRhoPiChi r6, Asa0, r8, 21, r7, Ase0, r10,  1, r3, Asi0, r2, 31, r4, Aso0, r9, 28, r5, Asu0, lr, 20
    ldr     r9, [sp, #mDo0]
    KeccakThetaRhoPiChiIota  Aba1, r8,          Abe1, r11, 22,      Abi1, r2, 21,      Abo1, r9, 10,      Abu1, lr,  7, 28, 1
    .endm

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_Initialize( void )
@//
.align 8
.global   KeccakF1600_Initialize
KeccakF1600_Initialize:  
	bx		lr


@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateInitialize(void *state)
@//
.align 8
.global   KeccakF1600_StateInitialize
KeccakF1600_StateInitialize:  
	push	{r4 - r5}
	movs	r1, #0
	movs	r2, #0
	movs	r3, #0
	movs	r4, #0
	movs	r5, #0
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	stmia	r0!, { r1 - r5 }
	pop		{r4 - r5}
	bx		lr


@//----------------------------------------------------------------------------
@//
@//	void KeccakF1600_StateComplementBit(void *state, unsigned int position)
@//
.align 8
.global   KeccakF1600_StateComplementBit
KeccakF1600_StateComplementBit:  
	and		r3, r1, #1
	lsrs	r2, r1, #6
	add		r0, r0, r3, LSL #2
	add		r0, r0, r2, LSL #3
	movs	r2, #1
	ubfx	r3, r1, #1, #5
	lsls	r2, r2, r3
	ldr		r3, [r0]
	eors	r3, r3, r2
	str		r3, [r0]
	bx		lr


@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateXORLanes(void *state, const unsigned char *data, unsigned int laneCount)
@// 
.align 8
.global   KeccakF1600_StateXORLanes
KeccakF1600_StateXORLanes:  
    cmp     r2, #0
    beq     KeccakF1600_StateXORLanes_Exit
    push    {r4 - r11}
    movw    r8, #0x5555
    movt    r8, #0x5555
    movw    r9, #0x3333
    movt    r9, #0x3333
    movw    r10, #0x0F0F
    movt    r10, #0x0F0F
    movw    r11, #0x00FF
    movt    r11, #0x00FF
KeccakF1600_StateXORLanes_LoopAligned:
    ldr     r4, [r1], #4
    ldr     r5, [r1], #4
    ldrd    r6, r7, [r0]
    toBitInterleaving r4, r5, r6, r7, r3, r8, r9, r10, r11, 0
    strd    r6, r7, [r0], #8
    subs    r2, r2, #1
    bne     KeccakF1600_StateXORLanes_LoopAligned
    pop     {r4 - r11}
KeccakF1600_StateXORLanes_Exit:
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateXORBytesInLane(void *state, unsigned int lanePosition, const unsigned char *data, unsigned int offset, unsigned int length)
@//
.align 8
.global   KeccakF1600_StateXORBytesInLane
KeccakF1600_StateXORBytesInLane:  
    push    {r4 - r11}
    ldr     r7, [sp, #8*4]
    cmp     r7, #0
    beq     KeccakF1600_StateXORBytesInLane_Exit
    movs    r4, #0
    movs    r5, #0
    push    { r4 - r5 }
    add     r3, r3, sp
KeccakF1600_StateXORBytesInLane_Loop:
    ldrb    r5, [r2], #1
    strb    r5, [r3], #1
    subs    r7, r7, #1
    bne     KeccakF1600_StateXORBytesInLane_Loop
    pop     { r4 - r5 }
    movw    r8, #0x5555
    movt    r8, #0x5555
    movw    r9, #0x3333
    movt    r9, #0x3333
    movw    r10, #0x0F0F
    movt    r10, #0x0F0F
    movw    r11, #0x00FF
    movt    r11, #0x00FF
    add     r0, r0, r1, LSL #3
    ldrd    r6, r7, [r0]
    toBitInterleaving r4, r5, r6, r7, r3, r8, r9, r10, r11, 0
    strd    r6, r7, [r0]
KeccakF1600_StateXORBytesInLane_Exit:
    pop     {r4 - r11}
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateOverwriteLanes(void *state, const unsigned char *data, unsigned int laneCount)
@//
.align 8
.global   KeccakF1600_StateOverwriteLanes
KeccakF1600_StateOverwriteLanes: 
    cmp     r2, #0
    beq     KeccakF1600_StateOverwriteLanes_Exit
    push    {r4 - r11}
    movw    r8, #0x5555
    movt    r8, #0x5555
    movw    r9, #0x3333
    movt    r9, #0x3333
    movw    r10, #0x0F0F
    movt    r10, #0x0F0F
    movw    r11, #0x00FF
    movt    r11, #0x00FF
KeccakF1600_StateOverwriteLanes_LoopAligned:
    ldr     r4, [r1], #4
    ldr     r5, [r1], #4
    toBitInterleaving r4, r5, r6, r7, r3, r8, r9, r10, r11, 1
    strd    r6, r7, [r0], #8
    subs    r2, r2, #1
    bne     KeccakF1600_StateOverwriteLanes_LoopAligned
    pop     {r4 - r11}
KeccakF1600_StateOverwriteLanes_Exit:
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateOverwriteBytesInLane(void *state, unsigned int lanePosition, const unsigned char *data, unsigned int offset, unsigned int length)
@//
.align 8
.global   KeccakF1600_StateOverwriteBytesInLane
KeccakF1600_StateOverwriteBytesInLane:
    ldr     r12, [sp]
    cmp     r12, #0
    beq     KeccakF1600_StateOverwriteBytesInLane_Exit
    push    {r4 - r11}
	add		r0, r0, r1, LSL #3				@state += lanePosition * 8
    movs    r4, #0
   	movs    r5, #0
	push	{ r4 - r5 }
	lsl		r7, r3, #2
	add		r3, r3, sp
	movs	r1, #0x0F						@r1 mask to wipe nibbles(bit interleaved bytes) in state
	lsls	r1, r1, r7
	movs	r7, r1
KeccakF1600_StateOverwriteBytesInLane_Loop:
	orrs	r1, r1, r7
	lsls	r7, r7, #4
    ldrb    r5, [r2], #1
    strb    r5, [r3], #1
    subs    r12, r12, #1
    bne     KeccakF1600_StateOverwriteBytesInLane_Loop
    pop     { r4 - r5 }
    movw    r8, #0x5555
    movt    r8, #0x5555
    movw    r9, #0x3333
    movt    r9, #0x3333
    movw    r10, #0x0F0F
    movt    r10, #0x0F0F
    movw    r11, #0x00FF
    movt    r11, #0x00FF
    toBitInterleaving r4, r5, r6, r7, r3, r8, r9, r10, r11, 1
	ldrd	r4, r5, [r0]
	bics	r4, r4, r1
	bics	r5, r5, r1
	orrs	r6, r6, r4
	orrs	r7, r7, r5
	strd	r6, r7, [r0]
    pop     {r4 - r11}
KeccakF1600_StateOverwriteBytesInLane_Exit:
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateOverwriteWithZeroes(void *state, unsigned int byteCount)
@//
.align 8
.global   KeccakF1600_StateOverwriteWithZeroes
KeccakF1600_StateOverwriteWithZeroes: 
	push	{r4 - r5}
	lsrs	r2, r1, #3
	beq		KeccakF1600_StateOverwriteWithZeroes_Bytes
	movs	r4, #0
	movs	r5, #0
KeccakF1600_StateOverwriteWithZeroes_LoopLanes:
	strd	r4, r5, [r0], #8
	subs	r2, r2, #1
	bne		KeccakF1600_StateOverwriteWithZeroes_LoopLanes
KeccakF1600_StateOverwriteWithZeroes_Bytes:
	ands	r1, #7
	beq		KeccakF1600_StateOverwriteWithZeroes_Exit
	movs	r3, #0x0F						@r2 already zero, r3 = mask to wipe nibbles(bit interleaved bytes) in state
KeccakF1600_StateOverwriteWithZeroes_LoopBytes:
	orrs	r2, r2, r3
	lsls	r3, r3, #4
	subs	r1, r1, #1
	bne		KeccakF1600_StateOverwriteWithZeroes_LoopBytes
	ldrd	r4, r5, [r0]
	bics	r4, r4, r2
	bics	r5, r5, r2
	strd	r4, r5, [r0], #8
KeccakF1600_StateOverwriteWithZeroes_Exit:
	pop		{r4 - r5}
	bx		lr


@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateExtractLanes(const void *state, unsigned char *data, unsigned int laneCount)
@//
.align 8
.global   KeccakF1600_StateExtractLanes
KeccakF1600_StateExtractLanes:  
    cmp     r2, #0
    beq     KeccakF1600_StateExtractLanes_Exit
    push    {r4 - r9}
    movw    r6, #0xFF00
    movw    r7, #0x00F0
    movt    r7, #0x00F0
    movw    r8, #0x0C0C
    movt    r8, #0x0C0C
    movw    r9, #0x2222
    movt    r9, #0x2222
KeccakF1600_StateExtractLanes_LoopAligned:
    ldrd    r4, r5, [r0], #8
    fromBitInterleaving r4, r5, r3, r6, r7, r8, r9
    str     r4, [r1], #4
    subs    r2, r2, #1
    str     r5, [r1], #4
    bne     KeccakF1600_StateExtractLanes_LoopAligned
    pop     {r4 - r9}
KeccakF1600_StateExtractLanes_Exit:
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateExtractBytesInLane(const void *state, unsigned int lanePosition, unsigned char *data, unsigned int offset, unsigned int length)
@//
.align 8
.global   KeccakF1600_StateExtractBytesInLane
KeccakF1600_StateExtractBytesInLane:  
    push    {r4 - r9}
    ldr     r5, [sp, #6*4]
    cmp     r5, #0
    beq     KeccakF1600_StateExtractBytesInLane_Exit
    add     r0, r0, r1, LSL #3
    ldr     r1, [r0, #4]
    ldr     r0, [r0]
    movw    r6, #0xFF00
    movw    r7, #0x00F0
    movt    r7, #0x00F0
    movw    r8, #0x0C0C
    movt    r8, #0x0C0C
    movw    r9, #0x2222
    movt    r9, #0x2222
    fromBitInterleaving r0, r1, r4, r6, r7, r8, r9
    push    {r0, r1 }
    add     r0, sp, r3
KeccakF1600_StateExtractBytesInLane_Loop:
    ldrb    r1, [r0], #1
    subs    r5, r5, #1
    strb    r1, [r2], #1
    bne     KeccakF1600_StateExtractBytesInLane_Loop
    add     sp, #8
KeccakF1600_StateExtractBytesInLane_Exit:
    pop     {r4 - r9}
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateExtractAndXORLanes(const void *state, unsigned char *data, unsigned int laneCount)
@//
.align 8
.global   KeccakF1600_StateExtractAndXORLanes
KeccakF1600_StateExtractAndXORLanes:
    cmp     r2, #0
    beq     KeccakF1600_StateExtractAndXORLanes_Exit
    push    {r4 - r9}
    movw    r6, #0xFF00
    movw    r7, #0x00F0
    movt    r7, #0x00F0
    movw    r8, #0x0C0C
    movt    r8, #0x0C0C
    movw    r9, #0x2222
    movt    r9, #0x2222
KeccakF1600_StateExtractAndXORLanes_LoopAligned:
    ldrd    r4, r5, [r0], #8
    fromBitInterleaving r4, r5, r3, r6, r7, r8, r9
    ldr     r3, [r1]
	eors	r4, r4, r3
    str     r4, [r1], #4
    ldr     r3, [r1]
	eors	r5, r5, r3
    subs    r2, r2, #1
    str     r5, [r1], #4
    bne     KeccakF1600_StateExtractAndXORLanes_LoopAligned
    pop     {r4 - r9}
KeccakF1600_StateExtractAndXORLanes_Exit:
    bx      lr
   

@//----------------------------------------------------------------------------
@//
@// void KeccakF1600_StateExtractAndXORBytesInLane(const void *state, unsigned int lanePosition, unsigned char *data, unsigned int offset, unsigned int length)
@//
.align 8
.global   KeccakF1600_StateExtractAndXORBytesInLane
KeccakF1600_StateExtractAndXORBytesInLane:
    push    {r4 - r9}
    ldr     r5, [sp, #6*4]
    cmp     r5, #0
    beq     KeccakF1600_StateExtractAndXORBytesInLane_Exit
    add     r0, r0, r1, LSL #3
    ldr     r1, [r0, #4]
    ldr     r0, [r0]
    movw    r6, #0xFF00
    movw    r7, #0x00F0
    movt    r7, #0x00F0
    movw    r8, #0x0C0C
    movt    r8, #0x0C0C
    movw    r9, #0x2222
    movt    r9, #0x2222
    fromBitInterleaving r0, r1, r4, r6, r7, r8, r9
    push    {r0, r1 }
    add     r0, sp, r3
KeccakF1600_StateExtractAndXORBytesInLane_Loop:
    ldrb    r1, [r0], #1
    ldrb    r4, [r2]
	eor		r1, r1, r4
    subs    r5, r5, #1
    strb    r1, [r2], #1
    bne     KeccakF1600_StateExtractAndXORBytesInLane_Loop
    add     sp, #8
KeccakF1600_StateExtractAndXORBytesInLane_Exit:
    pop     {r4 - r9}
    bx      lr
   

.align 8
KeccakP1600_12_StatePermute_RoundConstantsWithTerminator:
	@//		0			1
		.long 		0x00000001,	0x0000808b
		.long 		0x00000001,	0x8000000b
		.long 		0x00000001,	0x8000008a
		.long 		0x00000001,	0x80000081

		.long 		0x00000000,	0x80000081
		.long 		0x00000000,	0x80000008
		.long 		0x00000000,	0x00000083
		.long 		0x00000000,	0x80008003

		.long 		0x00000001,	0x80008088
		.long 		0x00000000,	0x80000088
		.long 		0x00000001,	0x00008000
		.long 		0x00000000,	0x80008082

		.long 		0x000000FF	@//terminator

@//----------------------------------------------------------------------------
@//
@// void KeccakP1600_12_StatePermute( void *state )
@//
.align 8
.global   KeccakP1600_12_StatePermute
KeccakP1600_12_StatePermute:  
    adr     r1, KeccakP1600_12_StatePermute_RoundConstantsWithTerminator
    push    { r4 - r12, lr }
    sub     sp, #mSize
    str     r1, [sp, #mRC]
KeccakP1600_12_StatePermute_RoundLoop:
    KeccakRound0
    KeccakRound1
    KeccakRound2
    KeccakRound3
    bne     KeccakP1600_12_StatePermute_RoundLoop
    add     sp, #mSize
    pop     { r4 - r12, pc }
   

@----------------------------------------------------------------------------
@
@ size_t KeccakP1600_12_SnP_FBWL_Absorb(	void *state, unsigned int laneCount, unsigned char *data, 
@										size_t dataByteLen, unsigned char trailingBits )
@
.align 8
.global 	KeccakP1600_12_SnP_FBWL_Absorb
KeccakP1600_12_SnP_FBWL_Absorb:
	push	{r4-r10,lr}
	mov		r8, #0
	lsr		r3, r3, #3						@ rx (nbrLanes) = dataByteLen / SnP_laneLengthInBytes
	subs	r7, r3, r1						@ .if (nbrLanes >== laneCount)
	bcc		KeccakP1600_12_SnP_FBWL_Absorb_Exit
	mov		r4, r0
	mov		r5, r1
	mov		r6, r2
	ldr		r1, [sp, #(8+0)*4]				@ Bit Interleave trailingBits 
	and		r2, r1, #0x55
	orr		r2, r2, r2, LSR #1
	and		r2, r2, #0x33
	orr		r2, r2, r2, LSR #2
	and		r9, r2, #0x0F
	and		r1, r1, #0xAA
	orr		r1, r1, r1, LSL #1
	and		r1, r1, #0xCC
	orr		r1, r1, r1, LSL #2
	lsr		r10, r1, #4
KeccakP1600_12_SnP_FBWL_Absorb_Loop:
	add		r8, r8, r5, LSL #3				@ processed += laneCount*SnP_laneLengthInBytes@
	mov		r1, r6
	mov		r2, r5
	bl		KeccakF1600_StateXORLanes		@ (void *state, const unsigned char *data, unsigned int laneCount)
	mov		r6, r1							@ save updated data pointer
	ldr		r1, [r0, #0]					@ xor bit interleaved trailing bits
	eor		r1, r1, r9
	str		r1, [r0, #0]
	ldr		r1, [r0, #4]
	eor		r1, r1, r10
	str		r1, [r0, #4]
	mov		r0, r4
	bl		KeccakP1600_12_StatePermute
	subs	r7, r7, r5						@ rx (nbrLanes) = dataByteLen / SnP_laneLengthInBytes
	bcs		KeccakP1600_12_SnP_FBWL_Absorb_Loop
KeccakP1600_12_SnP_FBWL_Absorb_Exit:
	mov		r0, r8
	pop		{r4-r10,pc}


@----------------------------------------------------------------------------
@
@ size_t KeccakP1600_12_SnP_FBWL_Squeeze( void *state, unsigned int laneCount, unsigned char *data, size_t dataByteLen )
@
.align 8
.global 	KeccakP1600_12_SnP_FBWL_Squeeze
KeccakP1600_12_SnP_FBWL_Squeeze:
	push	{r4-r8,lr}
	mov		r8, #0
	lsr		r3, r3, #3						@ rx (nbrLanes) = dataByteLen / SnP_laneLengthInBytes
	subs	r7, r3, r1						@ .if (nbrLanes >== laneCount)
	bcc		KeccakP1600_12_SnP_FBWL_Squeeze_Exit
	mov		r4, r0
	mov		r5, r1
	mov		r6, r2
KeccakP1600_12_SnP_FBWL_Squeeze_Loop:
	add		r8, r8, r5, LSL #3				@ processed += laneCount*SnP_laneLengthInBytes@
	bl		KeccakP1600_12_StatePermute
	mov		r1, r6
	mov		r2, r5
	bl		KeccakF1600_StateExtractLanes	@ (const void *state, unsigned char *data, unsigned int laneCount)
	mov		r6, r1							@ save updated data pointer
	mov		r0, r4
	subs	r7, r7, r5						@ nbrLanes -= laneCount
	bcs		KeccakP1600_12_SnP_FBWL_Squeeze_Loop
KeccakP1600_12_SnP_FBWL_Squeeze_Exit:
	mov		r0, r8
	pop		{r4-r8,pc}


@----------------------------------------------------------------------------
@
@ size_t KeccakP1600_12_SnP_FBWL_Wrap( void *state, unsigned int laneCount, const unsigned char *dataIn, 
@										unsigned char *dataOut, size_t dataByteLen, unsigned char trailingBits )
@
.align 8
.global 	KeccakP1600_12_SnP_FBWL_Wrap
KeccakP1600_12_SnP_FBWL_Wrap:
	push	{r4-r10,lr}
	mov		r8, #0
	ldr		r4, [sp, #(8+0)*4]				@  
	lsr		r4, r4, #3						@ r4: nbrLanes = dataByteLen / SnP_laneLengthInBytes
	subs	r4, r4, r1						@ .if (nbrLanes >== laneCount)
	bcc		KeccakP1600_12_SnP_FBWL_Wrap_Exit
	mov		r5, r1							@ r5: laneCount
	mov		r6, r2							@ r6: dataIn
	mov		r7, r3							@ r7: dataOut
	ldr		r1, [sp, #(8+1)*4]				@ r9,r10 Bit Interleave trailingBits 
	and		r2, r1, #0x55
	orr		r2, r2, r2, LSR #1
	and		r2, r2, #0x33
	orr		r2, r2, r2, LSR #2
	and		r9, r2, #0x0F
	and		r1, r1, #0xAA
	orr		r1, r1, r1, LSL #1
	and		r1, r1, #0xCC
	orr		r1, r1, r1, LSL #2
	lsr		r10, r1, #4
KeccakP1600_12_SnP_FBWL_Wrap_Loop:
	add		r8, r8, r5, LSL #3				@ processed += laneCount*SnP_laneLengthInBytes@
	mov		r1, r6
	mov		r2, r5
	bl		KeccakF1600_StateXORLanes		@ (void *state, const unsigned char *data, unsigned int laneCount)
	mov		r6, r1							@ save updated data pointer
	sub		r0, r0, r5, LSL #3

	mov		r1, r7
	mov		r2, r5
	bl		KeccakF1600_StateExtractLanes	@ (const void *state, unsigned char *data, unsigned int laneCount)
	mov		r7, r1							@ save updated data pointer

	ldr		r1, [r0, #0]					@ xor bit interleaved trailing bits
	eor		r1, r1, r9
	str		r1, [r0, #0]
	ldr		r1, [r0, #4]
	eor		r1, r1, r10
	str		r1, [r0, #4]
	sub		r0, r5, LSL #3					@ state pointer back to initial position
	bl		KeccakP1600_12_StatePermute
	subs	r4, r4, r5						@ dec nbrLanes 
	bcs		KeccakP1600_12_SnP_FBWL_Wrap_Loop
KeccakP1600_12_SnP_FBWL_Wrap_Exit:
	mov		r0, r8
	pop		{r4-r10,pc}


@----------------------------------------------------------------------------
@
@ size_t KeccakP1600_12_SnP_FBWL_Unwrap( void *state, unsigned int laneCount, const unsigned char *dataIn, 
@										unsigned char *dataOut, size_t dataByteLen, unsigned char trailingBits)
@
.align 8
.global 	KeccakP1600_12_SnP_FBWL_Unwrap
KeccakP1600_12_SnP_FBWL_Unwrap:
	push	{r4-r12,lr}
	mov		r8, #0
	ldr		r4, [sp, #(10+0)*4]				@  
	lsr		r4, r4, #3						@ r4: nbrLanes = dataByteLen / SnP_laneLengthInBytes
	subs	r4, r4, r1						@ .if (nbrLanes >== laneCount)
	bcs		KeccakP1600_12_SnP_FBWL_Unwrap_WorkTodo
	mov		r0, r8
	pop		{r4-r12,pc}
KeccakP1600_12_SnP_FBWL_Unwrap_WorkTodo:
	mov		r5, r1							@ r5: laneCount
	mov		r6, r2							@ r6: dataIn
	mov		r7, r3							@ r7: dataOut
	ldr		r1, [sp, #(10+1)*4]				@ r9,r12 Bit Interleave trailingBits 
	and		r2, r1, #0x55
	orr		r2, r2, r2, LSR #1
	and		r2, r2, #0x33
	orr		r2, r2, r2, LSR #2
	and		r9, r2, #0x0F
	and		r1, r1, #0xAA
	orr		r1, r1, r1, LSL #1
	and		r1, r1, #0xCC
	orr		r1, r1, r1, LSL #2
	lsr		r12, r1, #4
KeccakP1600_12_SnP_FBWL_Unwrap_Loop:
	add		r8, r8, r5, LSL #3				@ processed += laneCount*SnP_laneLengthInBytes@
    push    {r4, r8, r9, r12}
    movw    r4, #0x5555
    movt    r4, #0x5555
    movw    r8, #0x3333
    movt    r8, #0x3333
    movw    r9, #0x0F0F
    movt    r9, #0x0F0F
    movw    r12, #0x00FF
    movt    r12, #0x00FF
	mov		lr, r5
KeccakP1600_12_SnP_FBWL_UnwrapLane_Loop1:
	ldr		r1, [r6], #4
	ldr		r2, [r6], #4
	toBitInterleaving	r1, r2, r10, r11, r3, r4, r8, r9, r12, 1
	ldrd	r2, r3, [r0]
	strd	r10, r11, [r0], #8
	eor		r2, r2, r10	
	eor		r3, r3, r11
	str		r2, [r7], #4
	str		r3, [r7], #4
	subs	lr, lr, #1
	bne		KeccakP1600_12_SnP_FBWL_UnwrapLane_Loop1
	sub		r7, r7, r5, LSL #3					@ dataOut pointer back to initial position
    movw    r4, #0xFF00
    movw    r8, #0x00F0
    movt    r8, #0x00F0
    movw    r9, #0x0C0C
    movt    r9, #0x0C0C
    movw    r12, #0x2222
    movt    r12, #0x2222
	mov		lr, r5
KeccakP1600_12_SnP_FBWL_UnwrapLane_Loop2:
	ldr		r1, [r7, #0]
	ldr		r2, [r7, #4]
    fromBitInterleaving r1, r2, r3, r4, r8, r9, r12
    str     r1, [r7], #4
    str     r2, [r7], #4
	subs	lr, lr, #1
	bne		KeccakP1600_12_SnP_FBWL_UnwrapLane_Loop2
    pop		{r4, r8, r9, r12}
	ldr		r1, [r0, #0]					@ xor bit interleaved trailing bits
	eor		r1, r1, r9
	str		r1, [r0, #0]
	ldr		r1, [r0, #4]
	eor		r1, r1, r12
	str		r1, [r0, #4]
	sub		r0, r5, LSL #3					@ state pointer back to initial position
	bl		KeccakP1600_12_StatePermute
	subs	r4, r4, r5						@ dec nbrLanes 
	bcs		KeccakP1600_12_SnP_FBWL_Unwrap_Loop
	mov		r0, r8
	pop		{r4-r12,pc}


.section	.note.GNU-stack,"",@progbits
