# ispDesignExpert Verilog Functional Simulation Template: sdr_tb_tfa.udo.
# You may edit this file to control your simulation.
# You may specify your design unit.
# You may specify your waveforms.
add wave *
# You may specify your simulation run time.
run -all
