<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/axi_bram_ctrl_0_bram_en_a" gui_info=""/>
  </ObjectList>
  <ObjectList object_type="hw_sysmon" gui_info="">
    <Object name="XADC" gui_info="dashboard_1=[TEMPERATURE=-65281;SCAN_RATE=1000;TRACK_TIME=1;]"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[12]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[11]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[10]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[9]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[8]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[7]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[6]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[5]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[4]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[3]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[2]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[1]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_addr_a[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_bram_ctrl_0_bram_en_a"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="ASCII"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[31]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[30]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[29]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[28]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[27]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[26]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[25]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[24]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[23]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[22]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[21]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[20]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[19]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[18]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[17]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[16]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[15]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[14]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[13]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[12]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[11]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[10]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[9]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[8]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[7]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[6]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[5]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[4]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[3]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[2]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[1]"/>
        <net name="design_1_i/axi_bram_ctrl_0_bram_wrdata_a[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/blk_mem_gen_0_doutb[31]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[30]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[29]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[28]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[27]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[26]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[25]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[24]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[23]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[22]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[21]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[20]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[19]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[18]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[17]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[16]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[15]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[14]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[13]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[12]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[11]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[10]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[9]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[8]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[7]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[6]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[5]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[4]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[3]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[2]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[1]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/display_controller_0_bram_addr[31]"/>
        <net name="design_1_i/display_controller_0_bram_addr[30]"/>
        <net name="design_1_i/display_controller_0_bram_addr[29]"/>
        <net name="design_1_i/display_controller_0_bram_addr[28]"/>
        <net name="design_1_i/display_controller_0_bram_addr[27]"/>
        <net name="design_1_i/display_controller_0_bram_addr[26]"/>
        <net name="design_1_i/display_controller_0_bram_addr[25]"/>
        <net name="design_1_i/display_controller_0_bram_addr[24]"/>
        <net name="design_1_i/display_controller_0_bram_addr[23]"/>
        <net name="design_1_i/display_controller_0_bram_addr[22]"/>
        <net name="design_1_i/display_controller_0_bram_addr[21]"/>
        <net name="design_1_i/display_controller_0_bram_addr[20]"/>
        <net name="design_1_i/display_controller_0_bram_addr[19]"/>
        <net name="design_1_i/display_controller_0_bram_addr[18]"/>
        <net name="design_1_i/display_controller_0_bram_addr[17]"/>
        <net name="design_1_i/display_controller_0_bram_addr[16]"/>
        <net name="design_1_i/display_controller_0_bram_addr[15]"/>
        <net name="design_1_i/display_controller_0_bram_addr[14]"/>
        <net name="design_1_i/display_controller_0_bram_addr[13]"/>
        <net name="design_1_i/display_controller_0_bram_addr[12]"/>
        <net name="design_1_i/display_controller_0_bram_addr[11]"/>
        <net name="design_1_i/display_controller_0_bram_addr[10]"/>
        <net name="design_1_i/display_controller_0_bram_addr[9]"/>
        <net name="design_1_i/display_controller_0_bram_addr[8]"/>
        <net name="design_1_i/display_controller_0_bram_addr[7]"/>
        <net name="design_1_i/display_controller_0_bram_addr[6]"/>
        <net name="design_1_i/display_controller_0_bram_addr[5]"/>
        <net name="design_1_i/display_controller_0_bram_addr[4]"/>
        <net name="design_1_i/display_controller_0_bram_addr[3]"/>
        <net name="design_1_i/display_controller_0_bram_addr[2]"/>
        <net name="design_1_i/display_controller_0_bram_addr[1]"/>
        <net name="design_1_i/display_controller_0_bram_addr[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
