#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 23:14:33 2020
# Process ID: 24192
# Current directory: D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/synth_1
# Command line: vivado.exe -log ring_oscillator_set_wrap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ring_oscillator_set_wrap.tcl
# Log file: D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/synth_1/ring_oscillator_set_wrap.vds
# Journal file: D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ring_oscillator_set_wrap.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/fpga-power-sidechannel/ip_repo/axi_ro_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Github/fpga-power-sidechannel/ip_repo/axi_ro_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/fpga-power-sidechannel/ip_repo/axi_ro_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Github/fpga-power-sidechannel/ip_repo/axi_ro_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/fpga-power-sidechannel/ip_repo/axi_ro_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.cache/ip 
Command: synth_design -top ring_oscillator_set_wrap -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_set_wrap' [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator_set_wrap.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOG_NUM_RO bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator_set' [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator_set.sv:9]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOG_NUM_RO bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator' [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator.sv:24]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TFF' [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator.sv:10]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13508]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6155] done synthesizing module 'TFF' (2#1) [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator.sv:10]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39133]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (3#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39133]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator' (4#1) [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator.sv:24]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39133]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (4#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39133]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_set' (5#1) [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator_set.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator_set_wrap' (6#1) [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/sources_1/new/ring_oscillator_set_wrap.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.813 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.813 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1024.813 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:116]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:126]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.srcs/constrs_1/imports/constraints/base.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1069.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1069.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1069.152 ; gain = 44.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.973 ; gain = 54.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    55|
|4     |LUT2   |     5|
|5     |LUT3   |    10|
|6     |LUT4   |     7|
|7     |LUT5   |     8|
|8     |LUT6   |    18|
|9     |FDCE   |    32|
|10    |FDRE   |    28|
|11    |IBUF   |    34|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1084.754 ; gain = 15.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1084.754 ; gain = 59.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1084.754 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 103 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1101.770 ; gain = 76.957
INFO: [Common 17-1381] The checkpoint 'D:/Github/fpga-power-sidechannel/pynq_z2_experiments/pynq_z2_experiments.runs/synth_1/ring_oscillator_set_wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ring_oscillator_set_wrap_utilization_synth.rpt -pb ring_oscillator_set_wrap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 23:15:16 2020...
