{"vcs1":{"timestamp_begin":1711620878.179604040, "rt":1.15, "ut":0.25, "st":0.16}}
{"vcselab":{"timestamp_begin":1711620879.407117105, "rt":0.87, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1711620880.338248798, "rt":0.40, "ut":0.14, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711620877.598191209}
{"VCS_COMP_START_TIME": 1711620877.598191209}
{"VCS_COMP_END_TIME": 1711620882.516190863}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329640}}
{"stitch_vcselab": {"peak_mem": 215176}}
