#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f656fbb80 .scope module, "tb_decoder" "tb_decoder" 2 3;
 .timescale 0 0;
v0000021f65749770_0 .var "c1", 0 0;
v0000021f65749810_0 .var "c2", 0 0;
v0000021f65736430_0 .var "c3", 0 0;
v0000021f657364d0_0 .var "i1", 3 0;
v0000021f65736570_0 .var "i2", 3 0;
v0000021f65736610_0 .net "out", 3 0, v0000021f657496d0_0;  1 drivers
S_0000021f656fbd10 .scope module, "test" "decoder" 2 8, 3 1 0, S_0000021f656fbb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /INPUT 4 "i1";
    .port_info 2 /INPUT 4 "i2";
    .port_info 3 /INPUT 1 "c1";
    .port_info 4 /INPUT 1 "c2";
    .port_info 5 /INPUT 1 "c3";
v0000021f65749450_0 .net "c1", 0 0, v0000021f65749770_0;  1 drivers
v0000021f65712c30_0 .net "c2", 0 0, v0000021f65749810_0;  1 drivers
v0000021f657494f0_0 .net "c3", 0 0, v0000021f65736430_0;  1 drivers
v0000021f65749590_0 .net "i1", 3 0, v0000021f657364d0_0;  1 drivers
v0000021f65749630_0 .net "i2", 3 0, v0000021f65736570_0;  1 drivers
v0000021f657496d0_0 .var "out", 3 0;
E_0000021f65735170/0 .event anyedge, v0000021f65749450_0, v0000021f65712c30_0, v0000021f657494f0_0, v0000021f65749590_0;
E_0000021f65735170/1 .event anyedge, v0000021f65749630_0;
E_0000021f65735170 .event/or E_0000021f65735170/0, E_0000021f65735170/1;
    .scope S_0000021f656fbd10;
T_0 ;
    %wait E_0000021f65735170;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %add;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %sub;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %mul;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %div;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %and;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.23, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.22, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %or;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.27, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.26, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v0000021f65749590_0;
    %load/vec4 v0000021f65749630_0;
    %xor;
    %store/vec4 v0000021f657496d0_0, 0, 4;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0000021f65749450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.31, 4;
    %load/vec4 v0000021f65712c30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.31;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.30, 9;
    %load/vec4 v0000021f657494f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %load/vec4 v0000021f65749590_0;
    %inv;
    %store/vec4 v0000021f657496d0_0, 0, 4;
T_0.28 ;
T_0.25 ;
T_0.21 ;
T_0.17 ;
T_0.13 ;
T_0.9 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021f656fbb80;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000021f656fbb80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 22 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 32 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 52 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 72 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f65736570_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 82 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65749810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f65736430_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021f657364d0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 91 "$display", "c1 = %b, c2 = %b, c3 = %b, i1 = %b, i2 = %b, out = %b", v0000021f65749770_0, v0000021f65749810_0, v0000021f65736430_0, v0000021f657364d0_0, v0000021f65736570_0, v0000021f65736610_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "./design.sv";
