// Seed: 1033893757
`timescale 1ps / 1ps `resetall `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output reg   id_1
);
  reg id_2;
  function id_3;
    input id_4;
    input id_5, id_6, id_7, id_8;
    input id_9;
    begin
      id_1 <= 1;
      id_7 <= id_2;
    end
  endfunction
  always @(posedge id_2) begin
    id_5 = id_4;
  end
endmodule
