verilog work ../../../../bench/verilog/baremetal/main/ram_d1.sv
verilog work ../../../../bench/verilog/baremetal/main/ram_d2.sv
verilog work ../../../../bench/verilog/baremetal/main/ram_dp.sv
verilog work ../../../../bench/verilog/baremetal/main/ram_p2.sv
verilog work ../../../../bench/verilog/baremetal/main/ram_sp.sv
verilog work ../../../../bench/verilog/baremetal/main/glbl.sv
verilog work ../../../../bench/verilog/baremetal/main/msp430_debug.sv
verilog work ../../../../bench/verilog/baremetal/main/msp430_testbench.sv
