// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sha224Accel_sha224Accel,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7s6-cpga196-2I,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.547000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=1938,HLS_SYN_LUT=6692,HLS_VERSION=2025_1}" *)

module sha224Accel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bitstream_dout,
        bitstream_empty_n,
        bitstream_read,
        size,
        output_r,
        output_r_ap_vld
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] bitstream_dout;
input   bitstream_empty_n;
output   bitstream_read;
input  [63:0] size;
output  [223:0] output_r;
output   output_r_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bitstream_read;
reg output_r_ap_vld;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] interHash_addr_reg_519;
wire   [2:0] interHash_addr_1_reg_524;
wire   [2:0] interHash_addr_2_reg_529;
wire    ap_CS_fsm_state2;
wire   [2:0] interHash_addr_3_reg_534;
wire   [2:0] interHash_addr_4_reg_539;
wire    ap_CS_fsm_state3;
wire   [2:0] interHash_addr_5_reg_544;
reg   [63:0] size_read_reg_549;
wire    ap_CS_fsm_state4;
reg   [63:0] counter_load_1_reg_561;
wire    ap_CS_fsm_state5;
reg   [54:0] tmp_reg_566;
wire   [0:0] addSize_1_loc_load_load_fu_461_p1;
reg   [0:0] addSize_1_loc_load_reg_571;
wire    ap_CS_fsm_state7;
wire   [63:0] or_ln_fu_464_p3;
reg   [63:0] or_ln_reg_575;
reg   [31:0] interHash_load_reg_583;
wire    ap_CS_fsm_state16;
reg   [31:0] interHash_load_1_reg_588;
wire    ap_CS_fsm_state17;
reg   [31:0] interHash_load_2_reg_593;
reg   [31:0] interHash_load_3_reg_598;
wire    ap_CS_fsm_state18;
reg   [31:0] interHash_load_4_reg_603;
reg   [4:0] buffer_address0;
reg    buffer_ce0;
reg    buffer_we0;
reg   [0:0] buffer_d0;
wire   [0:0] buffer_q0;
reg   [4:0] buffer_address1;
reg    buffer_ce1;
reg    buffer_we1;
reg   [0:0] buffer_d1;
wire   [0:0] buffer_q1;
reg   [4:0] buffer_1_address0;
reg    buffer_1_ce0;
reg    buffer_1_we0;
reg   [0:0] buffer_1_d0;
wire   [0:0] buffer_1_q0;
reg   [4:0] buffer_1_address1;
reg    buffer_1_ce1;
reg    buffer_1_we1;
reg   [0:0] buffer_1_d1;
wire   [0:0] buffer_1_q1;
reg   [4:0] buffer_2_address0;
reg    buffer_2_ce0;
reg    buffer_2_we0;
reg   [0:0] buffer_2_d0;
wire   [0:0] buffer_2_q0;
reg   [4:0] buffer_2_address1;
reg    buffer_2_ce1;
reg    buffer_2_we1;
reg   [0:0] buffer_2_d1;
wire   [0:0] buffer_2_q1;
reg   [4:0] buffer_3_address0;
reg    buffer_3_ce0;
reg    buffer_3_we0;
reg   [0:0] buffer_3_d0;
wire   [0:0] buffer_3_q0;
reg   [4:0] buffer_3_address1;
reg    buffer_3_ce1;
reg    buffer_3_we1;
reg   [0:0] buffer_3_d1;
wire   [0:0] buffer_3_q1;
reg   [4:0] buffer_4_address0;
reg    buffer_4_ce0;
reg    buffer_4_we0;
reg   [0:0] buffer_4_d0;
wire   [0:0] buffer_4_q0;
reg   [4:0] buffer_4_address1;
reg    buffer_4_ce1;
reg    buffer_4_we1;
reg   [0:0] buffer_4_d1;
wire   [0:0] buffer_4_q1;
reg   [4:0] buffer_5_address0;
reg    buffer_5_ce0;
reg    buffer_5_we0;
reg   [0:0] buffer_5_d0;
wire   [0:0] buffer_5_q0;
reg   [4:0] buffer_5_address1;
reg    buffer_5_ce1;
reg    buffer_5_we1;
reg   [0:0] buffer_5_d1;
wire   [0:0] buffer_5_q1;
reg   [4:0] buffer_6_address0;
reg    buffer_6_ce0;
reg    buffer_6_we0;
reg   [0:0] buffer_6_d0;
wire   [0:0] buffer_6_q0;
reg   [4:0] buffer_6_address1;
reg    buffer_6_ce1;
reg    buffer_6_we1;
reg   [0:0] buffer_6_d1;
wire   [0:0] buffer_6_q1;
reg   [4:0] buffer_7_address0;
reg    buffer_7_ce0;
reg    buffer_7_we0;
reg   [0:0] buffer_7_d0;
wire   [0:0] buffer_7_q0;
reg   [4:0] buffer_7_address1;
reg    buffer_7_ce1;
reg    buffer_7_we1;
reg   [0:0] buffer_7_d1;
wire   [0:0] buffer_7_q1;
reg   [4:0] buffer_8_address0;
reg    buffer_8_ce0;
reg    buffer_8_we0;
reg   [0:0] buffer_8_d0;
wire   [0:0] buffer_8_q0;
reg   [4:0] buffer_8_address1;
reg    buffer_8_ce1;
reg    buffer_8_we1;
reg   [0:0] buffer_8_d1;
wire   [0:0] buffer_8_q1;
reg   [4:0] buffer_9_address0;
reg    buffer_9_ce0;
reg    buffer_9_we0;
reg   [0:0] buffer_9_d0;
wire   [0:0] buffer_9_q0;
reg   [4:0] buffer_9_address1;
reg    buffer_9_ce1;
reg    buffer_9_we1;
reg   [0:0] buffer_9_d1;
wire   [0:0] buffer_9_q1;
reg   [4:0] buffer_10_address0;
reg    buffer_10_ce0;
reg    buffer_10_we0;
reg   [0:0] buffer_10_d0;
wire   [0:0] buffer_10_q0;
reg   [4:0] buffer_10_address1;
reg    buffer_10_ce1;
reg    buffer_10_we1;
reg   [0:0] buffer_10_d1;
wire   [0:0] buffer_10_q1;
reg   [4:0] buffer_11_address0;
reg    buffer_11_ce0;
reg    buffer_11_we0;
reg   [0:0] buffer_11_d0;
wire   [0:0] buffer_11_q0;
reg   [4:0] buffer_11_address1;
reg    buffer_11_ce1;
reg    buffer_11_we1;
reg   [0:0] buffer_11_d1;
wire   [0:0] buffer_11_q1;
reg   [4:0] buffer_12_address0;
reg    buffer_12_ce0;
reg    buffer_12_we0;
reg   [0:0] buffer_12_d0;
wire   [0:0] buffer_12_q0;
reg   [4:0] buffer_12_address1;
reg    buffer_12_ce1;
reg    buffer_12_we1;
reg   [0:0] buffer_12_d1;
wire   [0:0] buffer_12_q1;
reg   [4:0] buffer_13_address0;
reg    buffer_13_ce0;
reg    buffer_13_we0;
reg   [0:0] buffer_13_d0;
wire   [0:0] buffer_13_q0;
reg   [4:0] buffer_13_address1;
reg    buffer_13_ce1;
reg    buffer_13_we1;
reg   [0:0] buffer_13_d1;
wire   [0:0] buffer_13_q1;
reg   [4:0] buffer_14_address0;
reg    buffer_14_ce0;
reg    buffer_14_we0;
reg   [0:0] buffer_14_d0;
wire   [0:0] buffer_14_q0;
reg   [4:0] buffer_14_address1;
reg    buffer_14_ce1;
reg    buffer_14_we1;
reg   [0:0] buffer_14_d1;
wire   [0:0] buffer_14_q1;
reg   [4:0] buffer_15_address0;
reg    buffer_15_ce0;
reg    buffer_15_we0;
reg   [0:0] buffer_15_d0;
wire   [0:0] buffer_15_q0;
reg   [4:0] buffer_15_address1;
reg    buffer_15_ce1;
reg    buffer_15_we1;
reg   [0:0] buffer_15_d1;
wire   [0:0] buffer_15_q1;
reg   [2:0] interHash_address0;
reg    interHash_ce0;
reg    interHash_we0;
reg   [31:0] interHash_d0;
wire   [31:0] interHash_q0;
wire   [31:0] interHash_q1;
reg   [2:0] wordsout_address0;
reg    wordsout_ce0;
reg    wordsout_we0;
wire   [31:0] wordsout_q0;
reg   [3:0] message_address0;
reg    message_ce0;
reg    message_we0;
wire   [31:0] message_q0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_idle;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_ready;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out_ap_vld;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_idle;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_ready;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out_ap_vld;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_idle;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_ready;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0;
wire   [0:0] grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_idle;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_ready;
wire   [3:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0;
wire   [31:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_d0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0;
wire   [4:0] grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1;
wire    grp_chunkProcessor_fu_427_ap_start;
wire    grp_chunkProcessor_fu_427_ap_done;
wire    grp_chunkProcessor_fu_427_ap_idle;
wire    grp_chunkProcessor_fu_427_ap_ready;
wire   [2:0] grp_chunkProcessor_fu_427_input_r_address0;
wire    grp_chunkProcessor_fu_427_input_r_ce0;
wire   [3:0] grp_chunkProcessor_fu_427_message_address0;
wire    grp_chunkProcessor_fu_427_message_ce0;
wire   [2:0] grp_chunkProcessor_fu_427_output_r_address0;
wire    grp_chunkProcessor_fu_427_output_r_ce0;
wire    grp_chunkProcessor_fu_427_output_r_we0;
wire   [31:0] grp_chunkProcessor_fu_427_output_r_d0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_idle;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_ready;
wire   [2:0] grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0;
wire   [2:0] grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0;
wire    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0;
wire   [31:0] grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0;
reg   [0:0] addSize_reg_282;
reg   [0:0] addSize_2_reg_305;
wire    ap_CS_fsm_state15;
wire   [0:0] ap_phi_mux_iterneeded_phi_fu_298_p4;
reg   [0:0] iterneeded_reg_294;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state9;
reg   [0:0] iterneeded_1_reg_318;
reg    grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg;
reg    grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_chunkProcessor_fu_427_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    interHash_we0_out;
reg   [63:0] counter_fu_98;
wire   [63:0] counter_5_fu_475_p2;
wire    ap_CS_fsm_state19;
reg    interHash_we1_local;
reg   [31:0] interHash_d1_local;
reg    interHash_ce1_local;
reg   [2:0] interHash_address1_local;
reg    interHash_we0_local;
reg   [31:0] interHash_d0_local;
reg    interHash_ce0_local;
reg   [2:0] interHash_address0_local;
reg   [18:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg = 1'b0;
#0 grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg = 1'b0;
#0 grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg = 1'b0;
#0 grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg = 1'b0;
#0 grp_chunkProcessor_fu_427_ap_start_reg = 1'b0;
#0 grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg = 1'b0;
#0 counter_fu_98 = 64'd0;
end

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_address0),
    .ce0(buffer_ce0),
    .we0(buffer_we0),
    .d0(buffer_d0),
    .q0(buffer_q0),
    .address1(buffer_address1),
    .ce1(buffer_ce1),
    .we1(buffer_we1),
    .d1(buffer_d1),
    .q1(buffer_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_1_address0),
    .ce0(buffer_1_ce0),
    .we0(buffer_1_we0),
    .d0(buffer_1_d0),
    .q0(buffer_1_q0),
    .address1(buffer_1_address1),
    .ce1(buffer_1_ce1),
    .we1(buffer_1_we1),
    .d1(buffer_1_d1),
    .q1(buffer_1_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_2_address0),
    .ce0(buffer_2_ce0),
    .we0(buffer_2_we0),
    .d0(buffer_2_d0),
    .q0(buffer_2_q0),
    .address1(buffer_2_address1),
    .ce1(buffer_2_ce1),
    .we1(buffer_2_we1),
    .d1(buffer_2_d1),
    .q1(buffer_2_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_3_address0),
    .ce0(buffer_3_ce0),
    .we0(buffer_3_we0),
    .d0(buffer_3_d0),
    .q0(buffer_3_q0),
    .address1(buffer_3_address1),
    .ce1(buffer_3_ce1),
    .we1(buffer_3_we1),
    .d1(buffer_3_d1),
    .q1(buffer_3_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_4_address0),
    .ce0(buffer_4_ce0),
    .we0(buffer_4_we0),
    .d0(buffer_4_d0),
    .q0(buffer_4_q0),
    .address1(buffer_4_address1),
    .ce1(buffer_4_ce1),
    .we1(buffer_4_we1),
    .d1(buffer_4_d1),
    .q1(buffer_4_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_5_address0),
    .ce0(buffer_5_ce0),
    .we0(buffer_5_we0),
    .d0(buffer_5_d0),
    .q0(buffer_5_q0),
    .address1(buffer_5_address1),
    .ce1(buffer_5_ce1),
    .we1(buffer_5_we1),
    .d1(buffer_5_d1),
    .q1(buffer_5_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_6_address0),
    .ce0(buffer_6_ce0),
    .we0(buffer_6_we0),
    .d0(buffer_6_d0),
    .q0(buffer_6_q0),
    .address1(buffer_6_address1),
    .ce1(buffer_6_ce1),
    .we1(buffer_6_we1),
    .d1(buffer_6_d1),
    .q1(buffer_6_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_7_address0),
    .ce0(buffer_7_ce0),
    .we0(buffer_7_we0),
    .d0(buffer_7_d0),
    .q0(buffer_7_q0),
    .address1(buffer_7_address1),
    .ce1(buffer_7_ce1),
    .we1(buffer_7_we1),
    .d1(buffer_7_d1),
    .q1(buffer_7_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_8_address0),
    .ce0(buffer_8_ce0),
    .we0(buffer_8_we0),
    .d0(buffer_8_d0),
    .q0(buffer_8_q0),
    .address1(buffer_8_address1),
    .ce1(buffer_8_ce1),
    .we1(buffer_8_we1),
    .d1(buffer_8_d1),
    .q1(buffer_8_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_9_address0),
    .ce0(buffer_9_ce0),
    .we0(buffer_9_we0),
    .d0(buffer_9_d0),
    .q0(buffer_9_q0),
    .address1(buffer_9_address1),
    .ce1(buffer_9_ce1),
    .we1(buffer_9_we1),
    .d1(buffer_9_d1),
    .q1(buffer_9_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_10_address0),
    .ce0(buffer_10_ce0),
    .we0(buffer_10_we0),
    .d0(buffer_10_d0),
    .q0(buffer_10_q0),
    .address1(buffer_10_address1),
    .ce1(buffer_10_ce1),
    .we1(buffer_10_we1),
    .d1(buffer_10_d1),
    .q1(buffer_10_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_11_address0),
    .ce0(buffer_11_ce0),
    .we0(buffer_11_we0),
    .d0(buffer_11_d0),
    .q0(buffer_11_q0),
    .address1(buffer_11_address1),
    .ce1(buffer_11_ce1),
    .we1(buffer_11_we1),
    .d1(buffer_11_d1),
    .q1(buffer_11_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_12_address0),
    .ce0(buffer_12_ce0),
    .we0(buffer_12_we0),
    .d0(buffer_12_d0),
    .q0(buffer_12_q0),
    .address1(buffer_12_address1),
    .ce1(buffer_12_ce1),
    .we1(buffer_12_we1),
    .d1(buffer_12_d1),
    .q1(buffer_12_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_13_address0),
    .ce0(buffer_13_ce0),
    .we0(buffer_13_we0),
    .d0(buffer_13_d0),
    .q0(buffer_13_q0),
    .address1(buffer_13_address1),
    .ce1(buffer_13_ce1),
    .we1(buffer_13_we1),
    .d1(buffer_13_d1),
    .q1(buffer_13_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_14_address0),
    .ce0(buffer_14_ce0),
    .we0(buffer_14_we0),
    .d0(buffer_14_d0),
    .q0(buffer_14_q0),
    .address1(buffer_14_address1),
    .ce1(buffer_14_ce1),
    .we1(buffer_14_we1),
    .d1(buffer_14_d1),
    .q1(buffer_14_q1)
);

sha224Accel_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buffer_15_address0),
    .ce0(buffer_15_ce0),
    .we0(buffer_15_we0),
    .d0(buffer_15_d0),
    .q0(buffer_15_q0),
    .address1(buffer_15_address1),
    .ce1(buffer_15_ce1),
    .we1(buffer_15_we1),
    .d1(buffer_15_d1),
    .q1(buffer_15_q1)
);

sha224Accel_chunkProcessor_wvars_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
interHash_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(interHash_address0),
    .ce0(interHash_ce0),
    .we0(interHash_we0),
    .d0(interHash_d0),
    .q0(interHash_q0),
    .address1(interHash_address1_local),
    .ce1(interHash_ce1_local),
    .we1(interHash_we1_local),
    .d1(interHash_d1_local),
    .q1(interHash_q1)
);

sha224Accel_wordsout_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
wordsout_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wordsout_address0),
    .ce0(wordsout_ce0),
    .we0(wordsout_we0),
    .d0(grp_chunkProcessor_fu_427_output_r_d0),
    .q0(wordsout_q0)
);

sha224Accel_message_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
message_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(message_address0),
    .ce0(message_ce0),
    .we0(message_we0),
    .d0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_d0),
    .q0(message_q0)
);

sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2 grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start),
    .ap_done(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done),
    .ap_idle(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_idle),
    .ap_ready(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_ready),
    .bitstream_dout(bitstream_dout),
    .bitstream_empty_n(bitstream_empty_n),
    .bitstream_read(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read),
    .addSize(addSize_reg_282),
    .counter(counter_load_1_reg_561),
    .buffer_15_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0),
    .buffer_15_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0),
    .buffer_15_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0),
    .buffer_15_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0),
    .buffer_15_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1),
    .buffer_15_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1),
    .buffer_15_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1),
    .buffer_15_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1),
    .buffer_14_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0),
    .buffer_14_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0),
    .buffer_14_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0),
    .buffer_14_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0),
    .buffer_14_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1),
    .buffer_14_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1),
    .buffer_14_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1),
    .buffer_14_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1),
    .buffer_13_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0),
    .buffer_13_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0),
    .buffer_13_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0),
    .buffer_13_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0),
    .buffer_13_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1),
    .buffer_13_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1),
    .buffer_13_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1),
    .buffer_13_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1),
    .buffer_12_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0),
    .buffer_12_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0),
    .buffer_12_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0),
    .buffer_12_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0),
    .buffer_12_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1),
    .buffer_12_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1),
    .buffer_12_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1),
    .buffer_12_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1),
    .buffer_11_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0),
    .buffer_11_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0),
    .buffer_11_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0),
    .buffer_11_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0),
    .buffer_11_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1),
    .buffer_11_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1),
    .buffer_11_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1),
    .buffer_11_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1),
    .buffer_10_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0),
    .buffer_10_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0),
    .buffer_10_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0),
    .buffer_10_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0),
    .buffer_10_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1),
    .buffer_10_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1),
    .buffer_10_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1),
    .buffer_10_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1),
    .buffer_9_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0),
    .buffer_9_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0),
    .buffer_9_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0),
    .buffer_9_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0),
    .buffer_9_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1),
    .buffer_9_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1),
    .buffer_9_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1),
    .buffer_9_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1),
    .buffer_8_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0),
    .buffer_8_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0),
    .buffer_8_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0),
    .buffer_8_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0),
    .buffer_8_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1),
    .buffer_8_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1),
    .buffer_8_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1),
    .buffer_8_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1),
    .buffer_7_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0),
    .buffer_7_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0),
    .buffer_7_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0),
    .buffer_7_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0),
    .buffer_7_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1),
    .buffer_7_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1),
    .buffer_7_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1),
    .buffer_7_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1),
    .buffer_6_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0),
    .buffer_6_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0),
    .buffer_6_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0),
    .buffer_6_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0),
    .buffer_6_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1),
    .buffer_6_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1),
    .buffer_6_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1),
    .buffer_6_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1),
    .buffer_5_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0),
    .buffer_5_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0),
    .buffer_5_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0),
    .buffer_5_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0),
    .buffer_5_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1),
    .buffer_5_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1),
    .buffer_5_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1),
    .buffer_5_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1),
    .buffer_4_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0),
    .buffer_4_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0),
    .buffer_4_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0),
    .buffer_4_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0),
    .buffer_4_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1),
    .buffer_4_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1),
    .buffer_4_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1),
    .buffer_4_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1),
    .buffer_3_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0),
    .buffer_3_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0),
    .buffer_3_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0),
    .buffer_3_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0),
    .buffer_3_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1),
    .buffer_3_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1),
    .buffer_3_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1),
    .buffer_3_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1),
    .buffer_2_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0),
    .buffer_2_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0),
    .buffer_2_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0),
    .buffer_2_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0),
    .buffer_2_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1),
    .buffer_2_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1),
    .buffer_2_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1),
    .buffer_2_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1),
    .buffer_1_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0),
    .buffer_1_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0),
    .buffer_1_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0),
    .buffer_1_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0),
    .buffer_1_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1),
    .buffer_1_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1),
    .buffer_1_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1),
    .buffer_1_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1),
    .buffer_r_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0),
    .buffer_r_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0),
    .buffer_r_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0),
    .buffer_r_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0),
    .buffer_r_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1),
    .buffer_r_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1),
    .buffer_r_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1),
    .buffer_r_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1),
    .size(size_read_reg_549),
    .addSize_1_out(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out),
    .addSize_1_out_ap_vld(grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out_ap_vld)
);

sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_23_3 grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start),
    .ap_done(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done),
    .ap_idle(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_idle),
    .ap_ready(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_ready),
    .bitstream_dout(bitstream_dout),
    .bitstream_empty_n(bitstream_empty_n),
    .bitstream_read(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read),
    .or_ln(or_ln_reg_575),
    .buffer_15_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0),
    .buffer_15_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0),
    .buffer_15_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0),
    .buffer_15_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0),
    .buffer_15_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1),
    .buffer_15_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1),
    .buffer_15_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1),
    .buffer_15_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1),
    .buffer_14_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0),
    .buffer_14_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0),
    .buffer_14_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0),
    .buffer_14_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0),
    .buffer_14_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1),
    .buffer_14_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1),
    .buffer_14_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1),
    .buffer_14_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1),
    .buffer_13_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0),
    .buffer_13_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0),
    .buffer_13_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0),
    .buffer_13_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0),
    .buffer_13_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1),
    .buffer_13_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1),
    .buffer_13_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1),
    .buffer_13_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1),
    .buffer_12_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0),
    .buffer_12_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0),
    .buffer_12_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0),
    .buffer_12_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0),
    .buffer_12_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1),
    .buffer_12_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1),
    .buffer_12_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1),
    .buffer_12_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1),
    .buffer_11_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0),
    .buffer_11_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0),
    .buffer_11_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0),
    .buffer_11_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0),
    .buffer_11_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1),
    .buffer_11_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1),
    .buffer_11_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1),
    .buffer_11_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1),
    .buffer_10_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0),
    .buffer_10_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0),
    .buffer_10_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0),
    .buffer_10_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0),
    .buffer_10_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1),
    .buffer_10_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1),
    .buffer_10_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1),
    .buffer_10_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1),
    .buffer_9_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0),
    .buffer_9_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0),
    .buffer_9_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0),
    .buffer_9_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0),
    .buffer_9_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1),
    .buffer_9_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1),
    .buffer_9_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1),
    .buffer_9_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1),
    .buffer_8_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0),
    .buffer_8_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0),
    .buffer_8_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0),
    .buffer_8_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0),
    .buffer_8_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1),
    .buffer_8_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1),
    .buffer_8_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1),
    .buffer_8_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1),
    .buffer_7_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0),
    .buffer_7_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0),
    .buffer_7_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0),
    .buffer_7_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0),
    .buffer_7_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1),
    .buffer_7_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1),
    .buffer_7_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1),
    .buffer_7_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1),
    .buffer_6_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0),
    .buffer_6_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0),
    .buffer_6_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0),
    .buffer_6_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0),
    .buffer_6_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1),
    .buffer_6_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1),
    .buffer_6_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1),
    .buffer_6_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1),
    .buffer_5_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0),
    .buffer_5_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0),
    .buffer_5_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0),
    .buffer_5_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0),
    .buffer_5_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1),
    .buffer_5_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1),
    .buffer_5_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1),
    .buffer_5_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1),
    .buffer_4_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0),
    .buffer_4_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0),
    .buffer_4_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0),
    .buffer_4_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0),
    .buffer_4_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1),
    .buffer_4_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1),
    .buffer_4_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1),
    .buffer_4_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1),
    .buffer_3_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0),
    .buffer_3_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0),
    .buffer_3_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0),
    .buffer_3_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0),
    .buffer_3_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1),
    .buffer_3_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1),
    .buffer_3_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1),
    .buffer_3_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1),
    .buffer_2_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0),
    .buffer_2_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0),
    .buffer_2_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0),
    .buffer_2_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0),
    .buffer_2_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1),
    .buffer_2_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1),
    .buffer_2_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1),
    .buffer_2_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1),
    .buffer_1_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0),
    .buffer_1_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0),
    .buffer_1_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0),
    .buffer_1_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0),
    .buffer_1_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1),
    .buffer_1_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1),
    .buffer_1_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1),
    .buffer_1_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1),
    .buffer_r_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0),
    .buffer_r_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0),
    .buffer_r_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0),
    .buffer_r_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0),
    .buffer_r_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1),
    .buffer_r_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1),
    .buffer_r_we1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1),
    .buffer_r_d1(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1),
    .size(size_read_reg_549),
    .addSize_2_out(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out),
    .addSize_2_out_ap_vld(grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out_ap_vld)
);

sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_35_4 grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start),
    .ap_done(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done),
    .ap_idle(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_idle),
    .ap_ready(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_ready),
    .buffer_15_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0),
    .buffer_15_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0),
    .buffer_15_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0),
    .buffer_15_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0),
    .buffer_14_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0),
    .buffer_14_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0),
    .buffer_14_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0),
    .buffer_14_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0),
    .buffer_13_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0),
    .buffer_13_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0),
    .buffer_13_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0),
    .buffer_13_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0),
    .buffer_12_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0),
    .buffer_12_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0),
    .buffer_12_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0),
    .buffer_12_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0),
    .buffer_11_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0),
    .buffer_11_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0),
    .buffer_11_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0),
    .buffer_11_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0),
    .buffer_10_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0),
    .buffer_10_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0),
    .buffer_10_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0),
    .buffer_10_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0),
    .buffer_9_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0),
    .buffer_9_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0),
    .buffer_9_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0),
    .buffer_9_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0),
    .buffer_8_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0),
    .buffer_8_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0),
    .buffer_8_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0),
    .buffer_8_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0),
    .buffer_7_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0),
    .buffer_7_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0),
    .buffer_7_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0),
    .buffer_7_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0),
    .buffer_6_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0),
    .buffer_6_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0),
    .buffer_6_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0),
    .buffer_6_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0),
    .buffer_5_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0),
    .buffer_5_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0),
    .buffer_5_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0),
    .buffer_5_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0),
    .buffer_4_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0),
    .buffer_4_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0),
    .buffer_4_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0),
    .buffer_4_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0),
    .buffer_3_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0),
    .buffer_3_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0),
    .buffer_3_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0),
    .buffer_3_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0),
    .buffer_2_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0),
    .buffer_2_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0),
    .buffer_2_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0),
    .buffer_2_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0),
    .buffer_1_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0),
    .buffer_1_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0),
    .buffer_1_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0),
    .buffer_1_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0),
    .buffer_r_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0),
    .buffer_r_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0),
    .buffer_r_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0),
    .buffer_r_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0),
    .size(size_read_reg_549)
);

sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_43_5 grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start),
    .ap_done(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done),
    .ap_idle(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_idle),
    .ap_ready(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_ready),
    .message_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0),
    .message_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0),
    .message_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0),
    .message_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_d0),
    .buffer_r_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0),
    .buffer_r_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0),
    .buffer_r_q0(buffer_q0),
    .buffer_r_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1),
    .buffer_r_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1),
    .buffer_r_q1(buffer_q1),
    .buffer_1_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0),
    .buffer_1_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0),
    .buffer_1_q0(buffer_1_q0),
    .buffer_1_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1),
    .buffer_1_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1),
    .buffer_1_q1(buffer_1_q1),
    .buffer_2_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0),
    .buffer_2_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0),
    .buffer_2_q0(buffer_2_q0),
    .buffer_2_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1),
    .buffer_2_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1),
    .buffer_2_q1(buffer_2_q1),
    .buffer_3_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0),
    .buffer_3_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0),
    .buffer_3_q0(buffer_3_q0),
    .buffer_3_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1),
    .buffer_3_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1),
    .buffer_3_q1(buffer_3_q1),
    .buffer_4_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0),
    .buffer_4_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0),
    .buffer_4_q0(buffer_4_q0),
    .buffer_4_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1),
    .buffer_4_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1),
    .buffer_4_q1(buffer_4_q1),
    .buffer_5_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0),
    .buffer_5_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0),
    .buffer_5_q0(buffer_5_q0),
    .buffer_5_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1),
    .buffer_5_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1),
    .buffer_5_q1(buffer_5_q1),
    .buffer_6_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0),
    .buffer_6_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0),
    .buffer_6_q0(buffer_6_q0),
    .buffer_6_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1),
    .buffer_6_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1),
    .buffer_6_q1(buffer_6_q1),
    .buffer_7_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0),
    .buffer_7_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0),
    .buffer_7_q0(buffer_7_q0),
    .buffer_7_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1),
    .buffer_7_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1),
    .buffer_7_q1(buffer_7_q1),
    .buffer_8_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0),
    .buffer_8_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0),
    .buffer_8_q0(buffer_8_q0),
    .buffer_8_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1),
    .buffer_8_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1),
    .buffer_8_q1(buffer_8_q1),
    .buffer_9_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0),
    .buffer_9_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0),
    .buffer_9_q0(buffer_9_q0),
    .buffer_9_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1),
    .buffer_9_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1),
    .buffer_9_q1(buffer_9_q1),
    .buffer_10_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0),
    .buffer_10_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0),
    .buffer_10_q0(buffer_10_q0),
    .buffer_10_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1),
    .buffer_10_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1),
    .buffer_10_q1(buffer_10_q1),
    .buffer_11_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0),
    .buffer_11_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0),
    .buffer_11_q0(buffer_11_q0),
    .buffer_11_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1),
    .buffer_11_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1),
    .buffer_11_q1(buffer_11_q1),
    .buffer_12_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0),
    .buffer_12_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0),
    .buffer_12_q0(buffer_12_q0),
    .buffer_12_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1),
    .buffer_12_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1),
    .buffer_12_q1(buffer_12_q1),
    .buffer_13_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0),
    .buffer_13_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0),
    .buffer_13_q0(buffer_13_q0),
    .buffer_13_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1),
    .buffer_13_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1),
    .buffer_13_q1(buffer_13_q1),
    .buffer_14_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0),
    .buffer_14_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0),
    .buffer_14_q0(buffer_14_q0),
    .buffer_14_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1),
    .buffer_14_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1),
    .buffer_14_q1(buffer_14_q1),
    .buffer_15_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0),
    .buffer_15_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0),
    .buffer_15_q0(buffer_15_q0),
    .buffer_15_address1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1),
    .buffer_15_ce1(grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1),
    .buffer_15_q1(buffer_15_q1)
);

sha224Accel_chunkProcessor grp_chunkProcessor_fu_427(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_chunkProcessor_fu_427_ap_start),
    .ap_done(grp_chunkProcessor_fu_427_ap_done),
    .ap_idle(grp_chunkProcessor_fu_427_ap_idle),
    .ap_ready(grp_chunkProcessor_fu_427_ap_ready),
    .input_r_address0(grp_chunkProcessor_fu_427_input_r_address0),
    .input_r_ce0(grp_chunkProcessor_fu_427_input_r_ce0),
    .input_r_q0(interHash_q0),
    .message_address0(grp_chunkProcessor_fu_427_message_address0),
    .message_ce0(grp_chunkProcessor_fu_427_message_ce0),
    .message_q0(message_q0),
    .output_r_address0(grp_chunkProcessor_fu_427_output_r_address0),
    .output_r_ce0(grp_chunkProcessor_fu_427_output_r_ce0),
    .output_r_we0(grp_chunkProcessor_fu_427_output_r_we0),
    .output_r_d0(grp_chunkProcessor_fu_427_output_r_d0)
);

sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_49_7 grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start),
    .ap_done(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done),
    .ap_idle(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_idle),
    .ap_ready(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_ready),
    .wordsout_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0),
    .wordsout_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0),
    .wordsout_q0(wordsout_q0),
    .interHash_address0(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0),
    .interHash_ce0(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0),
    .interHash_we0(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0),
    .interHash_d0(grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_chunkProcessor_fu_427_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_chunkProcessor_fu_427_ap_start_reg <= 1'b1;
        end else if ((grp_chunkProcessor_fu_427_ap_ready == 1'b1)) begin
            grp_chunkProcessor_fu_427_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_phi_mux_iterneeded_phi_fu_298_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg <= 1'b1;
        end else if ((grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_ready == 1'b1)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd0 == addSize_1_loc_load_load_fu_461_p1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg <= 1'b1;
        end else if ((grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_ready == 1'b1)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == addSize_1_loc_load_load_fu_461_p1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_ready == 1'b1)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg <= 1'b1;
        end else if ((grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_ready == 1'b1)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg <= 1'b1;
        end else if ((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_ready == 1'b1)) begin
            grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == addSize_1_loc_load_reg_571) & (1'b1 == ap_CS_fsm_state9))) begin
        addSize_2_reg_305 <= grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_addSize_2_out;
    end else if (((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        addSize_2_reg_305 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        addSize_reg_282 <= addSize_2_reg_305;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addSize_reg_282 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_fu_98 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        counter_fu_98 <= counter_5_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == addSize_1_loc_load_reg_571) & (1'b1 == ap_CS_fsm_state9))) begin
        iterneeded_1_reg_318 <= 1'd1;
    end else if (((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        iterneeded_1_reg_318 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        iterneeded_reg_294 <= iterneeded_1_reg_318;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        iterneeded_reg_294 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        addSize_1_loc_load_reg_571 <= grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out;
        or_ln_reg_575[63 : 9] <= or_ln_fu_464_p3[63 : 9];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        counter_load_1_reg_561 <= counter_fu_98;
        tmp_reg_566 <= {{counter_fu_98[63:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        interHash_load_1_reg_588 <= interHash_q0;
        interHash_load_2_reg_593 <= interHash_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        interHash_load_3_reg_598 <= interHash_q0;
        interHash_load_4_reg_603 <= interHash_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        interHash_load_reg_583 <= interHash_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        size_read_reg_549 <= size;
    end
end

always @ (*) begin
    if ((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_chunkProcessor_fu_427_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        bitstream_read = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_bitstream_read;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        bitstream_read = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_bitstream_read;
    end else begin
        bitstream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_10_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_10_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address0;
    end else begin
        buffer_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_10_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_address1;
    end else begin
        buffer_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_10_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_10_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce0;
    end else begin
        buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_10_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_ce1;
    end else begin
        buffer_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_10_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d0;
    end else begin
        buffer_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_d1;
    end else begin
        buffer_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_10_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we0;
    end else begin
        buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_10_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_10_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_10_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_10_we1;
    end else begin
        buffer_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_11_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_11_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address0;
    end else begin
        buffer_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_11_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_address1;
    end else begin
        buffer_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_11_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_11_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce0;
    end else begin
        buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_11_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_ce1;
    end else begin
        buffer_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_11_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d0;
    end else begin
        buffer_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_d1;
    end else begin
        buffer_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_11_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we0;
    end else begin
        buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_11_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_11_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_11_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_11_we1;
    end else begin
        buffer_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_12_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_12_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address0;
    end else begin
        buffer_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_12_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_address1;
    end else begin
        buffer_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_12_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_12_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce0;
    end else begin
        buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_12_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_12_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_ce1;
    end else begin
        buffer_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_12_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d0;
    end else begin
        buffer_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_d1;
    end else begin
        buffer_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_12_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we0;
    end else begin
        buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_12_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_12_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_12_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_12_we1;
    end else begin
        buffer_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_13_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_13_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address0;
    end else begin
        buffer_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_13_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_address1;
    end else begin
        buffer_13_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_13_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_13_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce0;
    end else begin
        buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_13_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_13_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_ce1;
    end else begin
        buffer_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_13_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d0;
    end else begin
        buffer_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_d1;
    end else begin
        buffer_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_13_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we0;
    end else begin
        buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_13_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_13_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_13_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_13_we1;
    end else begin
        buffer_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_14_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_14_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address0;
    end else begin
        buffer_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_14_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_address1;
    end else begin
        buffer_14_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_14_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_14_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce0;
    end else begin
        buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_14_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_14_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_ce1;
    end else begin
        buffer_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_14_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d0;
    end else begin
        buffer_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_d1;
    end else begin
        buffer_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_14_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we0;
    end else begin
        buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_14_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_14_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_14_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_14_we1;
    end else begin
        buffer_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_15_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_15_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address0;
    end else begin
        buffer_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_15_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_address1;
    end else begin
        buffer_15_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_15_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_15_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce0;
    end else begin
        buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_15_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_15_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_ce1;
    end else begin
        buffer_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_15_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d0;
    end else begin
        buffer_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_d1;
    end else begin
        buffer_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_15_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we0;
    end else begin
        buffer_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_15_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_15_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_15_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_15_we1;
    end else begin
        buffer_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_1_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_1_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address0;
    end else begin
        buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_1_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_address1;
    end else begin
        buffer_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_1_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_1_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce0;
    end else begin
        buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_1_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_ce1;
    end else begin
        buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_1_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d0;
    end else begin
        buffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_d1;
    end else begin
        buffer_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_1_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we0;
    end else begin
        buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_1_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_1_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_1_we1;
    end else begin
        buffer_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_2_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_2_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address0;
    end else begin
        buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_2_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_address1;
    end else begin
        buffer_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_2_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_2_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce0;
    end else begin
        buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_2_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_ce1;
    end else begin
        buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_2_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d0;
    end else begin
        buffer_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_d1;
    end else begin
        buffer_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_2_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we0;
    end else begin
        buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_2_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_2_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_2_we1;
    end else begin
        buffer_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_3_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_3_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address0;
    end else begin
        buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_3_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_address1;
    end else begin
        buffer_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_3_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_3_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce0;
    end else begin
        buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_3_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_ce1;
    end else begin
        buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_3_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d0;
    end else begin
        buffer_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_d1;
    end else begin
        buffer_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_3_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we0;
    end else begin
        buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_3_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_3_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_3_we1;
    end else begin
        buffer_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_4_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_4_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address0;
    end else begin
        buffer_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_4_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_address1;
    end else begin
        buffer_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_4_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_4_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce0;
    end else begin
        buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_4_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_ce1;
    end else begin
        buffer_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_4_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d0;
    end else begin
        buffer_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_d1;
    end else begin
        buffer_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_4_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we0;
    end else begin
        buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_4_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_4_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_4_we1;
    end else begin
        buffer_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_5_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_5_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address0;
    end else begin
        buffer_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_5_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_address1;
    end else begin
        buffer_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_5_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_5_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce0;
    end else begin
        buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_5_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_ce1;
    end else begin
        buffer_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_5_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d0;
    end else begin
        buffer_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_d1;
    end else begin
        buffer_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_5_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we0;
    end else begin
        buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_5_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_5_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_5_we1;
    end else begin
        buffer_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_6_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_6_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address0;
    end else begin
        buffer_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_6_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_address1;
    end else begin
        buffer_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_6_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_6_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce0;
    end else begin
        buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_6_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_ce1;
    end else begin
        buffer_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_6_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d0;
    end else begin
        buffer_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_d1;
    end else begin
        buffer_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_6_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we0;
    end else begin
        buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_6_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_6_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_6_we1;
    end else begin
        buffer_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_7_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_7_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address0;
    end else begin
        buffer_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_7_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_address1;
    end else begin
        buffer_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_7_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_7_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce0;
    end else begin
        buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_7_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_ce1;
    end else begin
        buffer_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_7_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d0;
    end else begin
        buffer_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_d1;
    end else begin
        buffer_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_7_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we0;
    end else begin
        buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_7_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_7_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_7_we1;
    end else begin
        buffer_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_8_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_8_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address0;
    end else begin
        buffer_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_8_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_address1;
    end else begin
        buffer_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_8_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_8_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce0;
    end else begin
        buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_8_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_ce1;
    end else begin
        buffer_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_8_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d0;
    end else begin
        buffer_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_d1;
    end else begin
        buffer_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_8_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we0;
    end else begin
        buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_8_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_8_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_8_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_8_we1;
    end else begin
        buffer_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_9_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_9_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address0;
    end else begin
        buffer_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_9_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_address1;
    end else begin
        buffer_9_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_9_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_9_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce0;
    end else begin
        buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_9_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_ce1;
    end else begin
        buffer_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_9_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d0;
    end else begin
        buffer_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_d1;
    end else begin
        buffer_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_9_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we0;
    end else begin
        buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_9_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_9_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_9_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_9_we1;
    end else begin
        buffer_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address0;
    end else begin
        buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_address1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_address1;
    end else begin
        buffer_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce0;
    end else begin
        buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_buffer_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_ce1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_ce1;
    end else begin
        buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d0;
    end else begin
        buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_d1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_d1;
    end else begin
        buffer_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_buffer_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we0;
    end else begin
        buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_buffer_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buffer_we1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_buffer_r_we1;
    end else begin
        buffer_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        interHash_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        interHash_address0 = grp_chunkProcessor_fu_427_input_r_address0;
    end else begin
        interHash_address0 = interHash_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        interHash_address0_local = interHash_addr_1_reg_524;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        interHash_address0_local = interHash_addr_3_reg_534;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        interHash_address0_local = interHash_addr_5_reg_544;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        interHash_address0_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        interHash_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        interHash_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        interHash_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        interHash_address0_local = 64'd1;
    end else begin
        interHash_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        interHash_address1_local = interHash_addr_reg_519;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        interHash_address1_local = interHash_addr_2_reg_529;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        interHash_address1_local = interHash_addr_4_reg_539;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        interHash_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        interHash_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        interHash_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        interHash_address1_local = 64'd0;
    end else begin
        interHash_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        interHash_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        interHash_ce0 = grp_chunkProcessor_fu_427_input_r_ce0;
    end else begin
        interHash_ce0 = interHash_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        interHash_ce0_local = 1'b1;
    end else begin
        interHash_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        interHash_ce1_local = 1'b1;
    end else begin
        interHash_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        interHash_d0 = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_d0;
    end else begin
        interHash_d0 = interHash_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        interHash_d0_local = 32'd3204075428;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        interHash_d0_local = 32'd1750603025;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        interHash_d0_local = 32'd4144912697;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        interHash_d0_local = 32'd914150663;
    end else begin
        interHash_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        interHash_d1_local = 32'd1694076839;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        interHash_d1_local = 32'd4290775857;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        interHash_d1_local = 32'd812702999;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        interHash_d1_local = 32'd3238371032;
    end else begin
        interHash_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        interHash_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_interHash_we0;
    end else begin
        interHash_we0 = (interHash_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        interHash_we0_local = 1'b1;
    end else begin
        interHash_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        interHash_we1_local = 1'b1;
    end else begin
        interHash_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        message_address0 = grp_chunkProcessor_fu_427_message_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        message_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_address0;
    end else begin
        message_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        message_ce0 = grp_chunkProcessor_fu_427_message_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        message_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_ce0;
    end else begin
        message_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        message_we0 = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_message_we0;
    end else begin
        message_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        output_r_ap_vld = 1'b1;
    end else begin
        output_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wordsout_address0 = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        wordsout_address0 = grp_chunkProcessor_fu_427_output_r_address0;
    end else begin
        wordsout_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        wordsout_ce0 = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_wordsout_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        wordsout_ce0 = grp_chunkProcessor_fu_427_output_r_ce0;
    end else begin
        wordsout_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        wordsout_we0 = grp_chunkProcessor_fu_427_output_r_we0;
    end else begin
        wordsout_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((ap_phi_mux_iterneeded_phi_fu_298_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'd1 == addSize_1_loc_load_load_fu_461_p1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_chunkProcessor_fu_427_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addSize_1_loc_load_load_fu_461_p1 = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_addSize_1_out;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_iterneeded_phi_fu_298_p4 = iterneeded_reg_294;

assign counter_5_fu_475_p2 = (counter_fu_98 + 64'd512);

assign grp_chunkProcessor_fu_427_ap_start = grp_chunkProcessor_fu_427_ap_start_reg;

assign grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start = grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333_ap_start_reg;

assign grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start = grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360_ap_start_reg;

assign grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start = grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385_ap_start_reg;

assign grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start = grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406_ap_start_reg;

assign grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start = grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436_ap_start_reg;

assign interHash_addr_1_reg_524 = 64'd1;

assign interHash_addr_2_reg_529 = 64'd2;

assign interHash_addr_3_reg_534 = 64'd3;

assign interHash_addr_4_reg_539 = 64'd4;

assign interHash_addr_5_reg_544 = 64'd5;

assign interHash_addr_reg_519 = 64'd0;

assign interHash_we0_out = interHash_we0_local;

assign or_ln_fu_464_p3 = {{tmp_reg_566}, {9'd448}};

assign output_r = {{{{{{{interHash_q1}, {interHash_q0}}, {interHash_load_4_reg_603}}, {interHash_load_3_reg_598}}, {interHash_load_2_reg_593}}, {interHash_load_1_reg_588}}, {interHash_load_reg_583}};

always @ (posedge ap_clk) begin
    or_ln_reg_575[8:0] <= 9'b111000000;
end

endmodule //sha224Accel
