{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722225699101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722225699121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 09:31:38 2024 " "Processing started: Mon Jul 29 09:31:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722225699121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225699121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integrate -c integrate " "Command: quartus_map --read_settings_files=on --write_settings_files=off integrate -c integrate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225699121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722225701591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722225701591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722225719714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225719714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722225719714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225719714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/Data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722225719724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225719724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_path.v(4) " "Verilog HDL Declaration information at control_path.v(4): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_path.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/control_path.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1722225719724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.v 1 1 " "Found 1 design units, including 1 entities, in source file control_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/control_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722225719734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225719734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrate.v 1 1 " "Found 1 design units, including 1 entities, in source file integrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrate " "Found entity 1: integrate" {  } { { "integrate.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/integrate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722225719734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225719734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file integrate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrate_tb " "Found entity 1: integrate_tb" {  } { { "integrate_tb.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/integrate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722225719744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225719744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integrate " "Elaborating entity \"integrate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722225719824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path Data_path:d1 " "Elaborating entity \"Data_path\" for hierarchy \"Data_path:d1\"" {  } { { "integrate.v" "d1" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/integrate.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722225719874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register Data_path:d1\|shift_register:sa " "Elaborating entity \"shift_register\" for hierarchy \"Data_path:d1\|shift_register:sa\"" {  } { { "Data_path.v" "sa" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/Data_path.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722225719894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Data_path:d1\|adder:a1 " "Elaborating entity \"adder\" for hierarchy \"Data_path:d1\|adder:a1\"" {  } { { "Data_path.v" "a1" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/Data_path.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722225719904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:c1 " "Elaborating entity \"control_path\" for hierarchy \"control_path:c1\"" {  } { { "integrate.v" "c1" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/integrate.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722225719924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722225720894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722225721214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/output_files/integrate.map.smsg " "Generated suppressed messages file G:/pratik/Pratik IMP documents/COEP/College/VLSI/CLPD/quartus/112107025_Pratik_Kadam/29.Adder-Datapath Control Path/output_files/integrate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225721244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722225721414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722225721414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722225721464 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722225721464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722225721464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722225721464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722225721494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 09:32:01 2024 " "Processing ended: Mon Jul 29 09:32:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722225721494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722225721494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722225721494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722225721494 ""}
