<?xml version="1.0" encoding="utf-8"?>
<vias>
  <!-- Not all vias have an explicit through layer -->
  <via>
    <name>NW Pad to Wiring</name>
    <resistance>0.0</resistance> <!-- Ohms --> <!-- dummy -->
    <resistivity>0.0</resistivity> <!-- Ohms.m^2 --> <!-- dummy -->
    <layer>v3</layer>
    <min_size>0.5</min_size>
    <component> <!-- components are typically the layers that are connected via the via -->
      <layer>m1_nwpad</layer>
      <inclusion>2.0</inclusion>
    </component>
    <component>
      <layer>m5_wiring</layer>
      <inclusion>2.0</inclusion> <!-- dummy -->
    </component>
  </via>
  <via>
    <name>LED Pad to Wiring</name>
    <resistance>0.0</resistance> <!-- dummy -->
    <resistivity>0.0</resistivity> <!-- dummy -->
    <layer>v3</layer>
    <min_size>0.5</min_size>
    <component>
      <layer>m4_ledpad</layer>
      <inclusion>2.0</inclusion>
    </component>
    <component>
      <layer>m5_wiring</layer>
      <inclusion>2.0</inclusion> <!-- dummy -->
    </component>
  </via>
  <via>
    <name>LED Pad to P+</name>
    <resistance>140</resistance>
    <layer>v3</layer>
    <min_size>0.5</min_size>
    <component>
      <layer>m4_ledpad</layer>
      <inclusion>0.0</inclusion>
    </component>
    <component>
      <layer>wg_shallow</layer>
      <inclusion>2.0</inclusion>
    </component>
    <component>
      <layer>dp_p+</layer>
      <inclusion>0.0</inclusion> <!-- minimum 25um^2 overlap between them within v3 -->
    </component>
  </via>
  <via>
    <name>LED Pad to N+</name>
    <resistance>90</resistance>
    <layer>v3</layer>
    <min_size>0.5</min_size>
    <component>
      <layer>m4_ledpad</layer>
      <inclusion>0.0</inclusion>
    </component>
    <component>
      <layer>wg_shallow</layer>
      <inclusion>2.0</inclusion>
    </component>
    <component>
      <layer>dp_n+</layer>
      <inclusion>0.0</inclusion> <!-- minimum 25um^2 overlap between them within v3 -->
    </component>
  </via>
  <via>
    <name>Bond Pad</name>
    <resistance>0.0</resistance> <!-- dummy -->
    <layer>v5</layer>
    <min_size>40.0</min_size> <!-- dummy -->
    <component>
      <layer>m5_wiring</layer>
      <inclusion>5.0</inclusion> <!-- dummy -->
    </component>
  </via>
  <via>
    <name>Probe Pad</name>
    <resistance>0.0</resistance> <!-- dummy -->
    <layer>v5</layer>
    <min_size>100.0</min_size> <!-- dummy -->
    <component>
      <layer>m5_wiring</layer>
      <inclusion>5.0</inclusion> <!-- dummy -->
    </component>
  </via>
</vias>
