
*** Running vivado
    with args -log AXI2SDRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI2SDRAM.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source AXI2SDRAM.tcl -notrace
Command: synth_design -top AXI2SDRAM -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 208615 
WARNING: [Synth 8-2490] overwriting previous definition of module AXIL_Slave_FSM [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave_fsm.sv:1]
WARNING: [Synth 8-2490] overwriting previous definition of module async_fifo [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo.v:2]
WARNING: [Synth 8-2490] overwriting previous definition of module async_fifo_1 [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo_1.v:2]
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/fifo.sv:4]
WARNING: [Synth 8-2490] overwriting previous definition of module SDRAM_Controller [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:1]
WARNING: [Synth 8-2490] overwriting previous definition of module async_fifo [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo.v:2]
WARNING: [Synth 8-2490] overwriting previous definition of module async_fifo_1 [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo_1.v:2]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1632.418 ; gain = 186.734 ; free physical = 3865 ; free virtual = 10331
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI2SDRAM' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axi2sdram_wrapper.sv:5]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SDRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter SDRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SDRAM_BANK_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXIL_Slave_FSM' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave_fsm.sv:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave_fsm.sv:108]
WARNING: [Synth 8-6014] Unused sequential element reg_wdata_reg was removed.  [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave_fsm.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'AXIL_Slave_FSM' (1#1) [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave_fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/fifo.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo.v:2]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (2#1) [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_1' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo_1.v:2]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_1' (3#1) [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/async_fifo_1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (4#1) [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/fifo.sv:4]
WARNING: [Synth 8-7023] instance 'FIFO_inst' of module 'FIFO' has 33 connections declared, but only 27 given [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axi2sdram_wrapper.sv:144]
INFO: [Synth 8-6157] synthesizing module 'SDRAM_Controller' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:1]
	Parameter SDRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter SDRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SDRAM_BANK_WIDTH bound to: 2 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sdram_dq_io_reg_reg was removed.  [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:56]
WARNING: [Synth 8-3848] Net SD_RD_ADDR_EN in module/entity SDRAM_Controller does not have driver. [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:11]
WARNING: [Synth 8-3848] Net SD_RD_DATA_EN in module/entity SDRAM_Controller does not have driver. [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:12]
WARNING: [Synth 8-3848] Net SD_WR_ADDR_EN in module/entity SDRAM_Controller does not have driver. [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:13]
WARNING: [Synth 8-3848] Net SD_WR_DATA_EN in module/entity SDRAM_Controller does not have driver. [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:14]
WARNING: [Synth 8-3848] Net SD_RD_DATA_IN in module/entity SDRAM_Controller does not have driver. [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'SDRAM_Controller' (5#1) [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/SDRAM_Controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AXI2SDRAM' (6#1) [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axi2sdram_wrapper.sv:5]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_ADDR_EN
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_EN
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_EN
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_EN
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[31]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[30]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[29]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[28]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[27]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[26]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[25]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[24]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[23]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[22]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[21]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[20]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[19]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[18]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[17]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[16]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[15]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[14]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[13]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[12]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[11]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[10]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[9]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[8]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[7]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[6]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[5]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[4]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[3]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[2]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[1]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_RD_DATA_IN[0]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[15]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[14]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[13]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[12]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[11]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[10]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[9]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[8]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[7]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[6]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[5]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[4]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[3]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[2]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[1]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port sdram_dq_io[0]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[31]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[30]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[29]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[28]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[27]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[26]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[25]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[24]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[23]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[22]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[21]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[20]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[19]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[18]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[17]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[16]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[15]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[14]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[13]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[12]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[11]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[10]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[9]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[8]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[7]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[6]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[5]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[4]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[3]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[2]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[1]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_ADDR_OUT[0]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[31]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[30]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[29]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[28]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[27]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[26]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[25]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[24]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[23]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[22]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[21]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[20]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[19]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[18]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[17]
WARNING: [Synth 8-3331] design SDRAM_Controller has unconnected port SD_WR_DATA_OUT[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1670.293 ; gain = 224.609 ; free physical = 3905 ; free virtual = 10371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1687.137 ; gain = 241.453 ; free physical = 3903 ; free virtual = 10369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1695.141 ; gain = 249.457 ; free physical = 3903 ; free virtual = 10369
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AXIL_RD_DATA_EN_reg' into 'reg_rvalid_reg' [/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Design/AXI2SDRAM_Wrapper/axil_slave_fsm.sv:197]
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'AXIL_Slave_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'AXIL_Slave_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'nxt_op_state_reg' in module 'SDRAM_Controller'
INFO: [Synth 8-5544] ROM "sdram_cas_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_ba_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_a_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_delay_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdram_cs_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_refresh_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'AXIL_Slave_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'AXIL_Slave_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                             0000
                 iSTATE2 |                            00010 |                             0001
                 iSTATE1 |                            00100 |                             0010
                 iSTATE8 |                            01000 |                             0101
                  iSTATE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nxt_op_state_reg' using encoding 'one-hot' in module 'SDRAM_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1706.047 ; gain = 260.363 ; free physical = 3863 ; free virtual = 10330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 40    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---RAMs : 
	               1K Bit         RAMs := 4     
	               60 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXIL_Slave_FSM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 6     
Module async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 8     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module async_fifo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---RAMs : 
	               60 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SDRAM_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design AXI2SDRAM has port BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design AXI2SDRAM has port BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design AXI2SDRAM has port RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design AXI2SDRAM has port RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design AXI2SDRAM has port sdram_cke_o driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/wr_ptr_reg_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/wr_ptr_reg_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/wr_ptr_reg_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/wr_ptr_reg_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/wr_ptr_reg_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/wr_ptr_reg_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WDATA_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WDATA_FIFO/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WDATA_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WDATA_FIFO/rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WDATA_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WDATA_FIFO/rd_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WDATA_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WDATA_FIFO/rd_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WDATA_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WDATA_FIFO/rd_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WDATA_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WDATA_FIFO/rd_ptr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WADDR_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WADDR_FIFO/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WADDR_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WADDR_FIFO/rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WADDR_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WADDR_FIFO/rd_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WADDR_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WADDR_FIFO/rd_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WADDR_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WADDR_FIFO/rd_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/WADDR_FIFO/rd_ptr0_inferred__0 /\FIFO_inst/WADDR_FIFO/rd_ptr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/_inferred /\FIFO_inst/RDATA_FIFO/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/_inferred /\FIFO_inst/RDATA_FIFO/wr_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/_inferred /\FIFO_inst/RDATA_FIFO/wr_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/_inferred /\FIFO_inst/RDATA_FIFO/wr_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/_inferred /\FIFO_inst/RDATA_FIFO/wr_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RDATA_FIFO/_inferred /\FIFO_inst/RDATA_FIFO/wr_ptr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RADDR_FIFO/_inferred /\FIFO_inst/RADDR_FIFO/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RADDR_FIFO/_inferred /\FIFO_inst/RADDR_FIFO/wr_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RADDR_FIFO/_inferred /\FIFO_inst/RADDR_FIFO/wr_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RADDR_FIFO/_inferred /\FIFO_inst/RADDR_FIFO/wr_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RADDR_FIFO/_inferred /\FIFO_inst/RADDR_FIFO/wr_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FIFO_inst/RADDR_FIFO/_inferred /\FIFO_inst/RADDR_FIFO/wr_ptr_reg[5] )
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_dqm_o_reg[0]' (FDRE) to 'SDRAM_Master/sdram_dqm_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDRAM_Master/sdram_dqm_o_reg[1] )
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[0]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[1]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[2]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[3]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[4]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[5]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[6]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[7]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[8]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[10]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_a_o_reg[11]' (FDRE) to 'SDRAM_Master/sdram_a_o_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDRAM_Master/sdram_a_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'SDRAM_Master/sdram_ba_o_reg[0]' (FDRE) to 'SDRAM_Master/sdram_ba_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDRAM_Master/sdram_ba_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDRAM_Master/sdram_cs_o_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1825.359 ; gain = 379.676 ; free physical = 3682 ; free virtual = 10155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------+-----------+----------------------+--------------+
|AXI2SDRAM   | FIFO_inst/RDATA_FIFO/Data_reg | Implied   | 64 x 32              | RAM64M x 22	 | 
+------------+-------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3679 ; free virtual = 10151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------------+-----------+----------------------+--------------+
|AXI2SDRAM   | FIFO_inst/RDATA_FIFO/Data_reg | Implied   | 64 x 32              | RAM64M x 22	 | 
+------------+-------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'FIFO_inst/RDATA_FIFO/rd_ptr_reg_rep[0]' (FDCE) to 'FIFO_inst/RDATA_FIFO/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'FIFO_inst/RDATA_FIFO/rd_ptr_reg_rep[1]' (FDCE) to 'FIFO_inst/RDATA_FIFO/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'FIFO_inst/RDATA_FIFO/rd_ptr_reg_rep[2]' (FDCE) to 'FIFO_inst/RDATA_FIFO/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'FIFO_inst/RDATA_FIFO/rd_ptr_reg_rep[3]' (FDCE) to 'FIFO_inst/RDATA_FIFO/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'FIFO_inst/RDATA_FIFO/rd_ptr_reg_rep[4]' (FDCE) to 'FIFO_inst/RDATA_FIFO/rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'FIFO_inst/RDATA_FIFO/rd_ptr_reg_rep[5]' (FDCE) to 'FIFO_inst/RDATA_FIFO/rd_ptr_reg[5]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3679 ; free virtual = 10152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |    46|
|5     |LUT3   |    10|
|6     |LUT4   |     6|
|7     |LUT5   |     7|
|8     |LUT6   |    18|
|9     |RAM64M |    22|
|10    |FDCE   |    50|
|11    |FDRE   |    69|
|12    |FDSE   |     2|
|13    |IBUF   |     8|
|14    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   317|
|2     |  AXI_Slave    |AXIL_Slave_FSM   |    67|
|3     |  FIFO_inst    |FIFO             |   126|
|4     |    RDATA_FIFO |async_fifo       |   100|
|5     |    WADDR_FIFO |async_fifo_0     |    13|
|6     |    WDATA_FIFO |async_fifo_1     |    13|
|7     |  SDRAM_Master |SDRAM_Controller |    50|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3676 ; free virtual = 10147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 196 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.328 ; gain = 382.645 ; free physical = 3678 ; free virtual = 10149
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.336 ; gain = 382.645 ; free physical = 3678 ; free virtual = 10149
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.234 ; gain = 0.000 ; free physical = 3748 ; free virtual = 10220
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.949 ; gain = 0.000 ; free physical = 3666 ; free virtual = 10138
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1968.949 ; gain = 523.266 ; free physical = 3798 ; free virtual = 10270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.949 ; gain = 0.000 ; free physical = 3798 ; free virtual = 10270
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vlsi/Desktop/CDAC_Project/AXI2SDRAM/Scripts/project_1/project_1.runs/synth_1/AXI2SDRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI2SDRAM_utilization_synth.rpt -pb AXI2SDRAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 14 07:12:39 2024...
