#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 01:29:31 2025
# Process ID: 81639
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2440.094 ; gain = 114.992 ; free physical = 208116 ; free virtual = 326259
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81665
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2878.582 ; gain = 414.562 ; free physical = 204533 ; free virtual = 322928
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in3000/reduction-in3000-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 4748.137 ; gain = 2284.117 ; free physical = 203914 ; free virtual = 322371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 4748.137 ; gain = 2284.117 ; free physical = 207190 ; free virtual = 325656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 4768.062 ; gain = 2304.043 ; free physical = 207172 ; free virtual = 325653
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 4810.062 ; gain = 2346.043 ; free physical = 200497 ; free virtual = 322291
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 260   
	                8 Bit    Registers := 3280  
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4812  
	   2 Input    8 Bit        Muxes := 4239  
	   2 Input    7 Bit        Muxes := 3588  
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 980   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'reg_58936_reg[7]' (FDE) to 'reg_58856_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58856_reg[7]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58756_reg[7]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58291_reg[3]' (FDE) to 'reg_58291_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58301_reg[3]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58311_reg[3]' (FDE) to 'reg_58311_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_58321_reg[3]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58331_reg[3]' (FDE) to 'reg_58331_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_58341_reg[3]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58351_reg[3]' (FDE) to 'reg_58351_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_58291_reg[4]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58301_reg[4]' (FDE) to 'reg_58301_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58311_reg[4]' (FDE) to 'reg_58311_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58321_reg[4]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58331_reg[4]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58341_reg[4]' (FDE) to 'reg_58341_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_58351_reg[4]' (FDE) to 'reg_58351_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_58291_reg[5]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58301_reg[5]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58311_reg[5]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58321_reg[5]' (FDE) to 'reg_58321_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58331_reg[5]' (FDE) to 'reg_58331_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58341_reg[5]' (FDE) to 'reg_58341_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58351_reg[5]' (FDE) to 'reg_58351_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58291_reg[6]' (FDE) to 'reg_58291_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58301_reg[6]' (FDE) to 'reg_58301_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58311_reg[6]' (FDE) to 'reg_58311_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58321_reg[6]' (FDE) to 'reg_58321_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58331_reg[6]' (FDE) to 'reg_58331_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58341_reg[6]' (FDE) to 'reg_58341_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58351_reg[6]' (FDE) to 'reg_58351_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58291_reg[9]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58301_reg[9]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58311_reg[9]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58321_reg[9]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58331_reg[9]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58341_reg[9]' (FDE) to 'reg_58351_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58351_reg[9]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58291_reg[10]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58301_reg[10]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58311_reg[10]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58321_reg[10]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58331_reg[10]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58341_reg[10]' (FDE) to 'reg_58351_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58351_reg[10]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58346_reg[7]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58336_reg[7]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58326_reg[7]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58316_reg[7]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58306_reg[7]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58296_reg[7]' (FDE) to 'reg_58286_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58286_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58281_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i779_i779_i_i_reg_160370_reg[7] )
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[3]' (FDE) to 'reg_58041_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_58061_reg[3]' (FDE) to 'reg_58041_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_58071_reg[3]' (FDE) to 'reg_58071_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[4]' (FDE) to 'reg_58041_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_58051_reg[4]' (FDE) to 'reg_58041_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[5]' (FDE) to 'reg_58041_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58051_reg[5]' (FDE) to 'reg_58041_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58061_reg[5]' (FDE) to 'reg_58041_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58071_reg[5]' (FDE) to 'reg_58041_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[6]' (FDE) to 'reg_58041_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58051_reg[6]' (FDE) to 'reg_58041_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58061_reg[6]' (FDE) to 'reg_58041_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58071_reg[6]' (FDE) to 'reg_58041_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[7]' (FDE) to 'reg_58041_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58051_reg[7]' (FDE) to 'reg_58041_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58061_reg[7]' (FDE) to 'reg_58041_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58071_reg[7]' (FDE) to 'reg_58041_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[9]' (FDE) to 'reg_58041_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58051_reg[9]' (FDE) to 'reg_58041_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58061_reg[9]' (FDE) to 'reg_58041_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58071_reg[9]' (FDE) to 'reg_58041_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58041_reg[10]' (FDE) to 'reg_58051_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58051_reg[10]' (FDE) to 'reg_58061_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58061_reg[10]' (FDE) to 'reg_58071_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_58071_reg[10]' (FDE) to 'reg_58266_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58066_reg[7]' (FDE) to 'reg_58266_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58056_reg[7]' (FDE) to 'reg_58266_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58046_reg[7]' (FDE) to 'reg_58266_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_58036_reg[7]' (FDE) to 'reg_58266_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i2627_i_i_1_reg_159925_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i_i2625_i_i_1_reg_159915_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i_i2699_i_i_1_reg_159895_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i385_i385_i_i_reg_160470_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58696_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58506_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i_i2701_i_i_reg_159900_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i_i3487_i_i_reg_159690_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58656_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i145_i_i_i3973_i_i_reg_159570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58436_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i861_i_i3415_i_i_reg_159720_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58076_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i640_i_i_i_reg_160570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_57704_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_reg_160580_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_30058_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_30054_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_30050_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_30046_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_30042_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i2053_i2053_i_i_reg_160050_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58906_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58636_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i707_i_i3261_i_i_1_reg_159765_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58631_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_58951_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i539_i539_i_i_reg_160430_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:40 . Memory (MB): peak = 4826.074 ; gain = 2362.055 ; free physical = 198021 ; free virtual = 322231
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:53 . Memory (MB): peak = 4826.074 ; gain = 2362.055 ; free physical = 197904 ; free virtual = 322211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:03:01 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 197548 ; free virtual = 321866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:44 ; elapsed = 00:03:16 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 195613 ; free virtual = 319977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:45 ; elapsed = 00:03:17 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 193580 ; free virtual = 317944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:48 ; elapsed = 00:03:20 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 197515 ; free virtual = 321879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:03:20 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 197514 ; free virtual = 321878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:36 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 195205 ; free virtual = 319571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:03:36 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 193674 ; free virtual = 318040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |  5810|
|4     |LUT3  |  3852|
|5     |LUT4  |  8911|
|6     |LUT5  | 22809|
|7     |LUT6  | 27466|
|8     |MUXF7 |    36|
|9     |FDRE  | 27455|
|10    |FDSE  |    16|
|11    |IBUF  | 24004|
|12    |OBUF  |    48|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+-------+
|      |Instance                                                           |Module                                                                  |Cells  |
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+-------+
|1     |top                                                                |                                                                        | 120414|
|2     |  Block_entry24_proc_U0                                            |hls_dummy_Block_entry24_proc                                            |     35|
|3     |  sparse_arr_feat_reduce_out_1_U                                   |hls_dummy_fifo_w8_d2_S                                                  |     37|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_7                                       |     29|
|5     |  sparse_arr_feat_reduce_out_2_U                                   |hls_dummy_fifo_w8_d2_S_0                                                |     37|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_6                                       |     29|
|7     |  sparse_arr_feat_reduce_out_3_U                                   |hls_dummy_fifo_w8_d2_S_1                                                |     43|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_5                                       |     29|
|9     |  sparse_arr_feat_reduce_out_4_U                                   |hls_dummy_fifo_w8_d2_S_2                                                |     42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_4                                       |     29|
|11    |  sparse_arr_feat_reduce_out_U                                     |hls_dummy_fifo_w8_d2_S_3                                                |     38|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg                                         |     29|
|13    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_60_1_5_4 |  96124|
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:03:37 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 193046 ; free virtual = 317412
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:07 ; elapsed = 00:03:38 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 211185 ; free virtual = 335551
Synthesis Optimization Complete : Time (s): cpu = 00:03:07 ; elapsed = 00:03:38 . Memory (MB): peak = 4834.078 ; gain = 2370.059 ; free physical = 211312 ; free virtual = 335661
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4834.078 ; gain = 0.000 ; free physical = 211775 ; free virtual = 336165
INFO: [Netlist 29-17] Analyzing 24041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4878.180 ; gain = 0.000 ; free physical = 211603 ; free virtual = 336116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 68cf509d
INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:35 ; elapsed = 00:04:07 . Memory (MB): peak = 4878.180 ; gain = 2438.086 ; free physical = 211613 ; free virtual = 336126
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18408.519; main = 4151.893; forked = 14490.601
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23472.203; main = 4878.184; forked = 18642.043
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4942.211 ; gain = 64.031 ; free physical = 211576 ; free virtual = 336213

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ae991374

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4981.789 ; gain = 39.578 ; free physical = 210953 ; free virtual = 336146

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ae991374

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 210966 ; free virtual = 336168
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ae991374

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 210963 ; free virtual = 336164
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9899514f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 210965 ; free virtual = 336166
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1161e5477

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 210693 ; free virtual = 335894
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 187790f5f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 208607 ; free virtual = 333809
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c102669c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 207662 ; free virtual = 332863

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c102669c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 206341 ; free virtual = 331546

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c102669c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 206341 ; free virtual = 331546

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 206332 ; free virtual = 331538
Ending Netlist Obfuscation Task | Checksum: c102669c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4981.789 ; gain = 0.000 ; free physical = 206312 ; free virtual = 331518
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 4981.789 ; gain = 103.609 ; free physical = 206306 ; free virtual = 331511
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 01:35:15 2025...
