Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 10:50:01 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/array_mult_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------+
|      Characteristics      |                               Path #1                               |
+---------------------------+---------------------------------------------------------------------+
| Requirement               | 10.000                                                              |
| Path Delay                | 8.186                                                               |
| Logic Delay               | 5.097(63%)                                                          |
| Net Delay                 | 3.089(37%)                                                          |
| Clock Skew                | -0.049                                                              |
| Slack                     | 0.330                                                               |
| Clock Uncertainty         | 0.035                                                               |
| Clock Relationship        | Safely Timed                                                        |
| Clock Delay Group         | Same Clock                                                          |
| Logic Levels              | 4                                                                   |
| Routes                    | NA                                                                  |
| Logical Path              | FDRE/C-(16)-LUT4-(64)-LUT6-(1)-LUT3-(1)-DSP48E1-(1)-DSP48E1/PCIN[0] |
| Start Point Clock         | ap_clk                                                              |
| End Point Clock           | ap_clk                                                              |
| DSP Block                 | Seq                                                                 |
| RAM Registers             | None-None                                                           |
| IO Crossings              | 0                                                                   |
| Config Crossings          | 0                                                                   |
| SLR Crossings             | 0                                                                   |
| PBlocks                   | 0                                                                   |
| High Fanout               | 64                                                                  |
| Dont Touch                | 0                                                                   |
| Mark Debug                | 0                                                                   |
| Start Point Pin Primitive | FDRE/C                                                              |
| End Point Pin Primitive   | DSP48E1/PCIN[0]                                                     |
| Start Point Pin           | ap_enable_reg_pp0_iter0_reg_reg/C                                   |
| End Point Pin             | buff0_reg/PCIN[0]                                                   |
+---------------------------+---------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+---+---+---+---+----+----+----+
| End Point Clock | Requirement |  2 |  3  |  4  | 5 | 6 | 7 | 8 |  9 | 10 | 11 |
+-----------------+-------------+----+-----+-----+---+---+---+---+----+----+----+
| ap_clk          | 10.000ns    | 89 | 446 | 391 | 8 | 8 | 8 | 8 | 26 |  8 |  8 |
+-----------------+-------------+----+-----+-----+---+---+---+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


