###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:44:34 2016
#  Command:           report_timing -nworst  10 -net > timing.rep.5.final
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.548
= Slack Time                   -5.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.681
     = Beginpoint Arrival Time       0.681
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \tx_core/axi_master /\haddr1_d_reg[2] /CLK         |   ^   | \tx_core/axi_master /net7708__L2_N1       |         |       |   0.681 |   -4.678 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] /Q           |   ^   | \tx_core/axi_master /haddr1_d[2]          | DFFSR   | 0.136 |   0.817 |   -4.542 | 
     | \tx_core/axi_master /U1570/A                       |   ^   | \tx_core/axi_master /haddr1_d[2]          | BUFX2   | 0.000 |   0.817 |   -4.542 | 
     | \tx_core/axi_master /U1570/Y                       |   ^   | \tx_core/axi_master /n1445                | BUFX2   | 0.048 |   0.865 |   -4.494 | 
     | \tx_core/axi_master /U822/B                        |   ^   | \tx_core/axi_master /n1445                | XOR2X1  | 0.000 |   0.865 |   -4.494 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.034 |   0.899 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.899 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.909 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.909 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.056 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.056 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.121 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.121 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.133 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.133 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.272 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.272 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.416 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.423 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.488 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.488 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.491 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.491 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.630 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.630 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.948 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.973 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.082 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.083 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.140 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.140 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.170 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.170 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.302 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.303 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.334 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.334 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.411 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.413 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.493 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.505 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.577 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.577 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.633 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.633 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.791 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.833 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.961 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.973 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.069 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.070 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.166 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.166 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.203 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.207 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.344 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.350 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.478 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.486 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.545 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.545 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.548 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.548 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.618
- Setup                         5.630
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.548
= Slack Time                   -5.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.681
     = Beginpoint Arrival Time       0.681
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \tx_core/axi_master /\haddr1_d_reg[2] /CLK         |   ^   | \tx_core/axi_master /net7708__L2_N1       |         |       |   0.681 |   -4.678 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] /Q           |   ^   | \tx_core/axi_master /haddr1_d[2]          | DFFSR   | 0.136 |   0.817 |   -4.542 | 
     | \tx_core/axi_master /U1570/A                       |   ^   | \tx_core/axi_master /haddr1_d[2]          | BUFX2   | 0.000 |   0.817 |   -4.542 | 
     | \tx_core/axi_master /U1570/Y                       |   ^   | \tx_core/axi_master /n1445                | BUFX2   | 0.048 |   0.865 |   -4.494 | 
     | \tx_core/axi_master /U822/B                        |   ^   | \tx_core/axi_master /n1445                | XOR2X1  | 0.000 |   0.865 |   -4.494 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.034 |   0.899 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.899 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.909 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.909 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.056 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.056 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.121 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.121 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.133 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.133 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.272 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.272 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.416 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.423 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.488 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.488 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.491 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.491 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.630 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.630 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.948 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.973 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.082 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.083 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.140 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.140 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.170 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.170 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.302 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.303 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.334 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.334 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.411 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.413 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.493 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.505 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.577 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.577 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.633 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.633 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.791 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.833 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.961 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.973 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.069 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.070 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.166 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.166 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.203 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.207 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.344 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.350 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.478 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.486 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.545 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.545 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.548 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.548 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.538
= Slack Time                   -5.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RDATA [2]                                 |   ^   | \m_r_dch.RDATA [2]                        |         |       |   0.720 |   -4.629 | 
     | \tx_core/axi_master /U714/A                        |   ^   | \m_r_dch.RDATA [2]                        | INVX2   | 0.006 |   0.727 |   -4.623 | 
     | \tx_core/axi_master /U714/Y                        |   v   | \tx_core/axi_master /n2391                | INVX2   | 0.107 |   0.833 |   -4.516 | 
     | \tx_core/axi_master /U822/A                        |   v   | \tx_core/axi_master /n2391                | XOR2X1  | 0.008 |   0.842 |   -4.508 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.047 |   0.889 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.889 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.899 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.899 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.046 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.046 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.111 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.111 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.123 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.123 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.262 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.262 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.405 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.412 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.478 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.478 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.481 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.481 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.620 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.620 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.938 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.963 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.072 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.073 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.130 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.130 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.160 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.160 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.292 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.293 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.324 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.324 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.401 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.403 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.483 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.495 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.567 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.567 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.623 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.623 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.781 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.823 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.951 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.963 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.059 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.060 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.156 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.156 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.193 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.197 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.334 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.340 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.468 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.476 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.535 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.535 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.538 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.538 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.618
- Setup                         5.630
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.538
= Slack Time                   -5.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RDATA [2]                                 |   ^   | \m_r_dch.RDATA [2]                        |         |       |   0.720 |   -4.629 | 
     | \tx_core/axi_master /U714/A                        |   ^   | \m_r_dch.RDATA [2]                        | INVX2   | 0.006 |   0.727 |   -4.623 | 
     | \tx_core/axi_master /U714/Y                        |   v   | \tx_core/axi_master /n2391                | INVX2   | 0.107 |   0.833 |   -4.516 | 
     | \tx_core/axi_master /U822/A                        |   v   | \tx_core/axi_master /n2391                | XOR2X1  | 0.008 |   0.842 |   -4.508 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.047 |   0.889 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.889 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.899 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.899 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.046 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.046 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.111 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.111 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.123 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.123 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.262 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.262 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.405 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.412 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.478 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.478 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.481 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.481 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.620 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.620 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.938 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.963 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.072 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.073 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.130 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.130 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.160 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.160 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.292 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.293 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.324 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.324 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.401 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.403 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.483 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.495 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.567 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.567 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.623 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.623 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.781 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.823 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.951 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.963 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.059 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.060 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.156 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.156 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.193 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.197 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.334 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.340 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.468 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.476 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.535 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.535 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.538 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.538 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (v) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.536
= Slack Time                   -5.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.681
     = Beginpoint Arrival Time       0.681
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \tx_core/axi_master /\haddr1_d_reg[2] /CLK         |   ^   | \tx_core/axi_master /net7708__L2_N1       |         |       |   0.681 |   -4.666 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] /Q           |   v   | \tx_core/axi_master /haddr1_d[2]          | DFFSR   | 0.130 |   0.811 |   -4.536 | 
     | \tx_core/axi_master /U1570/A                       |   v   | \tx_core/axi_master /haddr1_d[2]          | BUFX2   | 0.000 |   0.811 |   -4.536 | 
     | \tx_core/axi_master /U1570/Y                       |   v   | \tx_core/axi_master /n1445                | BUFX2   | 0.043 |   0.854 |   -4.493 | 
     | \tx_core/axi_master /U822/B                        |   v   | \tx_core/axi_master /n1445                | XOR2X1  | 0.000 |   0.855 |   -4.492 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.032 |   0.887 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.887 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.896 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.896 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.044 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.044 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.109 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.109 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.120 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.120 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.260 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.260 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.403 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.410 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.476 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.476 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.479 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.479 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.618 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.618 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.936 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.960 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.070 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.070 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.128 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.128 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.158 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.158 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.290 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.290 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.322 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.322 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.399 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.401 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.480 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.493 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.565 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.565 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.621 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.621 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.778 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.821 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.948 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.961 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.057 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.058 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.153 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.153 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.190 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.194 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.332 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.337 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.466 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.473 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.533 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.533 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.536 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.536 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (v) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.618
- Setup                         5.630
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.536
= Slack Time                   -5.347
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.681
     = Beginpoint Arrival Time       0.681
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \tx_core/axi_master /\haddr1_d_reg[2] /CLK         |   ^   | \tx_core/axi_master /net7708__L2_N1       |         |       |   0.681 |   -4.666 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] /Q           |   v   | \tx_core/axi_master /haddr1_d[2]          | DFFSR   | 0.130 |   0.811 |   -4.536 | 
     | \tx_core/axi_master /U1570/A                       |   v   | \tx_core/axi_master /haddr1_d[2]          | BUFX2   | 0.000 |   0.811 |   -4.536 | 
     | \tx_core/axi_master /U1570/Y                       |   v   | \tx_core/axi_master /n1445                | BUFX2   | 0.043 |   0.854 |   -4.493 | 
     | \tx_core/axi_master /U822/B                        |   v   | \tx_core/axi_master /n1445                | XOR2X1  | 0.000 |   0.855 |   -4.492 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.032 |   0.887 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.887 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.896 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.896 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.044 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.044 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.109 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.109 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.120 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.120 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.260 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.260 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.403 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.410 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.476 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.476 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.479 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.479 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.618 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.618 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.936 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.960 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.070 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.070 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.128 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.128 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.158 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.158 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.290 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.290 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.322 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.322 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.399 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.401 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.480 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.493 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.565 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.565 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.621 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.621 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.778 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.821 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.948 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.961 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.057 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.058 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.153 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.153 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.190 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.194 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.332 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.337 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.466 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.473 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.533 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.533 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.536 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.536 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.529
= Slack Time                   -5.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.681
     = Beginpoint Arrival Time       0.681
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \tx_core/axi_master /\haddr1_d_reg[2] /CLK         |   ^   | \tx_core/axi_master /net7708__L2_N1          |         |       |   0.681 |   -4.659 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] /Q           |   ^   | \tx_core/axi_master /haddr1_d[2]             | DFFSR   | 0.136 |   0.817 |   -4.523 | 
     | \tx_core/axi_master /U1570/A                       |   ^   | \tx_core/axi_master /haddr1_d[2]             | BUFX2   | 0.000 |   0.817 |   -4.523 | 
     | \tx_core/axi_master /U1570/Y                       |   ^   | \tx_core/axi_master /n1445                   | BUFX2   | 0.048 |   0.865 |   -4.475 | 
     | \tx_core/axi_master /U822/B                        |   ^   | \tx_core/axi_master /n1445                   | XOR2X1  | 0.000 |   0.865 |   -4.475 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                    | XOR2X1  | 0.034 |   0.899 |   -4.441 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                    | INVX1   | 0.000 |   0.899 |   -4.441 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                     | INVX1   | 0.009 |   0.909 |   -4.432 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                     | NOR2X1  | 0.000 |   0.909 |   -4.432 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                    | NOR2X1  | 0.147 |   1.056 |   -4.284 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                    | AND2X2  | 0.000 |   1.056 |   -4.284 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                    | AND2X2  | 0.065 |   1.121 |   -4.219 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                    | INVX1   | 0.000 |   1.121 |   -4.219 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.011 |   1.133 |   -4.208 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.000 |   1.133 |   -4.208 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                    | INVX1   | 0.139 |   1.272 |   -4.069 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                    | NAND2X1 | 0.000 |   1.272 |   -4.068 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                    | NAND2X1 | 0.143 |   1.416 |   -3.925 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                    | INVX1   | 0.007 |   1.423 |   -3.918 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.066 |   1.488 |   -3.852 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.000 |   1.488 |   -3.852 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                    | INVX1   | 0.003 |   1.491 |   -3.850 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                    | NOR2X1  | 0.000 |   1.491 |   -3.850 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.139 |   1.630 |   -3.710 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.630 |   -3.710 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.318 |   1.948 |   -3.392 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.025 |   1.973 |   -3.368 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.123 |   2.095 |   -3.245 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.095 |   -3.245 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.035 |   2.131 |   -3.210 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.131 |   -3.210 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.020 |   2.151 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.151 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.132 |   2.283 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.284 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.032 |   2.315 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.315 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.077 |   2.392 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.002 |   2.394 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.080 |   2.474 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.012 |   2.486 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.072 |   2.558 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.558 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.056 |   2.614 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.614 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.157 |   2.772 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.043 |   2.814 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.128 |   2.942 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X2  | 0.012 |   2.954 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32              | AND2X2  | 0.097 |   3.050 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32              | NOR3X1  | 0.001 |   3.051 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.095 |   3.147 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.147 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.037 |   3.184 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.004 |   3.188 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.137 |   3.325 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.331 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.128 |   3.459 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.467 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.059 |   3.526 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   3.526 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.003 |   3.529 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   3.529 |   -1.812 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[2] /Q                (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.618
- Setup                         5.630
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.529
= Slack Time                   -5.341
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.681
     = Beginpoint Arrival Time       0.681
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \tx_core/axi_master /\haddr1_d_reg[2] /CLK         |   ^   | \tx_core/axi_master /net7708__L2_N1          |         |       |   0.681 |   -4.659 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] /Q           |   ^   | \tx_core/axi_master /haddr1_d[2]             | DFFSR   | 0.136 |   0.817 |   -4.523 | 
     | \tx_core/axi_master /U1570/A                       |   ^   | \tx_core/axi_master /haddr1_d[2]             | BUFX2   | 0.000 |   0.817 |   -4.523 | 
     | \tx_core/axi_master /U1570/Y                       |   ^   | \tx_core/axi_master /n1445                   | BUFX2   | 0.048 |   0.865 |   -4.475 | 
     | \tx_core/axi_master /U822/B                        |   ^   | \tx_core/axi_master /n1445                   | XOR2X1  | 0.000 |   0.865 |   -4.475 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                    | XOR2X1  | 0.034 |   0.899 |   -4.441 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                    | INVX1   | 0.000 |   0.899 |   -4.441 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                     | INVX1   | 0.009 |   0.909 |   -4.432 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                     | NOR2X1  | 0.000 |   0.909 |   -4.432 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                    | NOR2X1  | 0.147 |   1.056 |   -4.284 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                    | AND2X2  | 0.000 |   1.056 |   -4.284 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                    | AND2X2  | 0.065 |   1.121 |   -4.219 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                    | INVX1   | 0.000 |   1.121 |   -4.219 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.011 |   1.133 |   -4.208 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.000 |   1.133 |   -4.208 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                    | INVX1   | 0.139 |   1.272 |   -4.069 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                    | NAND2X1 | 0.000 |   1.272 |   -4.068 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                    | NAND2X1 | 0.143 |   1.416 |   -3.925 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                    | INVX1   | 0.007 |   1.423 |   -3.918 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.066 |   1.488 |   -3.852 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.000 |   1.488 |   -3.852 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                    | INVX1   | 0.003 |   1.491 |   -3.850 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                    | NOR2X1  | 0.000 |   1.491 |   -3.850 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.139 |   1.630 |   -3.710 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.630 |   -3.710 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.318 |   1.948 |   -3.392 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.025 |   1.973 |   -3.368 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.123 |   2.095 |   -3.245 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.095 |   -3.245 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.035 |   2.131 |   -3.210 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.131 |   -3.210 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.020 |   2.151 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.151 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.132 |   2.283 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.284 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.032 |   2.315 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.315 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.077 |   2.392 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.002 |   2.394 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.080 |   2.474 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.012 |   2.486 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.072 |   2.558 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.558 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.056 |   2.614 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.614 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.157 |   2.772 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.043 |   2.814 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.128 |   2.942 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X2  | 0.012 |   2.954 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32              | AND2X2  | 0.097 |   3.050 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32              | NOR3X1  | 0.001 |   3.051 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.095 |   3.147 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.147 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.037 |   3.184 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.004 |   3.188 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.137 |   3.325 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.331 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.128 |   3.459 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.467 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.059 |   3.526 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   3.526 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.003 |   3.529 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   3.529 |   -1.812 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (v) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.365
+ Time Given                   -3.927
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.526
= Slack Time                   -5.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.076
     = Beginpoint Arrival Time            0.676
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RDATA [2]                                 |   v   | \m_r_dch.RDATA [2]                        |         |       |   0.676 |   -4.661 | 
     | \tx_core/axi_master /U714/A                        |   v   | \m_r_dch.RDATA [2]                        | INVX2   | 0.006 |   0.682 |   -4.655 | 
     | \tx_core/axi_master /U714/Y                        |   ^   | \tx_core/axi_master /n2391                | INVX2   | 0.133 |   0.815 |   -4.522 | 
     | \tx_core/axi_master /U822/A                        |   ^   | \tx_core/axi_master /n2391                | XOR2X1  | 0.008 |   0.824 |   -4.513 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.053 |   0.877 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.877 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.886 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.886 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.034 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.034 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.099 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.099 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.110 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.110 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.250 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.250 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.393 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.400 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.466 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.466 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.469 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.469 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.608 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.608 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.926 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.950 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.060 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.060 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.118 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.118 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.148 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.148 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.280 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.280 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.312 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.312 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.389 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.391 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.470 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.483 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.554 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.555 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.611 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.611 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.768 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.811 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.938 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.950 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.047 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.048 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.143 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.143 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.180 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.184 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.322 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.327 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.456 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.463 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.523 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.523 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.525 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.526 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (v) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.618
- Setup                         5.630
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -1.812
- Arrival Time                  3.526
= Slack Time                   -5.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.076
     = Beginpoint Arrival Time            0.676
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RDATA [2]                                 |   v   | \m_r_dch.RDATA [2]                        |         |       |   0.676 |   -4.661 | 
     | \tx_core/axi_master /U714/A                        |   v   | \m_r_dch.RDATA [2]                        | INVX2   | 0.006 |   0.682 |   -4.655 | 
     | \tx_core/axi_master /U714/Y                        |   ^   | \tx_core/axi_master /n2391                | INVX2   | 0.133 |   0.815 |   -4.522 | 
     | \tx_core/axi_master /U822/A                        |   ^   | \tx_core/axi_master /n2391                | XOR2X1  | 0.008 |   0.824 |   -4.513 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                 | XOR2X1  | 0.053 |   0.877 |   -4.460 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                 | INVX1   | 0.000 |   0.877 |   -4.460 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                  | INVX1   | 0.009 |   0.886 |   -4.451 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                  | NOR2X1  | 0.000 |   0.886 |   -4.451 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                 | NOR2X1  | 0.147 |   1.034 |   -4.303 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                 | AND2X2  | 0.000 |   1.034 |   -4.303 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                 | AND2X2  | 0.065 |   1.099 |   -4.238 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                 | INVX1   | 0.000 |   1.099 |   -4.238 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.011 |   1.110 |   -4.227 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                 | INVX1   | 0.000 |   1.110 |   -4.227 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                 | INVX1   | 0.139 |   1.250 |   -4.088 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                 | NAND2X1 | 0.000 |   1.250 |   -4.087 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                 | NAND2X1 | 0.143 |   1.393 |   -3.944 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                 | INVX1   | 0.007 |   1.400 |   -3.937 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.066 |   1.466 |   -3.871 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                  | INVX1   | 0.000 |   1.466 |   -3.871 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                 | INVX1   | 0.003 |   1.469 |   -3.869 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                 | NOR2X1  | 0.000 |   1.469 |   -3.869 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.139 |   1.608 |   -3.729 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.608 |   -3.729 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.318 |   1.926 |   -3.411 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.025 |   1.950 |   -3.387 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.110 |   2.060 |   -3.277 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.060 |   -3.277 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.058 |   2.118 |   -3.219 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.118 |   -3.219 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.030 |   2.148 |   -3.189 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.148 |   -3.189 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.132 |   2.280 |   -3.057 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.280 |   -3.057 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.032 |   2.312 |   -3.025 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.312 |   -3.025 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.077 |   2.389 |   -2.948 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.002 |   2.391 |   -2.946 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.080 |   2.470 |   -2.867 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.012 |   2.483 |   -2.854 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.072 |   2.554 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.555 |   -2.783 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.056 |   2.611 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.611 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.157 |   2.768 |   -2.569 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.043 |   2.811 |   -2.526 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.128 |   2.938 |   -2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.012 |   2.950 |   -2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.097 |   3.047 |   -2.290 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.048 |   -2.289 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.095 |   3.143 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.143 |   -2.194 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.037 |   3.180 |   -2.157 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.004 |   3.184 |   -2.153 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.137 |   3.322 |   -2.015 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.327 |   -2.010 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.128 |   3.456 |   -1.882 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.463 |   -1.874 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.059 |   3.523 |   -1.815 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   3.523 |   -1.814 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.003 |   3.525 |   -1.812 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   3.526 |   -1.812 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 

