<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='225' type='void llvm::TargetPassConfig::addIRPasses()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='223'>/// Add common target configurable passes that perform LLVM IR to IR
  /// transforms following machine independent optimization.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='800' ll='876' type='void llvm::TargetPassConfig::addIRPasses()'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1046' u='c' c='_ZN4llvm16TargetPassConfig13addISelPassesEv'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='798'>/// Add common target configurable passes that perform LLVM IR to IR transforms
/// following machine independent optimization.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='450' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='481' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='842' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='906' u='c' c='_ZN12_GLOBAL__N_116AMDGPUPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='401' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='420' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='143' c='_ZN12_GLOBAL__N_113BPFPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.cpp' l='145' u='c' c='_ZN12_GLOBAL__N_113BPFPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='331' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='332' u='c' c='_ZN12_GLOBAL__N_117HexagonPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='258' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='259' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='272' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='310' u='c' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='419' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='150' c='_ZN12_GLOBAL__N_115RISCVPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='152' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='160' c='_ZN12_GLOBAL__N_115SparcPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.cpp' l='163' u='c' c='_ZN12_GLOBAL__N_115SparcPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='232' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_117SystemZPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='355' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='411' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='415' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig11addIRPassesEv'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='85' c='_ZN12_GLOBAL__N_115XCorePassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.cpp' l='88' u='c' c='_ZN12_GLOBAL__N_115XCorePassConfig11addIRPassesEv'/>
