
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Industrial
     Memoria_RAM_impl1.ngd -o Memoria_RAM_impl1_map.ncd -pr
     Memoria_RAM_impl1.prf -mp Memoria_RAM_impl1.mrp -lpf D:/Semestre
     2-2020/DSD/Practicas/Top Memoria RAM/impl1/Memoria_RAM_impl1_synplify.lpf
     -lpf D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/Memoria_RAM.lpf -c 0
     -gui -msgset D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.3.469
Mapped on:  12/07/20  11:01:06

Design Summary
--------------

   Number of registers:     30 out of  7209 (0%)
      PFU registers:           30 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        23 out of  3432 (1%)
      SLICEs as Logic/ROM:     17 out of  3432 (0%)
      SLICEs as RAM:            6 out of  2574 (0%)
      SLICEs as Carry:          8 out of  3432 (0%)
   Number of LUT4s:         45 out of  6864 (1%)
      Number used as logic LUTs:         17
      Number used as distributed RAM:    12
      Number used as ripple logic:       16
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net cto5/clk_w_1: 4 loads, 4 rising, 0 falling (Driver: cto5/clk_w_1 )
     Net cto5/clk_r: 5 loads, 5 rising, 0 falling (Driver: cto5/clk_r )

                                    Page 1




Design:  top                                           Date:  12/07/20  11:01:06

Design Summary (cont)
---------------------
     Net imx_aux[1]: 8 loads, 8 rising, 0 falling (Driver: cto1/OSCInst0 )
     Net mux_aux: 2 loads, 2 rising, 0 falling (Driver: cto7/ex_mux )
     Net q14_aux: 2 loads, 2 rising, 0 falling (Driver: cto3/Qaux[14] )
   Number of Clock Enables:  0
   Number of local set/reset loads for net csr_c merged into GSR:  9
   Number of LSRs:  1
     Net clr_c: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net q9_aux[0]: 21 loads
     Net q9_aux[1]: 20 loads
     Net q9_aux[2]: 19 loads
     Net cto5/O_tri_enable: 8 loads
     Net clr_c: 4 loads
     Net csr_c: 4 loads
     Net wr_c: 3 loads
     Net cto5/dato_ram/AD0_INT: 2 loads
     Net cto5/dato_ram/AD1_INT: 2 loads
     Net cto5/dato_ram/AD2_INT: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'csr_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| col[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| csr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[2]              | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  top                                           Date:  12/07/20  11:01:06

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| col[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| fil[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| IR[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| wr                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block cto2/GND undriven or does not drive anything - clipped.
Block cto2/VCC undriven or does not drive anything - clipped.
Block cto4/GND undriven or does not drive anything - clipped.
Block cto6/GND undriven or does not drive anything - clipped.
Block cto6/VCC undriven or does not drive anything - clipped.
Signal O_tri_enable_i was merged into signal cto5/O_tri_enable
Signal cto1/GND undriven or does not drive anything - clipped.
Signal cto3/GND undriven or does not drive anything - clipped.
Signal cto5/GND undriven or does not drive anything - clipped.
Signal cto5/VCC undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal cto1/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal cto3/Qaux_cry_0_COUT[13] undriven or does not drive anything - clipped.

                                    Page 3




Design:  top                                           Date:  12/07/20  11:01:06

Removed logic (cont)
--------------------
Signal cto3/Qaux_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal cto3/N_1 undriven or does not drive anything - clipped.
Block cto5/O_tri_enable_RNICMF was optimized away.
Block cto1/GND was optimized away.
Block cto3/GND was optimized away.
Block cto5/GND was optimized away.
Block cto5/VCC was optimized away.

Memory Usage
------------

/cto5:
    EBRs: 0
    RAM SLICEs: 4
    Logic SLICEs: 2
    PFU Registers: 9
/cto5/dato_ram:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/cto5/dato_ram_0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                cto1/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     imx_aux[1]
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: cto1/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'csr_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'csr_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will

                                    Page 4




Design:  top                                           Date:  12/07/20  11:01:06

GSR Usage (cont)
----------------
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        















































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
