{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 10:26:57 2018 " "Info: Processing started: Wed Apr 18 10:26:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register estadoAtual.C RST\[21\]~reg0 420.17 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 420.17 MHz between source register \"estadoAtual.C\" and destination register \"RST\[21\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.268 ns + Longest register register " "Info: + Longest register to register delay is 1.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estadoAtual.C 1 REG LCFF_X20_Y49_N9 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y49_N9; Fanout = 29; REG Node = 'estadoAtual.C'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estadoAtual.C } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.149 ns) 1.184 ns RST\[21\]~reg0feeder 2 COMB LCCOMB_X25_Y49_N18 1 " "Info: 2: + IC(1.035 ns) + CELL(0.149 ns) = 1.184 ns; Loc. = LCCOMB_X25_Y49_N18; Fanout = 1; COMB Node = 'RST\[21\]~reg0feeder'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { estadoAtual.C RST[21]~reg0feeder } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.268 ns RST\[21\]~reg0 3 REG LCFF_X25_Y49_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.268 ns; Loc. = LCFF_X25_Y49_N19; Fanout = 1; REG Node = 'RST\[21\]~reg0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RST[21]~reg0feeder RST[21]~reg0 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 18.38 % ) " "Info: Total cell delay = 0.233 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.035 ns ( 81.62 % ) " "Info: Total interconnect delay = 1.035 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { estadoAtual.C RST[21]~reg0feeder RST[21]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "1.268 ns" { estadoAtual.C {} RST[21]~reg0feeder {} RST[21]~reg0 {} } { 0.000ns 1.035ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.914 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.537 ns) 2.914 ns RST\[21\]~reg0 3 REG LCFF_X25_Y49_N19 1 " "Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.914 ns; Loc. = LCFF_X25_Y49_N19; Fanout = 1; REG Node = 'RST\[21\]~reg0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock~clkctrl RST[21]~reg0 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.37 % ) " "Info: Total cell delay = 1.526 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 47.63 % ) " "Info: Total interconnect delay = 1.388 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RST[21]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RST[21]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.274ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.912 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.537 ns) 2.912 ns estadoAtual.C 3 REG LCFF_X20_Y49_N9 29 " "Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N9; Fanout = 29; REG Node = 'estadoAtual.C'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { clock~clkctrl estadoAtual.C } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.40 % ) " "Info: Total cell delay = 1.526 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl estadoAtual.C } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} estadoAtual.C {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RST[21]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RST[21]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.274ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl estadoAtual.C } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} estadoAtual.C {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { estadoAtual.C RST[21]~reg0feeder RST[21]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "1.268 ns" { estadoAtual.C {} RST[21]~reg0feeder {} RST[21]~reg0 {} } { 0.000ns 1.035ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RST[21]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RST[21]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.274ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl estadoAtual.C } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} estadoAtual.C {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST[21]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { RST[21]~reg0 {} } {  } {  } "" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RST\[27\]~reg0 reset clock 0.608 ns register " "Info: tsu for register \"RST\[27\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is 0.608 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.555 ns + Longest pin register " "Info: + Longest pin to register delay is 3.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns reset 1 PIN PIN_C13 36 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 36; PIN Node = 'reset'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.660 ns) 3.555 ns RST\[27\]~reg0 2 REG LCFF_X19_Y49_N9 1 " "Info: 2: + IC(1.916 ns) + CELL(0.660 ns) = 3.555 ns; Loc. = LCFF_X19_Y49_N9; Fanout = 1; REG Node = 'RST\[27\]~reg0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { reset RST[27]~reg0 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 46.10 % ) " "Info: Total cell delay = 1.639 ns ( 46.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.916 ns ( 53.90 % ) " "Info: Total interconnect delay = 1.916 ns ( 53.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { reset RST[27]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { reset {} reset~combout {} RST[27]~reg0 {} } { 0.000ns 0.000ns 1.916ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.911 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.537 ns) 2.911 ns RST\[27\]~reg0 3 REG LCFF_X19_Y49_N9 1 " "Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.911 ns; Loc. = LCFF_X19_Y49_N9; Fanout = 1; REG Node = 'RST\[27\]~reg0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clock~clkctrl RST[27]~reg0 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.42 % ) " "Info: Total cell delay = 1.526 ns ( 52.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.385 ns ( 47.58 % ) " "Info: Total interconnect delay = 1.385 ns ( 47.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { clock clock~clkctrl RST[27]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { clock {} clock~combout {} clock~clkctrl {} RST[27]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.271ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.555 ns" { reset RST[27]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "3.555 ns" { reset {} reset~combout {} RST[27]~reg0 {} } { 0.000ns 0.000ns 1.916ns } { 0.000ns 0.979ns 0.660ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { clock clock~clkctrl RST[27]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.911 ns" { clock {} clock~combout {} clock~clkctrl {} RST[27]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.271ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RST\[15\] RST\[15\]~reg0 10.510 ns register " "Info: tco from clock \"clock\" to destination pin \"RST\[15\]\" through register \"RST\[15\]~reg0\" is 10.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.914 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.537 ns) 2.914 ns RST\[15\]~reg0 3 REG LCFF_X25_Y49_N23 1 " "Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.914 ns; Loc. = LCFF_X25_Y49_N23; Fanout = 1; REG Node = 'RST\[15\]~reg0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { clock~clkctrl RST[15]~reg0 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.37 % ) " "Info: Total cell delay = 1.526 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 47.63 % ) " "Info: Total interconnect delay = 1.388 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RST[15]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RST[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.274ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.346 ns + Longest register pin " "Info: + Longest register to pin delay is 7.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RST\[15\]~reg0 1 REG LCFF_X25_Y49_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y49_N23; Fanout = 1; REG Node = 'RST\[15\]~reg0'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST[15]~reg0 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.548 ns) + CELL(2.798 ns) 7.346 ns RST\[15\] 2 PIN PIN_AF7 0 " "Info: 2: + IC(4.548 ns) + CELL(2.798 ns) = 7.346 ns; Loc. = PIN_AF7; Fanout = 0; PIN Node = 'RST\[15\]'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { RST[15]~reg0 RST[15] } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 38.09 % ) " "Info: Total cell delay = 2.798 ns ( 38.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.548 ns ( 61.91 % ) " "Info: Total interconnect delay = 4.548 ns ( 61.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { RST[15]~reg0 RST[15] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { RST[15]~reg0 {} RST[15] {} } { 0.000ns 4.548ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { clock clock~clkctrl RST[15]~reg0 } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.914 ns" { clock {} clock~combout {} clock~clkctrl {} RST[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.274ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { RST[15]~reg0 RST[15] } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { RST[15]~reg0 {} RST[15] {} } { 0.000ns 4.548ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "estadoAtual.D reset clock 0.249 ns register " "Info: th for register \"estadoAtual.D\" (data pin = \"reset\", clock pin = \"clock\") is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.912 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 36 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.537 ns) 2.912 ns estadoAtual.D 3 REG LCFF_X20_Y49_N31 1 " "Info: 3: + IC(1.272 ns) + CELL(0.537 ns) = 2.912 ns; Loc. = LCFF_X20_Y49_N31; Fanout = 1; REG Node = 'estadoAtual.D'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { clock~clkctrl estadoAtual.D } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.40 % ) " "Info: Total cell delay = 1.526 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.386 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl estadoAtual.D } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} estadoAtual.D {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.929 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns reset 1 PIN PIN_C13 36 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 36; PIN Node = 'reset'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.150 ns) 2.845 ns estadoAtual~14 2 COMB LCCOMB_X20_Y49_N30 1 " "Info: 2: + IC(1.716 ns) + CELL(0.150 ns) = 2.845 ns; Loc. = LCCOMB_X20_Y49_N30; Fanout = 1; COMB Node = 'estadoAtual~14'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { reset estadoAtual~14 } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.929 ns estadoAtual.D 3 REG LCFF_X20_Y49_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.929 ns; Loc. = LCFF_X20_Y49_N31; Fanout = 1; REG Node = 'estadoAtual.D'" {  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { estadoAtual~14 estadoAtual.D } "NODE_NAME" } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/Projeto/Mips.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 41.41 % ) " "Info: Total cell delay = 1.213 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 58.59 % ) " "Info: Total interconnect delay = 1.716 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { reset estadoAtual~14 estadoAtual.D } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { reset {} reset~combout {} estadoAtual~14 {} estadoAtual.D {} } { 0.000ns 0.000ns 1.716ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { clock clock~clkctrl estadoAtual.D } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.912 ns" { clock {} clock~combout {} clock~clkctrl {} estadoAtual.D {} } { 0.000ns 0.000ns 0.114ns 1.272ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { reset estadoAtual~14 estadoAtual.D } "NODE_NAME" } } { "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gabriel alves/documents/infrahard/quartus/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { reset {} reset~combout {} estadoAtual~14 {} estadoAtual.D {} } { 0.000ns 0.000ns 1.716ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 10:26:58 2018 " "Info: Processing ended: Wed Apr 18 10:26:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
