                   SYNTHESIS REPORT
====================Information====================
commit date: Fri_Jan_7_19:17:13_2022_+0800
top_name: ysyx_210703
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
317035.3  317035.3  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
31145  31145  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210703
Date   : Fri Jan  7 19:24:31 2022
****************************************
    
Number of ports:                         8917
Number of nets:                         39375
Number of cells:                        31623
Number of combinational cells:          26202
Number of sequential cells:              4943
Number of macros/black boxes:               0
Number of buf/inv:                       5970
Number of references:                       2
Combinational area:             190735.673014
Buf/Inv area:                    26266.633511
Noncombinational area:          126299.585884
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                317035.258898
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
ysyx_210703                       317035.2589    100.0     759.8120       0.0000  0.0000  ysyx_210703
core                              316275.4469     99.8       0.0000       0.0000  0.0000  ysyx_210703_SimTop_0
core/arbiter_core_mmu               1956.6840      0.6    1956.6840       0.0000  0.0000  ysyx_210703_CoreArbiter2to1_0
core/arbiter_mmu_io                 2267.3328      0.7    2267.3328       0.0000  0.0000  ysyx_210703_BusArbiter1to2_0
core/clint                         14765.9042      4.7    7356.0560    7409.8483  0.0000  ysyx_210703_Clint_0
core/core                         270653.1062     85.4       0.0000       0.0000  0.0000  ysyx_210703_Core_0
core/core/csr                      36696.9030     11.6   17175.7855   19521.1175  0.0000  ysyx_210703_Csr_0
core/core/decode                    2559.1544      0.8    2559.1544       0.0000  0.0000  ysyx_210703_Decode_0
core/core/execution               118209.2656     37.3    8503.1704   17809.1870  0.0000  ysyx_210703_Execution_0
core/core/execution/alu            27736.4999      8.7   27736.4999       0.0000  0.0000  ysyx_210703_Alu_0
core/core/execution/bju             8321.6224      2.6    8321.6224       0.0000  0.0000  ysyx_210703_Bju_0
core/core/execution/lsu             8542.1697      2.7    6779.1368    1763.0329  0.0000  ysyx_210703_Lsu_0
core/core/execution/mdu            47296.6162     14.9   37280.5455   10016.0707  0.0000  ysyx_210703_Mdu_0
core/core/fetch                     8098.3857      2.6    4648.9736    3449.4121  0.0000  ysyx_210703_InstFetch_0
core/core/rf                      101139.7199     31.9   50446.1374   50693.5825  0.0000  ysyx_210703_RegFile_0
core/core/writeback                 3949.6776      1.2    3949.6776       0.0000  0.0000  ysyx_210703_WriteBack_0
core/mmu                           16223.6675      5.1    6105.3920   10118.2755  0.0000  ysyx_210703_MMU_0
core/rw_axi                        10408.7522      3.3    4889.6928    5519.0594  0.0000  ysyx_210703_AXI4_0
--------------------------------  -----------  -------  -----------  -----------  ------  -----------------------------
Total                                                   190735.6730  126299.5859  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210703
Date   : Fri Jan  7 19:24:29 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/core/execution/dispatch_info_uop_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/fetch/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_uop_reg_0_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_uop_reg_0_/Q (LVT_DQHDV2)
                                                        0.4088    0.4385     0.4385 r
  core/core/execution/alu_io_dispatch_info_bits_uop[0] (net)
                                               22                 0.0000     0.4385 r
  core/core/execution/bju/io_dispatch_info_bits_uop[0] (ysyx_210703_Bju_0)
                                                                  0.0000     0.4385 r
  core/core/execution/bju/io_dispatch_info_bits_uop[0] (net)      0.0000     0.4385 r
  core/core/execution/bju/U474/I (LVT_INHDV1)           0.4088    0.0000     0.4385 r
  core/core/execution/bju/U474/ZN (LVT_INHDV1)          0.1497    0.1149     0.5534 f
  core/core/execution/bju/n466 (net)            4                 0.0000     0.5534 f
  core/core/execution/bju/U478/A1 (LVT_NOR2HDV2)        0.1497    0.0000     0.5534 f
  core/core/execution/bju/U478/ZN (LVT_NOR2HDV2)        0.1216    0.0857     0.6392 r
  core/core/execution/bju/n369 (net)            1                 0.0000     0.6392 r
  core/core/execution/bju/U16/A1 (LVT_AND4HDV4)         0.1216    0.0000     0.6392 r
  core/core/execution/bju/U16/Z (LVT_AND4HDV4)          0.2093    0.2605     0.8997 r
  core/core/execution/bju/n471 (net)           27                 0.0000     0.8997 r
  core/core/execution/bju/U5/I (LVT_INHDV2)             0.2093    0.0000     0.8997 r
  core/core/execution/bju/U5/ZN (LVT_INHDV2)            0.2337    0.1941     1.0937 f
  core/core/execution/bju/n967 (net)           23                 0.0000     1.0937 f
  core/core/execution/bju/U922/B1 (LVT_OAI22HDV1)       0.2337    0.0000     1.0937 f
  core/core/execution/bju/U922/ZN (LVT_OAI22HDV1)       0.2666    0.1915     1.2852 r
  core/core/execution/bju/n771 (net)            2                 0.0000     1.2852 r
  core/core/execution/bju/U923/A1 (LVT_NOR2HDV1)        0.2666    0.0000     1.2852 r
  core/core/execution/bju/U923/ZN (LVT_NOR2HDV1)        0.1113    0.0881     1.3733 f
  core/core/execution/bju/n779 (net)            3                 0.0000     1.3733 f
  core/core/execution/bju/U929/A2 (LVT_NOR2HDV1)        0.1113    0.0000     1.3733 f
  core/core/execution/bju/U929/ZN (LVT_NOR2HDV1)        0.1588    0.1166     1.4899 r
  core/core/execution/bju/n796 (net)            2                 0.0000     1.4899 r
  core/core/execution/bju/U952/A1 (LVT_NAND2HDV1)       0.1588    0.0000     1.4899 r
  core/core/execution/bju/U952/ZN (LVT_NAND2HDV1)       0.0989    0.0839     1.5738 f
  core/core/execution/bju/n806 (net)            2                 0.0000     1.5738 f
  core/core/execution/bju/U953/A2 (LVT_NOR2HDV1)        0.0989    0.0000     1.5738 f
  core/core/execution/bju/U953/ZN (LVT_NOR2HDV1)        0.1570    0.1152     1.6890 r
  core/core/execution/bju/n809 (net)            2                 0.0000     1.6890 r
  core/core/execution/bju/U954/A2 (LVT_NAND2HDV1)       0.1570    0.0000     1.6890 r
  core/core/execution/bju/U954/ZN (LVT_NAND2HDV1)       0.0756    0.0643     1.7533 f
  core/core/execution/bju/n812 (net)            1                 0.0000     1.7533 f
  core/core/execution/bju/U959/A2 (LVT_OAI21HDV1)       0.0756    0.0000     1.7533 f
  core/core/execution/bju/U959/ZN (LVT_OAI21HDV1)       0.1929    0.1359     1.8892 r
  core/core/execution/bju/n843 (net)            2                 0.0000     1.8892 r
  core/core/execution/bju/U145/A1 (LVT_AOI21HDV1)       0.1929    0.0000     1.8892 r
  core/core/execution/bju/U145/ZN (LVT_AOI21HDV1)       0.1362    0.1198     2.0090 f
  core/core/execution/bju/n851 (net)            2                 0.0000     2.0090 f
  core/core/execution/bju/U1000/A1 (LVT_OAI21HDV2)      0.1362    0.0000     2.0090 f
  core/core/execution/bju/U1000/ZN (LVT_OAI21HDV2)      0.1860    0.1392     2.1482 r
  core/core/execution/bju/n859 (net)            2                 0.0000     2.1482 r
  core/core/execution/bju/U101/A1 (LVT_AOI21HDV2)       0.1860    0.0000     2.1482 r
  core/core/execution/bju/U101/ZN (LVT_AOI21HDV2)       0.1086    0.0971     2.2453 f
  core/core/execution/bju/n867 (net)            2                 0.0000     2.2453 f
  core/core/execution/bju/U144/A1 (LVT_OAI21HDV1)       0.1086    0.0000     2.2453 f
  core/core/execution/bju/U144/ZN (LVT_OAI21HDV1)       0.2298    0.1575     2.4028 r
  core/core/execution/bju/n876 (net)            2                 0.0000     2.4028 r
  core/core/execution/bju/U139/A1 (LVT_AOI21HDV2)       0.2298    0.0000     2.4028 r
  core/core/execution/bju/U139/ZN (LVT_AOI21HDV2)       0.1220    0.1067     2.5095 f
  core/core/execution/bju/n885 (net)            2                 0.0000     2.5095 f
  core/core/execution/bju/U138/A1 (LVT_OAI21HDV2)       0.1220    0.0000     2.5095 f
  core/core/execution/bju/U138/ZN (LVT_OAI21HDV2)       0.1751    0.1300     2.6395 r
  core/core/execution/bju/n893 (net)            2                 0.0000     2.6395 r
  core/core/execution/bju/U133/A1 (LVT_AOI21HDV1)       0.1751    0.0000     2.6395 r
  core/core/execution/bju/U133/ZN (LVT_AOI21HDV1)       0.1263    0.1109     2.7504 f
  core/core/execution/bju/n901 (net)            2                 0.0000     2.7504 f
  core/core/execution/bju/U132/A1 (LVT_OAI21HDV1)       0.1263    0.0000     2.7504 f
  core/core/execution/bju/U132/ZN (LVT_OAI21HDV1)       0.2156    0.1542     2.9046 r
  core/core/execution/bju/n910 (net)            2                 0.0000     2.9046 r
  core/core/execution/bju/U1041/A1 (LVT_AOI21HDV1)      0.2156    0.0000     2.9046 r
  core/core/execution/bju/U1041/ZN (LVT_AOI21HDV1)      0.1641    0.1403     3.0449 f
  core/core/execution/bju/n919 (net)            2                 0.0000     3.0449 f
  core/core/execution/bju/U1048/A1 (LVT_OAI21HDV4)      0.1641    0.0000     3.0449 f
  core/core/execution/bju/U1048/ZN (LVT_OAI21HDV4)      0.1363    0.1145     3.1594 r
  core/core/execution/bju/n928 (net)            2                 0.0000     3.1594 r
  core/core/execution/bju/U1056/A1 (LVT_AOI21HDV1)      0.1363    0.0000     3.1594 r
  core/core/execution/bju/U1056/ZN (LVT_AOI21HDV1)      0.1273    0.1070     3.2664 f
  core/core/execution/bju/n937 (net)            2                 0.0000     3.2664 f
  core/core/execution/bju/U124/A1 (LVT_OAI21HDV2)       0.1273    0.0000     3.2664 f
  core/core/execution/bju/U124/ZN (LVT_OAI21HDV2)       0.1756    0.1314     3.3978 r
  core/core/execution/bju/n946 (net)            2                 0.0000     3.3978 r
  core/core/execution/bju/U1070/A1 (LVT_AOI21HDV1)      0.1756    0.0000     3.3978 r
  core/core/execution/bju/U1070/ZN (LVT_AOI21HDV1)      0.1329    0.1166     3.5143 f
  core/core/execution/bju/n955 (net)            2                 0.0000     3.5143 f
  core/core/execution/bju/U120/A1 (LVT_OAI21HDV2)       0.1329    0.0000     3.5143 f
  core/core/execution/bju/U120/ZN (LVT_OAI21HDV2)       0.1761    0.1328     3.6471 r
  core/core/execution/bju/n965 (net)            2                 0.0000     3.6471 r
  core/core/execution/bju/U1083/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.6471 r
  core/core/execution/bju/U1083/ZN (LVT_AOI21HDV1)      0.1330    0.1167     3.7638 f
  core/core/execution/bju/n975 (net)            2                 0.0000     3.7638 f
  core/core/execution/bju/U117/A1 (LVT_OAI21HDV2)       0.1330    0.0000     3.7638 f
  core/core/execution/bju/U117/ZN (LVT_OAI21HDV2)       0.1761    0.1329     3.8967 r
  core/core/execution/bju/n984 (net)            2                 0.0000     3.8967 r
  core/core/execution/bju/U1098/A1 (LVT_AOI21HDV1)      0.1761    0.0000     3.8967 r
  core/core/execution/bju/U1098/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.0134 f
  core/core/execution/bju/n993 (net)            2                 0.0000     4.0134 f
  core/core/execution/bju/U100/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.0134 f
  core/core/execution/bju/U100/ZN (LVT_OAI21HDV2)       0.1761    0.1329     4.1462 r
  core/core/execution/bju/n1002 (net)           2                 0.0000     4.1462 r
  core/core/execution/bju/U1113/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.1462 r
  core/core/execution/bju/U1113/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.2629 f
  core/core/execution/bju/n1011 (net)           2                 0.0000     4.2629 f
  core/core/execution/bju/U112/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.2629 f
  core/core/execution/bju/U112/ZN (LVT_OAI21HDV2)       0.1761    0.1329     4.3957 r
  core/core/execution/bju/n1020 (net)           2                 0.0000     4.3957 r
  core/core/execution/bju/U1129/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.3957 r
  core/core/execution/bju/U1129/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.5124 f
  core/core/execution/bju/n1029 (net)           2                 0.0000     4.5124 f
  core/core/execution/bju/U109/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.5124 f
  core/core/execution/bju/U109/ZN (LVT_OAI21HDV2)       0.1761    0.1329     4.6453 r
  core/core/execution/bju/n1038 (net)           2                 0.0000     4.6453 r
  core/core/execution/bju/U1145/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.6453 r
  core/core/execution/bju/U1145/ZN (LVT_AOI21HDV1)      0.1330    0.1167     4.7620 f
  core/core/execution/bju/n1047 (net)           2                 0.0000     4.7620 f
  core/core/execution/bju/U106/A1 (LVT_OAI21HDV2)       0.1330    0.0000     4.7620 f
  core/core/execution/bju/U106/ZN (LVT_OAI21HDV2)       0.1761    0.1329     4.8948 r
  core/core/execution/bju/n1056 (net)           2                 0.0000     4.8948 r
  core/core/execution/bju/U1157/A1 (LVT_AOI21HDV1)      0.1761    0.0000     4.8948 r
  core/core/execution/bju/U1157/ZN (LVT_AOI21HDV1)      0.1264    0.1111     5.0059 f
  core/core/execution/bju/n1067 (net)           2                 0.0000     5.0059 f
  core/core/execution/bju/U103/A1 (LVT_OAI21HDV1)       0.1264    0.0000     5.0059 f
  core/core/execution/bju/U103/ZN (LVT_OAI21HDV1)       0.1769    0.1322     5.1381 r
  core/core/execution/bju/n1071 (net)           1                 0.0000     5.1381 r
  core/core/execution/bju/U1168/CI (LVT_AD1HDV1)        0.1769    0.0000     5.1381 r
  core/core/execution/bju/U1168/CO (LVT_AD1HDV1)        0.1223    0.2075     5.3457 r
  core/core/execution/bju/n1076 (net)           1                 0.0000     5.3457 r
  core/core/execution/bju/U1172/CI (LVT_AD1HDV1)        0.1223    0.0000     5.3457 r
  core/core/execution/bju/U1172/CO (LVT_AD1HDV1)        0.1223    0.1964     5.5421 r
  core/core/execution/bju/n1079 (net)           1                 0.0000     5.5421 r
  core/core/execution/bju/U1173/CI (LVT_AD1HDV1)        0.1223    0.0000     5.5421 r
  core/core/execution/bju/U1173/CO (LVT_AD1HDV1)        0.1262    0.1989     5.7410 r
  core/core/execution/bju/n1086 (net)           1                 0.0000     5.7410 r
  core/core/execution/bju/U1178/A1 (LVT_XOR2HDV2)       0.1262    0.0000     5.7410 r
  core/core/execution/bju/U1178/Z (LVT_XOR2HDV2)        0.0611    0.1417     5.8827 f
  core/core/execution/bju/n1087 (net)           1                 0.0000     5.8827 f
  core/core/execution/bju/U1179/A1 (LVT_AND2HDV2)       0.0611    0.0000     5.8827 f
  core/core/execution/bju/U1179/Z (LVT_AND2HDV2)        0.0502    0.1026     5.9853 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (net)
                                                1                 0.0000     5.9853 f
  core/core/execution/bju/io_redirect_info_bits_addr[63] (ysyx_210703_Bju_0)
                                                                  0.0000     5.9853 f
  core/core/execution/io_redirect_info_bits_addr[63] (net)        0.0000     5.9853 f
  core/core/execution/io_redirect_info_bits_addr[63] (ysyx_210703_Execution_0)
                                                                  0.0000     5.9853 f
  core/core/execution_io_redirect_info_bits_addr[63] (net)        0.0000     5.9853 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (ysyx_210703_InstFetch_0)
                                                                  0.0000     5.9853 f
  core/core/fetch/io_bju_redirect_bits_addr[63] (net)             0.0000     5.9853 f
  core/core/fetch/U73/B2 (LVT_AOI22HDV1)                0.0502    0.0000     5.9853 f
  core/core/fetch/U73/ZN (LVT_AOI22HDV1)                0.1752    0.1028     6.0881 r
  core/core/fetch/n442 (net)                    1                 0.0000     6.0881 r
  core/core/fetch/U557/C (LVT_OAI211HDV1)               0.1752    0.0000     6.0881 r
  core/core/fetch/U557/ZN (LVT_OAI211HDV1)              0.1145    0.1044     6.1925 f
  core/core/fetch/N89 (net)                     1                 0.0000     6.1925 f
  core/core/fetch/pc_reg_63_/D (LVT_DQHDV1)             0.1145    0.0000     6.1925 f
  data arrival time                                                          6.1925
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/fetch/pc_reg_63_/CK (LVT_DQHDV1)                      0.0000     6.3500 r
  library setup time                                             -0.1572     6.1928
  data required time                                                         6.1928
  ------------------------------------------------------------------------------------
  data required time                                                         6.1928
  data arrival time                                                         -6.1925
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
  Startpoint: core/core/execution/dispatch_info_imm_data_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_data_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_imm_data_reg_0_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_imm_data_reg_0_/Q (LVT_DQHDV1)
                                                        0.2555    0.3506     0.3506 r
  core/core/execution/alu_io_dispatch_info_bits_imm_data[0] (net)
                                               10                 0.0000     0.3506 r
  core/core/execution/alu/io_dispatch_info_bits_imm_data[0] (ysyx_210703_Alu_0)
                                                                  0.0000     0.3506 r
  core/core/execution/alu/io_dispatch_info_bits_imm_data[0] (net)
                                                                  0.0000     0.3506 r
  core/core/execution/alu/U684/A1 (LVT_NAND2HDV1)       0.2555    0.0000     0.3506 r
  core/core/execution/alu/U684/ZN (LVT_NAND2HDV1)       0.1246    0.1027     0.4534 f
  core/core/execution/alu/n2723 (net)           3                 0.0000     0.4534 f
  core/core/execution/alu/U686/A2 (LVT_OAI21HDV1)       0.1246    0.0000     0.4534 f
  core/core/execution/alu/U686/ZN (LVT_OAI21HDV1)       0.1954    0.1453     0.5986 r
  core/core/execution/alu/n2769 (net)           2                 0.0000     0.5986 r
  core/core/execution/alu/U690/A2 (LVT_AOI21HDV1)       0.1954    0.0000     0.5986 r
  core/core/execution/alu/U690/ZN (LVT_AOI21HDV1)       0.1150    0.1011     0.6997 f
  core/core/execution/alu/n2875 (net)           2                 0.0000     0.6997 f
  core/core/execution/alu/U705/A1 (LVT_OAI21HDV1)       0.1150    0.0000     0.6997 f
  core/core/execution/alu/U705/ZN (LVT_OAI21HDV1)       0.1925    0.1386     0.8383 r
  core/core/execution/alu/n535 (net)            2                 0.0000     0.8383 r
  core/core/execution/alu/U736/A1 (LVT_AOI21HDV1)       0.1925    0.0000     0.8383 r
  core/core/execution/alu/U736/ZN (LVT_AOI21HDV1)       0.1203    0.1060     0.9442 f
  core/core/execution/alu/n1451 (net)           2                 0.0000     0.9442 f
  core/core/execution/alu/U127/A1 (LVT_OAI21HDV1)       0.1203    0.0000     0.9442 f
  core/core/execution/alu/U127/ZN (LVT_OAI21HDV1)       0.2154    0.1527     1.0969 r
  core/core/execution/alu/n1818 (net)           2                 0.0000     1.0969 r
  core/core/execution/alu/U2289/A1 (LVT_AOI21HDV1)      0.2154    0.0000     1.0969 r
  core/core/execution/alu/U2289/ZN (LVT_AOI21HDV1)      0.1346    0.1174     1.2143 f
  core/core/execution/alu/n3464 (net)           2                 0.0000     1.2143 f
  core/core/execution/alu/U128/A1 (LVT_OAI21HDV1)       0.1346    0.0000     1.2143 f
  core/core/execution/alu/U128/ZN (LVT_OAI21HDV1)       0.2159    0.1564     1.3707 r
  core/core/execution/alu/n3509 (net)           2                 0.0000     1.3707 r
  core/core/execution/alu/U2295/A1 (LVT_AOI21HDV1)      0.2159    0.0000     1.3707 r
  core/core/execution/alu/U2295/ZN (LVT_AOI21HDV1)      0.1347    0.1174     1.4881 f
  core/core/execution/alu/n3560 (net)           2                 0.0000     1.4881 f
  core/core/execution/alu/U111/A1 (LVT_OAI21HDV1)       0.1347    0.0000     1.4881 f
  core/core/execution/alu/U111/ZN (LVT_OAI21HDV1)       0.2159    0.1564     1.6446 r
  core/core/execution/alu/n3601 (net)           2                 0.0000     1.6446 r
  core/core/execution/alu/U2301/A1 (LVT_AOI21HDV1)      0.2159    0.0000     1.6446 r
  core/core/execution/alu/U2301/ZN (LVT_AOI21HDV1)      0.1347    0.1174     1.7620 f
  core/core/execution/alu/n3642 (net)           2                 0.0000     1.7620 f
  core/core/execution/alu/U41/A1 (LVT_OAI21HDV1)        0.1347    0.0000     1.7620 f
  core/core/execution/alu/U41/ZN (LVT_OAI21HDV1)        0.2159    0.1564     1.9184 r
  core/core/execution/alu/n3681 (net)           2                 0.0000     1.9184 r
  core/core/execution/alu/U2307/A1 (LVT_AOI21HDV1)      0.2159    0.0000     1.9184 r
  core/core/execution/alu/U2307/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.0359 f
  core/core/execution/alu/n3723 (net)           2                 0.0000     2.0359 f
  core/core/execution/alu/U40/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.0359 f
  core/core/execution/alu/U40/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.1923 r
  core/core/execution/alu/n3762 (net)           2                 0.0000     2.1923 r
  core/core/execution/alu/U2312/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.1923 r
  core/core/execution/alu/U2312/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.3098 f
  core/core/execution/alu/n1683 (net)           2                 0.0000     2.3098 f
  core/core/execution/alu/U37/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.3098 f
  core/core/execution/alu/U37/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.4662 r
  core/core/execution/alu/n1637 (net)           2                 0.0000     2.4662 r
  core/core/execution/alu/U2317/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.4662 r
  core/core/execution/alu/U2317/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.5836 f
  core/core/execution/alu/n1584 (net)           2                 0.0000     2.5836 f
  core/core/execution/alu/U35/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.5836 f
  core/core/execution/alu/U35/ZN (LVT_OAI21HDV1)        0.2159    0.1564     2.7401 r
  core/core/execution/alu/n1735 (net)           2                 0.0000     2.7401 r
  core/core/execution/alu/U2577/A1 (LVT_AOI21HDV1)      0.2159    0.0000     2.7401 r
  core/core/execution/alu/U2577/ZN (LVT_AOI21HDV1)      0.1347    0.1174     2.8575 f
  core/core/execution/alu/n1779 (net)           2                 0.0000     2.8575 f
  core/core/execution/alu/U32/A1 (LVT_OAI21HDV1)        0.1347    0.0000     2.8575 f
  core/core/execution/alu/U32/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.0140 r
  core/core/execution/alu/n1850 (net)           2                 0.0000     3.0140 r
  core/core/execution/alu/U2672/A1 (LVT_AOI21HDV1)      0.2159    0.0000     3.0140 r
  core/core/execution/alu/U2672/ZN (LVT_AOI21HDV1)      0.1347    0.1174     3.1314 f
  core/core/execution/alu/n1899 (net)           2                 0.0000     3.1314 f
  core/core/execution/alu/U30/A1 (LVT_OAI21HDV1)        0.1347    0.0000     3.1314 f
  core/core/execution/alu/U30/ZN (LVT_OAI21HDV1)        0.2159    0.1564     3.2879 r
  core/core/execution/alu/n3840 (net)           2                 0.0000     3.2879 r
  core/core/execution/alu/U2723/A1 (LVT_AOI21HDV1)      0.2159    0.0000     3.2879 r
  core/core/execution/alu/U2723/ZN (LVT_AOI21HDV1)      0.1414    0.1233     3.4112 f
  core/core/execution/alu/n1962 (net)           2                 0.0000     3.4112 f
  core/core/execution/alu/U89/A1 (LVT_OAI21HDV2)        0.1414    0.0000     3.4112 f
  core/core/execution/alu/U89/ZN (LVT_OAI21HDV2)        0.1769    0.1350     3.5462 r
  core/core/execution/alu/n2008 (net)           2                 0.0000     3.5462 r
  core/core/execution/alu/U2833/A1 (LVT_AOI21HDV1)      0.1769    0.0000     3.5462 r
  core/core/execution/alu/U2833/ZN (LVT_AOI21HDV1)      0.1266    0.1113     3.6575 f
  core/core/execution/alu/n2053 (net)           2                 0.0000     3.6575 f
  core/core/execution/alu/U87/A1 (LVT_OAI21HDV1)        0.1266    0.0000     3.6575 f
  core/core/execution/alu/U87/ZN (LVT_OAI21HDV1)        0.2156    0.1543     3.8118 r
  core/core/execution/alu/n3878 (net)           2                 0.0000     3.8118 r
  core/core/execution/alu/U2883/A1 (LVT_AOI21HDV1)      0.2156    0.0000     3.8118 r
  core/core/execution/alu/U2883/ZN (LVT_AOI21HDV1)      0.1346    0.1174     3.9292 f
  core/core/execution/alu/n2105 (net)           2                 0.0000     3.9292 f
  core/core/execution/alu/U2239/A1 (LVT_OAI21HDV1)      0.1346    0.0000     3.9292 f
  core/core/execution/alu/U2239/ZN (LVT_OAI21HDV1)      0.2159    0.1564     4.0857 r
  core/core/execution/alu/n2160 (net)           2                 0.0000     4.0857 r
  core/core/execution/alu/U2975/A1 (LVT_AOI21HDV1)      0.2159    0.0000     4.0857 r
  core/core/execution/alu/U2975/ZN (LVT_AOI21HDV1)      0.1347    0.1174     4.2031 f
  core/core/execution/alu/n2210 (net)           2                 0.0000     4.2031 f
  core/core/execution/alu/U75/A1 (LVT_OAI21HDV1)        0.1347    0.0000     4.2031 f
  core/core/execution/alu/U75/ZN (LVT_OAI21HDV1)        0.2159    0.1564     4.3595 r
  core/core/execution/alu/n3922 (net)           2                 0.0000     4.3595 r
  core/core/execution/alu/U3027/A1 (LVT_AOI21HDV1)      0.2159    0.0000     4.3595 r
  core/core/execution/alu/U3027/ZN (LVT_AOI21HDV1)      0.1414    0.1233     4.4829 f
  core/core/execution/alu/n2261 (net)           2                 0.0000     4.4829 f
  core/core/execution/alu/U78/A1 (LVT_OAI21HDV2)        0.1414    0.0000     4.4829 f
  core/core/execution/alu/U78/ZN (LVT_OAI21HDV2)        0.1769    0.1350     4.6179 r
  core/core/execution/alu/n2310 (net)           2                 0.0000     4.6179 r
  core/core/execution/alu/U3111/A1 (LVT_AOI21HDV1)      0.1769    0.0000     4.6179 r
  core/core/execution/alu/U3111/ZN (LVT_AOI21HDV1)      0.1331    0.1169     4.7348 f
  core/core/execution/alu/n2356 (net)           2                 0.0000     4.7348 f
  core/core/execution/alu/U56/A1 (LVT_OAI21HDV2)        0.1331    0.0000     4.7348 f
  core/core/execution/alu/U56/ZN (LVT_OAI21HDV2)        0.1680    0.1282     4.8629 r
  core/core/execution/alu/n2412 (net)           2                 0.0000     4.8629 r
  core/core/execution/alu/U116/A1 (LVT_AO21HDV1)        0.1680    0.0000     4.8629 r
  core/core/execution/alu/U116/Z (LVT_AO21HDV1)         0.0818    0.1778     5.0407 r
  core/core/execution/alu/n22 (net)             1                 0.0000     5.0407 r
  core/core/execution/alu/U4123/CI (LVT_AD1HDV1)        0.0818    0.0000     5.0407 r
  core/core/execution/alu/U4123/CO (LVT_AD1HDV1)        0.1224    0.1882     5.2289 r
  core/core/execution/alu/n3967 (net)           1                 0.0000     5.2289 r
  core/core/execution/alu/U4142/CI (LVT_AD1HDV1)        0.1224    0.0000     5.2289 r
  core/core/execution/alu/U4142/CO (LVT_AD1HDV1)        0.1224    0.1964     5.4253 r
  core/core/execution/alu/n4019 (net)           1                 0.0000     5.4253 r
  core/core/execution/alu/U4166/CI (LVT_AD1HDV1)        0.1224    0.0000     5.4253 r
  core/core/execution/alu/U4166/CO (LVT_AD1HDV1)        0.1195    0.1945     5.6198 r
  core/core/execution/alu/n4021 (net)           1                 0.0000     5.6198 r
  core/core/execution/alu/U65/A1 (LVT_XNOR2HDV1)        0.1195    0.0000     5.6198 r
  core/core/execution/alu/U65/ZN (LVT_XNOR2HDV1)        0.0664    0.1301     5.7499 r
  core/core/execution/alu/n4063 (net)           1                 0.0000     5.7499 r
  core/core/execution/alu/U64/A1 (LVT_OAI211HDV1)       0.0664    0.0000     5.7499 r
  core/core/execution/alu/U64/ZN (LVT_OAI211HDV1)       0.1328    0.0911     5.8410 f
  core/core/execution/alu/n4064 (net)           1                 0.0000     5.8410 f
  core/core/execution/alu/U4184/B (LVT_AOI21HDV1)       0.1328    0.0000     5.8410 f
  core/core/execution/alu/U4184/ZN (LVT_AOI21HDV1)      0.1490    0.1121     5.9531 r
  core/core/execution/alu/n4066 (net)           1                 0.0000     5.9531 r
  core/core/execution/alu/U4185/B (LVT_IOA21HDV2)       0.1490    0.0000     5.9531 r
  core/core/execution/alu/U4185/ZN (LVT_IOA21HDV2)      0.0618    0.0552     6.0083 f
  core/core/execution/alu/io_wb_info_bits_data[63] (net)
                                                1                 0.0000     6.0083 f
  core/core/execution/alu/io_wb_info_bits_data[63] (ysyx_210703_Alu_0)
                                                                  0.0000     6.0083 f
  core/core/execution/alu_io_wb_info_bits_data[63] (net)          0.0000     6.0083 f
  core/core/execution/U139/B1 (LVT_AOI22HDV1)           0.0618    0.0000     6.0083 f
  core/core/execution/U139/ZN (LVT_AOI22HDV1)           0.1857    0.0906     6.0990 r
  core/core/execution/n22 (net)                 1                 0.0000     6.0990 r
  core/core/execution/U138/A2 (LVT_NAND3HDV1)           0.1857    0.0000     6.0990 r
  core/core/execution/U138/ZN (LVT_NAND3HDV1)           0.0999    0.0903     6.1893 f
  core/core/execution/N624 (net)                1                 0.0000     6.1893 f
  core/core/execution/writeback_info_data_reg_63_/D (LVT_DQHDV1)
                                                        0.0999    0.0000     6.1893 f
  data arrival time                                                          6.1893
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_data_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1542     6.1958
  data required time                                                         6.1958
  ------------------------------------------------------------------------------------
  data required time                                                         6.1958
  data arrival time                                                         -6.1893
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0065
  Startpoint: core/core/execution/dispatch_info_op1_data_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/core/execution/writeback_info_mem_addr_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/core/execution/dispatch_info_op1_data_reg_0_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  core/core/execution/dispatch_info_op1_data_reg_0_/Q (LVT_DQHDV1)
                                                        0.4662    0.4666     0.4666 r
  core/core/execution/alu_io_dispatch_info_bits_op1_data[0] (net)
                                               20                 0.0000     0.4666 r
  core/core/execution/lsu/io_dispatch_info_bits_op1_data[0] (ysyx_210703_Lsu_0)
                                                                  0.0000     0.4666 r
  core/core/execution/lsu/io_dispatch_info_bits_op1_data[0] (net)
                                                                  0.0000     0.4666 r
  core/core/execution/lsu/U112/A1 (LVT_NAND2HDV1)       0.4662    0.0000     0.4666 r
  core/core/execution/lsu/U112/ZN (LVT_NAND2HDV1)       0.1779    0.1390     0.6057 f
  core/core/execution/lsu/n235 (net)            3                 0.0000     0.6057 f
  core/core/execution/lsu/U116/A2 (LVT_OAI21HDV1)       0.1779    0.0000     0.6057 f
  core/core/execution/lsu/U116/ZN (LVT_OAI21HDV1)       0.1988    0.1542     0.7599 r
  core/core/execution/lsu/n21 (net)             2                 0.0000     0.7599 r
  core/core/execution/lsu/U132/A2 (LVT_AOI21HDV1)       0.1988    0.0000     0.7599 r
  core/core/execution/lsu/U132/ZN (LVT_AOI21HDV1)       0.1463    0.1246     0.8844 f
  core/core/execution/lsu/n49 (net)             3                 0.0000     0.8844 f
  core/core/execution/lsu/U167/A1 (LVT_OAI21HDV1)       0.1463    0.0000     0.8844 f
  core/core/execution/lsu/U167/ZN (LVT_OAI21HDV1)       0.1946    0.1467     1.0312 r
  core/core/execution/lsu/n112 (net)            2                 0.0000     1.0312 r
  core/core/execution/lsu/U246/A1 (LVT_AOI21HDV1)       0.1946    0.0000     1.0312 r
  core/core/execution/lsu/U246/ZN (LVT_AOI21HDV1)       0.1718    0.1451     1.1762 f
  core/core/execution/lsu/n210 (net)            4                 0.0000     1.1762 f
  core/core/execution/lsu/U21/A1 (LVT_OAI21HDV1)        0.1718    0.0000     1.1762 f
  core/core/execution/lsu/U21/ZN (LVT_OAI21HDV1)        0.2174    0.1661     1.3424 r
  core/core/execution/lsu/n215 (net)            2                 0.0000     1.3424 r
  core/core/execution/lsu/U27/A1 (LVT_AOI21HDV1)        0.2174    0.0000     1.3424 r
  core/core/execution/lsu/U27/ZN (LVT_AOI21HDV1)        0.1350    0.1176     1.4600 f
  core/core/execution/lsu/n220 (net)            2                 0.0000     1.4600 f
  core/core/execution/lsu/U23/A1 (LVT_OAI21HDV1)        0.1350    0.0000     1.4600 f
  core/core/execution/lsu/U23/ZN (LVT_OAI21HDV1)        0.2160    0.1565     1.6166 r
  core/core/execution/lsu/n225 (net)            2                 0.0000     1.6166 r
  core/core/execution/lsu/U26/A1 (LVT_AOI21HDV1)        0.2160    0.0000     1.6166 r
  core/core/execution/lsu/U26/ZN (LVT_AOI21HDV1)        0.1414    0.1233     1.7399 f
  core/core/execution/lsu/n230 (net)            2                 0.0000     1.7399 f
  core/core/execution/lsu/U22/A1 (LVT_OAI21HDV2)        0.1414    0.0000     1.7399 f
  core/core/execution/lsu/U22/ZN (LVT_OAI21HDV2)        0.1769    0.1350     1.8749 r
  core/core/execution/lsu/n558 (net)            2                 0.0000     1.8749 r
  core/core/execution/lsu/U836/A1 (LVT_AOI21HDV1)       0.1769    0.0000     1.8749 r
  core/core/execution/lsu/U836/ZN (LVT_AOI21HDV1)       0.1551    0.1325     2.0074 f
  core/core/execution/lsu/n694 (net)            3                 0.0000     2.0074 f
  core/core/execution/lsu/U88/A1 (LVT_OAI21HDV2)        0.1551    0.0000     2.0074 f
  core/core/execution/lsu/U88/ZN (LVT_OAI21HDV2)        0.1781    0.1386     2.1460 r
  core/core/execution/lsu/n689 (net)            2                 0.0000     2.1460 r
  core/core/execution/lsu/U844/A1 (LVT_AOI21HDV1)       0.1781    0.0000     2.1460 r
  core/core/execution/lsu/U844/ZN (LVT_AOI21HDV1)       0.1333    0.1172     2.2631 f
  core/core/execution/lsu/n685 (net)            2                 0.0000     2.2631 f
  core/core/execution/lsu/U38/A1 (LVT_OAI21HDV2)        0.1333    0.0000     2.2631 f
  core/core/execution/lsu/U38/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.3961 r
  core/core/execution/lsu/n680 (net)            2                 0.0000     2.3961 r
  core/core/execution/lsu/U845/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.3961 r
  core/core/execution/lsu/U845/ZN (LVT_AOI21HDV1)       0.1330    0.1167     2.5128 f
  core/core/execution/lsu/n676 (net)            2                 0.0000     2.5128 f
  core/core/execution/lsu/U29/A1 (LVT_OAI21HDV2)        0.1330    0.0000     2.5128 f
  core/core/execution/lsu/U29/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.6456 r
  core/core/execution/lsu/n673 (net)            2                 0.0000     2.6456 r
  core/core/execution/lsu/U846/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.6456 r
  core/core/execution/lsu/U846/ZN (LVT_AOI21HDV1)       0.1330    0.1167     2.7623 f
  core/core/execution/lsu/n669 (net)            2                 0.0000     2.7623 f
  core/core/execution/lsu/U37/A1 (LVT_OAI21HDV2)        0.1330    0.0000     2.7623 f
  core/core/execution/lsu/U37/ZN (LVT_OAI21HDV2)        0.1761    0.1329     2.8951 r
  core/core/execution/lsu/n664 (net)            2                 0.0000     2.8951 r
  core/core/execution/lsu/U847/A1 (LVT_AOI21HDV1)       0.1761    0.0000     2.8951 r
  core/core/execution/lsu/U847/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.0118 f
  core/core/execution/lsu/n660 (net)            2                 0.0000     3.0118 f
  core/core/execution/lsu/U36/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.0118 f
  core/core/execution/lsu/U36/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.1447 r
  core/core/execution/lsu/n655 (net)            2                 0.0000     3.1447 r
  core/core/execution/lsu/U850/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.1447 r
  core/core/execution/lsu/U850/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.2613 f
  core/core/execution/lsu/n651 (net)            2                 0.0000     3.2613 f
  core/core/execution/lsu/U69/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.2613 f
  core/core/execution/lsu/U69/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.3942 r
  core/core/execution/lsu/n646 (net)            2                 0.0000     3.3942 r
  core/core/execution/lsu/U853/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.3942 r
  core/core/execution/lsu/U853/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.5109 f
  core/core/execution/lsu/n642 (net)            2                 0.0000     3.5109 f
  core/core/execution/lsu/U65/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.5109 f
  core/core/execution/lsu/U65/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.6437 r
  core/core/execution/lsu/n637 (net)            2                 0.0000     3.6437 r
  core/core/execution/lsu/U857/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.6437 r
  core/core/execution/lsu/U857/ZN (LVT_AOI21HDV1)       0.1330    0.1167     3.7604 f
  core/core/execution/lsu/n633 (net)            2                 0.0000     3.7604 f
  core/core/execution/lsu/U62/A1 (LVT_OAI21HDV2)        0.1330    0.0000     3.7604 f
  core/core/execution/lsu/U62/ZN (LVT_OAI21HDV2)        0.1761    0.1329     3.8933 r
  core/core/execution/lsu/n628 (net)            2                 0.0000     3.8933 r
  core/core/execution/lsu/U861/A1 (LVT_AOI21HDV1)       0.1761    0.0000     3.8933 r
  core/core/execution/lsu/U861/ZN (LVT_AOI21HDV1)       0.1330    0.1167     4.0099 f
  core/core/execution/lsu/n624 (net)            2                 0.0000     4.0099 f
  core/core/execution/lsu/U59/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.0099 f
  core/core/execution/lsu/U59/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.1428 r
  core/core/execution/lsu/n619 (net)            2                 0.0000     4.1428 r
  core/core/execution/lsu/U865/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.1428 r
  core/core/execution/lsu/U865/ZN (LVT_AOI21HDV1)       0.1330    0.1167     4.2595 f
  core/core/execution/lsu/n615 (net)            2                 0.0000     4.2595 f
  core/core/execution/lsu/U56/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.2595 f
  core/core/execution/lsu/U56/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.3923 r
  core/core/execution/lsu/n610 (net)            2                 0.0000     4.3923 r
  core/core/execution/lsu/U869/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.3923 r
  core/core/execution/lsu/U869/ZN (LVT_AOI21HDV1)       0.1330    0.1167     4.5090 f
  core/core/execution/lsu/n606 (net)            2                 0.0000     4.5090 f
  core/core/execution/lsu/U35/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.5090 f
  core/core/execution/lsu/U35/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.6419 r
  core/core/execution/lsu/n601 (net)            2                 0.0000     4.6419 r
  core/core/execution/lsu/U873/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.6419 r
  core/core/execution/lsu/U873/ZN (LVT_AOI21HDV1)       0.1330    0.1167     4.7585 f
  core/core/execution/lsu/n597 (net)            2                 0.0000     4.7585 f
  core/core/execution/lsu/U34/A1 (LVT_OAI21HDV2)        0.1330    0.0000     4.7585 f
  core/core/execution/lsu/U34/ZN (LVT_OAI21HDV2)        0.1761    0.1329     4.8914 r
  core/core/execution/lsu/n592 (net)            2                 0.0000     4.8914 r
  core/core/execution/lsu/U877/A1 (LVT_AOI21HDV1)       0.1761    0.0000     4.8914 r
  core/core/execution/lsu/U877/ZN (LVT_AOI21HDV1)       0.1264    0.1111     5.0025 f
  core/core/execution/lsu/n588 (net)            2                 0.0000     5.0025 f
  core/core/execution/lsu/U51/A1 (LVT_OAI21HDV1)        0.1264    0.0000     5.0025 f
  core/core/execution/lsu/U51/ZN (LVT_OAI21HDV1)        0.1769    0.1322     5.1347 r
  core/core/execution/lsu/n583 (net)            1                 0.0000     5.1347 r
  core/core/execution/lsu/U881/CI (LVT_AD1HDV1)         0.1769    0.0000     5.1347 r
  core/core/execution/lsu/U881/CO (LVT_AD1HDV1)         0.1235    0.2075     5.3423 r
  core/core/execution/lsu/n582 (net)            1                 0.0000     5.3423 r
  core/core/execution/lsu/U880/CI (LVT_AD1HDV1)         0.1235    0.0000     5.3423 r
  core/core/execution/lsu/U880/CO (LVT_AD1HDV1)         0.1223    0.1966     5.5389 r
  core/core/execution/lsu/n581 (net)            1                 0.0000     5.5389 r
  core/core/execution/lsu/U879/CI (LVT_AD1HDV1)         0.1223    0.0000     5.5389 r
  core/core/execution/lsu/U879/CO (LVT_AD1HDV1)         0.1223    0.1964     5.7353 r
  core/core/execution/lsu/n578 (net)            1                 0.0000     5.7353 r
  core/core/execution/lsu/U33/CI (LVT_AD1HDV1)          0.1223    0.0000     5.7353 r
  core/core/execution/lsu/U33/CO (LVT_AD1HDV1)          0.1194    0.1945     5.9299 r
  core/core/execution/lsu/n580 (net)            1                 0.0000     5.9299 r
  core/core/execution/lsu/U93/A1 (LVT_XOR2HDV1)         0.1194    0.0000     5.9299 r
  core/core/execution/lsu/U93/Z (LVT_XOR2HDV1)          0.0694    0.1508     6.0807 f
  core/core/execution/lsu/io_wb_info_bits_mem_addr[63] (net)
                                                1                 0.0000     6.0807 f
  core/core/execution/lsu/io_wb_info_bits_mem_addr[63] (ysyx_210703_Lsu_0)
                                                                  0.0000     6.0807 f
  core/core/execution/lsu_io_wb_info_bits_mem_addr[63] (net)      0.0000     6.0807 f
  core/core/execution/U61/A1 (LVT_AND2HDV1)             0.0694    0.0000     6.0807 f
  core/core/execution/U61/Z (LVT_AND2HDV1)              0.0531    0.1174     6.1980 f
  core/core/execution/N786 (net)                1                 0.0000     6.1980 f
  core/core/execution/writeback_info_mem_addr_reg_63_/D (LVT_DQHDV1)
                                                        0.0531    0.0000     6.1980 f
  data arrival time                                                          6.1980
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/core/execution/writeback_info_mem_addr_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1444     6.2056
  data required time                                                         6.2056
  ------------------------------------------------------------------------------------
  data required time                                                         6.2056
  data arrival time                                                         -6.1980
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0075
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1378
    Unconnected ports (LINT-28)                                   176
    Feedthrough (LINT-29)                                         782
    Shorted outputs (LINT-31)                                     252
    Constant outputs (LINT-52)                                    168
Cells                                                               6
    Cells do not drive (LINT-1)                                     6
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210703_MMU', cell 'C18495' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Alu', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703_Bju', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210703', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[63]' is connected directly to output port 'io_decode_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[62]' is connected directly to output port 'io_decode_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[61]' is connected directly to output port 'io_decode_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[60]' is connected directly to output port 'io_decode_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[59]' is connected directly to output port 'io_decode_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[58]' is connected directly to output port 'io_decode_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[57]' is connected directly to output port 'io_decode_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[56]' is connected directly to output port 'io_decode_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[55]' is connected directly to output port 'io_decode_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[54]' is connected directly to output port 'io_decode_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[53]' is connected directly to output port 'io_decode_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[52]' is connected directly to output port 'io_decode_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[51]' is connected directly to output port 'io_decode_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[50]' is connected directly to output port 'io_decode_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[49]' is connected directly to output port 'io_decode_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[48]' is connected directly to output port 'io_decode_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[47]' is connected directly to output port 'io_decode_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[46]' is connected directly to output port 'io_decode_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[45]' is connected directly to output port 'io_decode_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[44]' is connected directly to output port 'io_decode_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[43]' is connected directly to output port 'io_decode_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[42]' is connected directly to output port 'io_decode_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[41]' is connected directly to output port 'io_decode_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[40]' is connected directly to output port 'io_decode_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[39]' is connected directly to output port 'io_decode_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[38]' is connected directly to output port 'io_decode_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[37]' is connected directly to output port 'io_decode_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[36]' is connected directly to output port 'io_decode_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[35]' is connected directly to output port 'io_decode_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[34]' is connected directly to output port 'io_decode_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[33]' is connected directly to output port 'io_decode_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[32]' is connected directly to output port 'io_decode_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[31]' is connected directly to output port 'io_decode_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[30]' is connected directly to output port 'io_decode_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[29]' is connected directly to output port 'io_decode_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[28]' is connected directly to output port 'io_decode_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[27]' is connected directly to output port 'io_decode_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[26]' is connected directly to output port 'io_decode_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[25]' is connected directly to output port 'io_decode_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[24]' is connected directly to output port 'io_decode_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[23]' is connected directly to output port 'io_decode_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[22]' is connected directly to output port 'io_decode_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[21]' is connected directly to output port 'io_decode_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[20]' is connected directly to output port 'io_decode_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[19]' is connected directly to output port 'io_decode_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[18]' is connected directly to output port 'io_decode_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[17]' is connected directly to output port 'io_decode_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[16]' is connected directly to output port 'io_decode_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[15]' is connected directly to output port 'io_decode_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[14]' is connected directly to output port 'io_decode_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[13]' is connected directly to output port 'io_decode_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[12]' is connected directly to output port 'io_decode_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[11]' is connected directly to output port 'io_decode_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[10]' is connected directly to output port 'io_decode_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[9]' is connected directly to output port 'io_decode_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[8]' is connected directly to output port 'io_decode_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[7]' is connected directly to output port 'io_decode_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[6]' is connected directly to output port 'io_decode_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[5]' is connected directly to output port 'io_decode_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[4]' is connected directly to output port 'io_decode_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[3]' is connected directly to output port 'io_decode_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[2]' is connected directly to output port 'io_decode_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[1]' is connected directly to output port 'io_decode_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_pc[0]' is connected directly to output port 'io_decode_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_valid' is connected directly to output port 'io_decode_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[19]' is connected directly to output port 'io_decode_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[18]' is connected directly to output port 'io_decode_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[17]' is connected directly to output port 'io_decode_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[16]' is connected directly to output port 'io_decode_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[15]' is connected directly to output port 'io_decode_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[14]' is connected directly to output port 'io_decode_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[13]' is connected directly to output port 'io_decode_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[12]' is connected directly to output port 'io_decode_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[11]' is connected directly to output port 'io_decode_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[10]' is connected directly to output port 'io_decode_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[9]' is connected directly to output port 'io_decode_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[8]' is connected directly to output port 'io_decode_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[7]' is connected directly to output port 'io_decode_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[6]' is connected directly to output port 'io_decode_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[5]' is connected directly to output port 'io_decode_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[4]' is connected directly to output port 'io_decode_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[3]' is connected directly to output port 'io_decode_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[2]' is connected directly to output port 'io_decode_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[1]' is connected directly to output port 'io_decode_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_inst_bits_inst[0]' is connected directly to output port 'io_decode_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Decode', input port 'io_decode_info_ready' is connected directly to output port 'io_inst_ready'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[4]' is connected directly to output port 'io_reg_read_rs1_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[3]' is connected directly to output port 'io_reg_read_rs1_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[2]' is connected directly to output port 'io_reg_read_rs1_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[1]' is connected directly to output port 'io_reg_read_rs1_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op1_addr[0]' is connected directly to output port 'io_reg_read_rs1_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[4]' is connected directly to output port 'io_reg_read_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[3]' is connected directly to output port 'io_reg_read_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[2]' is connected directly to output port 'io_reg_read_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[1]' is connected directly to output port 'io_reg_read_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_op2_addr[0]' is connected directly to output port 'io_reg_read_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_read_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_read_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_read_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_read_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_read_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_read_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_read_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_read_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_read_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_read_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_read_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Execution', input port 'io_decode_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_read_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_valid' is connected directly to output port 'io_except_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[63]' is connected directly to output port 'io_except_info_bits_epc[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[62]' is connected directly to output port 'io_except_info_bits_epc[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[61]' is connected directly to output port 'io_except_info_bits_epc[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[60]' is connected directly to output port 'io_except_info_bits_epc[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[59]' is connected directly to output port 'io_except_info_bits_epc[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[58]' is connected directly to output port 'io_except_info_bits_epc[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[57]' is connected directly to output port 'io_except_info_bits_epc[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[56]' is connected directly to output port 'io_except_info_bits_epc[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[55]' is connected directly to output port 'io_except_info_bits_epc[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[54]' is connected directly to output port 'io_except_info_bits_epc[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[53]' is connected directly to output port 'io_except_info_bits_epc[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[52]' is connected directly to output port 'io_except_info_bits_epc[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[51]' is connected directly to output port 'io_except_info_bits_epc[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[50]' is connected directly to output port 'io_except_info_bits_epc[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[49]' is connected directly to output port 'io_except_info_bits_epc[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[48]' is connected directly to output port 'io_except_info_bits_epc[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[47]' is connected directly to output port 'io_except_info_bits_epc[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[46]' is connected directly to output port 'io_except_info_bits_epc[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[45]' is connected directly to output port 'io_except_info_bits_epc[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[44]' is connected directly to output port 'io_except_info_bits_epc[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[43]' is connected directly to output port 'io_except_info_bits_epc[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[42]' is connected directly to output port 'io_except_info_bits_epc[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[41]' is connected directly to output port 'io_except_info_bits_epc[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[40]' is connected directly to output port 'io_except_info_bits_epc[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[39]' is connected directly to output port 'io_except_info_bits_epc[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[38]' is connected directly to output port 'io_except_info_bits_epc[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[37]' is connected directly to output port 'io_except_info_bits_epc[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[36]' is connected directly to output port 'io_except_info_bits_epc[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[35]' is connected directly to output port 'io_except_info_bits_epc[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[34]' is connected directly to output port 'io_except_info_bits_epc[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[33]' is connected directly to output port 'io_except_info_bits_epc[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[32]' is connected directly to output port 'io_except_info_bits_epc[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[31]' is connected directly to output port 'io_except_info_bits_epc[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[30]' is connected directly to output port 'io_except_info_bits_epc[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[29]' is connected directly to output port 'io_except_info_bits_epc[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[28]' is connected directly to output port 'io_except_info_bits_epc[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[27]' is connected directly to output port 'io_except_info_bits_epc[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[26]' is connected directly to output port 'io_except_info_bits_epc[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[25]' is connected directly to output port 'io_except_info_bits_epc[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[24]' is connected directly to output port 'io_except_info_bits_epc[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[23]' is connected directly to output port 'io_except_info_bits_epc[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[22]' is connected directly to output port 'io_except_info_bits_epc[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[21]' is connected directly to output port 'io_except_info_bits_epc[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[20]' is connected directly to output port 'io_except_info_bits_epc[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[19]' is connected directly to output port 'io_except_info_bits_epc[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[18]' is connected directly to output port 'io_except_info_bits_epc[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[17]' is connected directly to output port 'io_except_info_bits_epc[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[16]' is connected directly to output port 'io_except_info_bits_epc[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[15]' is connected directly to output port 'io_except_info_bits_epc[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[14]' is connected directly to output port 'io_except_info_bits_epc[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[13]' is connected directly to output port 'io_except_info_bits_epc[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[12]' is connected directly to output port 'io_except_info_bits_epc[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[11]' is connected directly to output port 'io_except_info_bits_epc[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[10]' is connected directly to output port 'io_except_info_bits_epc[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[9]' is connected directly to output port 'io_except_info_bits_epc[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[8]' is connected directly to output port 'io_except_info_bits_epc[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[7]' is connected directly to output port 'io_except_info_bits_epc[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[6]' is connected directly to output port 'io_except_info_bits_epc[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[5]' is connected directly to output port 'io_except_info_bits_epc[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[4]' is connected directly to output port 'io_except_info_bits_epc[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[3]' is connected directly to output port 'io_except_info_bits_epc[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[2]' is connected directly to output port 'io_except_info_bits_epc[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[1]' is connected directly to output port 'io_except_info_bits_epc[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_inst_addr[0]' is connected directly to output port 'io_except_info_bits_epc[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[63]' is connected directly to output port 'io_commit_info_bits_commit_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[62]' is connected directly to output port 'io_commit_info_bits_commit_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[61]' is connected directly to output port 'io_commit_info_bits_commit_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[60]' is connected directly to output port 'io_commit_info_bits_commit_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[59]' is connected directly to output port 'io_commit_info_bits_commit_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[58]' is connected directly to output port 'io_commit_info_bits_commit_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[57]' is connected directly to output port 'io_commit_info_bits_commit_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[56]' is connected directly to output port 'io_commit_info_bits_commit_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[55]' is connected directly to output port 'io_commit_info_bits_commit_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[54]' is connected directly to output port 'io_commit_info_bits_commit_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[53]' is connected directly to output port 'io_commit_info_bits_commit_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[52]' is connected directly to output port 'io_commit_info_bits_commit_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[51]' is connected directly to output port 'io_commit_info_bits_commit_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[50]' is connected directly to output port 'io_commit_info_bits_commit_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[49]' is connected directly to output port 'io_commit_info_bits_commit_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[48]' is connected directly to output port 'io_commit_info_bits_commit_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[47]' is connected directly to output port 'io_commit_info_bits_commit_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[46]' is connected directly to output port 'io_commit_info_bits_commit_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[45]' is connected directly to output port 'io_commit_info_bits_commit_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[44]' is connected directly to output port 'io_commit_info_bits_commit_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[43]' is connected directly to output port 'io_commit_info_bits_commit_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[42]' is connected directly to output port 'io_commit_info_bits_commit_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[41]' is connected directly to output port 'io_commit_info_bits_commit_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[40]' is connected directly to output port 'io_commit_info_bits_commit_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[39]' is connected directly to output port 'io_commit_info_bits_commit_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[38]' is connected directly to output port 'io_commit_info_bits_commit_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[37]' is connected directly to output port 'io_commit_info_bits_commit_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[36]' is connected directly to output port 'io_commit_info_bits_commit_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[35]' is connected directly to output port 'io_commit_info_bits_commit_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[34]' is connected directly to output port 'io_commit_info_bits_commit_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[33]' is connected directly to output port 'io_commit_info_bits_commit_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[32]' is connected directly to output port 'io_commit_info_bits_commit_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[31]' is connected directly to output port 'io_commit_info_bits_commit_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[30]' is connected directly to output port 'io_commit_info_bits_commit_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[29]' is connected directly to output port 'io_commit_info_bits_commit_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[28]' is connected directly to output port 'io_commit_info_bits_commit_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[27]' is connected directly to output port 'io_commit_info_bits_commit_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[26]' is connected directly to output port 'io_commit_info_bits_commit_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[25]' is connected directly to output port 'io_commit_info_bits_commit_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[24]' is connected directly to output port 'io_commit_info_bits_commit_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[23]' is connected directly to output port 'io_commit_info_bits_commit_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[22]' is connected directly to output port 'io_commit_info_bits_commit_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[21]' is connected directly to output port 'io_commit_info_bits_commit_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[20]' is connected directly to output port 'io_commit_info_bits_commit_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[19]' is connected directly to output port 'io_commit_info_bits_commit_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[18]' is connected directly to output port 'io_commit_info_bits_commit_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[17]' is connected directly to output port 'io_commit_info_bits_commit_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[16]' is connected directly to output port 'io_commit_info_bits_commit_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[15]' is connected directly to output port 'io_commit_info_bits_commit_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[14]' is connected directly to output port 'io_commit_info_bits_commit_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[13]' is connected directly to output port 'io_commit_info_bits_commit_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[12]' is connected directly to output port 'io_commit_info_bits_commit_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[11]' is connected directly to output port 'io_commit_info_bits_commit_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[10]' is connected directly to output port 'io_commit_info_bits_commit_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[9]' is connected directly to output port 'io_commit_info_bits_commit_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[8]' is connected directly to output port 'io_commit_info_bits_commit_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[7]' is connected directly to output port 'io_commit_info_bits_commit_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[6]' is connected directly to output port 'io_commit_info_bits_commit_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[5]' is connected directly to output port 'io_commit_info_bits_commit_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[4]' is connected directly to output port 'io_commit_info_bits_commit_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[3]' is connected directly to output port 'io_commit_info_bits_commit_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[2]' is connected directly to output port 'io_commit_info_bits_commit_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[1]' is connected directly to output port 'io_commit_info_bits_commit_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_data[0]' is connected directly to output port 'io_commit_info_bits_commit_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[4]' is connected directly to output port 'io_commit_info_bits_commit_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[3]' is connected directly to output port 'io_commit_info_bits_commit_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[2]' is connected directly to output port 'io_commit_info_bits_commit_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[1]' is connected directly to output port 'io_commit_info_bits_commit_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_des_addr[0]' is connected directly to output port 'io_commit_info_bits_commit_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wen' is connected directly to output port 'io_csr_write_info_bits_csr_wen'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[11]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[10]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[9]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[8]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[7]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[6]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[5]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[4]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[3]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[2]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[1]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_idx[0]' is connected directly to output port 'io_csr_write_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[63]' is connected directly to output port 'io_csr_write_info_bits_csr_data[63]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[62]' is connected directly to output port 'io_csr_write_info_bits_csr_data[62]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[61]' is connected directly to output port 'io_csr_write_info_bits_csr_data[61]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[60]' is connected directly to output port 'io_csr_write_info_bits_csr_data[60]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[59]' is connected directly to output port 'io_csr_write_info_bits_csr_data[59]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[58]' is connected directly to output port 'io_csr_write_info_bits_csr_data[58]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[57]' is connected directly to output port 'io_csr_write_info_bits_csr_data[57]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[56]' is connected directly to output port 'io_csr_write_info_bits_csr_data[56]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[55]' is connected directly to output port 'io_csr_write_info_bits_csr_data[55]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[54]' is connected directly to output port 'io_csr_write_info_bits_csr_data[54]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[53]' is connected directly to output port 'io_csr_write_info_bits_csr_data[53]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[52]' is connected directly to output port 'io_csr_write_info_bits_csr_data[52]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[51]' is connected directly to output port 'io_csr_write_info_bits_csr_data[51]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[50]' is connected directly to output port 'io_csr_write_info_bits_csr_data[50]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[49]' is connected directly to output port 'io_csr_write_info_bits_csr_data[49]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[48]' is connected directly to output port 'io_csr_write_info_bits_csr_data[48]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[47]' is connected directly to output port 'io_csr_write_info_bits_csr_data[47]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[46]' is connected directly to output port 'io_csr_write_info_bits_csr_data[46]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[45]' is connected directly to output port 'io_csr_write_info_bits_csr_data[45]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[44]' is connected directly to output port 'io_csr_write_info_bits_csr_data[44]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[43]' is connected directly to output port 'io_csr_write_info_bits_csr_data[43]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[42]' is connected directly to output port 'io_csr_write_info_bits_csr_data[42]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[41]' is connected directly to output port 'io_csr_write_info_bits_csr_data[41]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[40]' is connected directly to output port 'io_csr_write_info_bits_csr_data[40]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[39]' is connected directly to output port 'io_csr_write_info_bits_csr_data[39]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[38]' is connected directly to output port 'io_csr_write_info_bits_csr_data[38]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[37]' is connected directly to output port 'io_csr_write_info_bits_csr_data[37]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[36]' is connected directly to output port 'io_csr_write_info_bits_csr_data[36]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[35]' is connected directly to output port 'io_csr_write_info_bits_csr_data[35]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[34]' is connected directly to output port 'io_csr_write_info_bits_csr_data[34]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[33]' is connected directly to output port 'io_csr_write_info_bits_csr_data[33]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[32]' is connected directly to output port 'io_csr_write_info_bits_csr_data[32]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[31]' is connected directly to output port 'io_csr_write_info_bits_csr_data[31]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[30]' is connected directly to output port 'io_csr_write_info_bits_csr_data[30]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[29]' is connected directly to output port 'io_csr_write_info_bits_csr_data[29]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[28]' is connected directly to output port 'io_csr_write_info_bits_csr_data[28]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[27]' is connected directly to output port 'io_csr_write_info_bits_csr_data[27]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[26]' is connected directly to output port 'io_csr_write_info_bits_csr_data[26]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[25]' is connected directly to output port 'io_csr_write_info_bits_csr_data[25]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[24]' is connected directly to output port 'io_csr_write_info_bits_csr_data[24]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[23]' is connected directly to output port 'io_csr_write_info_bits_csr_data[23]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[22]' is connected directly to output port 'io_csr_write_info_bits_csr_data[22]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[21]' is connected directly to output port 'io_csr_write_info_bits_csr_data[21]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[20]' is connected directly to output port 'io_csr_write_info_bits_csr_data[20]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[19]' is connected directly to output port 'io_csr_write_info_bits_csr_data[19]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[18]' is connected directly to output port 'io_csr_write_info_bits_csr_data[18]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[17]' is connected directly to output port 'io_csr_write_info_bits_csr_data[17]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[16]' is connected directly to output port 'io_csr_write_info_bits_csr_data[16]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[15]' is connected directly to output port 'io_csr_write_info_bits_csr_data[15]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[14]' is connected directly to output port 'io_csr_write_info_bits_csr_data[14]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[13]' is connected directly to output port 'io_csr_write_info_bits_csr_data[13]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[12]' is connected directly to output port 'io_csr_write_info_bits_csr_data[12]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[11]' is connected directly to output port 'io_csr_write_info_bits_csr_data[11]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[10]' is connected directly to output port 'io_csr_write_info_bits_csr_data[10]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[9]' is connected directly to output port 'io_csr_write_info_bits_csr_data[9]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[8]' is connected directly to output port 'io_csr_write_info_bits_csr_data[8]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[7]' is connected directly to output port 'io_csr_write_info_bits_csr_data[7]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[6]' is connected directly to output port 'io_csr_write_info_bits_csr_data[6]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[5]' is connected directly to output port 'io_csr_write_info_bits_csr_data[5]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[4]' is connected directly to output port 'io_csr_write_info_bits_csr_data[4]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[3]' is connected directly to output port 'io_csr_write_info_bits_csr_data[3]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[2]' is connected directly to output port 'io_csr_write_info_bits_csr_data[2]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[1]' is connected directly to output port 'io_csr_write_info_bits_csr_data[1]'. (LINT-29)
Warning: In design 'ysyx_210703_WriteBack', input port 'io_writeback_info_bits_csr_wdata[0]' is connected directly to output port 'io_csr_write_info_bits_csr_data[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[11]' is connected directly to output port 'io_wb_info_bits_csr_idx[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[10]' is connected directly to output port 'io_wb_info_bits_csr_idx[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[9]' is connected directly to output port 'io_wb_info_bits_csr_idx[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[8]' is connected directly to output port 'io_wb_info_bits_csr_idx[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[7]' is connected directly to output port 'io_wb_info_bits_csr_idx[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[6]' is connected directly to output port 'io_wb_info_bits_csr_idx[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[5]' is connected directly to output port 'io_wb_info_bits_csr_idx[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[4]' is connected directly to output port 'io_wb_info_bits_csr_idx[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[3]' is connected directly to output port 'io_wb_info_bits_csr_idx[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[2]' is connected directly to output port 'io_wb_info_bits_csr_idx[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[1]' is connected directly to output port 'io_wb_info_bits_csr_idx[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_csr_idx[0]' is connected directly to output port 'io_wb_info_bits_csr_idx[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Alu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_valid' is connected directly to output port 'io_wb_info_valid'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Bju', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[7]' is connected directly to output port 'io_axi_rw_req_bits_data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[6]' is connected directly to output port 'io_axi_rw_req_bits_data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[5]' is connected directly to output port 'io_axi_rw_req_bits_data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[4]' is connected directly to output port 'io_axi_rw_req_bits_data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[3]' is connected directly to output port 'io_axi_rw_req_bits_data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[2]' is connected directly to output port 'io_axi_rw_req_bits_data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[1]' is connected directly to output port 'io_axi_rw_req_bits_data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Lsu', input port 'io_dispatch_info_bits_op2_data[0]' is connected directly to output port 'io_axi_rw_req_bits_data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[63]' is connected directly to output port 'io_wb_info_bits_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[62]' is connected directly to output port 'io_wb_info_bits_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[61]' is connected directly to output port 'io_wb_info_bits_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[60]' is connected directly to output port 'io_wb_info_bits_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[59]' is connected directly to output port 'io_wb_info_bits_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[58]' is connected directly to output port 'io_wb_info_bits_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[57]' is connected directly to output port 'io_wb_info_bits_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[56]' is connected directly to output port 'io_wb_info_bits_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[55]' is connected directly to output port 'io_wb_info_bits_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[54]' is connected directly to output port 'io_wb_info_bits_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[53]' is connected directly to output port 'io_wb_info_bits_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[52]' is connected directly to output port 'io_wb_info_bits_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[51]' is connected directly to output port 'io_wb_info_bits_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[50]' is connected directly to output port 'io_wb_info_bits_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[49]' is connected directly to output port 'io_wb_info_bits_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[48]' is connected directly to output port 'io_wb_info_bits_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[47]' is connected directly to output port 'io_wb_info_bits_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[46]' is connected directly to output port 'io_wb_info_bits_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[45]' is connected directly to output port 'io_wb_info_bits_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[44]' is connected directly to output port 'io_wb_info_bits_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[43]' is connected directly to output port 'io_wb_info_bits_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[42]' is connected directly to output port 'io_wb_info_bits_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[41]' is connected directly to output port 'io_wb_info_bits_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[40]' is connected directly to output port 'io_wb_info_bits_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[39]' is connected directly to output port 'io_wb_info_bits_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[38]' is connected directly to output port 'io_wb_info_bits_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[37]' is connected directly to output port 'io_wb_info_bits_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[36]' is connected directly to output port 'io_wb_info_bits_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[35]' is connected directly to output port 'io_wb_info_bits_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[34]' is connected directly to output port 'io_wb_info_bits_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[33]' is connected directly to output port 'io_wb_info_bits_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[32]' is connected directly to output port 'io_wb_info_bits_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[31]' is connected directly to output port 'io_wb_info_bits_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[30]' is connected directly to output port 'io_wb_info_bits_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[29]' is connected directly to output port 'io_wb_info_bits_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[28]' is connected directly to output port 'io_wb_info_bits_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[27]' is connected directly to output port 'io_wb_info_bits_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[26]' is connected directly to output port 'io_wb_info_bits_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[25]' is connected directly to output port 'io_wb_info_bits_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[24]' is connected directly to output port 'io_wb_info_bits_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[23]' is connected directly to output port 'io_wb_info_bits_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[22]' is connected directly to output port 'io_wb_info_bits_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[21]' is connected directly to output port 'io_wb_info_bits_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[20]' is connected directly to output port 'io_wb_info_bits_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[19]' is connected directly to output port 'io_wb_info_bits_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[18]' is connected directly to output port 'io_wb_info_bits_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[17]' is connected directly to output port 'io_wb_info_bits_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[16]' is connected directly to output port 'io_wb_info_bits_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[15]' is connected directly to output port 'io_wb_info_bits_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[14]' is connected directly to output port 'io_wb_info_bits_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[13]' is connected directly to output port 'io_wb_info_bits_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[12]' is connected directly to output port 'io_wb_info_bits_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[11]' is connected directly to output port 'io_wb_info_bits_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[10]' is connected directly to output port 'io_wb_info_bits_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[9]' is connected directly to output port 'io_wb_info_bits_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[8]' is connected directly to output port 'io_wb_info_bits_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[7]' is connected directly to output port 'io_wb_info_bits_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[6]' is connected directly to output port 'io_wb_info_bits_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[5]' is connected directly to output port 'io_wb_info_bits_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[4]' is connected directly to output port 'io_wb_info_bits_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[3]' is connected directly to output port 'io_wb_info_bits_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[2]' is connected directly to output port 'io_wb_info_bits_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[1]' is connected directly to output port 'io_wb_info_bits_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst_addr[0]' is connected directly to output port 'io_wb_info_bits_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[31]' is connected directly to output port 'io_wb_info_bits_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[30]' is connected directly to output port 'io_wb_info_bits_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[29]' is connected directly to output port 'io_wb_info_bits_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[28]' is connected directly to output port 'io_wb_info_bits_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[27]' is connected directly to output port 'io_wb_info_bits_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[26]' is connected directly to output port 'io_wb_info_bits_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[25]' is connected directly to output port 'io_wb_info_bits_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[24]' is connected directly to output port 'io_wb_info_bits_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[23]' is connected directly to output port 'io_wb_info_bits_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[22]' is connected directly to output port 'io_wb_info_bits_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[21]' is connected directly to output port 'io_wb_info_bits_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[20]' is connected directly to output port 'io_wb_info_bits_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[19]' is connected directly to output port 'io_wb_info_bits_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[18]' is connected directly to output port 'io_wb_info_bits_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[17]' is connected directly to output port 'io_wb_info_bits_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[16]' is connected directly to output port 'io_wb_info_bits_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[15]' is connected directly to output port 'io_wb_info_bits_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[14]' is connected directly to output port 'io_wb_info_bits_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[13]' is connected directly to output port 'io_wb_info_bits_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[12]' is connected directly to output port 'io_wb_info_bits_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[11]' is connected directly to output port 'io_wb_info_bits_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[10]' is connected directly to output port 'io_wb_info_bits_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[9]' is connected directly to output port 'io_wb_info_bits_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[8]' is connected directly to output port 'io_wb_info_bits_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[7]' is connected directly to output port 'io_wb_info_bits_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[6]' is connected directly to output port 'io_wb_info_bits_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[5]' is connected directly to output port 'io_wb_info_bits_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[4]' is connected directly to output port 'io_wb_info_bits_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[3]' is connected directly to output port 'io_wb_info_bits_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[2]' is connected directly to output port 'io_wb_info_bits_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[1]' is connected directly to output port 'io_wb_info_bits_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_inst[0]' is connected directly to output port 'io_wb_info_bits_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[4]' is connected directly to output port 'io_wb_info_bits_des_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[3]' is connected directly to output port 'io_wb_info_bits_des_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[2]' is connected directly to output port 'io_wb_info_bits_des_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[1]' is connected directly to output port 'io_wb_info_bits_des_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_des_addr[0]' is connected directly to output port 'io_wb_info_bits_des_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[3]' is connected directly to output port 'io_wb_info_bits_except_type[3]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[2]' is connected directly to output port 'io_wb_info_bits_except_type[2]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[1]' is connected directly to output port 'io_wb_info_bits_except_type[1]'. (LINT-29)
Warning: In design 'ysyx_210703_Mdu', input port 'io_dispatch_info_bits_except_type[0]' is connected directly to output port 'io_wb_info_bits_except_type[0]'. (LINT-29)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_ar_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to output port 'io_axi_aw_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[1]' is connected directly to output port 'io_axi_ar_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[0]' is connected directly to output port 'io_axi_ar_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[31]' is connected directly to output port 'io_axi_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[30]' is connected directly to output port 'io_axi_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[29]' is connected directly to output port 'io_axi_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[28]' is connected directly to output port 'io_axi_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[27]' is connected directly to output port 'io_axi_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[26]' is connected directly to output port 'io_axi_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[25]' is connected directly to output port 'io_axi_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[24]' is connected directly to output port 'io_axi_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[23]' is connected directly to output port 'io_axi_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[22]' is connected directly to output port 'io_axi_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[21]' is connected directly to output port 'io_axi_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[20]' is connected directly to output port 'io_axi_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[19]' is connected directly to output port 'io_axi_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[18]' is connected directly to output port 'io_axi_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[17]' is connected directly to output port 'io_axi_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[16]' is connected directly to output port 'io_axi_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[15]' is connected directly to output port 'io_axi_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[14]' is connected directly to output port 'io_axi_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[13]' is connected directly to output port 'io_axi_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[12]' is connected directly to output port 'io_axi_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[11]' is connected directly to output port 'io_axi_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[10]' is connected directly to output port 'io_axi_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[9]' is connected directly to output port 'io_axi_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[8]' is connected directly to output port 'io_axi_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[7]' is connected directly to output port 'io_axi_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[6]' is connected directly to output port 'io_axi_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[5]' is connected directly to output port 'io_axi_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[4]' is connected directly to output port 'io_axi_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[3]' is connected directly to output port 'io_axi_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[2]' is connected directly to output port 'io_axi_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[1]' is connected directly to output port 'io_axi_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_addr[0]' is connected directly to output port 'io_axi_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[2]' is connected directly to output port 'io_axi_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[1]' is connected directly to output port 'io_axi_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_size[0]' is connected directly to output port 'io_axi_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[38]' is connected directly to output port 'io_pc[38]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[37]' is connected directly to output port 'io_pc[37]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[36]' is connected directly to output port 'io_pc[36]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[35]' is connected directly to output port 'io_pc[35]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[34]' is connected directly to output port 'io_pc[34]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[33]' is connected directly to output port 'io_pc[33]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[32]' is connected directly to output port 'io_pc[32]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[31]' is connected directly to output port 'io_pc[31]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[30]' is connected directly to output port 'io_pc[30]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[29]' is connected directly to output port 'io_pc[29]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[28]' is connected directly to output port 'io_pc[28]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[27]' is connected directly to output port 'io_pc[27]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[26]' is connected directly to output port 'io_pc[26]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[25]' is connected directly to output port 'io_pc[25]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[24]' is connected directly to output port 'io_pc[24]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[23]' is connected directly to output port 'io_pc[23]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[22]' is connected directly to output port 'io_pc[22]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[21]' is connected directly to output port 'io_pc[21]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[20]' is connected directly to output port 'io_pc[20]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[19]' is connected directly to output port 'io_pc[19]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[18]' is connected directly to output port 'io_pc[18]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[17]' is connected directly to output port 'io_pc[17]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[16]' is connected directly to output port 'io_pc[16]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[15]' is connected directly to output port 'io_pc[15]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[14]' is connected directly to output port 'io_pc[14]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[13]' is connected directly to output port 'io_pc[13]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[12]' is connected directly to output port 'io_pc[12]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[11]' is connected directly to output port 'io_pc[11]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[10]' is connected directly to output port 'io_pc[10]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[9]' is connected directly to output port 'io_pc[9]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[8]' is connected directly to output port 'io_pc[8]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[7]' is connected directly to output port 'io_pc[7]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[6]' is connected directly to output port 'io_pc[6]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[5]' is connected directly to output port 'io_pc[5]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[4]' is connected directly to output port 'io_pc[4]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[3]' is connected directly to output port 'io_pc[3]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[2]' is connected directly to output port 'io_pc[2]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[1]' is connected directly to output port 'io_pc[1]'. (LINT-31)
Warning: In design 'ysyx_210703_InstFetch', output port 'io_axi_rw_req_bits_addr[0]' is connected directly to output port 'io_pc[0]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[31]' is connected directly to output port 'io_decode_info_bits_csr_idx[11]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[30]' is connected directly to output port 'io_decode_info_bits_csr_idx[10]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[29]' is connected directly to output port 'io_decode_info_bits_csr_idx[9]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[28]' is connected directly to output port 'io_decode_info_bits_csr_idx[8]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[27]' is connected directly to output port 'io_decode_info_bits_csr_idx[7]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[26]' is connected directly to output port 'io_decode_info_bits_csr_idx[6]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[25]' is connected directly to output port 'io_decode_info_bits_csr_idx[5]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[24]' is connected directly to output port 'io_decode_info_bits_csr_idx[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[23]' is connected directly to output port 'io_decode_info_bits_csr_idx[3]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[22]' is connected directly to output port 'io_decode_info_bits_csr_idx[2]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[21]' is connected directly to output port 'io_decode_info_bits_csr_idx[1]'. (LINT-31)
Warning: In design 'ysyx_210703_Decode', output port 'io_decode_info_bits_inst[20]' is connected directly to output port 'io_decode_info_bits_csr_idx[0]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[61]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[60]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[59]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[58]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[57]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[56]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[55]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[54]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[53]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[52]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[51]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[50]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[49]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[48]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[47]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[46]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[45]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[44]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[43]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[42]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[41]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[40]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[39]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[38]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[37]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[36]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[35]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[34]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[33]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[32]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[31]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[30]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[29]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[28]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[27]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[26]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[25]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[24]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[23]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[22]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[21]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[20]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[19]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[18]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[17]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[16]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[15]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[14]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[13]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[12]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[11]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[10]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[9]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[8]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[7]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[6]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[5]'. (LINT-31)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to output port 'io_except_info_bits_cause[4]'. (LINT-31)
Warning: In design 'ysyx_210703_Bju', output port 'io_wb_info_valid' is connected directly to output port 'io_redirect_info_valid'. (LINT-31)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_is_write' is connected directly to output port 'is_st_0'. (LINT-31)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_aw_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_AXI4', output port 'io_axi_ar_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_CoreArbiter2to1', output port 'io_core_slave_0_req_bits_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_WriteBack', output port 'io_except_info_bits_cause[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210703_Lsu', output port 'io_axi_rw_req_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
1
