Analysis & Synthesis report for RISC_FINALE
Sat Nov 05 17:15:07 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|altsyncram_q0d2:altsyncram1
 14. Source assignments for RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
 15. Source assignments for RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated
 16. Source assignments for RISC_PC:inst|lpm_counter:lpm_counter_component
 17. Source assignments for sld_hub:sld_hub_inst
 18. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 19. Parameter Settings for User Entity Instance: RISC_ROM:inst16
 20. Parameter Settings for User Entity Instance: RISC_ROM:inst16|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2
 22. Parameter Settings for User Entity Instance: RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component
 23. Parameter Settings for User Entity Instance: lpm_bustri0:IN_TRI|lpm_bustri:lpm_bustri_component
 24. Parameter Settings for User Entity Instance: lpm_bustri0:RAM_OUT_TRI|lpm_bustri:lpm_bustri_component
 25. Parameter Settings for User Entity Instance: RISC_RAM:inst3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: RISC_AR:inst1|lpm_latch:lpm_latch_component
 27. Parameter Settings for User Entity Instance: lpm_bustri0:PC_OUT_TRI|lpm_bustri:lpm_bustri_component
 28. Parameter Settings for User Entity Instance: RISC_PC:inst|lpm_counter:lpm_counter_component
 29. Parameter Settings for User Entity Instance: lpm_bustri0:ALU_OUT_TRI|lpm_bustri:lpm_bustri_component
 30. Parameter Settings for User Entity Instance: lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component
 31. Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component
 32. Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component
 33. Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component
 34. Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
 35. Parameter Settings for User Entity Instance: OUTPUT_REG:inst10|lpm_latch:lpm_latch_component
 36. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 37. altsyncram Parameter Settings by Entity Instance
 38. In-System Memory Content Editor Settings
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 05 17:15:07 2022    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; RISC_FINALE                              ;
; Top-level Entity Name              ; RISC_FINALE                              ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 357                                      ;
;     Total combinational functions  ; 300                                      ;
;     Dedicated logic registers      ; 176                                      ;
; Total registers                    ; 176                                      ;
; Total pins                         ; 96                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 2,448                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                          ; RISC_FINALE        ; RISC_FINALE        ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+
; RISC_FINALE.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/RISC_FINALE.bdf        ;
; rom.mif                          ; yes             ; User Memory Initialization File    ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/rom.mif                ;
; ALU181.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/ALU181.vhd             ;
; lpm_bustri0.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/lpm_bustri0.vhd        ;
; REG_STACK_8X4.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/REG_STACK_8X4.bdf      ;
; REG8.vhd                         ; yes             ; User VHDL File                     ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/REG8.vhd               ;
; RISC_AR.tdf                      ; yes             ; User Wizard-Generated File         ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/RISC_AR.tdf            ;
; RISC_RAM.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/RISC_RAM.vhd           ;
; CTRL_CTR.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/CTRL_CTR.vhd           ;
; SEQUENCE.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/SEQUENCE.bdf           ;
; lpm_latch.inc                    ; yes             ; Auto-Found AHDL File               ; c:/altera/90/quartus/libraries/megafunctions/lpm_latch.inc                                                ;
; 21mux.bdf                        ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf                                                  ;
; RISC_ROM.tdf                     ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/RISC_ROM.tdf           ;
; altsyncram.inc                   ; yes             ; Auto-Found AHDL File               ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.inc                                               ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                               ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                                ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                                                   ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                                                   ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                                 ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                                 ;
; db/altsyncram_9kb1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/db/altsyncram_9kb1.tdf ;
; db/altsyncram_q0d2.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/db/altsyncram_q0d2.tdf ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                          ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;
; RISC_IR.tdf                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/RISC_IR.tdf            ;
; lpm_latch.tdf                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_latch.tdf                                                ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc                                             ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_bustri.tdf                                               ;
; db/altsyncram_srh1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/db/altsyncram_srh1.tdf ;
; RISC_PC.tdf                      ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/RISC_PC.tdf            ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc                                              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc                                                 ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc                                              ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc                                                   ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc                                        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc                                      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc                                        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;
; db/cntr_k5j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/db/cntr_k5j.tdf        ;
; 74139.bdf                        ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/others/maxplus2/74139.bdf                                                  ;
; OUTPUT_REG.tdf                   ; yes             ; Auto-Found Wizard-Generated File   ; C:/Users/Mengyun Jia/Desktop/hardware_design/190341213/RISC_FINALE (FIXED_ADDR_OP)/OUTPUT_REG.tdf         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd                                                  ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 357                      ;
;                                             ;                          ;
; Total combinational functions               ; 300                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 117                      ;
;     -- 3 input functions                    ; 114                      ;
;     -- <=2 input functions                  ; 69                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 274                      ;
;     -- arithmetic mode                      ; 26                       ;
;                                             ;                          ;
; Total registers                             ; 176                      ;
;     -- Dedicated logic registers            ; 176                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 96                       ;
; Total memory bits                           ; 2448                     ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 160                      ;
; Total fan-out                               ; 2045                     ;
; Average fan-out                             ; 2.88                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RISC_FINALE                                                           ; 300 (7)           ; 176 (0)      ; 2448        ; 0            ; 0       ; 0         ; 96   ; 0            ; |RISC_FINALE                                                                                                                                                                ; work         ;
;    |ALU181:ALU|                                                        ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|ALU181:ALU                                                                                                                                                     ; work         ;
;    |CTRL_CTR:inst19|                                                   ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|CTRL_CTR:inst19                                                                                                                                                ; work         ;
;    |OUTPUT_REG:inst10|                                                 ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|OUTPUT_REG:inst10                                                                                                                                              ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|OUTPUT_REG:inst10|lpm_latch:lpm_latch_component                                                                                                                ; work         ;
;    |REG8:REG_A|                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG8:REG_A                                                                                                                                                     ; work         ;
;    |REG8:REG_B|                                                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG8:REG_B                                                                                                                                                     ; work         ;
;    |REG_STACK_8X4:REGISTER_STACK|                                      ; 4 (4)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK                                                                                                                                   ; work         ;
;       |REG8:inst1|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst1                                                                                                                        ; work         ;
;       |REG8:inst2|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst2                                                                                                                        ; work         ;
;       |REG8:inst3|                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst3                                                                                                                        ; work         ;
;       |REG8:inst|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|REG_STACK_8X4:REGISTER_STACK|REG8:inst                                                                                                                         ; work         ;
;    |RISC_AR:inst1|                                                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_AR:inst1                                                                                                                                                  ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_AR:inst1|lpm_latch:lpm_latch_component                                                                                                                    ; work         ;
;    |RISC_IR:INSTRUCTION_REGISTER|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER                                                                                                                                   ; work         ;
;       |lpm_latch:lpm_latch_component|                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component                                                                                                     ; work         ;
;    |RISC_PC:inst|                                                      ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_PC:inst                                                                                                                                                   ; work         ;
;       |lpm_counter:lpm_counter_component|                              ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component                                                                                                                 ; work         ;
;          |cntr_k5j:auto_generated|                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated                                                                                         ; work         ;
;    |RISC_RAM:inst3|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_RAM:inst3                                                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component                                                                                                                 ; work         ;
;          |altsyncram_srh1:auto_generated|                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated                                                                                  ; work         ;
;    |RISC_ROM:inst16|                                                   ; 69 (0)            ; 48 (0)       ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_ROM:inst16                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 69 (0)            ; 48 (0)       ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_9kb1:auto_generated|                              ; 69 (0)            ; 48 (0)       ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated                                                                                 ; work         ;
;             |altsyncram_q0d2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|altsyncram_q0d2:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 69 (51)           ; 48 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |SEQUENCE:inst6|                                                    ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|SEQUENCE:inst6                                                                                                                                                 ; work         ;
;    |lpm_bustri0:REG_OUT_TRI|                                           ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI                                                                                                                                        ; work         ;
;       |lpm_bustri:lpm_bustri_component|                                ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component                                                                                                        ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 92 (55)           ; 64 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|sld_hub:sld_hub_inst                                                                                                                                           ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                   ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                 ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port    ; 256          ; 8            ; --           ; --           ; 2048 ; ram.mif ;
; RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|altsyncram_q0d2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 16           ; 25           ; 16           ; 25           ; 400  ; rom.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                            ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------------------------+---------------------+------------------------+
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[7] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[6] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[5] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[4] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[3] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[2] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[1] ; inst14              ; yes                    ;
; RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component|latches[0] ; inst14              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[7]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[6]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[5]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[4]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[3]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[2]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[1]            ; inst12              ; yes                    ;
; OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[0]            ; inst12              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[0]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[1]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[2]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[3]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[4]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[5]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[6]                ; inst11              ; yes                    ;
; RISC_AR:inst1|lpm_latch:lpm_latch_component|latches[7]                ; inst11              ; yes                    ;
; Number of user-specified and inferred latches = 24                    ;                     ;                        ;
+-----------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; SEQUENCE:inst6|inst9                  ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 176   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 74    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |RISC_FINALE|RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |RISC_FINALE|ALU181:ALU|Mux7                                                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |RISC_FINALE|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |RISC_FINALE|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |RISC_FINALE|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |RISC_FINALE|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|altsyncram_q0d2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                              ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for RISC_PC:inst|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                          ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_ROM:inst16 ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                            ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                            ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_ROM:inst16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 25                   ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; rom.mif              ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_9kb1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                     ; Type                                                                                            ;
+-------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                 ; Signed Integer                                                                                  ;
; SLD_AUTO_INSTANCE_INDEX ; yes                       ; String                                                                                          ;
; SLD_IP_VERSION          ; 1                         ; Signed Integer                                                                                  ;
; SLD_IP_MINOR_VERSION    ; 3                         ; Signed Integer                                                                                  ;
; SLD_COMMON_IP_VERSION   ; 0                         ; Signed Integer                                                                                  ;
; width_word              ; 25                        ; Untyped                                                                                         ;
; numwords                ; 16                        ; Untyped                                                                                         ;
; widthad                 ; 4                         ; Untyped                                                                                         ;
; shift_count_bits        ; 5                         ; Untyped                                                                                         ;
; cvalue                  ; 0000000000000000000000000 ; Untyped                                                                                         ;
; is_data_in_ram          ; 1                         ; Untyped                                                                                         ;
; is_readable             ; 1                         ; Untyped                                                                                         ;
; node_name               ; 0                         ; Untyped                                                                                         ;
+-------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component ;
+----------------+--------+-------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                                       ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                                       ;
+----------------+--------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:IN_TRI|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:RAM_OUT_TRI|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_RAM:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ram.mif              ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_srh1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_AR:inst1|lpm_latch:lpm_latch_component ;
+----------------+--------+----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                           ;
+----------------+--------+----------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                        ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                        ;
+----------------+--------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:PC_OUT_TRI|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_PC:inst|lpm_counter:lpm_counter_component ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
; LPM_WIDTH              ; 8           ; Untyped                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                              ;
; LPM_MODULUS            ; 0           ; Untyped                                              ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                              ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                              ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                   ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                              ;
; LABWIDE_SCLR           ; ON          ; Untyped                                              ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                              ;
; CBXI_PARAMETER         ; cntr_k5j    ; Untyped                                              ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:ALU_OUT_TRI|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OUTPUT_REG:inst10|lpm_latch:lpm_latch_component ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                            ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                            ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone III                      ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; RISC_ROM:inst16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 25                                              ;
;     -- NUMWORDS_A                         ; 16                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; RISC_RAM:inst3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; NONE        ; 25    ; 16    ; Read/Write ; RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Nov 05 17:15:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_FINALE -c RISC_FINALE
Info: Found 1 design units, including 1 entities, in source file RISC_FINALE.bdf
    Info: Found entity 1: RISC_FINALE
Info: Found 2 design units, including 1 entities, in source file ALU181.vhd
    Info: Found design unit 1: ALU181-behav
    Info: Found entity 1: ALU181
Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info: Found design unit 1: lpm_bustri0-SYN
    Info: Found entity 1: lpm_bustri0
Info: Found 1 design units, including 1 entities, in source file REG_STACK_8X4.bdf
    Info: Found entity 1: REG_STACK_8X4
Info: Found 2 design units, including 1 entities, in source file REG8.vhd
    Info: Found design unit 1: REG8-bhv
    Info: Found entity 1: REG8
Info: Found 1 design units, including 1 entities, in source file RISC_AR.tdf
    Info: Found entity 1: RISC_AR
Info: Found 2 design units, including 1 entities, in source file RISC_RAM.vhd
    Info: Found design unit 1: risc_ram-SYN
    Info: Found entity 1: RISC_RAM
Info: Found 2 design units, including 1 entities, in source file CTRL_CTR.vhd
    Info: Found design unit 1: CTRL_CTR-BEHAV
    Info: Found entity 1: CTRL_CTR
Info: Found 1 design units, including 1 entities, in source file SEQUENCE.bdf
    Info: Found entity 1: SEQUENCE
Info: Elaborating entity "RISC_FINALE" for the top level hierarchy
Info: Elaborating entity "SEQUENCE" for hierarchy "SEQUENCE:inst6"
Info: Elaborating entity "21mux" for hierarchy "SEQUENCE:inst6|21mux:inst3"
Info: Elaborated megafunction instantiation "SEQUENCE:inst6|21mux:inst3"
Info: Elaborating entity "REG8" for hierarchy "REG8:REG_A"
Warning: Using design file RISC_ROM.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RISC_ROM
Info: Elaborating entity "RISC_ROM" for hierarchy "RISC_ROM:inst16"
Info: Elaborating entity "altsyncram" for hierarchy "RISC_ROM:inst16|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RISC_ROM:inst16|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RISC_ROM:inst16|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone III"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "25"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "rom.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9kb1.tdf
    Info: Found entity 1: altsyncram_9kb1
Info: Elaborating entity "altsyncram_9kb1" for hierarchy "RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q0d2.tdf
    Info: Found entity 1: altsyncram_q0d2
Info: Elaborating entity "altsyncram_q0d2" for hierarchy "RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|altsyncram_q0d2:altsyncram1"
Warning: Width of data items in "rom.mif" is greater than the memory width. Truncating data items to fit in memory.
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "0"
    Info: Parameter "NUMWORDS" = "16"
    Info: Parameter "SHIFT_COUNT_BITS" = "5"
    Info: Parameter "WIDTH_WORD" = "25"
    Info: Parameter "WIDTHAD" = "4"
Info: Elaborating entity "sld_rom_sr" for hierarchy "RISC_ROM:inst16|altsyncram:altsyncram_component|altsyncram_9kb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info: Elaborating entity "CTRL_CTR" for hierarchy "CTRL_CTR:inst19"
Warning: Using design file RISC_IR.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RISC_IR
Info: Elaborating entity "RISC_IR" for hierarchy "RISC_IR:INSTRUCTION_REGISTER"
Info: Elaborating entity "lpm_latch" for hierarchy "RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "RISC_IR:INSTRUCTION_REGISTER|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_LATCH"
    Info: Parameter "LPM_WIDTH" = "8"
Info: Elaborating entity "lpm_bustri0" for hierarchy "lpm_bustri0:IN_TRI"
Info: Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri0:IN_TRI|lpm_bustri:lpm_bustri_component"
Info: Elaborated megafunction instantiation "lpm_bustri0:IN_TRI|lpm_bustri:lpm_bustri_component"
Info: Instantiated megafunction "lpm_bustri0:IN_TRI|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "8"
Info: Elaborating entity "RISC_RAM" for hierarchy "RISC_RAM:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "RISC_RAM:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RISC_RAM:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RISC_RAM:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "ram.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_srh1.tdf
    Info: Found entity 1: altsyncram_srh1
Info: Elaborating entity "altsyncram_srh1" for hierarchy "RISC_RAM:inst3|altsyncram:altsyncram_component|altsyncram_srh1:auto_generated"
Info: Elaborating entity "RISC_AR" for hierarchy "RISC_AR:inst1"
Info: Elaborating entity "lpm_latch" for hierarchy "RISC_AR:inst1|lpm_latch:lpm_latch_component"
Info: Elaborated megafunction instantiation "RISC_AR:inst1|lpm_latch:lpm_latch_component"
Info: Instantiated megafunction "RISC_AR:inst1|lpm_latch:lpm_latch_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_LATCH"
    Info: Parameter "LPM_WIDTH" = "8"
Warning: Using design file RISC_PC.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RISC_PC
Info: Elaborating entity "RISC_PC" for hierarchy "RISC_PC:inst"
Info: Elaborating entity "lpm_counter" for hierarchy "RISC_PC:inst|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "RISC_PC:inst|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "RISC_PC:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_k5j.tdf
    Info: Found entity 1: cntr_k5j
Info: Elaborating entity "cntr_k5j" for hierarchy "RISC_PC:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated"
Info: Elaborating entity "ALU181" for hierarchy "ALU181:ALU"
Info: Elaborating entity "REG_STACK_8X4" for hierarchy "REG_STACK_8X4:REGISTER_STACK"
Info: Elaborating entity "74139" for hierarchy "REG_STACK_8X4:REGISTER_STACK|74139:inst4"
Info: Elaborated megafunction instantiation "REG_STACK_8X4:REGISTER_STACK|74139:inst4"
Warning: Using design file OUTPUT_REG.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: OUTPUT_REG
Info: Elaborating entity "OUTPUT_REG" for hierarchy "OUTPUT_REG:inst10"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[7]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[6]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[5]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[4]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[2]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "REG_STACK_8X4:REGISTER_STACK|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[0]" to the node "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[7]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[6]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[5]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[4]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[3]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[2]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[1]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "lpm_bustri0:REG_OUT_TRI|lpm_bustri:lpm_bustri_component|dout[0]" to the node "OUTPUT_REG:inst10|lpm_latch:lpm_latch_component|latches[0]" into an OR gate
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "SEQUENCE:inst6|inst9" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 503 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 86 output pins
    Info: Implemented 369 logic cells
    Info: Implemented 33 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 256 megabytes
    Info: Processing ended: Sat Nov 05 17:15:07 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


