{
  "recentFiles": [
    {
      "basename": "What is a neural processing unit (NPU)",
      "path": "General Notes/Kanban/What is a neural processing unit (NPU).md"
    },
    {
      "basename": "What is a Neural Processing Unit (NPU)",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/What is a Neural Processing Unit (NPU).pdf"
    },
    {
      "basename": "HWSW Sources Final",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/HWSW Sources Final.md"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable Distributed AI Training Systems",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/FPGA-based AI Smart NICs for Scalable Distributed AI Training Systems.pdf"
    },
    {
      "basename": "HWSW Final Exam Info Sheet",
      "path": "General Notes/Kanban/HWSW Final Exam Info Sheet.md"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable Distributed AI Training System",
      "path": "General Notes/Kanban/FPGA-based AI Smart NICs for Scalable Distributed AI Training System.md"
    },
    {
      "basename": "HWSW Codesign Final Exam Board",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/HWSW Codesign Final Exam Board.md"
    },
    {
      "basename": "HWSW Final Exam Sources",
      "path": "General Notes/Kanban/HWSW Final Exam Sources.md"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable",
      "path": "FPGA-based AI Smart NICs for Scalable.md"
    },
    {
      "basename": "A Survey of FPGA Design for AI Era",
      "path": "General Notes/Kanban/A Survey of FPGA Design for AI Era.md"
    },
    {
      "basename": "A Survey of FPGA Design for AI Era",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/A Survey of FPGA Design for AI Era.pdf"
    },
    {
      "basename": "Comparison Study of Hardware Architectures Performance Between FPGA and DSP Processor for Implementing Digital Signal Processing Algorithms - Application of FIR Digital Filter",
      "path": "General Notes/Kanban/Comparison Study of Hardware Architectures Performance Between FPGA and DSP Processor for Implementing Digital Signal Processing Algorithms - Application of FIR Digital Filter.md"
    },
    {
      "basename": "A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance",
      "path": "General Notes/Kanban/A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance.md"
    },
    {
      "basename": "Section 1 Target Application",
      "path": "General Notes/Kanban/Section 1 Target Application.md"
    },
    {
      "basename": "ARM Cortex-A9 Processor",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/ARM Cortex-A9 Processor.pdf"
    },
    {
      "basename": "Zedboard Hardware User’s Guide",
      "path": "General Notes/Kanban/Zedboard Hardware User’s Guide.md"
    },
    {
      "basename": "What is an FPGA Uses, Applications & Advantages",
      "path": "General Notes/Kanban/What is an FPGA Uses, Applications & Advantages.md"
    },
    {
      "basename": "Cortex-A9 MBIST Controller Technical Reference Manual",
      "path": "General Notes/Kanban/Cortex-A9 MBIST Controller Technical Reference Manual.md"
    },
    {
      "basename": "ZedBaord Hardware User's Guide",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/ZedBaord Hardware User's Guide.pdf"
    },
    {
      "basename": "Section 10 Final Recommendation",
      "path": "General Notes/Kanban/Section 10 Final Recommendation.md"
    },
    {
      "basename": "Section 9 Questions to Clarify the Design",
      "path": "General Notes/Kanban/Section 9 Questions to Clarify the Design.md"
    },
    {
      "basename": "Section 8 Security and Reliability",
      "path": "General Notes/Kanban/Section 8 Security and Reliability.md"
    },
    {
      "basename": "Section 7 User-Friendliness",
      "path": "General Notes/Kanban/Section 7 User-Friendliness.md"
    },
    {
      "basename": "Section 6 Global Considerations",
      "path": "General Notes/Kanban/Section 6 Global Considerations.md"
    },
    {
      "basename": "Section 5 Health, Safety, and Environmental",
      "path": "General Notes/Kanban/Section 5 Health, Safety, and Environmental.md"
    },
    {
      "basename": "Section 4 VLSI Considerations Power, Area, and Time Tradeoffs",
      "path": "General Notes/Kanban/Section 4 VLSI Considerations Power, Area, and Time Tradeoffs.md"
    },
    {
      "basename": "Section 3 Simplifying the Design",
      "path": "General Notes/Kanban/Section 3 Simplifying the Design.md"
    },
    {
      "basename": "Section 2 Minimal Feature Set",
      "path": "General Notes/Kanban/Section 2 Minimal Feature Set.md"
    },
    {
      "basename": "HWSW Final Exam",
      "path": "General Notes/Kanban/HWSW Final Exam.md"
    },
    {
      "basename": "Assignment 6 Board",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Assignment 6 Board.md"
    },
    {
      "basename": "Computer Security - Week 15 Day 2",
      "path": "3 - Junior Year/Spring 2025/Computer Security/Week 15/Computer Security - Week 15 Day 2.md"
    },
    {
      "basename": "Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware accelerators",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware accelerators.pdf"
    },
    {
      "basename": "Power Consumption in CMOS",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Power Consumption in CMOS.pdf"
    },
    {
      "basename": "Project Development - Week 15 Day 2",
      "path": "3 - Junior Year/Spring 2025/Project Development/Week 15/Project Development - Week 15 Day 2.md"
    },
    {
      "basename": "Power Consumption in CMOS Circuits",
      "path": "General Notes/Kanban/Power Consumption in CMOS Circuits.md"
    },
    {
      "basename": "Operating Systems - Final Review Day",
      "path": "3 - Junior Year/Spring 2025/Operating Systems/Week 15/Operating Systems - Final Review Day.md"
    },
    {
      "basename": "Pasted Image 20250507084254_460",
      "path": "General Notes/Pasted Image 20250507084254_460.png"
    },
    {
      "basename": "Operating Systems - Final Review Day 2025-05-07 08.42.51.excalidraw",
      "path": "General Notes/Operating Systems - Final Review Day 2025-05-07 08.42.51.excalidraw.md"
    },
    {
      "basename": "week09c_deadlockAndStarvation_DRAFT",
      "path": "3 - Junior Year/Spring 2025/Operating Systems/Week 10/Materials/week09c_deadlockAndStarvation_DRAFT.pdf"
    },
    {
      "basename": "finalStudyGuide_eccs3661_25S",
      "path": "3 - Junior Year/Spring 2025/Operating Systems/Week 15/Materials/finalStudyGuide_eccs3661_25S.pdf"
    },
    {
      "basename": "Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators",
      "path": "General Notes/Kanban/Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators.md"
    },
    {
      "basename": "Accurate Dynamic Voltage and Frequency Scaling Measurement for Low-Power Microcontrollors in Wireless Sensor Networks",
      "path": "General Notes/Kanban/Accurate Dynamic Voltage and Frequency Scaling Measurement for Low-Power Microcontrollors in Wireless Sensor Networks.md"
    },
    {
      "basename": "Process Cruise Control Event-Driven Clock Scaling for Dynamic Power Management",
      "path": "General Notes/Kanban/Process Cruise Control Event-Driven Clock Scaling for Dynamic Power Management.md"
    },
    {
      "basename": "Accurate Dynamic Voltage and Frequency Scaling Measurement for Low-Power Microcontrollors in Wireless Sensor Networks",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Accurate Dynamic Voltage and Frequency Scaling Measurement for Low-Power Microcontrollors in Wireless Sensor Networks.pdf"
    },
    {
      "basename": "Nanoscale CMOS Scaling Trends, Challenges and Their Solutions",
      "path": "General Notes/Kanban/Nanoscale CMOS Scaling Trends, Challenges and Their Solutions.md"
    },
    {
      "basename": "Nanoscale CMOS Scaling Trends, Challenges and Their Solutions",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Nanoscale CMOS Scaling Trends, Challenges and Their Solutions.pdf"
    },
    {
      "basename": "Dynamic Voltage and Frequency Scaling and Duty-Cycling for Ultra Low-Power Wireless Sensor Nodes",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Dynamic Voltage and Frequency Scaling and Duty-Cycling for Ultra Low-Power Wireless Sensor Nodes.pdf"
    },
    {
      "basename": "Dynamic Voltage and Frequency Scaling and Duty-Cycling for Ultra Low-Power Wireless Sensor Nodes",
      "path": "General Notes/Kanban/Dynamic Voltage and Frequency Scaling and Duty-Cycling for Ultra Low-Power Wireless Sensor Nodes.md"
    },
    {
      "basename": "Optimizing energy efficiency of CNN-based object detection with dynamic voltage and freuqncy scaling",
      "path": "General Notes/Kanban/Optimizing energy efficiency of CNN-based object detection with dynamic voltage and freuqncy scaling.md"
    },
    {
      "basename": "Optimizing energy efficiency of CNN-based object detection with dynamic voltage and freuqncy scaling",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Optimizing energy efficiency of CNN-based object detection with dynamic voltage and freuqncy scaling.pdf"
    }
  ],
  "omittedPaths": [],
  "omittedTags": [],
  "updateOn": "file-open",
  "omitBookmarks": false
}