+define+SIMULATION

+incdir+../rtl

../rtl/param.v

../rtl/utils/dff.v

../rtl/perips/ram.v
../rtl/perips/rbm.v
../rtl/perips/uart.v
../rtl/perips/uart_debug.v

../rtl/core/xreg.v
../rtl/core/csr.v
../rtl/core/mul.v
../rtl/core/lsu.v
../rtl/core/ifu.v
../rtl/core/idu.v
../rtl/core/div.v
../rtl/core/exu.v
../rtl/core/rtu.v
../rtl/core/clint.v
../rtl/core/cpu.v

../rtl/top.v

../tb/core_data_monitor_tb.v
../tb/core_uart_monitor_tb.v
../tb/core_tb.v


