-addInputResolution-alwaysSplitStructArrays-asyncWriteMemAsFlops-buildTop-callDepthLimit=200-checkSumForAllScm-combineAdders-convertZ2XInInitBlk=0-designAttribute-edifCompatName=0-enableParamGen-enableSYNAttrPropagation-enableUPFAttrPropagation=1-exitOnError-extractHolds-full_hier-ignoreRomForm=1-incrementCompile-memAsRegAsyncMultiWrite-memAsRegMultiClkWritePort=1-memAsRegSyncMultiWrite-memXform-memXformAfterGlobalOpt-nativeInitialBlock-ndmerge-newParallelCase-noRemoveConstants-noSkipSimMemModels-optParallelIf-parMux-preserveMemLatchWrites-preserveSigs-processInitialValue-readFullCase-retainCaseXZ-rewriteMdaSetPart-taskInstXform-trackLocations-treatPackageVarAsConst-ufeBboxModules=zebu_reqsig_clock_zcompositeclock-unifiedCompile-useDot-useOrigVhdlCase-top=top-doForceXform=1-consistencyCheck=0-nativeXmrMultipleThreads=0-clkAnalysisOnMemAndLatch=0-removeUnused=THRESHOLD-constantPropagate=ALL-memSizeThreshold=128-memPortThreshold=128-loopCountLimit=16384-unrollActionLimit=16384-unrollWithBreakLimit=16384-j=8-scm=/home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/design/defaultGroup/simon.xml
#module_name check_sum1_value check_sum2_value file_name
Adder 1681208833 3495276263 /home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/simon.out/simon_inc_3.scm
LFSR 1681208833 339418773 /home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/simon.out/simon_inc_2.scm
MISR 1681208833 538042915 /home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/simon.out/simon_inc_4.scm
controller 1681208833 2875060814 /home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/simon.out/simon_inc_1.scm
top 1681208833 3060606874 /home/course/csr530603/final_project/1.RTL_simulation/top_ucdb/simon.out/simon_inc_0.scm
