`timescale 1ns / 1ps	// timescale <unit>/<precision>

module t_Lab_2a ( );	// substitute the name of the UUT 
						// UUT = Unit Under Test

	reg [9:0] SW_tb;			// inputs of UUT 		

    wire H1, H2, H3, H4, H5;			// outputs of UUT

	Lab_2a Test1_tb (SW_tb, H1, H2, H3, H4, H5);
	
	initial begin  	 	
						// statements generating input waveforms
		#10 SW = 10b'000;	//0
		#10 SW = 10b'001;	//1
		#10 SW = 10b'010;	//2
		#10 SW = 10b'011;	//3
		#10 SW = 10b'100;	//4
		#10 SW = 10b'001;	//5


	end // initial

endmodule
