Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2344166a4b064f49b01164be598d7e5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alarm_temp_Tb_behav xil_defaultlib.alarm_temp_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsmd of entity xil_defaultlib.alarm_temp [alarm_temp_default]
Compiling architecture behavioral of entity xil_defaultlib.alarm_temp_tb
Built simulation snapshot alarm_temp_Tb_behav
