set a(0-2125) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-24 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2662 {}}} SUCCS {{66 0 0 0-2128 {}} {258 0 0 0-2115 {}} {256 0 0 0-2662 {}}} CYCLES {}}
set a(0-2126) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-25 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2659 {}}} SUCCS {{66 0 0 0-2128 {}} {130 0 0 0-2115 {}} {256 0 0 0-2659 {}}} CYCLES {}}
set a(0-2127) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-26 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-2115 {}}} CYCLES {}}
set a(0-2128) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-27 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-2126 {}} {66 0 0 0-2125 {}}} SUCCS {{66 0 0 0-2653 {}} {66 0 0 0-2656 {}} {66 0 0 0-2659 {}} {66 0 0 0-2662 {}} {66 0 0 0-2665 {}}} CYCLES {}}
set a(0-2129) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-28 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2130 {}} {130 0 0 0-2115 {}}} CYCLES {}}
set a(0-2130) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-29 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2129 {}}} SUCCS {{131 0 0 0-2131 {}} {130 0 0 0-2115 {}} {130 0 0 0-2649 {}} {130 0 0 0-2650 {}} {146 0 0 0-2651 {}}} CYCLES {}}
set a(0-2131) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2130 {}} {772 0 0 0-2115 {}}} SUCCS {{259 0 0 0-2115 {}}} CYCLES {}}
set a(0-2132) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-31 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-2648 {}}} SUCCS {{259 0 0 0-2133 {}} {130 0 0 0-2116 {}} {256 0 0 0-2648 {}}} CYCLES {}}
set a(0-2133) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-32 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-2132 {}}} SUCCS {{258 0 0 0-2116 {}}} CYCLES {}}
set a(0-2134) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(14:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2116 {}}} SUCCS {{258 0 0 0-2116 {}}} CYCLES {}}
set a(0-2135) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2116 {}}} CYCLES {}}
set a(0-2136) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-2639 {}}} SUCCS {{259 0 0 0-2137 {}} {256 0 0 0-2639 {}}} CYCLES {}}
set a(0-2137) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-36 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2136 {}}} SUCCS {{128 0 0 0-2149 {}} {64 0 0 0-2117 {}}} CYCLES {}}
set a(0-2138) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-37 LOC {0 1.0 1 0.08917114999999999 1 0.08917114999999999 1 0.08917114999999999 1 0.08917114999999999} PREDS {} SUCCS {{259 0 0 0-2139 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2139) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-38 LOC {0 1.0 1 0.08917114999999999 1 0.08917114999999999 1 0.08917114999999999} PREDS {{259 0 0 0-2138 {}}} SUCCS {{259 0 0 0-2140 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2140) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-39 LOC {1 0.0 1 0.08917114999999999 1 0.08917114999999999 1 0.207296025 1 0.207296025} PREDS {{259 0 0 0-2139 {}}} SUCCS {{259 0 0 0-2141 {}} {130 0 0 0-2117 {}} {258 0 0 0-2206 {}} {258 0 0 0-2265 {}} {258 0 0 0-2390 {}}} CYCLES {}}
set a(0-2141) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-40 LOC {1 0.118125 1 0.20729614999999998 1 0.20729614999999998 1 0.276046025 1 0.276046025} PREDS {{259 0 0 0-2140 {}}} SUCCS {{258 0 0 0-2144 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2142) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-41 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.27604615} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2143 {}} {130 0 0 0-2117 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2143) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-42 LOC {0 1.0 1 0.0 1 0.0 1 0.27604615} PREDS {{259 0 0 0-2142 {}}} SUCCS {{259 0 0 0-2144 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2144) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-43 LOC {1 0.18687499999999999 1 0.27604615 1 0.27604615 1 0.7499999104999999 1 0.7499999104999999} PREDS {{259 0 0 0-2143 {}} {258 0 0 0-2141 {}}} SUCCS {{259 0 0 0-2145 {}} {258 0 0 0-2147 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2145) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-44 LOC {1 0.66082885 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-2144 {}}} SUCCS {{259 0 1.500 0-2146 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2146) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-45 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-2145 {}}} SUCCS {{258 0 0 0-2117 {}}} CYCLES {}}
set a(0-2147) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-46 LOC {1 0.66082885 1 0.75 1 0.75 1 0.75} PREDS {{258 0 0 0-2144 {}}} SUCCS {{259 0 1.500 0-2148 {}} {130 0 0 0-2117 {}}} CYCLES {}}
set a(0-2148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-47 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-2147 {}}} SUCCS {{258 0 0 0-2117 {}}} CYCLES {}}
set a(0-2149) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-48 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-2137 {}} {772 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2117 {}}} CYCLES {}}
set a(0-2150) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{774 0 0 0-2195 {}}} SUCCS {{259 0 0 0-2151 {}} {130 0 0 0-2194 {}} {256 0 0 0-2195 {}}} CYCLES {}}
set a(0-2151) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(13-3) TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-50 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-2150 {}}} SUCCS {{258 0 0 0-2154 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2152) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-51 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {} SUCCS {{259 0 0 0-2153 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2153) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#1 TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-52 LOC {0 1.0 1 0.0 1 0.0 1 0.5250000499999999} PREDS {{259 0 0 0-2152 {}}} SUCCS {{259 0 0 0-2154 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2154) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-53 LOC {1 0.0 1 0.5250000499999999 1 0.5250000499999999 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2153 {}} {258 0 0 0-2151 {}}} SUCCS {{258 0 0 0-2157 {}} {258 0 0 0-2175 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2155) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2195 {}}} SUCCS {{259 0 0 0-2156 {}} {130 0 0 0-2194 {}} {256 0 0 0-2195 {}}} CYCLES {}}
set a(0-2156) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(2-0)#1 TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-55 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2155 {}}} SUCCS {{259 0 0 0-2157 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2157) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-56 LOC {1 0.13125 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2156 {}} {258 0 0 0-2154 {}}} SUCCS {{259 0 2.250 0-2158 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2158) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-57 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2157 {}} {774 0 2.250 0-2189 {}} {774 0 2.250 0-2176 {}}} SUCCS {{258 0 0 0-2168 {}} {256 0 0 0-2176 {}} {258 0 0 0-2178 {}} {256 0 0 0-2189 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2159) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-58 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2160 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2160) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#2 TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-59 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2159 {}}} SUCCS {{259 0 0 0-2161 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2161) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-60 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2160 {}}} SUCCS {{258 0 0 0-2163 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2162) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-61 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2163 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2163) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.09 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-62 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2162 {}} {258 0 0 0-2161 {}}} SUCCS {{258 0 0 0-2166 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2164) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-63 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2195 {}}} SUCCS {{259 0 0 0-2165 {}} {130 0 0 0-2194 {}} {256 0 0 0-2195 {}}} CYCLES {}}
set a(0-2165) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-64 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2164 {}}} SUCCS {{259 0 0 0-2166 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2166) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-65 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2165 {}} {258 0 0 0-2163 {}}} SUCCS {{259 0 2.250 0-2167 {}} {258 0 2.250 0-2189 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2167) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-66 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2166 {}} {774 0 2.250 0-2189 {}} {774 0 2.250 0-2176 {}}} SUCCS {{259 0 0 0-2168 {}} {256 0 0 0-2176 {}} {258 0 0 0-2177 {}} {256 0 0 0-2189 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2168) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-67 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2167 {}} {258 0 0 0-2158 {}}} SUCCS {{259 0 0 0-2169 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2169) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-68 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2168 {}} {128 0 0 0-2171 {}}} SUCCS {{258 0 0 0-2171 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2170) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-69 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2171 {}}} SUCCS {{259 0 0 0-2171 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2171) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-70 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2170 {}} {258 0 0 0-2169 {}}} SUCCS {{128 0 0 0-2169 {}} {128 0 0 0-2170 {}} {259 0 0 0-2172 {}}} CYCLES {}}
set a(0-2172) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-71 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2171 {}}} SUCCS {{258 0 2.250 0-2176 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2173) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-72 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2195 {}}} SUCCS {{259 0 0 0-2174 {}} {130 0 0 0-2194 {}} {256 0 0 0-2195 {}}} CYCLES {}}
set a(0-2174) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(2-0) TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-73 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2173 {}}} SUCCS {{259 0 0 0-2175 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2175) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-74 LOC {1 0.13125 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2174 {}} {258 0 0 0-2154 {}}} SUCCS {{259 0 2.250 0-2176 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2176) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-75 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2176 {}} {259 0 2.250 0-2175 {}} {258 0 2.250 0-2172 {}} {256 0 0 0-2167 {}} {256 0 0 0-2158 {}} {774 0 0 0-2189 {}}} SUCCS {{774 0 2.250 0-2158 {}} {774 0 2.250 0-2167 {}} {774 0 0 0-2176 {}} {258 0 0 0-2189 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2177) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-76 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2167 {}}} SUCCS {{259 0 0 0-2178 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2178) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-77 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2177 {}} {258 0 0 0-2158 {}}} SUCCS {{259 0 0 0-2179 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2179) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-78 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2178 {}} {128 0 0 0-2181 {}}} SUCCS {{258 0 0 0-2181 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2180) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-79 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2181 {}}} SUCCS {{259 0 0 0-2181 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2181) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-80 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2180 {}} {258 0 0 0-2179 {}}} SUCCS {{128 0 0 0-2179 {}} {128 0 0 0-2180 {}} {259 0 0 0-2182 {}}} CYCLES {}}
set a(0-2182) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-81 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2181 {}}} SUCCS {{259 0 0 0-2183 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2183) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-82 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2182 {}} {128 0 0 0-2187 {}}} SUCCS {{258 0 0 0-2187 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2184) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-83 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2187 {}}} SUCCS {{258 0 0 0-2187 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2185) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-84 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2187 {}}} SUCCS {{258 0 0 0-2187 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2186) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-85 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2187 {}}} SUCCS {{259 0 0 0-2187 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2187) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-86 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2186 {}} {258 0 0 0-2185 {}} {258 0 0 0-2184 {}} {258 0 0 0-2183 {}}} SUCCS {{128 0 0 0-2183 {}} {128 0 0 0-2184 {}} {128 0 0 0-2185 {}} {128 0 0 0-2186 {}} {259 0 0 0-2188 {}}} CYCLES {}}
set a(0-2188) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-87 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2187 {}}} SUCCS {{259 0 2.250 0-2189 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2189) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-88 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2189 {}} {259 0 2.250 0-2188 {}} {258 0 0 0-2176 {}} {256 0 0 0-2167 {}} {258 0 2.250 0-2166 {}} {256 0 0 0-2158 {}}} SUCCS {{774 0 2.250 0-2158 {}} {774 0 2.250 0-2167 {}} {774 0 0 0-2176 {}} {774 0 0 0-2189 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2190) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-89 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2195 {}}} SUCCS {{259 0 0 0-2191 {}} {130 0 0 0-2194 {}} {256 0 0 0-2195 {}}} CYCLES {}}
set a(0-2191) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-90 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2190 {}}} SUCCS {{259 0 0 0-2192 {}} {130 0 0 0-2194 {}}} CYCLES {}}
set a(0-2192) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-91 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2191 {}}} SUCCS {{259 0 0 0-2193 {}} {130 0 0 0-2194 {}} {258 0 0 0-2195 {}}} CYCLES {}}
set a(0-2193) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-92 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2192 {}}} SUCCS {{259 0 0 0-2194 {}}} CYCLES {}}
set a(0-2194) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2117 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-93 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2193 {}} {130 0 0 0-2192 {}} {130 0 0 0-2191 {}} {130 0 0 0-2190 {}} {130 0 0 0-2189 {}} {130 0 0 0-2188 {}} {130 0 0 0-2186 {}} {130 0 0 0-2185 {}} {130 0 0 0-2184 {}} {130 0 0 0-2183 {}} {130 0 0 0-2182 {}} {130 0 0 0-2180 {}} {130 0 0 0-2179 {}} {130 0 0 0-2178 {}} {130 0 0 0-2177 {}} {130 0 0 0-2176 {}} {130 0 0 0-2175 {}} {130 0 0 0-2174 {}} {130 0 0 0-2173 {}} {130 0 0 0-2172 {}} {130 0 0 0-2170 {}} {130 0 0 0-2169 {}} {130 0 0 0-2168 {}} {130 0 0 0-2167 {}} {130 0 0 0-2166 {}} {130 0 0 0-2165 {}} {130 0 0 0-2164 {}} {130 0 0 0-2163 {}} {130 0 0 0-2162 {}} {130 0 0 0-2161 {}} {130 0 0 0-2160 {}} {130 0 0 0-2159 {}} {130 0 0 0-2158 {}} {130 0 0 0-2157 {}} {130 0 0 0-2156 {}} {130 0 0 0-2155 {}} {130 0 0 0-2154 {}} {130 0 0 0-2153 {}} {130 0 0 0-2152 {}} {130 0 0 0-2151 {}} {130 0 0 0-2150 {}}} SUCCS {{129 0 0 0-2195 {}}} CYCLES {}}
set a(0-2195) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2117 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2195 {}} {129 0 0 0-2194 {}} {258 0 0 0-2192 {}} {256 0 0 0-2190 {}} {256 0 0 0-2173 {}} {256 0 0 0-2164 {}} {256 0 0 0-2155 {}} {256 0 0 0-2150 {}}} SUCCS {{774 0 0 0-2150 {}} {774 0 0 0-2155 {}} {774 0 0 0-2164 {}} {774 0 0 0-2173 {}} {774 0 0 0-2190 {}} {772 0 0 0-2195 {}}} CYCLES {}}
set a(0-2117) {CHI {0-2150 0-2151 0-2152 0-2153 0-2154 0-2155 0-2156 0-2157 0-2158 0-2159 0-2160 0-2161 0-2162 0-2163 0-2164 0-2165 0-2166 0-2167 0-2168 0-2169 0-2170 0-2171 0-2172 0-2173 0-2174 0-2175 0-2176 0-2177 0-2178 0-2179 0-2180 0-2181 0-2182 0-2183 0-2184 0-2185 0-2186 0-2187 0-2188 0-2189 0-2190 0-2191 0-2192 0-2193 0-2194 0-2195} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-94 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2149 {}} {258 0 0 0-2148 {}} {130 0 0 0-2147 {}} {258 0 0 0-2146 {}} {130 0 0 0-2145 {}} {130 0 0 0-2144 {}} {130 0 0 0-2143 {}} {130 0 0 0-2142 {}} {130 0 0 0-2141 {}} {130 0 0 0-2140 {}} {130 0 0 0-2139 {}} {130 0 0 0-2138 {}} {64 0 0 0-2137 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2149 {}} {131 0 0 0-2196 {}} {130 0 0 0-2197 {}} {130 0 0 0-2198 {}} {130 0 0 0-2199 {}} {130 0 0 0-2200 {}} {130 0 0 0-2201 {}} {130 0 0 0-2202 {}} {130 0 0 0-2203 {}} {130 0 0 0-2204 {}} {130 0 0 0-2205 {}} {64 0 0 0-2118 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2196) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-95 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{131 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2197 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2197) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-96 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{259 0 0 0-2196 {}} {130 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2198 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2198) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-97 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{259 0 0 0-2197 {}} {130 0 0 0-2117 {}}} SUCCS {{258 0 0 0-2202 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2199) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-98 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.86125} PREDS {{130 0 0 0-2117 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2200 {}} {130 0 0 0-2205 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2200) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#4 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-99 LOC {2 1.0 3 0.0 3 0.0 3 0.86125} PREDS {{259 0 0 0-2199 {}} {130 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2201 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2201) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-100 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{259 0 0 0-2200 {}} {130 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2202 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2202) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.11 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-101 LOC {3 0.0 3 0.86125 3 0.86125 3 0.999999875 3 0.999999875} PREDS {{259 0 0 0-2201 {}} {258 0 0 0-2198 {}} {130 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2203 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2203) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-102 LOC {3 0.13874999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2202 {}} {130 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2204 {}} {130 0 0 0-2205 {}}} CYCLES {}}
set a(0-2204) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-103 LOC {3 0.13874999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2203 {}} {130 0 0 0-2117 {}}} SUCCS {{259 0 0 0-2205 {}}} CYCLES {}}
set a(0-2205) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-104 LOC {3 0.13874999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2204 {}} {130 0 0 0-2203 {}} {130 0 0 0-2202 {}} {130 0 0 0-2201 {}} {130 0 0 0-2200 {}} {130 0 0 0-2199 {}} {130 0 0 0-2198 {}} {130 0 0 0-2197 {}} {130 0 0 0-2196 {}} {130 0 0 0-2117 {}}} SUCCS {{128 0 0 0-2213 {}} {64 0 0 0-2118 {}}} CYCLES {}}
set a(0-2206) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-105 LOC {1 0.118125 2 0.19740785 2 0.19740785 2 0.266157725 2 0.266157725} PREDS {{258 0 0 0-2140 {}}} SUCCS {{258 0 0 0-2210 {}} {130 0 0 0-2118 {}} {258 0 0 0-2335 {}} {258 0 0 0-2460 {}} {258 0 0 0-2583 {}}} CYCLES {}}
set a(0-2207) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-106 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2208 {}} {130 0 0 0-2118 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2208) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#5 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-107 LOC {0 1.0 2 0.0 2 0.0 2 0.26615785} PREDS {{259 0 0 0-2207 {}}} SUCCS {{259 0 0 0-2209 {}} {130 0 0 0-2118 {}}} CYCLES {}}
set a(0-2209) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-108 LOC {0 1.0 2 0.26615785 2 0.26615785 2 0.26615785} PREDS {{259 0 0 0-2208 {}}} SUCCS {{259 0 0 0-2210 {}} {130 0 0 0-2118 {}}} CYCLES {}}
set a(0-2210) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-109 LOC {1 0.18687499999999999 2 0.26615785 2 0.26615785 2 0.7499998935000001 2 0.7499998935000001} PREDS {{259 0 0 0-2209 {}} {258 0 0 0-2206 {}}} SUCCS {{259 0 1.500 0-2211 {}} {258 0 1.500 0-2212 {}} {130 0 0 0-2118 {}}} CYCLES {}}
set a(0-2211) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-110 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-2210 {}}} SUCCS {{258 0 0 0-2118 {}}} CYCLES {}}
set a(0-2212) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-111 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 1.500 0-2210 {}}} SUCCS {{258 0 0 0-2118 {}}} CYCLES {}}
set a(0-2213) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-112 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-2205 {}} {772 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2118 {}}} CYCLES {}}
set a(0-2214) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2254 {}}} SUCCS {{259 0 0 0-2215 {}} {130 0 0 0-2253 {}} {256 0 0 0-2254 {}}} CYCLES {}}
set a(0-2215) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-114 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2214 {}}} SUCCS {{258 0 0 0-2219 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2216) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {} SUCCS {{259 0 0 0-2217 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2217) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#6 TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-116 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2216 {}}} SUCCS {{259 0 0 0-2218 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2218) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-117 LOC {0 1.0 1 0.51937505 1 0.51937505 1 0.51937505} PREDS {{259 0 0 0-2217 {}}} SUCCS {{259 0 0 0-2219 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2219) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-118 LOC {1 0.0 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2218 {}} {258 0 0 0-2215 {}}} SUCCS {{259 0 2.250 0-2220 {}} {258 0 2.250 0-2235 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-119 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2219 {}} {774 0 2.250 0-2248 {}} {774 0 2.250 0-2235 {}}} SUCCS {{258 0 0 0-2230 {}} {256 0 0 0-2235 {}} {258 0 0 0-2237 {}} {256 0 0 0-2248 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2221) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-120 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2222 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2222) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#7 TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-121 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2221 {}}} SUCCS {{259 0 0 0-2223 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2223) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-122 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2222 {}}} SUCCS {{258 0 0 0-2225 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2224) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-123 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2225 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2225) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.09 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-124 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2224 {}} {258 0 0 0-2223 {}}} SUCCS {{258 0 0 0-2228 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2226) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-125 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2254 {}}} SUCCS {{259 0 0 0-2227 {}} {130 0 0 0-2253 {}} {256 0 0 0-2254 {}}} CYCLES {}}
set a(0-2227) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-126 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2226 {}}} SUCCS {{259 0 0 0-2228 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2228) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-127 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2227 {}} {258 0 0 0-2225 {}}} SUCCS {{259 0 2.250 0-2229 {}} {258 0 2.250 0-2248 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2229) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-128 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2228 {}} {774 0 2.250 0-2248 {}} {774 0 2.250 0-2235 {}}} SUCCS {{259 0 0 0-2230 {}} {256 0 0 0-2235 {}} {258 0 0 0-2236 {}} {256 0 0 0-2248 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2230) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-129 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2229 {}} {258 0 0 0-2220 {}}} SUCCS {{259 0 0 0-2231 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2231) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-130 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2230 {}} {128 0 0 0-2233 {}}} SUCCS {{258 0 0 0-2233 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2232) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-131 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2233 {}}} SUCCS {{259 0 0 0-2233 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2233) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-132 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2232 {}} {258 0 0 0-2231 {}}} SUCCS {{128 0 0 0-2231 {}} {128 0 0 0-2232 {}} {259 0 0 0-2234 {}}} CYCLES {}}
set a(0-2234) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-133 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2233 {}}} SUCCS {{259 0 2.250 0-2235 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2235) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-134 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2235 {}} {259 0 2.250 0-2234 {}} {256 0 0 0-2229 {}} {256 0 0 0-2220 {}} {258 0 2.250 0-2219 {}} {774 0 0 0-2248 {}}} SUCCS {{774 0 2.250 0-2220 {}} {774 0 2.250 0-2229 {}} {774 0 0 0-2235 {}} {258 0 0 0-2248 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2236) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-135 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2229 {}}} SUCCS {{259 0 0 0-2237 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2237) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-136 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2236 {}} {258 0 0 0-2220 {}}} SUCCS {{259 0 0 0-2238 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2238) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-137 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2237 {}} {128 0 0 0-2240 {}}} SUCCS {{258 0 0 0-2240 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2239) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-138 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2240 {}}} SUCCS {{259 0 0 0-2240 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2240) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-139 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2239 {}} {258 0 0 0-2238 {}}} SUCCS {{128 0 0 0-2238 {}} {128 0 0 0-2239 {}} {259 0 0 0-2241 {}}} CYCLES {}}
set a(0-2241) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-140 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2240 {}}} SUCCS {{259 0 0 0-2242 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2242) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-141 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2241 {}} {128 0 0 0-2246 {}}} SUCCS {{258 0 0 0-2246 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2243) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-142 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2246 {}}} SUCCS {{258 0 0 0-2246 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2244) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-143 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2246 {}}} SUCCS {{258 0 0 0-2246 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2245) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-144 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2246 {}}} SUCCS {{259 0 0 0-2246 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2246) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-145 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2245 {}} {258 0 0 0-2244 {}} {258 0 0 0-2243 {}} {258 0 0 0-2242 {}}} SUCCS {{128 0 0 0-2242 {}} {128 0 0 0-2243 {}} {128 0 0 0-2244 {}} {128 0 0 0-2245 {}} {259 0 0 0-2247 {}}} CYCLES {}}
set a(0-2247) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-146 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2246 {}}} SUCCS {{259 0 2.250 0-2248 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-147 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2248 {}} {259 0 2.250 0-2247 {}} {258 0 0 0-2235 {}} {256 0 0 0-2229 {}} {258 0 2.250 0-2228 {}} {256 0 0 0-2220 {}}} SUCCS {{774 0 2.250 0-2220 {}} {774 0 2.250 0-2229 {}} {774 0 0 0-2235 {}} {774 0 0 0-2248 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2249) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-148 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2254 {}}} SUCCS {{259 0 0 0-2250 {}} {130 0 0 0-2253 {}} {256 0 0 0-2254 {}}} CYCLES {}}
set a(0-2250) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-149 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2249 {}}} SUCCS {{259 0 0 0-2251 {}} {130 0 0 0-2253 {}}} CYCLES {}}
set a(0-2251) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-150 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2250 {}}} SUCCS {{259 0 0 0-2252 {}} {130 0 0 0-2253 {}} {258 0 0 0-2254 {}}} CYCLES {}}
set a(0-2252) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-151 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2251 {}}} SUCCS {{259 0 0 0-2253 {}}} CYCLES {}}
set a(0-2253) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2118 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-152 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2252 {}} {130 0 0 0-2251 {}} {130 0 0 0-2250 {}} {130 0 0 0-2249 {}} {130 0 0 0-2248 {}} {130 0 0 0-2247 {}} {130 0 0 0-2245 {}} {130 0 0 0-2244 {}} {130 0 0 0-2243 {}} {130 0 0 0-2242 {}} {130 0 0 0-2241 {}} {130 0 0 0-2239 {}} {130 0 0 0-2238 {}} {130 0 0 0-2237 {}} {130 0 0 0-2236 {}} {130 0 0 0-2235 {}} {130 0 0 0-2234 {}} {130 0 0 0-2232 {}} {130 0 0 0-2231 {}} {130 0 0 0-2230 {}} {130 0 0 0-2229 {}} {130 0 0 0-2228 {}} {130 0 0 0-2227 {}} {130 0 0 0-2226 {}} {130 0 0 0-2225 {}} {130 0 0 0-2224 {}} {130 0 0 0-2223 {}} {130 0 0 0-2222 {}} {130 0 0 0-2221 {}} {130 0 0 0-2220 {}} {130 0 0 0-2219 {}} {130 0 0 0-2218 {}} {130 0 0 0-2217 {}} {130 0 0 0-2216 {}} {130 0 0 0-2215 {}} {130 0 0 0-2214 {}}} SUCCS {{129 0 0 0-2254 {}}} CYCLES {}}
set a(0-2254) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2118 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2254 {}} {129 0 0 0-2253 {}} {258 0 0 0-2251 {}} {256 0 0 0-2249 {}} {256 0 0 0-2226 {}} {256 0 0 0-2214 {}}} SUCCS {{774 0 0 0-2214 {}} {774 0 0 0-2226 {}} {774 0 0 0-2249 {}} {772 0 0 0-2254 {}}} CYCLES {}}
set a(0-2118) {CHI {0-2214 0-2215 0-2216 0-2217 0-2218 0-2219 0-2220 0-2221 0-2222 0-2223 0-2224 0-2225 0-2226 0-2227 0-2228 0-2229 0-2230 0-2231 0-2232 0-2233 0-2234 0-2235 0-2236 0-2237 0-2238 0-2239 0-2240 0-2241 0-2242 0-2243 0-2244 0-2245 0-2246 0-2247 0-2248 0-2249 0-2250 0-2251 0-2252 0-2253 0-2254} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-153 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2213 {}} {258 0 0 0-2212 {}} {258 0 0 0-2211 {}} {130 0 0 0-2210 {}} {130 0 0 0-2209 {}} {130 0 0 0-2208 {}} {130 0 0 0-2207 {}} {130 0 0 0-2206 {}} {64 0 0 0-2205 {}} {64 0 0 0-2117 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2213 {}} {131 0 0 0-2255 {}} {130 0 0 0-2256 {}} {130 0 0 0-2257 {}} {130 0 0 0-2258 {}} {130 0 0 0-2259 {}} {130 0 0 0-2260 {}} {130 0 0 0-2261 {}} {130 0 0 0-2262 {}} {130 0 0 0-2263 {}} {130 0 0 0-2264 {}} {64 0 0 0-2119 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2255) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-154 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{131 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2256 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2256) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-155 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-2255 {}} {130 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2257 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2257) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-156 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-2256 {}} {130 0 0 0-2118 {}}} SUCCS {{258 0 0 0-2261 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2258) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-157 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.86125} PREDS {{130 0 0 0-2118 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2259 {}} {130 0 0 0-2264 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2259) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#8 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-158 LOC {3 1.0 4 0.0 4 0.0 4 0.86125} PREDS {{259 0 0 0-2258 {}} {130 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2260 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2260) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-159 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-2259 {}} {130 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2261 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2261) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.11 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-160 LOC {4 0.0 4 0.86125 4 0.86125 4 0.999999875 4 0.999999875} PREDS {{259 0 0 0-2260 {}} {258 0 0 0-2257 {}} {130 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2262 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2262) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-161 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2261 {}} {130 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2263 {}} {130 0 0 0-2264 {}}} CYCLES {}}
set a(0-2263) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-162 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2262 {}} {130 0 0 0-2118 {}}} SUCCS {{259 0 0 0-2264 {}}} CYCLES {}}
set a(0-2264) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-163 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2263 {}} {130 0 0 0-2262 {}} {130 0 0 0-2261 {}} {130 0 0 0-2260 {}} {130 0 0 0-2259 {}} {130 0 0 0-2258 {}} {130 0 0 0-2257 {}} {130 0 0 0-2256 {}} {130 0 0 0-2255 {}} {130 0 0 0-2118 {}}} SUCCS {{128 0 0 0-2274 {}} {64 0 0 0-2119 {}}} CYCLES {}}
set a(0-2265) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-164 LOC {1 0.118125 3 0.19740785 3 0.19740785 3 0.266157725 3 0.266157725} PREDS {{258 0 0 0-2140 {}}} SUCCS {{258 0 0 0-2269 {}} {130 0 0 0-2119 {}} {258 0 0 0-2518 {}}} CYCLES {}}
set a(0-2266) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-165 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2267 {}} {130 0 0 0-2119 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2267) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#9 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-166 LOC {0 1.0 3 0.0 3 0.0 3 0.26615785} PREDS {{259 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2268 {}} {130 0 0 0-2119 {}}} CYCLES {}}
set a(0-2268) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-167 LOC {0 1.0 3 0.26615785 3 0.26615785 3 0.26615785} PREDS {{259 0 0 0-2267 {}}} SUCCS {{259 0 0 0-2269 {}} {130 0 0 0-2119 {}}} CYCLES {}}
set a(0-2269) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-168 LOC {1 0.18687499999999999 3 0.26615785 3 0.26615785 3 0.7499998935000001 3 0.7499998935000001} PREDS {{259 0 0 0-2268 {}} {258 0 0 0-2265 {}}} SUCCS {{259 0 0 0-2270 {}} {258 0 0 0-2272 {}} {130 0 0 0-2119 {}}} CYCLES {}}
set a(0-2270) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-169 LOC {1 0.67071715 3 0.75 3 0.75 3 0.75} PREDS {{259 0 0 0-2269 {}}} SUCCS {{259 0 1.500 0-2271 {}} {130 0 0 0-2119 {}}} CYCLES {}}
set a(0-2271) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-170 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-2270 {}}} SUCCS {{258 0 0 0-2119 {}}} CYCLES {}}
set a(0-2272) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-171 LOC {1 0.67071715 3 0.75 3 0.75 3 0.75} PREDS {{258 0 0 0-2269 {}}} SUCCS {{259 0 1.500 0-2273 {}} {130 0 0 0-2119 {}}} CYCLES {}}
set a(0-2273) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-172 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 1.500 0-2272 {}}} SUCCS {{258 0 0 0-2119 {}}} CYCLES {}}
set a(0-2274) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-173 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-2264 {}} {772 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2119 {}}} CYCLES {}}
set a(0-2275) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {{774 0 0 0-2321 {}}} SUCCS {{259 0 0 0-2276 {}} {130 0 0 0-2320 {}} {256 0 0 0-2321 {}}} CYCLES {}}
set a(0-2276) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(13-1) TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-175 LOC {0 1.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {{259 0 0 0-2275 {}}} SUCCS {{258 0 0 0-2280 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2277) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {} SUCCS {{259 0 0 0-2278 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2278) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#10 TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-177 LOC {0 1.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {{259 0 0 0-2277 {}}} SUCCS {{259 0 0 0-2279 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2279) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-178 LOC {0 1.0 1 0.5212500999999999 1 0.5212500999999999 1 0.5212500999999999} PREDS {{259 0 0 0-2278 {}}} SUCCS {{259 0 0 0-2280 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2280) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.08 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-179 LOC {1 0.0 1 0.5212500999999999 1 0.5212500999999999 1 0.6562499749999999 1 0.6562499749999999} PREDS {{259 0 0 0-2279 {}} {258 0 0 0-2276 {}}} SUCCS {{258 0 0 0-2283 {}} {258 0 0 0-2301 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2281) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2321 {}}} SUCCS {{259 0 0 0-2282 {}} {130 0 0 0-2320 {}} {256 0 0 0-2321 {}}} CYCLES {}}
set a(0-2282) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0)#1 TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-181 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2281 {}}} SUCCS {{259 0 0 0-2283 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2283) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-182 LOC {1 0.13499995 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2282 {}} {258 0 0 0-2280 {}}} SUCCS {{259 0 2.250 0-2284 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2284) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-183 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2283 {}} {774 0 2.250 0-2315 {}} {774 0 2.250 0-2302 {}}} SUCCS {{258 0 0 0-2294 {}} {256 0 0 0-2302 {}} {258 0 0 0-2304 {}} {256 0 0 0-2315 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2285) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-184 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2286 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2286) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#11 TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-185 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2285 {}}} SUCCS {{259 0 0 0-2287 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2287) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-186 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2286 {}}} SUCCS {{258 0 0 0-2289 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2288) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-187 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2289 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2289) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.09 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-188 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2288 {}} {258 0 0 0-2287 {}}} SUCCS {{258 0 0 0-2292 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2290) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2321 {}}} SUCCS {{259 0 0 0-2291 {}} {130 0 0 0-2320 {}} {256 0 0 0-2321 {}}} CYCLES {}}
set a(0-2291) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-190 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2290 {}}} SUCCS {{259 0 0 0-2292 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2292) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-191 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2291 {}} {258 0 0 0-2289 {}}} SUCCS {{259 0 2.250 0-2293 {}} {258 0 2.250 0-2315 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2293) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-192 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2292 {}} {774 0 2.250 0-2315 {}} {774 0 2.250 0-2302 {}}} SUCCS {{259 0 0 0-2294 {}} {256 0 0 0-2302 {}} {258 0 0 0-2303 {}} {256 0 0 0-2315 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2294) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-193 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2293 {}} {258 0 0 0-2284 {}}} SUCCS {{259 0 0 0-2295 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2295) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-194 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2294 {}} {128 0 0 0-2297 {}}} SUCCS {{258 0 0 0-2297 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2296) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-195 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2297 {}}} SUCCS {{259 0 0 0-2297 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2297) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-196 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2296 {}} {258 0 0 0-2295 {}}} SUCCS {{128 0 0 0-2295 {}} {128 0 0 0-2296 {}} {259 0 0 0-2298 {}}} CYCLES {}}
set a(0-2298) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-197 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2297 {}}} SUCCS {{258 0 2.250 0-2302 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2299) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2321 {}}} SUCCS {{259 0 0 0-2300 {}} {130 0 0 0-2320 {}} {256 0 0 0-2321 {}}} CYCLES {}}
set a(0-2300) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0) TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-199 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2301 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2301) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-200 LOC {1 0.13499995 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2300 {}} {258 0 0 0-2280 {}}} SUCCS {{259 0 2.250 0-2302 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2302) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-201 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2302 {}} {259 0 2.250 0-2301 {}} {258 0 2.250 0-2298 {}} {256 0 0 0-2293 {}} {256 0 0 0-2284 {}} {774 0 0 0-2315 {}}} SUCCS {{774 0 2.250 0-2284 {}} {774 0 2.250 0-2293 {}} {774 0 0 0-2302 {}} {258 0 0 0-2315 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2303) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-202 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2293 {}}} SUCCS {{259 0 0 0-2304 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2304) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-203 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2303 {}} {258 0 0 0-2284 {}}} SUCCS {{259 0 0 0-2305 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2305) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-204 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2304 {}} {128 0 0 0-2307 {}}} SUCCS {{258 0 0 0-2307 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2306) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-205 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2307 {}}} SUCCS {{259 0 0 0-2307 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2307) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-206 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2306 {}} {258 0 0 0-2305 {}}} SUCCS {{128 0 0 0-2305 {}} {128 0 0 0-2306 {}} {259 0 0 0-2308 {}}} CYCLES {}}
set a(0-2308) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-207 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2307 {}}} SUCCS {{259 0 0 0-2309 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2309) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-208 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2308 {}} {128 0 0 0-2313 {}}} SUCCS {{258 0 0 0-2313 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2310) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-209 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2313 {}}} SUCCS {{258 0 0 0-2313 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2311) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-210 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2313 {}}} SUCCS {{258 0 0 0-2313 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2312) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-211 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2313 {}}} SUCCS {{259 0 0 0-2313 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2313) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-212 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2312 {}} {258 0 0 0-2311 {}} {258 0 0 0-2310 {}} {258 0 0 0-2309 {}}} SUCCS {{128 0 0 0-2309 {}} {128 0 0 0-2310 {}} {128 0 0 0-2311 {}} {128 0 0 0-2312 {}} {259 0 0 0-2314 {}}} CYCLES {}}
set a(0-2314) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-213 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2313 {}}} SUCCS {{259 0 2.250 0-2315 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2315) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-214 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2315 {}} {259 0 2.250 0-2314 {}} {258 0 0 0-2302 {}} {256 0 0 0-2293 {}} {258 0 2.250 0-2292 {}} {256 0 0 0-2284 {}}} SUCCS {{774 0 2.250 0-2284 {}} {774 0 2.250 0-2293 {}} {774 0 0 0-2302 {}} {774 0 0 0-2315 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2316) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2321 {}}} SUCCS {{259 0 0 0-2317 {}} {130 0 0 0-2320 {}} {256 0 0 0-2321 {}}} CYCLES {}}
set a(0-2317) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-216 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2316 {}}} SUCCS {{259 0 0 0-2318 {}} {130 0 0 0-2320 {}}} CYCLES {}}
set a(0-2318) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-217 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2317 {}}} SUCCS {{259 0 0 0-2319 {}} {130 0 0 0-2320 {}} {258 0 0 0-2321 {}}} CYCLES {}}
set a(0-2319) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-218 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2318 {}}} SUCCS {{259 0 0 0-2320 {}}} CYCLES {}}
set a(0-2320) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2119 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-219 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2319 {}} {130 0 0 0-2318 {}} {130 0 0 0-2317 {}} {130 0 0 0-2316 {}} {130 0 0 0-2315 {}} {130 0 0 0-2314 {}} {130 0 0 0-2312 {}} {130 0 0 0-2311 {}} {130 0 0 0-2310 {}} {130 0 0 0-2309 {}} {130 0 0 0-2308 {}} {130 0 0 0-2306 {}} {130 0 0 0-2305 {}} {130 0 0 0-2304 {}} {130 0 0 0-2303 {}} {130 0 0 0-2302 {}} {130 0 0 0-2301 {}} {130 0 0 0-2300 {}} {130 0 0 0-2299 {}} {130 0 0 0-2298 {}} {130 0 0 0-2296 {}} {130 0 0 0-2295 {}} {130 0 0 0-2294 {}} {130 0 0 0-2293 {}} {130 0 0 0-2292 {}} {130 0 0 0-2291 {}} {130 0 0 0-2290 {}} {130 0 0 0-2289 {}} {130 0 0 0-2288 {}} {130 0 0 0-2287 {}} {130 0 0 0-2286 {}} {130 0 0 0-2285 {}} {130 0 0 0-2284 {}} {130 0 0 0-2283 {}} {130 0 0 0-2282 {}} {130 0 0 0-2281 {}} {130 0 0 0-2280 {}} {130 0 0 0-2279 {}} {130 0 0 0-2278 {}} {130 0 0 0-2277 {}} {130 0 0 0-2276 {}} {130 0 0 0-2275 {}}} SUCCS {{129 0 0 0-2321 {}}} CYCLES {}}
set a(0-2321) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2119 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2321 {}} {129 0 0 0-2320 {}} {258 0 0 0-2318 {}} {256 0 0 0-2316 {}} {256 0 0 0-2299 {}} {256 0 0 0-2290 {}} {256 0 0 0-2281 {}} {256 0 0 0-2275 {}}} SUCCS {{774 0 0 0-2275 {}} {774 0 0 0-2281 {}} {774 0 0 0-2290 {}} {774 0 0 0-2299 {}} {774 0 0 0-2316 {}} {772 0 0 0-2321 {}}} CYCLES {}}
set a(0-2119) {CHI {0-2275 0-2276 0-2277 0-2278 0-2279 0-2280 0-2281 0-2282 0-2283 0-2284 0-2285 0-2286 0-2287 0-2288 0-2289 0-2290 0-2291 0-2292 0-2293 0-2294 0-2295 0-2296 0-2297 0-2298 0-2299 0-2300 0-2301 0-2302 0-2303 0-2304 0-2305 0-2306 0-2307 0-2308 0-2309 0-2310 0-2311 0-2312 0-2313 0-2314 0-2315 0-2316 0-2317 0-2318 0-2319 0-2320 0-2321} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-220 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2274 {}} {258 0 0 0-2273 {}} {130 0 0 0-2272 {}} {258 0 0 0-2271 {}} {130 0 0 0-2270 {}} {130 0 0 0-2269 {}} {130 0 0 0-2268 {}} {130 0 0 0-2267 {}} {130 0 0 0-2266 {}} {130 0 0 0-2265 {}} {64 0 0 0-2264 {}} {64 0 0 0-2118 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2274 {}} {131 0 0 0-2322 {}} {130 0 0 0-2323 {}} {130 0 0 0-2324 {}} {130 0 0 0-2325 {}} {130 0 0 0-2326 {}} {130 0 0 0-2327 {}} {130 0 0 0-2328 {}} {130 0 0 0-2329 {}} {130 0 0 0-2330 {}} {130 0 0 0-2331 {}} {64 0 0 0-2120 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2322) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-221 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{131 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2323 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2323) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-222 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-2322 {}} {130 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2324 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2324) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-223 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-2323 {}} {130 0 0 0-2119 {}}} SUCCS {{258 0 0 0-2328 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2325) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-224 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{130 0 0 0-2119 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2326 {}} {130 0 0 0-2331 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2326) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#13 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-225 LOC {4 1.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{259 0 0 0-2325 {}} {130 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2327 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2327) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-226 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-2326 {}} {130 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2328 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2328) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.08 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-227 LOC {5 0.0 5 0.8650000499999999 5 0.8650000499999999 5 0.9999999249999999 5 0.9999999249999999} PREDS {{259 0 0 0-2327 {}} {258 0 0 0-2324 {}} {130 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2329 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2329) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-228 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2328 {}} {130 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2330 {}} {130 0 0 0-2331 {}}} CYCLES {}}
set a(0-2330) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-229 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2329 {}} {130 0 0 0-2119 {}}} SUCCS {{259 0 0 0-2331 {}}} CYCLES {}}
set a(0-2331) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-230 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2330 {}} {130 0 0 0-2329 {}} {130 0 0 0-2328 {}} {130 0 0 0-2327 {}} {130 0 0 0-2326 {}} {130 0 0 0-2325 {}} {130 0 0 0-2324 {}} {130 0 0 0-2323 {}} {130 0 0 0-2322 {}} {130 0 0 0-2119 {}}} SUCCS {{128 0 0 0-2338 {}} {64 0 0 0-2120 {}}} CYCLES {}}
set a(0-2332) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-231 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2333 {}} {130 0 0 0-2120 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2333) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#3 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-232 LOC {0 1.0 4 0.0 4 0.0 4 0.26615785} PREDS {{259 0 0 0-2332 {}}} SUCCS {{259 0 0 0-2334 {}} {130 0 0 0-2120 {}}} CYCLES {}}
set a(0-2334) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-233 LOC {0 1.0 4 0.26615785 4 0.26615785 4 0.26615785} PREDS {{259 0 0 0-2333 {}}} SUCCS {{259 0 0 0-2335 {}} {130 0 0 0-2120 {}}} CYCLES {}}
set a(0-2335) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-234 LOC {1 0.18687499999999999 4 0.26615785 4 0.26615785 4 0.7499998935000001 4 0.7499998935000001} PREDS {{259 0 0 0-2334 {}} {258 0 0 0-2206 {}}} SUCCS {{259 0 1.500 0-2336 {}} {258 0 1.500 0-2337 {}} {130 0 0 0-2120 {}}} CYCLES {}}
set a(0-2336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-235 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 1.500 0-2335 {}}} SUCCS {{258 0 0 0-2120 {}}} CYCLES {}}
set a(0-2337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-236 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 1.500 0-2335 {}}} SUCCS {{258 0 0 0-2120 {}}} CYCLES {}}
set a(0-2338) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-237 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-2331 {}} {772 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2120 {}}} CYCLES {}}
set a(0-2339) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-238 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2379 {}}} SUCCS {{259 0 0 0-2340 {}} {130 0 0 0-2378 {}} {256 0 0 0-2379 {}}} CYCLES {}}
set a(0-2340) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-239 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2339 {}}} SUCCS {{258 0 0 0-2344 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2341) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {} SUCCS {{259 0 0 0-2342 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2342) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#14 TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-241 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2341 {}}} SUCCS {{259 0 0 0-2343 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2343) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-242 LOC {0 1.0 1 0.51937505 1 0.51937505 1 0.51937505} PREDS {{259 0 0 0-2342 {}}} SUCCS {{259 0 0 0-2344 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2344) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-243 LOC {1 0.0 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2343 {}} {258 0 0 0-2340 {}}} SUCCS {{259 0 2.250 0-2345 {}} {258 0 2.250 0-2360 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2345) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-244 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2344 {}} {774 0 2.250 0-2373 {}} {774 0 2.250 0-2360 {}}} SUCCS {{258 0 0 0-2355 {}} {256 0 0 0-2360 {}} {258 0 0 0-2362 {}} {256 0 0 0-2373 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2346) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2347 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2347) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#15 TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-246 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2346 {}}} SUCCS {{259 0 0 0-2348 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2348) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-247 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2347 {}}} SUCCS {{258 0 0 0-2350 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2349) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-248 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2350 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2350) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.09 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-249 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2349 {}} {258 0 0 0-2348 {}}} SUCCS {{258 0 0 0-2353 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2351) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2379 {}}} SUCCS {{259 0 0 0-2352 {}} {130 0 0 0-2378 {}} {256 0 0 0-2379 {}}} CYCLES {}}
set a(0-2352) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-251 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2351 {}}} SUCCS {{259 0 0 0-2353 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2353) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-252 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2352 {}} {258 0 0 0-2350 {}}} SUCCS {{259 0 2.250 0-2354 {}} {258 0 2.250 0-2373 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2354) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-253 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2353 {}} {774 0 2.250 0-2373 {}} {774 0 2.250 0-2360 {}}} SUCCS {{259 0 0 0-2355 {}} {256 0 0 0-2360 {}} {258 0 0 0-2361 {}} {256 0 0 0-2373 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2355) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-254 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2354 {}} {258 0 0 0-2345 {}}} SUCCS {{259 0 0 0-2356 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2356) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-255 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2355 {}} {128 0 0 0-2358 {}}} SUCCS {{258 0 0 0-2358 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2357) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-256 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2358 {}}} SUCCS {{259 0 0 0-2358 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2358) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-257 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2357 {}} {258 0 0 0-2356 {}}} SUCCS {{128 0 0 0-2356 {}} {128 0 0 0-2357 {}} {259 0 0 0-2359 {}}} CYCLES {}}
set a(0-2359) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-258 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2358 {}}} SUCCS {{259 0 2.250 0-2360 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2360) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-259 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2360 {}} {259 0 2.250 0-2359 {}} {256 0 0 0-2354 {}} {256 0 0 0-2345 {}} {258 0 2.250 0-2344 {}} {774 0 0 0-2373 {}}} SUCCS {{774 0 2.250 0-2345 {}} {774 0 2.250 0-2354 {}} {774 0 0 0-2360 {}} {258 0 0 0-2373 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2361) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-260 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2354 {}}} SUCCS {{259 0 0 0-2362 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2362) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-261 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2361 {}} {258 0 0 0-2345 {}}} SUCCS {{259 0 0 0-2363 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2363) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-262 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2362 {}} {128 0 0 0-2365 {}}} SUCCS {{258 0 0 0-2365 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2364) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-263 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2365 {}}} SUCCS {{259 0 0 0-2365 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2365) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-264 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2364 {}} {258 0 0 0-2363 {}}} SUCCS {{128 0 0 0-2363 {}} {128 0 0 0-2364 {}} {259 0 0 0-2366 {}}} CYCLES {}}
set a(0-2366) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-265 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2365 {}}} SUCCS {{259 0 0 0-2367 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2367) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-266 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2366 {}} {128 0 0 0-2371 {}}} SUCCS {{258 0 0 0-2371 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2368) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-267 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2371 {}}} SUCCS {{258 0 0 0-2371 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2369) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-268 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2371 {}}} SUCCS {{258 0 0 0-2371 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2370) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-269 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2371 {}}} SUCCS {{259 0 0 0-2371 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2371) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-270 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2370 {}} {258 0 0 0-2369 {}} {258 0 0 0-2368 {}} {258 0 0 0-2367 {}}} SUCCS {{128 0 0 0-2367 {}} {128 0 0 0-2368 {}} {128 0 0 0-2369 {}} {128 0 0 0-2370 {}} {259 0 0 0-2372 {}}} CYCLES {}}
set a(0-2372) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-271 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2371 {}}} SUCCS {{259 0 2.250 0-2373 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2373) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-272 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2373 {}} {259 0 2.250 0-2372 {}} {258 0 0 0-2360 {}} {256 0 0 0-2354 {}} {258 0 2.250 0-2353 {}} {256 0 0 0-2345 {}}} SUCCS {{774 0 2.250 0-2345 {}} {774 0 2.250 0-2354 {}} {774 0 0 0-2360 {}} {774 0 0 0-2373 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2374) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-273 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2379 {}}} SUCCS {{259 0 0 0-2375 {}} {130 0 0 0-2378 {}} {256 0 0 0-2379 {}}} CYCLES {}}
set a(0-2375) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-274 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2374 {}}} SUCCS {{259 0 0 0-2376 {}} {130 0 0 0-2378 {}}} CYCLES {}}
set a(0-2376) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-275 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2375 {}}} SUCCS {{259 0 0 0-2377 {}} {130 0 0 0-2378 {}} {258 0 0 0-2379 {}}} CYCLES {}}
set a(0-2377) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-276 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2376 {}}} SUCCS {{259 0 0 0-2378 {}}} CYCLES {}}
set a(0-2378) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2120 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-277 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2377 {}} {130 0 0 0-2376 {}} {130 0 0 0-2375 {}} {130 0 0 0-2374 {}} {130 0 0 0-2373 {}} {130 0 0 0-2372 {}} {130 0 0 0-2370 {}} {130 0 0 0-2369 {}} {130 0 0 0-2368 {}} {130 0 0 0-2367 {}} {130 0 0 0-2366 {}} {130 0 0 0-2364 {}} {130 0 0 0-2363 {}} {130 0 0 0-2362 {}} {130 0 0 0-2361 {}} {130 0 0 0-2360 {}} {130 0 0 0-2359 {}} {130 0 0 0-2357 {}} {130 0 0 0-2356 {}} {130 0 0 0-2355 {}} {130 0 0 0-2354 {}} {130 0 0 0-2353 {}} {130 0 0 0-2352 {}} {130 0 0 0-2351 {}} {130 0 0 0-2350 {}} {130 0 0 0-2349 {}} {130 0 0 0-2348 {}} {130 0 0 0-2347 {}} {130 0 0 0-2346 {}} {130 0 0 0-2345 {}} {130 0 0 0-2344 {}} {130 0 0 0-2343 {}} {130 0 0 0-2342 {}} {130 0 0 0-2341 {}} {130 0 0 0-2340 {}} {130 0 0 0-2339 {}}} SUCCS {{129 0 0 0-2379 {}}} CYCLES {}}
set a(0-2379) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2120 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2379 {}} {129 0 0 0-2378 {}} {258 0 0 0-2376 {}} {256 0 0 0-2374 {}} {256 0 0 0-2351 {}} {256 0 0 0-2339 {}}} SUCCS {{774 0 0 0-2339 {}} {774 0 0 0-2351 {}} {774 0 0 0-2374 {}} {772 0 0 0-2379 {}}} CYCLES {}}
set a(0-2120) {CHI {0-2339 0-2340 0-2341 0-2342 0-2343 0-2344 0-2345 0-2346 0-2347 0-2348 0-2349 0-2350 0-2351 0-2352 0-2353 0-2354 0-2355 0-2356 0-2357 0-2358 0-2359 0-2360 0-2361 0-2362 0-2363 0-2364 0-2365 0-2366 0-2367 0-2368 0-2369 0-2370 0-2371 0-2372 0-2373 0-2374 0-2375 0-2376 0-2377 0-2378 0-2379} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-278 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2338 {}} {258 0 0 0-2337 {}} {258 0 0 0-2336 {}} {130 0 0 0-2335 {}} {130 0 0 0-2334 {}} {130 0 0 0-2333 {}} {130 0 0 0-2332 {}} {64 0 0 0-2331 {}} {64 0 0 0-2119 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2338 {}} {131 0 0 0-2380 {}} {130 0 0 0-2381 {}} {130 0 0 0-2382 {}} {130 0 0 0-2383 {}} {130 0 0 0-2384 {}} {130 0 0 0-2385 {}} {130 0 0 0-2386 {}} {130 0 0 0-2387 {}} {130 0 0 0-2388 {}} {130 0 0 0-2389 {}} {64 0 0 0-2121 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2380) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-279 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{131 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2381 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2381) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-280 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{259 0 0 0-2380 {}} {130 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2382 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2382) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-281 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{259 0 0 0-2381 {}} {130 0 0 0-2120 {}}} SUCCS {{258 0 0 0-2386 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2383) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-282 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.86125} PREDS {{130 0 0 0-2120 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2384 {}} {130 0 0 0-2389 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2384) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#16 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-283 LOC {5 1.0 6 0.0 6 0.0 6 0.86125} PREDS {{259 0 0 0-2383 {}} {130 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2385 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2385) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-284 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{259 0 0 0-2384 {}} {130 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2386 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2386) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.11 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-285 LOC {6 0.0 6 0.86125 6 0.86125 6 0.999999875 6 0.999999875} PREDS {{259 0 0 0-2385 {}} {258 0 0 0-2382 {}} {130 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2387 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2387) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-286 LOC {6 0.13874999999999998 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2386 {}} {130 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2388 {}} {130 0 0 0-2389 {}}} CYCLES {}}
set a(0-2388) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-287 LOC {6 0.13874999999999998 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2387 {}} {130 0 0 0-2120 {}}} SUCCS {{259 0 0 0-2389 {}}} CYCLES {}}
set a(0-2389) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-288 LOC {6 0.13874999999999998 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2388 {}} {130 0 0 0-2387 {}} {130 0 0 0-2386 {}} {130 0 0 0-2385 {}} {130 0 0 0-2384 {}} {130 0 0 0-2383 {}} {130 0 0 0-2382 {}} {130 0 0 0-2381 {}} {130 0 0 0-2380 {}} {130 0 0 0-2120 {}}} SUCCS {{128 0 0 0-2399 {}} {64 0 0 0-2121 {}}} CYCLES {}}
set a(0-2390) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-289 LOC {1 0.118125 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 5 0.266157725} PREDS {{258 0 0 0-2140 {}}} SUCCS {{258 0 0 0-2394 {}} {130 0 0 0-2121 {}}} CYCLES {}}
set a(0-2391) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-290 LOC {0 1.0 5 0.0 5 0.0 5 0.0 5 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2392 {}} {130 0 0 0-2121 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2392) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#17 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-291 LOC {0 1.0 5 0.0 5 0.0 5 0.26615785} PREDS {{259 0 0 0-2391 {}}} SUCCS {{259 0 0 0-2393 {}} {130 0 0 0-2121 {}}} CYCLES {}}
set a(0-2393) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-292 LOC {0 1.0 5 0.26615785 5 0.26615785 5 0.26615785} PREDS {{259 0 0 0-2392 {}}} SUCCS {{259 0 0 0-2394 {}} {130 0 0 0-2121 {}}} CYCLES {}}
set a(0-2394) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-293 LOC {1 0.18687499999999999 5 0.26615785 5 0.26615785 5 0.7499998935000001 5 0.7499998935000001} PREDS {{259 0 0 0-2393 {}} {258 0 0 0-2390 {}}} SUCCS {{259 0 0 0-2395 {}} {258 0 0 0-2397 {}} {130 0 0 0-2121 {}}} CYCLES {}}
set a(0-2395) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-294 LOC {1 0.67071715 5 0.75 5 0.75 5 0.75} PREDS {{259 0 0 0-2394 {}}} SUCCS {{259 0 1.500 0-2396 {}} {130 0 0 0-2121 {}}} CYCLES {}}
set a(0-2396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-295 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-2395 {}}} SUCCS {{258 0 0 0-2121 {}}} CYCLES {}}
set a(0-2397) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-296 LOC {1 0.67071715 5 0.75 5 0.75 5 0.75} PREDS {{258 0 0 0-2394 {}}} SUCCS {{259 0 1.500 0-2398 {}} {130 0 0 0-2121 {}}} CYCLES {}}
set a(0-2398) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-297 LOC {1 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-2397 {}}} SUCCS {{258 0 0 0-2121 {}}} CYCLES {}}
set a(0-2399) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-298 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-2389 {}} {772 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2121 {}}} CYCLES {}}
set a(0-2400) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {{774 0 0 0-2446 {}}} SUCCS {{259 0 0 0-2401 {}} {130 0 0 0-2445 {}} {256 0 0 0-2446 {}}} CYCLES {}}
set a(0-2401) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(13-2) TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-300 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2400 {}}} SUCCS {{258 0 0 0-2405 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2402) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-301 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.52312505} PREDS {} SUCCS {{259 0 0 0-2403 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2403) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#18 TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-302 LOC {0 1.0 1 0.0 1 0.0 1 0.52312505} PREDS {{259 0 0 0-2402 {}}} SUCCS {{259 0 0 0-2404 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2404) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-303 LOC {0 1.0 1 0.52312505 1 0.52312505 1 0.52312505} PREDS {{259 0 0 0-2403 {}}} SUCCS {{259 0 0 0-2405 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2405) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 1 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.07 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-304 LOC {1 0.0 1 0.52312505 1 0.52312505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2404 {}} {258 0 0 0-2401 {}}} SUCCS {{258 0 0 0-2408 {}} {258 0 0 0-2426 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2406) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2446 {}}} SUCCS {{259 0 0 0-2407 {}} {130 0 0 0-2445 {}} {256 0 0 0-2446 {}}} CYCLES {}}
set a(0-2407) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(1-0)#1 TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-306 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2406 {}}} SUCCS {{259 0 0 0-2408 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2408) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-307 LOC {1 0.133125 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2407 {}} {258 0 0 0-2405 {}}} SUCCS {{259 0 2.250 0-2409 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2409) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-308 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2408 {}} {774 0 2.250 0-2440 {}} {774 0 2.250 0-2427 {}}} SUCCS {{258 0 0 0-2419 {}} {256 0 0 0-2427 {}} {258 0 0 0-2429 {}} {256 0 0 0-2440 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2410) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2411 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2411) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#19 TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-310 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2410 {}}} SUCCS {{259 0 0 0-2412 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2412) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-311 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2411 {}}} SUCCS {{258 0 0 0-2414 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2413) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-312 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2414 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2414) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {1.09 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-313 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2413 {}} {258 0 0 0-2412 {}}} SUCCS {{258 0 0 0-2417 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2415) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-314 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2446 {}}} SUCCS {{259 0 0 0-2416 {}} {130 0 0 0-2445 {}} {256 0 0 0-2446 {}}} CYCLES {}}
set a(0-2416) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-315 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2415 {}}} SUCCS {{259 0 0 0-2417 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2417) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-316 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2416 {}} {258 0 0 0-2414 {}}} SUCCS {{259 0 2.250 0-2418 {}} {258 0 2.250 0-2440 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2418) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-317 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2417 {}} {774 0 2.250 0-2440 {}} {774 0 2.250 0-2427 {}}} SUCCS {{259 0 0 0-2419 {}} {256 0 0 0-2427 {}} {258 0 0 0-2428 {}} {256 0 0 0-2440 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2419) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-318 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2418 {}} {258 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2420 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2420) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-319 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2419 {}} {128 0 0 0-2422 {}}} SUCCS {{258 0 0 0-2422 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2421) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-320 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2422 {}}} SUCCS {{259 0 0 0-2422 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2422) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-321 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2421 {}} {258 0 0 0-2420 {}}} SUCCS {{128 0 0 0-2420 {}} {128 0 0 0-2421 {}} {259 0 0 0-2423 {}}} CYCLES {}}
set a(0-2423) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-322 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2422 {}}} SUCCS {{258 0 2.250 0-2427 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2424) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2446 {}}} SUCCS {{259 0 0 0-2425 {}} {130 0 0 0-2445 {}} {256 0 0 0-2446 {}}} CYCLES {}}
set a(0-2425) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#5)(1-0) TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-324 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2424 {}}} SUCCS {{259 0 0 0-2426 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2426) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-325 LOC {1 0.133125 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2425 {}} {258 0 0 0-2405 {}}} SUCCS {{259 0 2.250 0-2427 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-326 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2427 {}} {259 0 2.250 0-2426 {}} {258 0 2.250 0-2423 {}} {256 0 0 0-2418 {}} {256 0 0 0-2409 {}} {774 0 0 0-2440 {}}} SUCCS {{774 0 2.250 0-2409 {}} {774 0 2.250 0-2418 {}} {774 0 0 0-2427 {}} {258 0 0 0-2440 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2428) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-327 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2418 {}}} SUCCS {{259 0 0 0-2429 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2429) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-328 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2428 {}} {258 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2430 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2430) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-329 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2429 {}} {128 0 0 0-2432 {}}} SUCCS {{258 0 0 0-2432 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2431) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-330 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2432 {}}} SUCCS {{259 0 0 0-2432 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2432) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-331 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2431 {}} {258 0 0 0-2430 {}}} SUCCS {{128 0 0 0-2430 {}} {128 0 0 0-2431 {}} {259 0 0 0-2433 {}}} CYCLES {}}
set a(0-2433) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-332 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2432 {}}} SUCCS {{259 0 0 0-2434 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2434) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-333 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2433 {}} {128 0 0 0-2438 {}}} SUCCS {{258 0 0 0-2438 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2435) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-334 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2438 {}}} SUCCS {{258 0 0 0-2438 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2436) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-335 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2438 {}}} SUCCS {{258 0 0 0-2438 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2437) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-336 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2438 {}}} SUCCS {{259 0 0 0-2438 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2438) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-337 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2437 {}} {258 0 0 0-2436 {}} {258 0 0 0-2435 {}} {258 0 0 0-2434 {}}} SUCCS {{128 0 0 0-2434 {}} {128 0 0 0-2435 {}} {128 0 0 0-2436 {}} {128 0 0 0-2437 {}} {259 0 0 0-2439 {}}} CYCLES {}}
set a(0-2439) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-338 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2438 {}}} SUCCS {{259 0 2.250 0-2440 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-339 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2440 {}} {259 0 2.250 0-2439 {}} {258 0 0 0-2427 {}} {256 0 0 0-2418 {}} {258 0 2.250 0-2417 {}} {256 0 0 0-2409 {}}} SUCCS {{774 0 2.250 0-2409 {}} {774 0 2.250 0-2418 {}} {774 0 0 0-2427 {}} {774 0 0 0-2440 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2441) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2446 {}}} SUCCS {{259 0 0 0-2442 {}} {130 0 0 0-2445 {}} {256 0 0 0-2446 {}}} CYCLES {}}
set a(0-2442) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-341 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2441 {}}} SUCCS {{259 0 0 0-2443 {}} {130 0 0 0-2445 {}}} CYCLES {}}
set a(0-2443) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-342 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2442 {}}} SUCCS {{259 0 0 0-2444 {}} {130 0 0 0-2445 {}} {258 0 0 0-2446 {}}} CYCLES {}}
set a(0-2444) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-343 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2443 {}}} SUCCS {{259 0 0 0-2445 {}}} CYCLES {}}
set a(0-2445) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2121 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-344 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2444 {}} {130 0 0 0-2443 {}} {130 0 0 0-2442 {}} {130 0 0 0-2441 {}} {130 0 0 0-2440 {}} {130 0 0 0-2439 {}} {130 0 0 0-2437 {}} {130 0 0 0-2436 {}} {130 0 0 0-2435 {}} {130 0 0 0-2434 {}} {130 0 0 0-2433 {}} {130 0 0 0-2431 {}} {130 0 0 0-2430 {}} {130 0 0 0-2429 {}} {130 0 0 0-2428 {}} {130 0 0 0-2427 {}} {130 0 0 0-2426 {}} {130 0 0 0-2425 {}} {130 0 0 0-2424 {}} {130 0 0 0-2423 {}} {130 0 0 0-2421 {}} {130 0 0 0-2420 {}} {130 0 0 0-2419 {}} {130 0 0 0-2418 {}} {130 0 0 0-2417 {}} {130 0 0 0-2416 {}} {130 0 0 0-2415 {}} {130 0 0 0-2414 {}} {130 0 0 0-2413 {}} {130 0 0 0-2412 {}} {130 0 0 0-2411 {}} {130 0 0 0-2410 {}} {130 0 0 0-2409 {}} {130 0 0 0-2408 {}} {130 0 0 0-2407 {}} {130 0 0 0-2406 {}} {130 0 0 0-2405 {}} {130 0 0 0-2404 {}} {130 0 0 0-2403 {}} {130 0 0 0-2402 {}} {130 0 0 0-2401 {}} {130 0 0 0-2400 {}}} SUCCS {{129 0 0 0-2446 {}}} CYCLES {}}
set a(0-2446) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2121 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2446 {}} {129 0 0 0-2445 {}} {258 0 0 0-2443 {}} {256 0 0 0-2441 {}} {256 0 0 0-2424 {}} {256 0 0 0-2415 {}} {256 0 0 0-2406 {}} {256 0 0 0-2400 {}}} SUCCS {{774 0 0 0-2400 {}} {774 0 0 0-2406 {}} {774 0 0 0-2415 {}} {774 0 0 0-2424 {}} {774 0 0 0-2441 {}} {772 0 0 0-2446 {}}} CYCLES {}}
set a(0-2121) {CHI {0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411 0-2412 0-2413 0-2414 0-2415 0-2416 0-2417 0-2418 0-2419 0-2420 0-2421 0-2422 0-2423 0-2424 0-2425 0-2426 0-2427 0-2428 0-2429 0-2430 0-2431 0-2432 0-2433 0-2434 0-2435 0-2436 0-2437 0-2438 0-2439 0-2440 0-2441 0-2442 0-2443 0-2444 0-2445 0-2446} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-345 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2399 {}} {258 0 0 0-2398 {}} {130 0 0 0-2397 {}} {258 0 0 0-2396 {}} {130 0 0 0-2395 {}} {130 0 0 0-2394 {}} {130 0 0 0-2393 {}} {130 0 0 0-2392 {}} {130 0 0 0-2391 {}} {130 0 0 0-2390 {}} {64 0 0 0-2389 {}} {64 0 0 0-2120 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2399 {}} {131 0 0 0-2447 {}} {130 0 0 0-2448 {}} {130 0 0 0-2449 {}} {130 0 0 0-2450 {}} {130 0 0 0-2451 {}} {130 0 0 0-2452 {}} {130 0 0 0-2453 {}} {130 0 0 0-2454 {}} {130 0 0 0-2455 {}} {130 0 0 0-2456 {}} {64 0 0 0-2122 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2447) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-346 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{131 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2448 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2448) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-347 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-2447 {}} {130 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2449 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2449) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-348 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-2448 {}} {130 0 0 0-2121 {}}} SUCCS {{258 0 0 0-2453 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2450) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-349 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.86125} PREDS {{130 0 0 0-2121 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2451 {}} {130 0 0 0-2456 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2451) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#20 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-350 LOC {6 1.0 7 0.0 7 0.0 7 0.86125} PREDS {{259 0 0 0-2450 {}} {130 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2452 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2452) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-351 LOC {6 1.0 7 0.86125 7 0.86125 7 0.86125} PREDS {{259 0 0 0-2451 {}} {130 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2453 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2453) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.11 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-352 LOC {7 0.0 7 0.86125 7 0.86125 7 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2452 {}} {258 0 0 0-2449 {}} {130 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2454 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2454) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-353 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2453 {}} {130 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2455 {}} {130 0 0 0-2456 {}}} CYCLES {}}
set a(0-2455) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-354 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2454 {}} {130 0 0 0-2121 {}}} SUCCS {{259 0 0 0-2456 {}}} CYCLES {}}
set a(0-2456) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-355 LOC {7 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2455 {}} {130 0 0 0-2454 {}} {130 0 0 0-2453 {}} {130 0 0 0-2452 {}} {130 0 0 0-2451 {}} {130 0 0 0-2450 {}} {130 0 0 0-2449 {}} {130 0 0 0-2448 {}} {130 0 0 0-2447 {}} {130 0 0 0-2121 {}}} SUCCS {{128 0 0 0-2463 {}} {64 0 0 0-2122 {}}} CYCLES {}}
set a(0-2457) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-356 LOC {0 1.0 6 0.0 6 0.0 6 0.0 6 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2458 {}} {130 0 0 0-2122 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2458) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#21 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-357 LOC {0 1.0 6 0.0 6 0.0 6 0.26615785} PREDS {{259 0 0 0-2457 {}}} SUCCS {{259 0 0 0-2459 {}} {130 0 0 0-2122 {}}} CYCLES {}}
set a(0-2459) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-358 LOC {0 1.0 6 0.26615785 6 0.26615785 6 0.26615785} PREDS {{259 0 0 0-2458 {}}} SUCCS {{259 0 0 0-2460 {}} {130 0 0 0-2122 {}}} CYCLES {}}
set a(0-2460) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-359 LOC {1 0.18687499999999999 6 0.26615785 6 0.26615785 6 0.7499998935000001 6 0.7499998935000001} PREDS {{259 0 0 0-2459 {}} {258 0 0 0-2206 {}}} SUCCS {{259 0 1.500 0-2461 {}} {258 0 1.500 0-2462 {}} {130 0 0 0-2122 {}}} CYCLES {}}
set a(0-2461) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-360 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 1.500 0-2460 {}}} SUCCS {{258 0 0 0-2122 {}}} CYCLES {}}
set a(0-2462) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-361 LOC {1 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{258 0 1.500 0-2460 {}}} SUCCS {{258 0 0 0-2122 {}}} CYCLES {}}
set a(0-2463) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-362 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-2456 {}} {772 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2122 {}}} CYCLES {}}
set a(0-2464) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-363 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2504 {}}} SUCCS {{259 0 0 0-2465 {}} {130 0 0 0-2503 {}} {256 0 0 0-2504 {}}} CYCLES {}}
set a(0-2465) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-364 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2464 {}}} SUCCS {{258 0 0 0-2469 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2466) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-365 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {} SUCCS {{259 0 0 0-2467 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2467) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#22 TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-366 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2466 {}}} SUCCS {{259 0 0 0-2468 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2468) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-367 LOC {0 1.0 1 0.51937505 1 0.51937505 1 0.51937505} PREDS {{259 0 0 0-2467 {}}} SUCCS {{259 0 0 0-2469 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2469) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-368 LOC {1 0.0 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2468 {}} {258 0 0 0-2465 {}}} SUCCS {{259 0 2.250 0-2470 {}} {258 0 2.250 0-2485 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2470) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-369 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2469 {}} {774 0 2.250 0-2498 {}} {774 0 2.250 0-2485 {}}} SUCCS {{258 0 0 0-2480 {}} {256 0 0 0-2485 {}} {258 0 0 0-2487 {}} {256 0 0 0-2498 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2471) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2472 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2472) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#23 TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-371 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2471 {}}} SUCCS {{259 0 0 0-2473 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2473) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-372 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2472 {}}} SUCCS {{258 0 0 0-2475 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2474) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-373 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2475 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2475) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.09 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-374 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2474 {}} {258 0 0 0-2473 {}}} SUCCS {{258 0 0 0-2478 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2476) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-375 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2504 {}}} SUCCS {{259 0 0 0-2477 {}} {130 0 0 0-2503 {}} {256 0 0 0-2504 {}}} CYCLES {}}
set a(0-2477) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-376 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2476 {}}} SUCCS {{259 0 0 0-2478 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2478) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-377 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2477 {}} {258 0 0 0-2475 {}}} SUCCS {{259 0 2.250 0-2479 {}} {258 0 2.250 0-2498 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-378 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2478 {}} {774 0 2.250 0-2498 {}} {774 0 2.250 0-2485 {}}} SUCCS {{259 0 0 0-2480 {}} {256 0 0 0-2485 {}} {258 0 0 0-2486 {}} {256 0 0 0-2498 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2480) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-379 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2479 {}} {258 0 0 0-2470 {}}} SUCCS {{259 0 0 0-2481 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2481) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-380 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2480 {}} {128 0 0 0-2483 {}}} SUCCS {{258 0 0 0-2483 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2482) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-381 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2483 {}}} SUCCS {{259 0 0 0-2483 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2483) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-382 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2482 {}} {258 0 0 0-2481 {}}} SUCCS {{128 0 0 0-2481 {}} {128 0 0 0-2482 {}} {259 0 0 0-2484 {}}} CYCLES {}}
set a(0-2484) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-383 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2483 {}}} SUCCS {{259 0 2.250 0-2485 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-384 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2485 {}} {259 0 2.250 0-2484 {}} {256 0 0 0-2479 {}} {256 0 0 0-2470 {}} {258 0 2.250 0-2469 {}} {774 0 0 0-2498 {}}} SUCCS {{774 0 2.250 0-2470 {}} {774 0 2.250 0-2479 {}} {774 0 0 0-2485 {}} {258 0 0 0-2498 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2486) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-385 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2479 {}}} SUCCS {{259 0 0 0-2487 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2487) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-386 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2486 {}} {258 0 0 0-2470 {}}} SUCCS {{259 0 0 0-2488 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2488) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-387 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2487 {}} {128 0 0 0-2490 {}}} SUCCS {{258 0 0 0-2490 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2489) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-388 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2490 {}}} SUCCS {{259 0 0 0-2490 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2490) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-389 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2489 {}} {258 0 0 0-2488 {}}} SUCCS {{128 0 0 0-2488 {}} {128 0 0 0-2489 {}} {259 0 0 0-2491 {}}} CYCLES {}}
set a(0-2491) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-390 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2490 {}}} SUCCS {{259 0 0 0-2492 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2492) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-391 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2491 {}} {128 0 0 0-2496 {}}} SUCCS {{258 0 0 0-2496 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2493) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-392 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2496 {}}} SUCCS {{258 0 0 0-2496 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2494) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-393 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2496 {}}} SUCCS {{258 0 0 0-2496 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2495) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-394 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2496 {}}} SUCCS {{259 0 0 0-2496 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2496) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-395 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2495 {}} {258 0 0 0-2494 {}} {258 0 0 0-2493 {}} {258 0 0 0-2492 {}}} SUCCS {{128 0 0 0-2492 {}} {128 0 0 0-2493 {}} {128 0 0 0-2494 {}} {128 0 0 0-2495 {}} {259 0 0 0-2497 {}}} CYCLES {}}
set a(0-2497) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-396 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2496 {}}} SUCCS {{259 0 2.250 0-2498 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-397 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2498 {}} {259 0 2.250 0-2497 {}} {258 0 0 0-2485 {}} {256 0 0 0-2479 {}} {258 0 2.250 0-2478 {}} {256 0 0 0-2470 {}}} SUCCS {{774 0 2.250 0-2470 {}} {774 0 2.250 0-2479 {}} {774 0 0 0-2485 {}} {774 0 0 0-2498 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2499) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-398 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2504 {}}} SUCCS {{259 0 0 0-2500 {}} {130 0 0 0-2503 {}} {256 0 0 0-2504 {}}} CYCLES {}}
set a(0-2500) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-399 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2499 {}}} SUCCS {{259 0 0 0-2501 {}} {130 0 0 0-2503 {}}} CYCLES {}}
set a(0-2501) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-400 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2500 {}}} SUCCS {{259 0 0 0-2502 {}} {130 0 0 0-2503 {}} {258 0 0 0-2504 {}}} CYCLES {}}
set a(0-2502) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-401 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2501 {}}} SUCCS {{259 0 0 0-2503 {}}} CYCLES {}}
set a(0-2503) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2122 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-402 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2502 {}} {130 0 0 0-2501 {}} {130 0 0 0-2500 {}} {130 0 0 0-2499 {}} {130 0 0 0-2498 {}} {130 0 0 0-2497 {}} {130 0 0 0-2495 {}} {130 0 0 0-2494 {}} {130 0 0 0-2493 {}} {130 0 0 0-2492 {}} {130 0 0 0-2491 {}} {130 0 0 0-2489 {}} {130 0 0 0-2488 {}} {130 0 0 0-2487 {}} {130 0 0 0-2486 {}} {130 0 0 0-2485 {}} {130 0 0 0-2484 {}} {130 0 0 0-2482 {}} {130 0 0 0-2481 {}} {130 0 0 0-2480 {}} {130 0 0 0-2479 {}} {130 0 0 0-2478 {}} {130 0 0 0-2477 {}} {130 0 0 0-2476 {}} {130 0 0 0-2475 {}} {130 0 0 0-2474 {}} {130 0 0 0-2473 {}} {130 0 0 0-2472 {}} {130 0 0 0-2471 {}} {130 0 0 0-2470 {}} {130 0 0 0-2469 {}} {130 0 0 0-2468 {}} {130 0 0 0-2467 {}} {130 0 0 0-2466 {}} {130 0 0 0-2465 {}} {130 0 0 0-2464 {}}} SUCCS {{129 0 0 0-2504 {}}} CYCLES {}}
set a(0-2504) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2122 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2504 {}} {129 0 0 0-2503 {}} {258 0 0 0-2501 {}} {256 0 0 0-2499 {}} {256 0 0 0-2476 {}} {256 0 0 0-2464 {}}} SUCCS {{774 0 0 0-2464 {}} {774 0 0 0-2476 {}} {774 0 0 0-2499 {}} {772 0 0 0-2504 {}}} CYCLES {}}
set a(0-2122) {CHI {0-2464 0-2465 0-2466 0-2467 0-2468 0-2469 0-2470 0-2471 0-2472 0-2473 0-2474 0-2475 0-2476 0-2477 0-2478 0-2479 0-2480 0-2481 0-2482 0-2483 0-2484 0-2485 0-2486 0-2487 0-2488 0-2489 0-2490 0-2491 0-2492 0-2493 0-2494 0-2495 0-2496 0-2497 0-2498 0-2499 0-2500 0-2501 0-2502 0-2503 0-2504} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-403 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2463 {}} {258 0 0 0-2462 {}} {258 0 0 0-2461 {}} {130 0 0 0-2460 {}} {130 0 0 0-2459 {}} {130 0 0 0-2458 {}} {130 0 0 0-2457 {}} {64 0 0 0-2456 {}} {64 0 0 0-2121 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2463 {}} {131 0 0 0-2505 {}} {130 0 0 0-2506 {}} {130 0 0 0-2507 {}} {130 0 0 0-2508 {}} {130 0 0 0-2509 {}} {130 0 0 0-2510 {}} {130 0 0 0-2511 {}} {130 0 0 0-2512 {}} {130 0 0 0-2513 {}} {130 0 0 0-2514 {}} {64 0 0 0-2123 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2505) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-404 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{131 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2506 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2506) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-405 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-2505 {}} {130 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2507 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2507) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-406 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-2506 {}} {130 0 0 0-2122 {}}} SUCCS {{258 0 0 0-2511 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2508) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-407 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.86125} PREDS {{130 0 0 0-2122 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2509 {}} {130 0 0 0-2514 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2509) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#25 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-408 LOC {7 1.0 8 0.0 8 0.0 8 0.86125} PREDS {{259 0 0 0-2508 {}} {130 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2510 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2510) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-409 LOC {7 1.0 8 0.86125 8 0.86125 8 0.86125} PREDS {{259 0 0 0-2509 {}} {130 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2511 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2511) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.11 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-410 LOC {8 0.0 8 0.86125 8 0.86125 8 0.999999875 8 0.999999875} PREDS {{259 0 0 0-2510 {}} {258 0 0 0-2507 {}} {130 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2512 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2512) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-411 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2511 {}} {130 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2513 {}} {130 0 0 0-2514 {}}} CYCLES {}}
set a(0-2513) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-412 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2512 {}} {130 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2514 {}}} CYCLES {}}
set a(0-2514) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-413 LOC {8 0.13874999999999998 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2513 {}} {130 0 0 0-2512 {}} {130 0 0 0-2511 {}} {130 0 0 0-2510 {}} {130 0 0 0-2509 {}} {130 0 0 0-2508 {}} {130 0 0 0-2507 {}} {130 0 0 0-2506 {}} {130 0 0 0-2505 {}} {130 0 0 0-2122 {}}} SUCCS {{128 0 0 0-2523 {}} {64 0 0 0-2123 {}}} CYCLES {}}
set a(0-2515) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-414 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2516 {}} {130 0 0 0-2123 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2516) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#12 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-415 LOC {0 1.0 7 0.0 7 0.0 7 0.26615785} PREDS {{259 0 0 0-2515 {}}} SUCCS {{259 0 0 0-2517 {}} {130 0 0 0-2123 {}}} CYCLES {}}
set a(0-2517) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-416 LOC {0 1.0 7 0.26615785 7 0.26615785 7 0.26615785} PREDS {{259 0 0 0-2516 {}}} SUCCS {{259 0 0 0-2518 {}} {130 0 0 0-2123 {}}} CYCLES {}}
set a(0-2518) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-417 LOC {1 0.18687499999999999 7 0.26615785 7 0.26615785 7 0.7499998935000001 7 0.7499998935000001} PREDS {{259 0 0 0-2517 {}} {258 0 0 0-2265 {}}} SUCCS {{259 0 0 0-2519 {}} {258 0 0 0-2521 {}} {130 0 0 0-2123 {}}} CYCLES {}}
set a(0-2519) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-418 LOC {1 0.67071715 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-2518 {}}} SUCCS {{259 0 1.500 0-2520 {}} {130 0 0 0-2123 {}}} CYCLES {}}
set a(0-2520) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-419 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-2519 {}}} SUCCS {{258 0 0 0-2123 {}}} CYCLES {}}
set a(0-2521) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-420 LOC {1 0.67071715 7 0.75 7 0.75 7 0.75} PREDS {{258 0 0 0-2518 {}}} SUCCS {{259 0 1.500 0-2522 {}} {130 0 0 0-2123 {}}} CYCLES {}}
set a(0-2522) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-421 LOC {1 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 1.500 0-2521 {}}} SUCCS {{258 0 0 0-2123 {}}} CYCLES {}}
set a(0-2523) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-422 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-2514 {}} {772 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2123 {}}} CYCLES {}}
set a(0-2524) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-423 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {{774 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2525 {}} {130 0 0 0-2569 {}} {256 0 0 0-2570 {}}} CYCLES {}}
set a(0-2525) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(13-1) TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-424 LOC {0 1.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {{259 0 0 0-2524 {}}} SUCCS {{258 0 0 0-2529 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2526) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-425 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {} SUCCS {{259 0 0 0-2527 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2527) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#26 TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-426 LOC {0 1.0 1 0.0 1 0.0 1 0.5212500999999999} PREDS {{259 0 0 0-2526 {}}} SUCCS {{259 0 0 0-2528 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2528) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-427 LOC {0 1.0 1 0.5212500999999999 1 0.5212500999999999 1 0.5212500999999999} PREDS {{259 0 0 0-2527 {}}} SUCCS {{259 0 0 0-2529 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2529) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.08 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-428 LOC {1 0.0 1 0.5212500999999999 1 0.5212500999999999 1 0.6562499749999999 1 0.6562499749999999} PREDS {{259 0 0 0-2528 {}} {258 0 0 0-2525 {}}} SUCCS {{258 0 0 0-2532 {}} {258 0 0 0-2550 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2530) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-429 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{774 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2531 {}} {130 0 0 0-2569 {}} {256 0 0 0-2570 {}}} CYCLES {}}
set a(0-2531) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(0)#1 TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-430 LOC {0 1.0 1 0.0 1 0.0 1 0.6562500499999999} PREDS {{259 0 0 0-2530 {}}} SUCCS {{259 0 0 0-2532 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2532) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-431 LOC {1 0.13499995 1 0.6562500499999999 1 0.6562500499999999 1 0.6562500499999999} PREDS {{259 0 0 0-2531 {}} {258 0 0 0-2529 {}}} SUCCS {{259 0 2.250 0-2533 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2533) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-432 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2532 {}} {774 0 2.250 0-2564 {}} {774 0 2.250 0-2551 {}}} SUCCS {{258 0 0 0-2543 {}} {256 0 0 0-2551 {}} {258 0 0 0-2553 {}} {256 0 0 0-2564 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2534) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2535 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2535) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#27 TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-434 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2534 {}}} SUCCS {{259 0 0 0-2536 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2536) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-435 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2535 {}}} SUCCS {{258 0 0 0-2538 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2537) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-436 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2538 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2538) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.09 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-437 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2537 {}} {258 0 0 0-2536 {}}} SUCCS {{258 0 0 0-2541 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2539) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-438 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2540 {}} {130 0 0 0-2569 {}} {256 0 0 0-2570 {}}} CYCLES {}}
set a(0-2540) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-439 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2539 {}}} SUCCS {{259 0 0 0-2541 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2541) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-440 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2540 {}} {258 0 0 0-2538 {}}} SUCCS {{259 0 2.250 0-2542 {}} {258 0 2.250 0-2564 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2542) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-441 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2541 {}} {774 0 2.250 0-2564 {}} {774 0 2.250 0-2551 {}}} SUCCS {{259 0 0 0-2543 {}} {256 0 0 0-2551 {}} {258 0 0 0-2552 {}} {256 0 0 0-2564 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2543) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-442 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2542 {}} {258 0 0 0-2533 {}}} SUCCS {{259 0 0 0-2544 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2544) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-443 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2543 {}} {128 0 0 0-2546 {}}} SUCCS {{258 0 0 0-2546 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2545) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-444 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2546 {}}} SUCCS {{259 0 0 0-2546 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2546) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-445 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2545 {}} {258 0 0 0-2544 {}}} SUCCS {{128 0 0 0-2544 {}} {128 0 0 0-2545 {}} {259 0 0 0-2547 {}}} CYCLES {}}
set a(0-2547) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-446 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2546 {}}} SUCCS {{258 0 2.250 0-2551 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2548) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{774 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2549 {}} {130 0 0 0-2569 {}} {256 0 0 0-2570 {}}} CYCLES {}}
set a(0-2549) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#7)(0) TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-448 LOC {0 1.0 1 0.0 1 0.0 5 0.6562500499999999} PREDS {{259 0 0 0-2548 {}}} SUCCS {{259 0 0 0-2550 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2550) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-449 LOC {1 0.13499995 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2549 {}} {258 0 0 0-2529 {}}} SUCCS {{259 0 2.250 0-2551 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2551) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-450 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2551 {}} {259 0 2.250 0-2550 {}} {258 0 2.250 0-2547 {}} {256 0 0 0-2542 {}} {256 0 0 0-2533 {}} {774 0 0 0-2564 {}}} SUCCS {{774 0 2.250 0-2533 {}} {774 0 2.250 0-2542 {}} {774 0 0 0-2551 {}} {258 0 0 0-2564 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2552) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-451 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2542 {}}} SUCCS {{259 0 0 0-2553 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2553) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-452 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2552 {}} {258 0 0 0-2533 {}}} SUCCS {{259 0 0 0-2554 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2554) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-453 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2553 {}} {128 0 0 0-2556 {}}} SUCCS {{258 0 0 0-2556 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2555) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-454 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2556 {}}} SUCCS {{259 0 0 0-2556 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2556) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-455 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2555 {}} {258 0 0 0-2554 {}}} SUCCS {{128 0 0 0-2554 {}} {128 0 0 0-2555 {}} {259 0 0 0-2557 {}}} CYCLES {}}
set a(0-2557) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-456 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2556 {}}} SUCCS {{259 0 0 0-2558 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2558) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-457 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2557 {}} {128 0 0 0-2562 {}}} SUCCS {{258 0 0 0-2562 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2559) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-458 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2562 {}}} SUCCS {{258 0 0 0-2562 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2560) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-459 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2562 {}}} SUCCS {{258 0 0 0-2562 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2561) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-460 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2562 {}}} SUCCS {{259 0 0 0-2562 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2562) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-461 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2561 {}} {258 0 0 0-2560 {}} {258 0 0 0-2559 {}} {258 0 0 0-2558 {}}} SUCCS {{128 0 0 0-2558 {}} {128 0 0 0-2559 {}} {128 0 0 0-2560 {}} {128 0 0 0-2561 {}} {259 0 0 0-2563 {}}} CYCLES {}}
set a(0-2563) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-462 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2562 {}}} SUCCS {{259 0 2.250 0-2564 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2564) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-463 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2564 {}} {259 0 2.250 0-2563 {}} {258 0 0 0-2551 {}} {256 0 0 0-2542 {}} {258 0 2.250 0-2541 {}} {256 0 0 0-2533 {}}} SUCCS {{774 0 2.250 0-2533 {}} {774 0 2.250 0-2542 {}} {774 0 0 0-2551 {}} {774 0 0 0-2564 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2565) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2566 {}} {130 0 0 0-2569 {}} {256 0 0 0-2570 {}}} CYCLES {}}
set a(0-2566) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-465 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2565 {}}} SUCCS {{259 0 0 0-2567 {}} {130 0 0 0-2569 {}}} CYCLES {}}
set a(0-2567) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-466 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2566 {}}} SUCCS {{259 0 0 0-2568 {}} {130 0 0 0-2569 {}} {258 0 0 0-2570 {}}} CYCLES {}}
set a(0-2568) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-467 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2567 {}}} SUCCS {{259 0 0 0-2569 {}}} CYCLES {}}
set a(0-2569) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2123 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-468 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2568 {}} {130 0 0 0-2567 {}} {130 0 0 0-2566 {}} {130 0 0 0-2565 {}} {130 0 0 0-2564 {}} {130 0 0 0-2563 {}} {130 0 0 0-2561 {}} {130 0 0 0-2560 {}} {130 0 0 0-2559 {}} {130 0 0 0-2558 {}} {130 0 0 0-2557 {}} {130 0 0 0-2555 {}} {130 0 0 0-2554 {}} {130 0 0 0-2553 {}} {130 0 0 0-2552 {}} {130 0 0 0-2551 {}} {130 0 0 0-2550 {}} {130 0 0 0-2549 {}} {130 0 0 0-2548 {}} {130 0 0 0-2547 {}} {130 0 0 0-2545 {}} {130 0 0 0-2544 {}} {130 0 0 0-2543 {}} {130 0 0 0-2542 {}} {130 0 0 0-2541 {}} {130 0 0 0-2540 {}} {130 0 0 0-2539 {}} {130 0 0 0-2538 {}} {130 0 0 0-2537 {}} {130 0 0 0-2536 {}} {130 0 0 0-2535 {}} {130 0 0 0-2534 {}} {130 0 0 0-2533 {}} {130 0 0 0-2532 {}} {130 0 0 0-2531 {}} {130 0 0 0-2530 {}} {130 0 0 0-2529 {}} {130 0 0 0-2528 {}} {130 0 0 0-2527 {}} {130 0 0 0-2526 {}} {130 0 0 0-2525 {}} {130 0 0 0-2524 {}}} SUCCS {{129 0 0 0-2570 {}}} CYCLES {}}
set a(0-2570) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2123 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2570 {}} {129 0 0 0-2569 {}} {258 0 0 0-2567 {}} {256 0 0 0-2565 {}} {256 0 0 0-2548 {}} {256 0 0 0-2539 {}} {256 0 0 0-2530 {}} {256 0 0 0-2524 {}}} SUCCS {{774 0 0 0-2524 {}} {774 0 0 0-2530 {}} {774 0 0 0-2539 {}} {774 0 0 0-2548 {}} {774 0 0 0-2565 {}} {772 0 0 0-2570 {}}} CYCLES {}}
set a(0-2123) {CHI {0-2524 0-2525 0-2526 0-2527 0-2528 0-2529 0-2530 0-2531 0-2532 0-2533 0-2534 0-2535 0-2536 0-2537 0-2538 0-2539 0-2540 0-2541 0-2542 0-2543 0-2544 0-2545 0-2546 0-2547 0-2548 0-2549 0-2550 0-2551 0-2552 0-2553 0-2554 0-2555 0-2556 0-2557 0-2558 0-2559 0-2560 0-2561 0-2562 0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-469 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-2523 {}} {258 0 0 0-2522 {}} {130 0 0 0-2521 {}} {258 0 0 0-2520 {}} {130 0 0 0-2519 {}} {130 0 0 0-2518 {}} {130 0 0 0-2517 {}} {130 0 0 0-2516 {}} {130 0 0 0-2515 {}} {64 0 0 0-2514 {}} {64 0 0 0-2122 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2523 {}} {131 0 0 0-2571 {}} {130 0 0 0-2572 {}} {130 0 0 0-2573 {}} {130 0 0 0-2574 {}} {130 0 0 0-2575 {}} {130 0 0 0-2576 {}} {130 0 0 0-2577 {}} {130 0 0 0-2578 {}} {130 0 0 0-2579 {}} {64 0 0 0-2124 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2571) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-4) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-470 LOC {8 1.0 9 0.866875 9 0.866875 9 0.866875} PREDS {{131 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2572 {}} {130 0 0 0-2579 {}}} CYCLES {}}
set a(0-2572) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-471 LOC {8 1.0 9 0.866875 9 0.866875 9 0.866875} PREDS {{259 0 0 0-2571 {}} {130 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2573 {}} {130 0 0 0-2579 {}}} CYCLES {}}
set a(0-2573) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-472 LOC {8 1.0 9 0.866875 9 0.866875 9 0.866875} PREDS {{259 0 0 0-2572 {}} {130 0 0 0-2123 {}}} SUCCS {{258 0 0 0-2576 {}} {130 0 0 0-2579 {}}} CYCLES {}}
set a(0-2574) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-473 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.866875} PREDS {{130 0 0 0-2123 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2575 {}} {130 0 0 0-2579 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2575) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#28 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-474 LOC {8 1.0 9 0.0 9 0.0 9 0.866875} PREDS {{259 0 0 0-2574 {}} {130 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2576 {}} {130 0 0 0-2579 {}}} CYCLES {}}
set a(0-2576) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.07 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-475 LOC {9 0.0 9 0.866875 9 0.866875 9 0.999999875 9 0.999999875} PREDS {{259 0 0 0-2575 {}} {258 0 0 0-2573 {}} {130 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2577 {}} {130 0 0 0-2579 {}}} CYCLES {}}
set a(0-2577) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(11) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-476 LOC {9 0.133125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2576 {}} {130 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2578 {}} {130 0 0 0-2579 {}}} CYCLES {}}
set a(0-2578) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-477 LOC {9 0.133125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2577 {}} {130 0 0 0-2123 {}}} SUCCS {{259 0 0 0-2579 {}}} CYCLES {}}
set a(0-2579) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-478 LOC {9 0.133125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2578 {}} {130 0 0 0-2577 {}} {130 0 0 0-2576 {}} {130 0 0 0-2575 {}} {130 0 0 0-2574 {}} {130 0 0 0-2573 {}} {130 0 0 0-2572 {}} {130 0 0 0-2571 {}} {130 0 0 0-2123 {}}} SUCCS {{128 0 0 0-2586 {}} {64 0 0 0-2124 {}}} CYCLES {}}
set a(0-2580) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-479 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.26615785} PREDS {{774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2581 {}} {130 0 0 0-2124 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2581) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#29 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-480 LOC {0 1.0 8 0.0 8 0.0 8 0.26615785} PREDS {{259 0 0 0-2580 {}}} SUCCS {{259 0 0 0-2582 {}} {130 0 0 0-2124 {}}} CYCLES {}}
set a(0-2582) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-481 LOC {0 1.0 8 0.26615785 8 0.26615785 8 0.26615785} PREDS {{259 0 0 0-2581 {}}} SUCCS {{259 0 0 0-2583 {}} {130 0 0 0-2124 {}}} CYCLES {}}
set a(0-2583) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-482 LOC {1 0.18687499999999999 8 0.26615785 8 0.26615785 8 0.7499998935000001 8 0.7499998935000001} PREDS {{259 0 0 0-2582 {}} {258 0 0 0-2206 {}}} SUCCS {{259 0 1.500 0-2584 {}} {258 0 1.500 0-2585 {}} {130 0 0 0-2124 {}}} CYCLES {}}
set a(0-2584) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-483 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 1.500 0-2583 {}}} SUCCS {{258 0 0 0-2124 {}}} CYCLES {}}
set a(0-2585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-484 LOC {1 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{258 0 1.500 0-2583 {}}} SUCCS {{258 0 0 0-2124 {}}} CYCLES {}}
set a(0-2586) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-485 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-2579 {}} {772 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2124 {}}} CYCLES {}}
set a(0-2587) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2627 {}}} SUCCS {{259 0 0 0-2588 {}} {130 0 0 0-2626 {}} {256 0 0 0-2627 {}}} CYCLES {}}
set a(0-2588) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-487 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2587 {}}} SUCCS {{258 0 0 0-2592 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2589) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {} SUCCS {{259 0 0 0-2590 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2590) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#30 TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-489 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2589 {}}} SUCCS {{259 0 0 0-2591 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2591) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-490 LOC {0 1.0 1 0.51937505 1 0.51937505 1 0.51937505} PREDS {{259 0 0 0-2590 {}}} SUCCS {{259 0 0 0-2592 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2592) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-491 LOC {1 0.0 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2591 {}} {258 0 0 0-2588 {}}} SUCCS {{259 0 2.250 0-2593 {}} {258 0 2.250 0-2608 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2593) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-492 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2592 {}} {774 0 2.250 0-2621 {}} {774 0 2.250 0-2608 {}}} SUCCS {{258 0 0 0-2603 {}} {256 0 0 0-2608 {}} {258 0 0 0-2610 {}} {256 0 0 0-2621 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2594) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-493 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2595 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2595) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#31 TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-494 LOC {0 1.0 1 0.0 1 0.0 1 0.38250005} PREDS {{259 0 0 0-2594 {}}} SUCCS {{259 0 0 0-2596 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2596) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-495 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {{259 0 0 0-2595 {}}} SUCCS {{258 0 0 0-2598 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2597) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-496 LOC {0 1.0 1 0.38250005 1 0.38250005 1 0.38250005} PREDS {} SUCCS {{259 0 0 0-2598 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2598) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.09 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-497 LOC {1 0.0 1 0.38250005 1 0.38250005 1 0.5193749249999999 1 0.5193749249999999} PREDS {{259 0 0 0-2597 {}} {258 0 0 0-2596 {}}} SUCCS {{258 0 0 0-2601 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2599) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-498 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.51937505} PREDS {{774 0 0 0-2627 {}}} SUCCS {{259 0 0 0-2600 {}} {130 0 0 0-2626 {}} {256 0 0 0-2627 {}}} CYCLES {}}
set a(0-2600) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-499 LOC {0 1.0 1 0.0 1 0.0 1 0.51937505} PREDS {{259 0 0 0-2599 {}}} SUCCS {{259 0 0 0-2601 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2601) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-500 LOC {1 0.136875 1 0.51937505 1 0.51937505 1 0.656249925 1 0.656249925} PREDS {{259 0 0 0-2600 {}} {258 0 0 0-2598 {}}} SUCCS {{259 0 2.250 0-2602 {}} {258 0 2.250 0-2621 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2602) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-501 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 2.250 0-2601 {}} {774 0 2.250 0-2621 {}} {774 0 2.250 0-2608 {}}} SUCCS {{259 0 0 0-2603 {}} {256 0 0 0-2608 {}} {258 0 0 0-2609 {}} {256 0 0 0-2621 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2603) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-502 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-2602 {}} {258 0 0 0-2593 {}}} SUCCS {{259 0 0 0-2604 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2604) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-503 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-2603 {}} {128 0 0 0-2606 {}}} SUCCS {{258 0 0 0-2606 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2605) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-504 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-2606 {}}} SUCCS {{259 0 0 0-2606 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2606) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-505 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-2605 {}} {258 0 0 0-2604 {}}} SUCCS {{128 0 0 0-2604 {}} {128 0 0 0-2605 {}} {259 0 0 0-2607 {}}} CYCLES {}}
set a(0-2607) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-506 LOC {3 0.04 3 0.6562500499999999 3 0.6562500499999999 5 0.6562500499999999} PREDS {{259 0 0 0-2606 {}}} SUCCS {{259 0 2.250 0-2608 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-507 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-2608 {}} {259 0 2.250 0-2607 {}} {256 0 0 0-2602 {}} {256 0 0 0-2593 {}} {258 0 2.250 0-2592 {}} {774 0 0 0-2621 {}}} SUCCS {{774 0 2.250 0-2593 {}} {774 0 2.250 0-2602 {}} {774 0 0 0-2608 {}} {258 0 0 0-2621 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2609) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-508 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-2602 {}}} SUCCS {{259 0 0 0-2610 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2610) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-509 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-2609 {}} {258 0 0 0-2593 {}}} SUCCS {{259 0 0 0-2611 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2611) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-510 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-2610 {}} {128 0 0 0-2613 {}}} SUCCS {{258 0 0 0-2613 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2612) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-511 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-2613 {}}} SUCCS {{259 0 0 0-2613 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2613) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-512 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-2612 {}} {258 0 0 0-2611 {}}} SUCCS {{128 0 0 0-2611 {}} {128 0 0 0-2612 {}} {259 0 0 0-2614 {}}} CYCLES {}}
set a(0-2614) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-513 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2613 {}}} SUCCS {{259 0 0 0-2615 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2615) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-514 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-2614 {}} {128 0 0 0-2619 {}}} SUCCS {{258 0 0 0-2619 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2616) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-515 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2619 {}}} SUCCS {{258 0 0 0-2619 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2617) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-516 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2619 {}}} SUCCS {{258 0 0 0-2619 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2618) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-517 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-2619 {}}} SUCCS {{259 0 0 0-2619 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2619) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-518 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-2618 {}} {258 0 0 0-2617 {}} {258 0 0 0-2616 {}} {258 0 0 0-2615 {}}} SUCCS {{128 0 0 0-2615 {}} {128 0 0 0-2616 {}} {128 0 0 0-2617 {}} {128 0 0 0-2618 {}} {259 0 0 0-2620 {}}} CYCLES {}}
set a(0-2620) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-519 LOC {6 0.04 6 0.6562500499999999 6 0.6562500499999999 6 0.6562500499999999} PREDS {{259 0 0 0-2619 {}}} SUCCS {{259 0 2.250 0-2621 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2621) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-520 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-2621 {}} {259 0 2.250 0-2620 {}} {258 0 0 0-2608 {}} {256 0 0 0-2602 {}} {258 0 2.250 0-2601 {}} {256 0 0 0-2593 {}}} SUCCS {{774 0 2.250 0-2593 {}} {774 0 2.250 0-2602 {}} {774 0 0 0-2608 {}} {774 0 0 0-2621 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2622) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-521 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-2627 {}}} SUCCS {{259 0 0 0-2623 {}} {130 0 0 0-2626 {}} {256 0 0 0-2627 {}}} CYCLES {}}
set a(0-2623) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-522 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-2622 {}}} SUCCS {{259 0 0 0-2624 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2624) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 5 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-523 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-2623 {}}} SUCCS {{259 0 0 0-2625 {}} {130 0 0 0-2626 {}} {258 0 0 0-2627 {}}} CYCLES {}}
set a(0-2625) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-524 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2624 {}}} SUCCS {{259 0 0 0-2626 {}}} CYCLES {}}
set a(0-2626) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2124 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-525 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-2625 {}} {130 0 0 0-2624 {}} {130 0 0 0-2623 {}} {130 0 0 0-2622 {}} {130 0 0 0-2621 {}} {130 0 0 0-2620 {}} {130 0 0 0-2618 {}} {130 0 0 0-2617 {}} {130 0 0 0-2616 {}} {130 0 0 0-2615 {}} {130 0 0 0-2614 {}} {130 0 0 0-2612 {}} {130 0 0 0-2611 {}} {130 0 0 0-2610 {}} {130 0 0 0-2609 {}} {130 0 0 0-2608 {}} {130 0 0 0-2607 {}} {130 0 0 0-2605 {}} {130 0 0 0-2604 {}} {130 0 0 0-2603 {}} {130 0 0 0-2602 {}} {130 0 0 0-2601 {}} {130 0 0 0-2600 {}} {130 0 0 0-2599 {}} {130 0 0 0-2598 {}} {130 0 0 0-2597 {}} {130 0 0 0-2596 {}} {130 0 0 0-2595 {}} {130 0 0 0-2594 {}} {130 0 0 0-2593 {}} {130 0 0 0-2592 {}} {130 0 0 0-2591 {}} {130 0 0 0-2590 {}} {130 0 0 0-2589 {}} {130 0 0 0-2588 {}} {130 0 0 0-2587 {}}} SUCCS {{129 0 0 0-2627 {}}} CYCLES {}}
set a(0-2627) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2124 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-2627 {}} {129 0 0 0-2626 {}} {258 0 0 0-2624 {}} {256 0 0 0-2622 {}} {256 0 0 0-2599 {}} {256 0 0 0-2587 {}}} SUCCS {{774 0 0 0-2587 {}} {774 0 0 0-2599 {}} {774 0 0 0-2622 {}} {772 0 0 0-2627 {}}} CYCLES {}}
set a(0-2124) {CHI {0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616 0-2617 0-2618 0-2619 0-2620 0-2621 0-2622 0-2623 0-2624 0-2625 0-2626 0-2627} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {200802 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 200802 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 200802 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {2008030.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-526 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-2586 {}} {258 0 0 0-2585 {}} {258 0 0 0-2584 {}} {130 0 0 0-2583 {}} {130 0 0 0-2582 {}} {130 0 0 0-2581 {}} {130 0 0 0-2580 {}} {64 0 0 0-2579 {}} {64 0 0 0-2123 {}} {774 0 0 0-2631 {}}} SUCCS {{772 0 0 0-2586 {}} {131 0 0 0-2628 {}} {130 0 0 0-2629 {}} {130 0 0 0-2630 {}} {130 0 0 0-2631 {}} {130 0 0 0-2632 {}} {130 0 0 0-2633 {}} {130 0 0 0-2634 {}} {130 0 0 0-2635 {}} {130 0 0 0-2636 {}} {130 0 0 0-2637 {}} {130 0 0 0-2638 {}} {130 0 0 0-2639 {}}} CYCLES {}}
set a(0-2628) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-527 LOC {9 1.0 9 1.0 9 1.0 9 1.0 10 0.73} PREDS {{131 0 0 0-2124 {}} {774 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2629 {}} {256 0 0 0-2631 {}}} CYCLES {}}
set a(0-2629) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:3))(10-0)#24 TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-528 LOC {9 1.0 9 1.0 9 1.0 10 0.73} PREDS {{259 0 0 0-2628 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2630 {}}} CYCLES {}}
set a(0-2630) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,2,1,12) QUANTITY 1 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.05 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-529 LOC {10 0.0 10 0.73 10 0.73 10 0.8612498749999999 10 0.8612498749999999} PREDS {{259 0 0 0-2629 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2631 {}} {258 0 0 0-2632 {}}} CYCLES {}}
set a(0-2631) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(14:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-530 LOC {10 0.13125 10 0.86125 10 0.86125 10 0.86125 10 1.0} PREDS {{772 0 0 0-2631 {}} {259 0 0 0-2630 {}} {256 0 0 0-2628 {}} {130 0 0 0-2124 {}} {256 0 0 0-2580 {}} {256 0 0 0-2574 {}} {256 0 0 0-2123 {}} {256 0 0 0-2515 {}} {256 0 0 0-2508 {}} {256 0 0 0-2122 {}} {256 0 0 0-2457 {}} {256 0 0 0-2450 {}} {256 0 0 0-2121 {}} {256 0 0 0-2391 {}} {256 0 0 0-2383 {}} {256 0 0 0-2120 {}} {256 0 0 0-2332 {}} {256 0 0 0-2325 {}} {256 0 0 0-2119 {}} {256 0 0 0-2266 {}} {256 0 0 0-2258 {}} {256 0 0 0-2118 {}} {256 0 0 0-2207 {}} {256 0 0 0-2199 {}} {256 0 0 0-2117 {}} {256 0 0 0-2142 {}}} SUCCS {{774 0 0 0-2142 {}} {774 0 0 0-2117 {}} {774 0 0 0-2199 {}} {774 0 0 0-2207 {}} {774 0 0 0-2118 {}} {774 0 0 0-2258 {}} {774 0 0 0-2266 {}} {774 0 0 0-2119 {}} {774 0 0 0-2325 {}} {774 0 0 0-2332 {}} {774 0 0 0-2120 {}} {774 0 0 0-2383 {}} {774 0 0 0-2391 {}} {774 0 0 0-2121 {}} {774 0 0 0-2450 {}} {774 0 0 0-2457 {}} {774 0 0 0-2122 {}} {774 0 0 0-2508 {}} {774 0 0 0-2515 {}} {774 0 0 0-2123 {}} {774 0 0 0-2574 {}} {774 0 0 0-2580 {}} {774 0 0 0-2124 {}} {774 0 0 0-2628 {}} {772 0 0 0-2631 {}}} CYCLES {}}
set a(0-2632) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-531 LOC {10 0.13125 10 0.86125 10 0.86125 10 0.86125} PREDS {{258 0 0 0-2630 {}} {130 0 0 0-2124 {}}} SUCCS {{258 0 0 0-2636 {}}} CYCLES {}}
set a(0-2633) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-532 LOC {9 1.0 10 0.86125 10 0.86125 10 0.86125} PREDS {{130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2634 {}}} CYCLES {}}
set a(0-2634) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-533 LOC {9 1.0 10 0.86125 10 0.86125 10 0.86125} PREDS {{259 0 0 0-2633 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2635 {}}} CYCLES {}}
set a(0-2635) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-534 LOC {9 1.0 10 0.86125 10 0.86125 10 0.86125} PREDS {{259 0 0 0-2634 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2636 {}}} CYCLES {}}
set a(0-2636) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,15,0,15) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.11 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-535 LOC {10 0.13125 10 0.86125 10 0.86125 10 0.999999875 10 0.999999875} PREDS {{259 0 0 0-2635 {}} {258 0 0 0-2632 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2637 {}}} CYCLES {}}
set a(0-2637) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-536 LOC {10 0.26999999999999996 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-2636 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2638 {}}} CYCLES {}}
set a(0-2638) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-537 LOC {10 0.26999999999999996 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-2637 {}} {130 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2639 {}}} CYCLES {}}
set a(0-2639) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2116 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-538 LOC {10 0.26999999999999996 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{772 0 0 0-2639 {}} {259 0 0 0-2638 {}} {130 0 0 0-2124 {}} {256 0 0 0-2136 {}}} SUCCS {{774 0 0 0-2136 {}} {772 0 0 0-2639 {}}} CYCLES {}}
set a(0-2116) {CHI {0-2136 0-2137 0-2138 0-2139 0-2140 0-2141 0-2142 0-2143 0-2144 0-2145 0-2146 0-2147 0-2148 0-2149 0-2117 0-2196 0-2197 0-2198 0-2199 0-2200 0-2201 0-2202 0-2203 0-2204 0-2205 0-2206 0-2207 0-2208 0-2209 0-2210 0-2211 0-2212 0-2213 0-2118 0-2255 0-2256 0-2257 0-2258 0-2259 0-2260 0-2261 0-2262 0-2263 0-2264 0-2265 0-2266 0-2267 0-2268 0-2269 0-2270 0-2271 0-2272 0-2273 0-2274 0-2119 0-2322 0-2323 0-2324 0-2325 0-2326 0-2327 0-2328 0-2329 0-2330 0-2331 0-2332 0-2333 0-2334 0-2335 0-2336 0-2337 0-2338 0-2120 0-2380 0-2381 0-2382 0-2383 0-2384 0-2385 0-2386 0-2387 0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2121 0-2447 0-2448 0-2449 0-2450 0-2451 0-2452 0-2453 0-2454 0-2455 0-2456 0-2457 0-2458 0-2459 0-2460 0-2461 0-2462 0-2463 0-2122 0-2505 0-2506 0-2507 0-2508 0-2509 0-2510 0-2511 0-2512 0-2513 0-2514 0-2515 0-2516 0-2517 0-2518 0-2519 0-2520 0-2521 0-2522 0-2523 0-2123 0-2571 0-2572 0-2573 0-2574 0-2575 0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2124 0-2628 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637 0-2638 0-2639} ITERATIONS 2049 RESET_LATENCY {0 ?} CSTEPS 10 UNROLL 8 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1893276 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20490 TOTAL_CYCLES_IN 286860 TOTAL_CYCLES_UNDER 1606416 TOTAL_CYCLES 1893276 NAME COMP_LOOP TYPE LOOP DELAY {18932770.00 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-539 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2135 {}} {258 0 0 0-2134 {}} {258 0 0 0-2133 {}} {130 0 0 0-2132 {}} {774 0 0 0-2648 {}}} SUCCS {{772 0 0 0-2134 {}} {772 0 0 0-2135 {}} {131 0 0 0-2640 {}} {130 0 0 0-2641 {}} {130 0 0 0-2642 {}} {130 0 0 0-2643 {}} {130 0 0 0-2644 {}} {130 0 0 0-2645 {}} {130 0 0 0-2646 {}} {130 0 0 0-2647 {}} {256 0 0 0-2648 {}}} CYCLES {}}
set a(0-2640) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-540 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-2116 {}} {774 0 0 0-2648 {}}} SUCCS {{259 0 0 0-2641 {}} {130 0 0 0-2647 {}} {256 0 0 0-2648 {}}} CYCLES {}}
set a(0-2641) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-541 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-2640 {}} {130 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2642 {}} {130 0 0 0-2647 {}} {258 0 0 0-2648 {}}} CYCLES {}}
set a(0-2642) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-542 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-2641 {}} {130 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2643 {}} {130 0 0 0-2647 {}}} CYCLES {}}
set a(0-2643) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-543 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-2642 {}} {130 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2644 {}} {130 0 0 0-2647 {}}} CYCLES {}}
set a(0-2644) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-544 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-2643 {}} {130 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2645 {}} {130 0 0 0-2647 {}}} CYCLES {}}
set a(0-2645) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-545 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2644 {}} {130 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2646 {}} {130 0 0 0-2647 {}}} CYCLES {}}
set a(0-2646) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-546 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2645 {}} {130 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2647 {}}} CYCLES {}}
set a(0-2647) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-2115 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-547 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2646 {}} {130 0 0 0-2645 {}} {130 0 0 0-2644 {}} {130 0 0 0-2643 {}} {130 0 0 0-2642 {}} {130 0 0 0-2641 {}} {130 0 0 0-2640 {}} {130 0 0 0-2116 {}}} SUCCS {{129 0 0 0-2648 {}}} CYCLES {}}
set a(0-2648) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2115 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-2648 {}} {129 0 0 0-2647 {}} {258 0 0 0-2641 {}} {256 0 0 0-2640 {}} {256 0 0 0-2116 {}} {256 0 0 0-2132 {}}} SUCCS {{774 0 0 0-2132 {}} {774 0 0 0-2116 {}} {774 0 0 0-2640 {}} {772 0 0 0-2648 {}}} CYCLES {}}
set a(0-2115) {CHI {0-2132 0-2133 0-2134 0-2135 0-2116 0-2640 0-2641 0-2642 0-2643 0-2644 0-2645 0-2646 0-2647 0-2648} ITERATIONS 14 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1893304 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 28 TOTAL_CYCLES_IN 28 TOTAL_CYCLES_UNDER 1893276 TOTAL_CYCLES 1893304 NAME STAGE_LOOP TYPE LOOP DELAY {18933050.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-548 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2131 {}} {130 0 0 0-2130 {}} {130 0 0 0-2129 {}} {130 0 0 0-2127 {}} {130 0 0 0-2126 {}} {258 0 0 0-2125 {}}} SUCCS {{772 0 0 0-2131 {}} {131 0 0 0-2649 {}} {130 0 0 0-2650 {}} {130 0 0 0-2651 {}} {130 0 0 0-2652 {}} {130 0 0 0-2653 {}} {130 0 0 0-2654 {}} {130 0 0 0-2655 {}} {130 0 0 0-2656 {}} {130 0 0 0-2657 {}} {130 0 0 0-2658 {}} {130 0 0 0-2659 {}} {130 0 0 0-2660 {}} {130 0 0 0-2661 {}} {130 0 0 0-2662 {}} {130 0 0 0-2663 {}} {130 0 0 0-2664 {}} {130 0 0 0-2665 {}} {130 0 0 0-2666 {}}} CYCLES {}}
set a(0-2649) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-549 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-2115 {}} {130 0 0 0-2130 {}}} SUCCS {} CYCLES {}}
set a(0-2650) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-2115 {}} {130 0 0 0-2130 {}}} SUCCS {{66 0 0 0-2653 {}} {66 0 0 0-2656 {}} {66 0 0 0-2659 {}} {66 0 0 0-2662 {}} {66 0 0 0-2665 {}}} CYCLES {}}
set a(0-2651) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-551 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-2115 {}} {146 0 0 0-2130 {}}} SUCCS {} CYCLES {}}
set a(0-2652) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2115 {}} {128 0 0 0-2653 {}}} SUCCS {{259 0 0 0-2653 {}}} CYCLES {}}
set a(0-2653) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-553 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2653 {}} {259 0 0 0-2652 {}} {66 0 0 0-2650 {}} {130 0 0 0-2115 {}} {66 0 0 0-2128 {}}} SUCCS {{128 0 0 0-2652 {}} {772 0 0 0-2653 {}} {259 0 0 0-2654 {}}} CYCLES {}}
set a(0-2654) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-554 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2653 {}} {130 0 0 0-2115 {}}} SUCCS {} CYCLES {}}
set a(0-2655) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2115 {}} {128 0 0 0-2656 {}}} SUCCS {{259 0 0 0-2656 {}}} CYCLES {}}
set a(0-2656) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-556 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2656 {}} {259 0 0 0-2655 {}} {66 0 0 0-2650 {}} {130 0 0 0-2115 {}} {66 0 0 0-2128 {}}} SUCCS {{128 0 0 0-2655 {}} {772 0 0 0-2656 {}} {259 0 0 0-2657 {}}} CYCLES {}}
set a(0-2657) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-557 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2656 {}} {130 0 0 0-2115 {}}} SUCCS {} CYCLES {}}
set a(0-2658) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2115 {}} {128 0 0 0-2659 {}}} SUCCS {{259 0 0 0-2659 {}}} CYCLES {}}
set a(0-2659) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-559 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2659 {}} {259 0 0 0-2658 {}} {66 0 0 0-2650 {}} {130 0 0 0-2115 {}} {66 0 0 0-2128 {}} {256 0 0 0-2126 {}}} SUCCS {{774 0 0 0-2126 {}} {128 0 0 0-2658 {}} {772 0 0 0-2659 {}} {259 0 0 0-2660 {}}} CYCLES {}}
set a(0-2660) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-560 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2659 {}} {130 0 0 0-2115 {}}} SUCCS {} CYCLES {}}
set a(0-2661) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-561 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2115 {}} {128 0 0 0-2662 {}}} SUCCS {{259 0 0 0-2662 {}}} CYCLES {}}
set a(0-2662) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-562 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2662 {}} {259 0 0 0-2661 {}} {66 0 0 0-2650 {}} {130 0 0 0-2115 {}} {66 0 0 0-2128 {}} {256 0 0 0-2125 {}}} SUCCS {{774 0 0 0-2125 {}} {128 0 0 0-2661 {}} {772 0 0 0-2662 {}} {259 0 0 0-2663 {}}} CYCLES {}}
set a(0-2663) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-563 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2662 {}} {130 0 0 0-2115 {}}} SUCCS {} CYCLES {}}
set a(0-2664) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-2115 {}} {128 0 0 0-2665 {}}} SUCCS {{259 0 0 0-2665 {}}} CYCLES {}}
set a(0-2665) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-565 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-2665 {}} {259 0 0 0-2664 {}} {66 0 0 0-2650 {}} {130 0 0 0-2115 {}} {66 0 0 0-2128 {}}} SUCCS {{128 0 0 0-2664 {}} {772 0 0 0-2665 {}} {259 0 0 0-2666 {}}} CYCLES {}}
set a(0-2666) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-2114 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-566 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-2665 {}} {130 0 0 0-2115 {}}} SUCCS {} CYCLES {}}
set a(0-2114) {CHI {0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2115 0-2649 0-2650 0-2651 0-2652 0-2653 0-2654 0-2655 0-2656 0-2657 0-2658 0-2659 0-2660 0-2661 0-2662 0-2663 0-2664 0-2665 0-2666} ITERATIONS Infinite LATENCY {1893301 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1893307 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 1893304 TOTAL_CYCLES 1893307 NAME main TYPE LOOP DELAY {18933080.00 ns} PAR 0-2113 XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-567 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2113) {CHI 0-2114 ITERATIONS Infinite LATENCY {1893301 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1893307 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1893307 TOTAL_CYCLES 1893307 NAME core:rlp TYPE LOOP DELAY {18933080.00 ns} PAR {} XREFS 780b409e-ead9-42f5-bb62-07432677bb3a-568 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2113-TOTALCYCLES) {1893307}
set a(0-2113-QMOD) {ccs_in(14,32) 0-2125 ccs_in(15,32) 0-2126 ccs_sync_in_wait(12) 0-2128 mgc_shift_l(1,0,4,15) 0-2133 mgc_add(4,0,1,1,4) {0-2140 0-2641} mgc_shift_l(1,0,4,14) {0-2141 0-2206 0-2265 0-2390} mgc_mul(12,0,12,0,12) 0-2144 BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) {0-2146 0-2211 0-2271 0-2336 0-2396 0-2461 0-2520 0-2584} BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) {0-2148 0-2212 0-2273 0-2337 0-2398 0-2462 0-2522 0-2585} mgc_add(11,0,11,0,11) 0-2154 BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) {0-2158 0-2167 0-2176 0-2189 0-2220 0-2229 0-2235 0-2248 0-2284 0-2293 0-2302 0-2315 0-2345 0-2354 0-2360 0-2373 0-2409 0-2418 0-2427 0-2440 0-2470 0-2479 0-2485 0-2498 0-2533 0-2542 0-2551 0-2564 0-2593 0-2602 0-2608 0-2621} mgc_add(14,0,14,0,14) {0-2163 0-2166 0-2219 0-2225 0-2228 0-2289 0-2292 0-2344 0-2350 0-2353 0-2414 0-2417 0-2469 0-2475 0-2478 0-2538 0-2541 0-2592 0-2598 0-2601} mgc_add(32,0,32,0,32) {0-2168 0-2178 0-2230 0-2237 0-2294 0-2304 0-2355 0-2362 0-2419 0-2429 0-2480 0-2487 0-2543 0-2553 0-2603 0-2610} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-2171 0-2233 0-2297 0-2358 0-2422 0-2483 0-2546 0-2606} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-2181 0-2240 0-2307 0-2365 0-2432 0-2490 0-2556 0-2613} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-2187 0-2246 0-2313 0-2371 0-2438 0-2496 0-2562 0-2619} mgc_add(15,0,14,0,15) {0-2192 0-2202 0-2251 0-2261 0-2318 0-2376 0-2386 0-2443 0-2453 0-2501 0-2511 0-2567 0-2624} mgc_mul(14,0,14,0,14) {0-2210 0-2269 0-2335 0-2394 0-2460 0-2518 0-2583} mgc_add(13,0,13,0,13) {0-2280 0-2328 0-2529} mgc_add(12,0,12,0,12) {0-2405 0-2576} mgc_add(11,0,2,1,12) 0-2630 mgc_add(15,0,15,0,15) 0-2636 mgc_add(5,0,2,1,5) 0-2644 ccs_sync_out_wait(18) 0-2650 mgc_io_sync(0) {0-2653 0-2656 0-2659 0-2662 0-2665}}
set a(0-2113-PROC_NAME) {core}
set a(0-2113-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-2113}

