--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Display.twx Display.ncd -o Display.twr Display.pcf -ucf
ucFile.ucf

Design file:              Display.ncd
Physical constraint file: Display.pcf
Device,package,speed:     xc7a100t,csg324,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    0.047(R)|      FAST  |    2.387(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Anode<0>    |        10.582(R)|      SLOW  |         3.706(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<1>    |        10.464(R)|      SLOW  |         3.616(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<2>    |        10.817(R)|      SLOW  |         3.871(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<3>    |        10.513(R)|      SLOW  |         3.662(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<4>    |         9.873(R)|      SLOW  |         3.367(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<5>    |        10.126(R)|      SLOW  |         3.501(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<6>    |        11.445(R)|      SLOW  |         4.170(R)|      FAST  |clock_BUFGP       |   0.000|
Anode<7>    |        10.628(R)|      SLOW  |         3.745(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<0>  |        13.462(R)|      SLOW  |         4.279(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<1>  |        12.939(R)|      SLOW  |         4.055(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<2>  |        13.285(R)|      SLOW  |         4.116(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<3>  |        13.601(R)|      SLOW  |         4.309(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<4>  |        12.795(R)|      SLOW  |         4.022(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<5>  |        13.225(R)|      SLOW  |         4.151(R)|      FAST  |clock_BUFGP       |   0.000|
Cathode<6>  |        12.601(R)|      SLOW  |         3.917(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.752|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 05 14:44:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



