;redcode
;assert 1
	SPL -746, 3042
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	SPL -746, 3042
	MOV 8828, <-94
	SPL -746, 3042
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	JMP -1, -2012
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	SPL -746, 3042
	SPL -746, 3742
	SPL -746, 3042
	SPL -746, 3742
	SPL -746, 3042
	SPL -746, 3742
	MOV 8828, <-94
	SPL -746, 3742
	MOV 8828, <-94
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	JMP -1, -2012
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
	MOV 8828, <-94
	MOV 8828, <-94
	SPL -746, 3042
