#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 25 02:59:38 2016
# Process ID: 7740
# Current directory: C:/Users/Philip/Desktop/Zedboard/zed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6352 C:\Users\Philip\Desktop\Zedboard\zed_audio\zed_audio.xpr
# Log file: C:/Users/Philip/Desktop/Zedboard/zed_audio/vivado.log
# Journal file: C:/Users/Philip/Desktop/Zedboard/zed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_bd_design {C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 828.125 ; gain = 24.410
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:adau1761_controller:1.0 adau1761_controller_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins adau1761_controller_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</adau1761_controller_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
make_wrapper -files [get_files C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adau1761_controller_0/adau1761_cout

Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
startgroup
create_bd_port -dir I adau1761_cout
connect_bd_net [get_bd_pins /adau1761_controller_0/adau1761_cout] [get_bd_ports adau1761_cout]
endgroup
startgroup
create_bd_port -dir O adau1761_cclk
connect_bd_net [get_bd_pins /adau1761_controller_0/adau1761_cclk] [get_bd_ports adau1761_cclk]
endgroup
startgroup
create_bd_port -dir O adau1761_clatchn
connect_bd_net [get_bd_pins /adau1761_controller_0/adau1761_clatchn] [get_bd_ports adau1761_clatchn]
endgroup
startgroup
create_bd_port -dir O adau1761_cdata
connect_bd_net [get_bd_pins /adau1761_controller_0/adau1761_cdata] [get_bd_ports adau1761_cdata]
endgroup
make_wrapper -files [get_files C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd] -top
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd> 
file mkdir C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1
file mkdir C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new
close [ open C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/constraints.xdc
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block adau1761_controller_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Fri Nov 25 03:03:20 2016] Launched design_1_adau1761_controller_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_adau1761_controller_0_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_adau1761_controller_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_auto_pc_0_synth_1/runme.log
[Fri Nov 25 03:03:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1106.359 ; gain = 45.008
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_adau1761_controller_0_0/design_1_adau1761_controller_0_0.dcp' for cell 'design_1_i/adau1761_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.980 ; gain = 321.621
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1435.230 ; gain = 0.000
[Fri Nov 25 03:08:25 2016] Launched impl_1...
Run output will be captured here: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/runme.log
file mkdir C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.sdk
file copy -force C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/design_1_wrapper.sysdef C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.sdk -hwspec C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.sdk -hwspec C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {24} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {41.875} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {305.592} CONFIG.CLKOUT1_PHASE_ERROR {298.923}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/resetn]
create_bd_port -dir O adau1761_mclk
set_property location {4 1138 238} [get_bd_cells clk_wiz_0]
create_bd_port -dir O led0
connect_bd_net [get_bd_ports led0] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_ports adau1761_mclk] [get_bd_pins clk_wiz_0/clk_out1]
create_peripheral xilinx.com user adau1761_data 1.0 -dir C:/Users/Philip/Desktop/Zedboard/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:adau1761_data:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:adau1761_data:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:adau1761_data:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:adau1761_data:1.0]
set_property  ip_repo_paths  {C:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_data_1.0 C:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_controller_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_controller_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_adau1761_data_v1_0 -directory C:/Users/Philip/Desktop/Zedboard/ip_repo c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_data_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_data_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_controller_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/philip/desktop/zedboard/ip_repo/edit_adau1761_data_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/philip/desktop/zedboard/ip_repo/edit_adau1761_data_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Nov 25 03:23:59 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 25 03:23:59 2016...
update_ip_catalog -rebuild -repo_path c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_data_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Philip/Desktop/Zedboard/ip_repo/adau1761_data_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:adau1761_data:1.0 adau1761_data_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins adau1761_data_0/S00_AXI]
</adau1761_data_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
startgroup
create_bd_port -dir I adau1761_bclk
connect_bd_net [get_bd_pins /adau1761_data_0/adau1761_bclk] [get_bd_ports adau1761_bclk]
endgroup
startgroup
create_bd_port -dir I adau1761_lrclk
connect_bd_net [get_bd_pins /adau1761_data_0/adau1761_lrclk] [get_bd_ports adau1761_lrclk]
endgroup
startgroup
create_bd_port -dir I adau1761_adc_sdata
connect_bd_net [get_bd_pins /adau1761_data_0/adau1761_adc_sdata] [get_bd_ports adau1761_adc_sdata]
endgroup
startgroup
create_bd_port -dir O adau1761_dac_sdata
connect_bd_net [get_bd_pins /adau1761_data_0/adau1761_dac_sdata] [get_bd_ports adau1761_dac_sdata]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block adau1761_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adau1761_data_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_adau1761_controller_0_0, cache-ID = 7602bbd41b044695; cache size = 2.319 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 023c509eefac00f2; cache size = 2.319 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Fri Nov 25 03:25:41 2016] Launched design_1_clk_wiz_0_0_synth_1, design_1_adau1761_data_0_0_synth_1, design_1_xbar_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_adau1761_data_0_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_adau1761_data_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/design_1_xbar_0_synth_1/runme.log
[Fri Nov 25 03:25:41 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.410 ; gain = 56.543
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "LOCAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "REGIONAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/adau1761_controller_0/inst/read_data[0]} {design_1_i/adau1761_controller_0/inst/read_data[1]} {design_1_i/adau1761_controller_0/inst/read_data[2]} {design_1_i/adau1761_controller_0/inst/read_data[3]} {design_1_i/adau1761_controller_0/inst/read_data[4]} {design_1_i/adau1761_controller_0/inst/read_data[5]} {design_1_i/adau1761_controller_0/inst/read_data[6]} {design_1_i/adau1761_controller_0/inst/read_data[7]} {design_1_i/adau1761_controller_0/inst/read_data[8]} {design_1_i/adau1761_controller_0/inst/read_data[9]} {design_1_i/adau1761_controller_0/inst/read_data[10]} {design_1_i/adau1761_controller_0/inst/read_data[11]} {design_1_i/adau1761_controller_0/inst/read_data[12]} {design_1_i/adau1761_controller_0/inst/read_data[13]} {design_1_i/adau1761_controller_0/inst/read_data[14]} {design_1_i/adau1761_controller_0/inst/read_data[15]} {design_1_i/adau1761_controller_0/inst/read_data[16]} {design_1_i/adau1761_controller_0/inst/read_data[17]} {design_1_i/adau1761_controller_0/inst/read_data[18]} {design_1_i/adau1761_controller_0/inst/read_data[19]} {design_1_i/adau1761_controller_0/inst/read_data[20]} {design_1_i/adau1761_controller_0/inst/read_data[21]} {design_1_i/adau1761_controller_0/inst/read_data[22]} {design_1_i/adau1761_controller_0/inst/read_data[23]} {design_1_i/adau1761_controller_0/inst/read_data[24]} {design_1_i/adau1761_controller_0/inst/read_data[25]} {design_1_i/adau1761_controller_0/inst/read_data[26]} {design_1_i/adau1761_controller_0/inst/read_data[27]} {design_1_i/adau1761_controller_0/inst/read_data[28]} {design_1_i/adau1761_controller_0/inst/read_data[29]} {design_1_i/adau1761_controller_0/inst/read_data[30]} {design_1_i/adau1761_controller_0/inst/read_data[31]} {design_1_i/adau1761_controller_0/inst/read_data[32]} {design_1_i/adau1761_controller_0/inst/read_data[33]} {design_1_i/adau1761_controller_0/inst/read_data[34]} {design_1_i/adau1761_controller_0/inst/read_data[35]} {design_1_i/adau1761_controller_0/inst/read_data[36]} {design_1_i/adau1761_controller_0/inst/read_data[37]} {design_1_i/adau1761_controller_0/inst/read_data[38]} {design_1_i/adau1761_controller_0/inst/read_data[39]} {design_1_i/adau1761_controller_0/inst/read_data[40]} {design_1_i/adau1761_controller_0/inst/read_data[41]} {design_1_i/adau1761_controller_0/inst/read_data[42]} {design_1_i/adau1761_controller_0/inst/read_data[43]} {design_1_i/adau1761_controller_0/inst/read_data[44]} {design_1_i/adau1761_controller_0/inst/read_data[45]} {design_1_i/adau1761_controller_0/inst/read_data[46]} {design_1_i/adau1761_controller_0/inst/read_data[47]} {design_1_i/adau1761_controller_0/inst/read_data[48]} {design_1_i/adau1761_controller_0/inst/read_data[49]} {design_1_i/adau1761_controller_0/inst/read_data[50]} {design_1_i/adau1761_controller_0/inst/read_data[51]} {design_1_i/adau1761_controller_0/inst/read_data[52]} {design_1_i/adau1761_controller_0/inst/read_data[53]} {design_1_i/adau1761_controller_0/inst/read_data[54]} {design_1_i/adau1761_controller_0/inst/read_data[55]} {design_1_i/adau1761_controller_0/inst/read_data[56]} {design_1_i/adau1761_controller_0/inst/read_data[57]} {design_1_i/adau1761_controller_0/inst/read_data[58]} {design_1_i/adau1761_controller_0/inst/read_data[59]} {design_1_i/adau1761_controller_0/inst/read_data[60]} {design_1_i/adau1761_controller_0/inst/read_data[61]} {design_1_i/adau1761_controller_0/inst/read_data[62]} {design_1_i/adau1761_controller_0/inst/read_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/adau1761_controller_0/inst/address[0]} {design_1_i/adau1761_controller_0/inst/address[1]} {design_1_i/adau1761_controller_0/inst/address[2]} {design_1_i/adau1761_controller_0/inst/address[3]} {design_1_i/adau1761_controller_0/inst/address[4]} {design_1_i/adau1761_controller_0/inst/address[5]} {design_1_i/adau1761_controller_0/inst/address[6]} {design_1_i/adau1761_controller_0/inst/address[7]} {design_1_i/adau1761_controller_0/inst/address[8]} {design_1_i/adau1761_controller_0/inst/address[9]} {design_1_i/adau1761_controller_0/inst/address[10]} {design_1_i/adau1761_controller_0/inst/address[11]} {design_1_i/adau1761_controller_0/inst/address[12]} {design_1_i/adau1761_controller_0/inst/address[13]} {design_1_i/adau1761_controller_0/inst/address[14]} {design_1_i/adau1761_controller_0/inst/address[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/adau1761_controller_0/inst/nbytes[0]} {design_1_i/adau1761_controller_0/inst/nbytes[1]} {design_1_i/adau1761_controller_0/inst/nbytes[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/adau1761_controller_0/inst/write_data[0]} {design_1_i/adau1761_controller_0/inst/write_data[1]} {design_1_i/adau1761_controller_0/inst/write_data[2]} {design_1_i/adau1761_controller_0/inst/write_data[3]} {design_1_i/adau1761_controller_0/inst/write_data[4]} {design_1_i/adau1761_controller_0/inst/write_data[5]} {design_1_i/adau1761_controller_0/inst/write_data[6]} {design_1_i/adau1761_controller_0/inst/write_data[7]} {design_1_i/adau1761_controller_0/inst/write_data[8]} {design_1_i/adau1761_controller_0/inst/write_data[9]} {design_1_i/adau1761_controller_0/inst/write_data[10]} {design_1_i/adau1761_controller_0/inst/write_data[11]} {design_1_i/adau1761_controller_0/inst/write_data[12]} {design_1_i/adau1761_controller_0/inst/write_data[13]} {design_1_i/adau1761_controller_0/inst/write_data[14]} {design_1_i/adau1761_controller_0/inst/write_data[15]} {design_1_i/adau1761_controller_0/inst/write_data[16]} {design_1_i/adau1761_controller_0/inst/write_data[17]} {design_1_i/adau1761_controller_0/inst/write_data[18]} {design_1_i/adau1761_controller_0/inst/write_data[19]} {design_1_i/adau1761_controller_0/inst/write_data[20]} {design_1_i/adau1761_controller_0/inst/write_data[21]} {design_1_i/adau1761_controller_0/inst/write_data[22]} {design_1_i/adau1761_controller_0/inst/write_data[23]} {design_1_i/adau1761_controller_0/inst/write_data[24]} {design_1_i/adau1761_controller_0/inst/write_data[25]} {design_1_i/adau1761_controller_0/inst/write_data[26]} {design_1_i/adau1761_controller_0/inst/write_data[27]} {design_1_i/adau1761_controller_0/inst/write_data[28]} {design_1_i/adau1761_controller_0/inst/write_data[29]} {design_1_i/adau1761_controller_0/inst/write_data[30]} {design_1_i/adau1761_controller_0/inst/write_data[31]} {design_1_i/adau1761_controller_0/inst/write_data[32]} {design_1_i/adau1761_controller_0/inst/write_data[33]} {design_1_i/adau1761_controller_0/inst/write_data[34]} {design_1_i/adau1761_controller_0/inst/write_data[35]} {design_1_i/adau1761_controller_0/inst/write_data[36]} {design_1_i/adau1761_controller_0/inst/write_data[37]} {design_1_i/adau1761_controller_0/inst/write_data[38]} {design_1_i/adau1761_controller_0/inst/write_data[39]} {design_1_i/adau1761_controller_0/inst/write_data[40]} {design_1_i/adau1761_controller_0/inst/write_data[41]} {design_1_i/adau1761_controller_0/inst/write_data[42]} {design_1_i/adau1761_controller_0/inst/write_data[43]} {design_1_i/adau1761_controller_0/inst/write_data[44]} {design_1_i/adau1761_controller_0/inst/write_data[45]} {design_1_i/adau1761_controller_0/inst/write_data[46]} {design_1_i/adau1761_controller_0/inst/write_data[47]} {design_1_i/adau1761_controller_0/inst/write_data[48]} {design_1_i/adau1761_controller_0/inst/write_data[49]} {design_1_i/adau1761_controller_0/inst/write_data[50]} {design_1_i/adau1761_controller_0/inst/write_data[51]} {design_1_i/adau1761_controller_0/inst/write_data[52]} {design_1_i/adau1761_controller_0/inst/write_data[53]} {design_1_i/adau1761_controller_0/inst/write_data[54]} {design_1_i/adau1761_controller_0/inst/write_data[55]} {design_1_i/adau1761_controller_0/inst/write_data[56]} {design_1_i/adau1761_controller_0/inst/write_data[57]} {design_1_i/adau1761_controller_0/inst/write_data[58]} {design_1_i/adau1761_controller_0/inst/write_data[59]} {design_1_i/adau1761_controller_0/inst/write_data[60]} {design_1_i/adau1761_controller_0/inst/write_data[61]} {design_1_i/adau1761_controller_0/inst/write_data[62]} {design_1_i/adau1761_controller_0/inst/write_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cclk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cdata ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_clatchn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cout ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/adau1761_controller_0/inst/busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/adau1761_controller_0/inst/read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/adau1761_controller_0/inst/reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/adau1761_controller_0/inst/start ]]
save_constraints -force
INFO: [Project 1-239] Creating target file 'C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/design_1_wrapper.xdc' for the 'constrs_1' constraints set.
INFO: [Project 1-96] Target constrs file set to 'C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/design_1_wrapper.xdc' for the 'constrs_1' constraints set.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Fri Nov 25 03:29:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/synth_1/runme.log
reset_run synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/adau1761_controller_0/inst/read_data[0]} {design_1_i/adau1761_controller_0/inst/read_data[1]} {design_1_i/adau1761_controller_0/inst/read_data[2]} {design_1_i/adau1761_controller_0/inst/read_data[3]} {design_1_i/adau1761_controller_0/inst/read_data[4]} {design_1_i/adau1761_controller_0/inst/read_data[5]} {design_1_i/adau1761_controller_0/inst/read_data[6]} {design_1_i/adau1761_controller_0/inst/read_data[7]} {design_1_i/adau1761_controller_0/inst/read_data[8]} {design_1_i/adau1761_controller_0/inst/read_data[9]} {design_1_i/adau1761_controller_0/inst/read_data[10]} {design_1_i/adau1761_controller_0/inst/read_data[11]} {design_1_i/adau1761_controller_0/inst/read_data[12]} {design_1_i/adau1761_controller_0/inst/read_data[13]} {design_1_i/adau1761_controller_0/inst/read_data[14]} {design_1_i/adau1761_controller_0/inst/read_data[15]} {design_1_i/adau1761_controller_0/inst/read_data[16]} {design_1_i/adau1761_controller_0/inst/read_data[17]} {design_1_i/adau1761_controller_0/inst/read_data[18]} {design_1_i/adau1761_controller_0/inst/read_data[19]} {design_1_i/adau1761_controller_0/inst/read_data[20]} {design_1_i/adau1761_controller_0/inst/read_data[21]} {design_1_i/adau1761_controller_0/inst/read_data[22]} {design_1_i/adau1761_controller_0/inst/read_data[23]} {design_1_i/adau1761_controller_0/inst/read_data[24]} {design_1_i/adau1761_controller_0/inst/read_data[25]} {design_1_i/adau1761_controller_0/inst/read_data[26]} {design_1_i/adau1761_controller_0/inst/read_data[27]} {design_1_i/adau1761_controller_0/inst/read_data[28]} {design_1_i/adau1761_controller_0/inst/read_data[29]} {design_1_i/adau1761_controller_0/inst/read_data[30]} {design_1_i/adau1761_controller_0/inst/read_data[31]} {design_1_i/adau1761_controller_0/inst/read_data[32]} {design_1_i/adau1761_controller_0/inst/read_data[33]} {design_1_i/adau1761_controller_0/inst/read_data[34]} {design_1_i/adau1761_controller_0/inst/read_data[35]} {design_1_i/adau1761_controller_0/inst/read_data[36]} {design_1_i/adau1761_controller_0/inst/read_data[37]} {design_1_i/adau1761_controller_0/inst/read_data[38]} {design_1_i/adau1761_controller_0/inst/read_data[39]} {design_1_i/adau1761_controller_0/inst/read_data[40]} {design_1_i/adau1761_controller_0/inst/read_data[41]} {design_1_i/adau1761_controller_0/inst/read_data[42]} {design_1_i/adau1761_controller_0/inst/read_data[43]} {design_1_i/adau1761_controller_0/inst/read_data[44]} {design_1_i/adau1761_controller_0/inst/read_data[45]} {design_1_i/adau1761_controller_0/inst/read_data[46]} {design_1_i/adau1761_controller_0/inst/read_data[47]} {design_1_i/adau1761_controller_0/inst/read_data[48]} {design_1_i/adau1761_controller_0/inst/read_data[49]} {design_1_i/adau1761_controller_0/inst/read_data[50]} {design_1_i/adau1761_controller_0/inst/read_data[51]} {design_1_i/adau1761_controller_0/inst/read_data[52]} {design_1_i/adau1761_controller_0/inst/read_data[53]} {design_1_i/adau1761_controller_0/inst/read_data[54]} {design_1_i/adau1761_controller_0/inst/read_data[55]} {design_1_i/adau1761_controller_0/inst/read_data[56]} {design_1_i/adau1761_controller_0/inst/read_data[57]} {design_1_i/adau1761_controller_0/inst/read_data[58]} {design_1_i/adau1761_controller_0/inst/read_data[59]} {design_1_i/adau1761_controller_0/inst/read_data[60]} {design_1_i/adau1761_controller_0/inst/read_data[61]} {design_1_i/adau1761_controller_0/inst/read_data[62]} {design_1_i/adau1761_controller_0/inst/read_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/adau1761_controller_0/inst/address[0]} {design_1_i/adau1761_controller_0/inst/address[1]} {design_1_i/adau1761_controller_0/inst/address[2]} {design_1_i/adau1761_controller_0/inst/address[3]} {design_1_i/adau1761_controller_0/inst/address[4]} {design_1_i/adau1761_controller_0/inst/address[5]} {design_1_i/adau1761_controller_0/inst/address[6]} {design_1_i/adau1761_controller_0/inst/address[7]} {design_1_i/adau1761_controller_0/inst/address[8]} {design_1_i/adau1761_controller_0/inst/address[9]} {design_1_i/adau1761_controller_0/inst/address[10]} {design_1_i/adau1761_controller_0/inst/address[11]} {design_1_i/adau1761_controller_0/inst/address[12]} {design_1_i/adau1761_controller_0/inst/address[13]} {design_1_i/adau1761_controller_0/inst/address[14]} {design_1_i/adau1761_controller_0/inst/address[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/adau1761_controller_0/inst/nbytes[0]} {design_1_i/adau1761_controller_0/inst/nbytes[1]} {design_1_i/adau1761_controller_0/inst/nbytes[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/adau1761_controller_0/inst/write_data[0]} {design_1_i/adau1761_controller_0/inst/write_data[1]} {design_1_i/adau1761_controller_0/inst/write_data[2]} {design_1_i/adau1761_controller_0/inst/write_data[3]} {design_1_i/adau1761_controller_0/inst/write_data[4]} {design_1_i/adau1761_controller_0/inst/write_data[5]} {design_1_i/adau1761_controller_0/inst/write_data[6]} {design_1_i/adau1761_controller_0/inst/write_data[7]} {design_1_i/adau1761_controller_0/inst/write_data[8]} {design_1_i/adau1761_controller_0/inst/write_data[9]} {design_1_i/adau1761_controller_0/inst/write_data[10]} {design_1_i/adau1761_controller_0/inst/write_data[11]} {design_1_i/adau1761_controller_0/inst/write_data[12]} {design_1_i/adau1761_controller_0/inst/write_data[13]} {design_1_i/adau1761_controller_0/inst/write_data[14]} {design_1_i/adau1761_controller_0/inst/write_data[15]} {design_1_i/adau1761_controller_0/inst/write_data[16]} {design_1_i/adau1761_controller_0/inst/write_data[17]} {design_1_i/adau1761_controller_0/inst/write_data[18]} {design_1_i/adau1761_controller_0/inst/write_data[19]} {design_1_i/adau1761_controller_0/inst/write_data[20]} {design_1_i/adau1761_controller_0/inst/write_data[21]} {design_1_i/adau1761_controller_0/inst/write_data[22]} {design_1_i/adau1761_controller_0/inst/write_data[23]} {design_1_i/adau1761_controller_0/inst/write_data[24]} {design_1_i/adau1761_controller_0/inst/write_data[25]} {design_1_i/adau1761_controller_0/inst/write_data[26]} {design_1_i/adau1761_controller_0/inst/write_data[27]} {design_1_i/adau1761_controller_0/inst/write_data[28]} {design_1_i/adau1761_controller_0/inst/write_data[29]} {design_1_i/adau1761_controller_0/inst/write_data[30]} {design_1_i/adau1761_controller_0/inst/write_data[31]} {design_1_i/adau1761_controller_0/inst/write_data[32]} {design_1_i/adau1761_controller_0/inst/write_data[33]} {design_1_i/adau1761_controller_0/inst/write_data[34]} {design_1_i/adau1761_controller_0/inst/write_data[35]} {design_1_i/adau1761_controller_0/inst/write_data[36]} {design_1_i/adau1761_controller_0/inst/write_data[37]} {design_1_i/adau1761_controller_0/inst/write_data[38]} {design_1_i/adau1761_controller_0/inst/write_data[39]} {design_1_i/adau1761_controller_0/inst/write_data[40]} {design_1_i/adau1761_controller_0/inst/write_data[41]} {design_1_i/adau1761_controller_0/inst/write_data[42]} {design_1_i/adau1761_controller_0/inst/write_data[43]} {design_1_i/adau1761_controller_0/inst/write_data[44]} {design_1_i/adau1761_controller_0/inst/write_data[45]} {design_1_i/adau1761_controller_0/inst/write_data[46]} {design_1_i/adau1761_controller_0/inst/write_data[47]} {design_1_i/adau1761_controller_0/inst/write_data[48]} {design_1_i/adau1761_controller_0/inst/write_data[49]} {design_1_i/adau1761_controller_0/inst/write_data[50]} {design_1_i/adau1761_controller_0/inst/write_data[51]} {design_1_i/adau1761_controller_0/inst/write_data[52]} {design_1_i/adau1761_controller_0/inst/write_data[53]} {design_1_i/adau1761_controller_0/inst/write_data[54]} {design_1_i/adau1761_controller_0/inst/write_data[55]} {design_1_i/adau1761_controller_0/inst/write_data[56]} {design_1_i/adau1761_controller_0/inst/write_data[57]} {design_1_i/adau1761_controller_0/inst/write_data[58]} {design_1_i/adau1761_controller_0/inst/write_data[59]} {design_1_i/adau1761_controller_0/inst/write_data[60]} {design_1_i/adau1761_controller_0/inst/write_data[61]} {design_1_i/adau1761_controller_0/inst/write_data[62]} {design_1_i/adau1761_controller_0/inst/write_data[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cclk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cdata ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_clatchn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cout ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/adau1761_controller_0/inst/busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/adau1761_controller_0/inst/read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/adau1761_controller_0/inst/reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/adau1761_controller_0/inst/start ]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
ERROR: [Common 17-49] Internal Data Exception: ProjUtils::openCheckpointNetlist : checkpoint netlist not set
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
ERROR: [Common 17-49] Internal Data Exception: ProjUtils::openCheckpointNetlist : checkpoint netlist not set
close_design
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Fri Nov 25 03:32:03 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_adau1761_controller_0_0/design_1_adau1761_controller_0_0.dcp' for cell 'design_1_i/adau1761_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_adau1761_data_0_0/design_1_adau1761_data_0_0.dcp' for cell 'design_1_i/adau1761_data_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Philip/Desktop/Zedboard/zed_audio/.Xil/Vivado-7740-Philip/dcp_5/design_1_clk_wiz_0_0.edf:314]
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2131.387 ; gain = 436.863
Finished Parsing XDC File [c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2131.395 ; gain = 436.871
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "LOCAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "REGIONAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_i/adau1761_data_0/inst/adau1761_adc_sdata ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/adau1761_data_0/inst/adau1761_bclk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/adau1761_data_0/inst/adau1761_lrclk ]]
set_property port_width 64 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/adau1761_controller_0/inst/read_data[0]} {design_1_i/adau1761_controller_0/inst/read_data[1]} {design_1_i/adau1761_controller_0/inst/read_data[2]} {design_1_i/adau1761_controller_0/inst/read_data[3]} {design_1_i/adau1761_controller_0/inst/read_data[4]} {design_1_i/adau1761_controller_0/inst/read_data[5]} {design_1_i/adau1761_controller_0/inst/read_data[6]} {design_1_i/adau1761_controller_0/inst/read_data[7]} {design_1_i/adau1761_controller_0/inst/read_data[8]} {design_1_i/adau1761_controller_0/inst/read_data[9]} {design_1_i/adau1761_controller_0/inst/read_data[10]} {design_1_i/adau1761_controller_0/inst/read_data[11]} {design_1_i/adau1761_controller_0/inst/read_data[12]} {design_1_i/adau1761_controller_0/inst/read_data[13]} {design_1_i/adau1761_controller_0/inst/read_data[14]} {design_1_i/adau1761_controller_0/inst/read_data[15]} {design_1_i/adau1761_controller_0/inst/read_data[16]} {design_1_i/adau1761_controller_0/inst/read_data[17]} {design_1_i/adau1761_controller_0/inst/read_data[18]} {design_1_i/adau1761_controller_0/inst/read_data[19]} {design_1_i/adau1761_controller_0/inst/read_data[20]} {design_1_i/adau1761_controller_0/inst/read_data[21]} {design_1_i/adau1761_controller_0/inst/read_data[22]} {design_1_i/adau1761_controller_0/inst/read_data[23]} {design_1_i/adau1761_controller_0/inst/read_data[24]} {design_1_i/adau1761_controller_0/inst/read_data[25]} {design_1_i/adau1761_controller_0/inst/read_data[26]} {design_1_i/adau1761_controller_0/inst/read_data[27]} {design_1_i/adau1761_controller_0/inst/read_data[28]} {design_1_i/adau1761_controller_0/inst/read_data[29]} {design_1_i/adau1761_controller_0/inst/read_data[30]} {design_1_i/adau1761_controller_0/inst/read_data[31]} {design_1_i/adau1761_controller_0/inst/read_data[32]} {design_1_i/adau1761_controller_0/inst/read_data[33]} {design_1_i/adau1761_controller_0/inst/read_data[34]} {design_1_i/adau1761_controller_0/inst/read_data[35]} {design_1_i/adau1761_controller_0/inst/read_data[36]} {design_1_i/adau1761_controller_0/inst/read_data[37]} {design_1_i/adau1761_controller_0/inst/read_data[38]} {design_1_i/adau1761_controller_0/inst/read_data[39]} {design_1_i/adau1761_controller_0/inst/read_data[40]} {design_1_i/adau1761_controller_0/inst/read_data[41]} {design_1_i/adau1761_controller_0/inst/read_data[42]} {design_1_i/adau1761_controller_0/inst/read_data[43]} {design_1_i/adau1761_controller_0/inst/read_data[44]} {design_1_i/adau1761_controller_0/inst/read_data[45]} {design_1_i/adau1761_controller_0/inst/read_data[46]} {design_1_i/adau1761_controller_0/inst/read_data[47]} {design_1_i/adau1761_controller_0/inst/read_data[48]} {design_1_i/adau1761_controller_0/inst/read_data[49]} {design_1_i/adau1761_controller_0/inst/read_data[50]} {design_1_i/adau1761_controller_0/inst/read_data[51]} {design_1_i/adau1761_controller_0/inst/read_data[52]} {design_1_i/adau1761_controller_0/inst/read_data[53]} {design_1_i/adau1761_controller_0/inst/read_data[54]} {design_1_i/adau1761_controller_0/inst/read_data[55]} {design_1_i/adau1761_controller_0/inst/read_data[56]} {design_1_i/adau1761_controller_0/inst/read_data[57]} {design_1_i/adau1761_controller_0/inst/read_data[58]} {design_1_i/adau1761_controller_0/inst/read_data[59]} {design_1_i/adau1761_controller_0/inst/read_data[60]} {design_1_i/adau1761_controller_0/inst/read_data[61]} {design_1_i/adau1761_controller_0/inst/read_data[62]} {design_1_i/adau1761_controller_0/inst/read_data[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 3 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/adau1761_controller_0/inst/nbytes[0]} {design_1_i/adau1761_controller_0/inst/nbytes[1]} {design_1_i/adau1761_controller_0/inst/nbytes[2]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/adau1761_controller_0/inst/address[0]} {design_1_i/adau1761_controller_0/inst/address[1]} {design_1_i/adau1761_controller_0/inst/address[2]} {design_1_i/adau1761_controller_0/inst/address[3]} {design_1_i/adau1761_controller_0/inst/address[4]} {design_1_i/adau1761_controller_0/inst/address[5]} {design_1_i/adau1761_controller_0/inst/address[6]} {design_1_i/adau1761_controller_0/inst/address[7]} {design_1_i/adau1761_controller_0/inst/address[8]} {design_1_i/adau1761_controller_0/inst/address[9]} {design_1_i/adau1761_controller_0/inst/address[10]} {design_1_i/adau1761_controller_0/inst/address[11]} {design_1_i/adau1761_controller_0/inst/address[12]} {design_1_i/adau1761_controller_0/inst/address[13]} {design_1_i/adau1761_controller_0/inst/address[14]} {design_1_i/adau1761_controller_0/inst/address[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/adau1761_controller_0/inst/write_data[0]} {design_1_i/adau1761_controller_0/inst/write_data[1]} {design_1_i/adau1761_controller_0/inst/write_data[2]} {design_1_i/adau1761_controller_0/inst/write_data[3]} {design_1_i/adau1761_controller_0/inst/write_data[4]} {design_1_i/adau1761_controller_0/inst/write_data[5]} {design_1_i/adau1761_controller_0/inst/write_data[6]} {design_1_i/adau1761_controller_0/inst/write_data[7]} {design_1_i/adau1761_controller_0/inst/write_data[8]} {design_1_i/adau1761_controller_0/inst/write_data[9]} {design_1_i/adau1761_controller_0/inst/write_data[10]} {design_1_i/adau1761_controller_0/inst/write_data[11]} {design_1_i/adau1761_controller_0/inst/write_data[12]} {design_1_i/adau1761_controller_0/inst/write_data[13]} {design_1_i/adau1761_controller_0/inst/write_data[14]} {design_1_i/adau1761_controller_0/inst/write_data[15]} {design_1_i/adau1761_controller_0/inst/write_data[16]} {design_1_i/adau1761_controller_0/inst/write_data[17]} {design_1_i/adau1761_controller_0/inst/write_data[18]} {design_1_i/adau1761_controller_0/inst/write_data[19]} {design_1_i/adau1761_controller_0/inst/write_data[20]} {design_1_i/adau1761_controller_0/inst/write_data[21]} {design_1_i/adau1761_controller_0/inst/write_data[22]} {design_1_i/adau1761_controller_0/inst/write_data[23]} {design_1_i/adau1761_controller_0/inst/write_data[24]} {design_1_i/adau1761_controller_0/inst/write_data[25]} {design_1_i/adau1761_controller_0/inst/write_data[26]} {design_1_i/adau1761_controller_0/inst/write_data[27]} {design_1_i/adau1761_controller_0/inst/write_data[28]} {design_1_i/adau1761_controller_0/inst/write_data[29]} {design_1_i/adau1761_controller_0/inst/write_data[30]} {design_1_i/adau1761_controller_0/inst/write_data[31]} {design_1_i/adau1761_controller_0/inst/write_data[32]} {design_1_i/adau1761_controller_0/inst/write_data[33]} {design_1_i/adau1761_controller_0/inst/write_data[34]} {design_1_i/adau1761_controller_0/inst/write_data[35]} {design_1_i/adau1761_controller_0/inst/write_data[36]} {design_1_i/adau1761_controller_0/inst/write_data[37]} {design_1_i/adau1761_controller_0/inst/write_data[38]} {design_1_i/adau1761_controller_0/inst/write_data[39]} {design_1_i/adau1761_controller_0/inst/write_data[40]} {design_1_i/adau1761_controller_0/inst/write_data[41]} {design_1_i/adau1761_controller_0/inst/write_data[42]} {design_1_i/adau1761_controller_0/inst/write_data[43]} {design_1_i/adau1761_controller_0/inst/write_data[44]} {design_1_i/adau1761_controller_0/inst/write_data[45]} {design_1_i/adau1761_controller_0/inst/write_data[46]} {design_1_i/adau1761_controller_0/inst/write_data[47]} {design_1_i/adau1761_controller_0/inst/write_data[48]} {design_1_i/adau1761_controller_0/inst/write_data[49]} {design_1_i/adau1761_controller_0/inst/write_data[50]} {design_1_i/adau1761_controller_0/inst/write_data[51]} {design_1_i/adau1761_controller_0/inst/write_data[52]} {design_1_i/adau1761_controller_0/inst/write_data[53]} {design_1_i/adau1761_controller_0/inst/write_data[54]} {design_1_i/adau1761_controller_0/inst/write_data[55]} {design_1_i/adau1761_controller_0/inst/write_data[56]} {design_1_i/adau1761_controller_0/inst/write_data[57]} {design_1_i/adau1761_controller_0/inst/write_data[58]} {design_1_i/adau1761_controller_0/inst/write_data[59]} {design_1_i/adau1761_controller_0/inst/write_data[60]} {design_1_i/adau1761_controller_0/inst/write_data[61]} {design_1_i/adau1761_controller_0/inst/write_data[62]} {design_1_i/adau1761_controller_0/inst/write_data[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cclk ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cdata ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_clatchn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/adau1761_controller_0/inst/adau1761_cout ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list design_1_i/adau1761_controller_0/inst/busy ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list design_1_i/adau1761_controller_0/inst/read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list design_1_i/adau1761_controller_0/inst/reset ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list design_1_i/adau1761_controller_0/inst/start ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2131.395 ; gain = 0.000
[Fri Nov 25 03:35:59 2016] Launched impl_1...
Run output will be captured here: C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469417
set_property PROGRAM.FILE {C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/Philip/Desktop/Zedboard/zed_audio/zed_audio.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 2 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 03:56:06 2016...
