
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/srikr/documents/prism-hw-main/testall/testall.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/srikr/documents/prism-hw-main/testall/testall.srcs/sources_1'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1007.777 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7z020clg484-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36736
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_STREAM_MASTER with formal parameter declaration list [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/axis_master.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_STREAM_MASTER with formal parameter declaration list [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/axis_master.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in lambdagen_s4 with formal parameter declaration list [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s4.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4992 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 16 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (41#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 16 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 2 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 2 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (43#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4864 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:23410]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized1' (47#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (55#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 58 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:206]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (56#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (57#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (58#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (59#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (60#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 107 connections declared, but only 101 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:265]
INFO: [Synth 8-6157] synthesizing module 'design_1_repeater_0_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_repeater_0_0/synth/design_1_repeater_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'repeater' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:23]
INFO: [Synth 8-6157] synthesizing module 'raster_core_wrapper' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/rc_wrapper.v:1]
	Parameter core_id bound to: 29 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raster_core_impl' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:3]
	Parameter core_id bound to: 29 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
	Parameter BRAM_LATENCY bound to: 2 - type: integer 
	Parameter x_len bound to: 400 - type: integer 
	Parameter X_MAX bound to: 400 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter BRAM_FLUSH bound to: 1 - type: integer 
	Parameter PREPROCESSING bound to: 2 - type: integer 
	Parameter RASTERIZING bound to: 3 - type: integer 
	Parameter WRITEBACK bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raster_core_impl' (61#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_SDP' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/RAM_SDP.v:22]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter RAM_TYPE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAM_SDP' (62#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/RAM_SDP.v:22]
INFO: [Synth 8-6155] done synthesizing module 'raster_core_wrapper' (63#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/rc_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_axis_broadcaster_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_21_core' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 4 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 32 - type: integer 
	Parameter P_TID_INDX bound to: 32 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (64#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 32 - type: integer 
	Parameter P_TID_INDX bound to: 32 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (65#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_21_core' (66#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_axis_broadcaster_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v:49]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_axis_broadcaster_0' (67#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/tdata_axis_broadcaster_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_axis_broadcaster_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v:49]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_axis_broadcaster_0' (68#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/tuser_axis_broadcaster_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_broadcaster_0' (69#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/top_axis_broadcaster_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_0' (70#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/synth/axis_broadcaster_0.v:57]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
WARNING: [Synth 8-689] width (128) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_0' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:211]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/synth/axis_switch_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axis_switch' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:3090]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 4 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 4 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 4'b1111 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 1'b0 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 1'b0 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 4'b1111 
	Parameter P_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_SIGNAL_SET bound to: 19 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 16 - type: integer 
	Parameter P_TLAST_INDX bound to: 16 - type: integer 
	Parameter P_TID_INDX bound to: 17 - type: integer 
	Parameter P_TDEST_INDX bound to: 17 - type: integer 
	Parameter P_TUSER_INDX bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (70#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axisc_decoder' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:479]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_BASETDEST bound to: 1'b0 
	Parameter C_HIGHTDEST bound to: 1'b0 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 1 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_SIGNAL_SET bound to: 19 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 16 - type: integer 
	Parameter P_TLAST_INDX bound to: 16 - type: integer 
	Parameter P_TID_INDX bound to: 17 - type: integer 
	Parameter P_TDEST_INDX bound to: 17 - type: integer 
	Parameter P_TUSER_INDX bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (70#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axisc_decoder' (71#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axisc_transfer_mux' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:819]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 4 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 4 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 4'b1111 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axisc_arb_responder' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1123]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 4 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 4 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 2 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axisc_arb_responder' (72#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1123]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' (73#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' (73#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 17 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice' (74#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axisc_transfer_mux' (75#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:819]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axis_switch_arbiter' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1359]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 4 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_arb_rr' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 4 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 2 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_dynamic_priority_encoder' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1536]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_REQ_WIDTH bound to: 4 - type: integer 
	Parameter C_ENC_WIDTH bound to: 2 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_dynamic_priority_encoder' (76#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_arb_rr' (77#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axis_switch_arbiter' (78#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axis_switch' (79#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:3090]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_1' (80#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/synth/axis_switch_1.v:58]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:319]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:319]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:320]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:320]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:321]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:322]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:325]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:326]
INFO: [Synth 8-6157] synthesizing module 'lg_top' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lg_top.v:3]
	Parameter PIPE_LATENCY bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_deser' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/deser.v:1]
	Parameter FREQ_HZ bound to: 100000000 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_deser' (81#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/deser.v:1]
INFO: [Synth 8-6157] synthesizing module 'lambdagen' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen.v:3]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lambdagen_s1' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s1.v:1]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lambdagen_s1' (82#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s1.v:1]
INFO: [Synth 8-6157] synthesizing module 'lambdagen_s2' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s2.v:1]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lambdagen_s2' (83#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s2.v:1]
INFO: [Synth 8-6157] synthesizing module 'lambdagen_s3' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s3.v:1]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lambdagen_s3' (84#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s3.v:1]
INFO: [Synth 8-6157] synthesizing module 'lambdagen_s4' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s4.v:1]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'division' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'lzc32' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:252]
INFO: [Synth 8-6155] done synthesizing module 'lzc32' (85#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:252]
INFO: [Synth 8-6157] synthesizing module 'recip_lut' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:295]
INFO: [Synth 8-226] default block is never used [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:300]
INFO: [Synth 8-6155] done synthesizing module 'recip_lut' (86#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:295]
INFO: [Synth 8-6155] done synthesizing module 'division' (87#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lambdagen_s4' (88#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s4.v:1]
INFO: [Synth 8-6157] synthesizing module 'lambdagen_s5' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:1]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lambdagen_s5' (89#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:1]
INFO: [Synth 8-6157] synthesizing module 'lambdagen_s6' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s6.v:1]
	Parameter ZWIDTH bound to: 16 - type: integer 
	Parameter XWIDTH bound to: 9 - type: integer 
	Parameter YWIDTH bound to: 8 - type: integer 
	Parameter IDWIDTH bound to: 16 - type: integer 
	Parameter LWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lambdagen_s6' (90#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lambdagen' (91#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'quad' does not match port width (2) of module 'lambdagen' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lg_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'AXI_STREAM_MASTER' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/axis_master.v:2]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIS_STREAMING bound to: 1'b0 
	Parameter AXIS_BUSY bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'AXI_STREAM_MASTER' (92#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/axis_master.v:2]
INFO: [Synth 8-6155] done synthesizing module 'lg_top' (93#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lg_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/synth/axis_broadcaster_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_axis_broadcaster_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/hdl/top_axis_broadcaster_1.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_21_core__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 8 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_21_core__parameterized0' (93#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_0/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_axis_broadcaster_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/hdl/tdata_axis_broadcaster_1.v:49]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_axis_broadcaster_1' (94#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/hdl/tdata_axis_broadcaster_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_axis_broadcaster_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/hdl/tuser_axis_broadcaster_1.v:49]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_axis_broadcaster_1' (95#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/hdl/tuser_axis_broadcaster_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_axis_broadcaster_1' (96#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/hdl/top_axis_broadcaster_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_1' (97#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_broadcaster_1/synth/axis_broadcaster_1.v:57]
WARNING: [Synth 8-689] width (256) of port connection 's_axis_tdata' does not match port width (32) of module 'axis_broadcaster_1' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:183]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_0/synth/axis_switch_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axis_switch__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:3090]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 8 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 8 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_DECODER_REG bound to: 0 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 8'b11111111 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 1'b0 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 1'b0 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 8'b11111111 
	Parameter P_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axisc_transfer_mux__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:819]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 17 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 8 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 8 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 8'b11111111 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axisc_arb_responder__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1123]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 8 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 3 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axisc_arb_responder__parameterized0' (97#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1123]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:43047]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (98#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:43047]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized1' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized2' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized2' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axisc_transfer_mux__parameterized0' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:819]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_axis_switch_arbiter__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1359]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 8 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_arb_rr__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 8 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_dynamic_priority_encoder__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1536]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_REQ_WIDTH bound to: 8 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_22_dynamic_priority_encoder__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1536]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_REQ_WIDTH bound to: 4 - type: integer 
	Parameter C_ENC_WIDTH bound to: 3 - type: integer 
	Parameter P_NATIVE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_dynamic_priority_encoder__parameterized1' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_dynamic_priority_encoder__parameterized0' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_arb_rr__parameterized0' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axis_switch_arbiter__parameterized0' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_22_axis_switch__parameterized0' (98#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_1/hdl/axis_switch_v1_1_vl_rfs.v:3090]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_0' (99#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/ip/axis_switch_0/synth/axis_switch_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'repeater' (100#1) [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/new/repeater.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_repeater_0_0' (101#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_repeater_0_0/synth/design_1_repeater_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (102#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (102#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (103#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (104#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (105#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (106#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (107#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:378]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:378]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:378]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:378]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:378]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/synth/design_1_smartconnect_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_886d' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1WP46Y0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:949]
INFO: [Synth 8-6157] synthesizing module 'bd_886d_one_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_0/synth/bd_886d_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (108#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_886d_one_0' (109#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_0/synth/bd_886d_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_886d_psr_aclk_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/synth/bd_886d_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/synth/bd_886d_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (109#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (109#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_886d_psr_aclk_0' (110#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/synth/bd_886d_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_886d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:990]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_886d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:990]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_886d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:990]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_886d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:990]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_886d_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:990]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1WP46Y0' (111#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:949]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_4816GJ' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:999]
INFO: [Synth 8-6157] synthesizing module 'bd_886d_m00e_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_26/synth/bd_886d_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (112#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_886d_m00e_0' (122#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_26/synth/bd_886d_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_4816GJ' (123#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:999]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_QDFR33' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_886d_m00arn_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/synth/bd_886d_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (128#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (129#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 158 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 158 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 158 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (132#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (132#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_886d_m00arn_0' (138#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/synth/bd_886d_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_886d_m00awn_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_23/synth/bd_886d_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_886d_m00awn_0' (139#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_23/synth/bd_886d_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_886d_m00bn_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/synth/bd_886d_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (139#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (139#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (139#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (139#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_886d_m00bn_0' (140#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/synth/bd_886d_m00bn_0.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2720 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 85 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 85 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 85 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 85 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 85 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 85 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 85 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 85 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 85 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 85 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (140#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (140#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_886d_m00rn_0' (141#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_22/synth/bd_886d_m00rn_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_886d_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:1922]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_886d_s00tr_0' has 38 connections declared, but only 37 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:1922]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3296 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 103 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 103 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 103 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_886d_s01tr_0' is unconnected for instance 's01_transaction_regulator' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:2391]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_886d_s01tr_0' has 46 connections declared, but only 45 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:2391]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 88 - type: integer 
	Parameter rstb_loop_iter bound to: 88 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_1V8ZM66' is unconnected for instance 'switchboards' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1V8ZM66' has 77 connections declared, but only 66 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/synth/bd_886d.v:880]
INFO: [Synth 8-638] synthesizing module 'bd_892d_psr_aclk_0' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/synth/bd_892d_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/synth/bd_892d_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_892d_psr_aclk_0' (185#1) [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/synth/bd_892d_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_892d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/synth/bd_892d.v:753]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_892d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/synth/bd_892d.v:753]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_892d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/synth/bd_892d.v:753]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_892d_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/synth/bd_892d.v:753]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_892d_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/synth/bd_892d.v:753]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_smartconnect_0_2' is unconnected for instance 'smartconnect_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'design_1_smartconnect_0_2' is unconnected for instance 'smartconnect_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_smartconnect_0_2' is unconnected for instance 'smartconnect_1' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:454]
WARNING: [Synth 8-7023] instance 'smartconnect_1' of module 'design_1_smartconnect_0_2' has 59 connections declared, but only 56 given [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/synth/design_1.v:454]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1435.289 ; gain = 427.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1435.289 ; gain = 427.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1435.289 ; gain = 427.512
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1690.680 ; gain = 13.789
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/bd_892d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/bd_892d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/bd_892d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_2/bd_0/ip/ip_1/bd_892d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2188.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDR => FDRE: 48 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0. (constraint file  C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/dont_touch.xdc, line 192).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/dont_touch.xdc, line 198).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/dont_touch.xdc, line 201).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[0].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[1].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[2].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[3].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[4].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[5].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[6].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\switch_1st[7].sw1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[0].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[1].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[2].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[3].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[4].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[5].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[6].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/\second_level[7].b2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/final_switch. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0/inst/b1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/repeater_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:28 ; elapsed = 00:02:41 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'axis_broadcaster_0:/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'axis_broadcaster_0:/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'axis_broadcaster_0:/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'axis_broadcaster_0:/inst/broadcaster_core/MI_SLOT[2].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'axis_broadcaster_0:/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'axis_broadcaster_0:/inst/broadcaster_core/MI_SLOT[3].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[2].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[3].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[4].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[5].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[6].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'design_1_i/repeater_0/inst/b1/inst/broadcaster_core/MI_SLOT[7].util_vector2axis'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 12    
	   2 Input   32 Bit       Adders := 65    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 33    
	   3 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 63    
	   3 Input    8 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 18    
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 10    
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 124   
	   2 Input    5 Bit       Adders := 11    
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 62    
	   3 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 19    
	   3 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 25    
	   4 Input    2 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 207   
+---Registers : 
	             2178 Bit    Registers := 44    
	              512 Bit    Registers := 3     
	              158 Bit    Registers := 4     
	              153 Bit    Registers := 2     
	              140 Bit    Registers := 4     
	              128 Bit    Registers := 1     
	              106 Bit    Registers := 1     
	              103 Bit    Registers := 1     
	               88 Bit    Registers := 2     
	               85 Bit    Registers := 3     
	               72 Bit    Registers := 6     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 32    
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 56    
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 341   
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 169   
	               14 Bit    Registers := 14    
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 45    
	                8 Bit    Registers := 72    
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 104   
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 137   
	                3 Bit    Registers := 119   
	                2 Bit    Registers := 88    
	                1 Bit    Registers := 1564  
+---Multipliers : 
	              32x40  Multipliers := 6     
	              32x32  Multipliers := 24    
	              16x32  Multipliers := 9     
	               6x32  Multipliers := 60    
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 30    
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(128 X 38 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 23    
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  140 Bit        Muxes := 2     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 19    
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 118   
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 3     
	   8 Input   18 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 69    
	   3 Input   16 Bit        Muxes := 30    
	   2 Input   14 Bit        Muxes := 9     
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 8     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 189   
	   4 Input    9 Bit        Muxes := 30    
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 47    
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 53    
	   7 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 27    
	  32 Input    5 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 40    
	   4 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 77    
	   4 Input    3 Bit        Muxes := 46    
	  11 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 305   
	   3 Input    2 Bit        Muxes := 38    
	   7 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 23    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1652  
	   4 Input    1 Bit        Muxes := 61    
	   5 Input    1 Bit        Muxes := 176   
	   3 Input    1 Bit        Muxes := 86    
	   6 Input    1 Bit        Muxes := 141   
	  10 Input    1 Bit        Muxes := 63    
	   7 Input    1 Bit        Muxes := 45    
	  12 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
DSP Report: Generating DSP y12x1_s21, operation Mode is: A*B.
DSP Report: operator y12x1_s21 is absorbed into DSP y12x1_s21.
DSP Report: Generating DSP y23x2_s21, operation Mode is: A*B.
DSP Report: operator y23x2_s21 is absorbed into DSP y23x2_s21.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:188]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:226]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:241]
DSP Report: Generating DSP s4_DX10, operation Mode is: A2*B''.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s4_DX10, operation Mode is: A''*B2.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A2*B''.
DSP Report: register s4_X_reg is absorbed into DSP s6_X10.
DSP Report: register s5_X_reg is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s4_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s5_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A''*B2.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A*B''.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A''*B.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A2*B''.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A''*B2.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q0.
DSP Report: register s9_dividend_reg is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register s9_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:188]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:226]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:241]
DSP Report: Generating DSP s4_DX10, operation Mode is: A2*B''.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s4_DX10, operation Mode is: A''*B2.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A2*B''.
DSP Report: register s4_X_reg is absorbed into DSP s6_X10.
DSP Report: register s5_X_reg is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s4_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s5_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A''*B2.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A*B''.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A''*B.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A2*B''.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A''*B2.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q0.
DSP Report: register s9_dividend_reg is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register s9_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:188]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:226]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:241]
DSP Report: Generating DSP s4_DX10, operation Mode is: A2*B''.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s4_DX10, operation Mode is: A''*B2.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A2*B''.
DSP Report: register s4_X_reg is absorbed into DSP s6_X10.
DSP Report: register s5_X_reg is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s4_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s5_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A''*B2.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A*B''.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A''*B.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A2*B''.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A''*B2.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q0.
DSP Report: register s9_dividend_reg is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register s9_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:188]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:226]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:241]
DSP Report: Generating DSP s4_DX10, operation Mode is: A2*B''.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s4_DX10, operation Mode is: A''*B2.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A2*B''.
DSP Report: register s4_X_reg is absorbed into DSP s6_X10.
DSP Report: register s5_X_reg is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s4_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s5_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A''*B2.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A*B''.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A''*B.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A2*B''.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A''*B2.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q0.
DSP Report: register s9_dividend_reg is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register s9_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:188]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:226]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:241]
DSP Report: Generating DSP s4_DX10, operation Mode is: A2*B''.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s4_DX10, operation Mode is: A''*B2.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A2*B''.
DSP Report: register s4_X_reg is absorbed into DSP s6_X10.
DSP Report: register s5_X_reg is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s4_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s5_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A''*B2.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A*B''.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A''*B.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A2*B''.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A''*B2.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q0.
DSP Report: register s9_dividend_reg is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register s9_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:124]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:188]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:226]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/div.v:241]
DSP Report: Generating DSP s4_DX10, operation Mode is: A2*B''.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s2_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s3_divisor_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s4_DX10, operation Mode is: A''*B2.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: register s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX10.
DSP Report: Generating DSP s4_DX1_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: register s4_DX1_reg is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: operator s4_DX10 is absorbed into DSP s4_DX1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A2*B''.
DSP Report: register s4_X_reg is absorbed into DSP s6_X10.
DSP Report: register s5_X_reg is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s4_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s5_X_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s6_X10, operation Mode is: A''*B2.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: register s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: operator s6_X10 is absorbed into DSP s6_X10.
DSP Report: Generating DSP s6_X1_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s5_two_minus_dx1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: register s6_X1_reg is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: operator s6_X10 is absorbed into DSP s6_X1_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A*B''.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s5_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s6_divisor_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s7_DX20, operation Mode is: A''*B.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: register s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX20.
DSP Report: Generating DSP s7_DX2_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: register s7_DX2_reg is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: operator s7_DX20 is absorbed into DSP s7_DX2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A2*B''.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s7_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s8_X1_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP s9_X20, operation Mode is: A''*B2.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: register s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: operator s9_X20 is absorbed into DSP s9_X20.
DSP Report: Generating DSP s9_X2_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register s8_two_minus_dx2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: register s9_X2_reg is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: operator s9_X20 is absorbed into DSP s9_X2_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q0.
DSP Report: register s9_dividend_reg is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register s8_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register s9_dividend_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: Generating DSP Q0, operation Mode is: A''*B.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: register Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: operator Q0 is absorbed into DSP Q0.
DSP Report: Generating DSP Q_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: register Q_reg is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
DSP Report: operator Q0 is absorbed into DSP Q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:40]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:41]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/lambdagen/lambdagen_s5.v:42]
DSP Report: Generating DSP l1z1_s50, operation Mode is: A*B.
DSP Report: operator l1z1_s50 is absorbed into DSP l1z1_s50.
DSP Report: operator l1z1_s50 is absorbed into DSP l1z1_s50.
DSP Report: Generating DSP l1z1_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register l1z1_s5_reg is absorbed into DSP l1z1_s5_reg.
DSP Report: operator l1z1_s50 is absorbed into DSP l1z1_s5_reg.
DSP Report: operator l1z1_s50 is absorbed into DSP l1z1_s5_reg.
DSP Report: Generating DSP l2z2_s50, operation Mode is: A*B.
DSP Report: operator l2z2_s50 is absorbed into DSP l2z2_s50.
DSP Report: operator l2z2_s50 is absorbed into DSP l2z2_s50.
DSP Report: Generating DSP l2z2_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register l2z2_s5_reg is absorbed into DSP l2z2_s5_reg.
DSP Report: operator l2z2_s50 is absorbed into DSP l2z2_s5_reg.
DSP Report: operator l2z2_s50 is absorbed into DSP l2z2_s5_reg.
DSP Report: Generating DSP l3z3_s50, operation Mode is: A*B.
DSP Report: operator l3z3_s50 is absorbed into DSP l3z3_s50.
DSP Report: operator l3z3_s50 is absorbed into DSP l3z3_s50.
DSP Report: Generating DSP l3z3_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register l3z3_s5_reg is absorbed into DSP l3z3_s5_reg.
DSP Report: operator l3z3_s50 is absorbed into DSP l3z3_s5_reg.
DSP Report: operator l3z3_s50 is absorbed into DSP l3z3_s5_reg.
DSP Report: Generating DSP dlx1z1_s50, operation Mode is: A*B.
DSP Report: operator dlx1z1_s50 is absorbed into DSP dlx1z1_s50.
DSP Report: operator dlx1z1_s50 is absorbed into DSP dlx1z1_s50.
DSP Report: Generating DSP dlx1z1_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register dlx1z1_s5_reg is absorbed into DSP dlx1z1_s5_reg.
DSP Report: operator dlx1z1_s50 is absorbed into DSP dlx1z1_s5_reg.
DSP Report: operator dlx1z1_s50 is absorbed into DSP dlx1z1_s5_reg.
DSP Report: Generating DSP dlx2z2_s50, operation Mode is: A*B.
DSP Report: operator dlx2z2_s50 is absorbed into DSP dlx2z2_s50.
DSP Report: operator dlx2z2_s50 is absorbed into DSP dlx2z2_s50.
DSP Report: Generating DSP dlx2z2_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register dlx2z2_s5_reg is absorbed into DSP dlx2z2_s5_reg.
DSP Report: operator dlx2z2_s50 is absorbed into DSP dlx2z2_s5_reg.
DSP Report: operator dlx2z2_s50 is absorbed into DSP dlx2z2_s5_reg.
DSP Report: Generating DSP dlx3z3_s50, operation Mode is: A*B.
DSP Report: operator dlx3z3_s50 is absorbed into DSP dlx3z3_s50.
DSP Report: operator dlx3z3_s50 is absorbed into DSP dlx3z3_s50.
DSP Report: Generating DSP dlx3z3_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register dlx3z3_s5_reg is absorbed into DSP dlx3z3_s5_reg.
DSP Report: operator dlx3z3_s50 is absorbed into DSP dlx3z3_s5_reg.
DSP Report: operator dlx3z3_s50 is absorbed into DSP dlx3z3_s5_reg.
DSP Report: Generating DSP dly1z1_s50, operation Mode is: A*B.
DSP Report: operator dly1z1_s50 is absorbed into DSP dly1z1_s50.
DSP Report: operator dly1z1_s50 is absorbed into DSP dly1z1_s50.
DSP Report: Generating DSP dly1z1_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register dly1z1_s5_reg is absorbed into DSP dly1z1_s5_reg.
DSP Report: operator dly1z1_s50 is absorbed into DSP dly1z1_s5_reg.
DSP Report: operator dly1z1_s50 is absorbed into DSP dly1z1_s5_reg.
DSP Report: Generating DSP dly2z2_s50, operation Mode is: A*B.
DSP Report: operator dly2z2_s50 is absorbed into DSP dly2z2_s50.
DSP Report: operator dly2z2_s50 is absorbed into DSP dly2z2_s50.
DSP Report: Generating DSP dly2z2_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register dly2z2_s5_reg is absorbed into DSP dly2z2_s5_reg.
DSP Report: operator dly2z2_s50 is absorbed into DSP dly2z2_s5_reg.
DSP Report: operator dly2z2_s50 is absorbed into DSP dly2z2_s5_reg.
DSP Report: Generating DSP dly3z3_s50, operation Mode is: A*B.
DSP Report: operator dly3z3_s50 is absorbed into DSP dly3z3_s50.
DSP Report: operator dly3z3_s50 is absorbed into DSP dly3z3_s50.
DSP Report: Generating DSP dly3z3_s5_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register dly3z3_s5_reg is absorbed into DSP dly3z3_s5_reg.
DSP Report: operator dly3z3_s50 is absorbed into DSP dly3z3_s5_reg.
DSP Report: operator dly3z3_s50 is absorbed into DSP dly3z3_s5_reg.
WARNING: [Synth 8-7129] Port stall in module lambdagen_s6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall in module lambdagen_s5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[31] in module lzc32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[31] in module lzc32__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[31] in module lzc32__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[31] in module lzc32__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[31] in module lzc32__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x[31] in module lzc32__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall in module lambdagen_s3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall in module lambdagen_s2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[95] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[94] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[93] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[92] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[91] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[90] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[89] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[88] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[63] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[62] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[61] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[60] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_bus[59] in module lambdagen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_tlast in module axis_deser is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[7] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[6] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[5] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[4] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[3] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[2] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[1] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tuser_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[255] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[254] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[253] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[252] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[251] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[250] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[249] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[248] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[247] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[246] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[245] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[244] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[243] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[242] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[241] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[240] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[239] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[238] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[237] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[236] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[235] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[234] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[233] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[232] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[231] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[230] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[229] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[228] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[227] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[226] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[225] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[224] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[223] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[222] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[221] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[220] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[219] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[218] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[217] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[216] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[215] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[214] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[213] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[212] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[211] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[210] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[209] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[208] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[207] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[206] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[205] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[204] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[203] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[202] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[201] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[200] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[199] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[198] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[197] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[196] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[195] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[194] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[193] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[192] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[191] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[190] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[189] in module tdata_axis_broadcaster_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[188] in module tdata_axis_broadcaster_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/quad_reg_reg[1]' (FDE) to 'lg_inst/lambdagen_inst/quad_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/\quad_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[19]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[20]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[20]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[21]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[21]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[22]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[22]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[23]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[23]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[24]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[24]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[25]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[25]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[26]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[26]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[27]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[27]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[28]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[28]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[29]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[29]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[30]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[30]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E1_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[19]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[20]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[21]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[22]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[23]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[24]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[25]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[26]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[27]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[28]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[29]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[30]' (FDRE) to 'lg_inst/lambdagen_inst/stage3/E2_s3_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[24]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[16]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[32]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[12]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[28]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[20]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[36]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[10]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[26]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[18]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[34]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[14]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[30]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[22]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[38]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[9]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[25]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[17]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[33]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[13]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[29]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[21]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[37]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[11]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[27]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[19]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[35]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[15]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[31]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div3/s1_dividend_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div3/\s1_dividend_reg[39] )
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[8]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[24]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[16]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[32]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[12]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[28]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[20]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[36]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[10]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[26]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[18]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[34]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[14]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[30]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[22]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[38]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[9]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[25]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[17]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[33]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[13]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[29]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[21]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[37]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[11]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[27]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[19]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[35]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[15]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[31]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div6/s1_dividend_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div6/\s1_dividend_reg[39] )
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[24]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[16]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[32]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[12]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[28]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[20]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[36]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[10]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[26]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[18]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[34]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[14]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[30]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[22]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[38]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[9]' (FDRE) to 'lg_inst/lambdagen_inst/stage4/div4/s1_dividend_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div4/\s1_dividend_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div5/\s1_dividend_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div1/\s1_dividend_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div2/\s1_dividend_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div3/\s3_X_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div6/\s3_X_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div4/\s3_X_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div5/\s3_X_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div1/\s3_X_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div2/\s3_X_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div3/\s1_divisor_abs_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div6/\s1_divisor_abs_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div4/\s1_divisor_abs_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div5/\s1_divisor_abs_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div1/\s1_divisor_abs_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lg_inst/lambdagen_inst/stage4/div2/\s1_divisor_abs_reg[29] )
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[47]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[46]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[45]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[44]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[43]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[42]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[41]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[40]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[39]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[38]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[37]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[36]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[35]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[34]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[33]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[32]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[31]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[30]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[29]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[28]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[27]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[26]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[25]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[24]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[23]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[22]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[21]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[20]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[19]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[18]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[17]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[47]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[46]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[45]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[44]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[43]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[42]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[41]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[40]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[39]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[38]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[37]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[36]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[35]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[34]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[33]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[32]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[31]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[30]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[29]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[28]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[27]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[26]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[25]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[24]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[23]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[22]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[21]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[20]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[19]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[18]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[17]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[15]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[14]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[13]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[12]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[11]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[10]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[9]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[8]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[7]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[6]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[5]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[4]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[3]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[2]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[1]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s4_DX1_reg[0]__0) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[47]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[46]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[45]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[44]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[43]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[42]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[41]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[40]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[39]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[38]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[37]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[36]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[35]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[34]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[33]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[32]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[31]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[30]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[29]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[28]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[27]) is unused and will be removed from module division__1.
WARNING: [Synth 8-3332] Sequential element (s6_X1_reg[26]) is unused and will be removed from module division__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\second_level[7].b2 /inst/broadcaster_core/\m_ready_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\second_level[7].b2 /inst/broadcaster_core/\m_ready_d_reg[3] )
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-4471] merging register 'z_zero_reg[15:0]' into 'z_zero_reg[15:0]' [C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.srcs/sources_1/imports/prism-hw-main/raster-core/raster_core.v:94]
DSP Report: Generating DSP zadj_0, operation Mode is: C'+A2*(B:0x1d).
DSP Report: register z_diff_reg[1] is absorbed into DSP zadj_0.
DSP Report: register z_zero_reg is absorbed into DSP zadj_0.
DSP Report: operator zadj_0 is absorbed into DSP zadj_0.
DSP Report: operator zadj_00 is absorbed into DSP zadj_0.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /inst_upsizer_target_pipeline/\gen_pipe[1].pipe_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_wr_addra /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_wr_addra /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_wr_addra /\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_rd_addrb /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_rd_addrb /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_rd_addrb /\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_upsizer.inst_upsizer /\gen_w_ch.post_pntr_shift_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_wr.inst_wr_addra_p1 /\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_wr.inst_wr_addra_p1 /\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_wr.inst_wr_addra_p1 /\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/p_0_out_inferred/\count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter /is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_send /\gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter /is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_nodes/s01_w_node/inst/inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_aw_node/inst/inst_si_handler/\gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter /\last_grant_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_ar_node/inst/inst_si_handler/\gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter /\grant_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_recv/\gen_pipe[1].pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clk_map/psr_aclk/U0/EXT_LPF/\EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg)
INFO: [Synth 8-4471] merging register 'sig_rd_xfer_cmplt_reg' into 'sig_last_mmap_dbeat_reg_reg' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-5546] ROM "sig_stbs_asserted0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_w_cmd_reg.m_write_cmd_mesg_i_reg' and it is trimmed from '33' to '3' bits. [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/7bd7/hdl/sc_exit_v1_0_vl_rfs.sv:3580]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '17' bits. [c:/Users/srikr/Documents/prism-hw-main/testAll/testAll.gen/sources_1/bd/design_1/ipshared/7bd7/hdl/sc_exit_v1_0_vl_rfs.sv:3507]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /i_2/\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rst_ps7_0_50M/U0/EXT_LPF/\ACTIVE_LOW_AUX.ACT_LO_AUX /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /\sig_max_first_increment_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER /sg_decerr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER /sg_decerr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER /\dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER /\dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER /\dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_AXI_DMA_REG_MODULE/\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER /\dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_MSTR_PCC/\sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo.inst_reg_fifo /\gen_single_rank.data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo.inst_reg_fifo /\gen_single_rank.data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/\m_vector_i_reg[1132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/\m_vector_i_reg[1131] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/\m_vector_i_reg[1129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/\gen_endpoint.b_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/\gen_endpoint.r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC /\sig_xfer_len_reg_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /\sig_data_reg_out_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rst_ps7_0_50M/U0/EXT_LPF/\ACTIVE_LOW_AUX.ACT_LO_AUX /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /I_MSSAI_SKID_BUF/sig_mvalid_stop_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF /sig_mvalid_stop_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/\gen_axilite_conv.axilite_conv_inst /\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_ADDR_CNTL/\sig_next_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /I_ADDR_CNTL/\sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rst_ps7_0_50M/U0/EXT_LPF/\ACTIVE_LOW_AUX.ACT_LO_AUX /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/\gen_axilite_conv.axilite_conv_inst /\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_ADDR_CNTL/\sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/\ACTIVE_LOW_EXT.ACT_LO_EXT /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rst_ps7_0_50M/U0/EXT_LPF/\ACTIVE_LOW_AUX.ACT_LO_AUX /\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:20 ; elapsed = 00:04:02 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\second_level[7].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[7].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27	  | 
|m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27	  | 
|m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4	   | 
|m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2	   | 
|m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4	   | 
|m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15	  | 
|m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1	 | 
|m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18	  | 
|s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24	  | 
|s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18	  | 
|s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24	  | 
|s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5	   | 
|s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3	   | 
|s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15	  | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2	   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|lambdagen_s2     | A*B               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s2     | A*B               | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A*B''             | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A*B''             | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A*B''             | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A*B''             | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A*B''             | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A*B''             | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A2*B''            | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 16     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B2 | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 24     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|division         | A''*B             | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|division         | (PCIN>>17)+A''*B  | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|lambdagen_s5     | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|lambdagen_s5     | (PCIN>>17)+A*B    | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|raster_core_impl | C'+A2*(B:0x1d)    | 16     | 6      | 16     | -      | 21     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+-----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:32 ; elapsed = 00:04:16 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:04:46 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\second_level[7].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[7].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[2].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[1].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[0].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[6].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[5].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\second_level[4].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                                                      | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[3].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[2].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[1].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|design_1_i/repeater_0/inst/i_5/\second_level[3].raster_cores[0].raster_inst /zbuffer_ram                                                                                                                                                       | ram_reg                          | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27	  | 
|m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 158             | RAM32M x 27	  | 
|m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4	   | 
|m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2	   | 
|m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4	   | 
|m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15	  | 
|m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1	 | 
|m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18	  | 
|s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24	  | 
|s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18	  | 
|s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24	  | 
|s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5	   | 
|s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3	   | 
|s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15	  | 
|axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2	   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:17 ; elapsed = 00:05:08 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:28 ; elapsed = 00:05:22 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:28 ; elapsed = 00:05:22 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:34 ; elapsed = 00:05:28 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lambdagen_s4 | tID_s4_latch_reg[8][11] | 9      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|lg_top       | y_start_reg_reg[5]      | 19     | 6     | YES          | NO                 | YES               | 0      | 6       | 
|lg_top       | y_end_reg_reg[5]        | 19     | 6     | YES          | NO                 | YES               | 0      | 6       | 
|lg_top       | x_len_reg_reg[7]        | 18     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+-------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 21     | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__8     | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |  2450|
|4     |DSP48E1  |    30|
|5     |LUT1     |   527|
|6     |LUT2     |  8008|
|7     |LUT3     |  2143|
|8     |LUT4     |  4671|
|9     |LUT5     |  1285|
|10    |LUT6     |  6176|
|11    |MUXF7    |    18|
|12    |PS7      |     1|
|13    |RAM16X1D |     1|
|14    |RAM32M   |   115|
|15    |RAMB18E1 |    30|
|16    |RAMB36E1 |     2|
|17    |SRL16    |     3|
|18    |SRL16E   |   197|
|19    |SRLC32E  |    12|
|20    |FDCE     |   123|
|21    |FDR      |    20|
|22    |FDRE     | 13486|
|23    |FDSE     |   253|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:34 ; elapsed = 00:05:28 . Memory (MB): peak = 2188.887 ; gain = 1181.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 310 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:04:18 . Memory (MB): peak = 2188.887 ; gain = 427.512
Synthesis Optimization Complete : Time (s): cpu = 00:04:34 ; elapsed = 00:05:29 . Memory (MB): peak = 2188.887 ; gain = 1181.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2669 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2188.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  FDR => FDRE: 20 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 115 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
863 Infos, 308 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:58 ; elapsed = 00:06:03 . Memory (MB): peak = 2188.887 ; gain = 1181.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/srikr/Documents/prism-hw-main/testAll/testAll.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2188.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 02:41:01 2025...
