Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar  7 17:27:03 2018
| Host         : DESKTOP-3NU7J11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             145 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             174 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+-----------------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+---------------------------+-----------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG |                           |                             |                1 |              1 |
|  i_clk_IBUF_BUFG | o_address[0]_i_1_n_0      |                             |                1 |              1 |
|  i_clk_IBUF_BUFG | o_en_i_1_n_0              |                             |                1 |              1 |
|  i_clk_IBUF_BUFG | o_done_i_1_n_0            |                             |                1 |              1 |
|  i_clk_IBUF_BUFG | o_we_i_1_n_0              |                             |                1 |              1 |
|  i_clk_IBUF_BUFG | state[4]_i_1_n_0          |                             |                3 |              5 |
|  i_clk_IBUF_BUFG | y_min                     | y_min[16]_i_1_n_0           |                3 |              6 |
|  i_clk_IBUF_BUFG | x_min                     | x_min[16]_i_1_n_0           |                3 |              6 |
|  i_clk_IBUF_BUFG | N_COLONNE0                |                             |                3 |              8 |
|  i_clk_IBUF_BUFG | N_RIGHE0                  |                             |                2 |              8 |
|  i_clk_IBUF_BUFG | SOGLIA0                   |                             |                2 |              8 |
|  i_clk_IBUF_BUFG | pixel_corrente[7]_i_1_n_0 |                             |                2 |              8 |
|  i_clk_IBUF_BUFG | o_data[7]_i_1_n_0         |                             |                3 |              8 |
|  i_clk_IBUF_BUFG | current_address           | current_address[15]_i_1_n_0 |                4 |             15 |
|  i_clk_IBUF_BUFG | o_address[0]_i_1_n_0      | o_address[15]_i_1_n_0       |                4 |             15 |
|  i_clk_IBUF_BUFG | area[15]_i_2_n_0          | area[15]_i_1_n_0            |                7 |             16 |
|  i_clk_IBUF_BUFG | y_min                     | y_min[31]_i_1_n_0           |               10 |             26 |
|  i_clk_IBUF_BUFG | x_min                     | x_min[31]_i_1_n_0           |                6 |             26 |
|  i_clk_IBUF_BUFG | y_max                     | y_max[31]_i_1_n_0           |                9 |             32 |
|  i_clk_IBUF_BUFG | DIM[31]_i_1_n_0           |                             |                9 |             32 |
|  i_clk_IBUF_BUFG | curr_colonna[31]_i_1_n_0  |                             |                5 |             32 |
|  i_clk_IBUF_BUFG | curr_riga[31]_i_1_n_0     |                             |                5 |             32 |
|  i_clk_IBUF_BUFG | x_max                     | x_max[31]_i_1_n_0           |                9 |             32 |
+------------------+---------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 5      |                     1 |
| 6      |                     2 |
| 8      |                     5 |
| 15     |                     2 |
| 16+    |                     8 |
+--------+-----------------------+


