<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2960942-A1" country="EP" doc-number="2960942" kind="A1" date="20151230" family-id="48588453" file-reference-id="269651" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451389" ucid="EP-2960942-A1"><document-id><country>EP</country><doc-number>2960942</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13848100-A" is-representative="NO"><document-id mxw-id="PAPP193865746" load-source="patent-office" format="original"><country>EP</country><doc-number>13848100.7</doc-number><date>20131029</date><lang>ZH</lang></document-id><document-id mxw-id="PAPP193865747" load-source="docdb" format="epo"><country>EP</country><doc-number>13848100</doc-number><kind>A</kind><date>20131029</date><lang>ZH</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162027632" ucid="CN-2013086142-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>2013086142</doc-number><kind>W</kind><date>20131029</date></document-id></priority-claim><priority-claim mxw-id="PPC162027593" ucid="CN-201310053699-A" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>201310053699</doc-number><kind>A</kind><date>20130219</date></document-id></priority-claim><priority-claim mxw-id="PPC162034933" ucid="CN-201310221456-A" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>201310221456</doc-number><kind>A</kind><date>20130605</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1900004658" load-source="docdb">H01L  29/417       20060101ALI20160830BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900004754" load-source="docdb">H01L  29/423       20060101ALI20160830BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900004914" load-source="docdb">H01L  29/786       20060101AFI20160830BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900009831" load-source="docdb">H01L  29/66        20060101ALI20160830BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1900011229" load-source="docdb">H01L  27/12        20060101ALI20160830BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1900006725" load-source="docdb" scheme="CPC">H01L2029/42388     20130101 LA20160829BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987764380" load-source="docdb" scheme="CPC">H01L  29/7869      20130101 LI20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987769853" load-source="docdb" scheme="CPC">H01L  29/66969     20130101 LI20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987774817" load-source="docdb" scheme="CPC">H01L  21/445       20130101 FI20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987787585" load-source="docdb" scheme="CPC">H01L  29/78621     20130101 LI20151221BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987788641" load-source="docdb" scheme="CPC">H01L  29/42384     20130101 LI20151221BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987790338" load-source="docdb" scheme="CPC">H01L  29/41733     20130101 LI20150417BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987797885" load-source="docdb" scheme="CPC">H01L  29/41775     20130101 LI20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987799001" load-source="docdb" scheme="CPC">H01L  27/1288      20130101 LA20150513BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987799710" load-source="docdb" scheme="CPC">H01L  29/41758     20130101 LI20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987801139" load-source="docdb" scheme="CPC">H01L  29/78618     20130101 LI20150514BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545633" lang="DE" load-source="patent-office">DÜNNSCHICHTTRANSISTOR, HERSTELLUNGSVERFAHREN DAFÜR UND ANZEIGEVORRICHTUNG DAMIT</invention-title><invention-title mxw-id="PT165545634" lang="EN" load-source="patent-office">THIN-FILM TRANSISTOR AND MANUFACTURING METHOD THEREFOR, AND DISPLAY COMPONENT</invention-title><invention-title mxw-id="PT165545635" lang="FR" load-source="patent-office">TRANSISTOR À COUCHE MINCE ET SON PROCÉDÉ DE FABRICATION ET DISPOSITIF D'AFFICHAGE ASSOCIÉ</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103337144" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BOE TECHNOLOGY GROUP CO LTD</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103316514" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BOE TECHNOLOGY GROUP CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101649949" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Boe Technology Group Co. Ltd.</last-name><iid>101280954</iid><address><street>No. 10 Jiuxianqiao Rd. Chaoyang District</street><city>Beijing 100015</city><country>CN</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103339993" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KONG XIANGYONG</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103338234" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KONG, Xiangyong</last-name></addressbook></inventor><inventor mxw-id="PPAR1101653388" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>KONG, Xiangyong</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103324278" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>CHENG JUN</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103305697" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>CHENG, JUN</last-name></addressbook></inventor><inventor mxw-id="PPAR1101652186" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>CHENG, JUN</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103334191" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>WANG DONGFANG</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103325164" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>WANG, DONGFANG</last-name></addressbook></inventor><inventor mxw-id="PPAR1101650215" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>WANG, DONGFANG</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103341160" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>YUAN GUANGCAI</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103344150" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>YUAN, GUANGCAI</last-name></addressbook></inventor><inventor mxw-id="PPAR1101648489" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>YUAN, GUANGCAI</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101650742" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Brötz, Helmut</last-name><suffix>et al</suffix><iid>100054675</iid><address><street>RIEDER &amp; PARTNER Patentanwälte - Rechtsanwalt Corneliusstrasse 45</street><city>42329 Wuppertal</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="CN-2013086142-W"><document-id><country>CN</country><doc-number>2013086142</doc-number><kind>W</kind><date>20131029</date><lang>ZH</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014127645-A1"><document-id><country>WO</country><doc-number>2014127645</doc-number><kind>A1</kind><date>20140828</date><lang>ZH</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660608851" load-source="docdb">AL</country><country mxw-id="DS660684086" load-source="docdb">AT</country><country mxw-id="DS660608853" load-source="docdb">BE</country><country mxw-id="DS660783075" load-source="docdb">BG</country><country mxw-id="DS660684214" load-source="docdb">CH</country><country mxw-id="DS660609608" load-source="docdb">CY</country><country mxw-id="DS660684095" load-source="docdb">CZ</country><country mxw-id="DS660608854" load-source="docdb">DE</country><country mxw-id="DS660609609" load-source="docdb">DK</country><country mxw-id="DS660609610" load-source="docdb">EE</country><country mxw-id="DS660686669" load-source="docdb">ES</country><country mxw-id="DS660783076" load-source="docdb">FI</country><country mxw-id="DS660783077" load-source="docdb">FR</country><country mxw-id="DS660608859" load-source="docdb">GB</country><country mxw-id="DS660609615" load-source="docdb">GR</country><country mxw-id="DS660608860" load-source="docdb">HR</country><country mxw-id="DS660684096" load-source="docdb">HU</country><country mxw-id="DS660684223" load-source="docdb">IE</country><country mxw-id="DS660608861" load-source="docdb">IS</country><country mxw-id="DS660783078" load-source="docdb">IT</country><country mxw-id="DS660609616" load-source="docdb">LI</country><country mxw-id="DS660605909" load-source="docdb">LT</country><country mxw-id="DS660684097" load-source="docdb">LU</country><country mxw-id="DS660605910" load-source="docdb">LV</country><country mxw-id="DS660605915" load-source="docdb">MC</country><country mxw-id="DS660687697" load-source="docdb">MK</country><country mxw-id="DS660687698" load-source="docdb">MT</country><country mxw-id="DS660684098" load-source="docdb">NL</country><country mxw-id="DS660686670" load-source="docdb">NO</country><country mxw-id="DS660684224" load-source="docdb">PL</country><country mxw-id="DS660605917" load-source="docdb">PT</country><country mxw-id="DS660684103" load-source="docdb">RO</country><country mxw-id="DS660605918" load-source="docdb">RS</country><country mxw-id="DS660684225" load-source="docdb">SE</country><country mxw-id="DS660605923" load-source="docdb">SI</country><country mxw-id="DS660686675" load-source="docdb">SK</country><country mxw-id="DS660684226" load-source="docdb">SM</country><country mxw-id="DS660687767" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479759" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Embodiments of the invention provide a thin film transistor and a manufacturing method thereof and a display device. The thin film transistor comprises a gate electrode (502), a gate insulation layer (503), an active layer (504), an ohmic contact layer (505a-1, 505a-2,505a-3), a source electrode (507a) and a drain electrode (507b), and the source electrode (507a) and the drain electrode (507b) are connected to the active layer (504) by the ohmic contact layer (505a-1, 505a-2,505a-3). The ohmic contact layer (505a-1, 505a-2,505a-3) is provided at a lateral side of the active layer (504) and contacts the lateral side of the active layer (504).<img id="iaf01" file="imgaf001.tif" wi="106" he="70" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759571" lang="EN" source="EPO" load-source="docdb"><p>Embodiments of the invention provide a thin film transistor and a manufacturing method thereof and a display device. The thin film transistor comprises a gate electrode (502), a gate insulation layer (503), an active layer (504), an ohmic contact layer (505a-1, 505a-2,505a-3), a source electrode (507a) and a drain electrode (507b), and the source electrode (507a) and the drain electrode (507b) are connected to the active layer (504) by the ohmic contact layer (505a-1, 505a-2,505a-3). The ohmic contact layer (505a-1, 505a-2,505a-3) is provided at a lateral side of the active layer (504) and contacts the lateral side of the active layer (504).</p></abstract><description mxw-id="PDES98404460" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">TECHNICAL FIELD</heading><p id="p0001" num="0001">Embodiments of the invention relate to a thin film transistor and a manufacturing method thereof, and a display device.</p><heading id="h0002">BACKGROUND</heading><p id="p0002" num="0002">In recent years, with the rapid development of display technology, thin film transistor used to drive and control a pixel of a display device has been developed as well, and has been developed from amorphous silicon thin film transistor and low temperature poly-Si thin film transistor to oxide thin film transistor.</p><p id="p0003" num="0003">The oxide thin film transistor has excellent characteristics in electron mobility, on-state current, switching performance and so on. In addition, the oxide thin film transistor further has advantages of few non-uniform device characteristics, low cost, low process temperature, capable of employing a coating process, high transmittance, large band gap and so on. The oxide thin film transistor can be used to the display device requiring fast response and large current, such as a liquid crystal display with high frequency, high resolution or large size, organic light emitting display and so on.</p><p id="p0004" num="0004"><figref idrefs="f0001">Fig. 1</figref> is a cross-section schematic view illustrating a conventional oxide thin film transistor. As shown in <figref idrefs="f0001">Fig. 1</figref>, the conventional oxide thin film transistor comprises a substrate 1, a gate electrode 2, a gate insulation layer 3, an active layer 4, ohmic contact layers 5a and 5b, an etching barrier layer 6, a source electrode 7a and a drain electrode 7b. The ohmic contact layers 5a and 5b are formed by using the following process: firstly depositing an oxide thin film having better conductivity than the active layer on the active layer, and then forming the ohmic contact layers by an etching process. By forming the ohmic contact layers 5a and 5b, the schottky effect between the source and drain electrodes and the active layer can be reduced, and the contact property between the source and drain electrodes and the active layer can be improved.</p><p id="p0005" num="0005">However, the active layer and the ohmic contact layers in the oxide thin film<!-- EPO <DP n="2"> --> transistor are all formed by oxide material, and it is difficult to control the etching process for etching the oxide thin film to form the ohmic contact layer by using an etching solution, and the etching solution is very likely to damage the oxide active layer.</p><heading id="h0003">SUMMARY</heading><p id="p0006" num="0006">According to one aspect of the invention, a thin film transistor is provided. The thin film transistor comprises a gate electrode, a gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode, and the source electrode and the drain electrode are connected to the active layer by the ohmic contact layer. The ohmic contact layer is provided at a lateral side of the active layer and contacts the lateral side of the active layer.</p><p id="p0007" num="0007">According to another aspect of the invention, a display device is provided. The display device comprises the above-described thin film transistor.</p><p id="p0008" num="0008">According to still another aspect of the invention, a manufacturing method of a thin film transistor is provided. The thin film transistor comprises a gate electrode, a gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode. The method comprises: forming the ohmic contact layer by using an injection process.</p><heading id="h0004">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p0009" num="0009">In order to clearly illustrate the technical solution of the embodiments of the invention, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the invention and thus are not limitative of the invention.
<ul><li><figref idrefs="f0001">Fig.1</figref> is a cross-section schematic view illustrating a conventional oxide thin film transistor;</li><li><figref idrefs="f0002">Fig. 2</figref> is a flowchart illustrating a manufacturing method of a thin film transistor according to a first embodiment of the invention;</li><li><figref idrefs="f0003 f0004 f0005">Figs.3A-3H</figref> are cross-section schematic views illustrating the manufacturing method of the thin film transistor according to the first embodiment of the invention;<!-- EPO <DP n="3"> --></li><li><figref idrefs="f0005 f0006">Figs. 3I-3J</figref> are cross-section schematic views illustrating a manufacturing method of an array substrate according to the first embodiment of the invention;</li><li><figref idrefs="f0006 f0007 f0008 f0009 f0010">Figs. 4A-4L</figref> are cross-section schematic views illustrating a manufacturing method of a thin film transistor according to a second embodiment of the invention;</li><li><figref idrefs="f0010">Figs. 4M-4N</figref> are cross-section schematic views illustrating a manufacturing method of an array substrate according to the second embodiment of the invention;</li><li><figref idrefs="f0011 f0012 f0013 f0014 f0015 f0016 f0017">Figs. 5A-5R</figref> are cross-section schematic views illustrating a manufacturing method of a thin film transistor according to a third embodiment of the invention, wherein <figref idrefs="f0012">Fig. 5D</figref> is an enlargement view of a portion indicated by a mark A in <figref idrefs="f0011">Fig. 5C</figref>; and</li><li><figref idrefs="f0017 f0018">Figs. 5S-5T</figref> are cross-section schematic views illustrating a manufacturing method of an array substrate according to the third embodiment of the invention.</li></ul></p><heading id="h0005">DETAILED DESCRIPTION</heading><p id="p0010" num="0010">In order to make objects, technical details and advantages of the embodiments of the invention apparent, the technical solutions of the embodiment will be described in a clearly and fully understandable way in connection with the drawings related to the embodiments of the invention. It is obvious that the described embodiments are just a part but not all of the embodiments of the invention. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the invention.</p><p id="p0011" num="0011">The embodiments of the invention provide a thin film transistor and a manufacturing method thereof, an array substrate and a manufacturing method thereof, and a display device. In the manufacturing method of the thin film transistor, a patterning process is performed on a gate insulation layer to form a first groove and a second groove communicated with each other in the gate insulation layer, the first groove corresponds to a region where an active layer is to be formed and has a shape same as the active layer, the second groove corresponds to a region where an ohmic contact layer is to be formed and has a shape same as the ohmic contact layer, and a raw material for forming the ohmic contact layer is injected into the second groove to form the ohmic contact layer. In this way, the ohmic contact layer having a desired shape can be directly formed, and an etching process for<!-- EPO <DP n="4"> --> forming the ohmic contact layer can be omitted. Therefore, the process for forming the ohmic contact layer can be easily controlled, and damage caused by an etching solution (which is used in the etching process for forming the ohmic contact layer) on the active layer and the ohmic contact layer can be avoided.</p><heading id="h0006">First Embodiment</heading><p id="p0012" num="0012">The first embodiment of the invention provides a manufacturing method of a thin film transistor. The method comprises a procedure of forming a gate electrode, a gate insulation layer, an etching barrier layer, a source electrode and a drain electrode, and the method further comprises a procedure of forming an active layer and an ohmic contact layer. The procedure of forming the active layer and the ohmic contact layer comprises: performing a patterning process on the gate insulation layer to form a first groove and a second groove communicated with each other in the gate insulation layer, wherein the first groove corresponds to a region where the active layer is to be formed and has a shape same as the active layer, the second groove corresponds to a region where the ohmic contact layer is to be formed and has a shape same as the ohmic contact layer; and forming the active layer in the first groove and forming the ohmic contact layer in the second groove.</p><p id="p0013" num="0013">Referring to <figref idrefs="f0002">Fig. 2</figref> and <figref idrefs="f0003 f0006">Figs. 3A-3J</figref>, the method of manufacturing the thin film transistor according to the first embodiment of the invention mainly comprises the following steps.</p><p id="p0014" num="0014">Step 301: providing a substrate 301, and forming a gate electrode 302 on the substrate 301, as shown in <figref idrefs="f0003">Fig. 3A</figref>.</p><p id="p0015" num="0015">For example, the substrate 301 may be a substrate of inorganic material, such as a glass substrate, a quartz glass substrate and so on, or the substrate 301 may be a substrate of organic material.</p><p id="p0016" num="0016">For example, the gate electrode 302 may be a single layer formed by molybdenum (Mo), molybdenum niobium alloy (MoNb), aluminum (Al), aluminum neodymium alloy (AlNd), titanium (Ti) or copper (Cu), or the gate electrode 302 may be a laminated layer formed by two or more of the above-mentioned materials. Preferably, the gate electrode 302 is the single layer or the laminated layer formed by Mo, Al or an alloy comprising Mo, Al. A thickness of the gate electrode 302 may be about 100nm~500nm.<!-- EPO <DP n="5"> --></p><p id="p0017" num="0017">Step 302: forming a gate insulation layer 303 on the substrate after the step 301, as shown in <figref idrefs="f0003">Fig. 3B</figref>.</p><p id="p0018" num="0018">For example, the gate insulation layer 303 may be a single layer formed by silicon oxide (SiOx), silicon nitride (SiNx), hafnium oxide (HfOx), silicon oxynitride (SiON), or AlOx, or the gate insulation layer 303 may be a laminated layer formed by two or more of the above-mentioned materials. A plasma enhanced chemical vapor deposition (PECVD) process may be used to form the gate insulation layer 303. It should be noted that, there generally exist many silicon dangling bonds in the thin film formed by the PECVD process, which results in a large amount of defect states in the thin film. Thus, hydrogen atoms are introduced, so that the hydrogen atoms bond with the silicon dangling bonds to form the thin film with better quality. For example, the hydrogen content of the gate insulation layer 303 is higher than 1%. However, the hydrogen content of the gate insulation layer 303 should not be too large; the density of the thin film may be reduced if the hydrogen content is too large. Thus, preferably, the hydrogen content is controlled to be below about 10%. For example, the gate insulation layer 303 may be the laminated layer of SiNx and SiOx, or the gate insulation layer 303 may be the laminated layer of SiNx, SiON and SiOx. The total thickness of the gate insulation layer 303 may be about 300~600nm, and the thicknesses of respective films in the gate insulation layer 303 may be adjusted according to the practical requirements.</p><p id="p0019" num="0019">Step S303: performing a patterning process on the gate insulation layer 303 to form a first groove 301 and a second groove 302 communicated with each other in the gate insulation layer 303, wherein the first groove 311 corresponds to a region where an active layer is to be formed, the second groove 321 corresponds to a region where an ohmic contact layer is to be formed, and the second groove 321 is provided outside of the first groove 311 and is communicated with the first groove 311, as shown in <figref idrefs="f0004">Fig. 3E</figref>.</p><p id="p0020" num="0020">The following description of the step 303 is made by taking the case that a positive photoresist is employed as an example. First, a photoresist layer 310 is formed on the gate insulation layer 303, and then exposing and developing processes are performed on the photoresist layer 310 by using a mask plate 312. The mask plate 312 comprises a light transmitting region 312a and a light blocking region 312, as shown in <figref idrefs="f0003">Fig. 3C</figref>. After the exposing and developing processes, a photoresist-completely-retained region 330 and a<!-- EPO <DP n="6"> --> photoresist-completely-removed region 331 are formed, as shown in <figref idrefs="f0004">Fig. 3D</figref>. The gate insulation layer at the photoresist-completely-removed region 331 is etched to simultaneously form the first groove 311 and the second groove 321 communicated with each other, as shown in <figref idrefs="f0004">Fig. 3E</figref>.</p><p id="p0021" num="0021">For example, the first groove 311 and the second groove 321 have the same depth.</p><p id="p0022" num="0022">Step 304, forming the active layer 304 in the first groove 311 and forming the ohmic contact layer 305a in the second groove 321, as shown in <figref idrefs="f0004">Fig. 3F</figref>.</p><p id="p0023" num="0023">For example, a semiconductor layer is firstly formed, and then the semiconductor layer is patterned to form the active layer 304 in the first groove 311. For example, the semiconductor layer may be formed by a sputtering process, an epitaxial growth process and so on.</p><p id="p0024" num="0024">For example, the active layer 304 may be formed directly by a sputtering process with a mask, or an injection process such as inkjet printing process. When using the inkjet printing process, it needs to perform a curing and annealing process, and the annealing temperature may be set to 200∼500□.</p><p id="p0025" num="0025">For example, the active layer 304 may be formed by an oxide material comprising elements indium (In), gallium (Ga), zinc (Zn), tin (Sn) and so on, such as indium gallium zinc oxide (IGZO), indium zinc oxide (IZO), indium tin oxide (InSnO), indium gallium tin oxide (InGaSnO) and so on. Preferably, the active layer 304 is formed by IGZO or IZO. The thickness of the active layer 304 may be about 10∼100 nm.</p><p id="p0026" num="0026">After the active layer 304 is formed, a raw material for forming the ohmic contact layer is injected into the second groove 321 by an injection process to form the ohmic contact layer 305a.</p><p id="p0027" num="0027">For example, the ohmic contact layer 305a may be formed by an oxide material comprising elements In, Ga, Zn, Sn and so on, such as IGZO, IZO, InSnO, InGaSnO and so on. In order to improve the contact property between source and drain electrodes and the active layer, the conductivity of the ohmic contact layer 305a should be better than that of the active layer 304. For example, aluminum (Al), lithium (Li) or other metals may be doped into the ohmic contact layer 305a to increase the conductivity of the ohmic contact layer 305a.<!-- EPO <DP n="7"> --> For example, the thickness of the ohmic contact layer is same as that of the active layer, for example, about 10∼100 nm.</p><p id="p0028" num="0028">As described above, the ohmic contact layer is directly formed by using the injection process. Preferably, the ohmic contact layer is formed by using the inkjet printing process. Accordingly, it does not need to perform an etching process using an etching solution to form the ohmic contact layer, and the damage on the active layer caused by the etching solution can be avoided. In addition, when the ohmic contact layer is formed by using the inkjet printing process, it needs to perform a curing and annealing process, and the annealing temperature may be set to about 200∼500□.</p><p id="p0029" num="0029">In addition, the active layer and the ohmic contact layer may be both formed by using the injection process. In this case, the raw material for forming the ohmic contact layer and the raw material for forming the active layer may be respectively injected into the second groove and the first groove simultaneously. Alternatively, the raw material for forming the ohmic contact layer and the raw material for forming the active layer may be respectively injected into the second groove and the first groove in time sequence so as to avoid the interference between the raw material for forming the ohmic contact layer and the raw material for forming the active layer.</p><p id="p0030" num="0030">For example, the surface of the active layer 304 and the surface of the ohmic contact layer 305a are provided in the same plane, that is, the active layer 304 and the ohmic contact layer 305a are provided in the same layer. Thus, the ohmic contact property between the source and drain electrodes and the active layer can be improved.</p><p id="p0031" num="0031">For example, the ohmic contact layer 305a has a uniform conductivity. That is, the conductivity of the entire ohmic contact layer 305a is identical.</p><p id="p0032" num="0032">Step S305: forming an etching barrier layer 306 on the active layer 304, as shown in <figref idrefs="f0005">Fig. 3G</figref>.</p><p id="p0033" num="0033">For example, the etching barrier layer 306 may be a single layer formed by SiOx, SiNx, HfOx or AlOx, or the etching barrier layer 306 may be a laminated layer formed by two or more of the above-mentioned materials. In addition, the hydrogen content of the etching barrier layer 306 is controlled to be about 1% to 10%.</p><p id="p0034" num="0034">Step S306: forming a source and drain electrodes metal layer and performing a<!-- EPO <DP n="8"> --> patterning process to form a source electrode 307a and a drain electrode 307b, so that the source electrode 307a and the drain electrode 307b are respectively in contact with the ohmic contact layer 305a, as shown in <figref idrefs="f0005">Fig. 3H</figref>.</p><p id="p0035" num="0035">For example, the source and drain electrodes metal layer may be a single layer formed by Mo, MoNb, Al, AlNd, Ti or Cu, or the source and drain electrodes metal layer may be a laminated layer formed by two or more of the above-mentioned materials. Preferably, the source and drain electrodes metal layer may be the single layer or the laminated layer formed by Mo, Al or an alloy comprising Mo, Al.</p><p id="p0036" num="0036">The present embodiment further provides a manufacturing method of an array substrate. The manufacturing method of the array substrate comprises the above step S301 to step S306. In the step S301, a gate line (not shown) may be further formed, and the gate line is disposed at the same layer as the gate electrode 302. In the step S306, a data line (not shown) may be further formed, and the data line is disposed at the same layer as the source electrode 307a and the drain electrode 307b.</p><p id="p0037" num="0037">In addition, the manufacturing method of the array substrate further comprises the following steps.</p><p id="p0038" num="0038">Step S307: forming a passivation layer 308 on the source and drain electrodes, and performing a patterning process on the passivation layer 308 to form a via hole 308a, as shown in <figref idrefs="f0005">Fig. 3I</figref>.</p><p id="p0039" num="0039">For example, the passivation layer 308 may be a single layer formed by SiOx, SiNx, HfOx or AlOx, or the passivation layer 308 may be laminated layer formed by two or more of the above-mentioned materials. The passivation layer 308 may be formed by using a PECVD method. In addition, the hydrogen content of the passivation layer 308 is controlled to a relatively low level, and preferably, the hydrogen content is controlled to be about 1% to 10%.</p><p id="p0040" num="0040">Step S308: forming a pixel electrode layer on the passivation layer 308 and performing a patterning process to form a pixel electrode 309, as shown in <figref idrefs="f0006">Fig. 3J</figref>.</p><p id="p0041" num="0041">For example, the pixel electrode 309 may be formed by a transparent conductive material such as indium tin oxide (ITO). The pixel electrode layer 309 may be formed by a sputtering method, and may be subjected to an annealing treatment after the<!-- EPO <DP n="9"> --> sputtering process. A thickness of the pixel electrode may be about 20∼150 nm.</p><p id="p0042" num="0042">The pixel electrode 309 is connected with the drain electrode 307b through the via hole 308a.</p><p id="p0043" num="0043">In the present embodiment, the active layer and the ohmic contact layer are respectively formed in the first groove and the second groove communicated with each other in the gate insulation layer to be in direct contact with each other, so that the subsequent formed source and drain electrodes can be in good ohmic contact with the active layer by the ohmic contact layer.</p><p id="p0044" num="0044">In the present embodiment, by forming the first groove and the second groove in the gate insulation layer and injecting the raw material for forming the ohmic contact layer into the second groove, the ohmic contact layer with desired shape can be directly formed. Thus, the etching process for forming the ohmic contact layer can be omitted, and the damage caused by the etching solution (which is employed in the etching process for forming the ohmic contact layer) on the oxide active layer and the ohmic contact layer can be avoided.</p><heading id="h0007">Second Embodiment</heading><p id="p0045" num="0045">The second embodiment of the invention provides a method of manufacturing a thin film transistor. The present embodiment is different from the first embodiment in that: performing a patterning process on the gate insulation layer by using a dual-tone mask plate.</p><p id="p0046" num="0046">For example, in the present embodiment, the active layer and the ohmic contact layer are formed in the following manner.</p><p id="p0047" num="0047">First, forming a photoresist layer on the gate insulation layer, and performing exposing and developing processes on the photoresist layer by using the dual-tone mask plate to form a photoresist-completely-removed region, a photoresist-partially-retained region and a photoresist-completely-retained region, wherein the photoresist-completely-removed region corresponds to a region where the active layer is to be formed, the photoresist-partially-retained region corresponds to a region where the ohmic contact layer is to be formed, and the photoresist-completely-retained region corresponds to other region;</p><p id="p0048" num="0048">Next, performing a first etching process on the gate insulation layer in the photoresist-completely-removed region to form the first groove, and then forming the active layer in the first groove by using an injection process;<!-- EPO <DP n="10"> --></p><p id="p0049" num="0049">Next, removing the photoresist in the photoresist-partially-retained region, performing a second etching process on the gate insulation layer in this region to form the second groove, and then forming the ohmic contact layer in the second groove by using an injection process; and</p><p id="p0050" num="0050">Finally, removing the photoresist in the photoresist-completely-retained region.</p><p id="p0051" num="0051">Referring to <figref idrefs="f0006 f0007 f0008 f0009 f0010">Fig. 4A-4N</figref>, the method of manufacturing the thin film transistor according to the second embodiment may comprise the following steps.</p><p id="p0052" num="0052">Step 401: forming the gate electrode 402 on the substrate 401, as shown in <figref idrefs="f0006">Fig. 4A</figref>. This step is similar to the step S302 of the first embodiment, and details thereof are omitted here for simplicity.</p><p id="p0053" num="0053">Step 402: forming the gate insulation layer 403 on the substrate after the step S401, as shown in <figref idrefs="f0006">Fig. 4B</figref>. This step is similar to the step S302 of the first embodiment, and details thereof are omitted here for simplicity.</p><p id="p0054" num="0054">Step 403: performing a patterning process on the gate insulation layer 403 to form the first groove 411 and the second groove 421 communicated with each other, and forming the active layer 404 in the first groove 411 and forming the ohmic contact layer 405a in the second groove 421, as shown in <figref idrefs="f0009">Fig. 4J</figref>. The second groove 421 is provided outside of the first groove 411 and is communicated with the first groove 411.</p><p id="p0055" num="0055">The following will give a detailed description of the step 403 by taking the case that the positive photoresist is employed as an example. For example, the step 403 further comprises the following steps.</p><p id="p0056" num="0056">Step 4031: forming the photoresist layer 410 on the gate insulation layer 403, and performing exposing and developing processes on the photoresist layer 410 by using the dual-tone mask plate 412 to form the photoresist-completely-removed region 431, the photoresist-partially-retained region 432 and the photoresist-completely-retained region 430, as shown in <figref idrefs="f0007">Fig. 4D</figref>. The photoresist-completely-removed region 431 corresponds to the region where the first groove 411 is to be formed, the photoresist-partially-retained region 432 corresponds to the region where the second groove 421 is to be formed, and the photoresist-completely-retained region 430 corresponds to other region.<!-- EPO <DP n="11"> --></p><p id="p0057" num="0057">The above-described dual-tone mask plate 412 may be a half-tone mask plate or a gray-tone mask plate. As shown in <figref idrefs="f0007">Fig. 4C</figref>, the dual-tone mask plate 412 comprises a light transmitting region 412a, a light partially transmitting region 412b and a light blocking region.</p><p id="p0058" num="0058">Step 4032: performing the first etching process on the gate insulation layer in the photoresist-completely-removed region 431 to form the first groove 411, as shown in <figref idrefs="f0007">Fig. 4E</figref>.</p><p id="p0059" num="0059">Step 4033: forming the active layer 404 in the first groove 411, as shown in <figref idrefs="f0008">Fig. 4F</figref>.</p><p id="p0060" num="0060">For example, the injection process such as inkjet printing process is used to form the active layer 404 in the first groove.</p><p id="p0061" num="0061">Alternatively, a semiconductor layer may be formed firstly and then a patterning process is performed to form the active layer 404 in the first groove 411.</p><p id="p0062" num="0062">Step 4034: removing the photoresist in the photoresist-partially-retained region 432 by using an ashing process to expose the gate insulation layer in this region, as shown in <figref idrefs="f0008">Fig. 4G</figref>.</p><p id="p0063" num="0063">Step 4035: performing the second etching process on the exposed gate insulation layer in the photoresist-partially-retained region 432 to form the second groove, as shown in <figref idrefs="f0008">Fig. 4H</figref>. The second groove corresponds to the region where the ohmic contact layer is to be formed and has the same shape as the ohmic contact layer.</p><p id="p0064" num="0064">For example, the gate insulation layer is etched by using a dry etching method.</p><p id="p0065" num="0065">Step 4036: injecting the raw material for forming the ohmic contact layer into the second groove to form the ohmic contact layer 405a, as shown in <figref idrefs="f0009">Fig. 4I</figref>.</p><p id="p0066" num="0066">For example, the ohmic contact layer 405a has a uniform conductivity. That is, the conductivity of the entire ohmic contact layer 405a is identical.</p><p id="p0067" num="0067">Step 4037: removing the remaining photoresist layer in the photoresist-completely-retained region 430, as shown in <figref idrefs="f0009">Fig. 4J</figref>.</p><p id="p0068" num="0068">Step 404: forming the etching barrier layer 406 on the active layer 404, as shown in <figref idrefs="f0009">Fig. 4K</figref>.</p><p id="p0069" num="0069">Step 405: forming the source electrode 407a and the drain electrode 407b on<!-- EPO <DP n="12"> --> the etching barrier layer 406, as shown in <figref idrefs="f0010">Fig. 4L</figref>.</p><p id="p0070" num="0070">The present embodiment further provides a manufacturing method of an array substrate. The manufacturing method of the array substrate comprises the above steps 401 to 405. In the step 401, the gate line (not shown) may be further formed, and the gate line is disposed at the same layer as the gate electrode 402. In the step 407, the data line (not shown) may be further formed, and the data line is disposed at the same layer as the source electrode 407a and the drain electrode 407b.</p><p id="p0071" num="0071">In addition, the manufacturing method of the array substrate further comprises the following steps.</p><p id="p0072" num="0072">Step 406: forming the passivation layer 408 on the source electrode 407a and the drain electrode 407b, and performing a patterning process on the passivation layer 408 to form the via hole 408a, as shown in <figref idrefs="f0010">Fig. 4M</figref>.</p><p id="p0073" num="0073">Step 407: forming the pixel electrode layer on the passivation layer 408, and performing a patterning process to form the pixel electrode 409, as shown in <figref idrefs="f0010">Fig. 4N</figref>. The pixel electrode 409 is connected with the drain electrode 407b through the via hole 408a.</p><p id="p0074" num="0074">In the second embodiment, the materials of the gate electrode 402, the gate insulation layer 403, the active layer 404, the ohmic contact layer 405a, the etching barrier layer 406, the source and drain electrodes 407a and 407b, the passivation layer 408 and the pixel electrode 409 may be same as those in the first embodiment, and details thereof are omitted here for simplicity.</p><p id="p0075" num="0075">The second embodiment can achieve the same technical effect as the above described first embodiment. In addition, in the second embodiment, the ohmic contact layer and the active layer are separately formed, and thus the operability of the manufacturing process can be improved.</p><heading id="h0008">Third Embodiment</heading><p id="p0076" num="0076">The third embodiment provides a manufacturing method of a thin film transistor. The third embodiment is different from the first embodiment in that: the conductivity of the ohmic contact layer is not uniform, and is gradually increased in a direction from the active layer to the source or drain electrode.</p><p id="p0077" num="0077">For example, in the third embodiment, the ohmic contact layer comprises at<!-- EPO <DP n="13"> --> least two sub-ohmic-contact-layers in contact with each other in the direction from the active layer to the source or drain electrode, and the conductivities of the at least two sub-ohmic-contact-layers are gradually increased in the direction from the active layer to the source or drain electrode. The ohmic contact layer in the third embodiment can better improve the ohmic contact property between the active layer and the source and drain electrodes, so that the electron mobility can be improved further.</p><p id="p0078" num="0078">For example, in the third embodiment, the active layer and the ohmic contact layer are formed in the following manner.</p><p id="p0079" num="0079">Firstly, forming a photoresist layer on the gate insulation layer;</p><p id="p0080" num="0080">Next, performing exposing and developing processes on the photoresist layer by using a multi-tone mask plate so as to form a photoresist-completely-removed region, a first to n-th photoresist-partially-retained regions and a photoresist-completely-retained region, wherein n is an integer greater than 2, the thicknesses of the photoresist in the first to n-th photoresist-partially-retained regions are gradually increased, and the photoresist-completely-removed region corresponds to the region where the active layer is to be formed, the first to n-th photoresist-partially-retained regions correspond to the region where the ohmic contact layer is to be formed, and the photoresist-completely-retained region corresponds to other region;</p><p id="p0081" num="0081">Next, etching the gate insulation layer in the photoresist-completely-removed region to form the first groove, and then forming the active layer in the first groove by using an injection process;</p><p id="p0082" num="0082">Next, removing the photoresist in the first photoresist-partially-retained region and etching the gate insulation layer in this region to form a first portion of the second groove, and then forming a first sub-ohmic-contact-layer in the first portion of the second groove by using an injection process;</p><p id="p0083" num="0083">Next, removing the photoresist in the second photoresist-partially-retained region and etching the gate insulation layer in this region to form a second portion of the second groove, and then forming a second sub-ohmic-contact-layer in the second portion of the second groove by using an injection process;</p><p id="p0084" num="0084">Next, in the same way as that for forming the first sub-ohmic-contact-layer<!-- EPO <DP n="14"> --> and the second sub-ohmic-contact-layer, forming a third sub-ohmic-contact-layer up to a (n-1)-th sub-ohmic-contact-layer;</p><p id="p0085" num="0085">Next, removing the photoresist in the n-th photoresist-partially-retained region, and etching the gate insulation layer in this region to form a n-th portion of the second groove, and then forming a n-th sub-ohmic-contact-layer in the n-th portion of the second groove by using an injection process; and</p><p id="p0086" num="0086">Finally, removing the photoresist in the photoresist-completely-retained region.</p><p id="p0087" num="0087">The first sub-ohmic-contact-layer is in contact with the active layer, and the n-th ohmic contact layer is in contact with the source or drain electrode. The conductivity of the ohmic contact layer is gradually increased from the first sub-ohmic-contact-layer to the nth sub-ohmic-contact-layer. For example, materials with different conductivities may be used to form the first sub-ohmic-contact-layer to the n-th ohmic contact layer.</p><p id="p0088" num="0088">The following will give a detailed description of this embodiment by taking the case that the ohmic contact layer comprises three sub-ohmic-contact-layers in contact with each other as an example. The following only give a description of the process procedure of forming the active layer and the ohmic contact layer. The process procedure of forming other components (as shown in <figref idrefs="f0011">Fig. 5A, 5B</figref>, <figref idrefs="f0017">5R and 5S</figref>) are the same as those of the first embodiment or the second embodiment, and details thereof are omitted.</p><p id="p0089" num="0089">For example, as shown in <figref idrefs="f0018">Fig. 5T</figref>, the ohmic contact layer comprises a first sub-ohmic-contact-layer 505a-l, a third sub-ohmic-contact-layer 505a-3, and a second sub-ohmic-contact-layer 505a-2 between the first sub-ohmic-contact-layer 505a-1 and the second sub-ohmic-contact-layer 505a-2, the first sub-ohmic-contact-layer 505a-1 is in contact with the active layer 504, the third sub-ohmic-contact-layer 505a-3 is in contact with the source electrode 507a or the drain electrode 507b. The conductivity of the first sub-ohmic-contact-layer 505a-1 is lower than that of the second sub-ohmic-contact-layer 505a-2, and the conductivity of the second sub-ohmic-contact-layer 505a-2 is lower than that of the third sub-ohmic-contact-layer 505a-3.</p><p id="p0090" num="0090">For example, the second groove comprises a first portion, a second portion and a third portion that are formed by three etching processes, and the first portion of the second<!-- EPO <DP n="15"> --> groove, the second portion of the second groove and the third portion of the second groove are communicated with each other.</p><p id="p0091" num="0091">As shown in <figref idrefs="f0011">Fig. 5C</figref> and <figref idrefs="f0012">5D</figref>, a photoresist layer 510 is formed on the gate insulation layer 503, and exposing and developing processes are performed on the photoresist layer 510 by using a mask plate 512 having a completely exposing region 512a, a half exposing region 512c-3, a one-third exposing region 512c-2 and a one-fifth exposing region 512-c so as to form a photoresist-completely-retained region 530, a photoresist-completely-removed region 531, a first photoresist-partially-retained region 532, a second photoresist-partially-retained region 533, and a third photoresist-partially-retained region 534, as shown in <figref idrefs="f0012">Fig. 5E</figref>. The gate insulation layer 503 in the photoresist-completely-removed region 531 is etched to form the first groove 511, as shown in <figref idrefs="f0013">Fig. 5F</figref>. The active layer 504 is formed by injecting the raw material for forming the active layer 504 into the first groove 511, as shown in <figref idrefs="f0013">Fig. 5G</figref>. Alternatively, the active layer 504 may be formed in the first groove 511 by firstly forming a semiconductor layer and then performing a patterning process on the semiconductor layer.</p><p id="p0092" num="0092">After forming the active layer 504, the photoresist in the first photoresist-partially-retained region 532 is removed by an ashing process, as shown in <figref idrefs="f0013">Fig. 5H</figref>. The gate insulation layer 503 in the first photoresist-partially-retained region 532 is etched to form the first portion 521-1 of the second groove, as shown in <figref idrefs="f0014">Fig. 5I</figref>. The first sub-ohmic-contact-layer 505a-1 is formed in the first portion 521-1 of the second groove, as shown in <figref idrefs="f0014">Fig. 5J</figref>. The photoresist in the second photoresist-partially-retained region 533 is removed, as shown in <figref idrefs="f0014">Fig. 5K</figref>. The gate insulation layer 503 in the second photoresist-partially-retained region 533 is etched to form the second portion 521-2 of the second groove, as shown in <figref idrefs="f0015">Fig. 5L</figref>. The second sub-ohmic-contact-layer 505a-2 is formed in the second portion 521-2 of the second groove, as shown in <figref idrefs="f0015">Fig. 5M</figref>. The photoresist in the third photoresist-partially-retained region 534 is removed, as shown in <figref idrefs="f0015">Fig. 5N</figref>. The gate insulation layer 503 in the third photoresist-partially-retained region 534 is etched to form the third portion 521-3 of the second groove, as shown in <figref idrefs="f0016">Fig. 5O</figref>. The third sub-ohmic-contact-layer 505a-3 is formed in the third portion 521-3 of the second groove, as shown in <figref idrefs="f0016">Fig. 5P</figref>. Finally, the remaining photoresist layer 4 is removed to form a structure<!-- EPO <DP n="16"> --> shown in <figref idrefs="f0016">Fig. 5Q</figref>.</p><p id="p0093" num="0093">Among the first sub-ohmic-contact-layer, the second sub-ohmic-contact-layer and third sub-ohmic-contact-layer, the first sub-ohmic-contact-layer has a lowest conductivity, the third sub-ohmic-contact-layer has a highest conductivity, and the second sub-ohmic-contact-layer has a conductivity between the conductivity of the first sub-ohmic-contact-layer and the conductivity of the third sub-ohmic-contact-layer.</p><p id="p0094" num="0094">In the third embodiment, the portion of the ohmic contact layer that is in contact with the source electrode or the drain electrode has the highest conductivity, the portion of the ohmic contact layer that is in contact with the active layer has the lowest conductivity, and this lowest conductivity is still larger than the conductivity of the active layer. Thus, the ohmic contact property between the active layer and the source and drain electrodes can be further improved, and the electron mobility can be further improved as well.</p><p id="p0095" num="0095">The above-described first embodiment, second embodiment and third embodiment employ the positive photoresist; however, the negative photoresist may be used as well. In the case that the negative photoresist is used, it needs to adjust the pattern of the mask plate.</p><heading id="h0009">Fourth Embodiment</heading><p id="p0096" num="0096">The fourth embodiment provides a thin film transistor, and the thin film transistor is manufactured by using the manufacturing method according to one of the above embodiments. The oxide thin film transistor comprises a gate electrode, a gate insulation layer, an active layer, an ohmic contact layer, an etching barrier layer, a source electrode and a drain electrode. The gate insulation layer has a first groove which has a shape same as that of the active layer in shape and a second groove which has a shape same as that of the ohmic contact layer. The first groove and the second groove are communicated with each other. The active layer is formed in the first groove, and the ohmic contact layer is formed in the second groove.</p><p id="p0097" num="0097">For example, a surface of the active layer and a surface of the ohmic contact layer are provided in the same plane.</p><p id="p0098" num="0098">The ohmic contact layer may have a uniform conductivity.<!-- EPO <DP n="17"> --></p><p id="p0099" num="0099">Alternatively, the ohmic contact layer may have a conductivity that is gradually increased in a direction from the active layer to the source or drain electrode, so as to improve the ohmic contact property between the active layer and the ohmic contact layer and improve the electron mobility.</p><p id="p0100" num="0100">The thin film transistor according to the fourth embodiment has the structure same as that of the thin film transistor (as shown in <figref idrefs="f0005">Figs. 3H</figref>, <figref idrefs="f0010">4L</figref> and <figref idrefs="f0017">5R</figref>) formed by the manufacturing methods according to the above embodiments, and details thereof are omitted here for simplicity.</p><heading id="h0010">Fifth Embodiment</heading><p id="p0101" num="0101">The fifth embodiment provides a display device, and the display device comprises the above-described thin film transistor. For example, the display device may be any product or component having a display function, such as a liquid crystal panel, an electronic paper, an OLED panel, a liquid crystal TV, a liquid crystal display, a digital photo frame, a mobile phone, a tablet PC and so on.</p><p id="p0102" num="0102">The thin film transistor, the manufacturing method thereof and the display device according to the embodiments of the invention can improve the ohmic contact property between the active layer and the source and drain electrodes by providing the active layer and the ohmic contact layer in the same plane. Since the active layer and the ohmic contact layer are embedded in the gate insulation layer, the source and drain electrodes can achieve very good contact with the active layer, and the adverse influence caused by variation of previously-formed layer pattern is relatively small. The oxide ohmic contact layer is formed by the injection process such as inkjet printing process, and thus the damage caused by the etching solution on the oxide active layer and the ohmic contact layer can be avoided.</p><p id="p0103" num="0103">The method for forming a thin film in the above embodiments may comprise: depositing, coating, sputtering, printing or other methods; the patterning process in the above embodiments may comprise: coating photoresist, exposing and developing, etching, ashing, and removing photoresist, and the like.</p><p id="p0104" num="0104">It should be noted that, the above exemplary embodiments are only used to explain the basic principle of the invention, and do not intend to limit the invention. For example, the active layer may be formed by sputtering, and the inkjet printing process for<!-- EPO <DP n="18"> --> forming the ohmic contact layer may be modified. In addition, when performing the patterning process on the gate insulation layer, a plurality of exposing processes may be respectively performed by using a plurality of normal mask plates without using the above-described dual-tone mask plate or multi-tone mask plate.</p><p id="p0105" num="0105">The foregoing embodiments merely are exemplary embodiments of the invention, and not intended to define the scope of the invention, and the scope of the invention is determined by the appended claims.</p></description><claims mxw-id="PCLM90459394" lang="EN" load-source="patent-office"><!-- EPO <DP n="19"> --><claim id="c-en-0001" num="0001"><claim-text>A thin film transistor, comprising a gate electrode, a gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode, and the source electrode and the drain electrode connecting to the active layer by the ohmic contact layer,<br/>
wherein the ohmic contact layer is provided at a lateral side of the active layer and contacts the lateral side of the active layer.</claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The thin film transistor according to Claim 1, wherein the gate insulation layer has a first groove and a second groove communicated with each other, the active layer is formed in the first groove, and the ohmic contact layer is formed in the second groove.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The thin film transistor according to Claim 1 or 2, wherein the ohmic contact layer comprises at least two sub-ohmic-contact-layers in contact with each other in a direction from the active layer to the source or drain electrode, and the conductivities of the at least two sub-ohmic-contact-layers are gradually increased in the direction from the active layer to the source or drain electrode.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The thin film transistor according to Claim 1 or 2, wherein the ohmic contact layer has a uniform conductivity.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The thin film transistor according to Claim 1 or 2, wherein the active layer and the ohmic contact layer are provided in a same layer.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The thin film transistor according to Claim 2, wherein the first groove and the second groove have a same depth.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The thin film transistor according to Claim 2, wherein the second groove is provided outside of the first groove.<!-- EPO <DP n="20"> --></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The thin film transistor according to Claim 3, wherein the at least two sub-ohmic-contact-layers are provided in a same layer.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>A display device, wherein the display device comprises a thin film transistor according to any one of Claims 1-8.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>A manufacturing method of a thin film transistor, the thin film transistor comprising a gate electrode, a gate insulation layer, an active layer, an ohmic contact layer, a source electrode and a drain electrode,<br/>
wherein the method comprises: forming the ohmic contact layer by an injection process.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The manufacturing method of the thin film transistor according to Claim 10, wherein the method comprises:
<claim-text>forming a first groove and a second groove communicated with each other in the gate insulation layer;</claim-text>
<claim-text>forming the active layer in the first groove; and</claim-text>
<claim-text>forming the ohmic contact layer in the second groove by the injection process.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The manufacturing method of the thin film transistor according to Claim 11, wherein the ohmic contact layer has a uniform conductivity.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The manufacturing method of the thin film transistor according to Claim 11, wherein a conductivity of the ohmic contact layer is not uniform, and the method comprises:
<claim-text>forming a photoresist layer on the gate insulation layer;</claim-text>
<claim-text>performing exposing and developing processes on the photoresist layer by using a multi-tone mask plate so as to form a photoresist-completely-removed region, a first to n-th photoresist-partially-retained regions and a photoresist-completely-retained region, wherein n is an integer greater than 2, thicknesses of the photoresist in the first to n-th photoresist-partially-retained regions are gradually increased, and the<!-- EPO <DP n="21"> --> photoresist-completely-removed region corresponds to a region where the active layer is to be formed, the first to n-th photoresist-partially-retained regions correspond to a region where the ohmic contact layer is to be formed, and the photoresist-completely-retained region corresponds to other region;</claim-text>
<claim-text>etching the gate insulation layer in the photoresist-completely-removed region to form the first groove, and then forming the active layer in the first groove;</claim-text>
<claim-text>removing the photoresist in the first photoresist-partially-retained region and etching the gate insulation layer in this region to form a first portion of the second groove, and then forming a first sub-ohmic-contact-layer in the first portion of the second groove by using the injection process;</claim-text>
<claim-text>removing the photoresist in the second photoresist-partially-retained region and etching the gate insulation layer in this region to form a second portion of the second groove, and then forming a second sub-ohmic-contact-layer in the second portion of the second groove by using the injection process;</claim-text>
<claim-text>in the same way as that for forming the first sub-ohmic-contact-layer and the second sub-ohmic-contact-layer, forming a third sub-ohmic-contact-layer up to a (n-1)-th sub-ohmic-contact-layer;</claim-text>
<claim-text>removing the photoresist in the n-th photoresist-partially-retained region, and etching the gate insulation layer in this region to form a n-th portion of the second groove, and then forming a n-th sub-ohmic-contact-layer in the n-th portion of the second groove by using the injection process; and</claim-text>
<claim-text>removing the photoresist in the photoresist-completely-retained region.</claim-text></claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The manufacturing method of the thin film transistor according to Claim 13, wherein the first sub-ohmic-contact-layer, the second ohmic contact layer up to the n-th ohmic contact layer are provided in a same layer.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The manufacturing method of the thin film transistor according to Claim 11, wherein the first groove has a shape same as that of the active layer, and the second groove<!-- EPO <DP n="22"> --> has a shape same as that of the ohmic contact layer.</claim-text></claim><claim id="c-en-0016" num="0016"><claim-text>The manufacturing method of the thin film transistor according to Claim 11, wherein the second groove is provided outside of the first groove.</claim-text></claim><claim id="c-en-0017" num="0017"><claim-text>The manufacturing method of the thin film transistor according to Claim 11, wherein the first groove and the second groove have a same depth.</claim-text></claim><claim id="c-en-0018" num="0018"><claim-text>The manufacturing method of the thin film transistor according to Claim 11, wherein the active layer and the ohmic contact layer are provided in a same layer.</claim-text></claim><claim id="c-en-0019" num="0019"><claim-text>The manufacturing method of the thin film transistor according to Claim 10, wherein the injection process is an inkjet printing process.</claim-text></claim><claim id="c-en-0020" num="0020"><claim-text>The manufacturing method of the thin film transistor according to any one of Claims 10-13, wherein the active layer is formed by an injection process.</claim-text></claim><claim id="c-en-0021" num="0021"><claim-text>The manufacturing method of the thin film transistor according to Claim 20, wherein the injection process is an inkjet printing process.</claim-text></claim></claims><drawings mxw-id="PDW20422124" load-source="patent-office"><!-- EPO <DP n="23"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="113" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="140" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0003" num="3A,3B,3C"><img id="if0003" file="imgf0003.tif" wi="165" he="208" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0004" num="3D,3E,3F"><img id="if0004" file="imgf0004.tif" wi="165" he="216" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0005" num="3G,3H,3I"><img id="if0005" file="imgf0005.tif" wi="165" he="222" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0006" num="3J,4A,4B"><img id="if0006" file="imgf0006.tif" wi="165" he="203" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0007" num="4C,4D,4E"><img id="if0007" file="imgf0007.tif" wi="164" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0008" num="4F,4G,4H"><img id="if0008" file="imgf0008.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0009" num="4I,4J,4K"><img id="if0009" file="imgf0009.tif" wi="165" he="216" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0010" num="4L,4M,4N"><img id="if0010" file="imgf0010.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0011" num="5A,5B,5C"><img id="if0011" file="imgf0011.tif" wi="165" he="214" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0012" num="5D,5E"><img id="if0012" file="imgf0012.tif" wi="165" he="191" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0013" num="5F,5G,5H"><img id="if0013" file="imgf0013.tif" wi="165" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0014" num="5I,5J,5K"><img id="if0014" file="imgf0014.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0015" num="5L,5M,5N"><img id="if0015" file="imgf0015.tif" wi="159" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="38"> --><figure id="f0016" num="5O,5P,5Q"><img id="if0016" file="imgf0016.tif" wi="161" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="39"> --><figure id="f0017" num="5R,5S"><img id="if0017" file="imgf0017.tif" wi="165" he="224" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="40"> --><figure id="f0018" num="5T"><img id="if0018" file="imgf0018.tif" wi="165" he="101" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="163" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="165" he="230" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="165" he="229" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
