INFO-FLOW: Workspace C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol opened at Thu May 09 19:03:58 +0800 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.199 sec.
Execute     set_part xcvc1902-vsva2197-2mp-e-s 
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsva2197-2mp-e-s 
Execute       create_platform xcvc1902-vsva2197-2mp-e-s -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
Command       create_platform done; 4.875 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.269 sec.
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 5.217 sec.
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h' to the project
Command     add_files done; 1.374 sec.
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -I c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src  c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 3.333 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 3.333 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 3.333 -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.333ns.
Execute     config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
Execute     config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
Execute     config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
Execute     config_rtl -module_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 2.5 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 2.5 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 189.902 MB.
Execute         set_directive_top v_frmbuf_wr -name=v_frmbuf_wr 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp as C++
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp -foptimization-record-file=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -Ic:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -Ic:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp.clang.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 7.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.678 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 47.607 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 47.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.583 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Command         ap_part_info done; 0.523 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp -Ic:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls -Ic:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.333 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.clang.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'dstImg3' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1299:15)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 101.079 seconds; current allocated memory: 191.895 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.g.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 15.453 sec.
Execute         run_link_or_opt -opt -out C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.035 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 13.131 sec.
Execute         run_link_or_opt -opt -out C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_frmbuf_wr -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_frmbuf_wr -reflow-float-conversion -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.995 sec.
Execute         run_link_or_opt -out C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_frmbuf_wr 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_frmbuf_wr -mllvm -hls-db-dir -mllvm C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=dpss_vck190_pt_v_frmbuf_wr_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=3.333 -x ir C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 -device-name-info=xcvc1902-vsva2197-2MP-e-S 2> C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,968 Compile/Link C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,968 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,202 Unroll/Inline (step 1) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,202 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,409 Unroll/Inline (step 2) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,409 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,402 Unroll/Inline (step 3) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,402 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,218 Unroll/Inline (step 4) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,218 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,091 Array/Struct (step 1) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,091 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,919 Array/Struct (step 2) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,919 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,940 Array/Struct (step 3) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,940 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,479 Array/Struct (step 4) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,479 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,526 Array/Struct (step 5) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,526 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,458 Performance (step 1) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,458 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,433 Performance (step 2) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,433 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,377 Performance (step 3) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,377 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,377 Performance (step 4) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,377 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,365 HW Transforms (step 1) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,365 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,350 HW Transforms (step 2) C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,350 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(ap_uint<120>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' (c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:227:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:289:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<120, ap_uint<10> >(hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<120>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<12, ap_uint<10> >::Scalar()' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<12, ap_uint<10> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'bytePlanes' into disaggregation list because there's stream pragma applied on the struct field (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:93:9)
INFO: [HLS 214-377] Adding 'bytePlanes' into disaggregation list because there's stream pragma applied on the struct field (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:89:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:227:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18)
INFO: [HLS 214-210] Disaggregating variable 'bytePlanes' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:78:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_635_2' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:635:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_639_3' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:639:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_641_4' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:641:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_677_6' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:677:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_681_7' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:681:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_683_8' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:683:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_809_10' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:809:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_813_11' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:813:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_825_12' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:825:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_946_14' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:946:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_950_15' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:950:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_952_16' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:952:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_961_17' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:961:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_1' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:279:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_2' is marked as complete unroll implied by the pipeline pragma (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:281:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_635_2' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:635:20) in function 'MultiPixStream2Bytes' completely with a factor of 2 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_639_3' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:639:24) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_641_4' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:641:25) in function 'MultiPixStream2Bytes' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_677_6' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:677:20) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_681_7' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:681:24) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_683_8' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:683:25) in function 'MultiPixStream2Bytes' completely with a factor of 2 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_809_10' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:809:21) in function 'MultiPixStream2Bytes' completely with a factor of 6 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_813_11' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:813:25) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_825_12' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:825:24) in function 'MultiPixStream2Bytes' completely with a factor of 8 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_946_14' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:946:21) in function 'MultiPixStream2Bytes' completely with a factor of 8 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_950_15' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:950:25) in function 'MultiPixStream2Bytes' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_952_16' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:952:26) in function 'MultiPixStream2Bytes' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_961_17' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:961:24) in function 'MultiPixStream2Bytes' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:279:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 4 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:221:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_281_2' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:281:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:221:0)
INFO: [HLS 214-248] Applying array_partition to 'pix': Complete partitioning on dimension 1. (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'img' with compact=bit mode in 120-bits (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:77:18)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_1316_1'(C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316:21) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'VITIS_LOOP_1326_2'(C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326:32) has been inferred on bundle 'mm_video'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326:32)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 40.372 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 191.895 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_frmbuf_wr -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.563 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 191.895 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.391 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 191.895 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_632_1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_674_5' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_806_9' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 683 for loop 'VITIS_LOOP_943_13' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 683) < AVE (= 2047)) for loop 'VITIS_LOOP_943_13' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329:18) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_1316_1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316:30) in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4095 to 2048 for loop 'VITIS_LOOP_1326_2' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326:41) in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16383 to 1920 for loop 'loop_width' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 8191)) for loop 'loop_width' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 4320 for loop 'loop_height' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 4320) < AVE (= 32767)) for loop 'loop_height' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [HLS 200-805] An internal stream 'img' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FrmbufWrHlsDataFlow' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:78:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
Command           transform done; 1.242 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:204:1) in function 'v_frmbuf_wr'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:925:47) to (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:939:3) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63:11) to (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257:3) in function 'AXIvideo2MultiPixStream'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_frmbuf_wr' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:115)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Bytes2AXIMMvideo' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1312:32)...3 expression(s) balanced.
Command           transform done; 0.395 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 191.895 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 1.167 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 191.895 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.96 sec.
Command       elaborate done; 146.323 sec.
Execute       ap_eval exec zip -j C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.853 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
Execute         ap_set_top_model v_frmbuf_wr 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
Execute         get_model_list v_frmbuf_wr -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_frmbuf_wr 
Execute         preproc_iomode -model FrmbufWrHlsDataFlow 
Execute         preproc_iomode -model Bytes2AXIMMvideo 
Execute         preproc_iomode -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         preproc_iomode -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         preproc_iomode -model MultiPixStream2Bytes 
Execute         preproc_iomode -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         preproc_iomode -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         preproc_iomode -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         preproc_iomode -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list v_frmbuf_wr -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 MultiPixStream2Bytes Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 Bytes2AXIMMvideo FrmbufWrHlsDataFlow v_frmbuf_wr
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         apply_spec_resource_limit MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
INFO-FLOW: Configuring Module : MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         apply_spec_resource_limit MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
INFO-FLOW: Configuring Module : MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         apply_spec_resource_limit MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
INFO-FLOW: Configuring Module : MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         apply_spec_resource_limit MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
INFO-FLOW: Configuring Module : MultiPixStream2Bytes ...
Execute         set_default_model MultiPixStream2Bytes 
Execute         apply_spec_resource_limit MultiPixStream2Bytes 
INFO-FLOW: Configuring Module : Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 ...
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         apply_spec_resource_limit Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
INFO-FLOW: Configuring Module : Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 ...
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         apply_spec_resource_limit Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
INFO-FLOW: Configuring Module : Bytes2AXIMMvideo ...
Execute         set_default_model Bytes2AXIMMvideo 
Execute         apply_spec_resource_limit Bytes2AXIMMvideo 
INFO-FLOW: Configuring Module : FrmbufWrHlsDataFlow ...
Execute         set_default_model FrmbufWrHlsDataFlow 
Execute         apply_spec_resource_limit FrmbufWrHlsDataFlow 
INFO-FLOW: Configuring Module : v_frmbuf_wr ...
Execute         set_default_model v_frmbuf_wr 
Execute         apply_spec_resource_limit v_frmbuf_wr 
INFO-FLOW: Model list for preprocess: entry_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 MultiPixStream2Bytes Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 Bytes2AXIMMvideo FrmbufWrHlsDataFlow v_frmbuf_wr
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         cdfg_preprocess -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
INFO-FLOW: Preprocessing Module: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         cdfg_preprocess -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
INFO-FLOW: Preprocessing Module: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         cdfg_preprocess -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
INFO-FLOW: Preprocessing Module: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 ...
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         cdfg_preprocess -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
INFO-FLOW: Preprocessing Module: MultiPixStream2Bytes ...
Execute         set_default_model MultiPixStream2Bytes 
Execute         cdfg_preprocess -model MultiPixStream2Bytes 
Execute         rtl_gen_preprocess MultiPixStream2Bytes 
INFO-FLOW: Preprocessing Module: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 ...
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         cdfg_preprocess -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         rtl_gen_preprocess Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
INFO-FLOW: Preprocessing Module: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 ...
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         cdfg_preprocess -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         rtl_gen_preprocess Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
INFO-FLOW: Preprocessing Module: Bytes2AXIMMvideo ...
Execute         set_default_model Bytes2AXIMMvideo 
Execute         cdfg_preprocess -model Bytes2AXIMMvideo 
Execute         rtl_gen_preprocess Bytes2AXIMMvideo 
INFO-FLOW: Preprocessing Module: FrmbufWrHlsDataFlow ...
Execute         set_default_model FrmbufWrHlsDataFlow 
Execute         cdfg_preprocess -model FrmbufWrHlsDataFlow 
Execute         rtl_gen_preprocess FrmbufWrHlsDataFlow 
INFO-FLOW: Preprocessing Module: v_frmbuf_wr ...
Execute         set_default_model v_frmbuf_wr 
Execute         cdfg_preprocess -model v_frmbuf_wr 
Execute         rtl_gen_preprocess v_frmbuf_wr 
INFO-FLOW: Model list for synthesis: entry_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 MultiPixStream2Bytes Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 Bytes2AXIMMvideo FrmbufWrHlsDataFlow v_frmbuf_wr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.583 sec.
Command           list_part done; 0.614 sec.
Command         syn_report done; 0.648 sec.
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.18 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (2.792 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.900 ns, effective delay budget: 2.433 ns).
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:
	'store' operation 0 bit ('j_write_ln257', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) of constant 0 on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 [53]  (0.493 ns)
	'load' operation 11 bit ('j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln257', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257) [62]  (0.802 ns)
	axis read operation ('empty', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268) on port 's_axis_video_V_data_V' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268) [71]  (1.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln226') [77]  (0.000 ns)
	'store' operation 0 bit ('axi_data_write_ln226', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226) of variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268 on local variable 'axi.data', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226 [79]  (0.496 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.284 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         schedule -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_943_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'VITIS_LOOP_943_13'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.293 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.sched.adb -f 
Command         db_write done; 0.125 sec.
INFO-FLOW: Finish scheduling MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         bind -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.bind.adb -f 
Command         db_write done; 0.117 sec.
INFO-FLOW: Finish binding MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         schedule -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_806_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_806_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.601 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         bind -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         schedule -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_674_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_674_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.497 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         bind -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         schedule -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_632_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_632_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.451 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.
Execute         set_default_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         bind -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2Bytes 
Execute         schedule -model MultiPixStream2Bytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.429 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2Bytes.
Execute         set_default_model MultiPixStream2Bytes 
Execute         bind -model MultiPixStream2Bytes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.162 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2Bytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         schedule -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1316_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1316_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.238 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.sched.adb -f 
INFO-FLOW: Finish scheduling Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         bind -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.bind.adb -f 
INFO-FLOW: Finish binding Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         schedule -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1326_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1326_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.
Execute         set_default_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         bind -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.bind.adb -f 
INFO-FLOW: Finish binding Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bytes2AXIMMvideo 
Execute         schedule -model Bytes2AXIMMvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Bytes2AXIMMvideo.
Execute         set_default_model Bytes2AXIMMvideo 
Execute         bind -model Bytes2AXIMMvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.bind.adb -f 
INFO-FLOW: Finish binding Bytes2AXIMMvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FrmbufWrHlsDataFlow 
Execute         schedule -model FrmbufWrHlsDataFlow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Bytes2AXIMMvideo_U0 (from entry_proc_U0 to Bytes2AXIMMvideo_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.sched.adb -f 
INFO-FLOW: Finish scheduling FrmbufWrHlsDataFlow.
Execute         set_default_model FrmbufWrHlsDataFlow 
Execute         bind -model FrmbufWrHlsDataFlow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.158 sec.
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.bind.adb -f 
INFO-FLOW: Finish binding FrmbufWrHlsDataFlow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_frmbuf_wr 
Execute         schedule -model v_frmbuf_wr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.281 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.verbose.sched.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.sched.adb -f 
INFO-FLOW: Finish scheduling v_frmbuf_wr.
Execute         set_default_model v_frmbuf_wr 
Execute         bind -model v_frmbuf_wr 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.151 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 191.895 MB.
Execute         syn_report -verbosereport -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.verbose.bind.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.121 sec.
Execute         db_write -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.bind.adb -f 
INFO-FLOW: Finish binding v_frmbuf_wr.
Execute         get_model_list v_frmbuf_wr -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         rtl_gen_preprocess MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         rtl_gen_preprocess MultiPixStream2Bytes 
Execute         rtl_gen_preprocess Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         rtl_gen_preprocess Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         rtl_gen_preprocess Bytes2AXIMMvideo 
Execute         rtl_gen_preprocess FrmbufWrHlsDataFlow 
Execute         rtl_gen_preprocess v_frmbuf_wr 
INFO-FLOW: Model list for RTL generation: entry_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 MultiPixStream2Bytes Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 Bytes2AXIMMvideo FrmbufWrHlsDataFlow v_frmbuf_wr
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_entry_proc 
Execute         syn_report -csynth -model entry_proc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model entry_proc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model entry_proc -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model entry_proc -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.123 sec.
Execute         syn_report -verbosereport -model reg<unsigned short> -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model reg<unsigned short> -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_5_8_10_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
Command         create_rtl_model done; 1.035 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Command         db_write done; 0.208 sec.
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
Command         create_rtl_model done; 1.032 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.981 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Command             ap_family_info done; 0.259 sec.
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 5.224 sec.
Command           list_part done; 5.562 sec.
Command         syn_report done; 6.918 sec.
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.976 sec.
Command           list_part done; 0.989 sec.
Command         syn_report done; 1.058 sec.
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.206 sec.
Execute         db_write -model AXIvideo2MultiPixStream -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.133 sec.
Execute         gen_tb_info AXIvideo2MultiPixStream -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
Command         gen_tb_info done; 0.117 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13' pipeline 'VITIS_LOOP_943_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13'.
Command         create_rtl_model done; 0.356 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.215 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
Execute         syn_report -csynth -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.15 sec.
Command           list_part done; 0.163 sec.
Command         syn_report done; 0.246 sec.
Execute         syn_report -rtlxml -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.adb 
Command         db_write done; 0.141 sec.
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9' pipeline 'VITIS_LOOP_806_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9'.
Command         create_rtl_model done; 0.837 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.023 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
Execute         syn_report -csynth -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.167 sec.
Command           list_part done; 0.197 sec.
Command         syn_report done; 0.253 sec.
Execute         syn_report -rtlxml -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.adb 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5' pipeline 'VITIS_LOOP_674_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
Execute         syn_report -csynth -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.adb 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1' pipeline 'VITIS_LOOP_632_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         gen_rtl MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
Execute         syn_report -csynth -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.adb 
Execute         db_write -model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2Bytes -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_13ns_6ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
Command         create_rtl_model done; 0.295 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2Bytes -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes 
Execute         gen_rtl MultiPixStream2Bytes -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes 
Execute         syn_report -csynth -model MultiPixStream2Bytes -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model MultiPixStream2Bytes -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/MultiPixStream2Bytes_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model MultiPixStream2Bytes -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model MultiPixStream2Bytes -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.adb 
Command         db_write done; 0.117 sec.
Execute         db_write -model MultiPixStream2Bytes -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2Bytes -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1' pipeline 'VITIS_LOOP_1316_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1'.
Command         create_rtl_model done; 0.596 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         gen_rtl Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
Execute         syn_report -csynth -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.484 sec.
Command           list_part done; 0.494 sec.
Command         syn_report done; 0.561 sec.
Execute         syn_report -rtlxml -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.adb 
Execute         db_write -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2' pipeline 'VITIS_LOOP_1326_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2'.
Command         create_rtl_model done; 0.521 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         gen_rtl Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
Execute         syn_report -csynth -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         db_write -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.adb 
Execute         db_write -model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Bytes2AXIMMvideo -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
Command         create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bytes2AXIMMvideo -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo 
Command         gen_rtl done; 0.191 sec.
Execute         gen_rtl Bytes2AXIMMvideo -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_Bytes2AXIMMvideo 
Command         gen_rtl done; 0.291 sec.
Execute         syn_report -csynth -model Bytes2AXIMMvideo -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/Bytes2AXIMMvideo_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 7.723 sec.
Command           list_part done; 7.732 sec.
Command         syn_report done; 8.056 sec.
Execute         syn_report -rtlxml -model Bytes2AXIMMvideo -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/Bytes2AXIMMvideo_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.325 sec.
Command           list_part done; 0.334 sec.
Command         syn_report done; 0.434 sec.
Execute         syn_report -verbosereport -model Bytes2AXIMMvideo -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.287 sec.
Execute         db_write -model Bytes2AXIMMvideo -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.adb 
Command         db_write done; 0.189 sec.
Execute         db_write -model Bytes2AXIMMvideo -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bytes2AXIMMvideo -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FrmbufWrHlsDataFlow -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrmbufWrHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_c_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_c_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_val2_c9_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_val2_c_U(dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
Command         create_rtl_model done; 0.818 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 44.931 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl FrmbufWrHlsDataFlow -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow 
Execute         gen_rtl FrmbufWrHlsDataFlow -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow 
Execute         syn_report -csynth -model FrmbufWrHlsDataFlow -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/FrmbufWrHlsDataFlow_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command             ap_part_info done; 0.219 sec.
Command           list_part done; 0.251 sec.
Command         syn_report done; 0.319 sec.
Execute         syn_report -rtlxml -model FrmbufWrHlsDataFlow -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/FrmbufWrHlsDataFlow_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model FrmbufWrHlsDataFlow -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.193 sec.
Execute         db_write -model FrmbufWrHlsDataFlow -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.adb 
Execute         db_write -model FrmbufWrHlsDataFlow -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FrmbufWrHlsDataFlow -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_frmbuf_wr -top_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -sub_prefix dpss_vck190_pt_v_frmbuf_wr_0_0_ -mg_file C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'stride', 'video_format', 'frm_buffer', 'frm_buffer2', 'frm_buffer3' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_17ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [RTMG 210-279] Implementing memory 'dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.562 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 191.895 MB.
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_frmbuf_wr -istop -style xilinx -f -lang vhdl -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/vhdl/dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr 
Execute         gen_rtl v_frmbuf_wr -istop -style xilinx -f -lang vlog -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/verilog/dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr 
Execute         syn_report -csynth -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/v_frmbuf_wr_csynth.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -rtlxml -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/v_frmbuf_wr_csynth.xml 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -verbosereport -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.verbose.rpt 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Command         syn_report done; 0.131 sec.
Execute         db_write -model v_frmbuf_wr -f -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.adb 
Execute         db_write -model v_frmbuf_wr -bindview -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_frmbuf_wr -p C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr 
Execute         export_constraint_db -f -tool general -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.constraint.tcl 
Execute         syn_report -designview -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.design.xml 
Command         syn_report done; 0.641 sec.
Execute         syn_report -csynthDesign -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvc1902-vsva2197-2MP-e-S 
Execute             ap_family_info -name xcvc1902-vsva2197-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvc1902-vsva2197-2MP-e-S -data family 
Execute         syn_report -wcfg -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_frmbuf_wr -o C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.protoinst 
Execute         sc_get_clocks v_frmbuf_wr 
Execute         sc_get_portdomain v_frmbuf_wr 
INFO-FLOW: Model list for RTL component generation: entry_proc {reg<unsigned short>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 MultiPixStream2Bytes Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 Bytes2AXIMMvideo FrmbufWrHlsDataFlow v_frmbuf_wr
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2Bytes] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1
INFO-FLOW: Handling components in module [Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bytes2AXIMMvideo] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.compgen.tcl 
INFO-FLOW: Handling components in module [FrmbufWrHlsDataFlow] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0
INFO-FLOW: Handling components in module [v_frmbuf_wr] ... 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.tcl 
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Found component dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both.
INFO-FLOW: Append model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13
INFO-FLOW: Append model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9
INFO-FLOW: Append model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5
INFO-FLOW: Append model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1
INFO-FLOW: Append model MultiPixStream2Bytes
INFO-FLOW: Append model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1
INFO-FLOW: Append model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2
INFO-FLOW: Append model Bytes2AXIMMvideo
INFO-FLOW: Append model FrmbufWrHlsDataFlow
INFO-FLOW: Append model v_frmbuf_wr
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1 dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1 dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1 dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0 dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0 dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1 dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1 dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both entry_proc reg_unsigned_short_s AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 MultiPixStream2Bytes Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 Bytes2AXIMMvideo FrmbufWrHlsDataFlow v_frmbuf_wr
INFO-FLOW: Generating C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13
INFO-FLOW: To file: write model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9
INFO-FLOW: To file: write model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5
INFO-FLOW: To file: write model MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1
INFO-FLOW: To file: write model MultiPixStream2Bytes
INFO-FLOW: To file: write model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1
INFO-FLOW: To file: write model Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2
INFO-FLOW: To file: write model Bytes2AXIMMvideo
INFO-FLOW: To file: write model FrmbufWrHlsDataFlow
INFO-FLOW: To file: write model v_frmbuf_wr
INFO-FLOW: Generating C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.206 sec.
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.633 sec.
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 1.104 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db' modelList='dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S
dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0
dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R
dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R
dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi
dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
entry_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1
MultiPixStream2Bytes
Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1
Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2
Bytes2AXIMMvideo
FrmbufWrHlsDataFlow
v_frmbuf_wr
' expOnly='0'
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.compgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.tcl 
Execute           source ./dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL.slave.tcl 
Command         ap_source done; 0.213 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.88 seconds; current allocated memory: 191.895 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dpss_vck190_pt_v_frmbuf_wr_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S
dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0
dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R
dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R
dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi
dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
entry_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1
MultiPixStream2Bytes
Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1
Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2
Bytes2AXIMMvideo
FrmbufWrHlsDataFlow
v_frmbuf_wr
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.constraint.tcl 
Execute         sc_get_clocks v_frmbuf_wr 
Execute         source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME mm_video_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME mm_video DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST v_frmbuf_wr MODULE2INSTS {v_frmbuf_wr v_frmbuf_wr FrmbufWrHlsDataFlow grp_FrmbufWrHlsDataFlow_fu_186 entry_proc entry_proc_U0 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_230 grp_reg_unsigned_short_s_fu_258} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_150 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_201 MultiPixStream2Bytes MultiPixStream2Bytes_U0 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549 Bytes2AXIMMvideo Bytes2AXIMMvideo_U0 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1_fu_204 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2_fu_214} INST2MODULE {v_frmbuf_wr v_frmbuf_wr grp_FrmbufWrHlsDataFlow_fu_186 FrmbufWrHlsDataFlow entry_proc_U0 entry_proc AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_reg_unsigned_short_s_fu_230 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_150 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_reg_unsigned_short_s_fu_258 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_201 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol MultiPixStream2Bytes_U0 MultiPixStream2Bytes grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549 MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 Bytes2AXIMMvideo_U0 Bytes2AXIMMvideo grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1_fu_204 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2_fu_214 Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2} INSTDATA {v_frmbuf_wr {DEPTH 1 CHILDREN grp_FrmbufWrHlsDataFlow_fu_186} grp_FrmbufWrHlsDataFlow_fu_186 {DEPTH 2 CHILDREN {entry_proc_U0 AXIvideo2MultiPixStream_U0 MultiPixStream2Bytes_U0 Bytes2AXIMMvideo_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} AXIvideo2MultiPixStream_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_s_fu_230 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_150 grp_reg_unsigned_short_s_fu_258 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_201}} grp_reg_unsigned_short_s_fu_230 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_150 {DEPTH 4 CHILDREN {}} grp_reg_unsigned_short_s_fu_258 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_170 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_201 {DEPTH 4 CHILDREN {}} MultiPixStream2Bytes_U0 {DEPTH 3 CHILDREN {grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549}} grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13_fu_436 {DEPTH 4 CHILDREN {}} grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9_fu_481 {DEPTH 4 CHILDREN {}} grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5_fu_519 {DEPTH 4 CHILDREN {}} grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1_fu_549 {DEPTH 4 CHILDREN {}} Bytes2AXIMMvideo_U0 {DEPTH 3 CHILDREN {grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1_fu_204 grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2_fu_214}} grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1_fu_204 {DEPTH 4 CHILDREN {}} grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2_fu_214 {DEPTH 4 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_322_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257 VARIABLE j_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_291_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:253 VARIABLE i_2 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_1913_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:943 VARIABLE x_2 LOOP VITIS_LOOP_943_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_1174_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806 VARIABLE x_3 LOOP VITIS_LOOP_806_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_4_fu_862_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674 VARIABLE x_4 LOOP VITIS_LOOP_674_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_6_fu_970_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:632 VARIABLE x_6 LOOP VITIS_LOOP_632_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2Bytes {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln925_fu_717_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:925 VARIABLE add_ln925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln926_fu_733_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:926 VARIABLE add_ln926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_14ns_25_1_1_U191 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:926 VARIABLE mul_ln926 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub389_fu_782_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:926 VARIABLE sub389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_11_fu_883_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:939 VARIABLE y_11 LOOP loop_RGB8_YUV8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln789_fu_981_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:789 VARIABLE add_ln789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub220_fu_1025_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:789 VARIABLE sub220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_9_fu_1084_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:802 VARIABLE y_9 LOOP loop_Y_UV10_Y_UV10_420 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln658_fu_1162_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:658 VARIABLE add_ln658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub117_fu_1214_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:658 VARIABLE sub117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_7_fu_1325_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:670 VARIABLE y_7 LOOP loop_YUYV8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_1259_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub40_fu_1297_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:616 VARIABLE sub40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_5_fu_1402_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:628 VARIABLE y_5 LOOP loop_RGBX10_YUVX10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1316_fu_125_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316 VARIABLE add_ln1316 LOOP VITIS_LOOP_1316_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1326_fu_125_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326 VARIABLE add_ln1326 LOOP VITIS_LOOP_1326_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bytes2AXIMMvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_250_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_off_fu_296_p2 SOURCE {} VARIABLE p_off LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_13_fu_399_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1312 VARIABLE y_13 LOOP loop_Bytes2AXIMMvideo_2planes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1316_fu_429_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1316 VARIABLE add_ln1316 LOOP loop_Bytes2AXIMMvideo_2planes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1322_fu_455_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1322 VARIABLE add_ln1322 LOOP loop_Bytes2AXIMMvideo_2planes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1326_fu_526_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326 VARIABLE add_ln1326 LOOP loop_Bytes2AXIMMvideo_2planes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME offsetUV_1_fu_552_p2 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1334 VARIABLE offsetUV_1 LOOP loop_Bytes2AXIMMvideo_2planes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} FrmbufWrHlsDataFlow {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_frm_buffer_c_U SOURCE :0 VARIABLE HwReg_frm_buffer_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_frm_buffer2_c_U SOURCE :0 VARIABLE HwReg_frm_buffer2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME WidthInBytes_val2_c9_U SOURCE :0 VARIABLE WidthInBytes_val2_c9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_U SOURCE :0 VARIABLE img LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {120 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bytePlanes_plane0_U SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:78 VARIABLE bytePlanes_plane0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 480 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bytePlanes_plane1_U SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:78 VARIABLE bytePlanes_plane1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 480 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME WidthInBytes_val2_c_U SOURCE :0 VARIABLE WidthInBytes_val2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 1 BRAM 16 URAM 0}} v_frmbuf_wr {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_16s_16_1_1_U244 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:194 VARIABLE mul_ln194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_17ns_31_1_1_U245 SOURCE C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:181 VARIABLE mul_ln181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME BYTES_PER_PIXEL_U SOURCE {} VARIABLE BYTES_PER_PIXEL LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 44 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME MEMORY2LIVE_U SOURCE {} VARIABLE MEMORY2LIVE LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 44 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 34 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 1.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.07 seconds; current allocated memory: 191.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix dpss_vck190_pt_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix dpss_vck190_pt_v_frmbuf_wr_0_0_.
Execute         syn_report -model v_frmbuf_wr -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 358.23 MHz
Command       autosyn done; 111.036 sec.
Command     csynth_design done; 258.418 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 258.418 seconds; current allocated memory: 2.863 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 2.5
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_frmbuf_wr xml_exists=0
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=50 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_sparsemux_5_8_10_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_urem_13ns_6ns_13_17_seq_1
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_12ns_14ns_25_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w32_d4_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d3_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w120_d2_S
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w256_d480_B
dpss_vck190_pt_v_frmbuf_wr_0_0_fifo_w16_d2_S
dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0
dpss_vck190_pt_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_3ns_16s_16_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_mul_15ns_17ns_31_1_1
dpss_vck190_pt_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R
dpss_vck190_pt_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R
dpss_vck190_pt_v_frmbuf_wr_0_0_mm_video_m_axi
dpss_vck190_pt_v_frmbuf_wr_0_0_CTRL_s_axi
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
dpss_vck190_pt_v_frmbuf_wr_0_0_regslice_both
entry_proc
reg_unsigned_short_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5
MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1
MultiPixStream2Bytes
Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1
Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2
Bytes2AXIMMvideo
FrmbufWrHlsDataFlow
v_frmbuf_wr
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_943_13.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes_Pipeline_VITIS_LOOP_632_1.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2Bytes.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/Bytes2AXIMMvideo.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/FrmbufWrHlsDataFlow.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.constraint.tcl 
Execute       sc_get_clocks v_frmbuf_wr 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dpss_vck190_pt_v_frmbuf_wr_0_0_v_frmbuf_wr
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 2_5 C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.compgen.dataonly.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=v_frmbuf_wr
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.rtl_wrap.cfg.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.constraint.tcl 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.148 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 27.995 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 27.996 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.482 sec.
