{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 17:49:36 2017 " "Info: Processing started: Wed Aug 30 17:49:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_Divider:inst8\|clk_out_sig " "Info: Detected ripple clock \"Clk_Divider:inst8\|clk_out_sig\" as buffer" {  } { { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Divider:inst8\|clk_out_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register mario:inst\|sigY\[2\] register mario_draw:inst1\|mVGA_RGB\[1\] -14.267 ns " "Info: Slack time is -14.267 ns for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"mario:inst\|sigY\[2\]\" and destination register \"mario_draw:inst1\|mVGA_RGB\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.417 ns + Largest register register " "Info: + Largest register to register requirement is -1.417 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.972 ns + " "Info: + Setup relationship between source and destination is 0.972 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.175 ns + Largest " "Info: + Largest clock skew is -2.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.609 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 120 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 120; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.609 ns mario_draw:inst1\|mVGA_RGB\[1\] 3 REG LCFF_X41_Y25_N17 1 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X41_Y25_N17; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.534 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.58 % ) " "Info: Total cell delay = 0.537 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 79.42 % ) " "Info: Total interconnect delay = 2.072 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 4.784 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 4.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.787 ns) 2.401 ns Clk_Divider:inst8\|clk_out_sig 2 REG LCFF_X31_Y32_N1 1 " "Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 1; REG Node = 'Clk_Divider:inst8\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.422 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.216 ns Clk_Divider:inst8\|clk_out_sig~clkctrl 3 COMB CLKCTRL_G8 86 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.216 ns; Loc. = CLKCTRL_G8; Fanout = 86; COMB Node = 'Clk_Divider:inst8\|clk_out_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.784 ns mario:inst\|sigY\[2\] 4 REG LCFF_X32_Y21_N7 8 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.784 ns; Loc. = LCFF_X32_Y21_N7; Fanout = 8; REG Node = 'mario:inst\|sigY\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigY[2] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.14 % ) " "Info: Total cell delay = 2.303 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 51.86 % ) " "Info: Total interconnect delay = 2.481 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.784 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigY[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.784 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigY[2] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.784 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigY[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.784 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigY[2] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.784 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigY[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.784 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigY[2] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.850 ns - Longest register register " "Info: - Longest register to register delay is 12.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mario:inst\|sigY\[2\] 1 REG LCFF_X32_Y21_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y21_N7; Fanout = 8; REG Node = 'mario:inst\|sigY\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mario:inst|sigY[2] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.414 ns) 1.507 ns mario_draw:inst1\|Add1~1 2 COMB LCCOMB_X35_Y23_N0 2 " "Info: 2: + IC(1.093 ns) + CELL(0.414 ns) = 1.507 ns; Loc. = LCCOMB_X35_Y23_N0; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.507 ns" { mario:inst|sigY[2] mario_draw:inst1|Add1~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.578 ns mario_draw:inst1\|Add1~3 3 COMB LCCOMB_X35_Y23_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.578 ns; Loc. = LCCOMB_X35_Y23_N2; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~3 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.649 ns mario_draw:inst1\|Add1~5 4 COMB LCCOMB_X35_Y23_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.649 ns; Loc. = LCCOMB_X35_Y23_N4; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~3 mario_draw:inst1|Add1~5 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.720 ns mario_draw:inst1\|Add1~7 5 COMB LCCOMB_X35_Y23_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.720 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~5 mario_draw:inst1|Add1~7 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.130 ns mario_draw:inst1\|Add1~8 6 COMB LCCOMB_X35_Y23_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.130 ns; Loc. = LCCOMB_X35_Y23_N8; Fanout = 1; COMB Node = 'mario_draw:inst1\|Add1~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~8 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.504 ns) 3.090 ns mario_draw:inst1\|LessThan3~13 7 COMB LCCOMB_X36_Y23_N14 1 " "Info: 7: + IC(0.456 ns) + CELL(0.504 ns) = 3.090 ns; Loc. = LCCOMB_X36_Y23_N14; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.960 ns" { mario_draw:inst1|Add1~8 mario_draw:inst1|LessThan3~13 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.161 ns mario_draw:inst1\|LessThan3~15 8 COMB LCCOMB_X36_Y23_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.161 ns; Loc. = LCCOMB_X36_Y23_N16; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~13 mario_draw:inst1|LessThan3~15 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.232 ns mario_draw:inst1\|LessThan3~17 9 COMB LCCOMB_X36_Y23_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.232 ns; Loc. = LCCOMB_X36_Y23_N18; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~15 mario_draw:inst1|LessThan3~17 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.642 ns mario_draw:inst1\|LessThan3~18 10 COMB LCCOMB_X36_Y23_N20 12 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.642 ns; Loc. = LCCOMB_X36_Y23_N20; Fanout = 12; COMB Node = 'mario_draw:inst1\|LessThan3~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|LessThan3~17 mario_draw:inst1|LessThan3~18 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.420 ns) 5.105 ns mario_draw:inst1\|drawing_request~3 11 COMB LCCOMB_X36_Y25_N6 14 " "Info: 11: + IC(1.043 ns) + CELL(0.420 ns) = 5.105 ns; Loc. = LCCOMB_X36_Y25_N6; Fanout = 14; COMB Node = 'mario_draw:inst1\|drawing_request~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.463 ns" { mario_draw:inst1|LessThan3~18 mario_draw:inst1|drawing_request~3 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.275 ns) 6.421 ns mario_draw:inst1\|Mux6~0 12 COMB LCCOMB_X38_Y23_N30 9 " "Info: 12: + IC(1.041 ns) + CELL(0.275 ns) = 6.421 ns; Loc. = LCCOMB_X38_Y23_N30; Fanout = 9; COMB Node = 'mario_draw:inst1\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.316 ns" { mario_draw:inst1|drawing_request~3 mario_draw:inst1|Mux6~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.406 ns) 7.860 ns mario_draw:inst1\|Mux6~1 13 COMB LCCOMB_X40_Y25_N2 1 " "Info: 13: + IC(1.033 ns) + CELL(0.406 ns) = 7.860 ns; Loc. = LCCOMB_X40_Y25_N2; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux6~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.439 ns" { mario_draw:inst1|Mux6~0 mario_draw:inst1|Mux6~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 8.255 ns mario_draw:inst1\|Mux6~3 14 COMB LCCOMB_X40_Y25_N18 1 " "Info: 14: + IC(0.246 ns) + CELL(0.149 ns) = 8.255 ns; Loc. = LCCOMB_X40_Y25_N18; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux6~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.395 ns" { mario_draw:inst1|Mux6~1 mario_draw:inst1|Mux6~3 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.150 ns) 8.836 ns mario_draw:inst1\|Mux118~13 15 COMB LCCOMB_X41_Y25_N22 2 " "Info: 15: + IC(0.431 ns) + CELL(0.150 ns) = 8.836 ns; Loc. = LCCOMB_X41_Y25_N22; Fanout = 2; COMB Node = 'mario_draw:inst1\|Mux118~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.581 ns" { mario_draw:inst1|Mux6~3 mario_draw:inst1|Mux118~13 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.150 ns) 9.719 ns mario_draw:inst1\|Mux118~92 16 COMB LCCOMB_X41_Y22_N10 1 " "Info: 16: + IC(0.733 ns) + CELL(0.150 ns) = 9.719 ns; Loc. = LCCOMB_X41_Y22_N10; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~92'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.883 ns" { mario_draw:inst1|Mux118~13 mario_draw:inst1|Mux118~92 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.436 ns) 10.903 ns mario_draw:inst1\|Mux118~93 17 COMB LCCOMB_X41_Y25_N18 1 " "Info: 17: + IC(0.748 ns) + CELL(0.436 ns) = 10.903 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~93'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.184 ns" { mario_draw:inst1|Mux118~92 mario_draw:inst1|Mux118~93 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 11.575 ns mario_draw:inst1\|Mux118~18 18 COMB LCCOMB_X41_Y25_N20 1 " "Info: 18: + IC(0.252 ns) + CELL(0.420 ns) = 11.575 ns; Loc. = LCCOMB_X41_Y25_N20; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.672 ns" { mario_draw:inst1|Mux118~93 mario_draw:inst1|Mux118~18 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 12.102 ns mario_draw:inst1\|Mux118~19 19 COMB LCCOMB_X41_Y25_N30 1 " "Info: 19: + IC(0.252 ns) + CELL(0.275 ns) = 12.102 ns; Loc. = LCCOMB_X41_Y25_N30; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.527 ns" { mario_draw:inst1|Mux118~18 mario_draw:inst1|Mux118~19 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 12.766 ns mario_draw:inst1\|Mux118~22 20 COMB LCCOMB_X41_Y25_N16 1 " "Info: 20: + IC(0.244 ns) + CELL(0.420 ns) = 12.766 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~22'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.664 ns" { mario_draw:inst1|Mux118~19 mario_draw:inst1|Mux118~22 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.850 ns mario_draw:inst1\|mVGA_RGB\[1\] 21 REG LCFF_X41_Y25_N17 1 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 12.850 ns; Loc. = LCFF_X41_Y25_N17; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { mario_draw:inst1|Mux118~22 mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.278 ns ( 41.07 % ) " "Info: Total cell delay = 5.278 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.572 ns ( 58.93 % ) " "Info: Total interconnect delay = 7.572 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.850 ns" { mario:inst|sigY[2] mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~3 mario_draw:inst1|Add1~5 mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~8 mario_draw:inst1|LessThan3~13 mario_draw:inst1|LessThan3~15 mario_draw:inst1|LessThan3~17 mario_draw:inst1|LessThan3~18 mario_draw:inst1|drawing_request~3 mario_draw:inst1|Mux6~0 mario_draw:inst1|Mux6~1 mario_draw:inst1|Mux6~3 mario_draw:inst1|Mux118~13 mario_draw:inst1|Mux118~92 mario_draw:inst1|Mux118~93 mario_draw:inst1|Mux118~18 mario_draw:inst1|Mux118~19 mario_draw:inst1|Mux118~22 mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.850 ns" { mario:inst|sigY[2] {} mario_draw:inst1|Add1~1 {} mario_draw:inst1|Add1~3 {} mario_draw:inst1|Add1~5 {} mario_draw:inst1|Add1~7 {} mario_draw:inst1|Add1~8 {} mario_draw:inst1|LessThan3~13 {} mario_draw:inst1|LessThan3~15 {} mario_draw:inst1|LessThan3~17 {} mario_draw:inst1|LessThan3~18 {} mario_draw:inst1|drawing_request~3 {} mario_draw:inst1|Mux6~0 {} mario_draw:inst1|Mux6~1 {} mario_draw:inst1|Mux6~3 {} mario_draw:inst1|Mux118~13 {} mario_draw:inst1|Mux118~92 {} mario_draw:inst1|Mux118~93 {} mario_draw:inst1|Mux118~18 {} mario_draw:inst1|Mux118~19 {} mario_draw:inst1|Mux118~22 {} mario_draw:inst1|mVGA_RGB[1] {} } { 0.000ns 1.093ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.000ns 0.000ns 0.000ns 1.043ns 1.041ns 1.033ns 0.246ns 0.431ns 0.733ns 0.748ns 0.252ns 0.252ns 0.244ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.410ns 0.420ns 0.275ns 0.406ns 0.149ns 0.150ns 0.150ns 0.436ns 0.420ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.784 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigY[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.784 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigY[2] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.031ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.850 ns" { mario:inst|sigY[2] mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~3 mario_draw:inst1|Add1~5 mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~8 mario_draw:inst1|LessThan3~13 mario_draw:inst1|LessThan3~15 mario_draw:inst1|LessThan3~17 mario_draw:inst1|LessThan3~18 mario_draw:inst1|drawing_request~3 mario_draw:inst1|Mux6~0 mario_draw:inst1|Mux6~1 mario_draw:inst1|Mux6~3 mario_draw:inst1|Mux118~13 mario_draw:inst1|Mux118~92 mario_draw:inst1|Mux118~93 mario_draw:inst1|Mux118~18 mario_draw:inst1|Mux118~19 mario_draw:inst1|Mux118~22 mario_draw:inst1|mVGA_RGB[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.850 ns" { mario:inst|sigY[2] {} mario_draw:inst1|Add1~1 {} mario_draw:inst1|Add1~3 {} mario_draw:inst1|Add1~5 {} mario_draw:inst1|Add1~7 {} mario_draw:inst1|Add1~8 {} mario_draw:inst1|LessThan3~13 {} mario_draw:inst1|LessThan3~15 {} mario_draw:inst1|LessThan3~17 {} mario_draw:inst1|LessThan3~18 {} mario_draw:inst1|drawing_request~3 {} mario_draw:inst1|Mux6~0 {} mario_draw:inst1|Mux6~1 {} mario_draw:inst1|Mux6~3 {} mario_draw:inst1|Mux118~13 {} mario_draw:inst1|Mux118~92 {} mario_draw:inst1|Mux118~93 {} mario_draw:inst1|Mux118~18 {} mario_draw:inst1|Mux118~19 {} mario_draw:inst1|Mux118~22 {} mario_draw:inst1|mVGA_RGB[1] {} } { 0.000ns 1.093ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.000ns 0.000ns 0.000ns 1.043ns 1.041ns 1.033ns 0.246ns 0.431ns 0.733ns 0.748ns 0.252ns 0.252ns 0.244ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.410ns 0.420ns 0.275ns 0.406ns 0.149ns 0.150ns 0.150ns 0.436ns 0.420ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0' 171 " "Warning: Can't achieve timing requirement Clock Setup: 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0' along 171 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register mario:inst\|X_speed\[7\] register mario:inst\|sigX\[8\] 23.856 ns " "Info: Slack time is 23.856 ns for clock \"CLOCK_27\" between source register \"mario:inst\|X_speed\[7\]\" and destination register \"mario:inst\|sigX\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "75.87 MHz 13.181 ns " "Info: Fmax is 75.87 MHz (period= 13.181 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.829 ns + Largest register register " "Info: + Largest register to register requirement is 36.829 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.759 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.787 ns) 2.401 ns Clk_Divider:inst8\|clk_out_sig 2 REG LCFF_X31_Y32_N1 1 " "Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 1; REG Node = 'Clk_Divider:inst8\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.422 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.216 ns Clk_Divider:inst8\|clk_out_sig~clkctrl 3 COMB CLKCTRL_G8 86 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.216 ns; Loc. = CLKCTRL_G8; Fanout = 86; COMB Node = 'Clk_Divider:inst8\|clk_out_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.759 ns mario:inst\|sigX\[8\] 4 REG LCFF_X37_Y22_N29 5 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.759 ns; Loc. = LCFF_X37_Y22_N29; Fanout = 5; REG Node = 'mario:inst\|sigX\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.543 ns" { Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigX[8] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.39 % ) " "Info: Total cell delay = 2.303 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.456 ns ( 51.61 % ) " "Info: Total interconnect delay = 2.456 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.759 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigX[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.759 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigX[8] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.006ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 4.753 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 4.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.787 ns) 2.401 ns Clk_Divider:inst8\|clk_out_sig 2 REG LCFF_X31_Y32_N1 1 " "Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 1; REG Node = 'Clk_Divider:inst8\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.422 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.216 ns Clk_Divider:inst8\|clk_out_sig~clkctrl 3 COMB CLKCTRL_G8 86 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.216 ns; Loc. = CLKCTRL_G8; Fanout = 86; COMB Node = 'Clk_Divider:inst8\|clk_out_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 4.753 ns mario:inst\|X_speed\[7\] 4 REG LCFF_X35_Y22_N17 4 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 4.753 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 4; REG Node = 'mario:inst\|X_speed\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.537 ns" { Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|X_speed[7] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.45 % ) " "Info: Total cell delay = 2.303 ns ( 48.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.450 ns ( 51.55 % ) " "Info: Total interconnect delay = 2.450 ns ( 51.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|X_speed[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|X_speed[7] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.000ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.759 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigX[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.759 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigX[8] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.006ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|X_speed[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|X_speed[7] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.000ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.759 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigX[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.759 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigX[8] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.006ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|X_speed[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|X_speed[7] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.000ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.973 ns - Longest register register " "Info: - Longest register to register delay is 12.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mario:inst\|X_speed\[7\] 1 REG LCFF_X35_Y22_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 4; REG Node = 'mario:inst\|X_speed\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mario:inst|X_speed[7] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.371 ns) 1.708 ns mario:inst\|Equal3~6 2 COMB LCCOMB_X37_Y22_N2 2 " "Info: 2: + IC(1.337 ns) + CELL(0.371 ns) = 1.708 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 2; COMB Node = 'mario:inst\|Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.708 ns" { mario:inst|X_speed[7] mario:inst|Equal3~6 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.436 ns) 3.336 ns mario:inst\|X_speed~10 3 COMB LCCOMB_X31_Y23_N24 1 " "Info: 3: + IC(1.192 ns) + CELL(0.436 ns) = 3.336 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'mario:inst\|X_speed~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.628 ns" { mario:inst|Equal3~6 mario:inst|X_speed~10 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.437 ns) 4.504 ns mario:inst\|X_speed~11 4 COMB LCCOMB_X30_Y22_N18 1 " "Info: 4: + IC(0.731 ns) + CELL(0.437 ns) = 4.504 ns; Loc. = LCCOMB_X30_Y22_N18; Fanout = 1; COMB Node = 'mario:inst\|X_speed~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.168 ns" { mario:inst|X_speed~10 mario:inst|X_speed~11 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.437 ns) 6.457 ns mario:inst\|X_speed~13 5 COMB LCCOMB_X33_Y22_N10 36 " "Info: 5: + IC(1.516 ns) + CELL(0.437 ns) = 6.457 ns; Loc. = LCCOMB_X33_Y22_N10; Fanout = 36; COMB Node = 'mario:inst\|X_speed~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.953 ns" { mario:inst|X_speed~11 mario:inst|X_speed~13 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 7.514 ns mario:inst\|X_speed~43 6 COMB LCCOMB_X35_Y22_N14 3 " "Info: 6: + IC(0.782 ns) + CELL(0.275 ns) = 7.514 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 3; COMB Node = 'mario:inst\|X_speed~43'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.057 ns" { mario:inst|X_speed~13 mario:inst|X_speed~43 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.414 ns) 8.352 ns mario:inst\|Add4~3 7 COMB LCCOMB_X36_Y22_N2 2 " "Info: 7: + IC(0.424 ns) + CELL(0.414 ns) = 8.352 ns; Loc. = LCCOMB_X36_Y22_N2; Fanout = 2; COMB Node = 'mario:inst\|Add4~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { mario:inst|X_speed~43 mario:inst|Add4~3 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.423 ns mario:inst\|Add4~5 8 COMB LCCOMB_X36_Y22_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.423 ns; Loc. = LCCOMB_X36_Y22_N4; Fanout = 2; COMB Node = 'mario:inst\|Add4~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~3 mario:inst|Add4~5 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.494 ns mario:inst\|Add4~7 9 COMB LCCOMB_X36_Y22_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.494 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 2; COMB Node = 'mario:inst\|Add4~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~5 mario:inst|Add4~7 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.565 ns mario:inst\|Add4~9 10 COMB LCCOMB_X36_Y22_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.565 ns; Loc. = LCCOMB_X36_Y22_N8; Fanout = 2; COMB Node = 'mario:inst\|Add4~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~7 mario:inst|Add4~9 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.636 ns mario:inst\|Add4~11 11 COMB LCCOMB_X36_Y22_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.636 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 2; COMB Node = 'mario:inst\|Add4~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~9 mario:inst|Add4~11 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.707 ns mario:inst\|Add4~13 12 COMB LCCOMB_X36_Y22_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.707 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 2; COMB Node = 'mario:inst\|Add4~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~11 mario:inst|Add4~13 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.866 ns mario:inst\|Add4~15 13 COMB LCCOMB_X36_Y22_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.159 ns) = 8.866 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 2; COMB Node = 'mario:inst\|Add4~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { mario:inst|Add4~13 mario:inst|Add4~15 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.937 ns mario:inst\|Add4~17 14 COMB LCCOMB_X36_Y22_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.937 ns; Loc. = LCCOMB_X36_Y22_N16; Fanout = 2; COMB Node = 'mario:inst\|Add4~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~15 mario:inst|Add4~17 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.008 ns mario:inst\|Add4~19 15 COMB LCCOMB_X36_Y22_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.008 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 2; COMB Node = 'mario:inst\|Add4~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~17 mario:inst|Add4~19 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.079 ns mario:inst\|Add4~21 16 COMB LCCOMB_X36_Y22_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.079 ns; Loc. = LCCOMB_X36_Y22_N20; Fanout = 2; COMB Node = 'mario:inst\|Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~19 mario:inst|Add4~21 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.150 ns mario:inst\|Add4~23 17 COMB LCCOMB_X36_Y22_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.150 ns; Loc. = LCCOMB_X36_Y22_N22; Fanout = 2; COMB Node = 'mario:inst\|Add4~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~21 mario:inst|Add4~23 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.221 ns mario:inst\|Add4~25 18 COMB LCCOMB_X36_Y22_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.221 ns; Loc. = LCCOMB_X36_Y22_N24; Fanout = 2; COMB Node = 'mario:inst\|Add4~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~23 mario:inst|Add4~25 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.292 ns mario:inst\|Add4~27 19 COMB LCCOMB_X36_Y22_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.292 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 2; COMB Node = 'mario:inst\|Add4~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~25 mario:inst|Add4~27 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.363 ns mario:inst\|Add4~29 20 COMB LCCOMB_X36_Y22_N28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.363 ns; Loc. = LCCOMB_X36_Y22_N28; Fanout = 2; COMB Node = 'mario:inst\|Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~27 mario:inst|Add4~29 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.509 ns mario:inst\|Add4~31 21 COMB LCCOMB_X36_Y22_N30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.146 ns) = 9.509 ns; Loc. = LCCOMB_X36_Y22_N30; Fanout = 2; COMB Node = 'mario:inst\|Add4~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { mario:inst|Add4~29 mario:inst|Add4~31 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.580 ns mario:inst\|Add4~33 22 COMB LCCOMB_X36_Y21_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.580 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 2; COMB Node = 'mario:inst\|Add4~33'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~31 mario:inst|Add4~33 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.651 ns mario:inst\|Add4~35 23 COMB LCCOMB_X36_Y21_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.651 ns; Loc. = LCCOMB_X36_Y21_N2; Fanout = 2; COMB Node = 'mario:inst\|Add4~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~33 mario:inst|Add4~35 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.722 ns mario:inst\|Add4~37 24 COMB LCCOMB_X36_Y21_N4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.722 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 2; COMB Node = 'mario:inst\|Add4~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~35 mario:inst|Add4~37 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.793 ns mario:inst\|Add4~39 25 COMB LCCOMB_X36_Y21_N6 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.793 ns; Loc. = LCCOMB_X36_Y21_N6; Fanout = 2; COMB Node = 'mario:inst\|Add4~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~37 mario:inst|Add4~39 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.864 ns mario:inst\|Add4~41 26 COMB LCCOMB_X36_Y21_N8 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.864 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 2; COMB Node = 'mario:inst\|Add4~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~39 mario:inst|Add4~41 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.935 ns mario:inst\|Add4~43 27 COMB LCCOMB_X36_Y21_N10 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.935 ns; Loc. = LCCOMB_X36_Y21_N10; Fanout = 2; COMB Node = 'mario:inst\|Add4~43'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~41 mario:inst|Add4~43 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.006 ns mario:inst\|Add4~45 28 COMB LCCOMB_X36_Y21_N12 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.006 ns; Loc. = LCCOMB_X36_Y21_N12; Fanout = 2; COMB Node = 'mario:inst\|Add4~45'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~43 mario:inst|Add4~45 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.165 ns mario:inst\|Add4~47 29 COMB LCCOMB_X36_Y21_N14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.159 ns) = 10.165 ns; Loc. = LCCOMB_X36_Y21_N14; Fanout = 2; COMB Node = 'mario:inst\|Add4~47'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { mario:inst|Add4~45 mario:inst|Add4~47 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.236 ns mario:inst\|Add4~49 30 COMB LCCOMB_X36_Y21_N16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.236 ns; Loc. = LCCOMB_X36_Y21_N16; Fanout = 2; COMB Node = 'mario:inst\|Add4~49'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~47 mario:inst|Add4~49 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.307 ns mario:inst\|Add4~51 31 COMB LCCOMB_X36_Y21_N18 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 10.307 ns; Loc. = LCCOMB_X36_Y21_N18; Fanout = 2; COMB Node = 'mario:inst\|Add4~51'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~49 mario:inst|Add4~51 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.378 ns mario:inst\|Add4~53 32 COMB LCCOMB_X36_Y21_N20 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 10.378 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 2; COMB Node = 'mario:inst\|Add4~53'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~51 mario:inst|Add4~53 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.449 ns mario:inst\|Add4~55 33 COMB LCCOMB_X36_Y21_N22 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 10.449 ns; Loc. = LCCOMB_X36_Y21_N22; Fanout = 2; COMB Node = 'mario:inst\|Add4~55'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add4~53 mario:inst|Add4~55 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.859 ns mario:inst\|Add4~56 34 COMB LCCOMB_X36_Y21_N24 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 10.859 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 1; COMB Node = 'mario:inst\|Add4~56'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { mario:inst|Add4~55 mario:inst|Add4~56 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.420 ns) 11.719 ns mario:inst\|LessThan2~5 35 COMB LCCOMB_X37_Y21_N14 10 " "Info: 35: + IC(0.440 ns) + CELL(0.420 ns) = 11.719 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 10; COMB Node = 'mario:inst\|LessThan2~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.860 ns" { mario:inst|Add4~56 mario:inst|LessThan2~5 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.420 ns) 12.889 ns mario:inst\|sigX~3 36 COMB LCCOMB_X37_Y22_N28 1 " "Info: 36: + IC(0.750 ns) + CELL(0.420 ns) = 12.889 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 1; COMB Node = 'mario:inst\|sigX~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.170 ns" { mario:inst|LessThan2~5 mario:inst|sigX~3 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.973 ns mario:inst\|sigX\[8\] 37 REG LCFF_X37_Y22_N29 5 " "Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 12.973 ns; Loc. = LCFF_X37_Y22_N29; Fanout = 5; REG Node = 'mario:inst\|sigX\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { mario:inst|sigX~3 mario:inst|sigX[8] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.801 ns ( 44.72 % ) " "Info: Total cell delay = 5.801 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.172 ns ( 55.28 % ) " "Info: Total interconnect delay = 7.172 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.973 ns" { mario:inst|X_speed[7] mario:inst|Equal3~6 mario:inst|X_speed~10 mario:inst|X_speed~11 mario:inst|X_speed~13 mario:inst|X_speed~43 mario:inst|Add4~3 mario:inst|Add4~5 mario:inst|Add4~7 mario:inst|Add4~9 mario:inst|Add4~11 mario:inst|Add4~13 mario:inst|Add4~15 mario:inst|Add4~17 mario:inst|Add4~19 mario:inst|Add4~21 mario:inst|Add4~23 mario:inst|Add4~25 mario:inst|Add4~27 mario:inst|Add4~29 mario:inst|Add4~31 mario:inst|Add4~33 mario:inst|Add4~35 mario:inst|Add4~37 mario:inst|Add4~39 mario:inst|Add4~41 mario:inst|Add4~43 mario:inst|Add4~45 mario:inst|Add4~47 mario:inst|Add4~49 mario:inst|Add4~51 mario:inst|Add4~53 mario:inst|Add4~55 mario:inst|Add4~56 mario:inst|LessThan2~5 mario:inst|sigX~3 mario:inst|sigX[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.973 ns" { mario:inst|X_speed[7] {} mario:inst|Equal3~6 {} mario:inst|X_speed~10 {} mario:inst|X_speed~11 {} mario:inst|X_speed~13 {} mario:inst|X_speed~43 {} mario:inst|Add4~3 {} mario:inst|Add4~5 {} mario:inst|Add4~7 {} mario:inst|Add4~9 {} mario:inst|Add4~11 {} mario:inst|Add4~13 {} mario:inst|Add4~15 {} mario:inst|Add4~17 {} mario:inst|Add4~19 {} mario:inst|Add4~21 {} mario:inst|Add4~23 {} mario:inst|Add4~25 {} mario:inst|Add4~27 {} mario:inst|Add4~29 {} mario:inst|Add4~31 {} mario:inst|Add4~33 {} mario:inst|Add4~35 {} mario:inst|Add4~37 {} mario:inst|Add4~39 {} mario:inst|Add4~41 {} mario:inst|Add4~43 {} mario:inst|Add4~45 {} mario:inst|Add4~47 {} mario:inst|Add4~49 {} mario:inst|Add4~51 {} mario:inst|Add4~53 {} mario:inst|Add4~55 {} mario:inst|Add4~56 {} mario:inst|LessThan2~5 {} mario:inst|sigX~3 {} mario:inst|sigX[8] {} } { 0.000ns 1.337ns 1.192ns 0.731ns 1.516ns 0.782ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.440ns 0.750ns 0.000ns } { 0.000ns 0.371ns 0.436ns 0.437ns 0.437ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.759 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|sigX[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.759 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|sigX[8] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.006ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.753 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|X_speed[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.753 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|X_speed[7] {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.000ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.973 ns" { mario:inst|X_speed[7] mario:inst|Equal3~6 mario:inst|X_speed~10 mario:inst|X_speed~11 mario:inst|X_speed~13 mario:inst|X_speed~43 mario:inst|Add4~3 mario:inst|Add4~5 mario:inst|Add4~7 mario:inst|Add4~9 mario:inst|Add4~11 mario:inst|Add4~13 mario:inst|Add4~15 mario:inst|Add4~17 mario:inst|Add4~19 mario:inst|Add4~21 mario:inst|Add4~23 mario:inst|Add4~25 mario:inst|Add4~27 mario:inst|Add4~29 mario:inst|Add4~31 mario:inst|Add4~33 mario:inst|Add4~35 mario:inst|Add4~37 mario:inst|Add4~39 mario:inst|Add4~41 mario:inst|Add4~43 mario:inst|Add4~45 mario:inst|Add4~47 mario:inst|Add4~49 mario:inst|Add4~51 mario:inst|Add4~53 mario:inst|Add4~55 mario:inst|Add4~56 mario:inst|LessThan2~5 mario:inst|sigX~3 mario:inst|sigX[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.973 ns" { mario:inst|X_speed[7] {} mario:inst|Equal3~6 {} mario:inst|X_speed~10 {} mario:inst|X_speed~11 {} mario:inst|X_speed~13 {} mario:inst|X_speed~43 {} mario:inst|Add4~3 {} mario:inst|Add4~5 {} mario:inst|Add4~7 {} mario:inst|Add4~9 {} mario:inst|Add4~11 {} mario:inst|Add4~13 {} mario:inst|Add4~15 {} mario:inst|Add4~17 {} mario:inst|Add4~19 {} mario:inst|Add4~21 {} mario:inst|Add4~23 {} mario:inst|Add4~25 {} mario:inst|Add4~27 {} mario:inst|Add4~29 {} mario:inst|Add4~31 {} mario:inst|Add4~33 {} mario:inst|Add4~35 {} mario:inst|Add4~37 {} mario:inst|Add4~39 {} mario:inst|Add4~41 {} mario:inst|Add4~43 {} mario:inst|Add4~45 {} mario:inst|Add4~47 {} mario:inst|Add4~49 {} mario:inst|Add4~51 {} mario:inst|Add4~53 {} mario:inst|Add4~55 {} mario:inst|Add4~56 {} mario:inst|LessThan2~5 {} mario:inst|sigX~3 {} mario:inst|sigX[8] {} } { 0.000ns 1.337ns 1.192ns 0.731ns 1.516ns 0.782ns 0.424ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.440ns 0.750ns 0.000ns } { 0.000ns 0.371ns 0.436ns 0.437ns 0.437ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst6\|oVGA_V_SYNC_t register VGA_Controller:inst6\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 1 REG LCFF_X32_Y23_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N29; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst6\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X32_Y23_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X32_Y23_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X32_Y23_N29; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 120 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 120; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X32_Y23_N29 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X32_Y23_N29; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.561 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.636 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 120 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 120; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X32_Y23_N29 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X32_Y23_N29; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.561 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.636 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register KBD:inst7\|byterec:inst1\|dout\[0\] register mario:inst\|Y_state.jump -145 ps " "Info: Minimum slack time is -145 ps for clock \"CLOCK_27\" between source register \"KBD:inst7\|byterec:inst1\|dout\[0\]\" and destination register \"mario:inst\|Y_state.jump\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.069 ns + Shortest register register " "Info: + Shortest register to register delay is 1.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KBD:inst7\|byterec:inst1\|dout\[0\] 1 REG LCFF_X33_Y22_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y22_N1; Fanout = 7; REG Node = 'KBD:inst7\|byterec:inst1\|dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KBD:inst7|byterec:inst1|dout[0] } "NODE_NAME" } } { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/byterec.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.150 ns) 0.985 ns mario:inst\|Y_state~11 2 COMB LCCOMB_X32_Y22_N26 33 " "Info: 2: + IC(0.835 ns) + CELL(0.150 ns) = 0.985 ns; Loc. = LCCOMB_X32_Y22_N26; Fanout = 33; COMB Node = 'mario:inst\|Y_state~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { KBD:inst7|byterec:inst1|dout[0] mario:inst|Y_state~11 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.069 ns mario:inst\|Y_state.jump 3 REG LCFF_X32_Y22_N27 98 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.069 ns; Loc. = LCFF_X32_Y22_N27; Fanout = 98; REG Node = 'mario:inst\|Y_state.jump'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { mario:inst|Y_state~11 mario:inst|Y_state.jump } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 21.89 % ) " "Info: Total cell delay = 0.234 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 78.11 % ) " "Info: Total interconnect delay = 0.835 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { KBD:inst7|byterec:inst1|dout[0] mario:inst|Y_state~11 mario:inst|Y_state.jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.069 ns" { KBD:inst7|byterec:inst1|dout[0] {} mario:inst|Y_state~11 {} mario:inst|Y_state.jump {} } { 0.000ns 0.835ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.214 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.214 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-0.972 ns + " "Info: + Hold relationship between source and destination is -0.972 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.170 ns + Smallest " "Info: + Smallest clock skew is 2.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.781 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 4.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.787 ns) 2.401 ns Clk_Divider:inst8\|clk_out_sig 2 REG LCFF_X31_Y32_N1 1 " "Info: 2: + IC(0.635 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 1; REG Node = 'Clk_Divider:inst8\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.422 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.000 ns) 3.216 ns Clk_Divider:inst8\|clk_out_sig~clkctrl 3 COMB CLKCTRL_G8 86 " "Info: 3: + IC(0.815 ns) + CELL(0.000 ns) = 3.216 ns; Loc. = CLKCTRL_G8; Fanout = 86; COMB Node = 'Clk_Divider:inst8\|clk_out_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.781 ns mario:inst\|Y_state.jump 4 REG LCFF_X32_Y22_N27 98 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 4.781 ns; Loc. = LCFF_X32_Y22_N27; Fanout = 98; REG Node = 'mario:inst\|Y_state.jump'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|Y_state.jump } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.17 % ) " "Info: Total cell delay = 2.303 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 51.83 % ) " "Info: Total interconnect delay = 2.478 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.781 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|Y_state.jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.781 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|Y_state.jump {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.611 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 120 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 120; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.611 ns KBD:inst7\|byterec:inst1\|dout\[0\] 3 REG LCFF_X33_Y22_N1 7 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.611 ns; Loc. = LCFF_X33_Y22_N1; Fanout = 7; REG Node = 'KBD:inst7\|byterec:inst1\|dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.536 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[0] } "NODE_NAME" } } { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/byterec.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.074 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[0] {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.781 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|Y_state.jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.781 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|Y_state.jump {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[0] {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/byterec.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.781 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|Y_state.jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.781 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|Y_state.jump {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[0] {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.069 ns" { KBD:inst7|byterec:inst1|dout[0] mario:inst|Y_state~11 mario:inst|Y_state.jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.069 ns" { KBD:inst7|byterec:inst1|dout[0] {} mario:inst|Y_state~11 {} mario:inst|Y_state.jump {} } { 0.000ns 0.835ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.781 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig Clk_Divider:inst8|clk_out_sig~clkctrl mario:inst|Y_state.jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.781 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} Clk_Divider:inst8|clk_out_sig~clkctrl {} mario:inst|Y_state.jump {} } { 0.000ns 0.000ns 0.635ns 0.815ns 1.028ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[0] {} } { 0.000ns 1.075ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_27 1 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_27 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Clk_Divider:inst8\|clk_out_sig RESETn CLOCK_27 5.450 ns register " "Info: tsu for register \"Clk_Divider:inst8\|clk_out_sig\" (data pin = \"RESETn\", clock pin = \"CLOCK_27\") is 5.450 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.637 ns + Longest pin register " "Info: + Longest pin to register delay is 7.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 216 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 216; PIN Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 456 840 1008 472 "RESETn" "" } { 448 1008 1049 464 "RESETn" "" } { 504 1096 1147 520 "RESETn" "" } { 624 1632 1683 640 "RESETn" "" } { 720 1224 1265 736 "RESETn" "" } { 464 1944 1985 480 "RESETn" "" } { 768 984 1035 784 "RESETn" "" } { 768 600 696 784 "RESETn" "" } { 632 792 833 648 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.115 ns) + CELL(0.660 ns) 7.637 ns Clk_Divider:inst8\|clk_out_sig 2 REG LCFF_X31_Y32_N1 1 " "Info: 2: + IC(6.115 ns) + CELL(0.660 ns) = 7.637 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 1; REG Node = 'Clk_Divider:inst8\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.775 ns" { RESETn Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.93 % ) " "Info: Total cell delay = 1.522 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.115 ns ( 80.07 % ) " "Info: Total interconnect delay = 6.115 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.637 ns" { RESETn Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.637 ns" { RESETn {} RESETn~combout {} Clk_Divider:inst8|clk_out_sig {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.151 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 2.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.537 ns) 2.151 ns Clk_Divider:inst8\|clk_out_sig 2 REG LCFF_X31_Y32_N1 1 " "Info: 2: + IC(0.635 ns) + CELL(0.537 ns) = 2.151 ns; Loc. = LCFF_X31_Y32_N1; Fanout = 1; REG Node = 'Clk_Divider:inst8\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.172 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "utils/Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/utils/Clk_Divider.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 70.48 % ) " "Info: Total cell delay = 1.516 ns ( 70.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.635 ns ( 29.52 % ) " "Info: Total interconnect delay = 0.635 ns ( 29.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.151 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} } { 0.000ns 0.000ns 0.635ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.637 ns" { RESETn Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.637 ns" { RESETn {} RESETn~combout {} Clk_Divider:inst8|clk_out_sig {} } { 0.000ns 0.000ns 6.115ns } { 0.000ns 0.862ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { CLOCK_27 Clk_Divider:inst8|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.151 ns" { CLOCK_27 {} CLOCK_27~combout {} Clk_Divider:inst8|clk_out_sig {} } { 0.000ns 0.000ns 0.635ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[8\] VGA_Controller:inst6\|H_Cont\[1\] 12.242 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[8\]\" through register \"VGA_Controller:inst6\|H_Cont\[1\]\" is 12.242 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.602 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 120 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 120; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns VGA_Controller:inst6\|H_Cont\[1\] 3 REG LCFF_X34_Y24_N13 5 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X34_Y24_N13; Fanout = 5; REG Node = 'VGA_Controller:inst6\|H_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.527 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|H_Cont[1] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.418 ns + Longest register pin " "Info: + Longest register to pin delay is 8.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|H_Cont\[1\] 1 REG LCFF_X34_Y24_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N13; Fanout = 5; REG Node = 'VGA_Controller:inst6\|H_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.275 ns) 1.009 ns VGA_Controller:inst6\|LessThan0~2 2 COMB LCCOMB_X35_Y24_N28 1 " "Info: 2: + IC(0.734 ns) + CELL(0.275 ns) = 1.009 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.009 ns" { VGA_Controller:inst6|H_Cont[1] VGA_Controller:inst6|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.438 ns) 1.902 ns VGA_Controller:inst6\|LessThan0~3 3 COMB LCCOMB_X35_Y24_N30 1 " "Info: 3: + IC(0.455 ns) + CELL(0.438 ns) = 1.902 ns; Loc. = LCCOMB_X35_Y24_N30; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.893 ns" { VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.150 ns) 2.442 ns VGA_Controller:inst6\|oVGA_R~1 4 COMB LCCOMB_X34_Y24_N8 8 " "Info: 4: + IC(0.390 ns) + CELL(0.150 ns) = 2.442 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 8; COMB Node = 'VGA_Controller:inst6\|oVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.540 ns" { VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.150 ns) 3.400 ns VGA_Controller:inst6\|oVGA_R\[8\]~3 5 COMB LCCOMB_X33_Y24_N10 1 " "Info: 5: + IC(0.808 ns) + CELL(0.150 ns) = 3.400 ns; Loc. = LCCOMB_X33_Y24_N10; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_R\[8\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.958 ns" { VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_R[8]~3 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(2.768 ns) 8.418 ns VGA_R\[8\] 6 PIN PIN_F11 0 " "Info: 6: + IC(2.250 ns) + CELL(2.768 ns) = 8.418 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'VGA_R\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.018 ns" { VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2200 2376 520 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.781 ns ( 44.92 % ) " "Info: Total cell delay = 3.781 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.637 ns ( 55.08 % ) " "Info: Total interconnect delay = 4.637 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.418 ns" { VGA_Controller:inst6|H_Cont[1] VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.418 ns" { VGA_Controller:inst6|H_Cont[1] {} VGA_Controller:inst6|LessThan0~2 {} VGA_Controller:inst6|LessThan0~3 {} VGA_Controller:inst6|oVGA_R~1 {} VGA_Controller:inst6|oVGA_R[8]~3 {} VGA_R[8] {} } { 0.000ns 0.734ns 0.455ns 0.390ns 0.808ns 2.250ns } { 0.000ns 0.275ns 0.438ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|H_Cont[1] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.418 ns" { VGA_Controller:inst6|H_Cont[1] VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.418 ns" { VGA_Controller:inst6|H_Cont[1] {} VGA_Controller:inst6|LessThan0~2 {} VGA_Controller:inst6|LessThan0~3 {} VGA_Controller:inst6|oVGA_R~1 {} VGA_Controller:inst6|oVGA_R[8]~3 {} VGA_R[8] {} } { 0.000ns 0.734ns 0.455ns 0.390ns 0.808ns 2.250ns } { 0.000ns 0.275ns 0.438ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst7\|bitrec:inst2\|shift_reg\[9\] KBD_DAT CLOCK_27 -3.186 ns register " "Info: th for register \"KBD:inst7\|bitrec:inst2\|shift_reg\[9\]\" (data pin = \"KBD_DAT\", clock pin = \"CLOCK_27\") is -3.186 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 848 1016 360 "CLOCK_27" "" } { 336 1016 1081 352 "CLOCK_27" "" } { 616 784 847 632 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.597 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 120 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 120; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 2.597 ns KBD:inst7\|bitrec:inst2\|shift_reg\[9\] 3 REG LCFF_X35_Y25_N3 1 " "Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.597 ns; Loc. = LCFF_X35_Y25_N3; Fanout = 1; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.68 % ) " "Info: Total cell delay = 0.537 ns ( 20.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 79.32 % ) " "Info: Total interconnect delay = 2.060 ns ( 79.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.597 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.597 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 1.075ns 0.985ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.021 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns KBD_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'KBD_DAT'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 808 496 664 824 "KBD_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.906 ns) + CELL(0.149 ns) 6.937 ns KBD:inst7\|bitrec:inst2\|shift_reg\[9\]~feeder 2 COMB LCCOMB_X35_Y25_N2 1 " "Info: 2: + IC(5.906 ns) + CELL(0.149 ns) = 6.937 ns; Loc. = LCCOMB_X35_Y25_N2; Fanout = 1; COMB Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[9\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.055 ns" { KBD_DAT KBD:inst7|bitrec:inst2|shift_reg[9]~feeder } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.021 ns KBD:inst7\|bitrec:inst2\|shift_reg\[9\] 3 REG LCFF_X35_Y25_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.021 ns; Loc. = LCFF_X35_Y25_N3; Fanout = 1; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst7|bitrec:inst2|shift_reg[9]~feeder KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.88 % ) " "Info: Total cell delay = 1.115 ns ( 15.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.906 ns ( 84.12 % ) " "Info: Total interconnect delay = 5.906 ns ( 84.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.021 ns" { KBD_DAT KBD:inst7|bitrec:inst2|shift_reg[9]~feeder KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.021 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst7|bitrec:inst2|shift_reg[9]~feeder {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 0.000ns 5.906ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.597 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.597 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 1.075ns 0.985ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.021 ns" { KBD_DAT KBD:inst7|bitrec:inst2|shift_reg[9]~feeder KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.021 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst7|bitrec:inst2|shift_reg[9]~feeder {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 0.000ns 5.906ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 17:49:37 2017 " "Info: Processing ended: Wed Aug 30 17:49:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
