{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.0966378,
	"cts__clock__skew__setup__pre_repair": 1.37934,
	"cts__clock__skew__hold__pre_repair": 1.37934,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.373928,
	"cts__timing__drv__max_slew__pre_repair": 8,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.377458,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 343,
	"cts__power__internal__total__pre_repair": 0.00487909,
	"cts__power__switching__total__pre_repair": 0.00651788,
	"cts__power__leakage__total__pre_repair": 1.41263e-08,
	"cts__power__total__pre_repair": 0.011397,
	"cts__design__io__pre_repair": 145,
	"cts__design__die__area__pre_repair": 1.02784e+07,
	"cts__design__core__area__pre_repair": 1.001e+07,
	"cts__design__instance__count__pre_repair": 61155,
	"cts__design__instance__area__pre_repair": 5.68269e+06,
	"cts__design__instance__count__stdcell__pre_repair": 61149,
	"cts__design__instance__area__stdcell__pre_repair": 107905,
	"cts__design__instance__count__macros__pre_repair": 6,
	"cts__design__instance__area__macros__pre_repair": 5.57479e+06,
	"cts__design__instance__utilization__pre_repair": 0.567705,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0243294,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.0966378,
	"cts__clock__skew__setup__post_repair": 1.37934,
	"cts__clock__skew__hold__post_repair": 1.37934,
	"cts__timing__drv__max_slew_limit__post_repair": -0.373928,
	"cts__timing__drv__max_slew__post_repair": 8,
	"cts__timing__drv__max_cap_limit__post_repair": -0.377458,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 343,
	"cts__power__internal__total__post_repair": 0.00487909,
	"cts__power__switching__total__post_repair": 0.00651788,
	"cts__power__leakage__total__post_repair": 1.41263e-08,
	"cts__power__total__post_repair": 0.011397,
	"cts__design__io__post_repair": 145,
	"cts__design__die__area__post_repair": 1.02784e+07,
	"cts__design__core__area__post_repair": 1.001e+07,
	"cts__design__instance__count__post_repair": 61155,
	"cts__design__instance__area__post_repair": 5.68269e+06,
	"cts__design__instance__count__stdcell__post_repair": 61149,
	"cts__design__instance__area__stdcell__post_repair": 107905,
	"cts__design__instance__count__macros__post_repair": 6,
	"cts__design__instance__area__macros__post_repair": 5.57479e+06,
	"cts__design__instance__utilization__post_repair": 0.567705,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0243294,
	"cts__design__instance__displacement__total": 574.927,
	"cts__design__instance__displacement__mean": 0.009,
	"cts__design__instance__displacement__max": 74.997,
	"cts__route__wirelength__estimated": 709959,
	"cts__design__instance__count__setup_buffer": 3,
	"cts__design__instance__count__hold_buffer": 34,
	"cts__design__instance__displacement__total": 202.03,
	"cts__design__instance__displacement__mean": 0.003,
	"cts__design__instance__displacement__max": 86.169,
	"cts__route__wirelength__estimated": 711197,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0443072,
	"cts__clock__skew__setup": 1.36441,
	"cts__clock__skew__hold": 1.36441,
	"cts__timing__drv__max_slew_limit": -0.373183,
	"cts__timing__drv__max_slew": 8,
	"cts__timing__drv__max_cap_limit": -0.376657,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0049,
	"cts__power__switching__total": 0.00657729,
	"cts__power__leakage__total": 1.43272e-08,
	"cts__power__total": 0.0114773,
	"cts__design__io": 145,
	"cts__design__die__area": 1.02784e+07,
	"cts__design__core__area": 1.001e+07,
	"cts__design__instance__count": 61192,
	"cts__design__instance__area": 5.68314e+06,
	"cts__design__instance__count__stdcell": 61186,
	"cts__design__instance__area__stdcell": 108348,
	"cts__design__instance__count__macros": 6,
	"cts__design__instance__area__macros": 5.57479e+06,
	"cts__design__instance__utilization": 0.567749,
	"cts__design__instance__utilization__stdcell": 0.0244293
}