#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C_I2C_Prim */
I2C_I2C_Prim__ADR EQU CYREG_I2C_ADR
I2C_I2C_Prim__CFG EQU CYREG_I2C_CFG
I2C_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_Prim__CSR EQU CYREG_I2C_CSR
I2C_I2C_Prim__D EQU CYREG_I2C_D
I2C_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_Prim__PM_ACT_MSK EQU 0x04
I2C_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_Prim__PM_STBY_MSK EQU 0x04
I2C_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

/* I2C_isr */
I2C_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_isr__INTC_MASK EQU 0x8000
I2C_isr__INTC_NUMBER EQU 15
I2C_isr__INTC_PRIOR_NUM EQU 7
I2C_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_Pins */
I2C_Pins__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
I2C_Pins__0__MASK EQU 0x10
I2C_Pins__0__PC EQU CYREG_PRT12_PC4
I2C_Pins__0__PORT EQU 12
I2C_Pins__0__SHIFT EQU 4
I2C_Pins__1__INTTYPE EQU CYREG_PICU12_INTTYPE5
I2C_Pins__1__MASK EQU 0x20
I2C_Pins__1__PC EQU CYREG_PRT12_PC5
I2C_Pins__1__PORT EQU 12
I2C_Pins__1__SHIFT EQU 5
I2C_Pins__AG EQU CYREG_PRT12_AG
I2C_Pins__BIE EQU CYREG_PRT12_BIE
I2C_Pins__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_Pins__BYP EQU CYREG_PRT12_BYP
I2C_Pins__DM0 EQU CYREG_PRT12_DM0
I2C_Pins__DM1 EQU CYREG_PRT12_DM1
I2C_Pins__DM2 EQU CYREG_PRT12_DM2
I2C_Pins__DR EQU CYREG_PRT12_DR
I2C_Pins__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_Pins__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_Pins__MASK EQU 0x30
I2C_Pins__PORT EQU 12
I2C_Pins__PRT EQU CYREG_PRT12_PRT
I2C_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_Pins__PS EQU CYREG_PRT12_PS
I2C_Pins__scl__INTTYPE EQU CYREG_PICU12_INTTYPE4
I2C_Pins__scl__MASK EQU 0x10
I2C_Pins__scl__PC EQU CYREG_PRT12_PC4
I2C_Pins__scl__PORT EQU 12
I2C_Pins__scl__SHIFT EQU 4
I2C_Pins__sda__INTTYPE EQU CYREG_PICU12_INTTYPE5
I2C_Pins__sda__MASK EQU 0x20
I2C_Pins__sda__PC EQU CYREG_PRT12_PC5
I2C_Pins__sda__PORT EQU 12
I2C_Pins__sda__SHIFT EQU 5
I2C_Pins__SHIFT EQU 4
I2C_Pins__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_Pins__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_Pins__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_Pins__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_Pins__SLW EQU CYREG_PRT12_SLW

/* USB_arb_int */
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_bus_reset */
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_Dm */
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

/* USB_Dp */
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USB_dp_int */
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_0 */
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_ep_1 */
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x08
USB_ep_1__INTC_NUMBER EQU 3
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USB_USB */
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* PWM1_PWMHW */
PWM1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM1_PWMHW__PM_ACT_MSK EQU 0x01
PWM1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM1_PWMHW__PM_STBY_MSK EQU 0x01
PWM1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM1_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM2_PWMHW */
PWM2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM2_PWMHW__PM_ACT_MSK EQU 0x02
PWM2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM2_PWMHW__PM_STBY_MSK EQU 0x02
PWM2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM2_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* SAR1_ADC_SAR */
SAR1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
SAR1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
SAR1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
SAR1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
SAR1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
SAR1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
SAR1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
SAR1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
SAR1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
SAR1_ADC_SAR__PM_ACT_MSK EQU 0x01
SAR1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
SAR1_ADC_SAR__PM_STBY_MSK EQU 0x01
SAR1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
SAR1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
SAR1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
SAR1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
SAR1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
SAR1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
SAR1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
SAR1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* SAR1_Bypass */
SAR1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
SAR1_Bypass__0__MASK EQU 0x10
SAR1_Bypass__0__PC EQU CYREG_PRT0_PC4
SAR1_Bypass__0__PORT EQU 0
SAR1_Bypass__0__SHIFT EQU 4
SAR1_Bypass__AG EQU CYREG_PRT0_AG
SAR1_Bypass__AMUX EQU CYREG_PRT0_AMUX
SAR1_Bypass__BIE EQU CYREG_PRT0_BIE
SAR1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SAR1_Bypass__BYP EQU CYREG_PRT0_BYP
SAR1_Bypass__CTL EQU CYREG_PRT0_CTL
SAR1_Bypass__DM0 EQU CYREG_PRT0_DM0
SAR1_Bypass__DM1 EQU CYREG_PRT0_DM1
SAR1_Bypass__DM2 EQU CYREG_PRT0_DM2
SAR1_Bypass__DR EQU CYREG_PRT0_DR
SAR1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
SAR1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SAR1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SAR1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
SAR1_Bypass__MASK EQU 0x10
SAR1_Bypass__PORT EQU 0
SAR1_Bypass__PRT EQU CYREG_PRT0_PRT
SAR1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SAR1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SAR1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SAR1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SAR1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SAR1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SAR1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SAR1_Bypass__PS EQU CYREG_PRT0_PS
SAR1_Bypass__SHIFT EQU 4
SAR1_Bypass__SLW EQU CYREG_PRT0_SLW

/* SAR1_IRQ */
SAR1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SAR1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SAR1_IRQ__INTC_MASK EQU 0x02
SAR1_IRQ__INTC_NUMBER EQU 1
SAR1_IRQ__INTC_PRIOR_NUM EQU 7
SAR1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SAR1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SAR1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SAR1_theACLK */
SAR1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SAR1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SAR1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SAR1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
SAR1_theACLK__INDEX EQU 0x01
SAR1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SAR1_theACLK__PM_ACT_MSK EQU 0x02
SAR1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SAR1_theACLK__PM_STBY_MSK EQU 0x02

/* SAR2_ADC_SAR */
SAR2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
SAR2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
SAR2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
SAR2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
SAR2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
SAR2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
SAR2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
SAR2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
SAR2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
SAR2_ADC_SAR__PM_ACT_MSK EQU 0x02
SAR2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
SAR2_ADC_SAR__PM_STBY_MSK EQU 0x02
SAR2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
SAR2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
SAR2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
SAR2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
SAR2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
SAR2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
SAR2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
SAR2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* SAR2_Bypass */
SAR2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SAR2_Bypass__0__MASK EQU 0x04
SAR2_Bypass__0__PC EQU CYREG_PRT0_PC2
SAR2_Bypass__0__PORT EQU 0
SAR2_Bypass__0__SHIFT EQU 2
SAR2_Bypass__AG EQU CYREG_PRT0_AG
SAR2_Bypass__AMUX EQU CYREG_PRT0_AMUX
SAR2_Bypass__BIE EQU CYREG_PRT0_BIE
SAR2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SAR2_Bypass__BYP EQU CYREG_PRT0_BYP
SAR2_Bypass__CTL EQU CYREG_PRT0_CTL
SAR2_Bypass__DM0 EQU CYREG_PRT0_DM0
SAR2_Bypass__DM1 EQU CYREG_PRT0_DM1
SAR2_Bypass__DM2 EQU CYREG_PRT0_DM2
SAR2_Bypass__DR EQU CYREG_PRT0_DR
SAR2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
SAR2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SAR2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SAR2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
SAR2_Bypass__MASK EQU 0x04
SAR2_Bypass__PORT EQU 0
SAR2_Bypass__PRT EQU CYREG_PRT0_PRT
SAR2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SAR2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SAR2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SAR2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SAR2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SAR2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SAR2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SAR2_Bypass__PS EQU CYREG_PRT0_PS
SAR2_Bypass__SHIFT EQU 2
SAR2_Bypass__SLW EQU CYREG_PRT0_SLW

/* SAR2_IRQ */
SAR2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SAR2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SAR2_IRQ__INTC_MASK EQU 0x04
SAR2_IRQ__INTC_NUMBER EQU 2
SAR2_IRQ__INTC_PRIOR_NUM EQU 7
SAR2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SAR2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SAR2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SAR2_theACLK */
SAR2_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SAR2_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SAR2_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SAR2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
SAR2_theACLK__INDEX EQU 0x02
SAR2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SAR2_theACLK__PM_ACT_MSK EQU 0x04
SAR2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SAR2_theACLK__PM_STBY_MSK EQU 0x04

/* SPIS_BSPIS */
SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIS_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIS_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIS_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIS_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_BSPIS_RxStsReg__3__POS EQU 3
SPIS_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_BSPIS_RxStsReg__4__POS EQU 4
SPIS_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_BSPIS_RxStsReg__5__POS EQU 5
SPIS_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_RxStsReg__6__POS EQU 6
SPIS_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SPIS_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SPIS_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SPIS_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SPIS_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SPIS_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SPIS_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB06_F1
SPIS_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_BSPIS_TxStsReg__0__POS EQU 0
SPIS_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_BSPIS_TxStsReg__1__POS EQU 1
SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIS_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_BSPIS_TxStsReg__2__POS EQU 2
SPIS_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_BSPIS_TxStsReg__6__POS EQU 6
SPIS_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* SPIS_IntClock */
SPIS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPIS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPIS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPIS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_IntClock__INDEX EQU 0x03
SPIS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_IntClock__PM_ACT_MSK EQU 0x08
SPIS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_IntClock__PM_STBY_MSK EQU 0x08

/* VDAC1_viDAC8 */
VDAC1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC1_viDAC8__D EQU CYREG_DAC2_D
VDAC1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC1_viDAC8__TST EQU CYREG_DAC2_TST

/* VDAC2_viDAC8 */
VDAC2_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC2_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC2_viDAC8__D EQU CYREG_DAC0_D
VDAC2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC2_viDAC8__PM_ACT_MSK EQU 0x01
VDAC2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC2_viDAC8__PM_STBY_MSK EQU 0x01
VDAC2_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC2_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC2_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC2_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC2_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC2_viDAC8__TR EQU CYREG_DAC0_TR
VDAC2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC2_viDAC8__TST EQU CYREG_DAC0_TST

/* VDAC3_viDAC8 */
VDAC3_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC3_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC3_viDAC8__D EQU CYREG_DAC3_D
VDAC3_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC3_viDAC8__PM_ACT_MSK EQU 0x08
VDAC3_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC3_viDAC8__PM_STBY_MSK EQU 0x08
VDAC3_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC3_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC3_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC3_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC3_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC3_viDAC8__TR EQU CYREG_DAC3_TR
VDAC3_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC3_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC3_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC3_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC3_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC3_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC3_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC3_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC3_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC4_viDAC8 */
VDAC4_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC4_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC4_viDAC8__D EQU CYREG_DAC1_D
VDAC4_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC4_viDAC8__PM_ACT_MSK EQU 0x02
VDAC4_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC4_viDAC8__PM_STBY_MSK EQU 0x02
VDAC4_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC4_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC4_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC4_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC4_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC4_viDAC8__TR EQU CYREG_DAC1_TR
VDAC4_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC4_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC4_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC4_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC4_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC4_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC4_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC4_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC4_viDAC8__TST EQU CYREG_DAC1_TST

/* DelSig_Bypass_P03 */
DelSig_Bypass_P03__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
DelSig_Bypass_P03__0__MASK EQU 0x08
DelSig_Bypass_P03__0__PC EQU CYREG_PRT0_PC3
DelSig_Bypass_P03__0__PORT EQU 0
DelSig_Bypass_P03__0__SHIFT EQU 3
DelSig_Bypass_P03__AG EQU CYREG_PRT0_AG
DelSig_Bypass_P03__AMUX EQU CYREG_PRT0_AMUX
DelSig_Bypass_P03__BIE EQU CYREG_PRT0_BIE
DelSig_Bypass_P03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DelSig_Bypass_P03__BYP EQU CYREG_PRT0_BYP
DelSig_Bypass_P03__CTL EQU CYREG_PRT0_CTL
DelSig_Bypass_P03__DM0 EQU CYREG_PRT0_DM0
DelSig_Bypass_P03__DM1 EQU CYREG_PRT0_DM1
DelSig_Bypass_P03__DM2 EQU CYREG_PRT0_DM2
DelSig_Bypass_P03__DR EQU CYREG_PRT0_DR
DelSig_Bypass_P03__INP_DIS EQU CYREG_PRT0_INP_DIS
DelSig_Bypass_P03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DelSig_Bypass_P03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DelSig_Bypass_P03__LCD_EN EQU CYREG_PRT0_LCD_EN
DelSig_Bypass_P03__MASK EQU 0x08
DelSig_Bypass_P03__PORT EQU 0
DelSig_Bypass_P03__PRT EQU CYREG_PRT0_PRT
DelSig_Bypass_P03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DelSig_Bypass_P03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DelSig_Bypass_P03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DelSig_Bypass_P03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DelSig_Bypass_P03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DelSig_Bypass_P03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DelSig_Bypass_P03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DelSig_Bypass_P03__PS EQU CYREG_PRT0_PS
DelSig_Bypass_P03__SHIFT EQU 3
DelSig_Bypass_P03__SLW EQU CYREG_PRT0_SLW

/* DelSig_DEC */
DelSig_DEC__COHER EQU CYREG_DEC_COHER
DelSig_DEC__CR EQU CYREG_DEC_CR
DelSig_DEC__DR1 EQU CYREG_DEC_DR1
DelSig_DEC__DR2 EQU CYREG_DEC_DR2
DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
DelSig_DEC__PM_ACT_MSK EQU 0x01
DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
DelSig_DEC__PM_STBY_MSK EQU 0x01
DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
DelSig_DEC__SR EQU CYREG_DEC_SR
DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* DelSig_DSM */
DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
DelSig_DSM__CLK EQU CYREG_DSM0_CLK
DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
DelSig_DSM__MISC EQU CYREG_DSM0_MISC
DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
DelSig_DSM__TST1 EQU CYREG_DSM0_TST1

/* DelSig_Ext_CP_Clk */
DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
DelSig_Ext_CP_Clk__INDEX EQU 0x00
DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* DelSig_IRQ */
DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DelSig_IRQ__INTC_MASK EQU 0x20000000
DelSig_IRQ__INTC_NUMBER EQU 29
DelSig_IRQ__INTC_PRIOR_NUM EQU 7
DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DelSig_theACLK */
DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
DelSig_theACLK__INDEX EQU 0x00
DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
DelSig_theACLK__PM_ACT_MSK EQU 0x01
DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
DelSig_theACLK__PM_STBY_MSK EQU 0x01

/* Filter_DFB */
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* SPI_SS */
SPI_SS__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SPI_SS__0__MASK EQU 0x10
SPI_SS__0__PC EQU CYREG_PRT2_PC4
SPI_SS__0__PORT EQU 2
SPI_SS__0__SHIFT EQU 4
SPI_SS__AG EQU CYREG_PRT2_AG
SPI_SS__AMUX EQU CYREG_PRT2_AMUX
SPI_SS__BIE EQU CYREG_PRT2_BIE
SPI_SS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_SS__BYP EQU CYREG_PRT2_BYP
SPI_SS__CTL EQU CYREG_PRT2_CTL
SPI_SS__DM0 EQU CYREG_PRT2_DM0
SPI_SS__DM1 EQU CYREG_PRT2_DM1
SPI_SS__DM2 EQU CYREG_PRT2_DM2
SPI_SS__DR EQU CYREG_PRT2_DR
SPI_SS__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_SS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_SS__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_SS__MASK EQU 0x10
SPI_SS__PORT EQU 2
SPI_SS__PRT EQU CYREG_PRT2_PRT
SPI_SS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_SS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_SS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_SS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_SS__PS EQU CYREG_PRT2_PS
SPI_SS__SHIFT EQU 4
SPI_SS__SLW EQU CYREG_PRT2_SLW

/* Opamp_1_ABuf */
Opamp_1_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x04
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x04
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* Opamp_2_ABuf */
Opamp_2_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x08
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x08
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Opamp_3_ABuf */
Opamp_3_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_3_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_3_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_3_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_3_ABuf__PM_ACT_MSK EQU 0x02
Opamp_3_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_3_ABuf__PM_STBY_MSK EQU 0x02
Opamp_3_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_3_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_3_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_3_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Opamp_4_ABuf */
Opamp_4_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_4_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_4_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_4_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_4_ABuf__PM_ACT_MSK EQU 0x01
Opamp_4_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_4_ABuf__PM_STBY_MSK EQU 0x01
Opamp_4_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_4_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_4_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_4_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* SPI2RAM */
SPI2RAM__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SPI2RAM__DRQ_NUMBER EQU 0
SPI2RAM__NUMBEROF_TDS EQU 0
SPI2RAM__PRIORITY EQU 2
SPI2RAM__TERMIN_EN EQU 0
SPI2RAM__TERMIN_SEL EQU 0
SPI2RAM__TERMOUT0_EN EQU 1
SPI2RAM__TERMOUT0_SEL EQU 0
SPI2RAM__TERMOUT1_EN EQU 0
SPI2RAM__TERMOUT1_SEL EQU 0

/* Pin_DAC1 */
Pin_DAC1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_DAC1__0__MASK EQU 0x80
Pin_DAC1__0__PC EQU CYREG_PRT0_PC7
Pin_DAC1__0__PORT EQU 0
Pin_DAC1__0__SHIFT EQU 7
Pin_DAC1__AG EQU CYREG_PRT0_AG
Pin_DAC1__AMUX EQU CYREG_PRT0_AMUX
Pin_DAC1__BIE EQU CYREG_PRT0_BIE
Pin_DAC1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_DAC1__BYP EQU CYREG_PRT0_BYP
Pin_DAC1__CTL EQU CYREG_PRT0_CTL
Pin_DAC1__DM0 EQU CYREG_PRT0_DM0
Pin_DAC1__DM1 EQU CYREG_PRT0_DM1
Pin_DAC1__DM2 EQU CYREG_PRT0_DM2
Pin_DAC1__DR EQU CYREG_PRT0_DR
Pin_DAC1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_DAC1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_DAC1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_DAC1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_DAC1__MASK EQU 0x80
Pin_DAC1__PORT EQU 0
Pin_DAC1__PRT EQU CYREG_PRT0_PRT
Pin_DAC1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_DAC1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_DAC1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_DAC1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_DAC1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_DAC1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_DAC1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_DAC1__PS EQU CYREG_PRT0_PS
Pin_DAC1__SHIFT EQU 7
Pin_DAC1__SLW EQU CYREG_PRT0_SLW

/* Pin_DAC2 */
Pin_DAC2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_DAC2__0__MASK EQU 0x40
Pin_DAC2__0__PC EQU CYREG_PRT0_PC6
Pin_DAC2__0__PORT EQU 0
Pin_DAC2__0__SHIFT EQU 6
Pin_DAC2__AG EQU CYREG_PRT0_AG
Pin_DAC2__AMUX EQU CYREG_PRT0_AMUX
Pin_DAC2__BIE EQU CYREG_PRT0_BIE
Pin_DAC2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_DAC2__BYP EQU CYREG_PRT0_BYP
Pin_DAC2__CTL EQU CYREG_PRT0_CTL
Pin_DAC2__DM0 EQU CYREG_PRT0_DM0
Pin_DAC2__DM1 EQU CYREG_PRT0_DM1
Pin_DAC2__DM2 EQU CYREG_PRT0_DM2
Pin_DAC2__DR EQU CYREG_PRT0_DR
Pin_DAC2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_DAC2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_DAC2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_DAC2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_DAC2__MASK EQU 0x40
Pin_DAC2__PORT EQU 0
Pin_DAC2__PRT EQU CYREG_PRT0_PRT
Pin_DAC2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_DAC2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_DAC2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_DAC2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_DAC2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_DAC2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_DAC2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_DAC2__PS EQU CYREG_PRT0_PS
Pin_DAC2__SHIFT EQU 6
Pin_DAC2__SLW EQU CYREG_PRT0_SLW

/* Pin_DAC3 */
Pin_DAC3__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Pin_DAC3__0__MASK EQU 0x02
Pin_DAC3__0__PC EQU CYREG_IO_PC_PRT15_PC1
Pin_DAC3__0__PORT EQU 15
Pin_DAC3__0__SHIFT EQU 1
Pin_DAC3__AG EQU CYREG_PRT15_AG
Pin_DAC3__AMUX EQU CYREG_PRT15_AMUX
Pin_DAC3__BIE EQU CYREG_PRT15_BIE
Pin_DAC3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_DAC3__BYP EQU CYREG_PRT15_BYP
Pin_DAC3__CTL EQU CYREG_PRT15_CTL
Pin_DAC3__DM0 EQU CYREG_PRT15_DM0
Pin_DAC3__DM1 EQU CYREG_PRT15_DM1
Pin_DAC3__DM2 EQU CYREG_PRT15_DM2
Pin_DAC3__DR EQU CYREG_PRT15_DR
Pin_DAC3__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_DAC3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_DAC3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_DAC3__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_DAC3__MASK EQU 0x02
Pin_DAC3__PORT EQU 15
Pin_DAC3__PRT EQU CYREG_PRT15_PRT
Pin_DAC3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_DAC3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_DAC3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_DAC3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_DAC3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_DAC3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_DAC3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_DAC3__PS EQU CYREG_PRT15_PS
Pin_DAC3__SHIFT EQU 1
Pin_DAC3__SLW EQU CYREG_PRT15_SLW

/* Pin_DAC4 */
Pin_DAC4__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_DAC4__0__MASK EQU 0x01
Pin_DAC4__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_DAC4__0__PORT EQU 15
Pin_DAC4__0__SHIFT EQU 0
Pin_DAC4__AG EQU CYREG_PRT15_AG
Pin_DAC4__AMUX EQU CYREG_PRT15_AMUX
Pin_DAC4__BIE EQU CYREG_PRT15_BIE
Pin_DAC4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_DAC4__BYP EQU CYREG_PRT15_BYP
Pin_DAC4__CTL EQU CYREG_PRT15_CTL
Pin_DAC4__DM0 EQU CYREG_PRT15_DM0
Pin_DAC4__DM1 EQU CYREG_PRT15_DM1
Pin_DAC4__DM2 EQU CYREG_PRT15_DM2
Pin_DAC4__DR EQU CYREG_PRT15_DR
Pin_DAC4__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_DAC4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_DAC4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_DAC4__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_DAC4__MASK EQU 0x01
Pin_DAC4__PORT EQU 15
Pin_DAC4__PRT EQU CYREG_PRT15_PRT
Pin_DAC4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_DAC4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_DAC4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_DAC4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_DAC4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_DAC4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_DAC4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_DAC4__PS EQU CYREG_PRT15_PS
Pin_DAC4__SHIFT EQU 0
Pin_DAC4__SLW EQU CYREG_PRT15_SLW

/* Pin_TIA1 */
Pin_TIA1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_TIA1__0__MASK EQU 0x02
Pin_TIA1__0__PC EQU CYREG_PRT2_PC1
Pin_TIA1__0__PORT EQU 2
Pin_TIA1__0__SHIFT EQU 1
Pin_TIA1__AG EQU CYREG_PRT2_AG
Pin_TIA1__AMUX EQU CYREG_PRT2_AMUX
Pin_TIA1__BIE EQU CYREG_PRT2_BIE
Pin_TIA1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_TIA1__BYP EQU CYREG_PRT2_BYP
Pin_TIA1__CTL EQU CYREG_PRT2_CTL
Pin_TIA1__DM0 EQU CYREG_PRT2_DM0
Pin_TIA1__DM1 EQU CYREG_PRT2_DM1
Pin_TIA1__DM2 EQU CYREG_PRT2_DM2
Pin_TIA1__DR EQU CYREG_PRT2_DR
Pin_TIA1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_TIA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_TIA1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_TIA1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_TIA1__MASK EQU 0x02
Pin_TIA1__PORT EQU 2
Pin_TIA1__PRT EQU CYREG_PRT2_PRT
Pin_TIA1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_TIA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_TIA1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_TIA1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_TIA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_TIA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_TIA1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_TIA1__PS EQU CYREG_PRT2_PS
Pin_TIA1__SHIFT EQU 1
Pin_TIA1__SLW EQU CYREG_PRT2_SLW

/* Pin_TIA2 */
Pin_TIA2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_TIA2__0__MASK EQU 0x04
Pin_TIA2__0__PC EQU CYREG_PRT2_PC2
Pin_TIA2__0__PORT EQU 2
Pin_TIA2__0__SHIFT EQU 2
Pin_TIA2__AG EQU CYREG_PRT2_AG
Pin_TIA2__AMUX EQU CYREG_PRT2_AMUX
Pin_TIA2__BIE EQU CYREG_PRT2_BIE
Pin_TIA2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_TIA2__BYP EQU CYREG_PRT2_BYP
Pin_TIA2__CTL EQU CYREG_PRT2_CTL
Pin_TIA2__DM0 EQU CYREG_PRT2_DM0
Pin_TIA2__DM1 EQU CYREG_PRT2_DM1
Pin_TIA2__DM2 EQU CYREG_PRT2_DM2
Pin_TIA2__DR EQU CYREG_PRT2_DR
Pin_TIA2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_TIA2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_TIA2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_TIA2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_TIA2__MASK EQU 0x04
Pin_TIA2__PORT EQU 2
Pin_TIA2__PRT EQU CYREG_PRT2_PRT
Pin_TIA2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_TIA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_TIA2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_TIA2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_TIA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_TIA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_TIA2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_TIA2__PS EQU CYREG_PRT2_PS
Pin_TIA2__SHIFT EQU 2
Pin_TIA2__SLW EQU CYREG_PRT2_SLW

/* Pin_TIA3 */
Pin_TIA3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_TIA3__0__MASK EQU 0x80
Pin_TIA3__0__PC EQU CYREG_PRT1_PC7
Pin_TIA3__0__PORT EQU 1
Pin_TIA3__0__SHIFT EQU 7
Pin_TIA3__AG EQU CYREG_PRT1_AG
Pin_TIA3__AMUX EQU CYREG_PRT1_AMUX
Pin_TIA3__BIE EQU CYREG_PRT1_BIE
Pin_TIA3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_TIA3__BYP EQU CYREG_PRT1_BYP
Pin_TIA3__CTL EQU CYREG_PRT1_CTL
Pin_TIA3__DM0 EQU CYREG_PRT1_DM0
Pin_TIA3__DM1 EQU CYREG_PRT1_DM1
Pin_TIA3__DM2 EQU CYREG_PRT1_DM2
Pin_TIA3__DR EQU CYREG_PRT1_DR
Pin_TIA3__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_TIA3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_TIA3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_TIA3__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_TIA3__MASK EQU 0x80
Pin_TIA3__PORT EQU 1
Pin_TIA3__PRT EQU CYREG_PRT1_PRT
Pin_TIA3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_TIA3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_TIA3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_TIA3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_TIA3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_TIA3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_TIA3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_TIA3__PS EQU CYREG_PRT1_PS
Pin_TIA3__SHIFT EQU 7
Pin_TIA3__SLW EQU CYREG_PRT1_SLW

/* Pin_TIA4 */
Pin_TIA4__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_TIA4__0__MASK EQU 0x40
Pin_TIA4__0__PC EQU CYREG_PRT1_PC6
Pin_TIA4__0__PORT EQU 1
Pin_TIA4__0__SHIFT EQU 6
Pin_TIA4__AG EQU CYREG_PRT1_AG
Pin_TIA4__AMUX EQU CYREG_PRT1_AMUX
Pin_TIA4__BIE EQU CYREG_PRT1_BIE
Pin_TIA4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_TIA4__BYP EQU CYREG_PRT1_BYP
Pin_TIA4__CTL EQU CYREG_PRT1_CTL
Pin_TIA4__DM0 EQU CYREG_PRT1_DM0
Pin_TIA4__DM1 EQU CYREG_PRT1_DM1
Pin_TIA4__DM2 EQU CYREG_PRT1_DM2
Pin_TIA4__DR EQU CYREG_PRT1_DR
Pin_TIA4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_TIA4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_TIA4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_TIA4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_TIA4__MASK EQU 0x40
Pin_TIA4__PORT EQU 1
Pin_TIA4__PRT EQU CYREG_PRT1_PRT
Pin_TIA4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_TIA4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_TIA4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_TIA4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_TIA4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_TIA4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_TIA4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_TIA4__PS EQU CYREG_PRT1_PS
Pin_TIA4__SHIFT EQU 6
Pin_TIA4__SLW EQU CYREG_PRT1_SLW

/* SPI_MISO */
SPI_MISO__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SPI_MISO__0__MASK EQU 0x20
SPI_MISO__0__PC EQU CYREG_PRT2_PC5
SPI_MISO__0__PORT EQU 2
SPI_MISO__0__SHIFT EQU 5
SPI_MISO__AG EQU CYREG_PRT2_AG
SPI_MISO__AMUX EQU CYREG_PRT2_AMUX
SPI_MISO__BIE EQU CYREG_PRT2_BIE
SPI_MISO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_MISO__BYP EQU CYREG_PRT2_BYP
SPI_MISO__CTL EQU CYREG_PRT2_CTL
SPI_MISO__DM0 EQU CYREG_PRT2_DM0
SPI_MISO__DM1 EQU CYREG_PRT2_DM1
SPI_MISO__DM2 EQU CYREG_PRT2_DM2
SPI_MISO__DR EQU CYREG_PRT2_DR
SPI_MISO__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_MISO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_MISO__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_MISO__MASK EQU 0x20
SPI_MISO__PORT EQU 2
SPI_MISO__PRT EQU CYREG_PRT2_PRT
SPI_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_MISO__PS EQU CYREG_PRT2_PS
SPI_MISO__SHIFT EQU 5
SPI_MISO__SLW EQU CYREG_PRT2_SLW

/* SPI_MOSI */
SPI_MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SPI_MOSI__0__MASK EQU 0x40
SPI_MOSI__0__PC EQU CYREG_PRT2_PC6
SPI_MOSI__0__PORT EQU 2
SPI_MOSI__0__SHIFT EQU 6
SPI_MOSI__AG EQU CYREG_PRT2_AG
SPI_MOSI__AMUX EQU CYREG_PRT2_AMUX
SPI_MOSI__BIE EQU CYREG_PRT2_BIE
SPI_MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_MOSI__BYP EQU CYREG_PRT2_BYP
SPI_MOSI__CTL EQU CYREG_PRT2_CTL
SPI_MOSI__DM0 EQU CYREG_PRT2_DM0
SPI_MOSI__DM1 EQU CYREG_PRT2_DM1
SPI_MOSI__DM2 EQU CYREG_PRT2_DM2
SPI_MOSI__DR EQU CYREG_PRT2_DR
SPI_MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_MOSI__MASK EQU 0x40
SPI_MOSI__PORT EQU 2
SPI_MOSI__PRT EQU CYREG_PRT2_PRT
SPI_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_MOSI__PS EQU CYREG_PRT2_PS
SPI_MOSI__SHIFT EQU 6
SPI_MOSI__SLW EQU CYREG_PRT2_SLW

/* SPI_SCLK */
SPI_SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SPI_SCLK__0__MASK EQU 0x80
SPI_SCLK__0__PC EQU CYREG_PRT2_PC7
SPI_SCLK__0__PORT EQU 2
SPI_SCLK__0__SHIFT EQU 7
SPI_SCLK__AG EQU CYREG_PRT2_AG
SPI_SCLK__AMUX EQU CYREG_PRT2_AMUX
SPI_SCLK__BIE EQU CYREG_PRT2_BIE
SPI_SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_SCLK__BYP EQU CYREG_PRT2_BYP
SPI_SCLK__CTL EQU CYREG_PRT2_CTL
SPI_SCLK__DM0 EQU CYREG_PRT2_DM0
SPI_SCLK__DM1 EQU CYREG_PRT2_DM1
SPI_SCLK__DM2 EQU CYREG_PRT2_DM2
SPI_SCLK__DR EQU CYREG_PRT2_DR
SPI_SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_SCLK__MASK EQU 0x80
SPI_SCLK__PORT EQU 2
SPI_SCLK__PRT EQU CYREG_PRT2_PRT
SPI_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_SCLK__PS EQU CYREG_PRT2_PS
SPI_SCLK__SHIFT EQU 7
SPI_SCLK__SLW EQU CYREG_PRT2_SLW

/* PGA_Inv_1_SC */
PGA_Inv_1_SC__BST EQU CYREG_SC0_BST
PGA_Inv_1_SC__CLK EQU CYREG_SC0_CLK
PGA_Inv_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_Inv_1_SC__CMPINV_MASK EQU 0x01
PGA_Inv_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_Inv_1_SC__CPTR_MASK EQU 0x01
PGA_Inv_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_Inv_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_Inv_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_Inv_1_SC__MSK EQU CYREG_SC_MSK
PGA_Inv_1_SC__MSK_MASK EQU 0x01
PGA_Inv_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Inv_1_SC__PM_ACT_MSK EQU 0x01
PGA_Inv_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Inv_1_SC__PM_STBY_MSK EQU 0x01
PGA_Inv_1_SC__SR EQU CYREG_SC_SR
PGA_Inv_1_SC__SR_MASK EQU 0x01
PGA_Inv_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_Inv_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_Inv_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_Inv_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_Inv_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_Inv_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_Inv_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_Inv_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_Inv_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_Inv_1_SC__WRK1_MASK EQU 0x01

/* PGA_Inv_2_SC */
PGA_Inv_2_SC__BST EQU CYREG_SC3_BST
PGA_Inv_2_SC__CLK EQU CYREG_SC3_CLK
PGA_Inv_2_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_Inv_2_SC__CMPINV_MASK EQU 0x08
PGA_Inv_2_SC__CPTR EQU CYREG_SC_CPTR
PGA_Inv_2_SC__CPTR_MASK EQU 0x08
PGA_Inv_2_SC__CR0 EQU CYREG_SC3_CR0
PGA_Inv_2_SC__CR1 EQU CYREG_SC3_CR1
PGA_Inv_2_SC__CR2 EQU CYREG_SC3_CR2
PGA_Inv_2_SC__MSK EQU CYREG_SC_MSK
PGA_Inv_2_SC__MSK_MASK EQU 0x08
PGA_Inv_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Inv_2_SC__PM_ACT_MSK EQU 0x08
PGA_Inv_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Inv_2_SC__PM_STBY_MSK EQU 0x08
PGA_Inv_2_SC__SR EQU CYREG_SC_SR
PGA_Inv_2_SC__SR_MASK EQU 0x08
PGA_Inv_2_SC__SW0 EQU CYREG_SC3_SW0
PGA_Inv_2_SC__SW10 EQU CYREG_SC3_SW10
PGA_Inv_2_SC__SW2 EQU CYREG_SC3_SW2
PGA_Inv_2_SC__SW3 EQU CYREG_SC3_SW3
PGA_Inv_2_SC__SW4 EQU CYREG_SC3_SW4
PGA_Inv_2_SC__SW6 EQU CYREG_SC3_SW6
PGA_Inv_2_SC__SW7 EQU CYREG_SC3_SW7
PGA_Inv_2_SC__SW8 EQU CYREG_SC3_SW8
PGA_Inv_2_SC__WRK1 EQU CYREG_SC_WRK1
PGA_Inv_2_SC__WRK1_MASK EQU 0x08

/* Pin_DACREF */
Pin_DACREF__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_DACREF__0__MASK EQU 0x20
Pin_DACREF__0__PC EQU CYREG_PRT1_PC5
Pin_DACREF__0__PORT EQU 1
Pin_DACREF__0__SHIFT EQU 5
Pin_DACREF__AG EQU CYREG_PRT1_AG
Pin_DACREF__AMUX EQU CYREG_PRT1_AMUX
Pin_DACREF__BIE EQU CYREG_PRT1_BIE
Pin_DACREF__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_DACREF__BYP EQU CYREG_PRT1_BYP
Pin_DACREF__CTL EQU CYREG_PRT1_CTL
Pin_DACREF__DM0 EQU CYREG_PRT1_DM0
Pin_DACREF__DM1 EQU CYREG_PRT1_DM1
Pin_DACREF__DM2 EQU CYREG_PRT1_DM2
Pin_DACREF__DR EQU CYREG_PRT1_DR
Pin_DACREF__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_DACREF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_DACREF__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_DACREF__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_DACREF__MASK EQU 0x20
Pin_DACREF__PORT EQU 1
Pin_DACREF__PRT EQU CYREG_PRT1_PRT
Pin_DACREF__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_DACREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_DACREF__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_DACREF__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_DACREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_DACREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_DACREF__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_DACREF__PS EQU CYREG_PRT1_PS
Pin_DACREF__SHIFT EQU 5
Pin_DACREF__SLW EQU CYREG_PRT1_SLW

/* Pin_TIA1P5 */
Pin_TIA1P5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_TIA1P5__0__MASK EQU 0x20
Pin_TIA1P5__0__PC EQU CYREG_PRT0_PC5
Pin_TIA1P5__0__PORT EQU 0
Pin_TIA1P5__0__SHIFT EQU 5
Pin_TIA1P5__AG EQU CYREG_PRT0_AG
Pin_TIA1P5__AMUX EQU CYREG_PRT0_AMUX
Pin_TIA1P5__BIE EQU CYREG_PRT0_BIE
Pin_TIA1P5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_TIA1P5__BYP EQU CYREG_PRT0_BYP
Pin_TIA1P5__CTL EQU CYREG_PRT0_CTL
Pin_TIA1P5__DM0 EQU CYREG_PRT0_DM0
Pin_TIA1P5__DM1 EQU CYREG_PRT0_DM1
Pin_TIA1P5__DM2 EQU CYREG_PRT0_DM2
Pin_TIA1P5__DR EQU CYREG_PRT0_DR
Pin_TIA1P5__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_TIA1P5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_TIA1P5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_TIA1P5__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_TIA1P5__MASK EQU 0x20
Pin_TIA1P5__PORT EQU 0
Pin_TIA1P5__PRT EQU CYREG_PRT0_PRT
Pin_TIA1P5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_TIA1P5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_TIA1P5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_TIA1P5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_TIA1P5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_TIA1P5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_TIA1P5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_TIA1P5__PS EQU CYREG_PRT0_PS
Pin_TIA1P5__SHIFT EQU 5
Pin_TIA1P5__SLW EQU CYREG_PRT0_SLW

/* Pin_TIA3P5 */
Pin_TIA3P5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_TIA3P5__0__MASK EQU 0x20
Pin_TIA3P5__0__PC EQU CYREG_PRT3_PC5
Pin_TIA3P5__0__PORT EQU 3
Pin_TIA3P5__0__SHIFT EQU 5
Pin_TIA3P5__AG EQU CYREG_PRT3_AG
Pin_TIA3P5__AMUX EQU CYREG_PRT3_AMUX
Pin_TIA3P5__BIE EQU CYREG_PRT3_BIE
Pin_TIA3P5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_TIA3P5__BYP EQU CYREG_PRT3_BYP
Pin_TIA3P5__CTL EQU CYREG_PRT3_CTL
Pin_TIA3P5__DM0 EQU CYREG_PRT3_DM0
Pin_TIA3P5__DM1 EQU CYREG_PRT3_DM1
Pin_TIA3P5__DM2 EQU CYREG_PRT3_DM2
Pin_TIA3P5__DR EQU CYREG_PRT3_DR
Pin_TIA3P5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_TIA3P5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_TIA3P5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_TIA3P5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_TIA3P5__MASK EQU 0x20
Pin_TIA3P5__PORT EQU 3
Pin_TIA3P5__PRT EQU CYREG_PRT3_PRT
Pin_TIA3P5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_TIA3P5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_TIA3P5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_TIA3P5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_TIA3P5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_TIA3P5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_TIA3P5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_TIA3P5__PS EQU CYREG_PRT3_PS
Pin_TIA3P5__SHIFT EQU 5
Pin_TIA3P5__SLW EQU CYREG_PRT3_SLW

/* SAR2SHIFT1 */
SAR2SHIFT1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SAR2SHIFT1__DRQ_NUMBER EQU 3
SAR2SHIFT1__NUMBEROF_TDS EQU 0
SAR2SHIFT1__PRIORITY EQU 2
SAR2SHIFT1__TERMIN_EN EQU 0
SAR2SHIFT1__TERMIN_SEL EQU 0
SAR2SHIFT1__TERMOUT0_EN EQU 1
SAR2SHIFT1__TERMOUT0_SEL EQU 3
SAR2SHIFT1__TERMOUT1_EN EQU 0
SAR2SHIFT1__TERMOUT1_SEL EQU 0

/* SAR2SHIFT2 */
SAR2SHIFT2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
SAR2SHIFT2__DRQ_NUMBER EQU 4
SAR2SHIFT2__NUMBEROF_TDS EQU 0
SAR2SHIFT2__PRIORITY EQU 2
SAR2SHIFT2__TERMIN_EN EQU 0
SAR2SHIFT2__TERMIN_SEL EQU 0
SAR2SHIFT2__TERMOUT0_EN EQU 1
SAR2SHIFT2__TERMOUT0_SEL EQU 4
SAR2SHIFT2__TERMOUT1_EN EQU 0
SAR2SHIFT2__TERMOUT1_SEL EQU 0

/* ShiftBy2_1 */
ShiftBy2_1_DP_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
ShiftBy2_1_DP_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
ShiftBy2_1_DP_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
ShiftBy2_1_DP_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
ShiftBy2_1_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ShiftBy2_1_DP_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
ShiftBy2_1_DP_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
ShiftBy2_1_DP_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
ShiftBy2_1_DP_u0__A0_REG EQU CYREG_B1_UDB04_A0
ShiftBy2_1_DP_u0__A1_REG EQU CYREG_B1_UDB04_A1
ShiftBy2_1_DP_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
ShiftBy2_1_DP_u0__D0_REG EQU CYREG_B1_UDB04_D0
ShiftBy2_1_DP_u0__D1_REG EQU CYREG_B1_UDB04_D1
ShiftBy2_1_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ShiftBy2_1_DP_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
ShiftBy2_1_DP_u0__F0_REG EQU CYREG_B1_UDB04_F0
ShiftBy2_1_DP_u0__F1_REG EQU CYREG_B1_UDB04_F1
ShiftBy2_1_DP_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
ShiftBy2_1_DP_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
ShiftBy2_1_DP_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
ShiftBy2_1_DP_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
ShiftBy2_1_DP_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ShiftBy2_1_DP_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
ShiftBy2_1_DP_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
ShiftBy2_1_DP_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
ShiftBy2_1_DP_u1__A0_REG EQU CYREG_B1_UDB05_A0
ShiftBy2_1_DP_u1__A1_REG EQU CYREG_B1_UDB05_A1
ShiftBy2_1_DP_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
ShiftBy2_1_DP_u1__D0_REG EQU CYREG_B1_UDB05_D0
ShiftBy2_1_DP_u1__D1_REG EQU CYREG_B1_UDB05_D1
ShiftBy2_1_DP_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ShiftBy2_1_DP_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
ShiftBy2_1_DP_u1__F0_REG EQU CYREG_B1_UDB05_F0
ShiftBy2_1_DP_u1__F1_REG EQU CYREG_B1_UDB05_F1

/* ShiftBy2_2 */
ShiftBy2_2_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ShiftBy2_2_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ShiftBy2_2_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ShiftBy2_2_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ShiftBy2_2_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ShiftBy2_2_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ShiftBy2_2_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ShiftBy2_2_DP_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ShiftBy2_2_DP_u0__A0_REG EQU CYREG_B0_UDB06_A0
ShiftBy2_2_DP_u0__A1_REG EQU CYREG_B0_UDB06_A1
ShiftBy2_2_DP_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ShiftBy2_2_DP_u0__D0_REG EQU CYREG_B0_UDB06_D0
ShiftBy2_2_DP_u0__D1_REG EQU CYREG_B0_UDB06_D1
ShiftBy2_2_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ShiftBy2_2_DP_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ShiftBy2_2_DP_u0__F0_REG EQU CYREG_B0_UDB06_F0
ShiftBy2_2_DP_u0__F1_REG EQU CYREG_B0_UDB06_F1
ShiftBy2_2_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftBy2_2_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ShiftBy2_2_DP_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ShiftBy2_2_DP_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ShiftBy2_2_DP_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ShiftBy2_2_DP_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ShiftBy2_2_DP_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftBy2_2_DP_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ShiftBy2_2_DP_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ShiftBy2_2_DP_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ShiftBy2_2_DP_u1__A0_REG EQU CYREG_B0_UDB07_A0
ShiftBy2_2_DP_u1__A1_REG EQU CYREG_B0_UDB07_A1
ShiftBy2_2_DP_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ShiftBy2_2_DP_u1__D0_REG EQU CYREG_B0_UDB07_D0
ShiftBy2_2_DP_u1__D1_REG EQU CYREG_B0_UDB07_D1
ShiftBy2_2_DP_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftBy2_2_DP_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ShiftBy2_2_DP_u1__F0_REG EQU CYREG_B0_UDB07_F0
ShiftBy2_2_DP_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* isr_spi_rx */
isr_spi_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_spi_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_spi_rx__INTC_MASK EQU 0x01
isr_spi_rx__INTC_NUMBER EQU 0
isr_spi_rx__INTC_PRIOR_NUM EQU 7
isr_spi_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_spi_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_spi_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* FILTER2RAM1 */
FILTER2RAM1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
FILTER2RAM1__DRQ_NUMBER EQU 8
FILTER2RAM1__NUMBEROF_TDS EQU 0
FILTER2RAM1__PRIORITY EQU 2
FILTER2RAM1__TERMIN_EN EQU 0
FILTER2RAM1__TERMIN_SEL EQU 0
FILTER2RAM1__TERMOUT0_EN EQU 1
FILTER2RAM1__TERMOUT0_SEL EQU 8
FILTER2RAM1__TERMOUT1_EN EQU 0
FILTER2RAM1__TERMOUT1_SEL EQU 0

/* FILTER2RAM2 */
FILTER2RAM2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
FILTER2RAM2__DRQ_NUMBER EQU 9
FILTER2RAM2__NUMBEROF_TDS EQU 0
FILTER2RAM2__PRIORITY EQU 2
FILTER2RAM2__TERMIN_EN EQU 0
FILTER2RAM2__TERMIN_SEL EQU 0
FILTER2RAM2__TERMOUT0_EN EQU 1
FILTER2RAM2__TERMOUT0_SEL EQU 9
FILTER2RAM2__TERMOUT1_EN EQU 0
FILTER2RAM2__TERMOUT1_SEL EQU 0

/* SAR2FILTER1 */
SAR2FILTER1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SAR2FILTER1__DRQ_NUMBER EQU 1
SAR2FILTER1__NUMBEROF_TDS EQU 0
SAR2FILTER1__PRIORITY EQU 2
SAR2FILTER1__TERMIN_EN EQU 0
SAR2FILTER1__TERMIN_SEL EQU 0
SAR2FILTER1__TERMOUT0_EN EQU 0
SAR2FILTER1__TERMOUT0_SEL EQU 0
SAR2FILTER1__TERMOUT1_EN EQU 0
SAR2FILTER1__TERMOUT1_SEL EQU 0

/* SAR2FILTER2 */
SAR2FILTER2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SAR2FILTER2__DRQ_NUMBER EQU 2
SAR2FILTER2__NUMBEROF_TDS EQU 0
SAR2FILTER2__PRIORITY EQU 2
SAR2FILTER2__TERMIN_EN EQU 0
SAR2FILTER2__TERMIN_SEL EQU 0
SAR2FILTER2__TERMOUT0_EN EQU 0
SAR2FILTER2__TERMOUT0_SEL EQU 0
SAR2FILTER2__TERMOUT1_EN EQU 0
SAR2FILTER2__TERMOUT1_SEL EQU 0

/* Pin_LED_AMPA */
Pin_LED_AMPA__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_LED_AMPA__0__MASK EQU 0x01
Pin_LED_AMPA__0__PC EQU CYREG_PRT0_PC0
Pin_LED_AMPA__0__PORT EQU 0
Pin_LED_AMPA__0__SHIFT EQU 0
Pin_LED_AMPA__AG EQU CYREG_PRT0_AG
Pin_LED_AMPA__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_AMPA__BIE EQU CYREG_PRT0_BIE
Pin_LED_AMPA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_AMPA__BYP EQU CYREG_PRT0_BYP
Pin_LED_AMPA__CTL EQU CYREG_PRT0_CTL
Pin_LED_AMPA__DM0 EQU CYREG_PRT0_DM0
Pin_LED_AMPA__DM1 EQU CYREG_PRT0_DM1
Pin_LED_AMPA__DM2 EQU CYREG_PRT0_DM2
Pin_LED_AMPA__DR EQU CYREG_PRT0_DR
Pin_LED_AMPA__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_AMPA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_AMPA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_AMPA__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_AMPA__MASK EQU 0x01
Pin_LED_AMPA__PORT EQU 0
Pin_LED_AMPA__PRT EQU CYREG_PRT0_PRT
Pin_LED_AMPA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_AMPA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_AMPA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_AMPA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_AMPA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_AMPA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_AMPA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_AMPA__PS EQU CYREG_PRT0_PS
Pin_LED_AMPA__SHIFT EQU 0
Pin_LED_AMPA__SLW EQU CYREG_PRT0_SLW

/* Pin_LED_AMPB */
Pin_LED_AMPB__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_LED_AMPB__0__MASK EQU 0x80
Pin_LED_AMPB__0__PC EQU CYREG_PRT3_PC7
Pin_LED_AMPB__0__PORT EQU 3
Pin_LED_AMPB__0__SHIFT EQU 7
Pin_LED_AMPB__AG EQU CYREG_PRT3_AG
Pin_LED_AMPB__AMUX EQU CYREG_PRT3_AMUX
Pin_LED_AMPB__BIE EQU CYREG_PRT3_BIE
Pin_LED_AMPB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_LED_AMPB__BYP EQU CYREG_PRT3_BYP
Pin_LED_AMPB__CTL EQU CYREG_PRT3_CTL
Pin_LED_AMPB__DM0 EQU CYREG_PRT3_DM0
Pin_LED_AMPB__DM1 EQU CYREG_PRT3_DM1
Pin_LED_AMPB__DM2 EQU CYREG_PRT3_DM2
Pin_LED_AMPB__DR EQU CYREG_PRT3_DR
Pin_LED_AMPB__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_LED_AMPB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_LED_AMPB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_LED_AMPB__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_LED_AMPB__MASK EQU 0x80
Pin_LED_AMPB__PORT EQU 3
Pin_LED_AMPB__PRT EQU CYREG_PRT3_PRT
Pin_LED_AMPB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_LED_AMPB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_LED_AMPB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_LED_AMPB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_LED_AMPB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_LED_AMPB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_LED_AMPB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_LED_AMPB__PS EQU CYREG_PRT3_PS
Pin_LED_AMPB__SHIFT EQU 7
Pin_LED_AMPB__SLW EQU CYREG_PRT3_SLW

/* Pin_LED_PWMA */
Pin_LED_PWMA__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Pin_LED_PWMA__0__MASK EQU 0x04
Pin_LED_PWMA__0__PC EQU CYREG_PRT12_PC2
Pin_LED_PWMA__0__PORT EQU 12
Pin_LED_PWMA__0__SHIFT EQU 2
Pin_LED_PWMA__AG EQU CYREG_PRT12_AG
Pin_LED_PWMA__BIE EQU CYREG_PRT12_BIE
Pin_LED_PWMA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_LED_PWMA__BYP EQU CYREG_PRT12_BYP
Pin_LED_PWMA__DM0 EQU CYREG_PRT12_DM0
Pin_LED_PWMA__DM1 EQU CYREG_PRT12_DM1
Pin_LED_PWMA__DM2 EQU CYREG_PRT12_DM2
Pin_LED_PWMA__DR EQU CYREG_PRT12_DR
Pin_LED_PWMA__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_LED_PWMA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_LED_PWMA__MASK EQU 0x04
Pin_LED_PWMA__PORT EQU 12
Pin_LED_PWMA__PRT EQU CYREG_PRT12_PRT
Pin_LED_PWMA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_LED_PWMA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_LED_PWMA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_LED_PWMA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_LED_PWMA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_LED_PWMA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_LED_PWMA__PS EQU CYREG_PRT12_PS
Pin_LED_PWMA__SHIFT EQU 2
Pin_LED_PWMA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_LED_PWMA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_LED_PWMA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_LED_PWMA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_LED_PWMA__SLW EQU CYREG_PRT12_SLW

/* Pin_LED_PWMB */
Pin_LED_PWMB__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_LED_PWMB__0__MASK EQU 0x02
Pin_LED_PWMB__0__PC EQU CYREG_PRT12_PC1
Pin_LED_PWMB__0__PORT EQU 12
Pin_LED_PWMB__0__SHIFT EQU 1
Pin_LED_PWMB__AG EQU CYREG_PRT12_AG
Pin_LED_PWMB__BIE EQU CYREG_PRT12_BIE
Pin_LED_PWMB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_LED_PWMB__BYP EQU CYREG_PRT12_BYP
Pin_LED_PWMB__DM0 EQU CYREG_PRT12_DM0
Pin_LED_PWMB__DM1 EQU CYREG_PRT12_DM1
Pin_LED_PWMB__DM2 EQU CYREG_PRT12_DM2
Pin_LED_PWMB__DR EQU CYREG_PRT12_DR
Pin_LED_PWMB__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_LED_PWMB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_LED_PWMB__MASK EQU 0x02
Pin_LED_PWMB__PORT EQU 12
Pin_LED_PWMB__PRT EQU CYREG_PRT12_PRT
Pin_LED_PWMB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_LED_PWMB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_LED_PWMB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_LED_PWMB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_LED_PWMB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_LED_PWMB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_LED_PWMB__PS EQU CYREG_PRT12_PS
Pin_LED_PWMB__SHIFT EQU 1
Pin_LED_PWMB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_LED_PWMB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_LED_PWMB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_LED_PWMB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_LED_PWMB__SLW EQU CYREG_PRT12_SLW

/* Pin_VDDAdiv2 */
Pin_VDDAdiv2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_VDDAdiv2__0__MASK EQU 0x10
Pin_VDDAdiv2__0__PC EQU CYREG_PRT1_PC4
Pin_VDDAdiv2__0__PORT EQU 1
Pin_VDDAdiv2__0__SHIFT EQU 4
Pin_VDDAdiv2__AG EQU CYREG_PRT1_AG
Pin_VDDAdiv2__AMUX EQU CYREG_PRT1_AMUX
Pin_VDDAdiv2__BIE EQU CYREG_PRT1_BIE
Pin_VDDAdiv2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_VDDAdiv2__BYP EQU CYREG_PRT1_BYP
Pin_VDDAdiv2__CTL EQU CYREG_PRT1_CTL
Pin_VDDAdiv2__DM0 EQU CYREG_PRT1_DM0
Pin_VDDAdiv2__DM1 EQU CYREG_PRT1_DM1
Pin_VDDAdiv2__DM2 EQU CYREG_PRT1_DM2
Pin_VDDAdiv2__DR EQU CYREG_PRT1_DR
Pin_VDDAdiv2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_VDDAdiv2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_VDDAdiv2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_VDDAdiv2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_VDDAdiv2__MASK EQU 0x10
Pin_VDDAdiv2__PORT EQU 1
Pin_VDDAdiv2__PRT EQU CYREG_PRT1_PRT
Pin_VDDAdiv2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_VDDAdiv2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_VDDAdiv2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_VDDAdiv2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_VDDAdiv2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_VDDAdiv2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_VDDAdiv2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_VDDAdiv2__PS EQU CYREG_PRT1_PS
Pin_VDDAdiv2__SHIFT EQU 4
Pin_VDDAdiv2__SLW EQU CYREG_PRT1_SLW

/* SHIFT2FILTER1 */
SHIFT2FILTER1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
SHIFT2FILTER1__DRQ_NUMBER EQU 5
SHIFT2FILTER1__NUMBEROF_TDS EQU 0
SHIFT2FILTER1__PRIORITY EQU 2
SHIFT2FILTER1__TERMIN_EN EQU 0
SHIFT2FILTER1__TERMIN_SEL EQU 0
SHIFT2FILTER1__TERMOUT0_EN EQU 0
SHIFT2FILTER1__TERMOUT0_SEL EQU 0
SHIFT2FILTER1__TERMOUT1_EN EQU 0
SHIFT2FILTER1__TERMOUT1_SEL EQU 0

/* SHIFT2FILTER2 */
SHIFT2FILTER2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
SHIFT2FILTER2__DRQ_NUMBER EQU 6
SHIFT2FILTER2__NUMBEROF_TDS EQU 0
SHIFT2FILTER2__PRIORITY EQU 2
SHIFT2FILTER2__TERMIN_EN EQU 0
SHIFT2FILTER2__TERMIN_SEL EQU 0
SHIFT2FILTER2__TERMOUT0_EN EQU 0
SHIFT2FILTER2__TERMOUT0_SEL EQU 0
SHIFT2FILTER2__TERMOUT1_EN EQU 0
SHIFT2FILTER2__TERMOUT1_SEL EQU 0

/* isr_filter_ready1 */
isr_filter_ready1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_filter_ready1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_filter_ready1__INTC_MASK EQU 0x10
isr_filter_ready1__INTC_NUMBER EQU 4
isr_filter_ready1__INTC_PRIOR_NUM EQU 7
isr_filter_ready1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_filter_ready1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_filter_ready1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_filter_ready2 */
isr_filter_ready2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_filter_ready2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_filter_ready2__INTC_MASK EQU 0x20
isr_filter_ready2__INTC_NUMBER EQU 5
isr_filter_ready2__INTC_PRIOR_NUM EQU 7
isr_filter_ready2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_filter_ready2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_filter_ready2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008036
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE1
Dedicated_Output__MASK EQU 0x02
Dedicated_Output__PC EQU CYREG_PRT0_PC1
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 1
Dedicated_Output_1__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output_1__MASK EQU 0x40
Dedicated_Output_1__PC EQU CYREG_PRT3_PC6
Dedicated_Output_1__PORT EQU 3
Dedicated_Output_1__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x0000037F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
