#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 13 16:17:34 2021
# Process ID: 12656
# Current directory: C:/Tutorials/Vivado/parvez_ro_during
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20700 C:\Tutorials\Vivado\parvez_ro_during\parvez_ro_during.xpr
# Log file: C:/Tutorials/Vivado/parvez_ro_during/vivado.log
# Journal file: C:/Tutorials/Vivado/parvez_ro_during\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:AXI_BTI:1.0 - BTI0
Adding component instance block -- xilinx.com:user:AXI_BTI_2:1.0 - BTI1
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO3
Successfully read diagram <design_1> from BD file <C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.227 ; gain = 2.707
startgroup
set_property -dict [list CONFIG.num_oscillators {3}] [get_bd_cells BTI0]
endgroup
startgroup
set_property -dict [list CONFIG.num_oscillators {3}] [get_bd_cells BTI1]
endgroup
startgroup
set_property -dict [list CONFIG.num_oscillators {3}] [get_bd_cells RO0]
endgroup
startgroup
set_property -dict [list CONFIG.num_oscillators {3}] [get_bd_cells RO3]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_RO:1.0 AXI_RO_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AXI_RO_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AXI_RO_0/S00_AXI]
Slave segment '/AXI_RO_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.num_stages {3}] [get_bd_cells AXI_RO_0]
endgroup
set_property name RO4 [get_bd_cells AXI_RO_0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Tutorials\Vivado\parvez_ro_during\parvez_ro_during.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_AXI_RO_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Tutorials\Vivado\parvez_ro_during\parvez_ro_during.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block RO0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTI0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTI1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RO3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RO4 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = f514e6d9faf76bfb; cache size = 13.016 MB.
[Thu May 13 16:19:50 2021] Launched design_1_xbar_0_synth_1, design_1_AXI_RO_0_1_synth_1, design_1_AXI_RO_0_0_synth_1, design_1_AXI_BTI_2_0_0_synth_1, design_1_AXI_BTI_0_0_synth_1, design_1_AXI_RO_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_xbar_0_synth_1/runme.log
design_1_AXI_RO_0_1_synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_RO_0_1_synth_1/runme.log
design_1_AXI_RO_0_0_synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_RO_0_0_synth_1/runme.log
design_1_AXI_BTI_2_0_0_synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_2_0_0_synth_1/runme.log
design_1_AXI_BTI_0_0_synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_BTI_0_0_synth_1/runme.log
design_1_AXI_RO_0_2_synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/design_1_AXI_RO_0_2_synth_1/runme.log
synth_1: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/synth_1/runme.log
[Thu May 13 16:19:50 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.234 ; gain = 31.727
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1391.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 2101.016 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 2101.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2101.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 15 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2234.195 ; gain = 994.961
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 13 16:25:41 2021] Launched synth_1...
Run output will be captured here: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/synth_1/runme.log
[Thu May 13 16:25:42 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2545.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.663 . Memory (MB): peak = 2545.277 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 2545.277 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2545.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 15 instances

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 13 16:29:34 2021] Launched synth_1...
Run output will be captured here: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/synth_1/runme.log
[Thu May 13 16:29:34 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/parvez_ro_during/parvez_ro_during.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2929.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 2929.285 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.631 . Memory (MB): peak = 2929.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2929.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 15 instances

exit
INFO: [Common 17-206] Exiting Vivado at Thu May 13 16:38:11 2021...
