
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Documents/git/ctm-openday-2022/HLS/matrix_mult_from_scratch'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2411.418 ; gain = 0.000 ; free physical = 35086 ; free virtual = 81247
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47599
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2709.703 ; gain = 29.691 ; free physical = 34067 ; free virtual = 80226
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_1' (1#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_1' has 64 connections declared, but only 59 given [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1' (2#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_axi_smc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mmult_wrapper_0_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_mmult_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mmult_wrapper_0_0' (3#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_mmult_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:589]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:1373]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (4#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:1373]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (5#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:1498]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:1644]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (6#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (8#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:1644]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:2054]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (9#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (10#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (11#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:2054]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (12#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_1' (13#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:589]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'design_1_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
WARNING: [Synth 8-7023] instance 'ps8_0_axi_periph' of module 'design_1_ps8_0_axi_periph_1' has 119 connections declared, but only 108 given [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:336]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_rst_ps8_0_100M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_1' (14#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_rst_ps8_0_100M_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:445]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:445]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:445]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_1' is unconnected for instance 'rst_ps8_0_100M' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:445]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_1' has 10 connections declared, but only 6 given [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:445]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:452]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (15#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_1' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_1' (16#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/.Xil/Vivado-47428-diff.fe.up.pt/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_1' has 123 connections declared, but only 117 given [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:469]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:186]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:452]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mmult_wrapper_0'. This will prevent further optimization [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:315]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (18#1) [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.613 ; gain = 78.602 ; free physical = 34157 ; free virtual = 80316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2776.422 ; gain = 96.410 ; free physical = 34156 ; free virtual = 80315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2776.422 ; gain = 96.410 ; free physical = 34156 ; free virtual = 80315
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.422 ; gain = 0.000 ; free physical = 34148 ; free virtual = 80308
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_mmult_wrapper_0_0/design_1_mmult_wrapper_0_0/design_1_mmult_wrapper_0_0_in_context.xdc] for cell 'design_1_i/mmult_wrapper_0'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_mmult_wrapper_0_0/design_1_mmult_wrapper_0_0/design_1_mmult_wrapper_0_0_in_context.xdc] for cell 'design_1_i/mmult_wrapper_0'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1/design_1_rst_ps8_0_100M_1_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1/design_1_axi_smc_1_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.270 ; gain = 0.000 ; free physical = 34079 ; free virtual = 80235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.270 ; gain = 0.000 ; free physical = 34079 ; free virtual = 80235
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.270 ; gain = 180.258 ; free physical = 34147 ; free virtual = 80304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.270 ; gain = 180.258 ; free physical = 34147 ; free virtual = 80304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mmult_wrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.270 ; gain = 180.258 ; free physical = 34147 ; free virtual = 80304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2860.270 ; gain = 180.258 ; free physical = 34150 ; free virtual = 80308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2860.270 ; gain = 180.258 ; free physical = 34137 ; free virtual = 80298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 3309.680 ; gain = 629.668 ; free physical = 33398 ; free virtual = 79647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 3309.680 ; gain = 629.668 ; free physical = 33398 ; free virtual = 79647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 3329.715 ; gain = 649.703 ; free physical = 33396 ; free virtual = 79645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_1              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_dma_0_1         |         1|
|7     |design_1_axi_smc_1           |         1|
|8     |design_1_mmult_wrapper_0_0   |         1|
|9     |design_1_rst_ps8_0_100M_1    |         1|
|10    |design_1_system_ila_0_0      |         1|
|11    |design_1_zynq_ultra_ps_e_0_1 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_dma_0         |     1|
|6     |design_1_axi_smc           |     1|
|7     |design_1_mmult_wrapper_0   |     1|
|8     |design_1_rst_ps8_0_100M    |     1|
|9     |design_1_system_ila_0      |     1|
|10    |design_1_xbar              |     1|
|11    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.656 ; gain = 655.645 ; free physical = 33405 ; free virtual = 79649
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 3335.656 ; gain = 571.797 ; free physical = 33443 ; free virtual = 79686
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 3335.660 ; gain = 655.645 ; free physical = 33443 ; free virtual = 79686
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3335.660 ; gain = 0.000 ; free physical = 33528 ; free virtual = 79772
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.406 ; gain = 0.000 ; free physical = 33469 ; free virtual = 79717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 3377.344 ; gain = 965.926 ; free physical = 33672 ; free virtual = 79847
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/git/ctm-openday-2022/Vivado/matrix_mult/matrix_mult.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 18:27:23 2022...
