INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "K:/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling viterbitb.cpp_pre.cpp.tb.cpp
   Compiling viterbi.cpp_pre.cpp.tb.cpp
   Compiling apatb_decoder.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
The binary representation of 13 is 1101
decoder output is 13 


C:\Users\fahim\Documents\viterbi_hls_2_1_4\viterbi_2_1_4\solution1\sim\verilog>set PATH= 

C:\Users\fahim\Documents\viterbi_hls_2_1_4\viterbi_2_1_4\solution1\sim\verilog>call K:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_decoder_top glbl -prj decoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "K:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s decoder -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "K:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: K:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_decoder_top glbl -prj decoder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile K:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s decoder -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/calculateDistanceFor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateDistanceFor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/calculateForState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateForState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/computeHammingDistan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeHammingDistan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/decoder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decoder_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/decoder_h1_hamminbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_h1_hamminbkb_ram
INFO: [VRFC 10-311] analyzing module decoder_h1_hamminbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/getFinalHammingDista.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFinalHammingDista
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/getFinalLowestState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getFinalLowestState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/getReturnPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getReturnPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/getSequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getSequence
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_h1_hamminbkb_ram
Compiling module xil_defaultlib.decoder_h1_hamminbkb(DataWidth=8...
Compiling module xil_defaultlib.calculateDistanceFor
Compiling module xil_defaultlib.calculateForState
Compiling module xil_defaultlib.computeHammingDistan
Compiling module xil_defaultlib.getFinalLowestState
Compiling module xil_defaultlib.getSequence
Compiling module xil_defaultlib.getReturnPath
Compiling module xil_defaultlib.getFinalHammingDista
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.apatb_decoder_top
Compiling module work.glbl
Built simulation snapshot decoder

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/xsim.dir/decoder/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/xsim.dir/decoder/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 28 07:35:31 2022. For additional details about this file, please refer to the WebTalk help file at K:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 28 07:35:31 2022...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/decoder/xsim_script.tcl
# xsim {decoder} -autoloadwcfg -tclbatch {decoder.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source decoder.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_in_group [add_wave_group d_in(wire) -into $cinputgroup]
## add_wave /apatb_decoder_top/AESL_inst_decoder/d_in_V -into $d_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_start -into $blocksiggroup
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_done -into $blocksiggroup
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_idle -into $blocksiggroup
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_decoder_top/AESL_inst_decoder/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_decoder_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_decoder_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_decoder_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_decoder_top/LENGTH_d_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decoder_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_decoder_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_in_group [add_wave_group d_in(wire) -into $tbcinputgroup]
## add_wave /apatb_decoder_top/d_in_V -into $tb_d_in_group -radix hex
## save_wave_config decoder.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1895 ns : File "C:/Users/fahim/Documents/viterbi_hls_2_1_4/viterbi_2_1_4/solution1/sim/verilog/decoder.autotb.v" Line 260
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 28 07:35:40 2022...
The binary representation of 13 is 1101
decoder output is 13 

INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
