C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/DCS.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/DCS.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity dcs
-- Compiling architecture structural of dcs
-- Loading entity reg_struct

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Input_Reg.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Input_Reg.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity reg_in
-- Compiling architecture functional of reg_in

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/PID.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/PID.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pid

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Output_Control_Struct.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Output_Control_Struct.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity control_out

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Output_reg.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Output_reg.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity out_reg

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Testbench.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Testbench.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity test_bench

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd {2 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity controller
-- Compiling architecture functional of controller
** Warning: [14] C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd(113): (vcom-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
** Warning: [14] C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd(115): (vcom-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
** Warning: [14] C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd(117): (vcom-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
** Warning: [14] C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd(113): (vcom-1272) Length of formal "o1" is 5; length of actual is 7.
** Warning: [14] C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd(115): (vcom-1272) Length of formal "o1" is 5; length of actual is 7.
** Warning: [14] C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Controller_reg.vhd(117): (vcom-1272) Length of formal "o1" is 5; length of actual is 7.

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Reg_Control_Struct.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Reg_Control_Struct.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity reg_struct
-- Compiling architecture structural of reg_struct
-- Loading entity controller
-- Loading entity reg_in
-- Loading entity counter

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/clk_div.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/clk_div.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity clk_div
-- Compiling architecture functional of clk_div

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/PWM.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/PWM.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pwm

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Counter.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Counter.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity counter
-- Compiling architecture functional of counter

} {} {}} C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Encoder.vhd {1 {vcom -work work -2002 -explicit C:/Users/QTrooper/Documents/GitHub/Distributed-Control-Systems/VHDL_Files/Encoder.vhd
Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity encoder

} {} {}}
