strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=1, label="AFQ_[B:8 M:A SGN:S PC:N]_#1_G0", style=filled, type=asymmetric_quantize];
"2 SSD_VGG/__getitem___0" [id=2, label="__getitem___#2", style=filled, type=__getitem__];
"3 SSD_VGG/clone_0" [id=3, label="clone_#3", style=filled, type=clone];
"4 SSD_VGG/unsqueeze_0" [id=4, label="unsqueeze_#4", style=filled, type=unsqueeze];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=5, label="WFQ_[B:8 M:S SGN:S PC:Y]_#5_G0", style=filled, type=symmetric_quantize];
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=6, label="conv2d_k3x3_PAD_#6", style=filled, type=conv2d];
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" [id=7, label="relu__#7", style=filled, type=relu_];
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=8, label="AFQ_[B:4 M:S SGN:U PC:N]_#8_G1", style=filled, type=symmetric_quantize];
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=9, label="WFQ_[B:4 M:S SGN:S PC:Y]_#9_G1", style=filled, type=symmetric_quantize];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" [color=lightblue, id=10, label="pad_k3x3_PAD_#10", style=filled, type=pad];
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=11, label="conv2d_k3x3_PAD_#11", style=filled, type=conv2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" [id=12, label="relu__#12", style=filled, type=relu_];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=13, label="AFQ_[B:8 M:A SGN:S PC:N]_#13_G2", style=filled, type=asymmetric_quantize];
"14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" [id=14, label="max_pool2d_#14", style=filled, type=max_pool2d];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=15, label="WFQ_[B:8 M:S SGN:S PC:Y]_#15_G2", style=filled, type=symmetric_quantize];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" [color=lightblue, id=16, label="conv2d_k3x3_PAD_#16", style=filled, type=conv2d];
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" [id=17, label="relu__#17", style=filled, type=relu_];
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=18, label="AFQ_[B:4 M:S SGN:U PC:N]_#18_G3", style=filled, type=symmetric_quantize];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=19, label="WFQ_[B:4 M:S SGN:S PC:Y]_#19_G3", style=filled, type=symmetric_quantize];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" [color=lightblue, id=20, label="pad_k3x3_PAD_#20", style=filled, type=pad];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" [color=lightblue, id=21, label="conv2d_k3x3_PAD_#21", style=filled, type=conv2d];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" [id=22, label="relu__#22", style=filled, type=relu_];
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=23, label="AFQ_[B:4 M:S SGN:U PC:N]_#23_G4", style=filled, type=symmetric_quantize];
"24 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" [id=24, label="max_pool2d_#24", style=filled, type=max_pool2d];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=25, label="WFQ_[B:4 M:S SGN:S PC:Y]_#25_G4", style=filled, type=symmetric_quantize];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" [color=lightblue, id=26, label="pad_k3x3_PAD_#26", style=filled, type=pad];
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=27, label="conv2d_k3x3_PAD_#27", style=filled, type=conv2d];
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" [id=28, label="relu__#28", style=filled, type=relu_];
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=29, label="AFQ_[B:8 M:A SGN:S PC:N]_#29_G5", style=filled, type=asymmetric_quantize];
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=30, label="WFQ_[B:8 M:S SGN:S PC:Y]_#30_G5", style=filled, type=symmetric_quantize];
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=31, label="conv2d_k3x3_PAD_#31", style=filled, type=conv2d];
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" [id=32, label="relu__#32", style=filled, type=relu_];
"33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=33, label="AFQ_[B:4 M:S SGN:U PC:N]_#33_G6", style=filled, type=symmetric_quantize];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=34, label="WFQ_[B:4 M:S SGN:S PC:Y]_#34_G6", style=filled, type=symmetric_quantize];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" [color=lightblue, id=35, label="pad_k3x3_PAD_#35", style=filled, type=pad];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=36, label="conv2d_k3x3_PAD_#36", style=filled, type=conv2d];
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" [id=37, label="relu__#37", style=filled, type=relu_];
"38 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=38, label="AFQ_[B:4 M:S SGN:U PC:N]_#38_G7", style=filled, type=symmetric_quantize];
"39 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" [id=39, label="max_pool2d_#39", style=filled, type=max_pool2d];
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=40, label="WFQ_[B:4 M:S SGN:S PC:Y]_#40_G7", style=filled, type=symmetric_quantize];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" [color=lightblue, id=41, label="pad_k3x3_PAD_#41", style=filled, type=pad];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" [color=lightblue, id=42, label="conv2d_k3x3_PAD_#42", style=filled, type=conv2d];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" [id=43, label="relu__#43", style=filled, type=relu_];
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=44, label="AFQ_[B:4 M:S SGN:U PC:N]_#44_G8", style=filled, type=symmetric_quantize];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=45, label="WFQ_[B:4 M:S SGN:S PC:Y]_#45_G8", style=filled, type=symmetric_quantize];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" [color=lightblue, id=46, label="pad_k3x3_PAD_#46", style=filled, type=pad];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" [color=lightblue, id=47, label="conv2d_k3x3_PAD_#47", style=filled, type=conv2d];
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" [id=48, label="relu__#48", style=filled, type=relu_];
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=49, label="AFQ_[B:4 M:S SGN:U PC:N]_#49_G9", style=filled, type=symmetric_quantize];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=50, label="WFQ_[B:4 M:S SGN:S PC:Y]_#50_G9", style=filled, type=symmetric_quantize];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" [color=lightblue, id=51, label="pad_k3x3_PAD_#51", style=filled, type=pad];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" [color=lightblue, id=52, label="conv2d_k3x3_PAD_#52", style=filled, type=conv2d];
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=53, label="relu__#53", style=filled, type=relu_];
"54 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=54, label="AFQ_[B:8 M:A SGN:S PC:N]_#54_G26", style=filled, type=asymmetric_quantize];
"55 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=55, label="max_pool2d_#55", style=filled, type=max_pool2d];
"56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=56, label="WFQ_[B:4 M:S SGN:S PC:Y]_#56_G26", style=filled, type=symmetric_quantize];
"57 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" [color=lightblue, id=57, label="conv2d_k3x3_PAD_#57", style=filled, type=conv2d];
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" [id=58, label="relu__#58", style=filled, type=relu_];
"59 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=59, label="AFQ_[B:4 M:S SGN:U PC:N]_#59_G10", style=filled, type=symmetric_quantize];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=60, label="WFQ_[B:4 M:S SGN:S PC:Y]_#60_G10", style=filled, type=symmetric_quantize];
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" [color=lightblue, id=61, label="pad_k3x3_PAD_#61", style=filled, type=pad];
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" [color=lightblue, id=62, label="conv2d_k3x3_PAD_#62", style=filled, type=conv2d];
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"63 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" [id=63, label="relu__#63", style=filled, type=relu_];
"64 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=64, label="AFQ_[B:4 M:S SGN:U PC:N]_#64_G11", style=filled, type=symmetric_quantize];
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=65, label="WFQ_[B:4 M:S SGN:S PC:Y]_#65_G11", style=filled, type=symmetric_quantize];
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" [color=lightblue, id=66, label="pad_k3x3_PAD_#66", style=filled, type=pad];
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" [color=lightblue, id=67, label="conv2d_k3x3_PAD_#67", style=filled, type=conv2d];
"67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"68 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=68, label="relu__#68", style=filled, type=relu_];
"69 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=69, label="AFQ_[B:8 M:A SGN:S PC:N]_#69_G12", style=filled, type=asymmetric_quantize];
"70 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" [id=70, label="max_pool2d_#70", style=filled, type=max_pool2d];
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=71, label="WFQ_[B:8 M:S SGN:S PC:Y]_#71_G12", style=filled, type=symmetric_quantize];
"72 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" [color=lightblue, id=72, label="conv2d_k3x3_PAD_#72", style=filled, type=conv2d];
"73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=73, label="relu__#73", style=filled, type=relu_];
"74 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=74, label="AFQ_[B:8 M:A SGN:S PC:N]_#74_G13", style=filled, type=asymmetric_quantize];
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=75, label="WFQ_[B:8 M:S SGN:S PC:Y]_#75_G13", style=filled, type=symmetric_quantize];
"76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" [color=lightblue, id=76, label="conv2d_k1x1_PAD_#76", style=filled, type=conv2d];
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" [id=77, label="relu__#77", style=filled, type=relu_];
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=78, label="AFQ_[B:4 M:S SGN:U PC:N]_#78_G19", style=filled, type=symmetric_quantize];
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" [id=79, label="pow_#79", style=filled, type=pow];
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" [id=80, label="sum_#80", style=filled, type=sum];
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" [id=81, label="sqrt_#81", style=filled, type=sqrt];
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" [id=82, label="__add___#82", style=filled, type=__add__];
"83 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" [id=83, label="div_#83", style=filled, type=div];
"84 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" [id=84, label="__rmul___#84", style=filled, type=__rmul__];
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=85, label="AFQ_[B:8 M:A SGN:S PC:N]_#85_G25", style=filled, type=asymmetric_quantize];
"86 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=86, label="WFQ_[B:4 M:S SGN:S PC:Y]_#86_G19", style=filled, type=symmetric_quantize];
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=87, label="conv2d_k1x1_#87", style=filled, type=conv2d];
"88 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" [id=88, label="relu__#88", style=filled, type=relu_];
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=89, label="AFQ_[B:8 M:A SGN:S PC:N]_#89_G14", style=filled, type=asymmetric_quantize];
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=90, label="WFQ_[B:8 M:S SGN:S PC:Y]_#90_G14", style=filled, type=symmetric_quantize];
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=91, label="conv2d_k1x1_PAD_#91", style=filled, type=conv2d];
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" [id=92, label="relu__#92", style=filled, type=relu_];
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=93, label="AFQ_[B:4 M:S SGN:U PC:N]_#93_G20", style=filled, type=symmetric_quantize];
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=94, label="WFQ_[B:8 M:S SGN:S PC:Y]_#94_G20", style=filled, type=symmetric_quantize];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" [color=lightblue, id=95, label="conv2d_k1x1_#95", style=filled, type=conv2d];
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=96, label="relu__#96", style=filled, type=relu_];
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=97, label="AFQ_[B:4 M:S SGN:U PC:N]_#97_G15", style=filled, type=symmetric_quantize];
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=98, label="WFQ_[B:4 M:S SGN:S PC:Y]_#98_G15", style=filled, type=symmetric_quantize];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" [color=lightblue, id=99, label="pad_k1x1_PAD_#99", style=filled, type=pad];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" [color=lightblue, id=100, label="conv2d_k1x1_PAD_#100", style=filled, type=conv2d];
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" [id=101, label="relu__#101", style=filled, type=relu_];
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=102, label="AFQ_[B:4 M:S SGN:U PC:N]_#102_G21", style=filled, type=symmetric_quantize];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=103, label="WFQ_[B:8 M:S SGN:S PC:Y]_#103_G21", style=filled, type=symmetric_quantize];
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" [color=lightblue, id=104, label="conv2d_k1x1_#104", style=filled, type=conv2d];
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" [id=105, label="relu__#105", style=filled, type=relu_];
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=106, label="AFQ_[B:4 M:S SGN:U PC:N]_#106_G16", style=filled, type=symmetric_quantize];
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=107, label="WFQ_[B:4 M:S SGN:S PC:Y]_#107_G16", style=filled, type=symmetric_quantize];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" [color=lightblue, id=108, label="pad_k1x1_PAD_#108", style=filled, type=pad];
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=109, label="conv2d_k1x1_PAD_#109", style=filled, type=conv2d];
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=110, label="relu__#110", style=filled, type=relu_];
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=111, label="AFQ_[B:4 M:S SGN:U PC:N]_#111_G22", style=filled, type=symmetric_quantize];
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=112, label="WFQ_[B:4 M:S SGN:S PC:Y]_#112_G22", style=filled, type=symmetric_quantize];
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=113, label="conv2d_k1x1_#113", style=filled, type=conv2d];
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" [id=114, label="relu__#114", style=filled, type=relu_];
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" [color=green, id=115, label="AFQ_[B:8 M:A SGN:S PC:N]_#115_G17", style=filled, type=asymmetric_quantize];
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=116, label="WFQ_[B:8 M:S SGN:S PC:Y]_#116_G17", style=filled, type=symmetric_quantize];
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=117, label="conv2d_k1x1_PAD_#117", style=filled, type=conv2d];
"118 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" [id=118, label="relu__#118", style=filled, type=relu_];
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=119, label="AFQ_[B:4 M:S SGN:U PC:N]_#119_G23", style=filled, type=symmetric_quantize];
"120 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=120, label="WFQ_[B:4 M:S SGN:S PC:Y]_#120_G23", style=filled, type=symmetric_quantize];
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" [color=lightblue, id=121, label="conv2d_k1x1_#121", style=filled, type=conv2d];
"122 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=122, label="relu__#122", style=filled, type=relu_];
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=123, label="AFQ_[B:4 M:S SGN:U PC:N]_#123_G18", style=filled, type=symmetric_quantize];
"124 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=124, label="WFQ_[B:4 M:S SGN:S PC:Y]_#124_G18", style=filled, type=symmetric_quantize];
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" [color=lightblue, id=125, label="pad_k4x4_PAD_#125", style=filled, type=pad];
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" [color=lightblue, id=126, label="conv2d_k4x4_PAD_#126", style=filled, type=conv2d];
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"127 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" [id=127, label="relu__#127", style=filled, type=relu_];
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" [color=red, id=128, label="AFQ_[B:4 M:S SGN:U PC:N]_#128_G24", style=filled, type=symmetric_quantize];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=129, label="WFQ_[B:8 M:S SGN:S PC:Y]_#129_G25", style=filled, type=symmetric_quantize];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=130, label="conv2d_k3x3_PAD_#130", style=filled, type=conv2d];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=131, label="WFQ_[B:8 M:S SGN:S PC:Y]_#131_G25", style=filled, type=symmetric_quantize];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=132, label="conv2d_k3x3_PAD_#132", style=filled, type=conv2d];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=133, label="permute_#133", style=filled, type=permute];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" [id=134, label="contiguous_#134", style=filled, type=contiguous];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=135, label="permute_#135", style=filled, type=permute];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" [id=136, label="contiguous_#136", style=filled, type=contiguous];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=137, label="WFQ_[B:4 M:S SGN:S PC:Y]_#137_G19", style=filled, type=symmetric_quantize];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=138, label="pad_k3x3_PAD_#138", style=filled, type=pad];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=139, label="conv2d_k3x3_PAD_#139", style=filled, type=conv2d];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=140, label="WFQ_[B:4 M:S SGN:S PC:Y]_#140_G19", style=filled, type=symmetric_quantize];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=141, label="pad_k3x3_PAD_#141", style=filled, type=pad];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=142, label="conv2d_k3x3_PAD_#142", style=filled, type=conv2d];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=143, label="permute_#143", style=filled, type=permute];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" [id=144, label="contiguous_#144", style=filled, type=contiguous];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=145, label="permute_#145", style=filled, type=permute];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" [id=146, label="contiguous_#146", style=filled, type=contiguous];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=147, label="WFQ_[B:4 M:S SGN:S PC:Y]_#147_G20", style=filled, type=symmetric_quantize];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=148, label="pad_k3x3_PAD_#148", style=filled, type=pad];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=149, label="conv2d_k3x3_PAD_#149", style=filled, type=conv2d];
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=150, label="WFQ_[B:4 M:S SGN:S PC:Y]_#150_G20", style=filled, type=symmetric_quantize];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=151, label="pad_k3x3_PAD_#151", style=filled, type=pad];
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=152, label="conv2d_k3x3_PAD_#152", style=filled, type=conv2d];
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=153, label="permute_#153", style=filled, type=permute];
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" [id=154, label="contiguous_#154", style=filled, type=contiguous];
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=155, label="permute_#155", style=filled, type=permute];
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" [id=156, label="contiguous_#156", style=filled, type=contiguous];
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=157, label="WFQ_[B:4 M:S SGN:S PC:Y]_#157_G21", style=filled, type=symmetric_quantize];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=158, label="pad_k3x3_PAD_#158", style=filled, type=pad];
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=159, label="conv2d_k3x3_PAD_#159", style=filled, type=conv2d];
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=160, label="WFQ_[B:8 M:S SGN:S PC:Y]_#160_G21", style=filled, type=symmetric_quantize];
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=161, label="conv2d_k3x3_PAD_#161", style=filled, type=conv2d];
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=162, label="permute_#162", style=filled, type=permute];
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" [id=163, label="contiguous_#163", style=filled, type=contiguous];
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=164, label="permute_#164", style=filled, type=permute];
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" [id=165, label="contiguous_#165", style=filled, type=contiguous];
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=166, label="WFQ_[B:8 M:S SGN:S PC:Y]_#166_G22", style=filled, type=symmetric_quantize];
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=167, label="conv2d_k3x3_PAD_#167", style=filled, type=conv2d];
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=168, label="WFQ_[B:4 M:S SGN:S PC:Y]_#168_G22", style=filled, type=symmetric_quantize];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=169, label="pad_k3x3_PAD_#169", style=filled, type=pad];
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=170, label="conv2d_k3x3_PAD_#170", style=filled, type=conv2d];
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=171, label="permute_#171", style=filled, type=permute];
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" [id=172, label="contiguous_#172", style=filled, type=contiguous];
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=173, label="permute_#173", style=filled, type=permute];
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" [id=174, label="contiguous_#174", style=filled, type=contiguous];
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=175, label="WFQ_[B:4 M:S SGN:S PC:Y]_#175_G23", style=filled, type=symmetric_quantize];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" [color=lightblue, id=176, label="pad_k3x3_PAD_#176", style=filled, type=pad];
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=177, label="conv2d_k3x3_PAD_#177", style=filled, type=conv2d];
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=178, label="WFQ_[B:8 M:S SGN:S PC:Y]_#178_G23", style=filled, type=symmetric_quantize];
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=179, label="conv2d_k3x3_PAD_#179", style=filled, type=conv2d];
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=180, label="permute_#180", style=filled, type=permute];
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" [id=181, label="contiguous_#181", style=filled, type=contiguous];
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=182, label="permute_#182", style=filled, type=permute];
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" [id=183, label="contiguous_#183", style=filled, type=contiguous];
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=green, id=184, label="WFQ_[B:8 M:S SGN:S PC:Y]_#184_G24", style=filled, type=symmetric_quantize];
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=185, label="conv2d_k3x3_PAD_#185", style=filled, type=conv2d];
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" [color=red, id=186, label="WFQ_[B:4 M:S SGN:S PC:Y]_#186_G24", style=filled, type=symmetric_quantize];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" [color=lightblue, id=187, label="pad_k3x3_PAD_#187", style=filled, type=pad];
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=188, label="conv2d_k3x3_PAD_#188", style=filled, type=conv2d];
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" [id=189, label="permute_#189", style=filled, type=permute];
"190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_0" [id=190, label="contiguous_#190", style=filled, type=contiguous];
"191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" [id=191, label="permute_#191", style=filled, type=permute];
"192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_1" [id=192, label="contiguous_#192", style=filled, type=contiguous];
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=193, label="view_#193", style=filled, type=view];
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=194, label="view_#194", style=filled, type=view];
"195 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=195, label="view_#195", style=filled, type=view];
"196 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=196, label="view_#196", style=filled, type=view];
"197 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=197, label="view_#197", style=filled, type=view];
"198 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=198, label="view_#198", style=filled, type=view];
"199 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=199, label="view_#199", style=filled, type=view];
"200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=200, label="cat_#200", style=filled, type=cat];
"201 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=201, label="view_#201", style=filled, type=view];
"202 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=202, label="view_#202", style=filled, type=view];
"203 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=203, label="view_#203", style=filled, type=view];
"204 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=204, label="view_#204", style=filled, type=view];
"205 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=205, label="view_#205", style=filled, type=view];
"206 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=206, label="view_#206", style=filled, type=view];
"207 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=207, label="view_#207", style=filled, type=view];
"208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=208, label="cat_#208", style=filled, type=cat];
"209 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=209, label="view_#209", style=filled, type=view];
"210 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=210, label="softmax_#210", style=filled, type=softmax];
"211 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" [id=211, label="view_#211", style=filled, type=view];
"212 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" [id=212, label="view_#212", style=filled, type=view];
"213 /nncf_model_output_0" [id=213, label="nncf_model_output_#213", style=filled, type=nncf_model_output];
"214 /nncf_model_output_1" [id=214, label="nncf_model_output_#214", style=filled, type=nncf_model_output];
"0 /nncf_model_input_0" -> "1 AsymmetricQuantizer/asymmetric_quantize_0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "2 SSD_VGG/__getitem___0";
"1 AsymmetricQuantizer/asymmetric_quantize_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"2 SSD_VGG/__getitem___0" -> "3 SSD_VGG/clone_0";
"3 SSD_VGG/clone_0" -> "4 SSD_VGG/unsqueeze_0";
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0";
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0";
"7 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/relu__0" -> "8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0";
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/SymmetricQuantizer/symmetric_quantize_0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"9 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0_apad" -> "10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/pad_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0_apad" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0";
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/relu__0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize_0";
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/AsymmetricQuantizer/asymmetric_quantize_0" -> "14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0";
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/relu__0" -> "18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0";
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0_apad" -> "20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/pad_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0_apad" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/relu__0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0";
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize_0" -> "24 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0_apad" -> "26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0";
"26 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/pad_0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0_apad" -> "27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0";
"28 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/relu__0" -> "29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0";
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0";
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d_0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/relu__0" -> "33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/SymmetricQuantizer/symmetric_quantize_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0_apad" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/pad_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0_apad" -> "36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0";
"36 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0";
"37 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/relu__0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0";
"39 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0_apad" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/pad_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0_apad" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0";
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/relu__0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0_apad" -> "46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/pad_0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0_apad" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0";
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_0" -> "48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0";
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/relu__0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/SymmetricQuantizer/symmetric_quantize_0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0_apad" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/pad_0" -> "52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0_apad" -> "52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0";
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d_0" -> "53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "54 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "55 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "79 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0";
"54 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize_0" -> "83 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"55 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "57 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"56 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "57 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0";
"57 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" -> "58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0";
"58 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/relu__0" -> "59 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0";
"59 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize_0" -> "61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0_apad" -> "61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0";
"61 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/pad_0" -> "62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0_apad" -> "62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0";
"62 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_0" -> "63 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0";
"63 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/relu__0" -> "64 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0";
"64 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize_0" -> "66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"65 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0_apad" -> "66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0";
"66 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/pad_0" -> "67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0_apad" -> "67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0";
"67 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_0" -> "68 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0";
"68 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "69 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize_0";
"69 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/AsymmetricQuantizer/asymmetric_quantize_0" -> "70 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0";
"70 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d_0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"71 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "72 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0";
"72 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_0" -> "73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0";
"73 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "74 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize_0";
"74 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/AsymmetricQuantizer/asymmetric_quantize_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"75 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0";
"76 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_0" -> "77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0";
"77 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/relu__0" -> "78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"78 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize_0" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"79 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" -> "80 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0";
"80 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" -> "81 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0";
"81 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" -> "82 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0";
"82 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" -> "83 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0";
"83 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" -> "84 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0";
"84 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "85 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0";
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"85 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize_0" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"86 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0";
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" -> "88 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0";
"88 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/relu__0" -> "89 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0";
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize_0" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0";
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d_0" -> "92 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0";
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/relu__0" -> "93 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize_0" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d_0" -> "96 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0";
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "97 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize_0" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0_apad" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/pad_0" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0_apad" -> "100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0";
"100 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" -> "101 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/relu__0" -> "102 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"102 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize_0" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0";
"104 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d_0" -> "105 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0";
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/relu__0" -> "106 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0";
"106 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/SymmetricQuantizer/symmetric_quantize_0" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0_apad" -> "108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0";
"108 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/pad_0" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0_apad" -> "109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0";
"109 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d_0" -> "110 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0";
"110 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "111 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"111 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize_0" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"112 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0";
"113 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" -> "114 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0";
"114 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/relu__0" -> "115 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0";
"115 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"116 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0";
"117 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_0" -> "118 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0";
"118 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/relu__0" -> "119 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"119 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize_0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"120 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0";
"121 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d_0" -> "122 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0";
"122 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "123 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0";
"123 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize_0" -> "125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"124 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0_apad" -> "125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0";
"125 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/pad_0" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0_apad" -> "126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0";
"126 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" -> "127 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0";
"127 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/relu__0" -> "128 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0";
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"128 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize_0" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0";
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0";
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" -> "193 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" -> "201 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0_apad" -> "138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/pad_0" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0_apad" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0_apad" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/pad_0" -> "142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0_apad" -> "142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" -> "194 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" -> "202 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0_apad" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0";
"148 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/pad_0" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0_apad" -> "149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0";
"149 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" -> "153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"150 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0_apad" -> "151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0";
"151 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/pad_0" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0_apad" -> "152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0";
"152 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" -> "155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"153 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0";
"154 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" -> "195 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"155 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1";
"156 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" -> "203 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"157 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0_apad" -> "158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0";
"158 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/pad_0" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0_apad" -> "159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0";
"159 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" -> "162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"160 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0";
"161 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" -> "164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"162 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0";
"163 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" -> "196 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"164 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1";
"165 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" -> "204 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"166 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0";
"167 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" -> "171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"168 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0_apad" -> "169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0";
"169 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/pad_0" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0_apad" -> "170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0";
"170 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" -> "173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"171 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0";
"172 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" -> "197 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"173 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1";
"174 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" -> "205 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"175 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0_apad" -> "176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0";
"176 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/pad_0" -> "177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0_apad" -> "177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0";
"177 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" -> "180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"178 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0";
"179 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" -> "182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"180 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0";
"181 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" -> "198 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"182 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1";
"183 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" -> "206 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"184 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0";
"185 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_0" -> "189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0";
"186 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize_0" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0_apad" -> "187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0";
"187 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/pad_0" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0_apad" -> "188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0";
"188 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_0" -> "191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1";
"189 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_0" -> "190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_0";
"190 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_0" -> "199 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"191 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/permute_1" -> "192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_1";
"192 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/contiguous_1" -> "207 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"193 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"194 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"195 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"196 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"197 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"198 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"199 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"200 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "211 SSD_VGG/SSDDetectionOutput[detection_head]/view_15";
"201 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"202 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"203 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"204 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"205 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"206 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"207 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" -> "208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "209 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"208 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "212 SSD_VGG/SSDDetectionOutput[detection_head]/view_16";
"209 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" -> "210 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
"211 SSD_VGG/SSDDetectionOutput[detection_head]/view_15" -> "213 /nncf_model_output_0";
"212 SSD_VGG/SSDDetectionOutput[detection_head]/view_16" -> "214 /nncf_model_output_1";
}
