#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63c36a491830 .scope module, "microc_tb" "microc_tb" 2 11;
 .timescale -9 -11;
v0x63c36a4d3240_0 .var "Op", 2 0;
v0x63c36a4d3320_0 .net "Opcode", 5 0, L_0x63c36a4ddd60;  1 drivers
v0x63c36a4d33e0_0 .var "clk", 0 0;
v0x63c36a4d3480_0 .var "reset", 0 0;
v0x63c36a4d3520_0 .var "s_inc", 0 0;
v0x63c36a4d3660_0 .var "s_inm", 0 0;
v0x63c36a4d3700_0 .var "we3", 0 0;
v0x63c36a4d37f0_0 .var "wez", 0 0;
v0x63c36a4d38e0_0 .net "z", 0 0, v0x63c36a4d13c0_0;  1 drivers
S_0x63c36a492850 .scope module, "microc1" "microc" 2 20, 3 1 0, S_0x63c36a491830;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x63c36a4d1ad0_0 .net "Dir_salto", 9 0, L_0x63c36a4dde70;  1 drivers
v0x63c36a4d1bc0_0 .net "Inmediato", 7 0, L_0x63c36a4de250;  1 drivers
v0x63c36a4d1c90_0 .net "Instruccion", 15 0, L_0x63c36a4ddc30;  1 drivers
v0x63c36a4d1d90_0 .net "Op", 2 0, v0x63c36a4d3240_0;  1 drivers
v0x63c36a4d1e60_0 .net "Opcode", 5 0, L_0x63c36a4ddd60;  alias, 1 drivers
v0x63c36a4d1f50_0 .net "PC_actual", 9 0, v0x63c36a4d0c50_0;  1 drivers
v0x63c36a4d2010_0 .net "PC_incrementado", 9 0, L_0x63c36a4de380;  1 drivers
v0x63c36a4d2120_0 .net "PC_nuevo", 9 0, L_0x63c36a4ee4f0;  1 drivers
v0x63c36a4d2230_0 .net "RA1", 3 0, L_0x63c36a4ddff0;  1 drivers
v0x63c36a4d2380_0 .net "RA2", 3 0, L_0x63c36a4de090;  1 drivers
v0x63c36a4d2420_0 .net "RD1", 7 0, L_0x63c36a4eebc0;  1 drivers
v0x63c36a4d24c0_0 .net "RD2", 7 0, L_0x63c36a4ef2c0;  1 drivers
v0x63c36a4d25d0_0 .net "WA3", 3 0, L_0x63c36a4de1b0;  1 drivers
v0x63c36a4d26e0_0 .net "WD3", 7 0, v0x63c36a4a5220_0;  1 drivers
v0x63c36a4d27f0_0 .net "clk", 0 0, v0x63c36a4d33e0_0;  1 drivers
v0x63c36a4d2920_0 .net "reset", 0 0, v0x63c36a4d3480_0;  1 drivers
v0x63c36a4d29c0_0 .net "s_inc", 0 0, v0x63c36a4d3520_0;  1 drivers
v0x63c36a4d2b70_0 .net "s_inm", 0 0, v0x63c36a4d3660_0;  1 drivers
v0x63c36a4d2c60_0 .net "salida_muxalu", 7 0, L_0x63c36a4ef410;  1 drivers
v0x63c36a4d2d50_0 .net "salida_muxreg", 3 0, L_0x63c36a4ee590;  1 drivers
v0x63c36a4d2e60_0 .net "we3", 0 0, v0x63c36a4d3700_0;  1 drivers
v0x63c36a4d2f00_0 .net "wez", 0 0, v0x63c36a4d37f0_0;  1 drivers
v0x63c36a4d2fa0_0 .net "z", 0 0, v0x63c36a4d13c0_0;  alias, 1 drivers
v0x63c36a4d3040_0 .net "zero", 0 0, v0x63c36a49b940_0;  1 drivers
L_0x63c36a4ddd60 .part L_0x63c36a4ddc30, 10, 6;
L_0x63c36a4dde70 .part L_0x63c36a4ddc30, 0, 10;
L_0x63c36a4ddff0 .part L_0x63c36a4ddc30, 8, 4;
L_0x63c36a4de090 .part L_0x63c36a4ddc30, 4, 4;
L_0x63c36a4de1b0 .part L_0x63c36a4ddc30, 0, 4;
L_0x63c36a4de250 .part L_0x63c36a4ddc30, 4, 8;
S_0x63c36a492410 .scope module, "alu_inst" "alu" 3 52, 4 1 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x63c36a4a6220_0 .net "A", 7 0, L_0x63c36a4ef410;  alias, 1 drivers
v0x63c36a4a62f0_0 .net "B", 7 0, L_0x63c36a4ef2c0;  alias, 1 drivers
v0x63c36a4a5150_0 .net "Op", 2 0, v0x63c36a4d3240_0;  alias, 1 drivers
v0x63c36a4a5220_0 .var "S", 7 0;
v0x63c36a49b940_0 .var "zero", 0 0;
E_0x63c36a45cae0 .event anyedge, v0x63c36a4a5150_0, v0x63c36a4a62f0_0, v0x63c36a4a6220_0;
S_0x63c36a4cd210 .scope module, "banco_registros" "regfile" 3 45, 5 4 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x63c36a49b9e0 .array "R", 15 0, 7 0;
v0x63c36a4cd590_0 .net "RA1", 3 0, L_0x63c36a4ddff0;  alias, 1 drivers
v0x63c36a4cd670_0 .net "RA2", 3 0, L_0x63c36a4ee590;  alias, 1 drivers
v0x63c36a4cd730_0 .net "RD1", 7 0, L_0x63c36a4eebc0;  alias, 1 drivers
v0x63c36a4cd810_0 .net "RD2", 7 0, L_0x63c36a4ef2c0;  alias, 1 drivers
v0x63c36a4cd920_0 .net "WA3", 3 0, L_0x63c36a4de1b0;  alias, 1 drivers
v0x63c36a4cd9e0_0 .net "WD3", 7 0, v0x63c36a4a5220_0;  alias, 1 drivers
v0x63c36a4cdad0_0 .net *"_ivl_0", 31 0, L_0x63c36a4ee790;  1 drivers
v0x63c36a4cdb90_0 .net *"_ivl_10", 5 0, L_0x63c36a4ee9c0;  1 drivers
L_0x73434b06e138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4cdc70_0 .net *"_ivl_13", 1 0, L_0x73434b06e138;  1 drivers
L_0x73434b06e180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4cdd50_0 .net/2u *"_ivl_14", 7 0, L_0x73434b06e180;  1 drivers
v0x63c36a4cde30_0 .net *"_ivl_18", 31 0, L_0x63c36a4eed50;  1 drivers
L_0x73434b06e1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4cdf10_0 .net *"_ivl_21", 27 0, L_0x73434b06e1c8;  1 drivers
L_0x73434b06e210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4cdff0_0 .net/2u *"_ivl_22", 31 0, L_0x73434b06e210;  1 drivers
v0x63c36a4ce0d0_0 .net *"_ivl_24", 0 0, L_0x63c36a4eeec0;  1 drivers
v0x63c36a4ce190_0 .net *"_ivl_26", 7 0, L_0x63c36a4ef000;  1 drivers
v0x63c36a4ce270_0 .net *"_ivl_28", 5 0, L_0x63c36a4ef0f0;  1 drivers
L_0x73434b06e0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4ce350_0 .net *"_ivl_3", 27 0, L_0x73434b06e0a8;  1 drivers
L_0x73434b06e258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4ce430_0 .net *"_ivl_31", 1 0, L_0x73434b06e258;  1 drivers
L_0x73434b06e2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4ce510_0 .net/2u *"_ivl_32", 7 0, L_0x73434b06e2a0;  1 drivers
L_0x73434b06e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4ce5f0_0 .net/2u *"_ivl_4", 31 0, L_0x73434b06e0f0;  1 drivers
v0x63c36a4ce6d0_0 .net *"_ivl_6", 0 0, L_0x63c36a4ee880;  1 drivers
v0x63c36a4ce790_0 .net *"_ivl_8", 7 0, L_0x63c36a4ee920;  1 drivers
v0x63c36a4ce870_0 .net "clk", 0 0, v0x63c36a4d33e0_0;  alias, 1 drivers
v0x63c36a4ce930_0 .net "we3", 0 0, v0x63c36a4d3700_0;  alias, 1 drivers
E_0x63c36a45cde0 .event posedge, v0x63c36a4ce870_0;
L_0x63c36a4ee790 .concat [ 4 28 0 0], L_0x63c36a4ddff0, L_0x73434b06e0a8;
L_0x63c36a4ee880 .cmp/ne 32, L_0x63c36a4ee790, L_0x73434b06e0f0;
L_0x63c36a4ee920 .array/port v0x63c36a49b9e0, L_0x63c36a4ee9c0;
L_0x63c36a4ee9c0 .concat [ 4 2 0 0], L_0x63c36a4ddff0, L_0x73434b06e138;
L_0x63c36a4eebc0 .functor MUXZ 8, L_0x73434b06e180, L_0x63c36a4ee920, L_0x63c36a4ee880, C4<>;
L_0x63c36a4eed50 .concat [ 4 28 0 0], L_0x63c36a4ee590, L_0x73434b06e1c8;
L_0x63c36a4eeec0 .cmp/ne 32, L_0x63c36a4eed50, L_0x73434b06e210;
L_0x63c36a4ef000 .array/port v0x63c36a49b9e0, L_0x63c36a4ef0f0;
L_0x63c36a4ef0f0 .concat [ 4 2 0 0], L_0x63c36a4ee590, L_0x73434b06e258;
L_0x63c36a4ef2c0 .functor MUXZ 8, L_0x73434b06e2a0, L_0x63c36a4ef000, L_0x63c36a4eeec0, C4<>;
S_0x63c36a4ceaf0 .scope module, "memoria_programa" "memprog" 3 18, 6 3 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x63c36a4ddc30 .functor BUFZ 16, L_0x63c36a4ddaa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x63c36a4ced00_0 .net "Address", 9 0, v0x63c36a4d0c50_0;  alias, 1 drivers
v0x63c36a4cee00_0 .net "Data", 15 0, L_0x63c36a4ddc30;  alias, 1 drivers
v0x63c36a4ceee0 .array "Mem", 1023 0, 15 0;
v0x63c36a4cefb0_0 .net *"_ivl_0", 15 0, L_0x63c36a4ddaa0;  1 drivers
v0x63c36a4cf090_0 .net *"_ivl_2", 11 0, L_0x63c36a4ddb90;  1 drivers
L_0x73434b06e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4cf1c0_0 .net *"_ivl_5", 1 0, L_0x73434b06e018;  1 drivers
v0x63c36a4cf2a0_0 .net "clk", 0 0, v0x63c36a4d33e0_0;  alias, 1 drivers
L_0x63c36a4ddaa0 .array/port v0x63c36a4ceee0, L_0x63c36a4ddb90;
L_0x63c36a4ddb90 .concat [ 10 2 0 0], v0x63c36a4d0c50_0, L_0x73434b06e018;
S_0x63c36a4cf3a0 .scope module, "mux_alu" "mux2" 3 49, 5 46 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x63c36a4cf580 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x63c36a4cf680_0 .net "D0", 7 0, L_0x63c36a4eebc0;  alias, 1 drivers
v0x63c36a4cf770_0 .net "D1", 7 0, L_0x63c36a4de250;  alias, 1 drivers
v0x63c36a4cf830_0 .net "Y", 7 0, L_0x63c36a4ef410;  alias, 1 drivers
v0x63c36a4cf930_0 .net "s", 0 0, v0x63c36a4d3660_0;  alias, 1 drivers
L_0x63c36a4ef410 .functor MUXZ 8, L_0x63c36a4eebc0, L_0x63c36a4de250, v0x63c36a4d3660_0, C4<>;
S_0x63c36a4cfa80 .scope module, "mux_pc" "mux2" 3 38, 5 46 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x63c36a4cfcb0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x63c36a4cfd50_0 .net "D0", 9 0, L_0x63c36a4dde70;  alias, 1 drivers
v0x63c36a4cfe50_0 .net "D1", 9 0, L_0x63c36a4de380;  alias, 1 drivers
v0x63c36a4cff30_0 .net "Y", 9 0, L_0x63c36a4ee4f0;  alias, 1 drivers
v0x63c36a4d0020_0 .net "s", 0 0, v0x63c36a4d3520_0;  alias, 1 drivers
L_0x63c36a4ee4f0 .functor MUXZ 10, L_0x63c36a4dde70, L_0x63c36a4de380, v0x63c36a4d3520_0, C4<>;
S_0x63c36a4d0190 .scope module, "mux_reg" "mux2" 3 42, 5 46 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y";
    .port_info 1 /INPUT 4 "D0";
    .port_info 2 /INPUT 4 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x63c36a4d0370 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000000100>;
v0x63c36a4d0440_0 .net "D0", 3 0, L_0x63c36a4de090;  alias, 1 drivers
v0x63c36a4d0540_0 .net "D1", 3 0, L_0x63c36a4de1b0;  alias, 1 drivers
v0x63c36a4d0630_0 .net "Y", 3 0, L_0x63c36a4ee590;  alias, 1 drivers
v0x63c36a4d0730_0 .net "s", 0 0, v0x63c36a4d3660_0;  alias, 1 drivers
L_0x63c36a4ee590 .functor MUXZ 4, L_0x63c36a4de090, L_0x63c36a4de1b0, v0x63c36a4d3660_0, C4<>;
S_0x63c36a4d0850 .scope module, "registro_pc" "registro" 3 15, 5 35 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x63c36a4d0a30 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x63c36a4d0b40_0 .net "D", 9 0, L_0x63c36a4ee4f0;  alias, 1 drivers
v0x63c36a4d0c50_0 .var "Q", 9 0;
v0x63c36a4d0d20_0 .net "clk", 0 0, v0x63c36a4d33e0_0;  alias, 1 drivers
v0x63c36a4d0e40_0 .net "reset", 0 0, v0x63c36a4d3480_0;  alias, 1 drivers
E_0x63c36a439210 .event posedge, v0x63c36a4d0e40_0, v0x63c36a4ce870_0;
S_0x63c36a4d0f40 .scope module, "registro_zero" "ffd" 3 55, 5 56 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x63c36a4d1120_0 .net "carga", 0 0, v0x63c36a4d37f0_0;  alias, 1 drivers
v0x63c36a4d1200_0 .net "clk", 0 0, v0x63c36a4d33e0_0;  alias, 1 drivers
v0x63c36a4d12c0_0 .net "d", 0 0, v0x63c36a49b940_0;  alias, 1 drivers
v0x63c36a4d13c0_0 .var "q", 0 0;
v0x63c36a4d1460_0 .net "reset", 0 0, v0x63c36a4d3480_0;  alias, 1 drivers
S_0x63c36a4d15c0 .scope module, "sum_pc" "sum" 3 35, 5 28 0, S_0x63c36a492850;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x63c36a4d17c0_0 .net "A", 9 0, v0x63c36a4d0c50_0;  alias, 1 drivers
L_0x73434b06e060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x63c36a4d18f0_0 .net "B", 9 0, L_0x73434b06e060;  1 drivers
v0x63c36a4d19d0_0 .net "Y", 9 0, L_0x63c36a4de380;  alias, 1 drivers
L_0x63c36a4de380 .arith/sum 10, v0x63c36a4d0c50_0, L_0x73434b06e060;
S_0x63c36a4a97a0 .scope module, "regA" "regA" 7 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ResetA";
    .port_info 2 /INPUT 1 "CargaA";
    .port_info 3 /INPUT 4 "entA";
    .port_info 4 /OUTPUT 4 "q";
o0x73434b0b8188 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4d5640_0 .net "CargaA", 0 0, o0x73434b0b8188;  0 drivers
o0x73434b0b8248 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4d5700_0 .net "ResetA", 0 0, o0x73434b0b8248;  0 drivers
o0x73434b0b81b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4d5850_0 .net "clk", 0 0, o0x73434b0b81b8;  0 drivers
o0x73434b0b8758 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x63c36a4d5980_0 .net "entA", 3 0, o0x73434b0b8758;  0 drivers
v0x63c36a4d5a20_0 .net "q", 3 0, L_0x63c36a4ef850;  1 drivers
L_0x63c36a4ef540 .part o0x73434b0b8758, 0, 1;
L_0x63c36a4ef5e0 .part o0x73434b0b8758, 1, 1;
L_0x63c36a4ef680 .part o0x73434b0b8758, 2, 1;
L_0x63c36a4ef720 .part o0x73434b0b8758, 3, 1;
L_0x63c36a4ef850 .concat8 [ 1 1 1 1], v0x63c36a4d3ef0_0, v0x63c36a4d45e0_0, v0x63c36a4d4cf0_0, v0x63c36a4d5410_0;
S_0x63c36a4d3980 .scope module, "ffa0" "ffdc" 7 4, 8 1 0, S_0x63c36a4a97a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d3b60 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d3cb0_0 .net "carga", 0 0, o0x73434b0b8188;  alias, 0 drivers
v0x63c36a4d3d90_0 .net "clk", 0 0, o0x73434b0b81b8;  alias, 0 drivers
v0x63c36a4d3e50_0 .net "d", 0 0, L_0x63c36a4ef540;  1 drivers
v0x63c36a4d3ef0_0 .var "q", 0 0;
v0x63c36a4d3fb0_0 .net "reset", 0 0, o0x73434b0b8248;  alias, 0 drivers
E_0x63c36a4b6430 .event posedge, v0x63c36a4d3fb0_0, v0x63c36a4d3d90_0;
S_0x63c36a4d4160 .scope module, "ffa1" "ffdc" 7 5, 8 1 0, S_0x63c36a4a97a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d4360 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d4400_0 .net "carga", 0 0, o0x73434b0b8188;  alias, 0 drivers
v0x63c36a4d44a0_0 .net "clk", 0 0, o0x73434b0b81b8;  alias, 0 drivers
v0x63c36a4d4540_0 .net "d", 0 0, L_0x63c36a4ef5e0;  1 drivers
v0x63c36a4d45e0_0 .var "q", 0 0;
v0x63c36a4d4680_0 .net "reset", 0 0, o0x73434b0b8248;  alias, 0 drivers
S_0x63c36a4d47d0 .scope module, "ffa2" "ffdc" 7 6, 8 1 0, S_0x63c36a4a97a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d49b0 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d4a50_0 .net "carga", 0 0, o0x73434b0b8188;  alias, 0 drivers
v0x63c36a4d4b40_0 .net "clk", 0 0, o0x73434b0b81b8;  alias, 0 drivers
v0x63c36a4d4c50_0 .net "d", 0 0, L_0x63c36a4ef680;  1 drivers
v0x63c36a4d4cf0_0 .var "q", 0 0;
v0x63c36a4d4d90_0 .net "reset", 0 0, o0x73434b0b8248;  alias, 0 drivers
S_0x63c36a4d4f70 .scope module, "ffa3" "ffdc" 7 7, 8 1 0, S_0x63c36a4a97a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d5150 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d51f0_0 .net "carga", 0 0, o0x73434b0b8188;  alias, 0 drivers
v0x63c36a4d52b0_0 .net "clk", 0 0, o0x73434b0b81b8;  alias, 0 drivers
v0x63c36a4d5370_0 .net "d", 0 0, L_0x63c36a4ef720;  1 drivers
v0x63c36a4d5410_0 .var "q", 0 0;
v0x63c36a4d54b0_0 .net "reset", 0 0, o0x73434b0b8248;  alias, 0 drivers
S_0x63c36a4a7870 .scope module, "regQ" "regQ" 9 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "entQ";
    .port_info 1 /INPUT 1 "CargaQ";
    .port_info 2 /INPUT 1 "DesplazaQ";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 3 "q";
o0x73434b0b8ae8 .functor BUFZ 1, C4<z>; HiZ drive
o0x73434b0b9658 .functor BUFZ 1, C4<z>; HiZ drive
L_0x63c36a4de420 .functor OR 1, o0x73434b0b8ae8, o0x73434b0b9658, C4<0>, C4<0>;
v0x63c36a4da960_0 .net "CargaQ", 0 0, o0x73434b0b8ae8;  0 drivers
v0x63c36a4daa20_0 .net "DesplazaQ", 0 0, o0x73434b0b9658;  0 drivers
o0x73434b0b88d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4daae0_0 .net "clk", 0 0, o0x73434b0b88d8;  0 drivers
v0x63c36a4dabb0_0 .net "enable", 0 0, L_0x63c36a4de420;  1 drivers
o0x73434b0b9688 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x63c36a4dac50_0 .net "entQ", 2 0, o0x73434b0b9688;  0 drivers
v0x63c36a4dad60_0 .net "q", 2 0, L_0x63c36a4f08e0;  1 drivers
o0x73434b0b8968 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4dae40_0 .net "reset", 0 0, o0x73434b0b8968;  0 drivers
L_0x63c36a4efe20 .part o0x73434b0b9688, 0, 1;
L_0x63c36a4efec0 .part L_0x63c36a4f08e0, 1, 1;
L_0x63c36a4f02e0 .part o0x73434b0b9688, 1, 1;
L_0x63c36a4f03d0 .part L_0x63c36a4f08e0, 2, 1;
L_0x63c36a4f0840 .part o0x73434b0b9688, 2, 1;
L_0x63c36a4f08e0 .concat8 [ 1 1 1 0], v0x63c36a4d6480_0, v0x63c36a4d7ea0_0, v0x63c36a4d9860_0;
S_0x63c36a4d5ba0 .scope module, "ff0" "cdaff" 9 5, 9 11 0, S_0x63c36a4a7870;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "selc_d";
    .port_info 1 /INPUT 1 "inp_c";
    .port_info 2 /INPUT 1 "inp_d";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "carga";
    .port_info 6 /OUTPUT 1 "q";
v0x63c36a4d6f00_0 .net "carga", 0 0, L_0x63c36a4de420;  alias, 1 drivers
v0x63c36a4d6fc0_0 .net "clk", 0 0, o0x73434b0b88d8;  alias, 0 drivers
v0x63c36a4d7090_0 .net "inp", 0 0, L_0x63c36a4efce0;  1 drivers
v0x63c36a4d71b0_0 .net "inp_c", 0 0, L_0x63c36a4efe20;  1 drivers
v0x63c36a4d7250_0 .net "inp_d", 0 0, L_0x63c36a4efec0;  1 drivers
v0x63c36a4d7340_0 .net "q", 0 0, v0x63c36a4d6480_0;  1 drivers
v0x63c36a4d7410_0 .net "reset", 0 0, o0x73434b0b8968;  alias, 0 drivers
v0x63c36a4d74e0_0 .net "selc_d", 0 0, o0x73434b0b8ae8;  alias, 0 drivers
S_0x63c36a4d5e00 .scope module, "ff0" "ffdc" 9 13, 8 1 0, S_0x63c36a4d5ba0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d5fb0 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d6210_0 .net "carga", 0 0, L_0x63c36a4de420;  alias, 1 drivers
v0x63c36a4d62f0_0 .net "clk", 0 0, o0x73434b0b88d8;  alias, 0 drivers
v0x63c36a4d63b0_0 .net "d", 0 0, L_0x63c36a4efce0;  alias, 1 drivers
v0x63c36a4d6480_0 .var "q", 0 0;
v0x63c36a4d6540_0 .net "reset", 0 0, o0x73434b0b8968;  alias, 0 drivers
E_0x63c36a4d6190 .event posedge, v0x63c36a4d6540_0, v0x63c36a4d62f0_0;
S_0x63c36a4d66f0 .scope module, "mux0" "mux2_1_i1" 9 14, 9 18 0, S_0x63c36a4d5ba0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "s";
L_0x63c36a4ef980 .functor NOT 1, o0x73434b0b8ae8, C4<0>, C4<0>, C4<0>;
L_0x63c36a4efb30 .functor AND 1, L_0x63c36a4efec0, L_0x63c36a4ef980, C4<1>, C4<1>;
L_0x63c36a4efc20 .functor AND 1, L_0x63c36a4efe20, o0x73434b0b8ae8, C4<1>, C4<1>;
L_0x63c36a4efce0 .functor OR 1, L_0x63c36a4efb30, L_0x63c36a4efc20, C4<0>, C4<0>;
v0x63c36a4d68f0_0 .net "a", 0 0, L_0x63c36a4efec0;  alias, 1 drivers
v0x63c36a4d69b0_0 .net "b", 0 0, L_0x63c36a4efe20;  alias, 1 drivers
v0x63c36a4d6a70_0 .net "out", 0 0, L_0x63c36a4efce0;  alias, 1 drivers
v0x63c36a4d6b70_0 .net "s", 0 0, o0x73434b0b8ae8;  alias, 0 drivers
v0x63c36a4d6c10_0 .net "s_n", 0 0, L_0x63c36a4ef980;  1 drivers
v0x63c36a4d6d00_0 .net "sa", 0 0, L_0x63c36a4efb30;  1 drivers
v0x63c36a4d6dc0_0 .net "sb", 0 0, L_0x63c36a4efc20;  1 drivers
S_0x63c36a4d75f0 .scope module, "ff1" "cdaff" 9 6, 9 11 0, S_0x63c36a4a7870;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "selc_d";
    .port_info 1 /INPUT 1 "inp_c";
    .port_info 2 /INPUT 1 "inp_d";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "carga";
    .port_info 6 /OUTPUT 1 "q";
v0x63c36a4d8900_0 .net "carga", 0 0, L_0x63c36a4de420;  alias, 1 drivers
v0x63c36a4d89c0_0 .net "clk", 0 0, o0x73434b0b88d8;  alias, 0 drivers
v0x63c36a4d8a80_0 .net "inp", 0 0, L_0x63c36a4f01a0;  1 drivers
v0x63c36a4d8b70_0 .net "inp_c", 0 0, L_0x63c36a4f02e0;  1 drivers
v0x63c36a4d8c10_0 .net "inp_d", 0 0, L_0x63c36a4f03d0;  1 drivers
v0x63c36a4d8d00_0 .net "q", 0 0, v0x63c36a4d7ea0_0;  1 drivers
v0x63c36a4d8da0_0 .net "reset", 0 0, o0x73434b0b8968;  alias, 0 drivers
v0x63c36a4d8e40_0 .net "selc_d", 0 0, o0x73434b0b8ae8;  alias, 0 drivers
S_0x63c36a4d7880 .scope module, "ff0" "ffdc" 9 13, 8 1 0, S_0x63c36a4d75f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d7a60 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d7be0_0 .net "carga", 0 0, L_0x63c36a4de420;  alias, 1 drivers
v0x63c36a4d7cf0_0 .net "clk", 0 0, o0x73434b0b88d8;  alias, 0 drivers
v0x63c36a4d7e00_0 .net "d", 0 0, L_0x63c36a4f01a0;  alias, 1 drivers
v0x63c36a4d7ea0_0 .var "q", 0 0;
v0x63c36a4d7f40_0 .net "reset", 0 0, o0x73434b0b8968;  alias, 0 drivers
S_0x63c36a4d8120 .scope module, "mux0" "mux2_1_i1" 9 14, 9 18 0, S_0x63c36a4d75f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "s";
L_0x63c36a4eff60 .functor NOT 1, o0x73434b0b8ae8, C4<0>, C4<0>, C4<0>;
L_0x63c36a4effd0 .functor AND 1, L_0x63c36a4f03d0, L_0x63c36a4eff60, C4<1>, C4<1>;
L_0x63c36a4f00e0 .functor AND 1, L_0x63c36a4f02e0, o0x73434b0b8ae8, C4<1>, C4<1>;
L_0x63c36a4f01a0 .functor OR 1, L_0x63c36a4effd0, L_0x63c36a4f00e0, C4<0>, C4<0>;
v0x63c36a4d8320_0 .net "a", 0 0, L_0x63c36a4f03d0;  alias, 1 drivers
v0x63c36a4d83e0_0 .net "b", 0 0, L_0x63c36a4f02e0;  alias, 1 drivers
v0x63c36a4d84a0_0 .net "out", 0 0, L_0x63c36a4f01a0;  alias, 1 drivers
v0x63c36a4d8540_0 .net "s", 0 0, o0x73434b0b8ae8;  alias, 0 drivers
v0x63c36a4d8630_0 .net "s_n", 0 0, L_0x63c36a4eff60;  1 drivers
v0x63c36a4d8720_0 .net "sa", 0 0, L_0x63c36a4effd0;  1 drivers
v0x63c36a4d87c0_0 .net "sb", 0 0, L_0x63c36a4f00e0;  1 drivers
S_0x63c36a4d8f60 .scope module, "ff2" "cdaff" 9 7, 9 11 0, S_0x63c36a4a7870;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "selc_d";
    .port_info 1 /INPUT 1 "inp_c";
    .port_info 2 /INPUT 1 "inp_d";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "carga";
    .port_info 6 /OUTPUT 1 "q";
v0x63c36a4da320_0 .net "carga", 0 0, L_0x63c36a4de420;  alias, 1 drivers
v0x63c36a4da3e0_0 .net "clk", 0 0, o0x73434b0b88d8;  alias, 0 drivers
v0x63c36a4da4a0_0 .net "inp", 0 0, L_0x63c36a4f0730;  1 drivers
v0x63c36a4da540_0 .net "inp_c", 0 0, L_0x63c36a4f0840;  1 drivers
L_0x73434b06e2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63c36a4da5e0_0 .net "inp_d", 0 0, L_0x73434b06e2e8;  1 drivers
v0x63c36a4da6d0_0 .net "q", 0 0, v0x63c36a4d9860_0;  1 drivers
v0x63c36a4da7a0_0 .net "reset", 0 0, o0x73434b0b8968;  alias, 0 drivers
v0x63c36a4da840_0 .net "selc_d", 0 0, o0x73434b0b8ae8;  alias, 0 drivers
S_0x63c36a4d9220 .scope module, "ff0" "ffdc" 9 13, 8 1 0, S_0x63c36a4d8f60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x63c36a4d9400 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x63c36a4d9580_0 .net "carga", 0 0, L_0x63c36a4de420;  alias, 1 drivers
v0x63c36a4d9640_0 .net "clk", 0 0, o0x73434b0b88d8;  alias, 0 drivers
v0x63c36a4d9790_0 .net "d", 0 0, L_0x63c36a4f0730;  alias, 1 drivers
v0x63c36a4d9860_0 .var "q", 0 0;
v0x63c36a4d9900_0 .net "reset", 0 0, o0x73434b0b8968;  alias, 0 drivers
S_0x63c36a4d9ad0 .scope module, "mux0" "mux2_1_i1" 9 14, 9 18 0, S_0x63c36a4d8f60;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "s";
L_0x63c36a4f04f0 .functor NOT 1, o0x73434b0b8ae8, C4<0>, C4<0>, C4<0>;
L_0x63c36a4f0560 .functor AND 1, L_0x73434b06e2e8, L_0x63c36a4f04f0, C4<1>, C4<1>;
L_0x63c36a4f0670 .functor AND 1, L_0x63c36a4f0840, o0x73434b0b8ae8, C4<1>, C4<1>;
L_0x63c36a4f0730 .functor OR 1, L_0x63c36a4f0560, L_0x63c36a4f0670, C4<0>, C4<0>;
v0x63c36a4d9cf0_0 .net "a", 0 0, L_0x73434b06e2e8;  alias, 1 drivers
v0x63c36a4d9db0_0 .net "b", 0 0, L_0x63c36a4f0840;  alias, 1 drivers
v0x63c36a4d9e70_0 .net "out", 0 0, L_0x63c36a4f0730;  alias, 1 drivers
v0x63c36a4d9f70_0 .net "s", 0 0, o0x73434b0b8ae8;  alias, 0 drivers
v0x63c36a4da0a0_0 .net "s_n", 0 0, L_0x63c36a4f04f0;  1 drivers
v0x63c36a4da140_0 .net "sa", 0 0, L_0x63c36a4f0560;  1 drivers
v0x63c36a4da1e0_0 .net "sb", 0 0, L_0x63c36a4f0670;  1 drivers
S_0x63c36a492c90 .scope module, "uc" "uc" 10 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "q0";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "CargaQ";
    .port_info 4 /OUTPUT 1 "DesplazaQ";
    .port_info 5 /OUTPUT 1 "ResetA";
    .port_info 6 /OUTPUT 1 "CargaA";
    .port_info 7 /OUTPUT 1 "Fin";
P_0x63c36a46e530 .param/l "S0" 1 10 6, C4<000>;
P_0x63c36a46e570 .param/l "S1" 1 10 7, C4<001>;
P_0x63c36a46e5b0 .param/l "S2" 1 10 8, C4<010>;
P_0x63c36a46e5f0 .param/l "S3" 1 10 9, C4<011>;
P_0x63c36a46e630 .param/l "S4" 1 10 10, C4<100>;
P_0x63c36a46e670 .param/l "S5" 1 10 11, C4<101>;
P_0x63c36a46e6b0 .param/l "S6" 1 10 12, C4<110>;
P_0x63c36a46e6f0 .param/l "retardo" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x63c36a4f1050 .functor OR 1, L_0x63c36a4f0e20, L_0x63c36a4f0f60, C4<0>, C4<0>;
L_0x63c36a4f1b00 .functor OR 1, L_0x63c36a4f1900, L_0x63c36a4f19a0, C4<0>, C4<0>;
L_0x63c36a4f1d00 .functor OR 1, L_0x63c36a4f1b00, L_0x63c36a4f1c10, C4<0>, C4<0>;
o0x73434b0b9fe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x63c36a4f1e10 .functor AND 1, o0x73434b0b9fe8, L_0x63c36a4f1d00, C4<1>, C4<1>;
v0x63c36a4db040_0 .net "CargaA", 0 0, L_0x63c36a4f20e0;  1 drivers
v0x63c36a4db120_0 .net "CargaQ", 0 0, L_0x63c36a4f0d30;  1 drivers
v0x63c36a4db1e0_0 .net "DesplazaQ", 0 0, L_0x63c36a4f1440;  1 drivers
v0x63c36a4db280_0 .net "Fin", 0 0, L_0x63c36a4f25f0;  1 drivers
v0x63c36a4db340_0 .net "ResetA", 0 0, L_0x63c36a4f17b0;  1 drivers
L_0x73434b06e330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4db450_0 .net/2u *"_ivl_0", 2 0, L_0x73434b06e330;  1 drivers
L_0x73434b06e408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x63c36a4db530_0 .net/2u *"_ivl_12", 2 0, L_0x73434b06e408;  1 drivers
v0x63c36a4db610_0 .net *"_ivl_14", 0 0, L_0x63c36a4f0e20;  1 drivers
L_0x73434b06e450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x63c36a4db6d0_0 .net/2u *"_ivl_16", 2 0, L_0x73434b06e450;  1 drivers
v0x63c36a4db840_0 .net *"_ivl_18", 0 0, L_0x63c36a4f0f60;  1 drivers
v0x63c36a4db900_0 .net *"_ivl_2", 0 0, L_0x63c36a4f0ab0;  1 drivers
v0x63c36a4db9c0_0 .net *"_ivl_20", 0 0, L_0x63c36a4f1050;  1 drivers
L_0x73434b06e498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dbaa0_0 .net/2s *"_ivl_22", 1 0, L_0x73434b06e498;  1 drivers
L_0x73434b06e4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dbb80_0 .net/2s *"_ivl_24", 1 0, L_0x73434b06e4e0;  1 drivers
v0x63c36a4dbc60_0 .net *"_ivl_26", 1 0, L_0x63c36a4f1270;  1 drivers
L_0x73434b06e528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dbd40_0 .net/2u *"_ivl_30", 2 0, L_0x73434b06e528;  1 drivers
v0x63c36a4dbe20_0 .net *"_ivl_32", 0 0, L_0x63c36a4f1530;  1 drivers
L_0x73434b06e570 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dbff0_0 .net/2s *"_ivl_34", 1 0, L_0x73434b06e570;  1 drivers
L_0x73434b06e5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dc0d0_0 .net/2s *"_ivl_36", 1 0, L_0x73434b06e5b8;  1 drivers
v0x63c36a4dc1b0_0 .net *"_ivl_38", 1 0, L_0x63c36a4f1620;  1 drivers
L_0x73434b06e378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dc290_0 .net/2s *"_ivl_4", 1 0, L_0x73434b06e378;  1 drivers
L_0x73434b06e600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dc370_0 .net/2u *"_ivl_42", 2 0, L_0x73434b06e600;  1 drivers
v0x63c36a4dc450_0 .net *"_ivl_44", 0 0, L_0x63c36a4f1900;  1 drivers
L_0x73434b06e648 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dc510_0 .net/2u *"_ivl_46", 2 0, L_0x73434b06e648;  1 drivers
v0x63c36a4dc5f0_0 .net *"_ivl_48", 0 0, L_0x63c36a4f19a0;  1 drivers
v0x63c36a4dc6b0_0 .net *"_ivl_50", 0 0, L_0x63c36a4f1b00;  1 drivers
L_0x73434b06e690 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dc790_0 .net/2u *"_ivl_52", 2 0, L_0x73434b06e690;  1 drivers
v0x63c36a4dc870_0 .net *"_ivl_54", 0 0, L_0x63c36a4f1c10;  1 drivers
v0x63c36a4dc930_0 .net *"_ivl_56", 0 0, L_0x63c36a4f1d00;  1 drivers
v0x63c36a4dca10_0 .net *"_ivl_58", 0 0, L_0x63c36a4f1e10;  1 drivers
L_0x73434b06e3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dcaf0_0 .net/2s *"_ivl_6", 1 0, L_0x73434b06e3c0;  1 drivers
L_0x73434b06e6d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dcbd0_0 .net/2s *"_ivl_60", 1 0, L_0x73434b06e6d8;  1 drivers
L_0x73434b06e720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dccb0_0 .net/2s *"_ivl_62", 1 0, L_0x73434b06e720;  1 drivers
v0x63c36a4dcfa0_0 .net *"_ivl_64", 1 0, L_0x63c36a4f1ed0;  1 drivers
L_0x73434b06e768 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dd080_0 .net/2u *"_ivl_68", 2 0, L_0x73434b06e768;  1 drivers
v0x63c36a4dd160_0 .net *"_ivl_70", 0 0, L_0x63c36a4f21d0;  1 drivers
L_0x73434b06e7b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dd220_0 .net/2s *"_ivl_72", 1 0, L_0x73434b06e7b0;  1 drivers
L_0x73434b06e7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c36a4dd300_0 .net/2s *"_ivl_74", 1 0, L_0x73434b06e7f8;  1 drivers
v0x63c36a4dd3e0_0 .net *"_ivl_76", 1 0, L_0x63c36a4f2460;  1 drivers
v0x63c36a4dd4c0_0 .net *"_ivl_8", 1 0, L_0x63c36a4f0ba0;  1 drivers
o0x73434b0b9f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4dd5a0_0 .net "clk", 0 0, o0x73434b0b9f88;  0 drivers
v0x63c36a4dd660_0 .var "nextstate", 2 0;
v0x63c36a4dd740_0 .net "q0", 0 0, o0x73434b0b9fe8;  0 drivers
o0x73434b0ba018 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c36a4dd800_0 .net "start", 0 0, o0x73434b0ba018;  0 drivers
v0x63c36a4dd8c0_0 .var "state", 2 0;
E_0x63c36a45d8e0 .event anyedge, v0x63c36a4dd8c0_0;
E_0x63c36a4dafe0 .event posedge, v0x63c36a4dd800_0, v0x63c36a4dd5a0_0;
L_0x63c36a4f0ab0 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e330;
L_0x63c36a4f0ba0 .functor MUXZ 2, L_0x73434b06e3c0, L_0x73434b06e378, L_0x63c36a4f0ab0, C4<>;
L_0x63c36a4f0d30 .part L_0x63c36a4f0ba0, 0, 1;
L_0x63c36a4f0e20 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e408;
L_0x63c36a4f0f60 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e450;
L_0x63c36a4f1270 .functor MUXZ 2, L_0x73434b06e4e0, L_0x73434b06e498, L_0x63c36a4f1050, C4<>;
L_0x63c36a4f1440 .part L_0x63c36a4f1270, 0, 1;
L_0x63c36a4f1530 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e528;
L_0x63c36a4f1620 .functor MUXZ 2, L_0x73434b06e5b8, L_0x73434b06e570, L_0x63c36a4f1530, C4<>;
L_0x63c36a4f17b0 .part L_0x63c36a4f1620, 0, 1;
L_0x63c36a4f1900 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e600;
L_0x63c36a4f19a0 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e648;
L_0x63c36a4f1c10 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e690;
L_0x63c36a4f1ed0 .functor MUXZ 2, L_0x73434b06e720, L_0x73434b06e6d8, L_0x63c36a4f1e10, C4<>;
L_0x63c36a4f20e0 .part L_0x63c36a4f1ed0, 0, 1;
L_0x63c36a4f21d0 .cmp/eq 3, v0x63c36a4dd8c0_0, L_0x73434b06e768;
L_0x63c36a4f2460 .functor MUXZ 2, L_0x73434b06e7f8, L_0x73434b06e7b0, L_0x63c36a4f21d0, C4<>;
L_0x63c36a4f25f0 .part L_0x63c36a4f2460, 0, 1;
    .scope S_0x63c36a4d0850;
T_0 ;
    %wait E_0x63c36a439210;
    %load/vec4 v0x63c36a4d0e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x63c36a4d0c50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x63c36a4d0b40_0;
    %assign/vec4 v0x63c36a4d0c50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x63c36a4ceaf0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x63c36a4ceee0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x63c36a4cd210;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x63c36a49b9e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x63c36a4cd210;
T_3 ;
    %wait E_0x63c36a45cde0;
    %load/vec4 v0x63c36a4ce930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x63c36a4cd9e0_0;
    %load/vec4 v0x63c36a4cd920_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c36a49b9e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x63c36a492410;
T_4 ;
    %wait E_0x63c36a45cae0;
    %load/vec4 v0x63c36a4a5150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x63c36a4a6220_0;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x63c36a4a6220_0;
    %inv;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x63c36a4a6220_0;
    %load/vec4 v0x63c36a4a62f0_0;
    %add;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x63c36a4a6220_0;
    %load/vec4 v0x63c36a4a62f0_0;
    %sub;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x63c36a4a6220_0;
    %load/vec4 v0x63c36a4a62f0_0;
    %and;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x63c36a4a6220_0;
    %load/vec4 v0x63c36a4a62f0_0;
    %or;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x63c36a4a6220_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x63c36a4a62f0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x63c36a4a5220_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x63c36a4a5220_0;
    %or/r;
    %inv;
    %store/vec4 v0x63c36a49b940_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x63c36a4d0f40;
T_5 ;
    %wait E_0x63c36a439210;
    %load/vec4 v0x63c36a4d1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d13c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x63c36a4d1120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x63c36a4d12c0_0;
    %assign/vec4 v0x63c36a4d13c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x63c36a491830;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d33e0_0, 0, 1;
T_6.0 ;
    %delay 500, 0;
    %load/vec4 v0x63c36a4d33e0_0;
    %inv;
    %store/vec4 v0x63c36a4d33e0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x63c36a491830;
T_7 ;
    %vpi_call 2 30 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x63c36a491830;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3480_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3480_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x63c36a491830;
T_9 ;
    %delay 1500, 0;
    %pushi/vec4 20, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x63c36a4d3320_0;
    %dup/vec4;
    %pushi/vec4 32, 31, 6;
    %cmp/z;
    %jmp/1 T_9.2, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/z;
    %jmp/1 T_9.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 6;
    %cmp/z;
    %jmp/1 T_9.4, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/z;
    %jmp/1 T_9.5, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/z;
    %jmp/1 T_9.6, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/z;
    %jmp/1 T_9.7, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 6;
    %cmp/z;
    %jmp/1 T_9.8, 4;
    %dup/vec4;
    %pushi/vec4 20, 3, 6;
    %cmp/z;
    %jmp/1 T_9.9, 4;
    %dup/vec4;
    %pushi/vec4 28, 3, 6;
    %cmp/z;
    %jmp/1 T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %load/vec4 v0x63c36a4d3320_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x63c36a4d38e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
T_9.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x63c36a4d38e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
T_9.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %load/vec4 v0x63c36a4d3320_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %load/vec4 v0x63c36a4d3320_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c36a4d3660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d3700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63c36a4d37f0_0, 0, 1;
    %load/vec4 v0x63c36a4d3320_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x63c36a4d3240_0, 0, 3;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x63c36a491830;
T_10 ;
    %vpi_call 2 120 "$monitor", "Time: %0dns | clk: %b | reset: %b | Opcode: %b | s_inc: %b | s_inm: %b | we3: %b | wez: %b | Op: %b | z: %b", $time, v0x63c36a4d33e0_0, v0x63c36a4d3480_0, v0x63c36a4d3320_0, v0x63c36a4d3520_0, v0x63c36a4d3660_0, v0x63c36a4d3700_0, v0x63c36a4d37f0_0, v0x63c36a4d3240_0, v0x63c36a4d38e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x63c36a4d3980;
T_11 ;
    %wait E_0x63c36a4b6430;
    %load/vec4 v0x63c36a4d3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d3ef0_0, 100;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x63c36a4d3cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x63c36a4d3e50_0;
    %assign/vec4 v0x63c36a4d3ef0_0, 100;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x63c36a4d4160;
T_12 ;
    %wait E_0x63c36a4b6430;
    %load/vec4 v0x63c36a4d4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d45e0_0, 100;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x63c36a4d4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x63c36a4d4540_0;
    %assign/vec4 v0x63c36a4d45e0_0, 100;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x63c36a4d47d0;
T_13 ;
    %wait E_0x63c36a4b6430;
    %load/vec4 v0x63c36a4d4d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d4cf0_0, 100;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x63c36a4d4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x63c36a4d4c50_0;
    %assign/vec4 v0x63c36a4d4cf0_0, 100;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x63c36a4d4f70;
T_14 ;
    %wait E_0x63c36a4b6430;
    %load/vec4 v0x63c36a4d54b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d5410_0, 100;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x63c36a4d51f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x63c36a4d5370_0;
    %assign/vec4 v0x63c36a4d5410_0, 100;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x63c36a4d5e00;
T_15 ;
    %wait E_0x63c36a4d6190;
    %load/vec4 v0x63c36a4d6540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d6480_0, 100;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x63c36a4d6210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x63c36a4d63b0_0;
    %assign/vec4 v0x63c36a4d6480_0, 100;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x63c36a4d7880;
T_16 ;
    %wait E_0x63c36a4d6190;
    %load/vec4 v0x63c36a4d7f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d7ea0_0, 100;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x63c36a4d7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x63c36a4d7e00_0;
    %assign/vec4 v0x63c36a4d7ea0_0, 100;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x63c36a4d9220;
T_17 ;
    %wait E_0x63c36a4d6190;
    %load/vec4 v0x63c36a4d9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c36a4d9860_0, 100;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x63c36a4d9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x63c36a4d9790_0;
    %assign/vec4 v0x63c36a4d9860_0, 100;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x63c36a492c90;
T_18 ;
    %wait E_0x63c36a4dafe0;
    %load/vec4 v0x63c36a4dd800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c36a4dd8c0_0, 100;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x63c36a4dd660_0;
    %assign/vec4 v0x63c36a4dd8c0_0, 100;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x63c36a492c90;
T_19 ;
    %wait E_0x63c36a45d8e0;
    %load/vec4 v0x63c36a4dd8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x63c36a4dd660_0, 0;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "regA.v";
    "ffdc.v";
    "regQ.v";
    "uc.v";
