//
// Generated by Bluespec Compiler, version untagged-gad02e931 (build ad02e931)
//
// On Fri Jul 23 15:57:25 EEST 2021
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// read_rs1                       O    91
// read_rs1_port2                 O    91
// read_rs2                       O    91
// CLK                            I     1 clock
// RST_N                          I     1 reset
// read_rs1_rs1                   I     5
// read_rs1_port2_rs1             I     5
// read_rs2_rs2                   I     5
// write_rd_rd                    I     5
// write_rd_rd_val                I    81
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_write_rd                    I     1
//
// Combinational paths from inputs to outputs:
//   read_rs1_rs1 -> read_rs1
//   read_rs1_port2_rs1 -> read_rs1_port2
//   read_rs2_rs2 -> read_rs2
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkGPR_RegFile(CLK,
		     RST_N,

		     EN_server_reset_request_put,
		     RDY_server_reset_request_put,

		     EN_server_reset_response_get,
		     RDY_server_reset_response_get,

		     read_rs1_rs1,
		     read_rs1,

		     read_rs1_port2_rs1,
		     read_rs1_port2,

		     read_rs2_rs2,
		     read_rs2,

		     write_rd_rd,
		     write_rd_rd_val,
		     EN_write_rd);
  input  CLK;
  input  RST_N;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // value method read_rs1
  input  [4 : 0] read_rs1_rs1;
  output [90 : 0] read_rs1;

  // value method read_rs1_port2
  input  [4 : 0] read_rs1_port2_rs1;
  output [90 : 0] read_rs1_port2;

  // value method read_rs2
  input  [4 : 0] read_rs2_rs2;
  output [90 : 0] read_rs2;

  // action method write_rd
  input  [4 : 0] write_rd_rd;
  input  [80 : 0] write_rd_rd_val;
  input  EN_write_rd;

  // signals for module outputs
  wire [90 : 0] read_rs1, read_rs1_port2, read_rs2;
  wire RDY_server_reset_request_put, RDY_server_reset_response_get;

  // register rg_j
  reg [4 : 0] rg_j;
  wire [4 : 0] rg_j$D_IN;
  wire rg_j$EN;

  // register rg_state
  reg [1 : 0] rg_state;
  reg [1 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule regfile
  wire [80 : 0] regfile$D_IN,
		regfile$D_OUT_1,
		regfile$D_OUT_2,
		regfile$D_OUT_3;
  wire [4 : 0] regfile$ADDR_1,
	       regfile$ADDR_2,
	       regfile$ADDR_3,
	       regfile$ADDR_4,
	       regfile$ADDR_5,
	       regfile$ADDR_IN;
  wire regfile$WE;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_reset_loop,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_write_rd,
       WILL_FIRE_RL_rl_reset_loop,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_write_rd;

  // inputs to muxes for submodule ports
  wire [4 : 0] MUX_rg_j$write_1__VAL_1;
  wire MUX_regfile$upd_1__SEL_1, MUX_rg_state$write_1__SEL_2;

  // remaining internal signals
  wire [39 : 0] NOT_read_rs1_port2_rs1_EQ_0_0_1_AND_regfile_su_ETC___d127,
		NOT_read_rs1_rs1_EQ_0_0_AND_regfile_sub_read_r_ETC___d56,
		NOT_read_rs2_rs2_EQ_0_51_52_AND_regfile_sub_re_ETC___d198;
  wire [31 : 0] thin_address__h1207, thin_address__h742, thin_address__h976;
  wire [7 : 0] thin_addrBits__h1208,
	       thin_addrBits__h743,
	       thin_addrBits__h977,
	       x__h1139,
	       x__h1142,
	       x__h1370,
	       x__h1373,
	       x__h905,
	       x__h908;
  wire [4 : 0] IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d149,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d78,
	       IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d220;
  wire [3 : 0] thin_otype__h1212, thin_otype__h747, thin_otype__h981;
  wire [2 : 0] repBound__h1132, repBound__h1363, repBound__h898;
  wire IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d137,
       IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139,
       IF_read_rs1_port2_rs1_EQ_0_0_THEN_64_ELSE_regf_ETC___d136,
       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d66,
       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68,
       IF_read_rs1_rs1_EQ_0_THEN_64_ELSE_regfile_sub__ETC___d65,
       IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d208,
       IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210,
       IF_read_rs2_rs2_EQ_0_51_THEN_64_ELSE_regfile_s_ETC___d207,
       thin_flags__h1210,
       thin_flags__h745,
       thin_flags__h979;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get =
	     rg_state == 2'd2 && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     rg_state == 2'd2 && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // value method read_rs1
  assign read_rs1 =
	     { read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[80],
	       thin_address__h742,
	       thin_addrBits__h743,
	       NOT_read_rs1_rs1_EQ_0_0_AND_regfile_sub_read_r_ETC___d56,
	       repBound__h898,
	       IF_read_rs1_rs1_EQ_0_THEN_64_ELSE_regfile_sub__ETC___d65,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d66,
	       IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d78 } ;

  // value method read_rs1_port2
  assign read_rs1_port2 =
	     { read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[80],
	       thin_address__h976,
	       thin_addrBits__h977,
	       NOT_read_rs1_port2_rs1_EQ_0_0_1_AND_regfile_su_ETC___d127,
	       repBound__h1132,
	       IF_read_rs1_port2_rs1_EQ_0_0_THEN_64_ELSE_regf_ETC___d136,
	       IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d137,
	       IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d149 } ;

  // value method read_rs2
  assign read_rs2 =
	     { read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[80],
	       thin_address__h1207,
	       thin_addrBits__h1208,
	       NOT_read_rs2_rs2_EQ_0_51_52_AND_regfile_sub_re_ETC___d198,
	       repBound__h1363,
	       IF_read_rs2_rs2_EQ_0_51_THEN_64_ELSE_regfile_s_ETC___d207,
	       IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d208,
	       IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d220 } ;

  // action method write_rd
  assign CAN_FIRE_write_rd = 1'd1 ;
  assign WILL_FIRE_write_rd = EN_write_rd ;

  // submodule f_reset_rsps
  FIFO20 #(.guarded(1'd1)) f_reset_rsps(.RST(RST_N),
					.CLK(CLK),
					.ENQ(f_reset_rsps$ENQ),
					.DEQ(f_reset_rsps$DEQ),
					.CLR(f_reset_rsps$CLR),
					.FULL_N(f_reset_rsps$FULL_N),
					.EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule regfile
  RegFile #(.addr_width(32'd5),
	    .data_width(32'd81),
	    .lo(5'h0),
	    .hi(5'd31)) regfile(.CLK(CLK),
				.ADDR_1(regfile$ADDR_1),
				.ADDR_2(regfile$ADDR_2),
				.ADDR_3(regfile$ADDR_3),
				.ADDR_4(regfile$ADDR_4),
				.ADDR_5(regfile$ADDR_5),
				.ADDR_IN(regfile$ADDR_IN),
				.D_IN(regfile$D_IN),
				.WE(regfile$WE),
				.D_OUT_1(regfile$D_OUT_1),
				.D_OUT_2(regfile$D_OUT_2),
				.D_OUT_3(regfile$D_OUT_3),
				.D_OUT_4(),
				.D_OUT_5());

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start = rg_state == 2'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;

  // rule RL_rl_reset_loop
  assign CAN_FIRE_RL_rl_reset_loop = rg_state == 2'd1 ;
  assign WILL_FIRE_RL_rl_reset_loop =
	     CAN_FIRE_RL_rl_reset_loop && !EN_write_rd ;

  // inputs to muxes for submodule ports
  assign MUX_regfile$upd_1__SEL_1 = EN_write_rd && write_rd_rd != 5'd0 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_reset_loop && rg_j == 5'd31 ;
  assign MUX_rg_j$write_1__VAL_1 = rg_j + 5'd1 ;

  // register rg_j
  assign rg_j$D_IN =
	     WILL_FIRE_RL_rl_reset_loop ? MUX_rg_j$write_1__VAL_1 : 5'd1 ;
  assign rg_j$EN = WILL_FIRE_RL_rl_reset_loop || WILL_FIRE_RL_rl_reset_start ;

  // register rg_state
  always@(EN_server_reset_request_put or
	  MUX_rg_state$write_1__SEL_2 or WILL_FIRE_RL_rl_reset_start)
  case (1'b1)
    EN_server_reset_request_put: rg_state$D_IN = 2'd0;
    MUX_rg_state$write_1__SEL_2: rg_state$D_IN = 2'd2;
    WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 2'd1;
    default: rg_state$D_IN = 2'bxx /* unspecified value */ ;
  endcase
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_loop && rg_j == 5'd31 ||
	     EN_server_reset_request_put ||
	     WILL_FIRE_RL_rl_reset_start ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ = EN_server_reset_request_put ;
  assign f_reset_rsps$DEQ = EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule regfile
  assign regfile$ADDR_1 = read_rs2_rs2 ;
  assign regfile$ADDR_2 = read_rs1_port2_rs1 ;
  assign regfile$ADDR_3 = read_rs1_rs1 ;
  assign regfile$ADDR_4 = 5'h0 ;
  assign regfile$ADDR_5 = 5'h0 ;
  assign regfile$ADDR_IN = MUX_regfile$upd_1__SEL_1 ? write_rd_rd : rg_j ;
  assign regfile$D_IN =
	     MUX_regfile$upd_1__SEL_1 ? write_rd_rd_val : 81'd131743744 ;
  assign regfile$WE =
	     EN_write_rd && write_rd_rd != 5'd0 ||
	     WILL_FIRE_RL_rl_reset_loop ;

  // remaining internal signals
  assign IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d137 =
	     x__h1139[7:5] < repBound__h1132 ;
  assign IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139 =
	     thin_addrBits__h977[7:5] < repBound__h1132 ;
  assign IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d149 =
	     { IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139,
	       (IF_read_rs1_port2_rs1_EQ_0_0_THEN_64_ELSE_regf_ETC___d136 ==
		IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139) ?
		 2'd0 :
		 ((IF_read_rs1_port2_rs1_EQ_0_0_THEN_64_ELSE_regf_ETC___d136 &&
		   !IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139) ?
		    2'd1 :
		    2'd3),
	       (IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d137 ==
		IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139) ?
		 2'd0 :
		 ((IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d137 &&
		   !IF_read_rs1_port2_rs1_EQ_0_0_THEN_0_ELSE_regfi_ETC___d139) ?
		    2'd1 :
		    2'd3) } ;
  assign IF_read_rs1_port2_rs1_EQ_0_0_THEN_64_ELSE_regf_ETC___d136 =
	     x__h1142[7:5] < repBound__h1132 ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d66 =
	     x__h905[7:5] < repBound__h898 ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68 =
	     thin_addrBits__h743[7:5] < repBound__h898 ;
  assign IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d78 =
	     { IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68,
	       (IF_read_rs1_rs1_EQ_0_THEN_64_ELSE_regfile_sub__ETC___d65 ==
		IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68) ?
		 2'd0 :
		 ((IF_read_rs1_rs1_EQ_0_THEN_64_ELSE_regfile_sub__ETC___d65 &&
		   !IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68) ?
		    2'd1 :
		    2'd3),
	       (IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d66 ==
		IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68) ?
		 2'd0 :
		 ((IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d66 &&
		   !IF_read_rs1_rs1_EQ_0_THEN_0_ELSE_regfile_sub_r_ETC___d68) ?
		    2'd1 :
		    2'd3) } ;
  assign IF_read_rs1_rs1_EQ_0_THEN_64_ELSE_regfile_sub__ETC___d65 =
	     x__h908[7:5] < repBound__h898 ;
  assign IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d208 =
	     x__h1370[7:5] < repBound__h1363 ;
  assign IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210 =
	     thin_addrBits__h1208[7:5] < repBound__h1363 ;
  assign IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d220 =
	     { IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210,
	       (IF_read_rs2_rs2_EQ_0_51_THEN_64_ELSE_regfile_s_ETC___d207 ==
		IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210) ?
		 2'd0 :
		 ((IF_read_rs2_rs2_EQ_0_51_THEN_64_ELSE_regfile_s_ETC___d207 &&
		   !IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210) ?
		    2'd1 :
		    2'd3),
	       (IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d208 ==
		IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210) ?
		 2'd0 :
		 ((IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d208 &&
		   !IF_read_rs2_rs2_EQ_0_51_THEN_0_ELSE_regfile_su_ETC___d210) ?
		    2'd1 :
		    2'd3) } ;
  assign IF_read_rs2_rs2_EQ_0_51_THEN_64_ELSE_regfile_s_ETC___d207 =
	     x__h1373[7:5] < repBound__h1363 ;
  assign NOT_read_rs1_port2_rs1_EQ_0_0_1_AND_regfile_su_ETC___d127 =
	     { read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[39],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[38],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[37],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[36],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[35],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[34],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[33],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[32],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[31],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[30],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[29],
	       read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[28],
	       thin_flags__h979,
	       thin_otype__h981,
	       read_rs1_port2_rs1 == 5'd0 || regfile$D_OUT_2[22],
	       (read_rs1_port2_rs1 == 5'd0) ?
		 22'd1720320 :
		 regfile$D_OUT_2[21:0] } ;
  assign NOT_read_rs1_rs1_EQ_0_0_AND_regfile_sub_read_r_ETC___d56 =
	     { read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[39],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[38],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[37],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[36],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[35],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[34],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[33],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[32],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[31],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[30],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[29],
	       read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[28],
	       thin_flags__h745,
	       thin_otype__h747,
	       read_rs1_rs1 == 5'd0 || regfile$D_OUT_3[22],
	       (read_rs1_rs1 == 5'd0) ?
		 22'd1720320 :
		 regfile$D_OUT_3[21:0] } ;
  assign NOT_read_rs2_rs2_EQ_0_51_52_AND_regfile_sub_re_ETC___d198 =
	     { read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[39],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[38],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[37],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[36],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[35],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[34],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[33],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[32],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[31],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[30],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[29],
	       read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[28],
	       thin_flags__h1210,
	       thin_otype__h1212,
	       read_rs2_rs2 == 5'd0 || regfile$D_OUT_1[22],
	       (read_rs2_rs2 == 5'd0) ?
		 22'd1720320 :
		 regfile$D_OUT_1[21:0] } ;
  assign repBound__h1132 = x__h1139[7:5] - 3'b001 ;
  assign repBound__h1363 = x__h1370[7:5] - 3'b001 ;
  assign repBound__h898 = x__h905[7:5] - 3'b001 ;
  assign thin_addrBits__h1208 =
	     (read_rs2_rs2 == 5'd0) ? 8'd0 : regfile$D_OUT_1[47:40] ;
  assign thin_addrBits__h743 =
	     (read_rs1_rs1 == 5'd0) ? 8'd0 : regfile$D_OUT_3[47:40] ;
  assign thin_addrBits__h977 =
	     (read_rs1_port2_rs1 == 5'd0) ? 8'd0 : regfile$D_OUT_2[47:40] ;
  assign thin_address__h1207 =
	     (read_rs2_rs2 == 5'd0) ? 32'd0 : regfile$D_OUT_1[79:48] ;
  assign thin_address__h742 =
	     (read_rs1_rs1 == 5'd0) ? 32'd0 : regfile$D_OUT_3[79:48] ;
  assign thin_address__h976 =
	     (read_rs1_port2_rs1 == 5'd0) ? 32'd0 : regfile$D_OUT_2[79:48] ;
  assign thin_flags__h1210 = read_rs2_rs2 != 5'd0 && regfile$D_OUT_1[27] ;
  assign thin_flags__h745 = read_rs1_rs1 != 5'd0 && regfile$D_OUT_3[27] ;
  assign thin_flags__h979 =
	     read_rs1_port2_rs1 != 5'd0 && regfile$D_OUT_2[27] ;
  assign thin_otype__h1212 =
	     (read_rs2_rs2 == 5'd0) ? 4'd15 : regfile$D_OUT_1[26:23] ;
  assign thin_otype__h747 =
	     (read_rs1_rs1 == 5'd0) ? 4'd15 : regfile$D_OUT_3[26:23] ;
  assign thin_otype__h981 =
	     (read_rs1_port2_rs1 == 5'd0) ? 4'd15 : regfile$D_OUT_2[26:23] ;
  assign x__h1139 =
	     (read_rs1_port2_rs1 == 5'd0) ? 8'd0 : regfile$D_OUT_2[7:0] ;
  assign x__h1142 =
	     (read_rs1_port2_rs1 == 5'd0) ? 8'd64 : regfile$D_OUT_2[15:8] ;
  assign x__h1370 = (read_rs2_rs2 == 5'd0) ? 8'd0 : regfile$D_OUT_1[7:0] ;
  assign x__h1373 = (read_rs2_rs2 == 5'd0) ? 8'd64 : regfile$D_OUT_1[15:8] ;
  assign x__h905 = (read_rs1_rs1 == 5'd0) ? 8'd0 : regfile$D_OUT_3[7:0] ;
  assign x__h908 = (read_rs1_rs1 == 5'd0) ? 8'd64 : regfile$D_OUT_3[15:8] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_state <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_j$EN) rg_j <= `BSV_ASSIGNMENT_DELAY rg_j$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_j = 5'h0A;
    rg_state = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkGPR_RegFile

