// Seed: 948972894
`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input id_12,
    output id_13,
    input logic id_14,
    output id_15,
    output id_16,
    output id_17,
    output id_18
);
  assign id_18 = 1;
  assign id_16 = 1;
  always @(posedge id_15) begin
    id_12 <= id_7 * id_10 - id_13;
  end
endmodule
