// Seed: 4129775148
module module_0 #(
    parameter id_1 = 32'd31
);
  wire _id_1;
  wire [id_1  &  id_1 : 1] id_2;
  wire [id_1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_23 = 32'd41,
    parameter id_4  = 32'd20
) (
    output uwire id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    input wor _id_4,
    input uwire id_5,
    output logic id_6,
    output wire id_7,
    output uwire id_8,
    output tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input uwire id_12,
    input supply1 id_13,
    input wand id_14,
    output wire id_15,
    input tri0 id_16,
    output wand id_17,
    input wand id_18,
    input tri id_19,
    output wand id_20,
    input wand id_21,
    output wire id_22,
    output wor _id_23
);
  assign id_0 = id_19;
  wire id_25;
  wire id_26;
  assign id_10 = -1'b0;
  localparam id_27 = 1;
  always @(posedge -1 or posedge 1) id_6 = 1;
  logic id_28;
  localparam id_29 = 1 == 1, id_30 = -1;
  wire id_31[id_23];
  ;
  wire id_32;
  localparam id_33 = id_29;
  logic [-1 : id_4] id_34;
  ;
  wire [-1 : 1 'd0] id_35;
  module_0 modCall_1 ();
  assign id_6 = id_16;
endmodule
