warning: unused variable: `itm`
 --> src/07-registers/src/main.rs:9:10
  |
9 |     let (mut itm, rblk) = aux7::init();
  |          ^^^^^^^ help: if this is intentional, prefix it with an underscore: `_itm`
  |
  = note: `#[warn(unused_variables)]` on by default

warning: unused variable: `rblk`
 --> src/07-registers/src/main.rs:9:19
  |
9 |     let (mut itm, rblk) = aux7::init();
  |                   ^^^^ help: if this is intentional, prefix it with an underscore: `_rblk`

warning: variable does not need to be mutable
 --> src/07-registers/src/main.rs:9:10
  |
9 |     let (mut itm, rblk) = aux7::init();
  |          ----^^^
  |          |
  |          help: remove this `mut`
  |
  = note: `#[warn(unused_mut)]` on by default

warning: 3 warnings emitted


registers:	file format elf32-littlearm


Disassembly of section .text:

08000194 <Reset>:
; pub unsafe extern "C" fn Reset() -> ! {
 8000194:      	push	{r7, lr}
 8000196:      	mov	r7, sp
;     __pre_init();
 8000198:      	bl	#0x1476
 800019c:      	b	#-0x2 <Reset+0xa>
;     r0::zero_bss(&mut __sbss, &mut __ebss);
 800019e:      	movw	r0, #0x0
 80001a2:      	movt	r0, #0x2000
 80001a6:      	movw	r1, #0x4
 80001aa:      	movt	r1, #0x2000
 80001ae:      	bl	#0x153a
 80001b2:      	b	#-0x2 <Reset+0x20>
;     r0::init_data(&mut __sdata, &mut __edata, &__sidata);
 80001b4:      	movw	r0, #0x0
 80001b8:      	movt	r0, #0x2000
 80001bc:      	movw	r1, #0x0
 80001c0:      	movt	r1, #0x2000
 80001c4:      	movw	r2, #0x3ce4
 80001c8:      	movt	r2, #0x800
 80001cc:      	bl	#0x1566
 80001d0:      	b	#-0x2 <Reset+0x3e>
 80001d2:      	movw	r0, #0xed88
 80001d6:      	movt	r0, #0xe000
;                 *SCB_CPACR | SCB_CPACR_FPU_ENABLE | SCB_CPACR_FPU_USER,
 80001da:      	ldr	r1, [r0]
 80001dc:      	orr	r1, r1, #0xf00000
;             core::ptr::write_volatile(
 80001e0:      	bl	#0x1430
 80001e4:      	b	#-0x2 <Reset+0x52>
;             trampoline()
 80001e6:      	bl	#0x1404
 80001ea:      	trap

080001ec <main>:
; #[entry]
 80001ec:      	push	{r7, lr}
 80001ee:      	mov	r7, sp
 80001f0:      	bl	#0x2
 80001f4:      	trap

080001f6 <registers::__cortex_m_rt_main::h279ff660d934a701>:
; fn main() -> ! {
 80001f6:      	push	{r7, lr}
 80001f8:      	mov	r7, sp
 80001fa:      	sub	sp, #0x10
;     let (mut itm, rblk) = aux7::init();
 80001fc:      	bl	#0x44
 8000200:      	str	r0, [sp, #0x4]
 8000202:      	b	#-0x2 <registers::__cortex_m_rt_main::h279ff660d934a701+0xe>
 8000204:      	ldr	r0, [sp, #0x4]
 8000206:      	str	r0, [sp, #0xc]
;         *(GPIOE_BSRR as *mut u32) = 1 << 9;
 8000208:      	movw	r1, #0x3684
 800020c:      	movt	r1, #0x800
 8000210:      	ldr	r1, [r1]
 8000212:      	movw	r2, #0x1018
 8000216:      	movt	r2, #0x4800
 800021a:      	str	r1, [r2]
;         *(GPIOE_BSRR as *mut u32) = 1 << 11;
 800021c:      	movw	r1, #0x368c
 8000220:      	movt	r1, #0x800
 8000224:      	ldr	r1, [r1]
 8000226:      	str	r1, [r2]
;         *(GPIOE_BSRR as *mut u32) = 1 << (9 + 16);
 8000228:      	movw	r1, #0x3694
 800022c:      	movt	r1, #0x800
 8000230:      	ldr	r1, [r1]
 8000232:      	str	r1, [r2]
;         *(GPIOE_BSRR as *mut u32) = 1 << (11 + 16);
 8000234:      	movw	r1, #0x367c
 8000238:      	movt	r1, #0x800
 800023c:      	ldr	r1, [r1]
 800023e:      	str	r1, [r2]
;     loop {}
 8000240:      	b	#-0x2 <registers::__cortex_m_rt_main::h279ff660d934a701+0x4c>
 8000242:      	b	#-0x4 <registers::__cortex_m_rt_main::h279ff660d934a701+0x4c>

08000244 <aux7::init::hed6174519bb76d7c>:
; pub fn init() -> (ITM, &'static RegisterBlock) {
 8000244:      	push	{r7, lr}
 8000246:      	mov	r7, sp
 8000248:      	sub	sp, #0x58
;     let device_periphs = stm32::Peripherals::take().unwrap();
 800024a:      	bl	#0x98
 800024e:      	str	r0, [sp, #0x8]
 8000250:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0xe>
 8000252:      	ldr	r0, [sp, #0x8]
 8000254:      	and	r0, r0, #0x1
 8000258:      	movw	r1, #0x36c4
 800025c:      	movt	r1, #0x800
 8000260:      	bl	#0x53a
 8000264:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x22>
 8000266:      	add	r0, sp, #0x10
;     let mut reset_and_clock_control = device_periphs.RCC.constrain();
 8000268:      	bl	#0x10f2
 800026c:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x2a>
 800026e:      	add	r0, sp, #0x10
;     let mut gpioe = device_periphs.GPIOE.split(&mut reset_and_clock_control.ahb);
 8000270:      	bl	#0x1114
 8000274:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x32>
 8000276:      	add	r0, sp, #0x3c
;     let _leds = Leds::new(
 8000278:      	str	r0, [sp, #0x4]
 800027a:      	ldr	r1, [sp, #0x4]
 800027c:      	bl	#0x2e0
 8000280:      	str	r1, [sp, #0x54]
 8000282:      	str	r0, [sp, #0x50]
 8000284:      	ldr	r0, [sp, #0x50]
 8000286:      	ldr	r1, [sp, #0x54]
 8000288:      	str	r1, [sp, #0x44]
 800028a:      	str	r0, [sp, #0x40]
 800028c:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x4a>
;     let core_periphs = cortex_m::Peripherals::take().unwrap();
 800028e:      	bl	#0x2a
 8000292:      	str	r0, [sp]
 8000294:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x52>
 8000296:      	ldr	r0, [sp]
 8000298:      	and	r0, r0, #0x1
 800029c:      	movw	r1, #0x36d4
 80002a0:      	movt	r1, #0x800
 80002a4:      	bl	#0x4c2
 80002a8:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x66>
;     (core_periphs.ITM, unsafe { &*stm32f303::GPIOE::ptr() })
 80002aa:      	b	#-0x2 <aux7::init::hed6174519bb76d7c+0x68>
 80002ac:      	movw	r0, #0x1000
 80002b0:      	movt	r0, #0x4800
;     (core_periphs.ITM, unsafe { &*stm32f303::GPIOE::ptr() })
 80002b4:      	str	r0, [sp, #0xc]
; }
 80002b6:      	ldr	r0, [sp, #0xc]
 80002b8:      	add	sp, #0x58
 80002ba:      	pop	{r7, pc}

080002bc <cortex_m::peripheral::Peripherals::take::ha8297afb36cebe7c>:
;     pub fn take() -> Option<Self> {
 80002bc:      	push	{r7, lr}
 80002be:      	mov	r7, sp
 80002c0:      	sub	sp, #0x8
;         interrupt::free(|_| match cortex_m_0_7::peripheral::Peripherals::take() {
 80002c2:      	bl	#0x4a
 80002c6:      	str	r0, [sp]
 80002c8:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::ha8297afb36cebe7c+0xe>
;     }
 80002ca:      	ldr	r0, [sp]
 80002cc:      	and	r0, r0, #0x1
 80002d0:      	add	sp, #0x8
 80002d2:      	pop	{r7, pc}

080002d4 <cortex_m::peripheral::Peripherals::steal::hf007bff3374bc72d>:
;     pub unsafe fn steal() -> Self {
 80002d4:      	push	{r7, lr}
 80002d6:      	mov	r7, sp
 80002d8:      	sub	sp, #0x8
;         cortex_m_0_7::peripheral::Peripherals::steal();
 80002da:      	bl	#0x50c
 80002de:      	b	#-0x2 <cortex_m::peripheral::Peripherals::steal::hf007bff3374bc72d+0xc>
;         core::mem::transmute(())
 80002e0:      	b	#-0x2 <cortex_m::peripheral::Peripherals::steal::hf007bff3374bc72d+0xe>
;     }
 80002e2:      	add	sp, #0x8
 80002e4:      	pop	{r7, pc}

080002e6 <stm32f3::stm32f303::Peripherals::take::h033b51fbbd4bf548>:
;     pub fn take() -> Option<Self> {
 80002e6:      	push	{r7, lr}
 80002e8:      	mov	r7, sp
 80002ea:      	sub	sp, #0x8
;         cortex_m::interrupt::free(|_| {
 80002ec:      	bl	#0xdc
 80002f0:      	str	r0, [sp]
 80002f2:      	b	#-0x2 <stm32f3::stm32f303::Peripherals::take::h033b51fbbd4bf548+0xe>
;     }
 80002f4:      	ldr	r0, [sp]
 80002f6:      	and	r0, r0, #0x1
 80002fa:      	add	sp, #0x8
 80002fc:      	pop	{r7, pc}

080002fe <stm32f3::stm32f303::Peripherals::steal::ha4d04c0836474081>:
;     pub unsafe fn steal() -> Self {
 80002fe:      	sub	sp, #0x4
;         DEVICE_PERIPHERALS = true;
 8000300:      	movw	r0, #0x0
 8000304:      	movt	r0, #0x2000
 8000308:      	movs	r1, #0x1
 800030a:      	strb	r1, [r0]
;     }
 800030c:      	add	sp, #0x4
 800030e:      	bx	lr

08000310 <cortex_m::interrupt::free::h28104d5cd95b6a41>:
; pub fn free<F, R>(f: F) -> R
 8000310:      	push	{r7, lr}
 8000312:      	mov	r7, sp
 8000314:      	sub	sp, #0x20
;     let primask = crate::register::primask::read();
 8000316:      	bl	#0x1a8
 800031a:      	mov	r1, r0
 800031c:      	strb	r0, [r7, #-2]
 8000320:      	str	r1, [sp, #0xc]
 8000322:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x14>
;     disable();
 8000324:      	bl	#0x10e
 8000328:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x1a>
;     let r = f(unsafe { &CriticalSection::new() });
 800032a:      	bl	#0x1872
 800032e:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x20>
 8000330:      	add	r0, sp, #0x14
;     let r = f(unsafe { &CriticalSection::new() });
 8000332:      	str	r0, [sp, #0x10]
 8000334:      	ldr	r0, [sp, #0x10]
 8000336:      	bl	#0x3f0
 800033a:      	mov	r1, r0
 800033c:      	strb	r0, [r7, #-1]
 8000340:      	str	r1, [sp, #0x8]
 8000342:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x34>
;     if primask.is_active() {
 8000344:      	ldr	r0, [sp, #0xc]
 8000346:      	and	r0, r0, #0x1
 800034a:      	bl	#0x1a8
 800034e:      	str	r0, [sp, #0x4]
 8000350:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x42>
 8000352:      	ldr	r0, [sp, #0x4]
 8000354:      	lsls	r1, r0, #0x1f
 8000356:      	cmp	r1, #0x0
 8000358:      	beq	#0x6 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x52>
 800035a:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x4c>
;         unsafe { enable() }
 800035c:      	bl	#0xca
 8000360:      	b	#0x0 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x54>
;     if primask.is_active() {
 8000362:      	b	#-0x2 <cortex_m::interrupt::free::h28104d5cd95b6a41+0x54>
; }
 8000364:      	ldr	r0, [sp, #0x8]
 8000366:      	and	r0, r0, #0x1
 800036a:      	add	sp, #0x20
 800036c:      	pop	{r7, pc}

0800036e <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b>:
; pub fn free<F, R>(f: F) -> R
 800036e:      	push	{r7, lr}
 8000370:      	mov	r7, sp
 8000372:      	sub	sp, #0x20
;     let primask = crate::register::primask::read();
 8000374:      	bl	#0x14a
 8000378:      	mov	r1, r0
 800037a:      	strb	r0, [r7, #-2]
 800037e:      	str	r1, [sp, #0xc]
 8000380:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x14>
;     disable();
 8000382:      	bl	#0xb0
 8000386:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x1a>
;     let r = f(unsafe { &CriticalSection::new() });
 8000388:      	bl	#0x1814
 800038c:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x20>
 800038e:      	add	r0, sp, #0x14
;     let r = f(unsafe { &CriticalSection::new() });
 8000390:      	str	r0, [sp, #0x10]
 8000392:      	ldr	r0, [sp, #0x10]
 8000394:      	bl	#0xaa
 8000398:      	mov	r1, r0
 800039a:      	strb	r0, [r7, #-1]
 800039e:      	str	r1, [sp, #0x8]
 80003a0:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x34>
;     if primask.is_active() {
 80003a2:      	ldr	r0, [sp, #0xc]
 80003a4:      	and	r0, r0, #0x1
 80003a8:      	bl	#0x14a
 80003ac:      	str	r0, [sp, #0x4]
 80003ae:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x42>
 80003b0:      	ldr	r0, [sp, #0x4]
 80003b2:      	lsls	r1, r0, #0x1f
 80003b4:      	cmp	r1, #0x0
 80003b6:      	beq	#0x6 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x52>
 80003b8:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x4c>
;         unsafe { enable() }
 80003ba:      	bl	#0x6c
 80003be:      	b	#0x0 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x54>
;     if primask.is_active() {
 80003c0:      	b	#-0x2 <cortex_m::interrupt::free::hcf14fdc9dbcb9a6b+0x54>
; }
 80003c2:      	ldr	r0, [sp, #0x8]
 80003c4:      	and	r0, r0, #0x1
 80003c8:      	add	sp, #0x20
 80003ca:      	pop	{r7, pc}

080003cc <cortex_m::interrupt::free::hf33bceae4fa67689>:
; pub fn free<F, R>(f: F) -> R
 80003cc:      	push	{r7, lr}
 80003ce:      	mov	r7, sp
 80003d0:      	sub	sp, #0x20
;     let primask = crate::register::primask::read();
 80003d2:      	bl	#0xec
 80003d6:      	mov	r1, r0
 80003d8:      	strb	r0, [r7, #-2]
 80003dc:      	str	r1, [sp, #0xc]
 80003de:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x14>
;     disable();
 80003e0:      	bl	#0x52
 80003e4:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x1a>
;     let r = f(unsafe { &CriticalSection::new() });
 80003e6:      	bl	#0x17b6
 80003ea:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x20>
 80003ec:      	add	r0, sp, #0x14
;     let r = f(unsafe { &CriticalSection::new() });
 80003ee:      	str	r0, [sp, #0x10]
 80003f0:      	ldr	r0, [sp, #0x10]
 80003f2:      	bl	#0x132
 80003f6:      	mov	r1, r0
 80003f8:      	strb	r0, [r7, #-1]
 80003fc:      	str	r1, [sp, #0x8]
 80003fe:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x34>
;     if primask.is_active() {
 8000400:      	ldr	r0, [sp, #0xc]
 8000402:      	and	r0, r0, #0x1
 8000406:      	bl	#0xec
 800040a:      	str	r0, [sp, #0x4]
 800040c:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x42>
 800040e:      	ldr	r0, [sp, #0x4]
 8000410:      	lsls	r1, r0, #0x1f
 8000412:      	cmp	r1, #0x0
 8000414:      	beq	#0x6 <cortex_m::interrupt::free::hf33bceae4fa67689+0x52>
 8000416:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x4c>
;         unsafe { enable() }
 8000418:      	bl	#0xe
 800041c:      	b	#0x0 <cortex_m::interrupt::free::hf33bceae4fa67689+0x54>
;     if primask.is_active() {
 800041e:      	b	#-0x2 <cortex_m::interrupt::free::hf33bceae4fa67689+0x54>
; }
 8000420:      	ldr	r0, [sp, #0x8]
 8000422:      	and	r0, r0, #0x1
 8000426:      	add	sp, #0x20
 8000428:      	pop	{r7, pc}

0800042a <cortex_m::interrupt::enable::h5ae61dcea48adbe8>:
; pub unsafe fn enable() {
 800042a:      	push	{r7, lr}
 800042c:      	mov	r7, sp
;     call_asm!(__cpsie());
 800042e:      	bl	#0x1764
 8000432:      	b	#-0x2 <cortex_m::interrupt::enable::h5ae61dcea48adbe8+0xa>
; }
 8000434:      	pop	{r7, pc}

08000436 <cortex_m::interrupt::disable::hb1216c8050aa146f>:
; pub fn disable() {
 8000436:      	push	{r7, lr}
 8000438:      	mov	r7, sp
;     call_asm!(__cpsid());
 800043a:      	bl	#0x1754
 800043e:      	b	#-0x2 <cortex_m::interrupt::disable::hb1216c8050aa146f+0xa>
; }
 8000440:      	pop	{r7, pc}

08000442 <cortex_m::peripheral::Peripherals::take::{{closure}}::h73416da29a7218b1>:
;         interrupt::free(|_| {
 8000442:      	push	{r7, lr}
 8000444:      	mov	r7, sp
 8000446:      	sub	sp, #0x10
 8000448:      	str	r0, [sp, #0xc]
;             if unsafe { TAKEN } {
 800044a:      	movw	r0, #0x1
 800044e:      	movt	r0, #0x2000
 8000452:      	ldrb	r0, [r0]
 8000454:      	lsls	r0, r0, #0x1f
 8000456:      	cmp	r0, #0x0
 8000458:      	beq	#0x8 <cortex_m::peripheral::Peripherals::take::{{closure}}::h73416da29a7218b1+0x22>
 800045a:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::h73416da29a7218b1+0x1a>
 800045c:      	movs	r0, #0x0
;                 None
 800045e:      	strb	r0, [r7, #-9]
;             if unsafe { TAKEN } {
 8000462:      	b	#0xc <cortex_m::peripheral::Peripherals::take::{{closure}}::h73416da29a7218b1+0x30>
;                 Some(unsafe { Peripherals::steal() })
 8000464:      	bl	#0x382
 8000468:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::h73416da29a7218b1+0x28>
 800046a:      	movs	r0, #0x1
;                 Some(unsafe { Peripherals::steal() })
 800046c:      	strb	r0, [r7, #-9]
;             if unsafe { TAKEN } {
 8000470:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::h73416da29a7218b1+0x30>
;         })
 8000472:      	ldrb	r0, [r7, #-9]
 8000476:      	add	sp, #0x10
 8000478:      	pop	{r7, pc}

0800047a <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242>:
; #[derive(Clone, Copy, Debug, Eq, PartialEq)]
 800047a:      	sub	sp, #0x14
 800047c:      	str	r0, [sp, #0x4]
 800047e:      	str	r1, [sp, #0x8]
 8000480:      	ldrb	r0, [r0]
 8000482:      	str	r0, [sp, #0xc]
 8000484:      	ldrb	r1, [r1]
 8000486:      	str	r1, [sp, #0x10]
 8000488:      	cmp	r0, r1
 800048a:      	bne	#0x8 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x1c>
 800048c:      	b	#-0x2 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x14>
 800048e:      	movs	r0, #0x1
; #[derive(Clone, Copy, Debug, Eq, PartialEq)]
 8000490:      	strb.w	r0, [sp, #0x3]
 8000494:      	b	#0x6 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x24>
 8000496:      	movs	r0, #0x0
; #[derive(Clone, Copy, Debug, Eq, PartialEq)]
 8000498:      	strb.w	r0, [sp, #0x3]
 800049c:      	b	#-0x2 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x24>
 800049e:      	ldrb.w	r0, [sp, #0x3]
 80004a2:      	lsls	r0, r0, #0x1f
 80004a4:      	cmp	r0, #0x0
 80004a6:      	beq	#0x8 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x38>
 80004a8:      	b	#-0x2 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x30>
 80004aa:      	movs	r0, #0x1
; #[derive(Clone, Copy, Debug, Eq, PartialEq)]
 80004ac:      	strb.w	r0, [sp, #0x2]
 80004b0:      	b	#0x6 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x40>
 80004b2:      	movs	r0, #0x0
; #[derive(Clone, Copy, Debug, Eq, PartialEq)]
 80004b4:      	strb.w	r0, [sp, #0x2]
 80004b8:      	b	#-0x2 <<cortex_m::register::primask::Primask as core::cmp::PartialEq>::eq::he1e93d87ee523242+0x40>
 80004ba:      	ldrb.w	r0, [sp, #0x2]
 80004be:      	add	sp, #0x14
 80004c0:      	bx	lr

080004c2 <cortex_m::register::primask::read::h000bb167d3a59ad4>:
; pub fn read() -> Primask {
 80004c2:      	push	{r7, lr}
 80004c4:      	mov	r7, sp
 80004c6:      	sub	sp, #0x10
;     let r: u32 = call_asm!(__primask_r() -> u32);
 80004c8:      	bl	#0x16ce
 80004cc:      	mov	r1, r0
 80004ce:      	str	r0, [sp, #0xc]
 80004d0:      	str	r1, [sp, #0x4]
 80004d2:      	b	#-0x2 <cortex_m::register::primask::read::h000bb167d3a59ad4+0x12>
;     if r & (1 << 0) == (1 << 0) {
 80004d4:      	ldr	r0, [sp, #0x4]
 80004d6:      	lsls	r1, r0, #0x1f
 80004d8:      	cmp	r1, #0x0
 80004da:      	beq	#0x8 <cortex_m::register::primask::read::h000bb167d3a59ad4+0x24>
 80004dc:      	b	#-0x2 <cortex_m::register::primask::read::h000bb167d3a59ad4+0x1c>
 80004de:      	movs	r0, #0x1
;         Primask::Inactive
 80004e0:      	strb	r0, [r7, #-5]
;     if r & (1 << 0) == (1 << 0) {
 80004e4:      	b	#0x6 <cortex_m::register::primask::read::h000bb167d3a59ad4+0x2c>
 80004e6:      	movs	r0, #0x0
;         Primask::Active
 80004e8:      	strb	r0, [r7, #-5]
;     if r & (1 << 0) == (1 << 0) {
 80004ec:      	b	#-0x2 <cortex_m::register::primask::read::h000bb167d3a59ad4+0x2c>
; }
 80004ee:      	ldrb	r0, [r7, #-5]
 80004f2:      	add	sp, #0x10
 80004f4:      	pop	{r7, pc}

080004f6 <cortex_m::register::primask::Primask::is_active::hed8461784a44323e>:
;     pub fn is_active(self) -> bool {
 80004f6:      	push	{r7, lr}
 80004f8:      	mov	r7, sp
 80004fa:      	sub	sp, #0x10
 80004fc:      	mov	r1, r0
 80004fe:      	strb	r0, [r7, #-1]
;         self == Primask::Active
 8000502:      	movw	r0, #0x36e4
 8000506:      	movt	r0, #0x800
 800050a:      	subs	r2, r7, #0x1
 800050c:      	str	r0, [sp, #0x8]
 800050e:      	mov	r0, r2
 8000510:      	ldr	r2, [sp, #0x8]
 8000512:      	str	r1, [sp, #0x4]
 8000514:      	mov	r1, r2
 8000516:      	bl	#-0xa0
 800051a:      	str	r0, [sp]
 800051c:      	b	#-0x2 <cortex_m::register::primask::Primask::is_active::hed8461784a44323e+0x28>
;     }
 800051e:      	ldr	r0, [sp]
 8000520:      	and	r0, r0, #0x1
 8000524:      	add	sp, #0x10
 8000526:      	pop	{r7, pc}

08000528 <stm32f3::stm32f303::Peripherals::take::{{closure}}::h762541e91bed5143>:
;         cortex_m::interrupt::free(|_| {
 8000528:      	push	{r7, lr}
 800052a:      	mov	r7, sp
 800052c:      	sub	sp, #0x10
 800052e:      	str	r0, [sp, #0xc]
;             if unsafe { DEVICE_PERIPHERALS } {
 8000530:      	movw	r0, #0x0
 8000534:      	movt	r0, #0x2000
 8000538:      	ldrb	r0, [r0]
 800053a:      	lsls	r0, r0, #0x1f
 800053c:      	cmp	r0, #0x0
 800053e:      	beq	#0x8 <stm32f3::stm32f303::Peripherals::take::{{closure}}::h762541e91bed5143+0x22>
 8000540:      	b	#-0x2 <stm32f3::stm32f303::Peripherals::take::{{closure}}::h762541e91bed5143+0x1a>
 8000542:      	movs	r0, #0x0
;                 None
 8000544:      	strb	r0, [r7, #-9]
;             if unsafe { DEVICE_PERIPHERALS } {
 8000548:      	b	#0xc <stm32f3::stm32f303::Peripherals::take::{{closure}}::h762541e91bed5143+0x30>
;                 Some(unsafe { Peripherals::steal() })
 800054a:      	bl	#-0x250
 800054e:      	b	#-0x2 <stm32f3::stm32f303::Peripherals::take::{{closure}}::h762541e91bed5143+0x28>
 8000550:      	movs	r0, #0x1
;                 Some(unsafe { Peripherals::steal() })
 8000552:      	strb	r0, [r7, #-9]
;             if unsafe { DEVICE_PERIPHERALS } {
 8000556:      	b	#-0x2 <stm32f3::stm32f303::Peripherals::take::{{closure}}::h762541e91bed5143+0x30>
;         })
 8000558:      	ldrb	r0, [r7, #-9]
 800055c:      	add	sp, #0x10
 800055e:      	pop	{r7, pc}

08000560 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76>:
;     pub fn new<PE8Mode, PE9Mode, PE10Mode, PE11Mode, PE12Mode, PE13Mode, PE14Mode, PE15Mode>(
 8000560:      	push	{r4, r5, r7, lr}
 8000562:      	add	r7, sp, #0x8
 8000564:      	sub	sp, #0x78
 8000566:      	str	r0, [sp, #0x70]
 8000568:      	str	r1, [sp, #0x74]
;             ld3: pe9
 800056a:      	str	r0, [sp, #0x44]
 800056c:      	str	r1, [sp, #0x40]
 800056e:      	bl	#0x4c6
 8000572:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x14>
 8000574:      	bl	#0xd2a
 8000578:      	str	r0, [sp, #0x3c]
 800057a:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x1c>
 800057c:      	ldr	r0, [sp, #0x3c]
 800057e:      	bl	#0x2a8
 8000582:      	str	r0, [sp, #0x38]
 8000584:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x26>
;             ld4: pe8
 8000586:      	ldr	r0, [sp, #0x44]
 8000588:      	ldr	r1, [sp, #0x40]
 800058a:      	bl	#0x378
 800058e:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x30>
 8000590:      	bl	#0xcfe
 8000594:      	str	r0, [sp, #0x34]
 8000596:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x38>
 8000598:      	ldr	r0, [sp, #0x34]
 800059a:      	bl	#0x28c
 800059e:      	str	r0, [sp, #0x30]
 80005a0:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x42>
;             ld5: pe10
 80005a2:      	ldr	r0, [sp, #0x44]
 80005a4:      	ldr	r1, [sp, #0x40]
 80005a6:      	bl	#0x5c0
 80005aa:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x4c>
 80005ac:      	bl	#0xd02
 80005b0:      	str	r0, [sp, #0x2c]
 80005b2:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x54>
 80005b4:      	ldr	r0, [sp, #0x2c]
 80005b6:      	bl	#0x270
 80005ba:      	str	r0, [sp, #0x28]
 80005bc:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x5e>
;             ld6: pe15
 80005be:      	ldr	r0, [sp, #0x44]
 80005c0:      	ldr	r1, [sp, #0x40]
 80005c2:      	bl	#0xb9e
 80005c6:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x68>
 80005c8:      	bl	#0xd36
 80005cc:      	str	r0, [sp, #0x24]
 80005ce:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x70>
 80005d0:      	ldr	r0, [sp, #0x24]
 80005d2:      	bl	#0x254
 80005d6:      	str	r0, [sp, #0x20]
 80005d8:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x7a>
;             ld7: pe11
 80005da:      	ldr	r0, [sp, #0x44]
 80005dc:      	ldr	r1, [sp, #0x40]
 80005de:      	bl	#0x6ba
 80005e2:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x84>
 80005e4:      	bl	#0xcda
 80005e8:      	str	r0, [sp, #0x1c]
 80005ea:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x8c>
 80005ec:      	ldr	r0, [sp, #0x1c]
 80005ee:      	bl	#0x238
 80005f2:      	str	r0, [sp, #0x18]
 80005f4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x96>
;             ld8: pe14
 80005f6:      	ldr	r0, [sp, #0x44]
 80005f8:      	ldr	r1, [sp, #0x40]
 80005fa:      	bl	#0xa34
 80005fe:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xa0>
 8000600:      	bl	#0xcee
 8000604:      	str	r0, [sp, #0x14]
 8000606:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xa8>
 8000608:      	ldr	r0, [sp, #0x14]
 800060a:      	bl	#0x21c
 800060e:      	str	r0, [sp, #0x10]
 8000610:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xb2>
;             ld9: pe12
 8000612:      	ldr	r0, [sp, #0x44]
 8000614:      	ldr	r1, [sp, #0x40]
 8000616:      	bl	#0x7b4
 800061a:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xbc>
 800061c:      	bl	#0xcb2
 8000620:      	str	r0, [sp, #0xc]
 8000622:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xc4>
 8000624:      	ldr	r0, [sp, #0xc]
 8000626:      	bl	#0x200
 800062a:      	str	r0, [sp, #0x8]
 800062c:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xce>
;             ld10: pe13
 800062e:      	ldr	r0, [sp, #0x44]
 8000630:      	ldr	r1, [sp, #0x40]
 8000632:      	bl	#0x8ca
 8000636:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xd8>
 8000638:      	bl	#0xca6
 800063c:      	str	r0, [sp, #0x4]
 800063e:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xe0>
 8000640:      	ldr	r0, [sp, #0x4]
 8000642:      	bl	#0x1e4
 8000646:      	str	r0, [sp]
 8000648:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0xea>
;         let mut leds = Leds {
 800064a:      	ldr	r0, [sp, #0x38]
 800064c:      	strb.w	r0, [sp, #0x48]
 8000650:      	ldr	r1, [sp, #0x30]
 8000652:      	strb.w	r1, [sp, #0x49]
 8000656:      	ldr	r2, [sp, #0x28]
 8000658:      	strb.w	r2, [sp, #0x4a]
 800065c:      	ldr	r3, [sp, #0x20]
 800065e:      	strb.w	r3, [sp, #0x4b]
 8000662:      	ldr.w	r12, [sp, #0x18]
 8000666:      	strb.w	r12, [sp, #0x4c]
 800066a:      	ldr.w	lr, [sp, #0x10]
 800066e:      	strb.w	lr, [sp, #0x4d]
 8000672:      	ldr	r4, [sp, #0x8]
 8000674:      	strb.w	r4, [sp, #0x4e]
 8000678:      	ldr	r5, [sp]
 800067a:      	strb.w	r5, [sp, #0x4f]
 800067e:      	add	r0, sp, #0x48
;         leds.ld3.off().ok();
 8000680:      	bl	#0x94
 8000684:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x126>
 8000686:      	bl	#0x172
 800068a:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x12c>
 800068c:      	add	r0, sp, #0x48
;         leds.ld4.off().ok();
 800068e:      	adds	r0, #0x1
 8000690:      	bl	#0x84
 8000694:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x136>
 8000696:      	bl	#0x162
 800069a:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x13c>
 800069c:      	add	r0, sp, #0x48
;         leds.ld5.off().ok();
 800069e:      	adds	r0, #0x2
 80006a0:      	bl	#0x74
 80006a4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x146>
 80006a6:      	bl	#0x152
 80006aa:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x14c>
 80006ac:      	add	r0, sp, #0x48
;         leds.ld6.off().ok();
 80006ae:      	adds	r0, #0x3
 80006b0:      	bl	#0x64
 80006b4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x156>
 80006b6:      	bl	#0x142
 80006ba:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x15c>
 80006bc:      	add	r0, sp, #0x48
;         leds.ld7.off().ok();
 80006be:      	adds	r0, #0x4
 80006c0:      	bl	#0x54
 80006c4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x166>
 80006c6:      	bl	#0x132
 80006ca:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x16c>
 80006cc:      	add	r0, sp, #0x48
;         leds.ld8.off().ok();
 80006ce:      	adds	r0, #0x5
 80006d0:      	bl	#0x44
 80006d4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x176>
 80006d6:      	bl	#0x122
 80006da:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x17c>
 80006dc:      	add	r0, sp, #0x48
;         leds.ld9.off().ok();
 80006de:      	adds	r0, #0x6
 80006e0:      	bl	#0x34
 80006e4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x186>
 80006e6:      	bl	#0x112
 80006ea:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x18c>
 80006ec:      	add	r0, sp, #0x48
;         leds.ld10.off().ok();
 80006ee:      	adds	r0, #0x7
 80006f0:      	bl	#0x24
 80006f4:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x196>
 80006f6:      	bl	#0x102
 80006fa:      	b	#-0x2 <stm32f3_discovery::leds::Leds::new::he9e01d08d7a57d76+0x19c>
;     }
 80006fc:      	ldr	r0, [sp, #0x48]
 80006fe:      	ldr	r1, [sp, #0x4c]
 8000700:      	add	sp, #0x78
 8000702:      	pop	{r4, r5, r7, pc}

08000704 <switch_hal::Switch<IoPin,ActiveLevel>::new::h2ad7b7602d73c3d2>:
;     pub fn new(pin: IoPin) -> Self {
 8000704:      	sub	sp, #0x8
 8000706:      	mov	r1, r0
 8000708:      	strb.w	r0, [sp, #0x7]
;         Switch {
 800070c:      	strb.w	r0, [sp, #0x3]
;     }
 8000710:      	ldrb.w	r0, [sp, #0x3]
 8000714:      	add	sp, #0x8
 8000716:      	bx	lr

08000718 <switch_hal::output::<impl switch_hal::OutputSwitch for switch_hal::Switch<T,switch_hal::ActiveHigh>>::off::h9af0b6c4c9e30b35>:
;     fn off(&mut self) -> Result<(), Self::Error> {
 8000718:      	push	{r7, lr}
 800071a:      	mov	r7, sp
 800071c:      	sub	sp, #0x8
 800071e:      	str	r0, [sp, #0x4]
;         self.pin.set_low()
 8000720:      	bl	#0x122
 8000724:      	b	#-0x2 <switch_hal::output::<impl switch_hal::OutputSwitch for switch_hal::Switch<T,switch_hal::ActiveHigh>>::off::h9af0b6c4c9e30b35+0xe>
;     }
 8000726:      	add	sp, #0x8
 8000728:      	pop	{r7, pc}

0800072a <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1>:
;         interrupt::free(|_| match cortex_m_0_7::peripheral::Peripherals::take() {
 800072a:      	push	{r7, lr}
 800072c:      	mov	r7, sp
 800072e:      	sub	sp, #0x10
 8000730:      	str	r0, [sp, #0xc]
 8000732:      	bl	#0x9c
 8000736:      	strb	r0, [r7, #-9]
 800073a:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x12>
;             Some(_) => { Some(unsafe { Peripherals::steal() }) },
 800073c:      	ldrb	r0, [r7, #-9]
 8000740:      	lsls	r1, r0, #0x1f
 8000742:      	cmp	r1, #0x0
 8000744:      	beq	#0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x20>
 8000746:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x1e>
 8000748:      	b	#0x8 <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x2a>
 800074a:      	movs	r0, #0x0
;             None    => None,
 800074c:      	strb	r0, [r7, #-10]
;         interrupt::free(|_| match cortex_m_0_7::peripheral::Peripherals::take() {
 8000750:      	b	#0xe <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x38>
 8000752:      	trap
;             Some(_) => { Some(unsafe { Peripherals::steal() }) },
 8000754:      	bl	#-0x484
 8000758:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x30>
 800075a:      	movs	r0, #0x1
;             Some(_) => { Some(unsafe { Peripherals::steal() }) },
 800075c:      	strb	r0, [r7, #-10]
;         interrupt::free(|_| match cortex_m_0_7::peripheral::Peripherals::take() {
 8000760:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::{{closure}}::hf5ea387be9a1c5c1+0x38>
;         })
 8000762:      	ldrb	r0, [r7, #-10]
 8000766:      	add	sp, #0x10
 8000768:      	pop	{r7, pc}

0800076a <core::option::Option<T>::unwrap::h9631febbbe269f57>:
;     pub const fn unwrap(self) -> T {
 800076a:      	push	{r7, lr}
 800076c:      	mov	r7, sp
 800076e:      	sub	sp, #0x10
 8000770:      	mov	r2, r0
 8000772:      	strb	r0, [r7, #-5]
;             Some(val) => val,
 8000776:      	ldrb	r0, [r7, #-5]
 800077a:      	lsls	r3, r0, #0x1f
 800077c:      	cmp	r3, #0x0
 800077e:      	str	r1, [sp, #0x4]
 8000780:      	beq	#0x2 <core::option::Option<T>::unwrap::h9631febbbe269f57+0x1c>
 8000782:      	b	#-0x2 <core::option::Option<T>::unwrap::h9631febbbe269f57+0x1a>
 8000784:      	b	#0x12 <core::option::Option<T>::unwrap::h9631febbbe269f57+0x30>
;             None => panic!("called `Option::unwrap()` on a `None` value"),
 8000786:      	movw	r0, #0x36e5
 800078a:      	movt	r0, #0x800
 800078e:      	movs	r1, #0x2b
 8000790:      	ldr	r2, [sp, #0x4]
 8000792:      	bl	#0x151c
 8000796:      	trap
;         match self {
 8000798:      	trap
;     }
 800079a:      	add	sp, #0x10
 800079c:      	pop	{r7, pc}

0800079e <core::option::Option<T>::unwrap::he97b8eb0548ee5be>:
;     pub const fn unwrap(self) -> T {
 800079e:      	push	{r7, lr}
 80007a0:      	mov	r7, sp
 80007a2:      	sub	sp, #0x10
 80007a4:      	mov	r2, r0
 80007a6:      	strb	r0, [r7, #-5]
;             Some(val) => val,
 80007aa:      	ldrb	r0, [r7, #-5]
 80007ae:      	lsls	r3, r0, #0x1f
 80007b0:      	cmp	r3, #0x0
 80007b2:      	str	r1, [sp, #0x4]
 80007b4:      	beq	#0x2 <core::option::Option<T>::unwrap::he97b8eb0548ee5be+0x1c>
 80007b6:      	b	#-0x2 <core::option::Option<T>::unwrap::he97b8eb0548ee5be+0x1a>
 80007b8:      	b	#0x12 <core::option::Option<T>::unwrap::he97b8eb0548ee5be+0x30>
;             None => panic!("called `Option::unwrap()` on a `None` value"),
 80007ba:      	movw	r0, #0x36e5
 80007be:      	movt	r0, #0x800
 80007c2:      	movs	r1, #0x2b
 80007c4:      	ldr	r2, [sp, #0x4]
 80007c6:      	bl	#0x14e8
 80007ca:      	trap
;         match self {
 80007cc:      	trap
;     }
 80007ce:      	add	sp, #0x10
 80007d0:      	pop	{r7, pc}

080007d2 <cortex_m::peripheral::Peripherals::take::h254b4ae75eb0d0bc>:
;     pub fn take() -> Option<Self> {
 80007d2:      	push	{r7, lr}
 80007d4:      	mov	r7, sp
 80007d6:      	sub	sp, #0x8
;         interrupt::free(|_| {
 80007d8:      	bl	#-0x46e
 80007dc:      	str	r0, [sp]
 80007de:      	b	#-0x2 <cortex_m::peripheral::Peripherals::take::h254b4ae75eb0d0bc+0xe>
;     }
 80007e0:      	ldr	r0, [sp]
 80007e2:      	and	r0, r0, #0x1
 80007e6:      	add	sp, #0x8
 80007e8:      	pop	{r7, pc}

080007ea <cortex_m::peripheral::Peripherals::steal::hc662cd9a48f5226b>:
;     pub unsafe fn steal() -> Self {
 80007ea:      	sub	sp, #0x4
;         TAKEN = true;
 80007ec:      	movw	r0, #0x1
 80007f0:      	movt	r0, #0x2000
 80007f4:      	movs	r1, #0x1
 80007f6:      	strb	r1, [r0]
;     }
 80007f8:      	add	sp, #0x4
 80007fa:      	bx	lr

080007fc <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E>:
;     pub fn ok(self) -> Option<T> {
 80007fc:      	sub	sp, #0x8
 80007fe:      	movs	r0, #0x1
;             Ok(x) => Some(x),
 8000800:      	cmp	r0, #0x0
 8000802:      	bne	#0xa <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0x14>
 8000804:      	b	#-0x2 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0xa>
 8000806:      	movs	r0, #0x0
;             Err(_) => None,
 8000808:      	strb.w	r0, [sp, #0x3]
;         match self {
 800080c:      	b	#0x12 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0x26>
 800080e:      	trap
 8000810:      	movs	r0, #0x1
;             Ok(x) => Some(x),
 8000812:      	strb.w	r0, [sp, #0x3]
;     }
 8000816:      	b	#0x8 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0x26>
 8000818:      	ldrb.w	r0, [sp, #0x3]
 800081c:      	add	sp, #0x8
 800081e:      	bx	lr
 8000820:      	b	#-0xc <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0x1c>
 8000822:      	movs	r0, #0x1
;     }
 8000824:      	cmp	r0, #0x0
 8000826:      	bne	#-0x12 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0x1c>
 8000828:      	b	#-0xc <_ZN4core6result19Result$LT$T$C$E$GT$2ok17h1b4159308da73763E+0x24>

0800082a <switch_hal::IntoSwitch::into_active_high_switch::he6b49e5817fa5ee8>:
;     fn into_active_high_switch(self) -> Switch<Self, ActiveHigh>
 800082a:      	push	{r7, lr}
 800082c:      	mov	r7, sp
 800082e:      	sub	sp, #0x10
 8000830:      	mov	r1, r0
 8000832:      	strb	r0, [r7, #-1]
;         self.into_switch::<ActiveHigh>()
 8000836:      	str	r1, [sp, #0x8]
 8000838:      	bl	#0xad6
 800083c:      	str	r0, [sp, #0x4]
 800083e:      	b	#-0x2 <switch_hal::IntoSwitch::into_active_high_switch::he6b49e5817fa5ee8+0x16>
;     }
 8000840:      	ldr	r0, [sp, #0x4]
 8000842:      	add	sp, #0x10
 8000844:      	pop	{r7, pc}

08000846 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low17hbbf894b738368bb4E>:
;                         fn set_low(&mut self) -> Result<(), Self::Error> {
 8000846:      	push	{r7, lr}
 8000848:      	mov	r7, sp
 800084a:      	sub	sp, #0x30
 800084c:      	str	r0, [sp, #0xc]
; gpio!([
 800084e:      	b	#-0x2 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low17hbbf894b738368bb4E+0xa>
 8000850:      	add	r0, sp, #0xc
;                             unsafe { (*$GPIOX::ptr()).bsrr.write(|w| w.bits(1 << (16 + self.i))) }
 8000852:      	str	r0, [sp, #0x14]
 8000854:      	ldr	r0, [sp, #0x14]
 8000856:      	movw	r1, #0x1018
 800085a:      	movt	r1, #0x4800
 800085e:      	str	r1, [sp, #0x20]
 8000860:      	str	r0, [sp, #0x24]
 8000862:      	movs	r2, #0x0
;         self.register.set(f(&mut W {bits: Self::reset_value(), _reg: marker::PhantomData}).bits);
 8000864:      	str	r2, [sp, #0x1c]
 8000866:      	add	r2, sp, #0x1c
 8000868:      	str	r2, [sp, #0x18]
 800086a:      	ldr	r2, [sp, #0x18]
 800086c:      	str	r1, [sp, #0x8]
 800086e:      	mov	r1, r2
 8000870:      	bl	#0x1c
 8000874:      	ldr	r0, [r0]
 8000876:      	ldr	r1, [sp, #0x8]
 8000878:      	str	r1, [sp, #0x28]
 800087a:      	str	r0, [sp, #0x2c]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 800087c:      	str	r0, [sp, #0x4]
 800087e:      	mov	r0, r1
 8000880:      	bl	#0x12fc
 8000884:      	ldr	r1, [sp, #0x4]
 8000886:      	bl	#0xf9c
;                             unsafe { (*$GPIOX::ptr()).bsrr.write(|w| w.bits(1 << (16 + self.i))) }
 800088a:      	b	#-0x2 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low17hbbf894b738368bb4E+0x46>
;                         }
 800088c:      	add	sp, #0x30
 800088e:      	pop	{r7, pc}

08000890 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low28_$u7b$$u7b$closure$u7d$$u7d$17h6d59706b872e26fdE>:
;                             unsafe { (*$GPIOX::ptr()).bsrr.write(|w| w.bits(1 << (16 + self.i))) }
 8000890:      	push	{r7, lr}
 8000892:      	mov	r7, sp
 8000894:      	sub	sp, #0x20
 8000896:      	str	r0, [sp, #0x10]
 8000898:      	str	r1, [sp, #0x14]
 800089a:      	ldr	r0, [r0]
 800089c:      	ldrb	r0, [r0]
 800089e:      	adds	r0, #0x10
 80008a0:      	uxtb	r2, r0
 80008a2:      	mov	r3, r0
 80008a4:      	cmp	r2, r0
 80008a6:      	str	r1, [sp, #0xc]
 80008a8:      	str	r3, [sp, #0x8]
 80008aa:      	bne	#0x28 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low28_$u7b$$u7b$closure$u7d$$u7d$17h6d59706b872e26fdE+0x46>
 80008ac:      	b	#-0x2 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low28_$u7b$$u7b$closure$u7d$$u7d$17h6d59706b872e26fdE+0x1e>
 80008ae:      	ldr	r0, [sp, #0x8]
 80008b0:      	and	r1, r0, #0x1f
 80008b4:      	movs	r2, #0x1
 80008b6:      	lsl.w	r1, r2, r1
 80008ba:      	tst.w	r0, #0xe0
 80008be:      	str	r1, [sp, #0x4]
 80008c0:      	bne	#0x2a <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low28_$u7b$$u7b$closure$u7d$$u7d$17h6d59706b872e26fdE+0x5e>
 80008c2:      	b	#-0x2 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low28_$u7b$$u7b$closure$u7d$$u7d$17h6d59706b872e26fdE+0x34>
 80008c4:      	ldr	r0, [sp, #0xc]
 80008c6:      	str	r0, [sp, #0x18]
 80008c8:      	ldr	r1, [sp, #0x4]
 80008ca:      	str	r1, [sp, #0x1c]
;         self.bits = bits;
 80008cc:      	str	r1, [r0]
;                             unsafe { (*$GPIOX::ptr()).bsrr.write(|w| w.bits(1 << (16 + self.i))) }
 80008ce:      	b	#-0x2 <_ZN135_$LT$stm32f3xx_hal..gpio..gpioe..PEx$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$$u20$as$u20$embedded_hal..digital..v2..OutputPin$GT$7set_low28_$u7b$$u7b$closure$u7d$$u7d$17h6d59706b872e26fdE+0x40>
 80008d0:      	ldr	r0, [sp, #0xc]
 80008d2:      	add	sp, #0x20
 80008d4:      	pop	{r7, pc}
 80008d6:      	movw	r0, #0x3780
 80008da:      	movt	r0, #0x800
 80008de:      	movw	r2, #0x376c
 80008e2:      	movt	r2, #0x800
 80008e6:      	movs	r1, #0x1c
 80008e8:      	bl	#0x13c6
 80008ec:      	trap
 80008ee:      	movw	r0, #0x37a0
 80008f2:      	movt	r0, #0x800
 80008f6:      	movw	r2, #0x376c
 80008fa:      	movt	r2, #0x800
 80008fe:      	movs	r1, #0x23
 8000900:      	bl	#0x13ae
 8000904:      	trap

08000906 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output17h947fb762e21cbc6dE>:
;                             pub fn into_push_pull_output(
 8000906:      	push	{r7, lr}
 8000908:      	mov	r7, sp
 800090a:      	sub	sp, #0x78
 800090c:      	str	r0, [sp, #0x28]
 800090e:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000910:      	str	r1, [sp, #0x14]
 8000912:      	bl	#0xcb4
 8000916:      	str	r0, [sp, #0x10]
 8000918:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output17h947fb762e21cbc6dE+0x14>
 800091a:      	ldr	r0, [sp, #0x10]
 800091c:      	str	r0, [sp, #0x40]
 800091e:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000920:      	bl	#0x125c
 8000924:      	bl	#0xed8
;         let bits = self.register.get();
 8000928:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 800092a:      	str	r0, [sp, #0x38]
 800092c:      	str	r0, [sp, #0x3c]
 800092e:      	add	r0, sp, #0x38
 8000930:      	str	r0, [sp, #0x30]
 8000932:      	add	r0, sp, #0x3c
 8000934:      	str	r0, [sp, #0x34]
 8000936:      	ldr	r0, [sp, #0x30]
 8000938:      	ldr	r1, [sp, #0x34]
 800093a:      	bl	#0x62
 800093e:      	ldr	r0, [r0]
 8000940:      	ldr	r1, [sp, #0x10]
 8000942:      	str	r1, [sp, #0x4c]
 8000944:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000946:      	str	r0, [sp, #0xc]
 8000948:      	mov	r0, r1
 800094a:      	bl	#0x1232
 800094e:      	ldr	r1, [sp, #0xc]
 8000950:      	bl	#0xed2
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000954:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output17h947fb762e21cbc6dE+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000956:      	ldr	r0, [sp, #0x14]
 8000958:      	bl	#0xc80
 800095c:      	str	r0, [sp, #0x8]
 800095e:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output17h947fb762e21cbc6dE+0x5a>
 8000960:      	ldr	r0, [sp, #0x8]
 8000962:      	str	r0, [sp, #0x64]
 8000964:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000966:      	bl	#0x1216
 800096a:      	bl	#0xe92
;         let bits = self.register.get();
 800096e:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000970:      	str	r0, [sp, #0x5c]
 8000972:      	str	r0, [sp, #0x60]
 8000974:      	add	r0, sp, #0x5c
 8000976:      	str	r0, [sp, #0x54]
 8000978:      	add	r0, sp, #0x60
 800097a:      	str	r0, [sp, #0x58]
 800097c:      	ldr	r0, [sp, #0x54]
 800097e:      	ldr	r1, [sp, #0x58]
 8000980:      	bl	#0x6a
 8000984:      	ldr	r0, [r0]
 8000986:      	ldr	r1, [sp, #0x8]
 8000988:      	str	r1, [sp, #0x70]
 800098a:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 800098c:      	str	r0, [sp, #0x4]
 800098e:      	mov	r0, r1
 8000990:      	bl	#0x11ec
 8000994:      	ldr	r1, [sp, #0x4]
 8000996:      	bl	#0xe8c
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 800099a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output17h947fb762e21cbc6dE+0x96>
;                             }
 800099c:      	add	sp, #0x78
 800099e:      	pop	{r7, pc}

080009a0 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h36312728842dc394E>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80009a0:      	push	{r7, lr}
 80009a2:      	mov	r7, sp
 80009a4:      	sub	sp, #0x30
 80009a6:      	str	r0, [sp, #0x8]
 80009a8:      	str	r1, [sp, #0xc]
 80009aa:      	str	r1, [sp, #0x14]
;         MODER8_W { w: self }
 80009ac:      	str	r1, [sp, #0x10]
;     }
 80009ae:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80009b0:      	str	r0, [sp]
 80009b2:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h36312728842dc394E+0x14>
 80009b4:      	ldr	r0, [sp]
 80009b6:      	str	r0, [sp, #0x1c]
 80009b8:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 80009ba:      	strb	r1, [r7, #-21]
 80009be:      	ldrb	r1, [r7, #-21]
 80009c2:      	str	r0, [sp, #0x20]
 80009c4:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 80009c8:      	mov	r0, r1
 80009ca:      	bl	#0x960
 80009ce:      	ldr	r1, [sp]
 80009d0:      	str	r1, [sp, #0x28]
 80009d2:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16);
 80009d6:      	ldr	r2, [r1]
 80009d8:      	bic	r2, r2, #0x30000
 80009dc:      	and	r0, r0, #0x3
 80009e0:      	orr.w	r0, r2, r0, lsl #16
 80009e4:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80009e6:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h36312728842dc394E+0x48>
 80009e8:      	ldr	r0, [sp]
 80009ea:      	add	sp, #0x30
 80009ec:      	pop	{r7, pc}

080009ee <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb016acbe2d1e2362E>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 80009ee:      	push	{r7, lr}
 80009f0:      	mov	r7, sp
 80009f2:      	sub	sp, #0x30
 80009f4:      	str	r0, [sp, #0x8]
 80009f6:      	str	r1, [sp, #0xc]
 80009f8:      	str	r1, [sp, #0x14]
;         OT8_W { w: self }
 80009fa:      	str	r1, [sp, #0x10]
;     }
 80009fc:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 80009fe:      	str	r0, [sp]
 8000a00:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb016acbe2d1e2362E+0x14>
 8000a02:      	ldr	r0, [sp]
 8000a04:      	str	r0, [sp, #0x1c]
 8000a06:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8000a08:      	strb	r1, [r7, #-21]
 8000a0c:      	ldrb	r1, [r7, #-21]
 8000a10:      	str	r0, [sp, #0x20]
 8000a12:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8000a16:      	mov	r0, r1
 8000a18:      	bl	#0x928
 8000a1c:      	ldr	r1, [sp]
 8000a1e:      	str	r1, [sp, #0x28]
 8000a20:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8);
 8000a24:      	ldr	r2, [r1]
 8000a26:      	bic	r2, r2, #0x100
 8000a2a:      	orr.w	r0, r2, r0, lsl #8
 8000a2e:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000a30:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE8$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb016acbe2d1e2362E+0x44>
 8000a32:      	ldr	r0, [sp]
 8000a34:      	add	sp, #0x30
 8000a36:      	pop	{r7, pc}

08000a38 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output17he6fe6a9bf53d7adbE>:
;                             pub fn into_push_pull_output(
 8000a38:      	push	{r7, lr}
 8000a3a:      	mov	r7, sp
 8000a3c:      	sub	sp, #0x78
 8000a3e:      	str	r0, [sp, #0x28]
 8000a40:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000a42:      	str	r1, [sp, #0x14]
 8000a44:      	bl	#0xb82
 8000a48:      	str	r0, [sp, #0x10]
 8000a4a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output17he6fe6a9bf53d7adbE+0x14>
 8000a4c:      	ldr	r0, [sp, #0x10]
 8000a4e:      	str	r0, [sp, #0x40]
 8000a50:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000a52:      	bl	#0x112a
 8000a56:      	bl	#0xda6
;         let bits = self.register.get();
 8000a5a:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000a5c:      	str	r0, [sp, #0x38]
 8000a5e:      	str	r0, [sp, #0x3c]
 8000a60:      	add	r0, sp, #0x38
 8000a62:      	str	r0, [sp, #0x30]
 8000a64:      	add	r0, sp, #0x3c
 8000a66:      	str	r0, [sp, #0x34]
 8000a68:      	ldr	r0, [sp, #0x30]
 8000a6a:      	ldr	r1, [sp, #0x34]
 8000a6c:      	bl	#0xac
 8000a70:      	ldr	r0, [r0]
 8000a72:      	ldr	r1, [sp, #0x10]
 8000a74:      	str	r1, [sp, #0x4c]
 8000a76:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000a78:      	str	r0, [sp, #0xc]
 8000a7a:      	mov	r0, r1
 8000a7c:      	bl	#0x1100
 8000a80:      	ldr	r1, [sp, #0xc]
 8000a82:      	bl	#0xda0
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000a86:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output17he6fe6a9bf53d7adbE+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000a88:      	ldr	r0, [sp, #0x14]
 8000a8a:      	bl	#0xb4e
 8000a8e:      	str	r0, [sp, #0x8]
 8000a90:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output17he6fe6a9bf53d7adbE+0x5a>
 8000a92:      	ldr	r0, [sp, #0x8]
 8000a94:      	str	r0, [sp, #0x64]
 8000a96:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000a98:      	bl	#0x10e4
 8000a9c:      	bl	#0xd60
;         let bits = self.register.get();
 8000aa0:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000aa2:      	str	r0, [sp, #0x5c]
 8000aa4:      	str	r0, [sp, #0x60]
 8000aa6:      	add	r0, sp, #0x5c
 8000aa8:      	str	r0, [sp, #0x54]
 8000aaa:      	add	r0, sp, #0x60
 8000aac:      	str	r0, [sp, #0x58]
 8000aae:      	ldr	r0, [sp, #0x54]
 8000ab0:      	ldr	r1, [sp, #0x58]
 8000ab2:      	bl	#0x1c
 8000ab6:      	ldr	r0, [r0]
 8000ab8:      	ldr	r1, [sp, #0x8]
 8000aba:      	str	r1, [sp, #0x70]
 8000abc:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000abe:      	str	r0, [sp, #0x4]
 8000ac0:      	mov	r0, r1
 8000ac2:      	bl	#0x10ba
 8000ac6:      	ldr	r1, [sp, #0x4]
 8000ac8:      	bl	#0xd5a
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000acc:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output17he6fe6a9bf53d7adbE+0x96>
;                             }
 8000ace:      	add	sp, #0x78
 8000ad0:      	pop	{r7, pc}

08000ad2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h4cd899fa213d3c34E>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000ad2:      	push	{r7, lr}
 8000ad4:      	mov	r7, sp
 8000ad6:      	sub	sp, #0x30
 8000ad8:      	str	r0, [sp, #0x8]
 8000ada:      	str	r1, [sp, #0xc]
 8000adc:      	str	r1, [sp, #0x14]
;         OT9_W { w: self }
 8000ade:      	str	r1, [sp, #0x10]
;     }
 8000ae0:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000ae2:      	str	r0, [sp]
 8000ae4:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h4cd899fa213d3c34E+0x14>
 8000ae6:      	ldr	r0, [sp]
 8000ae8:      	str	r0, [sp, #0x1c]
 8000aea:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8000aec:      	strb	r1, [r7, #-21]
 8000af0:      	ldrb	r1, [r7, #-21]
 8000af4:      	str	r0, [sp, #0x20]
 8000af6:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8000afa:      	mov	r0, r1
 8000afc:      	bl	#0x844
 8000b00:      	ldr	r1, [sp]
 8000b02:      	str	r1, [sp, #0x28]
 8000b04:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9);
 8000b08:      	ldr	r2, [r1]
 8000b0a:      	bic	r2, r2, #0x200
 8000b0e:      	orr.w	r0, r2, r0, lsl #9
 8000b12:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000b14:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h4cd899fa213d3c34E+0x44>
 8000b16:      	ldr	r0, [sp]
 8000b18:      	add	sp, #0x30
 8000b1a:      	pop	{r7, pc}

08000b1c <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hdd6e29a1e8e01513E>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000b1c:      	push	{r7, lr}
 8000b1e:      	mov	r7, sp
 8000b20:      	sub	sp, #0x30
 8000b22:      	str	r0, [sp, #0x8]
 8000b24:      	str	r1, [sp, #0xc]
 8000b26:      	str	r1, [sp, #0x14]
;         MODER9_W { w: self }
 8000b28:      	str	r1, [sp, #0x10]
;     }
 8000b2a:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000b2c:      	str	r0, [sp]
 8000b2e:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hdd6e29a1e8e01513E+0x14>
 8000b30:      	ldr	r0, [sp]
 8000b32:      	str	r0, [sp, #0x1c]
 8000b34:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 8000b36:      	strb	r1, [r7, #-21]
 8000b3a:      	ldrb	r1, [r7, #-21]
 8000b3e:      	str	r0, [sp, #0x20]
 8000b40:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 8000b44:      	mov	r0, r1
 8000b46:      	bl	#0x7e4
 8000b4a:      	ldr	r1, [sp]
 8000b4c:      	str	r1, [sp, #0x28]
 8000b4e:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 18)) | (((value as u32) & 0x03) << 18);
 8000b52:      	ldr	r2, [r1]
 8000b54:      	bic	r2, r2, #0xc0000
 8000b58:      	and	r0, r0, #0x3
 8000b5c:      	orr.w	r0, r2, r0, lsl #18
 8000b60:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000b62:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe15PE9$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hdd6e29a1e8e01513E+0x48>
 8000b64:      	ldr	r0, [sp]
 8000b66:      	add	sp, #0x30
 8000b68:      	pop	{r7, pc}

08000b6a <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output17hdead2e4234f464bdE>:
;                             pub fn into_push_pull_output(
 8000b6a:      	push	{r7, lr}
 8000b6c:      	mov	r7, sp
 8000b6e:      	sub	sp, #0x78
 8000b70:      	str	r0, [sp, #0x28]
 8000b72:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000b74:      	str	r1, [sp, #0x14]
 8000b76:      	bl	#0xa50
 8000b7a:      	str	r0, [sp, #0x10]
 8000b7c:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output17hdead2e4234f464bdE+0x14>
 8000b7e:      	ldr	r0, [sp, #0x10]
 8000b80:      	str	r0, [sp, #0x40]
 8000b82:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000b84:      	bl	#0xff8
 8000b88:      	bl	#0xc74
;         let bits = self.register.get();
 8000b8c:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000b8e:      	str	r0, [sp, #0x38]
 8000b90:      	str	r0, [sp, #0x3c]
 8000b92:      	add	r0, sp, #0x38
 8000b94:      	str	r0, [sp, #0x30]
 8000b96:      	add	r0, sp, #0x3c
 8000b98:      	str	r0, [sp, #0x34]
 8000b9a:      	ldr	r0, [sp, #0x30]
 8000b9c:      	ldr	r1, [sp, #0x34]
 8000b9e:      	bl	#0x62
 8000ba2:      	ldr	r0, [r0]
 8000ba4:      	ldr	r1, [sp, #0x10]
 8000ba6:      	str	r1, [sp, #0x4c]
 8000ba8:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000baa:      	str	r0, [sp, #0xc]
 8000bac:      	mov	r0, r1
 8000bae:      	bl	#0xfce
 8000bb2:      	ldr	r1, [sp, #0xc]
 8000bb4:      	bl	#0xc6e
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000bb8:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output17hdead2e4234f464bdE+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000bba:      	ldr	r0, [sp, #0x14]
 8000bbc:      	bl	#0xa1c
 8000bc0:      	str	r0, [sp, #0x8]
 8000bc2:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output17hdead2e4234f464bdE+0x5a>
 8000bc4:      	ldr	r0, [sp, #0x8]
 8000bc6:      	str	r0, [sp, #0x64]
 8000bc8:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000bca:      	bl	#0xfb2
 8000bce:      	bl	#0xc2e
;         let bits = self.register.get();
 8000bd2:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000bd4:      	str	r0, [sp, #0x5c]
 8000bd6:      	str	r0, [sp, #0x60]
 8000bd8:      	add	r0, sp, #0x5c
 8000bda:      	str	r0, [sp, #0x54]
 8000bdc:      	add	r0, sp, #0x60
 8000bde:      	str	r0, [sp, #0x58]
 8000be0:      	ldr	r0, [sp, #0x54]
 8000be2:      	ldr	r1, [sp, #0x58]
 8000be4:      	bl	#0x6a
 8000be8:      	ldr	r0, [r0]
 8000bea:      	ldr	r1, [sp, #0x8]
 8000bec:      	str	r1, [sp, #0x70]
 8000bee:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000bf0:      	str	r0, [sp, #0x4]
 8000bf2:      	mov	r0, r1
 8000bf4:      	bl	#0xf88
 8000bf8:      	ldr	r1, [sp, #0x4]
 8000bfa:      	bl	#0xc28
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000bfe:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output17hdead2e4234f464bdE+0x96>
;                             }
 8000c00:      	add	sp, #0x78
 8000c02:      	pop	{r7, pc}

08000c04 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h7bdbc6f9f2120093E>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000c04:      	push	{r7, lr}
 8000c06:      	mov	r7, sp
 8000c08:      	sub	sp, #0x30
 8000c0a:      	str	r0, [sp, #0x8]
 8000c0c:      	str	r1, [sp, #0xc]
 8000c0e:      	str	r1, [sp, #0x14]
;         MODER10_W { w: self }
 8000c10:      	str	r1, [sp, #0x10]
;     }
 8000c12:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000c14:      	str	r0, [sp]
 8000c16:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h7bdbc6f9f2120093E+0x14>
 8000c18:      	ldr	r0, [sp]
 8000c1a:      	str	r0, [sp, #0x1c]
 8000c1c:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 8000c1e:      	strb	r1, [r7, #-21]
 8000c22:      	ldrb	r1, [r7, #-21]
 8000c26:      	str	r0, [sp, #0x20]
 8000c28:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 8000c2c:      	mov	r0, r1
 8000c2e:      	bl	#0x6fc
 8000c32:      	ldr	r1, [sp]
 8000c34:      	str	r1, [sp, #0x28]
 8000c36:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 20)) | (((value as u32) & 0x03) << 20);
 8000c3a:      	ldr	r2, [r1]
 8000c3c:      	bic	r2, r2, #0x300000
 8000c40:      	and	r0, r0, #0x3
 8000c44:      	orr.w	r0, r2, r0, lsl #20
 8000c48:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000c4a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h7bdbc6f9f2120093E+0x48>
 8000c4c:      	ldr	r0, [sp]
 8000c4e:      	add	sp, #0x30
 8000c50:      	pop	{r7, pc}

08000c52 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17ha695dcf8d4e33a0bE>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000c52:      	push	{r7, lr}
 8000c54:      	mov	r7, sp
 8000c56:      	sub	sp, #0x30
 8000c58:      	str	r0, [sp, #0x8]
 8000c5a:      	str	r1, [sp, #0xc]
 8000c5c:      	str	r1, [sp, #0x14]
;         OT10_W { w: self }
 8000c5e:      	str	r1, [sp, #0x10]
;     }
 8000c60:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000c62:      	str	r0, [sp]
 8000c64:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17ha695dcf8d4e33a0bE+0x14>
 8000c66:      	ldr	r0, [sp]
 8000c68:      	str	r0, [sp, #0x1c]
 8000c6a:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8000c6c:      	strb	r1, [r7, #-21]
 8000c70:      	ldrb	r1, [r7, #-21]
 8000c74:      	str	r0, [sp, #0x20]
 8000c76:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8000c7a:      	mov	r0, r1
 8000c7c:      	bl	#0x6c4
 8000c80:      	ldr	r1, [sp]
 8000c82:      	str	r1, [sp, #0x28]
 8000c84:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10);
 8000c88:      	ldr	r2, [r1]
 8000c8a:      	bic	r2, r2, #0x400
 8000c8e:      	orr.w	r0, r2, r0, lsl #10
 8000c92:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000c94:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE10$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17ha695dcf8d4e33a0bE+0x44>
 8000c96:      	ldr	r0, [sp]
 8000c98:      	add	sp, #0x30
 8000c9a:      	pop	{r7, pc}

08000c9c <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output17h101fae2e358eeb7aE>:
;                             pub fn into_push_pull_output(
 8000c9c:      	push	{r7, lr}
 8000c9e:      	mov	r7, sp
 8000ca0:      	sub	sp, #0x78
 8000ca2:      	str	r0, [sp, #0x28]
 8000ca4:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000ca6:      	str	r1, [sp, #0x14]
 8000ca8:      	bl	#0x91e
 8000cac:      	str	r0, [sp, #0x10]
 8000cae:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output17h101fae2e358eeb7aE+0x14>
 8000cb0:      	ldr	r0, [sp, #0x10]
 8000cb2:      	str	r0, [sp, #0x40]
 8000cb4:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000cb6:      	bl	#0xec6
 8000cba:      	bl	#0xb42
;         let bits = self.register.get();
 8000cbe:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000cc0:      	str	r0, [sp, #0x38]
 8000cc2:      	str	r0, [sp, #0x3c]
 8000cc4:      	add	r0, sp, #0x38
 8000cc6:      	str	r0, [sp, #0x30]
 8000cc8:      	add	r0, sp, #0x3c
 8000cca:      	str	r0, [sp, #0x34]
 8000ccc:      	ldr	r0, [sp, #0x30]
 8000cce:      	ldr	r1, [sp, #0x34]
 8000cd0:      	bl	#0xac
 8000cd4:      	ldr	r0, [r0]
 8000cd6:      	ldr	r1, [sp, #0x10]
 8000cd8:      	str	r1, [sp, #0x4c]
 8000cda:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000cdc:      	str	r0, [sp, #0xc]
 8000cde:      	mov	r0, r1
 8000ce0:      	bl	#0xe9c
 8000ce4:      	ldr	r1, [sp, #0xc]
 8000ce6:      	bl	#0xb3c
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000cea:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output17h101fae2e358eeb7aE+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000cec:      	ldr	r0, [sp, #0x14]
 8000cee:      	bl	#0x8ea
 8000cf2:      	str	r0, [sp, #0x8]
 8000cf4:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output17h101fae2e358eeb7aE+0x5a>
 8000cf6:      	ldr	r0, [sp, #0x8]
 8000cf8:      	str	r0, [sp, #0x64]
 8000cfa:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000cfc:      	bl	#0xe80
 8000d00:      	bl	#0xafc
;         let bits = self.register.get();
 8000d04:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000d06:      	str	r0, [sp, #0x5c]
 8000d08:      	str	r0, [sp, #0x60]
 8000d0a:      	add	r0, sp, #0x5c
 8000d0c:      	str	r0, [sp, #0x54]
 8000d0e:      	add	r0, sp, #0x60
 8000d10:      	str	r0, [sp, #0x58]
 8000d12:      	ldr	r0, [sp, #0x54]
 8000d14:      	ldr	r1, [sp, #0x58]
 8000d16:      	bl	#0x1c
 8000d1a:      	ldr	r0, [r0]
 8000d1c:      	ldr	r1, [sp, #0x8]
 8000d1e:      	str	r1, [sp, #0x70]
 8000d20:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000d22:      	str	r0, [sp, #0x4]
 8000d24:      	mov	r0, r1
 8000d26:      	bl	#0xe56
 8000d2a:      	ldr	r1, [sp, #0x4]
 8000d2c:      	bl	#0xaf6
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000d30:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output17h101fae2e358eeb7aE+0x96>
;                             }
 8000d32:      	add	sp, #0x78
 8000d34:      	pop	{r7, pc}

08000d36 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h523972d5897b3679E>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000d36:      	push	{r7, lr}
 8000d38:      	mov	r7, sp
 8000d3a:      	sub	sp, #0x30
 8000d3c:      	str	r0, [sp, #0x8]
 8000d3e:      	str	r1, [sp, #0xc]
 8000d40:      	str	r1, [sp, #0x14]
;         OT11_W { w: self }
 8000d42:      	str	r1, [sp, #0x10]
;     }
 8000d44:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000d46:      	str	r0, [sp]
 8000d48:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h523972d5897b3679E+0x14>
 8000d4a:      	ldr	r0, [sp]
 8000d4c:      	str	r0, [sp, #0x1c]
 8000d4e:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8000d50:      	strb	r1, [r7, #-21]
 8000d54:      	ldrb	r1, [r7, #-21]
 8000d58:      	str	r0, [sp, #0x20]
 8000d5a:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8000d5e:      	mov	r0, r1
 8000d60:      	bl	#0x5e0
 8000d64:      	ldr	r1, [sp]
 8000d66:      	str	r1, [sp, #0x28]
 8000d68:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11);
 8000d6c:      	ldr	r2, [r1]
 8000d6e:      	bic	r2, r2, #0x800
 8000d72:      	orr.w	r0, r2, r0, lsl #11
 8000d76:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000d78:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h523972d5897b3679E+0x44>
 8000d7a:      	ldr	r0, [sp]
 8000d7c:      	add	sp, #0x30
 8000d7e:      	pop	{r7, pc}

08000d80 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hc4fa0f7c439098aaE>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000d80:      	push	{r7, lr}
 8000d82:      	mov	r7, sp
 8000d84:      	sub	sp, #0x30
 8000d86:      	str	r0, [sp, #0x8]
 8000d88:      	str	r1, [sp, #0xc]
 8000d8a:      	str	r1, [sp, #0x14]
;         MODER11_W { w: self }
 8000d8c:      	str	r1, [sp, #0x10]
;     }
 8000d8e:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000d90:      	str	r0, [sp]
 8000d92:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hc4fa0f7c439098aaE+0x14>
 8000d94:      	ldr	r0, [sp]
 8000d96:      	str	r0, [sp, #0x1c]
 8000d98:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 8000d9a:      	strb	r1, [r7, #-21]
 8000d9e:      	ldrb	r1, [r7, #-21]
 8000da2:      	str	r0, [sp, #0x20]
 8000da4:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 8000da8:      	mov	r0, r1
 8000daa:      	bl	#0x580
 8000dae:      	ldr	r1, [sp]
 8000db0:      	str	r1, [sp, #0x28]
 8000db2:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 22)) | (((value as u32) & 0x03) << 22);
 8000db6:      	ldr	r2, [r1]
 8000db8:      	bic	r2, r2, #0xc00000
 8000dbc:      	and	r0, r0, #0x3
 8000dc0:      	orr.w	r0, r2, r0, lsl #22
 8000dc4:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000dc6:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE11$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hc4fa0f7c439098aaE+0x48>
 8000dc8:      	ldr	r0, [sp]
 8000dca:      	add	sp, #0x30
 8000dcc:      	pop	{r7, pc}

08000dce <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output17hc8a30560a2e36e45E>:
;                             pub fn into_push_pull_output(
 8000dce:      	push	{r7, lr}
 8000dd0:      	mov	r7, sp
 8000dd2:      	sub	sp, #0x78
 8000dd4:      	str	r0, [sp, #0x28]
 8000dd6:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000dd8:      	str	r1, [sp, #0x14]
 8000dda:      	bl	#0x7ec
 8000dde:      	str	r0, [sp, #0x10]
 8000de0:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output17hc8a30560a2e36e45E+0x14>
 8000de2:      	ldr	r0, [sp, #0x10]
 8000de4:      	str	r0, [sp, #0x40]
 8000de6:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000de8:      	bl	#0xd94
 8000dec:      	bl	#0xa10
;         let bits = self.register.get();
 8000df0:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000df2:      	str	r0, [sp, #0x38]
 8000df4:      	str	r0, [sp, #0x3c]
 8000df6:      	add	r0, sp, #0x38
 8000df8:      	str	r0, [sp, #0x30]
 8000dfa:      	add	r0, sp, #0x3c
 8000dfc:      	str	r0, [sp, #0x34]
 8000dfe:      	ldr	r0, [sp, #0x30]
 8000e00:      	ldr	r1, [sp, #0x34]
 8000e02:      	bl	#0x62
 8000e06:      	ldr	r0, [r0]
 8000e08:      	ldr	r1, [sp, #0x10]
 8000e0a:      	str	r1, [sp, #0x4c]
 8000e0c:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000e0e:      	str	r0, [sp, #0xc]
 8000e10:      	mov	r0, r1
 8000e12:      	bl	#0xd6a
 8000e16:      	ldr	r1, [sp, #0xc]
 8000e18:      	bl	#0xa0a
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000e1c:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output17hc8a30560a2e36e45E+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000e1e:      	ldr	r0, [sp, #0x14]
 8000e20:      	bl	#0x7b8
 8000e24:      	str	r0, [sp, #0x8]
 8000e26:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output17hc8a30560a2e36e45E+0x5a>
 8000e28:      	ldr	r0, [sp, #0x8]
 8000e2a:      	str	r0, [sp, #0x64]
 8000e2c:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000e2e:      	bl	#0xd4e
 8000e32:      	bl	#0x9ca
;         let bits = self.register.get();
 8000e36:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000e38:      	str	r0, [sp, #0x5c]
 8000e3a:      	str	r0, [sp, #0x60]
 8000e3c:      	add	r0, sp, #0x5c
 8000e3e:      	str	r0, [sp, #0x54]
 8000e40:      	add	r0, sp, #0x60
 8000e42:      	str	r0, [sp, #0x58]
 8000e44:      	ldr	r0, [sp, #0x54]
 8000e46:      	ldr	r1, [sp, #0x58]
 8000e48:      	bl	#0x6a
 8000e4c:      	ldr	r0, [r0]
 8000e4e:      	ldr	r1, [sp, #0x8]
 8000e50:      	str	r1, [sp, #0x70]
 8000e52:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000e54:      	str	r0, [sp, #0x4]
 8000e56:      	mov	r0, r1
 8000e58:      	bl	#0xd24
 8000e5c:      	ldr	r1, [sp, #0x4]
 8000e5e:      	bl	#0x9c4
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000e62:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output17hc8a30560a2e36e45E+0x96>
;                             }
 8000e64:      	add	sp, #0x78
 8000e66:      	pop	{r7, pc}

08000e68 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h8bea2f011a60a2fdE>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000e68:      	push	{r7, lr}
 8000e6a:      	mov	r7, sp
 8000e6c:      	sub	sp, #0x30
 8000e6e:      	str	r0, [sp, #0x8]
 8000e70:      	str	r1, [sp, #0xc]
 8000e72:      	str	r1, [sp, #0x14]
;         MODER12_W { w: self }
 8000e74:      	str	r1, [sp, #0x10]
;     }
 8000e76:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000e78:      	str	r0, [sp]
 8000e7a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h8bea2f011a60a2fdE+0x14>
 8000e7c:      	ldr	r0, [sp]
 8000e7e:      	str	r0, [sp, #0x1c]
 8000e80:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 8000e82:      	strb	r1, [r7, #-21]
 8000e86:      	ldrb	r1, [r7, #-21]
 8000e8a:      	str	r0, [sp, #0x20]
 8000e8c:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 8000e90:      	mov	r0, r1
 8000e92:      	bl	#0x498
 8000e96:      	ldr	r1, [sp]
 8000e98:      	str	r1, [sp, #0x28]
 8000e9a:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24);
 8000e9e:      	ldr	r2, [r1]
 8000ea0:      	bic	r2, r2, #0x3000000
 8000ea4:      	and	r0, r0, #0x3
 8000ea8:      	orr.w	r0, r2, r0, lsl #24
 8000eac:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000eae:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h8bea2f011a60a2fdE+0x48>
 8000eb0:      	ldr	r0, [sp]
 8000eb2:      	add	sp, #0x30
 8000eb4:      	pop	{r7, pc}

08000eb6 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hfd66cfa5aee1bbabE>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000eb6:      	push	{r7, lr}
 8000eb8:      	mov	r7, sp
 8000eba:      	sub	sp, #0x30
 8000ebc:      	str	r0, [sp, #0x8]
 8000ebe:      	str	r1, [sp, #0xc]
 8000ec0:      	str	r1, [sp, #0x14]
;         OT12_W { w: self }
 8000ec2:      	str	r1, [sp, #0x10]
;     }
 8000ec4:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000ec6:      	str	r0, [sp]
 8000ec8:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hfd66cfa5aee1bbabE+0x14>
 8000eca:      	ldr	r0, [sp]
 8000ecc:      	str	r0, [sp, #0x1c]
 8000ece:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8000ed0:      	strb	r1, [r7, #-21]
 8000ed4:      	ldrb	r1, [r7, #-21]
 8000ed8:      	str	r0, [sp, #0x20]
 8000eda:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8000ede:      	mov	r0, r1
 8000ee0:      	bl	#0x460
 8000ee4:      	ldr	r1, [sp]
 8000ee6:      	str	r1, [sp, #0x28]
 8000ee8:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12);
 8000eec:      	ldr	r2, [r1]
 8000eee:      	bic	r2, r2, #0x1000
 8000ef2:      	orr.w	r0, r2, r0, lsl #12
 8000ef6:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000ef8:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE12$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hfd66cfa5aee1bbabE+0x44>
 8000efa:      	ldr	r0, [sp]
 8000efc:      	add	sp, #0x30
 8000efe:      	pop	{r7, pc}

08000f00 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output17hee20f1233f977b61E>:
;                             pub fn into_push_pull_output(
 8000f00:      	push	{r7, lr}
 8000f02:      	mov	r7, sp
 8000f04:      	sub	sp, #0x78
 8000f06:      	str	r0, [sp, #0x28]
 8000f08:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000f0a:      	str	r1, [sp, #0x14]
 8000f0c:      	bl	#0x6ba
 8000f10:      	str	r0, [sp, #0x10]
 8000f12:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output17hee20f1233f977b61E+0x14>
 8000f14:      	ldr	r0, [sp, #0x10]
 8000f16:      	str	r0, [sp, #0x40]
 8000f18:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000f1a:      	bl	#0xc62
 8000f1e:      	bl	#0x8de
;         let bits = self.register.get();
 8000f22:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000f24:      	str	r0, [sp, #0x38]
 8000f26:      	str	r0, [sp, #0x3c]
 8000f28:      	add	r0, sp, #0x38
 8000f2a:      	str	r0, [sp, #0x30]
 8000f2c:      	add	r0, sp, #0x3c
 8000f2e:      	str	r0, [sp, #0x34]
 8000f30:      	ldr	r0, [sp, #0x30]
 8000f32:      	ldr	r1, [sp, #0x34]
 8000f34:      	bl	#0xac
 8000f38:      	ldr	r0, [r0]
 8000f3a:      	ldr	r1, [sp, #0x10]
 8000f3c:      	str	r1, [sp, #0x4c]
 8000f3e:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000f40:      	str	r0, [sp, #0xc]
 8000f42:      	mov	r0, r1
 8000f44:      	bl	#0xc38
 8000f48:      	ldr	r1, [sp, #0xc]
 8000f4a:      	bl	#0x8d8
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000f4e:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output17hee20f1233f977b61E+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000f50:      	ldr	r0, [sp, #0x14]
 8000f52:      	bl	#0x686
 8000f56:      	str	r0, [sp, #0x8]
 8000f58:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output17hee20f1233f977b61E+0x5a>
 8000f5a:      	ldr	r0, [sp, #0x8]
 8000f5c:      	str	r0, [sp, #0x64]
 8000f5e:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8000f60:      	bl	#0xc1c
 8000f64:      	bl	#0x898
;         let bits = self.register.get();
 8000f68:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8000f6a:      	str	r0, [sp, #0x5c]
 8000f6c:      	str	r0, [sp, #0x60]
 8000f6e:      	add	r0, sp, #0x5c
 8000f70:      	str	r0, [sp, #0x54]
 8000f72:      	add	r0, sp, #0x60
 8000f74:      	str	r0, [sp, #0x58]
 8000f76:      	ldr	r0, [sp, #0x54]
 8000f78:      	ldr	r1, [sp, #0x58]
 8000f7a:      	bl	#0x1c
 8000f7e:      	ldr	r0, [r0]
 8000f80:      	ldr	r1, [sp, #0x8]
 8000f82:      	str	r1, [sp, #0x70]
 8000f84:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8000f86:      	str	r0, [sp, #0x4]
 8000f88:      	mov	r0, r1
 8000f8a:      	bl	#0xbf2
 8000f8e:      	ldr	r1, [sp, #0x4]
 8000f90:      	bl	#0x892
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000f94:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output17hee20f1233f977b61E+0x96>
;                             }
 8000f96:      	add	sp, #0x78
 8000f98:      	pop	{r7, pc}

08000f9a <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h894d8750d9a1bcc9E>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000f9a:      	push	{r7, lr}
 8000f9c:      	mov	r7, sp
 8000f9e:      	sub	sp, #0x30
 8000fa0:      	str	r0, [sp, #0x8]
 8000fa2:      	str	r1, [sp, #0xc]
 8000fa4:      	str	r1, [sp, #0x14]
;         OT13_W { w: self }
 8000fa6:      	str	r1, [sp, #0x10]
;     }
 8000fa8:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000faa:      	str	r0, [sp]
 8000fac:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h894d8750d9a1bcc9E+0x14>
 8000fae:      	ldr	r0, [sp]
 8000fb0:      	str	r0, [sp, #0x1c]
 8000fb2:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8000fb4:      	strb	r1, [r7, #-21]
 8000fb8:      	ldrb	r1, [r7, #-21]
 8000fbc:      	str	r0, [sp, #0x20]
 8000fbe:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8000fc2:      	mov	r0, r1
 8000fc4:      	bl	#0x37c
 8000fc8:      	ldr	r1, [sp]
 8000fca:      	str	r1, [sp, #0x28]
 8000fcc:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13);
 8000fd0:      	ldr	r2, [r1]
 8000fd2:      	bic	r2, r2, #0x2000
 8000fd6:      	orr.w	r0, r2, r0, lsl #13
 8000fda:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8000fdc:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h894d8750d9a1bcc9E+0x44>
 8000fde:      	ldr	r0, [sp]
 8000fe0:      	add	sp, #0x30
 8000fe2:      	pop	{r7, pc}

08000fe4 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb1f6353eeaacf799E>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000fe4:      	push	{r7, lr}
 8000fe6:      	mov	r7, sp
 8000fe8:      	sub	sp, #0x30
 8000fea:      	str	r0, [sp, #0x8]
 8000fec:      	str	r1, [sp, #0xc]
 8000fee:      	str	r1, [sp, #0x14]
;         MODER13_W { w: self }
 8000ff0:      	str	r1, [sp, #0x10]
;     }
 8000ff2:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8000ff4:      	str	r0, [sp]
 8000ff6:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb1f6353eeaacf799E+0x14>
 8000ff8:      	ldr	r0, [sp]
 8000ffa:      	str	r0, [sp, #0x1c]
 8000ffc:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 8000ffe:      	strb	r1, [r7, #-21]
 8001002:      	ldrb	r1, [r7, #-21]
 8001006:      	str	r0, [sp, #0x20]
 8001008:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 800100c:      	mov	r0, r1
 800100e:      	bl	#0x31c
 8001012:      	ldr	r1, [sp]
 8001014:      	str	r1, [sp, #0x28]
 8001016:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 26)) | (((value as u32) & 0x03) << 26);
 800101a:      	ldr	r2, [r1]
 800101c:      	bic	r2, r2, #0xc000000
 8001020:      	and	r0, r0, #0x3
 8001024:      	orr.w	r0, r2, r0, lsl #26
 8001028:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 800102a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE13$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb1f6353eeaacf799E+0x48>
 800102c:      	ldr	r0, [sp]
 800102e:      	add	sp, #0x30
 8001030:      	pop	{r7, pc}

08001032 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output17h71fb44b95c381f0aE>:
;                             pub fn into_push_pull_output(
 8001032:      	push	{r7, lr}
 8001034:      	mov	r7, sp
 8001036:      	sub	sp, #0x78
 8001038:      	str	r0, [sp, #0x28]
 800103a:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 800103c:      	str	r1, [sp, #0x14]
 800103e:      	bl	#0x588
 8001042:      	str	r0, [sp, #0x10]
 8001044:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output17h71fb44b95c381f0aE+0x14>
 8001046:      	ldr	r0, [sp, #0x10]
 8001048:      	str	r0, [sp, #0x40]
 800104a:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 800104c:      	bl	#0xb30
 8001050:      	bl	#0x7ac
;         let bits = self.register.get();
 8001054:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8001056:      	str	r0, [sp, #0x38]
 8001058:      	str	r0, [sp, #0x3c]
 800105a:      	add	r0, sp, #0x38
 800105c:      	str	r0, [sp, #0x30]
 800105e:      	add	r0, sp, #0x3c
 8001060:      	str	r0, [sp, #0x34]
 8001062:      	ldr	r0, [sp, #0x30]
 8001064:      	ldr	r1, [sp, #0x34]
 8001066:      	bl	#0x62
 800106a:      	ldr	r0, [r0]
 800106c:      	ldr	r1, [sp, #0x10]
 800106e:      	str	r1, [sp, #0x4c]
 8001070:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8001072:      	str	r0, [sp, #0xc]
 8001074:      	mov	r0, r1
 8001076:      	bl	#0xb06
 800107a:      	ldr	r1, [sp, #0xc]
 800107c:      	bl	#0x7a6
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8001080:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output17h71fb44b95c381f0aE+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8001082:      	ldr	r0, [sp, #0x14]
 8001084:      	bl	#0x554
 8001088:      	str	r0, [sp, #0x8]
 800108a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output17h71fb44b95c381f0aE+0x5a>
 800108c:      	ldr	r0, [sp, #0x8]
 800108e:      	str	r0, [sp, #0x64]
 8001090:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 8001092:      	bl	#0xaea
 8001096:      	bl	#0x766
;         let bits = self.register.get();
 800109a:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 800109c:      	str	r0, [sp, #0x5c]
 800109e:      	str	r0, [sp, #0x60]
 80010a0:      	add	r0, sp, #0x5c
 80010a2:      	str	r0, [sp, #0x54]
 80010a4:      	add	r0, sp, #0x60
 80010a6:      	str	r0, [sp, #0x58]
 80010a8:      	ldr	r0, [sp, #0x54]
 80010aa:      	ldr	r1, [sp, #0x58]
 80010ac:      	bl	#0x6a
 80010b0:      	ldr	r0, [r0]
 80010b2:      	ldr	r1, [sp, #0x8]
 80010b4:      	str	r1, [sp, #0x70]
 80010b6:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 80010b8:      	str	r0, [sp, #0x4]
 80010ba:      	mov	r0, r1
 80010bc:      	bl	#0xac0
 80010c0:      	ldr	r1, [sp, #0x4]
 80010c2:      	bl	#0x760
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 80010c6:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output17h71fb44b95c381f0aE+0x96>
;                             }
 80010c8:      	add	sp, #0x78
 80010ca:      	pop	{r7, pc}

080010cc <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h825975ac8f112414E>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80010cc:      	push	{r7, lr}
 80010ce:      	mov	r7, sp
 80010d0:      	sub	sp, #0x30
 80010d2:      	str	r0, [sp, #0x8]
 80010d4:      	str	r1, [sp, #0xc]
 80010d6:      	str	r1, [sp, #0x14]
;         MODER14_W { w: self }
 80010d8:      	str	r1, [sp, #0x10]
;     }
 80010da:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80010dc:      	str	r0, [sp]
 80010de:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h825975ac8f112414E+0x14>
 80010e0:      	ldr	r0, [sp]
 80010e2:      	str	r0, [sp, #0x1c]
 80010e4:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 80010e6:      	strb	r1, [r7, #-21]
 80010ea:      	ldrb	r1, [r7, #-21]
 80010ee:      	str	r0, [sp, #0x20]
 80010f0:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 80010f4:      	mov	r0, r1
 80010f6:      	bl	#0x234
 80010fa:      	ldr	r1, [sp]
 80010fc:      	str	r1, [sp, #0x28]
 80010fe:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 28)) | (((value as u32) & 0x03) << 28);
 8001102:      	ldr	r2, [r1]
 8001104:      	bic	r2, r2, #0x30000000
 8001108:      	and	r0, r0, #0x3
 800110c:      	orr.w	r0, r2, r0, lsl #28
 8001110:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8001112:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h825975ac8f112414E+0x48>
 8001114:      	ldr	r0, [sp]
 8001116:      	add	sp, #0x30
 8001118:      	pop	{r7, pc}

0800111a <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17ha9fe0c9e1a240f3dE>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 800111a:      	push	{r7, lr}
 800111c:      	mov	r7, sp
 800111e:      	sub	sp, #0x30
 8001120:      	str	r0, [sp, #0x8]
 8001122:      	str	r1, [sp, #0xc]
 8001124:      	str	r1, [sp, #0x14]
;         OT14_W { w: self }
 8001126:      	str	r1, [sp, #0x10]
;     }
 8001128:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 800112a:      	str	r0, [sp]
 800112c:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17ha9fe0c9e1a240f3dE+0x14>
 800112e:      	ldr	r0, [sp]
 8001130:      	str	r0, [sp, #0x1c]
 8001132:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8001134:      	strb	r1, [r7, #-21]
 8001138:      	ldrb	r1, [r7, #-21]
 800113c:      	str	r0, [sp, #0x20]
 800113e:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8001142:      	mov	r0, r1
 8001144:      	bl	#0x1fc
 8001148:      	ldr	r1, [sp]
 800114a:      	str	r1, [sp, #0x28]
 800114c:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14);
 8001150:      	ldr	r2, [r1]
 8001152:      	bic	r2, r2, #0x4000
 8001156:      	orr.w	r0, r2, r0, lsl #14
 800115a:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 800115c:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE14$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17ha9fe0c9e1a240f3dE+0x44>
 800115e:      	ldr	r0, [sp]
 8001160:      	add	sp, #0x30
 8001162:      	pop	{r7, pc}

08001164 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output17h4de291bbb6d61d24E>:
;                             pub fn into_push_pull_output(
 8001164:      	push	{r7, lr}
 8001166:      	mov	r7, sp
 8001168:      	sub	sp, #0x78
 800116a:      	str	r0, [sp, #0x28]
 800116c:      	str	r1, [sp, #0x2c]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 800116e:      	str	r1, [sp, #0x14]
 8001170:      	bl	#0x456
 8001174:      	str	r0, [sp, #0x10]
 8001176:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output17h4de291bbb6d61d24E+0x14>
 8001178:      	ldr	r0, [sp, #0x10]
 800117a:      	str	r0, [sp, #0x40]
 800117c:      	str	r0, [sp, #0x48]
;         unsafe { ptr::read_volatile(self.value.get()) }
 800117e:      	bl	#0x9fe
 8001182:      	bl	#0x67a
;         let bits = self.register.get();
 8001186:      	str	r0, [sp, #0x44]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8001188:      	str	r0, [sp, #0x38]
 800118a:      	str	r0, [sp, #0x3c]
 800118c:      	add	r0, sp, #0x38
 800118e:      	str	r0, [sp, #0x30]
 8001190:      	add	r0, sp, #0x3c
 8001192:      	str	r0, [sp, #0x34]
 8001194:      	ldr	r0, [sp, #0x30]
 8001196:      	ldr	r1, [sp, #0x34]
 8001198:      	bl	#0x62
 800119c:      	ldr	r0, [r0]
 800119e:      	ldr	r1, [sp, #0x10]
 80011a0:      	str	r1, [sp, #0x4c]
 80011a2:      	str	r0, [sp, #0x50]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 80011a4:      	str	r0, [sp, #0xc]
 80011a6:      	mov	r0, r1
 80011a8:      	bl	#0x9d4
 80011ac:      	ldr	r1, [sp, #0xc]
 80011ae:      	bl	#0x674
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80011b2:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output17h4de291bbb6d61d24E+0x50>
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 80011b4:      	ldr	r0, [sp, #0x14]
 80011b6:      	bl	#0x422
 80011ba:      	str	r0, [sp, #0x8]
 80011bc:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output17h4de291bbb6d61d24E+0x5a>
 80011be:      	ldr	r0, [sp, #0x8]
 80011c0:      	str	r0, [sp, #0x64]
 80011c2:      	str	r0, [sp, #0x6c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 80011c4:      	bl	#0x9b8
 80011c8:      	bl	#0x634
;         let bits = self.register.get();
 80011cc:      	str	r0, [sp, #0x68]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 80011ce:      	str	r0, [sp, #0x5c]
 80011d0:      	str	r0, [sp, #0x60]
 80011d2:      	add	r0, sp, #0x5c
 80011d4:      	str	r0, [sp, #0x54]
 80011d6:      	add	r0, sp, #0x60
 80011d8:      	str	r0, [sp, #0x58]
 80011da:      	ldr	r0, [sp, #0x54]
 80011dc:      	ldr	r1, [sp, #0x58]
 80011de:      	bl	#0x66
 80011e2:      	ldr	r0, [r0]
 80011e4:      	ldr	r1, [sp, #0x8]
 80011e6:      	str	r1, [sp, #0x70]
 80011e8:      	str	r0, [sp, #0x74]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 80011ea:      	str	r0, [sp, #0x4]
 80011ec:      	mov	r0, r1
 80011ee:      	bl	#0x98e
 80011f2:      	ldr	r1, [sp, #0x4]
 80011f4:      	bl	#0x62e
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 80011f8:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output17h4de291bbb6d61d24E+0x96>
;                             }
 80011fa:      	add	sp, #0x78
 80011fc:      	pop	{r7, pc}

080011fe <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h07444e04513d46d4E>:
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 80011fe:      	push	{r7, lr}
 8001200:      	mov	r7, sp
 8001202:      	sub	sp, #0x30
 8001204:      	str	r0, [sp, #0x8]
 8001206:      	str	r1, [sp, #0xc]
 8001208:      	str	r1, [sp, #0x14]
;         MODER15_W { w: self }
 800120a:      	str	r1, [sp, #0x10]
;     }
 800120c:      	ldr	r0, [sp, #0x10]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 800120e:      	str	r0, [sp]
 8001210:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h07444e04513d46d4E+0x14>
 8001212:      	ldr	r0, [sp]
 8001214:      	str	r0, [sp, #0x1c]
 8001216:      	movs	r1, #0x1
;         self.variant(MODER15_A::OUTPUT)
 8001218:      	strb	r1, [r7, #-21]
 800121c:      	ldrb	r1, [r7, #-21]
 8001220:      	str	r0, [sp, #0x20]
 8001222:      	strb	r1, [r7, #-9]
;             self.bits(variant.into())
 8001226:      	mov	r0, r1
 8001228:      	bl	#0x102
 800122c:      	ldr	r1, [sp]
 800122e:      	str	r1, [sp, #0x28]
 8001230:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x03 << 30)) | (((value as u32) & 0x03) << 30);
 8001234:      	ldr	r2, [r1]
 8001236:      	bic	r2, r2, #0xc0000000
 800123a:      	orr.w	r0, r2, r0, lsl #30
 800123e:      	str	r0, [r1]
;                                 moder.moder().modify(|_, w| w.$moderi().output());
 8001240:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17h07444e04513d46d4E+0x44>
 8001242:      	ldr	r0, [sp]
 8001244:      	add	sp, #0x30
 8001246:      	pop	{r7, pc}

08001248 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb43d5d55bcf8dc87E>:
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8001248:      	push	{r7, lr}
 800124a:      	mov	r7, sp
 800124c:      	sub	sp, #0x30
 800124e:      	str	r0, [sp, #0x8]
 8001250:      	str	r1, [sp, #0xc]
 8001252:      	str	r1, [sp, #0x14]
;         OT15_W { w: self }
 8001254:      	str	r1, [sp, #0x10]
;     }
 8001256:      	ldr	r0, [sp, #0x10]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 8001258:      	str	r0, [sp]
 800125a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb43d5d55bcf8dc87E+0x14>
 800125c:      	ldr	r0, [sp]
 800125e:      	str	r0, [sp, #0x1c]
 8001260:      	movs	r1, #0x0
;         self.variant(OT15_A::PUSHPULL)
 8001262:      	strb	r1, [r7, #-21]
 8001266:      	ldrb	r1, [r7, #-21]
 800126a:      	str	r0, [sp, #0x20]
 800126c:      	strb	r1, [r7, #-9]
;             self.bit(variant.into())
 8001270:      	mov	r0, r1
 8001272:      	bl	#0xce
 8001276:      	ldr	r1, [sp]
 8001278:      	str	r1, [sp, #0x28]
 800127a:      	strb	r0, [r7, #-1]
;         self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15);
 800127e:      	ldr	r2, [r1]
 8001280:      	bic	r2, r2, #0x8000
 8001284:      	orr.w	r0, r2, r0, lsl #15
 8001288:      	str	r0, [r1]
;                                 otyper.otyper().modify(|_, w| w.$oti().push_pull());
 800128a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe16PE15$LT$MODE$GT$21into_push_pull_output28_$u7b$$u7b$closure$u7d$$u7d$17hb43d5d55bcf8dc87E+0x44>
 800128c:      	ldr	r0, [sp]
 800128e:      	add	sp, #0x30
 8001290:      	pop	{r7, pc}

08001292 <_ZN13stm32f3xx_hal4gpio5gpioe50PE8$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17h8903d3690a49f48dE>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 8001292:      	sub	sp, #0x8
 8001294:      	movs	r0, #0x8
; gpio!([
 8001296:      	strb.w	r0, [sp, #0x3]
;                             }
 800129a:      	ldrb.w	r0, [sp, #0x3]
 800129e:      	add	sp, #0x8
 80012a0:      	bx	lr

080012a2 <_ZN13stm32f3xx_hal4gpio5gpioe50PE9$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17h774b779e523019e1E>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 80012a2:      	sub	sp, #0x8
 80012a4:      	movs	r0, #0x9
; gpio!([
 80012a6:      	strb.w	r0, [sp, #0x3]
;                             }
 80012aa:      	ldrb.w	r0, [sp, #0x3]
 80012ae:      	add	sp, #0x8
 80012b0:      	bx	lr

080012b2 <_ZN13stm32f3xx_hal4gpio5gpioe51PE10$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17h2be9be5f179e7d8bE>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 80012b2:      	sub	sp, #0x8
 80012b4:      	movs	r0, #0xa
; gpio!([
 80012b6:      	strb.w	r0, [sp, #0x3]
;                             }
 80012ba:      	ldrb.w	r0, [sp, #0x3]
 80012be:      	add	sp, #0x8
 80012c0:      	bx	lr

080012c2 <_ZN13stm32f3xx_hal4gpio5gpioe51PE11$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17ha4a95c9104c4eed3E>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 80012c2:      	sub	sp, #0x8
 80012c4:      	movs	r0, #0xb
; gpio!([
 80012c6:      	strb.w	r0, [sp, #0x3]
;                             }
 80012ca:      	ldrb.w	r0, [sp, #0x3]
 80012ce:      	add	sp, #0x8
 80012d0:      	bx	lr

080012d2 <_ZN13stm32f3xx_hal4gpio5gpioe51PE12$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17h6ce445f435c48eb8E>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 80012d2:      	sub	sp, #0x8
 80012d4:      	movs	r0, #0xc
; gpio!([
 80012d6:      	strb.w	r0, [sp, #0x3]
;                             }
 80012da:      	ldrb.w	r0, [sp, #0x3]
 80012de:      	add	sp, #0x8
 80012e0:      	bx	lr

080012e2 <_ZN13stm32f3xx_hal4gpio5gpioe51PE13$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17h05fcd10db5fb3b54E>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 80012e2:      	sub	sp, #0x8
 80012e4:      	movs	r0, #0xd
; gpio!([
 80012e6:      	strb.w	r0, [sp, #0x3]
;                             }
 80012ea:      	ldrb.w	r0, [sp, #0x3]
 80012ee:      	add	sp, #0x8
 80012f0:      	bx	lr

080012f2 <_ZN13stm32f3xx_hal4gpio5gpioe51PE14$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17hdb2918f60a9f61a5E>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 80012f2:      	sub	sp, #0x8
 80012f4:      	movs	r0, #0xe
; gpio!([
 80012f6:      	strb.w	r0, [sp, #0x3]
;                             }
 80012fa:      	ldrb.w	r0, [sp, #0x3]
 80012fe:      	add	sp, #0x8
 8001300:      	bx	lr

08001302 <_ZN13stm32f3xx_hal4gpio5gpioe51PE15$LT$stm32f3xx_hal..gpio..Output$LT$MODE$GT$$GT$9downgrade17h53271c9fce8de3f3E>:
;                             pub fn downgrade(self) -> $PXx<Output<MODE>> {
 8001302:      	sub	sp, #0x8
 8001304:      	movs	r0, #0xf
; gpio!([
 8001306:      	strb.w	r0, [sp, #0x3]
;                             }
 800130a:      	ldrb.w	r0, [sp, #0x3]
 800130e:      	add	sp, #0x8
 8001310:      	bx	lr

08001312 <<T as switch_hal::IntoSwitch>::into_switch::hd481a10933551307>:
;     fn into_switch<ActiveLevel>(self) -> Switch<Self, ActiveLevel> {
 8001312:      	push	{r7, lr}
 8001314:      	mov	r7, sp
 8001316:      	sub	sp, #0x10
 8001318:      	mov	r1, r0
 800131a:      	strb	r0, [r7, #-1]
;         Switch::<Self, ActiveLevel>::new(self)
 800131e:      	str	r1, [sp, #0x8]
 8001320:      	bl	#-0xc20
 8001324:      	str	r0, [sp, #0x4]
 8001326:      	b	#-0x2 <<T as switch_hal::IntoSwitch>::into_switch::hd481a10933551307+0x16>
;     }
 8001328:      	ldr	r0, [sp, #0x4]
 800132a:      	add	sp, #0x10
 800132c:      	pop	{r7, pc}

0800132e <<T as core::convert::Into<U>>::into::h3010f99037d83682>:
;     fn into(self) -> U {
 800132e:      	sub	sp, #0x8
 8001330:      	mov	r1, r0
 8001332:      	strb.w	r0, [sp, #0x6]
 8001336:      	strb.w	r0, [sp, #0x7]
;         U::from(self)
 800133a:      	str	r1, [sp]
 800133c:      	b	#-0x2 <<T as core::convert::Into<U>>::into::h3010f99037d83682+0x10>
;     }
 800133e:      	ldr	r0, [sp]
 8001340:      	add	sp, #0x8
 8001342:      	bx	lr

08001344 <<T as core::convert::Into<U>>::into::h8286305c1eae7b84>:
;     fn into(self) -> U {
 8001344:      	sub	sp, #0x8
 8001346:      	mov	r1, r0
 8001348:      	strb.w	r0, [sp, #0x6]
 800134c:      	strb.w	r0, [sp, #0x7]
;         U::from(self)
 8001350:      	str	r1, [sp]
 8001352:      	b	#-0x2 <<T as core::convert::Into<U>>::into::h8286305c1eae7b84+0x10>
;     }
 8001354:      	ldr	r0, [sp]
 8001356:      	and	r0, r0, #0x1
 800135a:      	add	sp, #0x8
 800135c:      	bx	lr

0800135e <<stm32f3::stm32f303::RCC as stm32f3xx_hal::rcc::RccExt>::constrain::hec6f2a0a799f3940>:
;     fn constrain(self) -> Rcc {
 800135e:      	push	{r4, r5, r7, lr}
 8001360:      	add	r7, sp, #0x8
 8001362:      	sub	sp, #0x38
 8001364:      	add	r1, sp, #0x8
;             cfgr: CFGR::default(),
 8001366:      	str	r0, [sp, #0x4]
 8001368:      	mov	r0, r1
 800136a:      	bl	#0x11c
 800136e:      	b	#-0x2 <<stm32f3::stm32f303::RCC as stm32f3xx_hal::rcc::RccExt>::constrain::hec6f2a0a799f3940+0x12>
 8001370:      	add	r0, sp, #0x8
;         Rcc {
 8001372:      	ldr	r1, [sp, #0x4]
 8001374:      	ldm.w	r0!, {r2, r3, r4, r12, lr}
 8001378:      	stm.w	r1!, {r2, r3, r4, r12, lr}
 800137c:      	ldm.w	r0, {r2, r3, r4, r5, r12, lr}
 8001380:      	stm.w	r1, {r2, r3, r4, r5, r12, lr}
;     }
 8001384:      	add	sp, #0x38
 8001386:      	pop	{r4, r5, r7, pc}

08001388 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E>:
;                         fn split(self, ahb: &mut AHB) -> Parts {
 8001388:      	push	{r7, lr}
 800138a:      	mov	r7, sp
 800138c:      	sub	sp, #0xa0
 800138e:      	str	r0, [sp, #0x30]
;                             ahb.enr().modify(|_, w| w.$iopxenr().set_bit());
 8001390:      	str	r0, [sp, #0x18]
 8001392:      	bl	#0xd0
 8001396:      	str	r0, [sp, #0x14]
 8001398:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E+0x12>
 800139a:      	ldr	r0, [sp, #0x14]
 800139c:      	str	r0, [sp, #0x44]
 800139e:      	str	r0, [sp, #0x4c]
;         unsafe { ptr::read_volatile(self.value.get()) }
 80013a0:      	bl	#0x7dc
 80013a4:      	bl	#0x458
;         let bits = self.register.get();
 80013a8:      	str	r0, [sp, #0x48]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 80013aa:      	str	r0, [sp, #0x3c]
 80013ac:      	str	r0, [sp, #0x40]
 80013ae:      	add	r0, sp, #0x3c
 80013b0:      	str	r0, [sp, #0x34]
 80013b2:      	add	r0, sp, #0x40
 80013b4:      	str	r0, [sp, #0x38]
 80013b6:      	ldr	r0, [sp, #0x34]
 80013b8:      	ldr	r1, [sp, #0x38]
 80013ba:      	bl	#0x188
 80013be:      	ldr	r0, [r0]
 80013c0:      	ldr	r1, [sp, #0x14]
 80013c2:      	str	r1, [sp, #0x50]
 80013c4:      	str	r0, [sp, #0x54]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 80013c6:      	str	r0, [sp, #0x10]
 80013c8:      	mov	r0, r1
 80013ca:      	bl	#0x7b2
 80013ce:      	ldr	r1, [sp, #0x10]
 80013d0:      	bl	#0x452
;                             ahb.enr().modify(|_, w| w.$iopxenr().set_bit());
 80013d4:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E+0x4e>
;                             ahb.rstr().modify(|_, w| w.$iopxrst().set_bit());
 80013d6:      	ldr	r0, [sp, #0x18]
 80013d8:      	bl	#0x9c
 80013dc:      	str	r0, [sp, #0xc]
 80013de:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E+0x58>
 80013e0:      	ldr	r0, [sp, #0xc]
 80013e2:      	str	r0, [sp, #0x68]
 80013e4:      	str	r0, [sp, #0x70]
;         unsafe { ptr::read_volatile(self.value.get()) }
 80013e6:      	bl	#0x796
 80013ea:      	bl	#0x412
;         let bits = self.register.get();
 80013ee:      	str	r0, [sp, #0x6c]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 80013f0:      	str	r0, [sp, #0x60]
 80013f2:      	str	r0, [sp, #0x64]
 80013f4:      	add	r0, sp, #0x60
 80013f6:      	str	r0, [sp, #0x58]
 80013f8:      	add	r0, sp, #0x64
 80013fa:      	str	r0, [sp, #0x5c]
 80013fc:      	ldr	r0, [sp, #0x58]
 80013fe:      	ldr	r1, [sp, #0x5c]
 8001400:      	bl	#0x16e
 8001404:      	ldr	r0, [r0]
 8001406:      	ldr	r1, [sp, #0xc]
 8001408:      	str	r1, [sp, #0x74]
 800140a:      	str	r0, [sp, #0x78]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 800140c:      	str	r0, [sp, #0x8]
 800140e:      	mov	r0, r1
 8001410:      	bl	#0x76c
 8001414:      	ldr	r1, [sp, #0x8]
 8001416:      	bl	#0x40c
;                             ahb.rstr().modify(|_, w| w.$iopxrst().set_bit());
 800141a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E+0x94>
;                             ahb.rstr().modify(|_, w| w.$iopxrst().clear_bit());
 800141c:      	ldr	r0, [sp, #0x18]
 800141e:      	bl	#0x56
 8001422:      	str	r0, [sp, #0x4]
 8001424:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E+0x9e>
 8001426:      	ldr	r0, [sp, #0x4]
 8001428:      	str	r0, [sp, #0x8c]
 800142a:      	str	r0, [sp, #0x94]
;         unsafe { ptr::read_volatile(self.value.get()) }
 800142c:      	bl	#0x750
 8001430:      	bl	#0x3cc
;         let bits = self.register.get();
 8001434:      	str	r0, [sp, #0x90]
;         self.register.set(f(&R {bits, _reg: marker::PhantomData}, &mut W {bits, _reg: marker::PhantomData}).bits);
 8001436:      	str	r0, [sp, #0x84]
 8001438:      	str	r0, [sp, #0x88]
 800143a:      	add	r0, sp, #0x84
 800143c:      	str	r0, [sp, #0x7c]
 800143e:      	add	r0, sp, #0x88
 8001440:      	str	r0, [sp, #0x80]
 8001442:      	ldr	r0, [sp, #0x7c]
 8001444:      	ldr	r1, [sp, #0x80]
 8001446:      	bl	#0x154
 800144a:      	ldr	r0, [r0]
 800144c:      	ldr	r1, [sp, #0x4]
 800144e:      	str	r1, [sp, #0x98]
 8001450:      	str	r0, [sp, #0x9c]
;         unsafe { ptr::write_volatile(self.value.get(), value) }
 8001452:      	str	r0, [sp]
 8001454:      	mov	r0, r1
 8001456:      	bl	#0x726
 800145a:      	ldr	r1, [sp]
 800145c:      	bl	#0x3c6
;                             ahb.rstr().modify(|_, w| w.$iopxrst().clear_bit());
 8001460:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split17hcbe64c57cf364bb2E+0xda>
;                         }
 8001462:      	add	sp, #0xa0
 8001464:      	pop	{r7, pc}

08001466 <stm32f3xx_hal::rcc::AHB::enr::hbf93930a8b0e30f3>:
;     pub(crate) fn enr(&mut self) -> &rcc::AHBENR {
 8001466:      	sub	sp, #0x4
 8001468:      	str	r0, [sp]
;         unsafe { &(*RCC::ptr()).ahbenr }
 800146a:      	b	#-0x2 <stm32f3xx_hal::rcc::AHB::enr::hbf93930a8b0e30f3+0x6>
 800146c:      	movw	r0, #0x1014
 8001470:      	movt	r0, #0x4002
;     }
 8001474:      	add	sp, #0x4
 8001476:      	bx	lr

08001478 <stm32f3xx_hal::rcc::AHB::rstr::h79beb2969dda1e51>:
;     pub(crate) fn rstr(&mut self) -> &rcc::AHBRSTR {
 8001478:      	sub	sp, #0x4
 800147a:      	str	r0, [sp]
;         unsafe { &(*RCC::ptr()).ahbrstr }
 800147c:      	b	#-0x2 <stm32f3xx_hal::rcc::AHB::rstr::h79beb2969dda1e51+0x6>
 800147e:      	movw	r0, #0x1028
 8001482:      	movt	r0, #0x4002
;     }
 8001486:      	add	sp, #0x4
 8001488:      	bx	lr

0800148a <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38>:
; #[derive(Default)]
 800148a:      	push	{r4, r5, r6, r7, lr}
 800148c:      	add	r7, sp, #0xc
 800148e:      	push.w	{r8, r9, r10, r11}
 8001492:      	sub	sp, #0x34
;     hse: Option<u32>,
 8001494:      	str	r0, [sp, #0x30]
 8001496:      	bl	#0x9e
 800149a:      	str	r0, [sp, #0x2c]
 800149c:      	str	r1, [sp, #0x28]
 800149e:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x16>
;     hse_bypass: bool,
 80014a0:      	bl	#0x90
 80014a4:      	str	r0, [sp, #0x24]
 80014a6:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x1e>
;     css: bool,
 80014a8:      	bl	#0x88
 80014ac:      	str	r0, [sp, #0x20]
 80014ae:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x26>
;     hclk: Option<u32>,
 80014b0:      	bl	#0x84
 80014b4:      	str	r0, [sp, #0x1c]
 80014b6:      	str	r1, [sp, #0x18]
 80014b8:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x30>
;     pclk1: Option<u32>,
 80014ba:      	bl	#0x7a
 80014be:      	str	r0, [sp, #0x14]
 80014c0:      	str	r1, [sp, #0x10]
 80014c2:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x3a>
;     pclk2: Option<u32>,
 80014c4:      	bl	#0x70
 80014c8:      	str	r0, [sp, #0xc]
 80014ca:      	str	r1, [sp, #0x8]
 80014cc:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x44>
;     sysclk: Option<u32>,
 80014ce:      	bl	#0x66
 80014d2:      	str	r0, [sp, #0x4]
 80014d4:      	str	r1, [sp]
 80014d6:      	b	#-0x2 <<stm32f3xx_hal::rcc::CFGR as core::default::Default>::default::h99d6c5fd15c7fc38+0x4e>
; #[derive(Default)]
 80014d8:      	ldr	r0, [sp, #0x2c]
 80014da:      	ldr	r1, [sp, #0x30]
 80014dc:      	str	r0, [r1]
 80014de:      	ldr	r2, [sp, #0x28]
 80014e0:      	str	r2, [r1, #0x4]
 80014e2:      	ldr	r3, [sp, #0x24]
 80014e4:      	and	r12, r3, #0x1
 80014e8:      	strb.w	r12, [r1, #0x28]
 80014ec:      	ldr.w	r12, [sp, #0x20]
 80014f0:      	and	lr, r12, #0x1
 80014f4:      	strb.w	lr, [r1, #0x29]
 80014f8:      	ldr.w	lr, [sp, #0x1c]
 80014fc:      	str.w	lr, [r1, #0x8]
 8001500:      	ldr	r4, [sp, #0x18]
 8001502:      	str	r4, [r1, #0xc]
 8001504:      	ldr	r5, [sp, #0x14]
 8001506:      	str	r5, [r1, #0x10]
 8001508:      	ldr	r6, [sp, #0x10]
 800150a:      	str	r6, [r1, #0x14]
 800150c:      	ldr.w	r8, [sp, #0xc]
 8001510:      	str.w	r8, [r1, #0x18]
 8001514:      	ldr.w	r9, [sp, #0x8]
 8001518:      	str.w	r9, [r1, #0x1c]
 800151c:      	ldr.w	r10, [sp, #0x4]
 8001520:      	str.w	r10, [r1, #0x20]
 8001524:      	ldr.w	r11, [sp]
 8001528:      	str.w	r11, [r1, #0x24]
 800152c:      	add	sp, #0x34
 800152e:      	pop.w	{r8, r9, r10, r11}
 8001532:      	pop	{r4, r5, r6, r7, pc}

08001534 <<bool as core::default::Default>::default::he214580b19ff5780>:
;             fn default() -> $t {
 8001534:      	movs	r0, #0x0
;             }
 8001536:      	bx	lr

08001538 <<core::option::Option<T> as core::default::Default>::default::hfd6560e0387ae46a>:
;     fn default() -> Option<T> {
 8001538:      	sub	sp, #0x8
 800153a:      	movs	r0, #0x0
;         None
 800153c:      	str	r0, [sp]
;     }
 800153e:      	ldr	r0, [sp]
 8001540:      	ldr	r1, [sp, #0x4]
 8001542:      	add	sp, #0x8
 8001544:      	bx	lr

08001546 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h303232a8da77b644E>:
;                             ahb.enr().modify(|_, w| w.$iopxenr().set_bit());
 8001546:      	sub	sp, #0x24
 8001548:      	str	r0, [sp, #0x8]
 800154a:      	str	r1, [sp, #0xc]
 800154c:      	str	r1, [sp, #0x14]
;         IOPEEN_W { w: self }
 800154e:      	str	r1, [sp, #0x10]
;     }
 8001550:      	ldr	r0, [sp, #0x10]
;                             ahb.enr().modify(|_, w| w.$iopxenr().set_bit());
 8001552:      	str	r0, [sp]
 8001554:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h303232a8da77b644E+0x10>
 8001556:      	ldr	r0, [sp]
 8001558:      	str	r0, [sp, #0x18]
 800155a:      	str	r0, [sp, #0x1c]
 800155c:      	movs	r1, #0x1
 800155e:      	strb.w	r1, [sp, #0x23]
;         self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21);
 8001562:      	ldr	r1, [r0]
 8001564:      	orr	r1, r1, #0x200000
 8001568:      	str	r1, [r0]
;                             ahb.enr().modify(|_, w| w.$iopxenr().set_bit());
 800156a:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h303232a8da77b644E+0x26>
 800156c:      	ldr	r0, [sp]
 800156e:      	add	sp, #0x24
 8001570:      	bx	lr

08001572 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h6f57dbd4699ab94cE>:
;                             ahb.rstr().modify(|_, w| w.$iopxrst().set_bit());
 8001572:      	sub	sp, #0x24
 8001574:      	str	r0, [sp, #0x8]
 8001576:      	str	r1, [sp, #0xc]
 8001578:      	str	r1, [sp, #0x14]
;         IOPERST_W { w: self }
 800157a:      	str	r1, [sp, #0x10]
;     }
 800157c:      	ldr	r0, [sp, #0x10]
;                             ahb.rstr().modify(|_, w| w.$iopxrst().set_bit());
 800157e:      	str	r0, [sp]
 8001580:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h6f57dbd4699ab94cE+0x10>
 8001582:      	ldr	r0, [sp]
 8001584:      	str	r0, [sp, #0x18]
 8001586:      	str	r0, [sp, #0x1c]
 8001588:      	movs	r1, #0x1
 800158a:      	strb.w	r1, [sp, #0x23]
;         self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21);
 800158e:      	ldr	r1, [r0]
 8001590:      	orr	r1, r1, #0x200000
 8001594:      	str	r1, [r0]
;                             ahb.rstr().modify(|_, w| w.$iopxrst().set_bit());
 8001596:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h6f57dbd4699ab94cE+0x26>
 8001598:      	ldr	r0, [sp]
 800159a:      	add	sp, #0x24
 800159c:      	bx	lr

0800159e <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h18af21ba9a725f09E>:
;                             ahb.rstr().modify(|_, w| w.$iopxrst().clear_bit());
 800159e:      	sub	sp, #0x24
 80015a0:      	str	r0, [sp, #0x8]
 80015a2:      	str	r1, [sp, #0xc]
 80015a4:      	str	r1, [sp, #0x14]
;         IOPERST_W { w: self }
 80015a6:      	str	r1, [sp, #0x10]
;     }
 80015a8:      	ldr	r0, [sp, #0x10]
;                             ahb.rstr().modify(|_, w| w.$iopxrst().clear_bit());
 80015aa:      	str	r0, [sp]
 80015ac:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h18af21ba9a725f09E+0x10>
 80015ae:      	ldr	r0, [sp]
 80015b0:      	str	r0, [sp, #0x18]
 80015b2:      	str	r0, [sp, #0x1c]
 80015b4:      	movs	r1, #0x0
 80015b6:      	strb.w	r1, [sp, #0x23]
;         self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21);
 80015ba:      	ldr	r1, [r0]
 80015bc:      	bic	r1, r1, #0x200000
 80015c0:      	str	r1, [r0]
;                             ahb.rstr().modify(|_, w| w.$iopxrst().clear_bit());
 80015c2:      	b	#-0x2 <_ZN13stm32f3xx_hal4gpio5gpioe84_$LT$impl$u20$stm32f3xx_hal..gpio..GpioExt$u20$for$u20$stm32f3..stm32f303..GPIOE$GT$5split28_$u7b$$u7b$closure$u7d$$u7d$17h18af21ba9a725f09E+0x26>
 80015c4:      	ldr	r0, [sp]
 80015c6:      	add	sp, #0x24
 80015c8:      	bx	lr

080015ca <stm32f3xx_hal::gpio::gpioe::MODER::moder::hdb1b3dd842bd1591>:
;                         pub(crate) fn moder(&mut self) -> &$gpioy::MODER {
 80015ca:      	sub	sp, #0x4
 80015cc:      	str	r0, [sp]
; gpio!([
 80015ce:      	b	#-0x2 <stm32f3xx_hal::gpio::gpioe::MODER::moder::hdb1b3dd842bd1591+0x6>
 80015d0:      	movw	r0, #0x1000
 80015d4:      	movt	r0, #0x4800
;                         }
 80015d8:      	add	sp, #0x4
 80015da:      	bx	lr

080015dc <stm32f3xx_hal::gpio::gpioe::OTYPER::otyper::h3ca197c547e1ac38>:
;                         pub(crate) fn otyper(&mut self) -> &$gpioy::OTYPER {
 80015dc:      	sub	sp, #0x4
 80015de:      	str	r0, [sp]
; gpio!([
 80015e0:      	b	#-0x2 <stm32f3xx_hal::gpio::gpioe::OTYPER::otyper::h3ca197c547e1ac38+0x6>
 80015e2:      	movw	r0, #0x1004
 80015e6:      	movt	r0, #0x4800
;                         }
 80015ea:      	add	sp, #0x4
 80015ec:      	bx	lr

080015ee <ResetTrampoline>:
;             fn trampoline() -> ! {
 80015ee:      	push	{r7, lr}
 80015f0:      	mov	r7, sp
;                 unsafe { main() }
 80015f2:      	bl	#-0x140a
 80015f6:      	trap

080015f8 <WWDG>:
; pub unsafe extern "C" fn DefaultHandler_() -> ! {
 80015f8:      	push	{r7, lr}
 80015fa:      	mov	r7, sp
 80015fc:      	sub	sp, #0x8
;     loop {
 80015fe:      	b	#-0x2 <WWDG+0x8>
 8001600:      	movs	r0, #0x4
;         atomic::compiler_fence(Ordering::SeqCst);
 8001602:      	strb	r0, [r7, #-1]
 8001606:      	ldrb	r0, [r7, #-1]
 800160a:      	bl	#0x56
 800160e:      	b	#-0x2 <WWDG+0x18>
;     loop {
 8001610:      	b	#-0x14 <WWDG+0x8>

08001612 <__pre_init>:
; pub unsafe extern "C" fn DefaultPreInit() {}
 8001612:      	bx	lr

08001614 <core::ptr::write_volatile::hcfa1432c90488e28>:
; pub unsafe fn write_volatile<T>(dst: *mut T, src: T) {
 8001614:      	sub	sp, #0x8
 8001616:      	str	r0, [sp]
 8001618:      	str	r1, [sp, #0x4]
;         intrinsics::volatile_store(dst, src);
 800161a:      	str	r1, [r0]
 800161c:      	b	#-0x2 <core::ptr::write_volatile::hcfa1432c90488e28+0xa>
; }
 800161e:      	add	sp, #0x8
 8001620:      	bx	lr

08001622 <core::ptr::read::h1848ac05ae9a2d3e>:
; pub const unsafe fn read<T>(src: *const T) -> T {
 8001622:      	push	{r7, lr}
 8001624:      	mov	r7, sp
 8001626:      	sub	sp, #0x20
 8001628:      	str	r0, [sp, #0xc]
;     }
 800162a:      	ldr	r1, [sp, #0x10]
;     let mut tmp = MaybeUninit::<T>::uninit();
 800162c:      	str	r1, [sp, #0x8]
 800162e:      	str	r0, [sp, #0x4]
 8001630:      	b	#-0x2 <core::ptr::read::h1848ac05ae9a2d3e+0x10>
 8001632:      	add	r0, sp, #0x8
 8001634:      	str	r0, [sp, #0x1c]
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001636:      	b	#-0x2 <core::ptr::read::h1848ac05ae9a2d3e+0x16>
 8001638:      	add	r1, sp, #0x8
 800163a:      	movs	r2, #0x1
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 800163c:      	ldr	r0, [sp, #0x4]
 800163e:      	bl	#0x8c
 8001642:      	b	#-0x2 <core::ptr::read::h1848ac05ae9a2d3e+0x22>
;         tmp.assume_init()
 8001644:      	ldr	r0, [sp, #0x8]
 8001646:      	str	r0, [sp, #0x14]
 8001648:      	str	r0, [sp, #0x18]
 800164a:      	str	r0, [sp]
 800164c:      	b	#-0x2 <core::ptr::read::h1848ac05ae9a2d3e+0x2c>
; }
 800164e:      	ldr	r0, [sp]
 8001650:      	add	sp, #0x20
 8001652:      	pop	{r7, pc}

08001654 <core::ptr::write::h9cb60250ec1d4ad4>:
; pub unsafe fn write<T>(dst: *mut T, src: T) {
 8001654:      	sub	sp, #0x8
 8001656:      	str	r1, [sp]
 8001658:      	str	r0, [sp, #0x4]
;         copy_nonoverlapping(&src as *const T, dst, 1);
 800165a:      	ldr	r1, [sp]
 800165c:      	str	r1, [r0]
 800165e:      	b	#-0x2 <core::ptr::write::h9cb60250ec1d4ad4+0xc>
; }
 8001660:      	add	sp, #0x8
 8001662:      	bx	lr

08001664 <core::sync::atomic::compiler_fence::h98b0d55707ff5d19>:
; pub fn compiler_fence(order: Ordering) {
 8001664:      	push	{r7, lr}
 8001666:      	mov	r7, sp
 8001668:      	sub	sp, #0x10
 800166a:      	mov	r1, r0
 800166c:      	strb	r0, [r7, #-5]
;             Acquire => intrinsics::atomic_singlethreadfence_acq(),
 8001670:      	ldrb	r0, [r7, #-5]
 8001674:      	str	r0, [sp, #0x4]
 8001676:      	ldr	r1, [sp, #0x4]
 8001678:      	tbb	[pc, r1]

0800167c <$d.1>:
 800167c:	03 11 10 12	.word	0x12101103
 8001680:	13 00		.short	0x0013

08001682 <$t.2>:
;             Relaxed => panic!("there is no such thing as a relaxed compiler fence"),
 8001682:      	movw	r0, #0x37c3
 8001686:      	movt	r0, #0x800
 800168a:      	movw	r2, #0x3868
 800168e:      	movt	r2, #0x800
 8001692:      	movs	r1, #0x32
 8001694:      	bl	#0x61a
 8001698:      	trap
;         match order {
 800169a:      	trap
;             Acquire => intrinsics::atomic_singlethreadfence_acq(),
 800169c:      	b	#0x4 <$t.2+0x22>
;             Release => intrinsics::atomic_singlethreadfence_rel(),
 800169e:      	b	#0x2 <$t.2+0x22>
;             AcqRel => intrinsics::atomic_singlethreadfence_acqrel(),
 80016a0:      	b	#0x0 <$t.2+0x22>
;             SeqCst => intrinsics::atomic_singlethreadfence(),
 80016a2:      	b	#-0x2 <$t.2+0x22>
; }
 80016a4:      	add	sp, #0x10
 80016a6:      	pop	{r7, pc}

080016a8 <core::intrinsics::write_bytes::h7c9497d7e74b4fba>:
; pub unsafe fn write_bytes<T>(dst: *mut T, val: u8, count: usize) {
 80016a8:      	push	{r7, lr}
 80016aa:      	mov	r7, sp
 80016ac:      	sub	sp, #0x18
 80016ae:      	mov	r3, r1
 80016b0:      	str	r0, [sp, #0xc]
 80016b2:      	strb	r1, [r7, #-5]
 80016b6:      	str	r2, [sp, #0x14]
;     unsafe { write_bytes(dst, val, count) }
 80016b8:      	lsls	r2, r2, #0x2
 80016ba:      	uxtb	r1, r1
 80016bc:      	str	r1, [sp, #0x8]
 80016be:      	mov	r1, r2
 80016c0:      	ldr	r2, [sp, #0x8]
 80016c2:      	str	r3, [sp, #0x4]
 80016c4:      	bl	#0x1ef8
 80016c8:      	b	#-0x2 <core::intrinsics::write_bytes::h7c9497d7e74b4fba+0x22>
; }
 80016ca:      	add	sp, #0x18
 80016cc:      	pop	{r7, pc}

080016ce <core::intrinsics::copy_nonoverlapping::h1ecea1deaf2106b5>:
; pub const unsafe fn copy_nonoverlapping<T>(src: *const T, dst: *mut T, count: usize) {
 80016ce:      	push	{r7, lr}
 80016d0:      	mov	r7, sp
 80016d2:      	sub	sp, #0x10
 80016d4:      	str	r0, [sp, #0x4]
 80016d6:      	str	r1, [sp, #0x8]
 80016d8:      	str	r2, [sp, #0xc]
;     unsafe { copy_nonoverlapping(src, dst, count) }
 80016da:      	lsls	r2, r2, #0x2
 80016dc:      	str	r0, [sp]
 80016de:      	mov	r0, r1
 80016e0:      	ldr	r1, [sp]
 80016e2:      	bl	#0x1dfe
 80016e6:      	b	#-0x2 <core::intrinsics::copy_nonoverlapping::h1ecea1deaf2106b5+0x1a>
; }
 80016e8:      	add	sp, #0x10
 80016ea:      	pop	{r7, pc}

080016ec <r0::zero_bss::h65c9bb3f378ea40c>:
; pub unsafe fn zero_bss<T>(mut sbss: *mut T, ebss: *mut T)
 80016ec:      	push	{r7, lr}
 80016ee:      	mov	r7, sp
 80016f0:      	sub	sp, #0x20
 80016f2:      	str	r0, [sp, #0x10]
 80016f4:      	str	r1, [sp, #0x14]
 80016f6:      	str	r1, [sp, #0xc]
 80016f8:      	b	#-0x2 <r0::zero_bss::h65c9bb3f378ea40c+0xe>
;     while sbss < ebss {
 80016fa:      	ldr	r0, [sp, #0x10]
 80016fc:      	ldr	r1, [sp, #0xc]
 80016fe:      	cmp	r0, r1
 8001700:      	blo	#0x4 <r0::zero_bss::h65c9bb3f378ea40c+0x1c>
 8001702:      	b	#-0x2 <r0::zero_bss::h65c9bb3f378ea40c+0x18>
; }
 8001704:      	add	sp, #0x20
 8001706:      	pop	{r7, pc}
;         ptr::write_volatile(sbss, mem::zeroed());
 8001708:      	ldr	r0, [sp, #0x10]
;         MaybeUninit::zeroed().assume_init()
 800170a:      	str	r0, [sp, #0x8]
 800170c:      	bl	#0x80
 8001710:      	mov	r1, r0
 8001712:      	str	r0, [sp, #0x18]
 8001714:      	str	r0, [sp, #0x1c]
;         ptr::write_volatile(sbss, mem::zeroed());
 8001716:      	str	r1, [sp, #0x4]
 8001718:      	b	#-0x2 <r0::zero_bss::h65c9bb3f378ea40c+0x2e>
 800171a:      	ldr	r0, [sp, #0x8]
 800171c:      	ldr	r1, [sp, #0x4]
 800171e:      	bl	#-0x10e
 8001722:      	b	#-0x2 <r0::zero_bss::h65c9bb3f378ea40c+0x38>
;         sbss = sbss.offset(1);
 8001724:      	ldr	r0, [sp, #0x10]
 8001726:      	movs	r1, #0x1
 8001728:      	bl	#0xa4
 800172c:      	str	r0, [sp]
 800172e:      	b	#-0x2 <r0::zero_bss::h65c9bb3f378ea40c+0x44>
 8001730:      	ldr	r0, [sp]
 8001732:      	str	r0, [sp, #0x10]
;     while sbss < ebss {
 8001734:      	b	#-0x3e <r0::zero_bss::h65c9bb3f378ea40c+0xe>

08001736 <r0::init_data::h2551fb9fd640daeb>:
; pub unsafe fn init_data<T>(
 8001736:      	push	{r7, lr}
 8001738:      	mov	r7, sp
 800173a:      	sub	sp, #0x20
 800173c:      	str	r0, [sp, #0x14]
 800173e:      	str	r2, [sp, #0x18]
 8001740:      	str	r1, [sp, #0x1c]
 8001742:      	str	r1, [sp, #0x10]
 8001744:      	b	#-0x2 <r0::init_data::h2551fb9fd640daeb+0x10>
;     while sdata < edata {
 8001746:      	ldr	r0, [sp, #0x14]
 8001748:      	ldr	r1, [sp, #0x10]
 800174a:      	cmp	r0, r1
 800174c:      	blo	#0x4 <r0::init_data::h2551fb9fd640daeb+0x1e>
 800174e:      	b	#-0x2 <r0::init_data::h2551fb9fd640daeb+0x1a>
; }
 8001750:      	add	sp, #0x20
 8001752:      	pop	{r7, pc}
;         ptr::write(sdata, ptr::read(sidata));
 8001754:      	ldr	r0, [sp, #0x14]
 8001756:      	ldr	r1, [sp, #0x18]
 8001758:      	str	r0, [sp, #0xc]
 800175a:      	mov	r0, r1
 800175c:      	bl	#-0x13e
 8001760:      	str	r0, [sp, #0x8]
 8001762:      	b	#-0x2 <r0::init_data::h2551fb9fd640daeb+0x2e>
 8001764:      	ldr	r0, [sp, #0xc]
 8001766:      	ldr	r1, [sp, #0x8]
 8001768:      	bl	#-0x118
 800176c:      	b	#-0x2 <r0::init_data::h2551fb9fd640daeb+0x38>
;         sdata = sdata.offset(1);
 800176e:      	ldr	r0, [sp, #0x14]
 8001770:      	movs	r1, #0x1
 8001772:      	bl	#0x5a
 8001776:      	str	r0, [sp, #0x4]
 8001778:      	b	#-0x2 <r0::init_data::h2551fb9fd640daeb+0x44>
 800177a:      	ldr	r0, [sp, #0x4]
 800177c:      	str	r0, [sp, #0x14]
;         sidata = sidata.offset(1);
 800177e:      	ldr	r0, [sp, #0x18]
 8001780:      	movs	r1, #0x1
 8001782:      	bl	#0x62
 8001786:      	str	r0, [sp]
 8001788:      	b	#-0x2 <r0::init_data::h2551fb9fd640daeb+0x54>
 800178a:      	ldr	r0, [sp]
 800178c:      	str	r0, [sp, #0x18]
;     while sdata < edata {
 800178e:      	b	#-0x4c <r0::init_data::h2551fb9fd640daeb+0x10>

08001790 <core::mem::maybe_uninit::MaybeUninit<T>::zeroed::h5d4c3b35356b30d0>:
;     pub fn zeroed() -> MaybeUninit<T> {
 8001790:      	push	{r7, lr}
 8001792:      	mov	r7, sp
 8001794:      	sub	sp, #0x10
;     }
 8001796:      	ldr	r0, [sp, #0x8]
;         let mut u = MaybeUninit::<T>::uninit();
 8001798:      	str	r0, [sp, #0x4]
 800179a:      	b	#-0x2 <core::mem::maybe_uninit::MaybeUninit<T>::zeroed::h5d4c3b35356b30d0+0xc>
 800179c:      	add	r0, sp, #0x4
 800179e:      	str	r0, [sp, #0xc]
;             u.as_mut_ptr().write_bytes(0u8, 1);
 80017a0:      	b	#-0x2 <core::mem::maybe_uninit::MaybeUninit<T>::zeroed::h5d4c3b35356b30d0+0x12>
 80017a2:      	add	r0, sp, #0x4
 80017a4:      	movs	r1, #0x0
 80017a6:      	movs	r2, #0x1
;             u.as_mut_ptr().write_bytes(0u8, 1);
 80017a8:      	bl	#0x8
 80017ac:      	b	#-0x2 <core::mem::maybe_uninit::MaybeUninit<T>::zeroed::h5d4c3b35356b30d0+0x1e>
;     }
 80017ae:      	ldr	r0, [sp, #0x4]
 80017b0:      	add	sp, #0x10
 80017b2:      	pop	{r7, pc}

080017b4 <core::ptr::mut_ptr::<impl *mut T>::write_bytes::h88ff767b12b09558>:
;     pub unsafe fn write_bytes(self, val: u8, count: usize)
 80017b4:      	push	{r7, lr}
 80017b6:      	mov	r7, sp
 80017b8:      	sub	sp, #0x10
 80017ba:      	mov	r3, r1
 80017bc:      	str	r0, [sp, #0x4]
 80017be:      	strb	r1, [r7, #-5]
 80017c2:      	str	r2, [sp, #0xc]
;         unsafe { write_bytes(self, val, count) }
 80017c4:      	str	r3, [sp]
 80017c6:      	bl	#-0x122
 80017ca:      	b	#-0x2 <core::ptr::mut_ptr::<impl *mut T>::write_bytes::h88ff767b12b09558+0x18>
;     }
 80017cc:      	add	sp, #0x10
 80017ce:      	pop	{r7, pc}

080017d0 <core::ptr::mut_ptr::<impl *mut T>::offset::hb2d5632f877b2221>:
;     pub const unsafe fn offset(self, count: isize) -> *mut T
 80017d0:      	sub	sp, #0x10
 80017d2:      	str	r0, [sp, #0x4]
 80017d4:      	str	r1, [sp, #0x8]
;         unsafe { intrinsics::offset(self, count) as *mut T }
 80017d6:      	add.w	r0, r0, r1, lsl #2
 80017da:      	str	r0, [sp, #0xc]
 80017dc:      	ldr	r0, [sp, #0xc]
 80017de:      	str	r0, [sp]
 80017e0:      	b	#-0x2 <core::ptr::mut_ptr::<impl *mut T>::offset::hb2d5632f877b2221+0x12>
;     }
 80017e2:      	ldr	r0, [sp]
 80017e4:      	add	sp, #0x10
 80017e6:      	bx	lr

080017e8 <core::ptr::const_ptr::<impl *const T>::offset::h9211b2dd0f9c8d50>:
;     pub const unsafe fn offset(self, count: isize) -> *const T
 80017e8:      	sub	sp, #0x10
 80017ea:      	str	r0, [sp, #0x4]
 80017ec:      	str	r1, [sp, #0x8]
;         unsafe { intrinsics::offset(self, count) }
 80017ee:      	add.w	r0, r0, r1, lsl #2
 80017f2:      	str	r0, [sp, #0xc]
 80017f4:      	ldr	r0, [sp, #0xc]
 80017f6:      	str	r0, [sp]
 80017f8:      	b	#-0x2 <core::ptr::const_ptr::<impl *const T>::offset::h9211b2dd0f9c8d50+0x12>
;     }
 80017fa:      	ldr	r0, [sp]
 80017fc:      	add	sp, #0x10
 80017fe:      	bx	lr

08001800 <core::ptr::read_volatile::h9e8cb8f5c2727852>:
; pub unsafe fn read_volatile<T>(src: *const T) -> T {
 8001800:      	sub	sp, #0xc
 8001802:      	str	r0, [sp, #0x4]
;     unsafe { intrinsics::volatile_load(src) }
 8001804:      	ldr	r0, [r0]
 8001806:      	str	r0, [sp, #0x8]
 8001808:      	ldr	r0, [sp, #0x8]
 800180a:      	str	r0, [sp]
 800180c:      	b	#-0x2 <core::ptr::read_volatile::h9e8cb8f5c2727852+0xe>
; }
 800180e:      	ldr	r0, [sp]
 8001810:      	add	sp, #0xc
 8001812:      	bx	lr

08001814 <core::ptr::write_volatile::h191a2034526ab4c9>:
; pub unsafe fn write_volatile<T>(dst: *mut T, src: T) {
 8001814:      	sub	sp, #0x8
 8001816:      	mov	r2, r1
 8001818:      	str	r0, [sp]
 800181a:      	strb.w	r1, [sp, #0x7]
;         intrinsics::volatile_store(dst, src);
 800181e:      	strb	r1, [r0]
 8001820:      	b	#-0x2 <core::ptr::write_volatile::h191a2034526ab4c9+0xe>
; }
 8001822:      	add	sp, #0x8
 8001824:      	bx	lr

08001826 <core::ptr::write_volatile::h2c3fb83c5af7ae72>:
; pub unsafe fn write_volatile<T>(dst: *mut T, src: T) {
 8001826:      	sub	sp, #0x8
 8001828:      	str	r0, [sp]
 800182a:      	str	r1, [sp, #0x4]
;         intrinsics::volatile_store(dst, src);
 800182c:      	str	r1, [r0]
 800182e:      	b	#-0x2 <core::ptr::write_volatile::h2c3fb83c5af7ae72+0xa>
; }
 8001830:      	add	sp, #0x8
 8001832:      	bx	lr

08001834 <core::ptr::write_volatile::h51fc2651b9bef84e>:
; pub unsafe fn write_volatile<T>(dst: *mut T, src: T) {
 8001834:      	sub	sp, #0x8
 8001836:      	mov	r2, r1
 8001838:      	str	r0, [sp]
 800183a:      	strh.w	r1, [sp, #0x6]
;         intrinsics::volatile_store(dst, src);
 800183e:      	strh	r1, [r0]
 8001840:      	b	#-0x2 <core::ptr::write_volatile::h51fc2651b9bef84e+0xe>
; }
 8001842:      	add	sp, #0x8
 8001844:      	bx	lr

08001846 <core::ptr::swap_nonoverlapping::h3e1d1ca667dc5369>:
; pub unsafe fn swap_nonoverlapping<T>(x: *mut T, y: *mut T, count: usize) {
 8001846:      	push	{r7, lr}
 8001848:      	mov	r7, sp
 800184a:      	sub	sp, #0x28
 800184c:      	str	r0, [sp, #0x10]
 800184e:      	str	r1, [sp, #0x14]
 8001850:      	str	r2, [sp, #0x18]
;     let x = x as *mut u8;
 8001852:      	mov	r3, r0
 8001854:      	str	r0, [sp, #0x1c]
;     let y = y as *mut u8;
 8001856:      	mov	r0, r1
 8001858:      	str	r1, [sp, #0x20]
;     let len = mem::size_of::<T>() * count;
 800185a:      	str	r2, [sp, #0xc]
 800185c:      	str	r3, [sp, #0x8]
 800185e:      	str	r0, [sp, #0x4]
 8001860:      	b	#-0x2 <core::ptr::swap_nonoverlapping::h3e1d1ca667dc5369+0x1c>
 8001862:      	ldr	r0, [sp, #0xc]
 8001864:      	lsls	r1, r0, #0x2
 8001866:      	str	r1, [sp, #0x24]
;     unsafe { swap_nonoverlapping_bytes(x, y, len) }
 8001868:      	ldr	r0, [sp, #0x8]
 800186a:      	ldr	r2, [sp, #0x4]
 800186c:      	str	r1, [sp]
 800186e:      	mov	r1, r2
 8001870:      	ldr	r2, [sp]
 8001872:      	bl	#0x8a
 8001876:      	b	#-0x2 <core::ptr::swap_nonoverlapping::h3e1d1ca667dc5369+0x32>
; }
 8001878:      	add	sp, #0x28
 800187a:      	pop	{r7, pc}

0800187c <core::ptr::slice_from_raw_parts::h51a98331016d2166>:
; pub const fn slice_from_raw_parts<T>(data: *const T, len: usize) -> *const [T] {
 800187c:      	sub	sp, #0x18
 800187e:      	str	r0, [sp, #0x10]
 8001880:      	str	r1, [sp, #0x14]
;     unsafe { Repr { raw: FatPtr { data, len } }.rust }
 8001882:      	str	r0, [sp, #0x8]
 8001884:      	str	r1, [sp, #0xc]
 8001886:      	ldr	r0, [sp, #0x8]
 8001888:      	ldr	r1, [sp, #0xc]
 800188a:      	str	r0, [sp]
 800188c:      	str	r1, [sp, #0x4]
 800188e:      	ldr	r0, [sp]
 8001890:      	ldr	r1, [sp, #0x4]
; }
 8001892:      	add	sp, #0x18
 8001894:      	bx	lr

08001896 <core::ptr::slice_from_raw_parts::hd734d5aae987c951>:
; pub const fn slice_from_raw_parts<T>(data: *const T, len: usize) -> *const [T] {
 8001896:      	sub	sp, #0x18
 8001898:      	str	r0, [sp, #0x10]
 800189a:      	str	r1, [sp, #0x14]
;     unsafe { Repr { raw: FatPtr { data, len } }.rust }
 800189c:      	str	r0, [sp, #0x8]
 800189e:      	str	r1, [sp, #0xc]
 80018a0:      	ldr	r0, [sp, #0x8]
 80018a2:      	ldr	r1, [sp, #0xc]
 80018a4:      	str	r0, [sp]
 80018a6:      	str	r1, [sp, #0x4]
 80018a8:      	ldr	r0, [sp]
 80018aa:      	ldr	r1, [sp, #0x4]
; }
 80018ac:      	add	sp, #0x18
 80018ae:      	bx	lr

080018b0 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc>:
; pub(crate) unsafe fn swap_nonoverlapping_one<T>(x: *mut T, y: *mut T) {
 80018b0:      	push	{r7, lr}
 80018b2:      	mov	r7, sp
 80018b4:      	sub	sp, #0x20
 80018b6:      	str	r0, [sp, #0x14]
 80018b8:      	str	r1, [sp, #0x18]
;     if mem::size_of::<T>() < 32 {
 80018ba:      	str	r1, [sp, #0xc]
 80018bc:      	str	r0, [sp, #0x8]
 80018be:      	b	#-0x2 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x10>
 80018c0:      	movs	r0, #0x0
;     if mem::size_of::<T>() < 32 {
 80018c2:      	cmp	r0, #0x0
 80018c4:      	bne	#0xe <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x26>
 80018c6:      	b	#-0x2 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x18>
;             let z = read(x);
 80018c8:      	ldr	r0, [sp, #0x8]
 80018ca:      	bl	#0x174
 80018ce:      	mov	r1, r0
 80018d0:      	str	r0, [sp, #0x1c]
 80018d2:      	str	r1, [sp, #0x4]
 80018d4:      	b	#0xa <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x32>
 80018d6:      	movs	r2, #0x1
;         unsafe { swap_nonoverlapping(x, y, 1) };
 80018d8:      	ldr	r0, [sp, #0x8]
 80018da:      	ldr	r1, [sp, #0xc]
 80018dc:      	bl	#-0x9a
 80018e0:      	b	#0x16 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x4a>
 80018e2:      	movs	r2, #0x1
;             copy_nonoverlapping(y, x, 1);
 80018e4:      	ldr	r0, [sp, #0xc]
 80018e6:      	ldr	r1, [sp, #0x8]
 80018e8:      	bl	#0x232
 80018ec:      	b	#-0x2 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x3e>
;             write(y, z);
 80018ee:      	ldr	r0, [sp, #0xc]
 80018f0:      	ldr	r1, [sp, #0x4]
 80018f2:      	bl	#0x1c0
 80018f6:      	b	#-0x2 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x48>
;     if mem::size_of::<T>() < 32 {
 80018f8:      	b	#0x0 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x4c>
 80018fa:      	b	#-0x2 <core::ptr::swap_nonoverlapping_one::h5d1828d78f00cedc+0x4c>
; }
 80018fc:      	add	sp, #0x20
 80018fe:      	pop	{r7, pc}

08001900 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629>:
; unsafe fn swap_nonoverlapping_bytes(x: *mut u8, y: *mut u8, len: usize) {
 8001900:      	push	{r4, r6, r7, lr}
 8001902:      	add	r7, sp, #0x8
 8001904:      	sub	sp, #0xd0
 8001906:      	mov	r4, sp
 8001908:      	bfc	r4, #0, #5
 800190c:      	mov	sp, r4
 800190e:      	str	r0, [sp, #0x9c]
 8001910:      	str	r1, [sp, #0xa0]
 8001912:      	str	r2, [sp, #0xa4]
 8001914:      	movs	r3, #0x20
;     let block_size = mem::size_of::<Block>();
 8001916:      	str	r3, [sp, #0xa8]
 8001918:      	str	r2, [sp, #0x34]
 800191a:      	str	r1, [sp, #0x30]
 800191c:      	str	r0, [sp, #0x2c]
 800191e:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x20>
 8001920:      	movs	r0, #0x0
;     let mut i = 0;
 8001922:      	str	r0, [sp, #0x3c]
;     while i + block_size <= len {
 8001924:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x26>
 8001926:      	ldr	r0, [sp, #0x3c]
 8001928:      	adds	r0, #0x20
 800192a:      	ldr	r1, [sp, #0x34]
 800192c:      	cmp	r0, r1
 800192e:      	bls	#0xa <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x3c>
 8001930:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x32>
;     if i < len {
 8001932:      	ldr	r0, [sp, #0x3c]
 8001934:      	ldr	r1, [sp, #0x34]
 8001936:      	cmp	r0, r1
 8001938:      	blo	#0x64 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xa0>
 800193a:      	b	#0x64 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xa2>
;         let mut t = mem::MaybeUninit::<Block>::uninit();
 800193c:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x3e>
 800193e:      	add	r0, sp, #0x40
 8001940:      	str	r0, [sp, #0xcc]
;         let t = t.as_mut_ptr() as *mut u8;
 8001942:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x44>
 8001944:      	add	r0, sp, #0x40
;         let t = t.as_mut_ptr() as *mut u8;
 8001946:      	mov	r1, r0
 8001948:      	str	r0, [sp, #0xac]
;             let x = x.add(i);
 800194a:      	ldr	r0, [sp, #0x3c]
 800194c:      	ldr	r2, [sp, #0x2c]
 800194e:      	str	r0, [sp, #0x28]
 8001950:      	mov	r0, r2
 8001952:      	ldr	r3, [sp, #0x28]
 8001954:      	str	r1, [sp, #0x24]
 8001956:      	mov	r1, r3
 8001958:      	bl	#0x1f6
 800195c:      	mov	r1, r0
 800195e:      	str	r0, [sp, #0xb0]
 8001960:      	str	r1, [sp, #0x20]
 8001962:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x64>
;             let y = y.add(i);
 8001964:      	ldr	r1, [sp, #0x3c]
 8001966:      	ldr	r0, [sp, #0x30]
 8001968:      	bl	#0x1e6
 800196c:      	mov	r1, r0
 800196e:      	str	r0, [sp, #0xb4]
 8001970:      	str	r1, [sp, #0x1c]
 8001972:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x74>
 8001974:      	movs	r2, #0x20
;             copy_nonoverlapping(x, t, block_size);
 8001976:      	ldr	r0, [sp, #0x20]
 8001978:      	ldr	r1, [sp, #0x24]
 800197a:      	bl	#0x166
 800197e:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x80>
 8001980:      	movs	r2, #0x20
;             copy_nonoverlapping(y, x, block_size);
 8001982:      	ldr	r0, [sp, #0x1c]
 8001984:      	ldr	r1, [sp, #0x20]
 8001986:      	bl	#0x15a
 800198a:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x8c>
 800198c:      	movs	r2, #0x20
;             copy_nonoverlapping(t, y, block_size);
 800198e:      	ldr	r0, [sp, #0x24]
 8001990:      	ldr	r1, [sp, #0x1c]
 8001992:      	bl	#0x14e
 8001996:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x98>
;         i += block_size;
 8001998:      	ldr	r0, [sp, #0x3c]
 800199a:      	adds	r0, #0x20
 800199c:      	str	r0, [sp, #0x3c]
;     while i + block_size <= len {
 800199e:      	b	#-0x7c <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x26>
;         let mut t = mem::MaybeUninit::<UnalignedBlock>::uninit();
 80019a0:      	b	#0x0 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xa4>
;     if i < len {
 80019a2:      	b	#0x62 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x108>
;         let rem = len - i;
 80019a4:      	ldr	r0, [sp, #0x3c]
 80019a6:      	ldr	r1, [sp, #0x34]
 80019a8:      	subs	r0, r1, r0
 80019aa:      	mov	r2, r0
 80019ac:      	str	r0, [sp, #0xb8]
 80019ae:      	add	r0, sp, #0x78
 80019b0:      	str	r0, [sp, #0xc8]
;         let t = t.as_mut_ptr() as *mut u8;
 80019b2:      	str	r2, [sp, #0x18]
 80019b4:      	str	r0, [sp, #0x14]
 80019b6:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xb8>
 80019b8:      	ldr	r0, [sp, #0x14]
 80019ba:      	ldr	r1, [sp, #0x14]
 80019bc:      	str	r1, [sp, #0xbc]
;             let x = x.add(i);
 80019be:      	ldr	r1, [sp, #0x3c]
 80019c0:      	ldr	r2, [sp, #0x2c]
 80019c2:      	str	r0, [sp, #0x10]
 80019c4:      	mov	r0, r2
 80019c6:      	bl	#0x188
 80019ca:      	mov	r1, r0
 80019cc:      	str	r0, [sp, #0xc0]
 80019ce:      	str	r1, [sp, #0xc]
 80019d0:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xd2>
;             let y = y.add(i);
 80019d2:      	ldr	r1, [sp, #0x3c]
 80019d4:      	ldr	r0, [sp, #0x30]
 80019d6:      	bl	#0x178
 80019da:      	mov	r1, r0
 80019dc:      	str	r0, [sp, #0xc4]
 80019de:      	str	r1, [sp, #0x8]
 80019e0:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xe2>
;             copy_nonoverlapping(x, t, rem);
 80019e2:      	ldr	r0, [sp, #0xc]
 80019e4:      	ldr	r1, [sp, #0x10]
 80019e6:      	ldr	r2, [sp, #0x18]
 80019e8:      	bl	#0xf8
 80019ec:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xee>
;             copy_nonoverlapping(y, x, rem);
 80019ee:      	ldr	r0, [sp, #0x8]
 80019f0:      	ldr	r1, [sp, #0xc]
 80019f2:      	ldr	r2, [sp, #0x18]
 80019f4:      	bl	#0xec
 80019f8:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0xfa>
;             copy_nonoverlapping(t, y, rem);
 80019fa:      	ldr	r0, [sp, #0x10]
 80019fc:      	ldr	r1, [sp, #0x8]
 80019fe:      	ldr	r2, [sp, #0x18]
 8001a00:      	bl	#0xe0
 8001a04:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x106>
;     if i < len {
 8001a06:      	b	#-0x2 <core::ptr::swap_nonoverlapping_bytes::hc3c194141a31e629+0x108>
; }
 8001a08:      	sub.w	r4, r7, #0x8
 8001a0c:      	mov	sp, r4
 8001a0e:      	pop	{r4, r6, r7, pc}

08001a10 <core::ptr::read::h7585e3530aac69e1>:
; pub const unsafe fn read<T>(src: *const T) -> T {
 8001a10:      	push	{r7, lr}
 8001a12:      	mov	r7, sp
 8001a14:      	sub	sp, #0x20
 8001a16:      	str	r0, [sp, #0xc]
;     }
 8001a18:      	ldr	r1, [sp, #0x10]
;     let mut tmp = MaybeUninit::<T>::uninit();
 8001a1a:      	str	r1, [sp, #0x8]
 8001a1c:      	str	r0, [sp, #0x4]
 8001a1e:      	b	#-0x2 <core::ptr::read::h7585e3530aac69e1+0x10>
 8001a20:      	add	r0, sp, #0x8
 8001a22:      	str	r0, [sp, #0x1c]
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001a24:      	b	#-0x2 <core::ptr::read::h7585e3530aac69e1+0x16>
 8001a26:      	add	r1, sp, #0x8
 8001a28:      	movs	r2, #0x1
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001a2a:      	ldr	r0, [sp, #0x4]
 8001a2c:      	bl	#0x96
 8001a30:      	b	#-0x2 <core::ptr::read::h7585e3530aac69e1+0x22>
;         tmp.assume_init()
 8001a32:      	ldr	r0, [sp, #0x8]
 8001a34:      	str	r0, [sp, #0x14]
 8001a36:      	str	r0, [sp, #0x18]
 8001a38:      	str	r0, [sp]
 8001a3a:      	b	#-0x2 <core::ptr::read::h7585e3530aac69e1+0x2c>
; }
 8001a3c:      	ldr	r0, [sp]
 8001a3e:      	add	sp, #0x20
 8001a40:      	pop	{r7, pc}

08001a42 <core::ptr::read::h94b60d92befe276f>:
; pub const unsafe fn read<T>(src: *const T) -> T {
 8001a42:      	push	{r7, lr}
 8001a44:      	mov	r7, sp
 8001a46:      	sub	sp, #0x20
 8001a48:      	str	r0, [sp, #0xc]
;     }
 8001a4a:      	ldr	r1, [sp, #0x10]
;     let mut tmp = MaybeUninit::<T>::uninit();
 8001a4c:      	str	r1, [sp, #0x8]
 8001a4e:      	str	r0, [sp, #0x4]
 8001a50:      	b	#-0x2 <core::ptr::read::h94b60d92befe276f+0x10>
 8001a52:      	add	r0, sp, #0x8
 8001a54:      	str	r0, [sp, #0x1c]
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001a56:      	b	#-0x2 <core::ptr::read::h94b60d92befe276f+0x16>
 8001a58:      	add	r1, sp, #0x8
 8001a5a:      	movs	r2, #0x1
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001a5c:      	ldr	r0, [sp, #0x4]
 8001a5e:      	bl	#0xbc
 8001a62:      	b	#-0x2 <core::ptr::read::h94b60d92befe276f+0x22>
;         tmp.assume_init()
 8001a64:      	ldr	r0, [sp, #0x8]
 8001a66:      	str	r0, [sp, #0x14]
 8001a68:      	str	r0, [sp, #0x18]
 8001a6a:      	str	r0, [sp]
 8001a6c:      	b	#-0x2 <core::ptr::read::h94b60d92befe276f+0x2c>
; }
 8001a6e:      	ldr	r0, [sp]
 8001a70:      	add	sp, #0x20
 8001a72:      	pop	{r7, pc}

08001a74 <core::ptr::read::hcd254372d122b8fc>:
; pub const unsafe fn read<T>(src: *const T) -> T {
 8001a74:      	push	{r7, lr}
 8001a76:      	mov	r7, sp
 8001a78:      	sub	sp, #0x20
 8001a7a:      	str	r0, [sp, #0x10]
;     }
 8001a7c:      	ldrh	r1, [r7, #-10]
;     let mut tmp = MaybeUninit::<T>::uninit();
 8001a80:      	strh	r1, [r7, #-18]
 8001a84:      	str	r0, [sp, #0x8]
 8001a86:      	b	#-0x2 <core::ptr::read::hcd254372d122b8fc+0x14>
 8001a88:      	sub.w	r0, r7, #0x12
 8001a8c:      	str	r0, [sp, #0x1c]
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001a8e:      	b	#-0x2 <core::ptr::read::hcd254372d122b8fc+0x1c>
 8001a90:      	sub.w	r1, r7, #0x12
 8001a94:      	movs	r2, #0x1
;         copy_nonoverlapping(src, tmp.as_mut_ptr(), 1);
 8001a96:      	ldr	r0, [sp, #0x8]
 8001a98:      	bl	#0x64
 8001a9c:      	b	#-0x2 <core::ptr::read::hcd254372d122b8fc+0x2a>
;         tmp.assume_init()
 8001a9e:      	ldrh	r0, [r7, #-18]
 8001aa2:      	mov	r1, r0
 8001aa4:      	strh.w	r0, [sp, #0x18]
 8001aa8:      	strh	r0, [r7, #-6]
 8001aac:      	str	r1, [sp, #0x4]
 8001aae:      	b	#-0x2 <core::ptr::read::hcd254372d122b8fc+0x3c>
; }
 8001ab0:      	ldr	r0, [sp, #0x4]
 8001ab2:      	add	sp, #0x20
 8001ab4:      	pop	{r7, pc}

08001ab6 <core::ptr::write::hca4bcb5c1828159f>:
; pub unsafe fn write<T>(dst: *mut T, src: T) {
 8001ab6:      	sub	sp, #0x8
 8001ab8:      	str	r1, [sp]
 8001aba:      	str	r0, [sp, #0x4]
;         copy_nonoverlapping(&src as *const T, dst, 1);
 8001abc:      	ldr	r1, [sp]
 8001abe:      	str	r1, [r0]
 8001ac0:      	b	#-0x2 <core::ptr::write::hca4bcb5c1828159f+0xc>
; }
 8001ac2:      	add	sp, #0x8
 8001ac4:      	bx	lr

08001ac6 <core::intrinsics::copy_nonoverlapping::h08216751a504f398>:
; pub const unsafe fn copy_nonoverlapping<T>(src: *const T, dst: *mut T, count: usize) {
 8001ac6:      	push	{r7, lr}
 8001ac8:      	mov	r7, sp
 8001aca:      	sub	sp, #0x10
 8001acc:      	str	r0, [sp, #0x4]
 8001ace:      	str	r1, [sp, #0x8]
 8001ad0:      	str	r2, [sp, #0xc]
;     unsafe { copy_nonoverlapping(src, dst, count) }
 8001ad2:      	lsls	r2, r2, #0x2
 8001ad4:      	str	r0, [sp]
 8001ad6:      	mov	r0, r1
 8001ad8:      	ldr	r1, [sp]
 8001ada:      	bl	#0x1a06
 8001ade:      	b	#-0x2 <core::intrinsics::copy_nonoverlapping::h08216751a504f398+0x1a>
; }
 8001ae0:      	add	sp, #0x10
 8001ae2:      	pop	{r7, pc}

08001ae4 <core::intrinsics::copy_nonoverlapping::h86f4770edb59dd1f>:
; pub const unsafe fn copy_nonoverlapping<T>(src: *const T, dst: *mut T, count: usize) {
 8001ae4:      	push	{r7, lr}
 8001ae6:      	mov	r7, sp
 8001ae8:      	sub	sp, #0x10
 8001aea:      	str	r0, [sp, #0x4]
 8001aec:      	str	r1, [sp, #0x8]
 8001aee:      	str	r2, [sp, #0xc]
;     unsafe { copy_nonoverlapping(src, dst, count) }
 8001af0:      	str	r0, [sp]
 8001af2:      	mov	r0, r1
 8001af4:      	ldr	r1, [sp]
 8001af6:      	bl	#0x196c
 8001afa:      	b	#-0x2 <core::intrinsics::copy_nonoverlapping::h86f4770edb59dd1f+0x18>
; }
 8001afc:      	add	sp, #0x10
 8001afe:      	pop	{r7, pc}

08001b00 <core::intrinsics::copy_nonoverlapping::h87875676cae72ca7>:
; pub const unsafe fn copy_nonoverlapping<T>(src: *const T, dst: *mut T, count: usize) {
 8001b00:      	push	{r7, lr}
 8001b02:      	mov	r7, sp
 8001b04:      	sub	sp, #0x10
 8001b06:      	str	r0, [sp, #0x4]
 8001b08:      	str	r1, [sp, #0x8]
 8001b0a:      	str	r2, [sp, #0xc]
;     unsafe { copy_nonoverlapping(src, dst, count) }
 8001b0c:      	lsls	r2, r2, #0x1
 8001b0e:      	str	r0, [sp]
 8001b10:      	mov	r0, r1
 8001b12:      	ldr	r1, [sp]
 8001b14:      	bl	#0x194e
 8001b18:      	b	#-0x2 <core::intrinsics::copy_nonoverlapping::h87875676cae72ca7+0x1a>
; }
 8001b1a:      	add	sp, #0x10
 8001b1c:      	pop	{r7, pc}

08001b1e <core::intrinsics::copy_nonoverlapping::hf1a47f9e9906230a>:
; pub const unsafe fn copy_nonoverlapping<T>(src: *const T, dst: *mut T, count: usize) {
 8001b1e:      	push	{r7, lr}
 8001b20:      	mov	r7, sp
 8001b22:      	sub	sp, #0x10
 8001b24:      	str	r0, [sp, #0x4]
 8001b26:      	str	r1, [sp, #0x8]
 8001b28:      	str	r2, [sp, #0xc]
;     unsafe { copy_nonoverlapping(src, dst, count) }
 8001b2a:      	lsls	r2, r2, #0x2
 8001b2c:      	str	r0, [sp]
 8001b2e:      	mov	r0, r1
 8001b30:      	ldr	r1, [sp]
 8001b32:      	bl	#0x19ae
 8001b36:      	b	#-0x2 <core::intrinsics::copy_nonoverlapping::hf1a47f9e9906230a+0x1a>
; }
 8001b38:      	add	sp, #0x10
 8001b3a:      	pop	{r7, pc}

08001b3c <core::num::<impl usize>::unchecked_add::he85f6c51379dafa3>:
;         pub unsafe fn unchecked_add(self, rhs: Self) -> Self {
 8001b3c:      	sub	sp, #0x10
 8001b3e:      	str	r0, [sp, #0x4]
 8001b40:      	str	r1, [sp, #0x8]
;             unsafe { intrinsics::unchecked_add(self, rhs) }
 8001b42:      	add	r0, r1
 8001b44:      	str	r0, [sp, #0xc]
 8001b46:      	ldr	r0, [sp, #0xc]
 8001b48:      	str	r0, [sp]
 8001b4a:      	b	#-0x2 <core::num::<impl usize>::unchecked_add::he85f6c51379dafa3+0x10>
;         }
 8001b4c:      	ldr	r0, [sp]
 8001b4e:      	add	sp, #0x10
 8001b50:      	bx	lr

08001b52 <core::ptr::mut_ptr::<impl *mut T>::add::hbaeda0ec5258b241>:
;     pub const unsafe fn add(self, count: usize) -> Self
 8001b52:      	push	{r7, lr}
 8001b54:      	mov	r7, sp
 8001b56:      	sub	sp, #0x10
 8001b58:      	str	r0, [sp, #0x8]
 8001b5a:      	str	r1, [sp, #0xc]
;         unsafe { self.offset(count as isize) }
 8001b5c:      	bl	#0xa
 8001b60:      	str	r0, [sp, #0x4]
 8001b62:      	b	#-0x2 <core::ptr::mut_ptr::<impl *mut T>::add::hbaeda0ec5258b241+0x12>
;     }
 8001b64:      	ldr	r0, [sp, #0x4]
 8001b66:      	add	sp, #0x10
 8001b68:      	pop	{r7, pc}

08001b6a <core::ptr::mut_ptr::<impl *mut T>::offset::he019d15b05afd5cb>:
;     pub const unsafe fn offset(self, count: isize) -> *mut T
 8001b6a:      	sub	sp, #0x10
 8001b6c:      	str	r0, [sp, #0x4]
 8001b6e:      	str	r1, [sp, #0x8]
;         unsafe { intrinsics::offset(self, count) as *mut T }
 8001b70:      	add	r0, r1
 8001b72:      	str	r0, [sp, #0xc]
 8001b74:      	ldr	r0, [sp, #0xc]
 8001b76:      	str	r0, [sp]
 8001b78:      	b	#-0x2 <core::ptr::mut_ptr::<impl *mut T>::offset::he019d15b05afd5cb+0x10>
;     }
 8001b7a:      	ldr	r0, [sp]
 8001b7c:      	add	sp, #0x10
 8001b7e:      	bx	lr

08001b80 <core::cell::UnsafeCell<T>::get::hc60fdc0f7decdd37>:
;     pub const fn get(&self) -> *mut T {
 8001b80:      	sub	sp, #0x4
 8001b82:      	str	r0, [sp]
;     }
 8001b84:      	add	sp, #0x4
 8001b86:      	bx	lr

08001b88 <core::clone::impls::<impl core::clone::Clone for usize>::clone::hee01be93f1b643d7>:
;                     fn clone(&self) -> Self {
 8001b88:      	sub	sp, #0x4
 8001b8a:      	str	r0, [sp]
;                         *self
 8001b8c:      	ldr	r0, [r0]
;                     }
 8001b8e:      	add	sp, #0x4
 8001b90:      	bx	lr

08001b92 <__cpsid>:
 8001b92:      	cpsid i
 8001b94:      	bx	lr

08001b96 <__cpsie>:
 8001b96:      	cpsie i
 8001b98:      	bx	lr

08001b9a <__primask_r>:
 8001b9a:      	mrs	r0, primask
 8001b9e:      	bx	lr

08001ba0 <bare_metal::CriticalSection::new::hfd5b600f4201d0ab>:
;     pub unsafe fn new() -> Self {
 8001ba0:      	sub	sp, #0x4
;     }
 8001ba2:      	add	sp, #0x4
 8001ba4:      	bx	lr

08001ba6 <core::ops::function::FnOnce::call_once::hd1d74895fd10e483>:
 8001ba6:      	ldr	r0, [r0]
 8001ba8:      	b	#-0x4 <core::ops::function::FnOnce::call_once::hd1d74895fd10e483+0x2>

08001baa <core::ptr::drop_in_place<&core::iter::adapters::copied::Copied<core::slice::iter::Iter<u8>>>::h7bb588aebfedf61a>:
 8001baa:      	bx	lr

08001bac <<T as core::any::Any>::type_id::hffae59987aa1d026>:
 8001bac:      	movw	r0, #0x3de1
 8001bb0:      	movw	r1, #0x3a9b
 8001bb4:      	movt	r0, #0x4f
 8001bb8:      	movt	r1, #0x650d
 8001bbc:      	bx	lr

08001bbe <<core::panic::PanicInfo as core::fmt::Display>::fmt::h1fecb345a434d77e>:
 8001bbe:      	push	{r4, r5, r6, r7, lr}
 8001bc0:      	add	r7, sp, #0xc
 8001bc2:      	str	r11, [sp, #-4]!
 8001bc6:      	sub	sp, #0x38
 8001bc8:      	mov	r4, r1
 8001bca:      	mov	r5, r0
 8001bcc:      	ldrd	r0, r1, [r1, #24]
 8001bd0:      	movs	r2, #0xc
 8001bd2:      	ldr	r3, [r1, #0xc]
 8001bd4:      	movw	r1, #0x3898
 8001bd8:      	movt	r1, #0x800
 8001bdc:      	blx	r3
 8001bde:      	cbz	r0, #0xa
 8001be0:      	movs	r6, #0x1
 8001be2:      	mov	r0, r6
 8001be4:      	add	sp, #0x38
 8001be6:      	ldr	r11, [sp], #4
 8001bea:      	pop	{r4, r5, r6, r7, pc}
 8001bec:      	ldr	r0, [r5, #0x8]
 8001bee:      	cbz	r0, #0xe
 8001bf0:      	str	r0, [sp, #0x4]
 8001bf2:      	movw	r2, #0x279b
 8001bf6:      	ldrd	r0, r1, [r4, #24]
 8001bfa:      	movt	r2, #0x800
 8001bfe:      	b	#0x2e <<core::panic::PanicInfo as core::fmt::Display>::fmt::h1fecb345a434d77e+0x72>
 8001c00:      	ldrd	r6, r0, [r5]
 8001c04:      	ldr	r1, [r0, #0xc]
 8001c06:      	mov	r0, r6
 8001c08:      	blx	r1
 8001c0a:      	movw	r2, #0xa91e
 8001c0e:      	movt	r2, #0x7ef2
 8001c12:      	eors	r1, r2
 8001c14:      	movw	r2, #0xbcf4
 8001c18:      	movt	r2, #0xecc7
 8001c1c:      	eors	r0, r2
 8001c1e:      	orrs	r0, r1
 8001c20:      	bne	#0x38 <<core::panic::PanicInfo as core::fmt::Display>::fmt::h1fecb345a434d77e+0x9e>
 8001c22:      	str	r6, [sp, #0x4]
 8001c24:      	movw	r2, #0x27d3
 8001c28:      	ldrd	r0, r1, [r4, #24]
 8001c2c:      	movt	r2, #0x800
 8001c30:      	str	r2, [sp, #0xc]
 8001c32:      	add	r2, sp, #0x4
 8001c34:      	str	r2, [sp, #0x8]
 8001c36:      	movs	r6, #0x1
 8001c38:      	add	r2, sp, #0x8
 8001c3a:      	str	r6, [sp, #0x34]
 8001c3c:      	str	r2, [sp, #0x30]
 8001c3e:      	movs	r2, #0x0
 8001c40:      	str	r2, [sp, #0x2c]
 8001c42:      	str	r2, [sp, #0x28]
 8001c44:      	movs	r2, #0x2
 8001c46:      	str	r2, [sp, #0x24]
 8001c48:      	movw	r2, #0x38a8
 8001c4c:      	movt	r2, #0x800
 8001c50:      	str	r2, [sp, #0x20]
 8001c52:      	add	r2, sp, #0x20
 8001c54:      	bl	#0xb0
 8001c58:      	cmp	r0, #0x0
 8001c5a:      	bne	#-0x7c <<core::panic::PanicInfo as core::fmt::Display>::fmt::h1fecb345a434d77e+0x24>
 8001c5c:      	ldr	r2, [r5, #0xc]
 8001c5e:      	movw	r3, #0x26a9
 8001c62:      	movt	r3, #0x800
 8001c66:      	ldrd	r0, r1, [r4, #24]
 8001c6a:      	add.w	r6, r2, #0xc
 8001c6e:      	str	r3, [sp, #0x1c]
 8001c70:      	strd	r3, r6, [sp, #20]
 8001c74:      	add.w	r3, r2, #0x8
 8001c78:      	str	r3, [sp, #0x10]
 8001c7a:      	movw	r3, #0x27c7
 8001c7e:      	movt	r3, #0x800
 8001c82:      	strd	r2, r3, [sp, #8]
 8001c86:      	add	r3, sp, #0x8
 8001c88:      	movs	r2, #0x3
 8001c8a:      	str	r3, [sp, #0x30]
 8001c8c:      	movs	r3, #0x0
 8001c8e:      	str	r2, [sp, #0x34]
 8001c90:      	str	r3, [sp, #0x2c]
 8001c92:      	strd	r2, r3, [sp, #36]
 8001c96:      	movw	r2, #0x38bc
 8001c9a:      	movt	r2, #0x800
 8001c9e:      	str	r2, [sp, #0x20]
 8001ca0:      	add	r2, sp, #0x20
 8001ca2:      	bl	#0x62
 8001ca6:      	mov	r6, r0
 8001ca8:      	mov	r0, r6
 8001caa:      	add	sp, #0x38
 8001cac:      	ldr	r11, [sp], #4
 8001cb0:      	pop	{r4, r5, r6, r7, pc}

08001cb2 <core::panicking::panic::h3a8fe4451a6ad1dc>:
 8001cb2:      	push	{r7, lr}
 8001cb4:      	mov	r7, sp
 8001cb6:      	sub	sp, #0x20
 8001cb8:      	mov	r12, r2
 8001cba:      	movw	r2, #0x3878
 8001cbe:      	movt	r2, #0x800
 8001cc2:      	strd	r0, r1, [sp, #24]
 8001cc6:      	movs	r3, #0x0
 8001cc8:      	str	r2, [sp, #0x10]
 8001cca:      	movs	r2, #0x1
 8001ccc:      	mov	r0, sp
 8001cce:      	mov	r1, r12
 8001cd0:      	str	r3, [sp, #0x14]
 8001cd2:      	strd	r3, r3, [sp, #8]
 8001cd6:      	str	r2, [sp, #0x4]
 8001cd8:      	add	r2, sp, #0x18
 8001cda:      	str	r2, [sp]
 8001cdc:      	bl	#0x2
 8001ce0:      	trap

08001ce2 <core::panicking::panic_fmt::hf689068776edbea9>:
 8001ce2:      	push	{r7, lr}
 8001ce4:      	mov	r7, sp
 8001ce6:      	sub	sp, #0x10
 8001ce8:      	strd	r0, r1, [sp, #8]
 8001cec:      	movw	r0, #0x3888
 8001cf0:      	movt	r0, #0x800
 8001cf4:      	str	r0, [sp, #0x4]
 8001cf6:      	movw	r0, #0x3878
 8001cfa:      	movt	r0, #0x800
 8001cfe:      	str	r0, [sp]
 8001d00:      	mov	r0, sp
 8001d02:      	bl	#0xada
 8001d06:      	trap

08001d08 <core::fmt::write::h1868e9a96952d100>:
 8001d08:      	push	{r4, r5, r6, r7, lr}
 8001d0a:      	add	r7, sp, #0xc
 8001d0c:      	push.w	{r8, r9, r10, r11}
 8001d10:      	sub	sp, #0x34
 8001d12:      	mov	r4, r2
 8001d14:      	movs	r2, #0x3
 8001d16:      	ldr.w	r11, [r4, #0x8]
 8001d1a:      	strb.w	r2, [sp, #0x30]
 8001d1e:      	movs	r2, #0x20
 8001d20:      	str	r2, [sp, #0x14]
 8001d22:      	movs	r2, #0x0
 8001d24:      	cmp.w	r11, #0x0
 8001d28:      	str	r2, [sp, #0x10]
 8001d2a:      	str	r1, [sp, #0x2c]
 8001d2c:      	str	r0, [sp, #0x28]
 8001d2e:      	str	r2, [sp, #0x20]
 8001d30:      	str	r2, [sp, #0x18]
 8001d32:      	beq	#0xe2 <core::fmt::write::h1868e9a96952d100+0x110>
 8001d34:      	ldr	r2, [r4, #0xc]
 8001d36:      	ldrd	r6, r10, [r4]
 8001d3a:      	cmp	r2, r10
 8001d3c:      	it	hi
 8001d3e:      	movhi	r2, r10
 8001d40:      	cmp	r2, #0x0
 8001d42:      	str	r6, [sp, #0xc]
 8001d44:      	beq.w	#0x12a <core::fmt::write::h1868e9a96952d100+0x16a>
 8001d48:      	strd	r10, r2, [sp, #4]
 8001d4c:      	ldrd	r3, r2, [r6]
 8001d50:      	ldr	r6, [r1, #0xc]
 8001d52:      	mov	r1, r3
 8001d54:      	blx	r6
 8001d56:      	cmp	r0, #0x0
 8001d58:      	bne.w	#0x142 <core::fmt::write::h1868e9a96952d100+0x196>
 8001d5c:      	ldr	r0, [sp, #0x8]
 8001d5e:      	movs	r5, #0x0
 8001d60:      	ldr.w	r9, [r4, #0x10]
 8001d64:      	mov.w	r8, #0x10
 8001d68:      	sub.w	r10, r0, #0x1
 8001d6c:      	add.w	r1, r11, r5, lsl #2
 8001d70:      	ldrd	r3, r2, [r1, #20]
 8001d74:      	ldrd	r0, r4, [r1, #4]
 8001d78:      	ldrb	r6, [r1, #0x1c]
 8001d7a:      	str	r0, [sp, #0x14]
 8001d7c:      	add.w	r0, r11, r8
 8001d80:      	strb.w	r6, [sp, #0x30]
 8001d84:      	str	r4, [sp, #0x10]
 8001d86:      	cbz	r3, #0x1a
 8001d88:      	cmp	r3, #0x2
 8001d8a:      	beq	#0x1a <core::fmt::write::h1868e9a96952d100+0xa0>
 8001d8c:      	add.w	r3, r9, r2, lsl #3
 8001d90:      	movw	r6, #0x1ba7
 8001d94:      	movt	r6, #0x800
 8001d98:      	ldr	r3, [r3, #0x4]
 8001d9a:      	cmp	r3, r6
 8001d9c:      	bne	#0x8 <core::fmt::write::h1868e9a96952d100+0xa0>
 8001d9e:      	ldr.w	r2, [r9, r2, lsl #3]
 8001da2:      	ldr	r2, [r2]
 8001da4:      	movs	r4, #0x1
 8001da6:      	b	#0x0 <core::fmt::write::h1868e9a96952d100+0xa2>
 8001da8:      	movs	r4, #0x0
 8001daa:      	ldr.w	r3, [r11, r8]
 8001dae:      	strd	r4, r2, [sp, #24]
 8001db2:      	ldr	r1, [r1, #0xc]
 8001db4:      	cbz	r1, #0x1a
 8001db6:      	cmp	r1, #0x2
 8001db8:      	beq	#0x1a <core::fmt::write::h1868e9a96952d100+0xce>
 8001dba:      	add.w	r1, r9, r3, lsl #3
 8001dbe:      	movw	r2, #0x1ba7
 8001dc2:      	movt	r2, #0x800
 8001dc6:      	ldr	r1, [r1, #0x4]
 8001dc8:      	cmp	r1, r2
 8001dca:      	bne	#0x8 <core::fmt::write::h1868e9a96952d100+0xce>
 8001dcc:      	ldr.w	r1, [r9, r3, lsl #3]
 8001dd0:      	ldr	r3, [r1]
 8001dd2:      	movs	r1, #0x1
 8001dd4:      	b	#0x0 <core::fmt::write::h1868e9a96952d100+0xd0>
 8001dd6:      	movs	r1, #0x0
 8001dd8:      	ldr	r2, [r0, #-16]
 8001ddc:      	str	r3, [sp, #0x24]
 8001dde:      	ldr.w	r0, [r9, r2, lsl #3]
 8001de2:      	add.w	r2, r9, r2, lsl #3
 8001de6:      	ldr	r2, [r2, #0x4]
 8001de8:      	str	r1, [sp, #0x20]
 8001dea:      	add	r1, sp, #0x10
 8001dec:      	blx	r2
 8001dee:      	cmp	r0, #0x0
 8001df0:      	bne	#0xaa <core::fmt::write::h1868e9a96952d100+0x196>
 8001df2:      	cmp.w	r10, #0x0
 8001df6:      	beq	#0xae <core::fmt::write::h1868e9a96952d100+0x1a0>
 8001df8:      	ldr	r1, [sp, #0xc]
 8001dfa:      	ldrd	r0, r3, [sp, #40]
 8001dfe:      	adds	r2, r1, r5
 8001e00:      	ldr	r3, [r3, #0xc]
 8001e02:      	ldrd	r1, r2, [r2, #8]
 8001e06:      	blx	r3
 8001e08:      	sub.w	r10, r10, #0x1
 8001e0c:      	add.w	r8, r8, #0x20
 8001e10:      	adds	r5, #0x8
 8001e12:      	cmp	r0, #0x0
 8001e14:      	beq	#-0xac <core::fmt::write::h1868e9a96952d100+0x64>
 8001e16:      	b	#0x84 <core::fmt::write::h1868e9a96952d100+0x196>
 8001e18:      	ldr.w	r9, [r4, #0x14]
 8001e1c:      	ldrd	r6, r10, [r4]
 8001e20:      	cmp	r9, r10
 8001e22:      	it	hi
 8001e24:      	movhi	r9, r10
 8001e26:      	cmp.w	r9, #0x0
 8001e2a:      	str	r6, [sp, #0xc]
 8001e2c:      	beq	#0x4c <core::fmt::write::h1868e9a96952d100+0x174>
 8001e2e:      	ldrd	r3, r2, [r6]
 8001e32:      	ldr	r6, [r1, #0xc]
 8001e34:      	ldr	r4, [r4, #0x10]
 8001e36:      	mov	r1, r3
 8001e38:      	blx	r6
 8001e3a:      	cbnz	r0, #0x60
 8001e3c:      	ldr	r0, [sp, #0xc]
 8001e3e:      	sub.w	r5, r9, #0x1
 8001e42:      	adds	r4, #0x4
 8001e44:      	add.w	r8, sp, #0x10
 8001e48:      	add.w	r6, r0, #0x8
 8001e4c:      	ldr	r0, [r4, #-4]
 8001e50:      	mov	r1, r8
 8001e52:      	ldr	r2, [r4]
 8001e54:      	blx	r2
 8001e56:      	cbnz	r0, #0x44
 8001e58:      	cbz	r5, #0x24
 8001e5a:      	ldrd	r0, r3, [sp, #40]
 8001e5e:      	ldrd	r1, r2, [r6]
 8001e62:      	ldr	r3, [r3, #0xc]
 8001e64:      	blx	r3
 8001e66:      	subs	r5, #0x1
 8001e68:      	adds	r6, #0x8
 8001e6a:      	adds	r4, #0x8
 8001e6c:      	cmp	r0, #0x0
 8001e6e:      	beq	#-0x26 <core::fmt::write::h1868e9a96952d100+0x144>
 8001e70:      	b	#0x2a <core::fmt::write::h1868e9a96952d100+0x196>
 8001e72:      	mov.w	r9, #0x0
 8001e76:      	cmp	r10, r9
 8001e78:      	bhi	#0x8 <core::fmt::write::h1868e9a96952d100+0x17c>
 8001e7a:      	b	#0x32 <core::fmt::write::h1868e9a96952d100+0x1a8>
 8001e7c:      	mov.w	r9, #0x0
 8001e80:      	cmp	r10, r9
 8001e82:      	bls	#0x2a <core::fmt::write::h1868e9a96952d100+0x1a8>
 8001e84:      	ldr	r2, [sp, #0xc]
 8001e86:      	mov	r1, r9
 8001e88:      	ldrd	r0, r3, [sp, #40]
 8001e8c:      	mov	r6, r9
 8001e8e:      	ldr	r3, [r3, #0xc]
 8001e90:      	ldr.w	r1, [r2, r1, lsl #3]
 8001e94:      	add.w	r2, r2, r9, lsl #3
 8001e98:      	ldr	r2, [r2, #0x4]
 8001e9a:      	blx	r3
 8001e9c:      	cbz	r0, #0x10
 8001e9e:      	movs	r0, #0x1
 8001ea0:      	add	sp, #0x34
 8001ea2:      	pop.w	{r8, r9, r10, r11}
 8001ea6:      	pop	{r4, r5, r6, r7, pc}
 8001ea8:      	ldrd	r10, r9, [sp, #4]
 8001eac:      	cmp	r10, r9
 8001eae:      	bhi	#-0x2e <core::fmt::write::h1868e9a96952d100+0x17c>
 8001eb0:      	movs	r0, #0x0
 8001eb2:      	add	sp, #0x34
 8001eb4:      	pop.w	{r8, r9, r10, r11}
 8001eb8:      	pop	{r4, r5, r6, r7, pc}
 8001eba:      	bmi	#-0x58 <core::fmt::write::h1868e9a96952d100+0x15e>

08001ebc <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8>:
 8001ebc:      	push	{r4, r5, r6, r7, lr}
 8001ebe:      	add	r7, sp, #0xc
 8001ec0:      	push.w	{r8, r9, r10, r11}
 8001ec4:      	sub	sp, #0xc
 8001ec6:      	ldrd	r6, r4, [r7, #8]
 8001eca:      	mov	r10, r3
 8001ecc:      	mov	r11, r0
 8001ece:      	cbz	r1, #0x38
 8001ed0:      	ldr.w	lr, [r11]
 8001ed4:      	movs	r1, #0x2b
 8001ed6:      	ands	r0, lr, #0x1
 8001eda:      	it	eq
 8001edc:      	moveq.w	r1, #0x110000
 8001ee0:      	add.w	r8, r0, r4
 8001ee4:      	lsls.w	r0, lr, #0x1d
 8001ee8:      	bpl	#0x2e <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x5e>
 8001eea:      	cmp.w	r10, #0x0
 8001eee:      	beq	#0x48 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x7e>
 8001ef0:      	sub.w	r0, r10, #0x1
 8001ef4:      	and	r12, r10, #0x3
 8001ef8:      	cmp	r0, #0x3
 8001efa:      	bhs	#0x42 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x84>
 8001efc:      	mov.w	r9, #0x0
 8001f00:      	mov	r3, r2
 8001f02:      	cmp.w	r12, #0x0
 8001f06:      	bne	#0x96 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0xe4>
 8001f08:      	b	#0xca <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x11a>
 8001f0a:      	ldr.w	lr, [r11]
 8001f0e:      	add.w	r8, r4, #0x1
 8001f12:      	movs	r1, #0x2d
 8001f14:      	lsls.w	r0, lr, #0x1d
 8001f18:      	bmi	#-0x32 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x2e>
 8001f1a:      	movs	r2, #0x0
 8001f1c:      	mov.w	r10, #0x0
 8001f20:      	ldr.w	r0, [r11, #0x8]
 8001f24:      	cmp	r0, #0x1
 8001f26:      	beq	#0xb6 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x124>
 8001f28:      	mov	r0, r11
 8001f2a:      	mov	r3, r10
 8001f2c:      	bl	#0x232
 8001f30:      	cmp	r0, #0x0
 8001f32:      	beq.w	#0xec <$t.225+0x16>
 8001f36:      	movs	r5, #0x1
 8001f38:      	b	#0x122 <$t.225+0x52>
 8001f3a:      	mov.w	r9, #0x0
 8001f3e:      	b	#0x94 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x11a>
 8001f40:      	str	r1, [sp, #0x8]
 8001f42:      	bic	r1, r10, #0x3
 8001f46:      	rsbs	r5, r1, #0
 8001f48:      	mov.w	r9, #0x0
 8001f4c:      	mov	r1, r2
 8001f4e:      	mov	r3, r2
 8001f50:      	strd	r4, r6, [sp]
 8001f54:      	ldrb	r2, [r3]
 8001f56:      	ldrb	r6, [r3, #0x1]
 8001f58:      	ldrb	r0, [r3, #0x2]
 8001f5a:      	and	r2, r2, #0xc0
 8001f5e:      	ldrb	r4, [r3, #0x3]
 8001f60:      	cmp	r2, #0x80
 8001f62:      	and	r2, r6, #0xc0
 8001f66:      	it	ne
 8001f68:      	addne.w	r9, r9, #0x1
 8001f6c:      	cmp	r2, #0x80
 8001f6e:      	and	r0, r0, #0xc0
 8001f72:      	it	ne
 8001f74:      	addne.w	r9, r9, #0x1
 8001f78:      	cmp	r0, #0x80
 8001f7a:      	and	r0, r4, #0xc0
 8001f7e:      	it	ne
 8001f80:      	addne.w	r9, r9, #0x1
 8001f84:      	cmp	r0, #0x80
 8001f86:      	it	ne
 8001f88:      	addne.w	r9, r9, #0x1
 8001f8c:      	adds	r3, #0x4
 8001f8e:      	adds	r5, #0x4
 8001f90:      	bne	#-0x40 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x98>
 8001f92:      	mov	r2, r1
 8001f94:      	ldrd	r4, r6, [sp]
 8001f98:      	ldr	r1, [sp, #0x8]
 8001f9a:      	cmp.w	r12, #0x0
 8001f9e:      	beq	#0x34 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x11a>
 8001fa0:      	ldrb	r0, [r3]
 8001fa2:      	and	r0, r0, #0xc0
 8001fa6:      	cmp	r0, #0x80
 8001fa8:      	it	ne
 8001faa:      	addne.w	r9, r9, #0x1
 8001fae:      	cmp.w	r12, #0x1
 8001fb2:      	beq	#0x20 <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x11a>
 8001fb4:      	ldrb	r0, [r3, #0x1]
 8001fb6:      	and	r0, r0, #0xc0
 8001fba:      	cmp	r0, #0x80
 8001fbc:      	it	ne
 8001fbe:      	addne.w	r9, r9, #0x1
 8001fc2:      	cmp.w	r12, #0x2
 8001fc6:      	beq	#0xc <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x11a>
 8001fc8:      	ldrb	r0, [r3, #0x2]
 8001fca:      	and	r0, r0, #0xc0
 8001fce:      	cmp	r0, #0x80
 8001fd0:      	it	ne
 8001fd2:      	addne.w	r9, r9, #0x1
 8001fd6:      	add	r8, r9
 8001fd8:      	ldr.w	r0, [r11, #0x8]
 8001fdc:      	cmp	r0, #0x1
 8001fde:      	bne	#-0xba <core::fmt::Formatter::pad_integral::h0f46c90e51306ba8+0x6c>
 8001fe0:      	ldr.w	r9, [r11, #0xc]
 8001fe4:      	cmp	r9, r8
 8001fe6:      	bls	#0x2a <$t.225+0x8>
 8001fe8:      	lsls.w	r0, lr, #0x1c
 8001fec:      	bmi	#0x4c <$t.225+0x30>
 8001fee:      	str	r2, [sp, #0x4]
 8001ff0:      	sub.w	r0, r9, r8
 8001ff4:      	ldrb.w	r2, [r11, #0x20]
 8001ff8:      	movs	r5, #0x0
 8001ffa:      	mov	r9, r0
 8001ffc:      	cmp	r2, #0x3
 8001ffe:      	it	eq
 8002000:      	moveq	r2, #0x1
 8002002:      	str	r1, [sp, #0x8]
 8002004:      	tbb	[pc, r2]

08002008 <$d.224>:
 8002008:	45 02 41 02	.word	0x02410245

0800200c <$t.225>:
 800200c:      	mov.w	r9, #0x0
 8002010:      	mov	r5, r0
 8002012:      	b	#0x7c <$t.227+0xe>
 8002014:      	mov	r0, r11
 8002016:      	mov	r3, r10
 8002018:      	bl	#0x146
 800201c:      	cmp	r0, #0x0
 800201e:      	bne.w	#0xf4 <$t.227+0x92>
 8002022:      	ldr.w	r1, [r11, #0x1c]
 8002026:      	mov	r2, r4
 8002028:      	ldr.w	r0, [r11, #0x18]
 800202c:      	ldr	r3, [r1, #0xc]
 800202e:      	mov	r1, r6
 8002030:      	add	sp, #0xc
 8002032:      	pop.w	{r8, r9, r10, r11}
 8002036:      	pop.w	{r4, r5, r6, r7, lr}
 800203a:      	bx	r3
 800203c:      	ldr.w	r0, [r11, #0x4]
 8002040:      	movs	r5, #0x1
 8002042:      	str	r0, [sp, #0x8]
 8002044:      	movs	r0, #0x30
 8002046:      	ldrb.w	r3, [r11, #0x20]
 800204a:      	str	r3, [sp, #0x4]
 800204c:      	mov	r3, r10
 800204e:      	str.w	r0, [r11, #0x4]
 8002052:      	mov	r0, r11
 8002054:      	strb.w	r5, [r11, #0x20]
 8002058:      	bl	#0x106
 800205c:      	cbz	r0, #0x8
 800205e:      	mov	r0, r5
 8002060:      	add	sp, #0xc
 8002062:      	pop.w	{r8, r9, r10, r11}
 8002066:      	pop	{r4, r5, r6, r7, pc}
 8002068:      	ldrb.w	r2, [r11, #0x20]
 800206c:      	sub.w	r1, r9, r8
 8002070:      	movs	r0, #0x0
 8002072:      	mov	r9, r6
 8002074:      	cmp	r2, #0x3
 8002076:      	it	eq
 8002078:      	moveq	r2, #0x1
 800207a:      	mov	r5, r1
 800207c:      	tbb	[pc, r2]

08002080 <$d.226>:
 8002080:	36 02 33 02	.word	0x02330236

08002084 <$t.227>:
 8002084:      	movs	r5, #0x0
 8002086:      	mov	r0, r1
 8002088:      	b	#0x60 <$t.227+0x68>
 800208a:      	adds	r1, r0, #0x1
 800208c:      	lsrs	r5, r0, #0x1
 800208e:      	lsr.w	r9, r1, #0x1
 8002092:      	adds	r5, #0x1
 8002094:      	subs	r5, #0x1
 8002096:      	beq	#0x10 <$t.227+0x26>
 8002098:      	ldrd	r0, r2, [r11, #24]
 800209c:      	ldr.w	r1, [r11, #0x4]
 80020a0:      	ldr	r2, [r2, #0x10]
 80020a2:      	blx	r2
 80020a4:      	cmp	r0, #0x0
 80020a6:      	beq	#-0x16 <$t.227+0x10>
 80020a8:      	b	#0x6a <$t.227+0x92>
 80020aa:      	ldrd	r2, r1, [sp, #4]
 80020ae:      	mov	r0, r11
 80020b0:      	mov	r3, r10
 80020b2:      	ldr.w	r8, [r11, #0x4]
 80020b6:      	bl	#0xa8
 80020ba:      	cbnz	r0, #0x58
 80020bc:      	ldrd	r0, r1, [r11, #24]
 80020c0:      	mov	r2, r4
 80020c2:      	ldr	r3, [r1, #0xc]
 80020c4:      	mov	r1, r6
 80020c6:      	blx	r3
 80020c8:      	cbnz	r0, #0x4a
 80020ca:      	ldrd	r10, r4, [r11, #24]
 80020ce:      	add.w	r6, r9, #0x1
 80020d2:      	movs	r5, #0x1
 80020d4:      	subs	r6, #0x1
 80020d6:      	beq	#0x64 <$t.227+0xba>
 80020d8:      	ldr	r2, [r4, #0x10]
 80020da:      	mov	r0, r10
 80020dc:      	mov	r1, r8
 80020de:      	blx	r2
 80020e0:      	cmp	r0, #0x0
 80020e2:      	beq	#-0x12 <$t.227+0x50>
 80020e4:      	b	#-0x8a <$t.225+0x52>
 80020e6:      	lsrs	r0, r1, #0x1
 80020e8:      	adds	r1, #0x1
 80020ea:      	lsrs	r5, r1, #0x1
 80020ec:      	adds	r6, r0, #0x1
 80020ee:      	subs	r6, #0x1
 80020f0:      	beq	#0x10 <$t.227+0x80>
 80020f2:      	ldrd	r0, r2, [r11, #24]
 80020f6:      	ldr.w	r1, [r11, #0x4]
 80020fa:      	ldr	r2, [r2, #0x10]
 80020fc:      	blx	r2
 80020fe:      	cmp	r0, #0x0
 8002100:      	beq	#-0x16 <$t.227+0x6a>
 8002102:      	b	#0x10 <$t.227+0x92>
 8002104:      	ldrd	r0, r1, [r11, #24]
 8002108:      	mov	r2, r4
 800210a:      	ldr	r3, [r1, #0xc]
 800210c:      	mov	r1, r9
 800210e:      	ldr.w	r8, [r11, #0x4]
 8002112:      	blx	r3
 8002114:      	cbz	r0, #0xa
 8002116:      	movs	r5, #0x1
 8002118:      	mov	r0, r5
 800211a:      	add	sp, #0xc
 800211c:      	pop.w	{r8, r9, r10, r11}
 8002120:      	pop	{r4, r5, r6, r7, pc}
 8002122:      	ldrd	r9, r10, [r11, #24]
 8002126:      	adds	r6, r5, #0x1
 8002128:      	movs	r5, #0x1
 800212a:      	subs	r6, #0x1
 800212c:      	beq	#0x1a <$t.227+0xc6>
 800212e:      	ldr.w	r2, [r10, #0x10]
 8002132:      	mov	r0, r9
 8002134:      	mov	r1, r8
 8002136:      	blx	r2
 8002138:      	cmp	r0, #0x0
 800213a:      	beq	#-0x14 <$t.227+0xa6>
 800213c:      	b	#-0xe2 <$t.225+0x52>
 800213e:      	movs	r5, #0x0
 8002140:      	mov	r0, r5
 8002142:      	add	sp, #0xc
 8002144:      	pop.w	{r8, r9, r10, r11}
 8002148:      	pop	{r4, r5, r6, r7, pc}
 800214a:      	ldr	r0, [sp, #0x4]
 800214c:      	movs	r5, #0x0
 800214e:      	strb.w	r0, [r11, #0x20]
 8002152:      	ldr	r0, [sp, #0x8]
 8002154:      	str.w	r0, [r11, #0x4]
 8002158:      	mov	r0, r5
 800215a:      	add	sp, #0xc
 800215c:      	pop.w	{r8, r9, r10, r11}
 8002160:      	pop	{r4, r5, r6, r7, pc}

08002162 <core::fmt::Formatter::pad_integral::write_prefix::h7715f7681b656e69>:
 8002162:      	push	{r4, r5, r6, r7, lr}
 8002164:      	add	r7, sp, #0xc
 8002166:      	str	r11, [sp, #-4]!
 800216a:      	mov	r4, r3
 800216c:      	mov	r5, r2
 800216e:      	mov	r6, r0
 8002170:      	cmp.w	r1, #0x110000
 8002174:      	beq	#0x10 <core::fmt::Formatter::pad_integral::write_prefix::h7715f7681b656e69+0x26>
 8002176:      	ldrd	r0, r2, [r6, #24]
 800217a:      	ldr	r2, [r2, #0x10]
 800217c:      	blx	r2
 800217e:      	cbz	r0, #0x6
 8002180:      	movs	r0, #0x1
 8002182:      	ldr	r11, [sp], #4
 8002186:      	pop	{r4, r5, r6, r7, pc}
 8002188:      	cbz	r5, #0x12
 800218a:      	ldrd	r0, r1, [r6, #24]
 800218e:      	mov	r2, r4
 8002190:      	ldr	r3, [r1, #0xc]
 8002192:      	mov	r1, r5
 8002194:      	ldr	r11, [sp], #4
 8002198:      	pop.w	{r4, r5, r6, r7, lr}
 800219c:      	bx	r3
 800219e:      	movs	r0, #0x0
 80021a0:      	ldr	r11, [sp], #4
 80021a4:      	pop	{r4, r5, r6, r7, pc}
 80021a6:      	bmi	#-0x58 <$t.227+0xce>

080021a8 <core::fmt::Formatter::pad::hc1300ad2e8b96f96>:
 80021a8:      	push	{r4, r5, r6, r7, lr}
 80021aa:      	add	r7, sp, #0xc
 80021ac:      	push.w	{r8, r9, r10, r11}
 80021b0:      	sub	sp, #0x4
 80021b2:      	ldr.w	lr, [r0, #0x8]
 80021b6:      	mov	r11, r0
 80021b8:      	ldr	r0, [r0, #0x10]
 80021ba:      	mov	r9, r2
 80021bc:      	mov	r4, r1
 80021be:      	cmp.w	lr, #0x1
 80021c2:      	bne	#0x26 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x44>
 80021c4:      	cmp	r0, #0x1
 80021c6:      	beq	#0x28 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x4a>
 80021c8:      	cmp.w	r9, #0x0
 80021cc:      	beq.w	#0x23c <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x264>
 80021d0:      	sub.w	lr, r9, #0x1
 80021d4:      	and	r12, r9, #0x3
 80021d8:      	cmp.w	lr, #0x3
 80021dc:      	bhs	#0xd4 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x10c>
 80021de:      	movs	r3, #0x0
 80021e0:      	mov	r1, r4
 80021e2:      	cmp.w	r12, #0x0
 80021e6:      	bne.w	#0x114 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x156>
 80021ea:      	b	#0x140 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x186>
 80021ec:      	cmp	r0, #0x1
 80021ee:      	bne.w	#0x24a <$t.231+0x8>
 80021f2:      	ldr.w	r3, [r11, #0x14]
 80021f6:      	add.w	r5, r4, r9
 80021fa:      	movs	r2, #0x0
 80021fc:      	mov	r6, r4
 80021fe:      	str	r4, [sp]
 8002200:      	cbnz	r3, #0x4a
 8002202:      	cmp	r5, r6
 8002204:      	beq	#0x9e <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xfe>
 8002206:      	mov	r1, r6
 8002208:      	ldr	r4, [sp]
 800220a:      	ldrsb	r0, [r1], #1
 800220e:      	cmp.w	r0, #0xffffffff
 8002212:      	ble.w	#0x134 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x1a2>
 8002216:      	cmp	r2, #0x0
 8002218:      	it	ne
 800221a:      	cmpne	r2, r9
 800221c:      	bne.w	#0x1c0 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x238>
 8002220:      	mov	r0, r4
 8002222:      	b	#0x1cc <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x24a>
 8002224:      	ldrb	r6, [r1], #1
 8002228:      	and	r8, r6, #0x3f
 800222c:      	mov	r6, r1
 800222e:      	mov.w	r1, #0x1c0000
 8002232:      	and.w	r0, r1, r0, lsl #18
 8002236:      	orr.w	r0, r0, r10, lsl #12
 800223a:      	orr.w	r0, r0, r12, lsl #6
 800223e:      	add	r0, r8
 8002240:      	cmp.w	r0, #0x110000
 8002244:      	beq	#0x5e <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xfe>
 8002246:      	subs	r0, r6, r4
 8002248:      	subs	r3, #0x1
 800224a:      	add	r2, r0
 800224c:      	beq	#-0x4e <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x5a>
 800224e:      	cmp	r5, r6
 8002250:      	beq	#0x52 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xfe>
 8002252:      	mov	r4, r6
 8002254:      	ldrsb	r0, [r6], #1
 8002258:      	cmp.w	r0, #0xffffffff
 800225c:      	bgt	#-0x1a <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x9e>
 800225e:      	uxtb	r0, r0
 8002260:      	cmp	r6, r5
 8002262:      	beq	#0xe <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xcc>
 8002264:      	ldrb	r1, [r4, #0x1]
 8002266:      	adds	r6, r4, #0x2
 8002268:      	and	r10, r1, #0x3f
 800226c:      	mov	r1, r6
 800226e:      	cmp	r0, #0xe0
 8002270:      	blo	#-0x2e <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x9e>
 8002272:      	b	#0x8 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xd6>
 8002274:      	mov.w	r10, #0x0
 8002278:      	mov	r1, r5
 800227a:      	cmp	r0, #0xe0
 800227c:      	blo	#-0x3a <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x9e>
 800227e:      	cmp	r1, r5
 8002280:      	beq	#0xe <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xea>
 8002282:      	ldrb	r6, [r1], #1
 8002286:      	and	r12, r6, #0x3f
 800228a:      	mov	r6, r1
 800228c:      	cmp	r0, #0xf0
 800228e:      	blo	#-0x4c <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x9e>
 8002290:      	b	#0x8 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0xf4>
 8002292:      	mov.w	r12, #0x0
 8002296:      	mov	r1, r5
 8002298:      	cmp	r0, #0xf0
 800229a:      	blo	#-0x58 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x9e>
 800229c:      	cmp	r1, r5
 800229e:      	bne	#-0x7e <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x7c>
 80022a0:      	mov.w	r8, #0x0
 80022a4:      	b	#-0x7a <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x86>
 80022a6:      	mov	r2, r9
 80022a8:      	ldr	r4, [sp]
 80022aa:      	cmp.w	lr, #0x1
 80022ae:      	bne.w	#0x24a <$t.231+0xc8>
 80022b2:      	b	#0x14c <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x25a>
 80022b4:      	bic	r1, r9, #0x3
 80022b8:      	movs	r3, #0x0
 80022ba:      	rsbs	r6, r1, #0
 80022bc:      	mov	r8, r4
 80022be:      	mov	r1, r4
 80022c0:      	ldrb	r5, [r1]
 80022c2:      	ldrb	r4, [r1, #0x1]
 80022c4:      	ldrb	r0, [r1, #0x2]
 80022c6:      	and	r5, r5, #0xc0
 80022ca:      	ldrb	r2, [r1, #0x3]
 80022cc:      	cmp	r5, #0x80
 80022ce:      	and	r4, r4, #0xc0
 80022d2:      	it	ne
 80022d4:      	addne	r3, #0x1
 80022d6:      	cmp	r4, #0x80
 80022d8:      	and	r0, r0, #0xc0
 80022dc:      	it	ne
 80022de:      	addne	r3, #0x1
 80022e0:      	cmp	r0, #0x80
 80022e2:      	and	r0, r2, #0xc0
 80022e6:      	it	ne
 80022e8:      	addne	r3, #0x1
 80022ea:      	cmp	r0, #0x80
 80022ec:      	it	ne
 80022ee:      	addne	r3, #0x1
 80022f0:      	adds	r1, #0x4
 80022f2:      	adds	r6, #0x4
 80022f4:      	bne	#-0x38 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x118>
 80022f6:      	mov	r4, r8
 80022f8:      	cmp.w	r12, #0x0
 80022fc:      	beq	#0x2e <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x186>
 80022fe:      	ldrb	r0, [r1]
 8002300:      	and	r0, r0, #0xc0
 8002304:      	cmp	r0, #0x80
 8002306:      	it	ne
 8002308:      	addne	r3, #0x1
 800230a:      	cmp.w	r12, #0x1
 800230e:      	beq	#0x1c <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x186>
 8002310:      	ldrb	r0, [r1, #0x1]
 8002312:      	and	r0, r0, #0xc0
 8002316:      	cmp	r0, #0x80
 8002318:      	it	ne
 800231a:      	addne	r3, #0x1
 800231c:      	cmp.w	r12, #0x2
 8002320:      	beq	#0xa <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x186>
 8002322:      	ldrb	r0, [r1, #0x2]
 8002324:      	and	r0, r0, #0xc0
 8002328:      	cmp	r0, #0x80
 800232a:      	it	ne
 800232c:      	addne	r3, #0x1
 800232e:      	ldr.w	r8, [r11, #0xc]
 8002332:      	cmp	r3, r8
 8002334:      	bhs.w	#0x104 <$t.231+0x8>
 8002338:      	cmp.w	lr, #0x3
 800233c:      	bhs	#0x24 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x1bc>
 800233e:      	movs	r2, #0x0
 8002340:      	mov	r3, r4
 8002342:      	cmp.w	r12, #0x0
 8002346:      	bne	#0x64 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x206>
 8002348:      	b	#0xcc <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x270>
 800234a:      	uxtb	r0, r0
 800234c:      	cmp	r1, r5
 800234e:      	beq.w	#0x154 <$t.231+0x72>
 8002352:      	ldrb	r3, [r6, #0x1]
 8002354:      	adds	r1, r6, #0x2
 8002356:      	and	r3, r3, #0x3f
 800235a:      	lsls	r3, r3, #0x6
 800235c:      	cmp	r0, #0xe0
 800235e:      	bhs.w	#0x14e <$t.231+0x7c>
 8002362:      	b	#-0x150 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x6e>
 8002364:      	bic	r0, r9, #0x3
 8002368:      	movs	r2, #0x0
 800236a:      	rsbs	r6, r0, #0
 800236c:      	mov	lr, r4
 800236e:      	mov	r3, r4
 8002370:      	ldrb	r0, [r3]
 8002372:      	ldrb	r5, [r3, #0x1]
 8002374:      	and	r0, r0, #0xc0
 8002378:      	ldrb	r4, [r3, #0x2]
 800237a:      	ldrb	r1, [r3, #0x3]
 800237c:      	cmp	r0, #0x80
 800237e:      	and	r0, r5, #0xc0
 8002382:      	it	ne
 8002384:      	addne	r2, #0x1
 8002386:      	cmp	r0, #0x80
 8002388:      	and	r0, r4, #0xc0
 800238c:      	it	ne
 800238e:      	addne	r2, #0x1
 8002390:      	cmp	r0, #0x80
 8002392:      	and	r0, r1, #0xc0
 8002396:      	it	ne
 8002398:      	addne	r2, #0x1
 800239a:      	cmp	r0, #0x80
 800239c:      	it	ne
 800239e:      	addne	r2, #0x1
 80023a0:      	adds	r3, #0x4
 80023a2:      	adds	r6, #0x4
 80023a4:      	bne	#-0x38 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x1c8>
 80023a6:      	mov	r4, lr
 80023a8:      	cmp.w	r12, #0x0
 80023ac:      	beq	#0x68 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x270>
 80023ae:      	ldrb	r0, [r3]
 80023b0:      	and	r0, r0, #0xc0
 80023b4:      	cmp	r0, #0x80
 80023b6:      	it	ne
 80023b8:      	addne	r2, #0x1
 80023ba:      	cmp.w	r12, #0x1
 80023be:      	beq	#0x56 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x270>
 80023c0:      	ldrb	r0, [r3, #0x1]
 80023c2:      	and	r0, r0, #0xc0
 80023c6:      	cmp	r0, #0x80
 80023c8:      	it	ne
 80023ca:      	addne	r2, #0x1
 80023cc:      	cmp.w	r12, #0x2
 80023d0:      	beq	#0x44 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x270>
 80023d2:      	ldrb	r0, [r3, #0x2]
 80023d4:      	and	r0, r0, #0xc0
 80023d8:      	cmp	r0, #0x80
 80023da:      	it	ne
 80023dc:      	addne	r2, #0x1
 80023de:      	b	#0x36 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x270>
 80023e0:      	cmp	r2, r9
 80023e2:      	bhs	#0x8 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x246>
 80023e4:      	ldrsb	r0, [r4, r2]
 80023e6:      	cmn.w	r0, #0x40
 80023ea:      	bge.w	#-0x1ce <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x78>
 80023ee:      	movs	r0, #0x0
 80023f0:      	movs	r2, #0x0
 80023f2:      	cmp	r0, #0x0
 80023f4:      	ite	eq
 80023f6:      	moveq	r2, r9
 80023f8:      	movne	r4, r0
 80023fa:      	cmp.w	lr, #0x1
 80023fe:      	bne.w	#0xfa <$t.231+0xc8>
 8002402:      	mov	r9, r2
 8002404:      	cmp.w	r9, #0x0
 8002408:      	bne.w	#-0x23c <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x28>
 800240c:      	ldr.w	r8, [r11, #0xc]
 8002410:      	cmp.w	r8, #0x0
 8002414:      	beq	#0x24 <$t.231+0x8>
 8002416:      	movs	r2, #0x0
 8002418:      	ldrb.w	r0, [r11, #0x20]
 800241c:      	sub.w	r1, r8, r2
 8002420:      	mov	r5, r4
 8002422:      	subs	r3, r0, #0x3
 8002424:      	mov	r10, r1
 8002426:      	it	ne
 8002428:      	movne	r3, r0
 800242a:      	movs	r0, #0x0
 800242c:      	tbb	[pc, r3]

08002430 <$d.230>:
 8002430:	10 02 0c 02	.word	0x020c0210

08002434 <$t.231>:
 8002434:      	mov.w	r10, #0x0
 8002438:      	mov	r0, r1
 800243a:      	b	#0x12 <$t.231+0x1c>
 800243c:      	ldr.w	r1, [r11, #0x1c]
 8002440:      	mov	r2, r9
 8002442:      	ldr.w	r0, [r11, #0x18]
 8002446:      	b	#0xb6 <$t.231+0xcc>
 8002448:      	lsrs	r0, r1, #0x1
 800244a:      	adds	r1, #0x1
 800244c:      	lsr.w	r10, r1, #0x1
 8002450:      	adds	r4, r0, #0x1
 8002452:      	subs	r4, #0x1
 8002454:      	beq	#0x10 <$t.231+0x34>
 8002456:      	ldrd	r0, r2, [r11, #24]
 800245a:      	ldr.w	r1, [r11, #0x4]
 800245e:      	ldr	r2, [r2, #0x10]
 8002460:      	blx	r2
 8002462:      	cmp	r0, #0x0
 8002464:      	beq	#-0x16 <$t.231+0x1e>
 8002466:      	b	#0x28 <$t.231+0x5e>
 8002468:      	ldrd	r0, r1, [r11, #24]
 800246c:      	mov	r2, r9
 800246e:      	ldr	r3, [r1, #0xc]
 8002470:      	mov	r1, r5
 8002472:      	ldr.w	r8, [r11, #0x4]
 8002476:      	blx	r3
 8002478:      	cbnz	r0, #0x16
 800247a:      	ldrd	r6, r5, [r11, #24]
 800247e:      	add.w	r4, r10, #0x1
 8002482:      	subs	r4, #0x1
 8002484:      	beq	#0x14 <$t.231+0x68>
 8002486:      	ldr	r2, [r5, #0x10]
 8002488:      	mov	r0, r6
 800248a:      	mov	r1, r8
 800248c:      	blx	r2
 800248e:      	cmp	r0, #0x0
 8002490:      	beq	#-0x12 <$t.231+0x4e>
 8002492:      	movs	r0, #0x1
 8002494:      	add	sp, #0x4
 8002496:      	pop.w	{r8, r9, r10, r11}
 800249a:      	pop	{r4, r5, r6, r7, pc}
 800249c:      	movs	r0, #0x0
 800249e:      	add	sp, #0x4
 80024a0:      	pop.w	{r8, r9, r10, r11}
 80024a4:      	pop	{r4, r5, r6, r7, pc}
 80024a6:      	movs	r3, #0x0
 80024a8:      	mov	r1, r5
 80024aa:      	cmp	r0, #0xe0
 80024ac:      	blo.w	#-0x29a <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x6e>
 80024b0:      	cmp	r1, r5
 80024b2:      	beq	#0xe <$t.231+0x90>
 80024b4:      	ldrb	r6, [r1], #1
 80024b8:      	and	r6, r6, #0x3f
 80024bc:      	cmp	r0, #0xf0
 80024be:      	blo.w	#-0x2ac <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x6e>
 80024c2:      	b	#0x8 <$t.231+0x9a>
 80024c4:      	movs	r6, #0x0
 80024c6:      	mov	r1, r5
 80024c8:      	cmp	r0, #0xf0
 80024ca:      	blo.w	#-0x2b8 <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x6e>
 80024ce:      	orrs	r3, r6
 80024d0:      	mov.w	r6, #0x1c0000
 80024d4:      	and.w	r0, r6, r0, lsl #18
 80024d8:      	cmp	r1, r5
 80024da:      	orr.w	r0, r0, r3, lsl #6
 80024de:      	itte	ne
 80024e0:      	ldrbne	r1, [r1]
 80024e2:      	andne	r1, r1, #0x3f
 80024e6:      	moveq	r1, #0x0
 80024e8:      	add	r0, r1
 80024ea:      	cmp.w	r0, #0x110000
 80024ee:      	bne.w	#-0x2dc <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x6e>
 80024f2:      	mov	r2, r9
 80024f4:      	cmp.w	lr, #0x1
 80024f8:      	beq.w	#-0xfa <core::fmt::Formatter::pad::hc1300ad2e8b96f96+0x25a>
 80024fc:      	ldrd	r0, r1, [r11, #24]
 8002500:      	ldr	r3, [r1, #0xc]
 8002502:      	mov	r1, r4
 8002504:      	add	sp, #0x4
 8002506:      	pop.w	{r8, r9, r10, r11}
 800250a:      	pop.w	{r4, r5, r6, r7, lr}
 800250e:      	bx	r3

08002510 <core::slice::index::slice_start_index_len_fail::hd0e6a5910dacdb34>:
 8002510:      	push	{r7, lr}
 8002512:      	mov	r7, sp
 8002514:      	sub	sp, #0x30
 8002516:      	strd	r0, r1, [sp]
 800251a:      	add	r1, sp, #0x20
 800251c:      	movs	r0, #0x2
 800251e:      	str	r1, [sp, #0x18]
 8002520:      	movs	r1, #0x0
 8002522:      	str	r0, [sp, #0x1c]
 8002524:      	str	r1, [sp, #0x14]
 8002526:      	strd	r0, r1, [sp, #12]
 800252a:      	movw	r0, #0x3a00
 800252e:      	movt	r0, #0x800
 8002532:      	add	r1, sp, #0x4
 8002534:      	str	r0, [sp, #0x8]
 8002536:      	movw	r0, #0x26a9
 800253a:      	movt	r0, #0x800
 800253e:      	str	r0, [sp, #0x2c]
 8002540:      	strd	r0, r1, [sp, #36]
 8002544:      	mov	r0, sp
 8002546:      	str	r0, [sp, #0x20]
 8002548:      	add	r0, sp, #0x8
 800254a:      	mov	r1, r2
 800254c:      	bl	#-0x86e
 8002550:      	trap

08002552 <core::slice::index::slice_end_index_len_fail::h3ef8cd4ea419f38e>:
 8002552:      	push	{r7, lr}
 8002554:      	mov	r7, sp
 8002556:      	sub	sp, #0x30
 8002558:      	strd	r0, r1, [sp]
 800255c:      	add	r1, sp, #0x20
 800255e:      	movs	r0, #0x2
 8002560:      	str	r1, [sp, #0x18]
 8002562:      	movs	r1, #0x0
 8002564:      	str	r0, [sp, #0x1c]
 8002566:      	str	r1, [sp, #0x14]
 8002568:      	strd	r0, r1, [sp, #12]
 800256c:      	movw	r0, #0x3a10
 8002570:      	movt	r0, #0x800
 8002574:      	add	r1, sp, #0x4
 8002576:      	str	r0, [sp, #0x8]
 8002578:      	movw	r0, #0x26a9
 800257c:      	movt	r0, #0x800
 8002580:      	str	r0, [sp, #0x2c]
 8002582:      	strd	r0, r1, [sp, #36]
 8002586:      	mov	r0, sp
 8002588:      	str	r0, [sp, #0x20]
 800258a:      	add	r0, sp, #0x8
 800258c:      	mov	r1, r2
 800258e:      	bl	#-0x8b0
 8002592:      	trap

08002594 <core::slice::index::slice_index_order_fail::h3ca6af8212d65e56>:
 8002594:      	push	{r7, lr}
 8002596:      	mov	r7, sp
 8002598:      	sub	sp, #0x30
 800259a:      	strd	r0, r1, [sp]
 800259e:      	add	r1, sp, #0x20
 80025a0:      	movs	r0, #0x2
 80025a2:      	str	r1, [sp, #0x18]
 80025a4:      	movs	r1, #0x0
 80025a6:      	str	r0, [sp, #0x1c]
 80025a8:      	str	r1, [sp, #0x14]
 80025aa:      	strd	r0, r1, [sp, #12]
 80025ae:      	movw	r0, #0x3a44
 80025b2:      	movt	r0, #0x800
 80025b6:      	add	r1, sp, #0x4
 80025b8:      	str	r0, [sp, #0x8]
 80025ba:      	movw	r0, #0x26a9
 80025be:      	movt	r0, #0x800
 80025c2:      	str	r0, [sp, #0x2c]
 80025c4:      	strd	r0, r1, [sp, #36]
 80025c8:      	mov	r0, sp
 80025ca:      	str	r0, [sp, #0x20]
 80025cc:      	add	r0, sp, #0x8
 80025ce:      	mov	r1, r2
 80025d0:      	bl	#-0x8f2
 80025d4:      	trap

080025d6 <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b>:
 80025d6:      	push	{r4, r5, r7, lr}
 80025d8:      	add	r7, sp, #0x8
 80025da:      	sub	sp, #0x88
 80025dc:      	ldr	r0, [r0]
 80025de:      	add.w	lr, sp, #0x8
 80025e2:      	mov	r12, r1
 80025e4:      	movs	r2, #0x81
 80025e6:      	movs	r1, #0x0
 80025e8:      	and	r3, r0, #0xf
 80025ec:      	add.w	r4, r3, #0x37
 80025f0:      	cmp	r3, #0xa
 80025f2:      	it	lo
 80025f4:      	addlo.w	r4, r3, #0x30
 80025f8:      	add.w	r3, lr, r2
 80025fc:      	cmp.w	r1, r0, lsr #4
 8002600:      	strb	r4, [r3, #-2]
 8002604:      	beq	#0x5c <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x8e>
 8002606:      	lsrs	r4, r0, #0x4
 8002608:      	and	r4, r4, #0xf
 800260c:      	add.w	r5, r4, #0x37
 8002610:      	cmp	r4, #0xa
 8002612:      	it	lo
 8002614:      	addlo.w	r5, r4, #0x30
 8002618:      	cmp.w	r1, r0, lsr #8
 800261c:      	strb	r5, [r3, #-3]
 8002620:      	beq	#0x46 <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x94>
 8002622:      	lsrs	r4, r0, #0x8
 8002624:      	and	r4, r4, #0xf
 8002628:      	add.w	r5, r4, #0x37
 800262c:      	cmp	r4, #0xa
 800262e:      	it	lo
 8002630:      	addlo.w	r5, r4, #0x30
 8002634:      	cmp.w	r1, r0, lsr #12
 8002638:      	strb	r5, [r3, #-4]
 800263c:      	beq	#0x30 <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x9a>
 800263e:      	lsrs	r4, r0, #0xc
 8002640:      	subs	r2, #0x4
 8002642:      	and	r4, r4, #0xf
 8002646:      	add.w	r5, r4, #0x37
 800264a:      	cmp	r4, #0xa
 800264c:      	it	lo
 800264e:      	addlo.w	r5, r4, #0x30
 8002652:      	strb	r5, [r3, #-5]
 8002656:      	lsrs	r3, r0, #0x10
 8002658:      	cmp.w	r1, r0, lsr #16
 800265c:      	mov	r0, r3
 800265e:      	bne	#-0x7a <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x12>
 8002660:      	subs	r0, r2, #0x1
 8002662:      	b	#0xe <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x9e>
 8002664:      	subs	r0, r2, #0x2
 8002666:      	subs	r2, #0x1
 8002668:      	b	#0x8 <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x9e>
 800266a:      	subs	r0, r2, #0x3
 800266c:      	subs	r2, #0x2
 800266e:      	b	#0x2 <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0x9e>
 8002670:      	subs	r0, r2, #0x4
 8002672:      	subs	r2, #0x3
 8002674:      	cmp	r0, #0x81
 8002676:      	bhs	#0x1e <core::fmt::num::<impl core::fmt::UpperHex for usize>::fmt::hc5a4ed455774cf5b+0xc2>
 8002678:      	rsb.w	r1, r2, #0x81
 800267c:      	movw	r2, #0x3900
 8002680:      	add	r0, lr
 8002682:      	movt	r2, #0x800
 8002686:      	strd	r0, r1, [sp]
 800268a:      	mov	r0, r12
 800268c:      	movs	r1, #0x1
 800268e:      	movs	r3, #0x2
 8002690:      	bl	#-0x7d8
 8002694:      	add	sp, #0x88
 8002696:      	pop	{r4, r5, r7, pc}
 8002698:      	movw	r2, #0x38f0
 800269c:      	movs	r1, #0x80
 800269e:      	movt	r2, #0x800
 80026a2:      	bl	#-0x196
 80026a6:      	trap

080026a8 <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb>:
 80026a8:      	push	{r4, r5, r6, r7, lr}
 80026aa:      	add	r7, sp, #0xc
 80026ac:      	push.w	{r8, r9, r10, r11}
 80026b0:      	sub	sp, #0x34
 80026b2:      	ldr	r4, [r0]
 80026b4:      	movw	r0, #0x851f
 80026b8:      	movw	r8, #0x3902
 80026bc:      	mov	r5, r1
 80026be:      	movw	r1, #0x2710
 80026c2:      	cmp	r4, r1
 80026c4:      	movt	r0, #0x51eb
 80026c8:      	movt	r8, #0x800
 80026cc:      	blo	#0x76 <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0x9e>
 80026ce:      	movw	r9, #0x1759
 80026d2:      	movw	lr, #0xe0ff
 80026d6:      	add.w	r11, sp, #0xc
 80026da:      	movs	r3, #0x0
 80026dc:      	movt	r9, #0xd1b7
 80026e0:      	mov.w	r10, #0x64
 80026e4:      	movt	lr, #0x5f5
 80026e8:      	str	r5, [sp, #0x8]
 80026ea:      	umull	r2, r5, r4, r9
 80026ee:      	cmp	r4, lr
 80026f0:      	lsr.w	r2, r5, #0xd
 80026f4:      	mls	r5, r2, r1, r4
 80026f8:      	add.w	r1, r11, r3
 80026fc:      	sub.w	r3, r3, #0x4
 8002700:      	mov	r4, r2
 8002702:      	uxth	r6, r5
 8002704:      	umull	r6, r12, r6, r0
 8002708:      	lsr.w	r6, r12, #0x5
 800270c:      	mls	r5, r6, r10, r5
 8002710:      	ldrh.w	r6, [r8, r6, lsl #1]
 8002714:      	strh.w	r6, [r1, #0x23]
 8002718:      	uxth	r5, r5
 800271a:      	ldrh.w	r5, [r8, r5, lsl #1]
 800271e:      	strh.w	r5, [r1, #0x25]
 8002722:      	movw	r1, #0x2710
 8002726:      	bhi	#-0x40 <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0x42>
 8002728:      	ldr	r5, [sp, #0x8]
 800272a:      	add.w	r1, r3, #0x27
 800272e:      	mov	r4, r2
 8002730:      	cmp	r4, #0x63
 8002732:      	bgt	#0x16 <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0xa4>
 8002734:      	mov	r3, r4
 8002736:      	cmp	r3, #0x9
 8002738:      	ble	#0x2e <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0xc2>
 800273a:      	subs	r1, #0x2
 800273c:      	ldrh.w	r0, [r8, r3, lsl #1]
 8002740:      	add	r2, sp, #0xc
 8002742:      	strh	r0, [r2, r1]
 8002744:      	b	#0x2c <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0xcc>
 8002746:      	movs	r1, #0x27
 8002748:      	cmp	r4, #0x63
 800274a:      	ble	#-0x1a <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0x8c>
 800274c:      	uxth	r2, r4
 800274e:      	subs	r1, #0x2
 8002750:      	umull	r2, r3, r2, r0
 8002754:      	add	r6, sp, #0xc
 8002756:      	movs	r2, #0x64
 8002758:      	lsrs	r3, r3, #0x5
 800275a:      	mls	r2, r3, r2, r4
 800275e:      	uxth	r2, r2
 8002760:      	ldrh.w	r2, [r8, r2, lsl #1]
 8002764:      	strh	r2, [r6, r1]
 8002766:      	cmp	r3, #0x9
 8002768:      	bgt	#-0x32 <core::fmt::num::imp::<impl core::fmt::Display for usize>::fmt::ha5c4ffa8bacf10bb+0x92>
 800276a:      	subs	r1, #0x1
 800276c:      	add	r2, sp, #0xc
 800276e:      	add.w	r0, r3, #0x30
 8002772:      	strb	r0, [r2, r1]
 8002774:      	rsb.w	r0, r1, #0x27
 8002778:      	add	r2, sp, #0xc
 800277a:      	add	r1, r2
 800277c:      	movw	r2, #0x3878
 8002780:      	strd	r1, r0, [sp]
 8002784:      	movt	r2, #0x800
 8002788:      	mov	r0, r5
 800278a:      	movs	r1, #0x1
 800278c:      	movs	r3, #0x0
 800278e:      	bl	#-0x8d6
 8002792:      	add	sp, #0x34
 8002794:      	pop.w	{r8, r9, r10, r11}
 8002798:      	pop	{r4, r5, r6, r7, pc}

0800279a <<&T as core::fmt::Display>::fmt::h24f2dabfb0741f0a>:
 800279a:      	push	{r4, r5, r6, r7, lr}
 800279c:      	add	r7, sp, #0xc
 800279e:      	push.w	{r8, r9, r11}
 80027a2:      	sub	sp, #0x18
 80027a4:      	ldr.w	lr, [r0]
 80027a8:      	mov	r2, sp
 80027aa:      	ldrd	r12, r1, [r1, #24]
 80027ae:      	mov	r3, r2
 80027b0:      	ldm.w	lr, {r0, r4, r5, r6, r8, r9}
 80027b4:      	stm.w	r3, {r0, r4, r5, r6, r8, r9}
 80027b8:      	mov	r0, r12
 80027ba:      	bl	#-0xab6
 80027be:      	add	sp, #0x18
 80027c0:      	pop.w	{r8, r9, r11}
 80027c4:      	pop	{r4, r5, r6, r7, pc}

080027c6 <<&T as core::fmt::Display>::fmt::h3c6d90e0f0bf6a31>:
 80027c6:      	mov	r3, r1
 80027c8:      	ldrd	r1, r2, [r0]
 80027cc:      	mov	r0, r3
 80027ce:      	b.w	#-0x62a <core::fmt::Formatter::pad::hc1300ad2e8b96f96>

080027d2 <<&T as core::fmt::Display>::fmt::hd09c02ccb696ea1c>:
 80027d2:      	ldr	r0, [r0]
 80027d4:      	mov	r3, r1
 80027d6:      	ldrd	r1, r2, [r0]
 80027da:      	mov	r0, r3
 80027dc:      	b.w	#-0x638 <core::fmt::Formatter::pad::hc1300ad2e8b96f96>

080027e0 <rust_begin_unwind>:
; fn panic(info: &PanicInfo) -> ! {
 80027e0:      	push	{r7, lr}
 80027e2:      	mov	r7, sp
 80027e4:      	sub	sp, #0x48
 80027e6:      	str	r0, [sp, #0x10]
;     interrupt::disable();
 80027e8:      	bl	#0xc6e
 80027ec:      	b	#-0x2 <rust_begin_unwind+0xe>
;     let itm = unsafe { &mut *ITM::ptr() };
 80027ee:      	b	#-0x2 <rust_begin_unwind+0x10>
 80027f0:      	mov.w	r0, #0xe0000000
;     let itm = unsafe { &mut *ITM::ptr() };
 80027f4:      	str	r0, [sp, #0x3c]
;     let stim = &mut itm.stim[0];
 80027f6:      	mov	r1, r0
 80027f8:      	str	r0, [sp, #0x40]
 80027fa:      	add	r0, sp, #0x10
;     iprintln!(stim, "{}", info);
 80027fc:      	str	r0, [sp, #0x34]
 80027fe:      	ldr	r0, [sp, #0x34]
 8002800:      	str	r0, [sp, #0x44]
 8002802:      	movw	r2, #0x2859
 8002806:      	movt	r2, #0x800
 800280a:      	str	r1, [sp, #0xc]
 800280c:      	mov	r1, r2
 800280e:      	bl	#0xb8
 8002812:      	str	r0, [sp, #0x8]
 8002814:      	str	r1, [sp, #0x4]
 8002816:      	b	#-0x2 <rust_begin_unwind+0x38>
 8002818:      	ldr	r0, [sp, #0x8]
 800281a:      	str	r0, [sp, #0x2c]
 800281c:      	ldr	r1, [sp, #0x4]
 800281e:      	str	r1, [sp, #0x30]
 8002820:      	mov	r2, sp
 8002822:      	movs	r3, #0x1
 8002824:      	str	r3, [r2]
 8002826:      	movw	r1, #0x3a58
 800282a:      	movt	r1, #0x800
 800282e:      	add	r0, sp, #0x14
 8002830:      	movs	r2, #0x2
 8002832:      	add	r3, sp, #0x2c
 8002834:      	bl	#0xbc
 8002838:      	b	#-0x2 <rust_begin_unwind+0x5a>
 800283a:      	add	r1, sp, #0x14
;     iprintln!(stim, "{}", info);
 800283c:      	ldr	r0, [sp, #0xc]
 800283e:      	bl	#0x258
 8002842:      	b	#-0x2 <rust_begin_unwind+0x64>
;     loop {
 8002844:      	b	#-0x2 <rust_begin_unwind+0x66>
 8002846:      	movs	r0, #0x4
;         atomic::compiler_fence(Ordering::SeqCst);
 8002848:      	strb	r0, [r7, #-13]
 800284c:      	ldrb	r0, [r7, #-13]
 8002850:      	bl	#0xdc
 8002854:      	b	#-0x2 <rust_begin_unwind+0x76>
;     loop {
 8002856:      	b	#-0x14 <rust_begin_unwind+0x66>

08002858 <<&T as core::fmt::Display>::fmt::h25f4d0d347a64e64>:
;             fn fmt(&self, f: &mut Formatter<'_>) -> Result { $tr::fmt(&**self, f) }
 8002858:      	push	{r7, lr}
 800285a:      	mov	r7, sp
 800285c:      	sub	sp, #0x10
 800285e:      	str	r0, [sp, #0x8]
 8002860:      	str	r1, [sp, #0xc]
 8002862:      	ldr	r0, [r0]
 8002864:      	bl	#-0xcaa
 8002868:      	str	r0, [sp, #0x4]
 800286a:      	b	#-0x2 <<&T as core::fmt::Display>::fmt::h25f4d0d347a64e64+0x14>
 800286c:      	ldr	r0, [sp, #0x4]
 800286e:      	and	r0, r0, #0x1
 8002872:      	add	sp, #0x10
 8002874:      	pop	{r7, pc}

08002876 <core::fmt::ArgumentV1::new::h69378f7fe0bc946c>:
;     pub fn new<'b, T>(x: &'b T, f: fn(&T, &mut Formatter<'_>) -> Result) -> ArgumentV1<'b> {
 8002876:      	sub	sp, #0x24
 8002878:      	str	r0, [sp, #0x14]
 800287a:      	str	r1, [sp, #0x18]
;         unsafe { ArgumentV1 { formatter: mem::transmute(f), value: mem::transmute(x) } }
 800287c:      	str	r1, [sp, #0x1c]
 800287e:      	ldr	r1, [sp, #0x1c]
 8002880:      	str	r0, [sp, #0x8]
 8002882:      	str	r1, [sp, #0x4]
 8002884:      	b	#-0x2 <core::fmt::ArgumentV1::new::h69378f7fe0bc946c+0x10>
 8002886:      	ldr	r0, [sp, #0x8]
 8002888:      	str	r0, [sp, #0x20]
 800288a:      	ldr	r1, [sp, #0x20]
 800288c:      	str	r1, [sp]
 800288e:      	b	#-0x2 <core::fmt::ArgumentV1::new::h69378f7fe0bc946c+0x1a>
 8002890:      	ldr	r0, [sp]
 8002892:      	str	r0, [sp, #0xc]
 8002894:      	ldr	r1, [sp, #0x4]
 8002896:      	str	r1, [sp, #0x10]
;     }
 8002898:      	ldr	r0, [sp, #0xc]
 800289a:      	ldr	r1, [sp, #0x10]
 800289c:      	add	sp, #0x24
 800289e:      	bx	lr

080028a0 <core::fmt::ArgumentV1::new::h9b438cb60a4bdd0f>:
;     pub fn new<'b, T>(x: &'b T, f: fn(&T, &mut Formatter<'_>) -> Result) -> ArgumentV1<'b> {
 80028a0:      	sub	sp, #0x24
 80028a2:      	str	r0, [sp, #0x14]
 80028a4:      	str	r1, [sp, #0x18]
;         unsafe { ArgumentV1 { formatter: mem::transmute(f), value: mem::transmute(x) } }
 80028a6:      	str	r1, [sp, #0x1c]
 80028a8:      	ldr	r1, [sp, #0x1c]
 80028aa:      	str	r0, [sp, #0x8]
 80028ac:      	str	r1, [sp, #0x4]
 80028ae:      	b	#-0x2 <core::fmt::ArgumentV1::new::h9b438cb60a4bdd0f+0x10>
 80028b0:      	ldr	r0, [sp, #0x8]
 80028b2:      	str	r0, [sp, #0x20]
 80028b4:      	ldr	r1, [sp, #0x20]
 80028b6:      	str	r1, [sp]
 80028b8:      	b	#-0x2 <core::fmt::ArgumentV1::new::h9b438cb60a4bdd0f+0x1a>
 80028ba:      	ldr	r0, [sp]
 80028bc:      	str	r0, [sp, #0xc]
 80028be:      	ldr	r1, [sp, #0x4]
 80028c0:      	str	r1, [sp, #0x10]
;     }
 80028c2:      	ldr	r0, [sp, #0xc]
 80028c4:      	ldr	r1, [sp, #0x10]
 80028c6:      	add	sp, #0x24
 80028c8:      	bx	lr

080028ca <core::fmt::ArgumentV1::new::hcbaf337d18cec6cd>:
;     pub fn new<'b, T>(x: &'b T, f: fn(&T, &mut Formatter<'_>) -> Result) -> ArgumentV1<'b> {
 80028ca:      	sub	sp, #0x24
 80028cc:      	str	r0, [sp, #0x14]
 80028ce:      	str	r1, [sp, #0x18]
;         unsafe { ArgumentV1 { formatter: mem::transmute(f), value: mem::transmute(x) } }
 80028d0:      	str	r1, [sp, #0x1c]
 80028d2:      	ldr	r1, [sp, #0x1c]
 80028d4:      	str	r0, [sp, #0x8]
 80028d6:      	str	r1, [sp, #0x4]
 80028d8:      	b	#-0x2 <core::fmt::ArgumentV1::new::hcbaf337d18cec6cd+0x10>
 80028da:      	ldr	r0, [sp, #0x8]
 80028dc:      	str	r0, [sp, #0x20]
 80028de:      	ldr	r1, [sp, #0x20]
 80028e0:      	str	r1, [sp]
 80028e2:      	b	#-0x2 <core::fmt::ArgumentV1::new::hcbaf337d18cec6cd+0x1a>
 80028e4:      	ldr	r0, [sp]
 80028e6:      	str	r0, [sp, #0xc]
 80028e8:      	ldr	r1, [sp, #0x4]
 80028ea:      	str	r1, [sp, #0x10]
;     }
 80028ec:      	ldr	r0, [sp, #0xc]
 80028ee:      	ldr	r1, [sp, #0x10]
 80028f0:      	add	sp, #0x24
 80028f2:      	bx	lr

080028f4 <core::fmt::Arguments::new_v1::h956fd45895ea4874>:
;     pub fn new_v1(pieces: &'a [&'static str], args: &'a [ArgumentV1<'a>]) -> Arguments<'a> {
 80028f4:      	push	{r7, lr}
 80028f6:      	mov	r7, sp
 80028f8:      	sub	sp, #0x18
 80028fa:      	ldr.w	r12, [r7, #0x8]
 80028fe:      	str	r1, [sp, #0x8]
 8002900:      	str	r2, [sp, #0xc]
 8002902:      	str	r3, [sp, #0x10]
 8002904:      	str.w	r12, [sp, #0x14]
 8002908:      	mov.w	lr, #0x0
;         Arguments { pieces, fmt: None, args }
 800290c:      	str.w	lr, [sp, #0x4]
 8002910:      	str.w	lr, [sp]
 8002914:      	str.w	lr, [sp]
 8002918:      	str	r1, [r0]
 800291a:      	str	r2, [r0, #0x4]
 800291c:      	ldr	r1, [sp]
 800291e:      	ldr	r2, [sp, #0x4]
 8002920:      	str	r1, [r0, #0x8]
 8002922:      	str	r2, [r0, #0xc]
 8002924:      	str	r3, [r0, #0x10]
 8002926:      	str.w	r12, [r0, #0x14]
;     }
 800292a:      	add	sp, #0x18
 800292c:      	pop	{r7, pc}
 800292e:      	bmi	#-0x58 <core::fmt::ArgumentV1::new::hcbaf337d18cec6cd+0x10>

08002930 <core::sync::atomic::compiler_fence::h83f5661ed3254e66>:
; pub fn compiler_fence(order: Ordering) {
 8002930:      	push	{r7, lr}
 8002932:      	mov	r7, sp
 8002934:      	sub	sp, #0x10
 8002936:      	mov	r1, r0
 8002938:      	strb	r0, [r7, #-5]
;             Acquire => intrinsics::atomic_singlethreadfence_acq(),
 800293c:      	ldrb	r0, [r7, #-5]
 8002940:      	str	r0, [sp, #0x4]
 8002942:      	ldr	r1, [sp, #0x4]
 8002944:      	tbb	[pc, r1]

08002948 <$d.1>:
 8002948:	03 11 10 12	.word	0x12101103
 800294c:	13 00		.short	0x0013

0800294e <$t.2>:
;             Relaxed => panic!("there is no such thing as a relaxed compiler fence"),
 800294e:      	movw	r0, #0x3a68
 8002952:      	movt	r0, #0x800
 8002956:      	movw	r2, #0x3b10
 800295a:      	movt	r2, #0x800
 800295e:      	movs	r1, #0x32
 8002960:      	bl	#-0xcb2
 8002964:      	trap
;         match order {
 8002966:      	trap
;             Acquire => intrinsics::atomic_singlethreadfence_acq(),
 8002968:      	b	#0x4 <$t.2+0x22>
;             Release => intrinsics::atomic_singlethreadfence_rel(),
 800296a:      	b	#0x2 <$t.2+0x22>
;             AcqRel => intrinsics::atomic_singlethreadfence_acqrel(),
 800296c:      	b	#0x0 <$t.2+0x22>
;             SeqCst => intrinsics::atomic_singlethreadfence(),
 800296e:      	b	#-0x2 <$t.2+0x22>
; }
 8002970:      	add	sp, #0x10
 8002972:      	pop	{r7, pc}

08002974 <core::fmt::Write::write_char::h5cb84ed6f15a7426>:
;     fn write_char(&mut self, c: char) -> Result {
 8002974:      	push	{r7, lr}
 8002976:      	mov	r7, sp
 8002978:      	sub	sp, #0x20
 800297a:      	str	r0, [sp, #0x18]
 800297c:      	str	r1, [sp, #0x1c]
 800297e:      	movs	r2, #0x0
;         self.write_str(c.encode_utf8(&mut [0; 4]))
 8002980:      	str	r2, [sp, #0x14]
 8002982:      	add	r2, sp, #0x14
 8002984:      	movs	r3, #0x4
 8002986:      	str	r0, [sp, #0x10]
 8002988:      	mov	r0, r1
 800298a:      	mov	r1, r2
 800298c:      	mov	r2, r3
 800298e:      	bl	#0x350
 8002992:      	str	r0, [sp, #0xc]
 8002994:      	str	r1, [sp, #0x8]
 8002996:      	b	#-0x2 <core::fmt::Write::write_char::h5cb84ed6f15a7426+0x24>
 8002998:      	ldr	r0, [sp, #0x10]
 800299a:      	ldr	r1, [sp, #0xc]
 800299c:      	ldr	r2, [sp, #0x8]
 800299e:      	bl	#0xbc
 80029a2:      	str	r0, [sp, #0x4]
 80029a4:      	b	#-0x2 <core::fmt::Write::write_char::h5cb84ed6f15a7426+0x32>
;     }
 80029a6:      	ldr	r0, [sp, #0x4]
 80029a8:      	and	r0, r0, #0x1
 80029ac:      	add	sp, #0x20
 80029ae:      	pop	{r7, pc}

080029b0 <core::fmt::Write::write_fmt::ha222c878c126116d>:
;     fn write_fmt(mut self: &mut Self, args: Arguments<'_>) -> Result {
 80029b0:      	push	{r4, r5, r6, r7, lr}
 80029b2:      	add	r7, sp, #0xc
 80029b4:      	str	r11, [sp, #-4]!
 80029b8:      	sub	sp, #0x28
 80029ba:      	str	r0, [sp, #0xc]
 80029bc:      	add	r0, sp, #0x10
;         write(&mut self, args)
 80029be:      	mov	r2, r0
 80029c0:      	ldm.w	r1, {r3, r4, r5, r6, r12, lr}
 80029c4:      	stm.w	r2, {r3, r4, r5, r6, r12, lr}
 80029c8:      	movw	r1, #0x3b20
 80029cc:      	movt	r1, #0x800
 80029d0:      	add	r2, sp, #0xc
 80029d2:      	str	r0, [sp, #0x8]
 80029d4:      	mov	r0, r2
 80029d6:      	ldr	r2, [sp, #0x8]
 80029d8:      	bl	#-0xcd4
 80029dc:      	str	r0, [sp, #0x4]
 80029de:      	b	#-0x2 <core::fmt::Write::write_fmt::ha222c878c126116d+0x30>
;     }
 80029e0:      	ldr	r0, [sp, #0x4]
 80029e2:      	and	r0, r0, #0x1
 80029e6:      	add	sp, #0x28
 80029e8:      	ldr	r11, [sp], #4
 80029ec:      	pop	{r4, r5, r6, r7, pc}

080029ee <<&mut W as core::fmt::Write>::write_char::hb48dcbb091c79b35>:
;     fn write_char(&mut self, c: char) -> Result {
 80029ee:      	push	{r7, lr}
 80029f0:      	mov	r7, sp
 80029f2:      	sub	sp, #0x10
 80029f4:      	str	r0, [sp, #0x8]
 80029f6:      	str	r1, [sp, #0xc]
;         (**self).write_char(c)
 80029f8:      	ldr	r0, [r0]
 80029fa:      	bl	#-0x8a
 80029fe:      	str	r0, [sp, #0x4]
 8002a00:      	b	#-0x2 <<&mut W as core::fmt::Write>::write_char::hb48dcbb091c79b35+0x14>
;     }
 8002a02:      	ldr	r0, [sp, #0x4]
 8002a04:      	and	r0, r0, #0x1
 8002a08:      	add	sp, #0x10
 8002a0a:      	pop	{r7, pc}

08002a0c <<&mut W as core::fmt::Write>::write_fmt::h0a29e54c94a1bc9f>:
;     fn write_fmt(&mut self, args: Arguments<'_>) -> Result {
 8002a0c:      	push	{r4, r5, r6, r7, lr}
 8002a0e:      	add	r7, sp, #0xc
 8002a10:      	str	r8, [sp, #-4]!
 8002a14:      	sub	sp, #0x20
 8002a16:      	str	r0, [sp, #0x1c]
;         (**self).write_fmt(args)
 8002a18:      	ldr	r0, [r0]
 8002a1a:      	add	r2, sp, #0x4
 8002a1c:      	mov	r3, r2
 8002a1e:      	ldm.w	r1, {r4, r5, r6, r8, r12, lr}
 8002a22:      	stm.w	r3, {r4, r5, r6, r8, r12, lr}
 8002a26:      	mov	r1, r2
 8002a28:      	bl	#-0x7c
 8002a2c:      	str	r0, [sp]
 8002a2e:      	b	#-0x2 <<&mut W as core::fmt::Write>::write_fmt::h0a29e54c94a1bc9f+0x24>
;     }
 8002a30:      	ldr	r0, [sp]
 8002a32:      	and	r0, r0, #0x1
 8002a36:      	add	sp, #0x20
 8002a38:      	ldr	r8, [sp], #4
 8002a3c:      	pop	{r4, r5, r6, r7, pc}

08002a3e <<&mut W as core::fmt::Write>::write_str::h937b3aa6e6986de4>:
;     fn write_str(&mut self, s: &str) -> Result {
 8002a3e:      	push	{r7, lr}
 8002a40:      	mov	r7, sp
 8002a42:      	sub	sp, #0x10
 8002a44:      	str	r0, [sp, #0x4]
 8002a46:      	str	r1, [sp, #0x8]
 8002a48:      	str	r2, [sp, #0xc]
;         (**self).write_str(s)
 8002a4a:      	ldr	r0, [r0]
 8002a4c:      	bl	#0xe
 8002a50:      	str	r0, [sp]
 8002a52:      	b	#-0x2 <<&mut W as core::fmt::Write>::write_str::h937b3aa6e6986de4+0x16>
;     }
 8002a54:      	ldr	r0, [sp]
 8002a56:      	and	r0, r0, #0x1
 8002a5a:      	add	sp, #0x10
 8002a5c:      	pop	{r7, pc}

08002a5e <<cortex_m::itm::Port as core::fmt::Write>::write_str::hcd581705bf0fc4a5>:
;     fn write_str(&mut self, s: &str) -> fmt::Result {
 8002a5e:      	push	{r7, lr}
 8002a60:      	mov	r7, sp
 8002a62:      	sub	sp, #0x30
 8002a64:      	str	r0, [sp, #0x14]
 8002a66:      	str	r1, [sp, #0x18]
 8002a68:      	str	r2, [sp, #0x1c]
;         write_all(self.0, s.as_bytes());
 8002a6a:      	ldr	r0, [r0]
 8002a6c:      	str	r1, [sp, #0x20]
 8002a6e:      	str	r2, [sp, #0x24]
;         unsafe { mem::transmute(self) }
 8002a70:      	str	r1, [sp, #0x28]
 8002a72:      	str	r2, [sp, #0x2c]
 8002a74:      	ldr	r1, [sp, #0x28]
 8002a76:      	ldr	r2, [sp, #0x2c]
;         write_all(self.0, s.as_bytes());
 8002a78:      	str	r0, [sp, #0xc]
 8002a7a:      	str	r1, [sp, #0x8]
 8002a7c:      	str	r2, [sp, #0x4]
 8002a7e:      	b	#-0x2 <<cortex_m::itm::Port as core::fmt::Write>::write_str::hcd581705bf0fc4a5+0x22>
 8002a80:      	ldr	r0, [sp, #0xc]
 8002a82:      	ldr	r1, [sp, #0x8]
 8002a84:      	ldr	r2, [sp, #0x4]
 8002a86:      	bl	#0x700
 8002a8a:      	b	#-0x2 <<cortex_m::itm::Port as core::fmt::Write>::write_str::hcd581705bf0fc4a5+0x2e>
 8002a8c:      	movs	r0, #0x0
;         Ok(())
 8002a8e:      	strb	r0, [r7, #-29]
;     }
 8002a92:      	ldrb	r0, [r7, #-29]
 8002a96:      	add	sp, #0x30
 8002a98:      	pop	{r7, pc}

08002a9a <cortex_m::itm::write_fmt::h155204c7f57c0d76>:
; pub fn write_fmt(port: &mut Stim, args: fmt::Arguments) {
 8002a9a:      	push	{r4, r5, r6, r7, lr}
 8002a9c:      	add	r7, sp, #0xc
 8002a9e:      	str	r11, [sp, #-4]!
 8002aa2:      	sub	sp, #0x28
 8002aa4:      	str	r0, [sp, #0x24]
;     Port(port).write_fmt(args).ok();
 8002aa6:      	str	r0, [sp, #0x8]
 8002aa8:      	add	r0, sp, #0xc
 8002aaa:      	mov	r2, r0
 8002aac:      	ldm.w	r1, {r3, r4, r5, r6, r12, lr}
 8002ab0:      	stm.w	r2, {r3, r4, r5, r6, r12, lr}
 8002ab4:      	add	r1, sp, #0x8
 8002ab6:      	str	r0, [sp, #0x4]
 8002ab8:      	mov	r0, r1
 8002aba:      	ldr	r1, [sp, #0x4]
 8002abc:      	bl	#-0x110
 8002ac0:      	str	r0, [sp]
 8002ac2:      	b	#-0x2 <cortex_m::itm::write_fmt::h155204c7f57c0d76+0x2a>
 8002ac4:      	ldr	r0, [sp]
 8002ac6:      	and	r0, r0, #0x1
 8002aca:      	bl	#0x4a6
 8002ace:      	b	#-0x2 <cortex_m::itm::write_fmt::h155204c7f57c0d76+0x36>
; }
 8002ad0:      	add	sp, #0x28
 8002ad2:      	ldr	r11, [sp], #4
 8002ad6:      	pop	{r4, r5, r6, r7, pc}

08002ad8 <core::ptr::drop_in_place<&mut cortex_m::itm::Port>::h1b062623575a40b2>:
; pub unsafe fn drop_in_place<T: ?Sized>(to_drop: *mut T) {
 8002ad8:      	sub	sp, #0x8
 8002ada:      	str	r0, [sp, #0x4]
 8002adc:      	add	sp, #0x8
 8002ade:      	bx	lr

08002ae0 <core::char::methods::encode_utf8_raw::hac33242241dbffe3>:
; pub fn encode_utf8_raw(code: u32, dst: &mut [u8]) -> &mut [u8] {
 8002ae0:      	push	{r4, r5, r7, lr}
 8002ae2:      	add	r7, sp, #0x8
 8002ae4:      	sub	sp, #0xe0
 8002ae6:      	str	r0, [sp, #0x48]
 8002ae8:      	str	r1, [sp, #0xa4]
 8002aea:      	str	r2, [sp, #0xa8]
;     let len = len_utf8(code);
 8002aec:      	ldr	r0, [sp, #0x48]
 8002aee:      	str	r2, [sp, #0x44]
 8002af0:      	str	r1, [sp, #0x40]
 8002af2:      	bl	#0x218
 8002af6:      	str	r0, [sp, #0x4c]
 8002af8:      	b	#-0x2 <core::char::methods::encode_utf8_raw::hac33242241dbffe3+0x1a>
;     match (len, &mut dst[..]) {
 8002afa:      	ldr	r0, [sp, #0x4c]
 8002afc:      	movw	r2, #0x3bac
 8002b00:      	movt	r2, #0x800
 8002b04:      	ldr	r1, [sp, #0x40]
 8002b06:      	str	r0, [sp, #0x3c]
 8002b08:      	mov	r0, r1
 8002b0a:      	ldr	r1, [sp, #0x44]
 8002b0c:      	bl	#0x2f4
 8002b10:      	str	r0, [sp, #0x38]
 8002b12:      	str	r1, [sp, #0x34]
 8002b14:      	b	#-0x2 <core::char::methods::encode_utf8_raw::hac33242241dbffe3+0x36>
 8002b16:      	ldr	r0, [sp, #0x3c]
 8002b18:      	str	r0, [sp, #0x50]
 8002b1a:      	ldr	r1, [sp, #0x38]
 8002b1c:      	str	r1, [sp, #0x54]
 8002b1e:      	ldr	r2, [sp, #0x34]
 8002b20:      	str	r2, [sp, #0x58]
;         (1, [a, ..]) => {
 8002b22:      	ldr	r3, [sp, #0x50]
 8002b24:      	subs	r3, #0x1
 8002b26:      	mov	r12, r3
 8002b28:      	cmp	r3, #0x3
 8002b2a:      	str.w	r12, [sp, #0x30]
 8002b2e:      	bhi	#0x10 <$t.2+0x8>
 8002b30:      	ldr	r1, [sp, #0x30]
 8002b32:      	tbb	[pc, r1]

08002b36 <$d.1>:
 8002b36:	02 0c 10 14	.word	0x14100c02

08002b3a <$t.2>:
;         (1, [a, ..]) => {
 8002b3a:      	ldr	r0, [sp, #0x58]
 8002b3c:      	cmp	r0, #0x0
 8002b3e:      	bne	#0x24 <$t.2+0x2c>
 8002b40:      	b	#-0x2 <$t.2+0x8>
;             dst.len(),
 8002b42:      	ldr	r0, [sp, #0x40]
 8002b44:      	ldr	r1, [sp, #0x44]
 8002b46:      	bl	#0x296
 8002b4a:      	str	r0, [sp, #0x9c]
 8002b4c:      	b	#0xcc <$t.2+0xe2>
;         (2, [a, b, ..]) => {
 8002b4e:      	ldr	r0, [sp, #0x58]
 8002b50:      	cmp	r0, #0x1
 8002b52:      	bhi	#0x1a <$t.2+0x36>
 8002b54:      	b	#-0x16 <$t.2+0x8>
;         (3, [a, b, c, ..]) => {
 8002b56:      	ldr	r0, [sp, #0x58]
 8002b58:      	cmp	r0, #0x2
 8002b5a:      	bhi	#0x36 <$t.2+0x5a>
 8002b5c:      	b	#-0x1e <$t.2+0x8>
;         (4, [a, b, c, d, ..]) => {
 8002b5e:      	ldr	r0, [sp, #0x58]
 8002b60:      	cmp	r0, #0x3
 8002b62:      	bhi	#0x64 <$t.2+0x90>
 8002b64:      	b	#-0x26 <$t.2+0x8>
;         (1, [a, ..]) => {
 8002b66:      	ldr	r0, [sp, #0x54]
 8002b68:      	str	r0, [sp, #0xd0]
;             *a = code as u8;
 8002b6a:      	ldr	r1, [sp, #0x48]
 8002b6c:      	strb	r1, [r0]
;     match (len, &mut dst[..]) {
 8002b6e:      	b	#0x14c <$t.2+0x184>
;         (2, [a, b, ..]) => {
 8002b70:      	ldr	r0, [sp, #0x54]
 8002b72:      	str	r0, [sp, #0xc8]
 8002b74:      	ldr	r1, [sp, #0x54]
 8002b76:      	adds	r2, r1, #0x1
 8002b78:      	str	r2, [sp, #0xcc]
;             *a = (code >> 6 & 0x1F) as u8 | TAG_TWO_B;
 8002b7a:      	ldr	r2, [sp, #0x48]
 8002b7c:      	lsrs	r2, r2, #0x6
 8002b7e:      	movs	r3, #0x6
 8002b80:      	bfi	r2, r3, #5, #27
 8002b84:      	strb	r2, [r0]
;             *b = (code & 0x3F) as u8 | TAG_CONT;
 8002b86:      	ldrb.w	r0, [sp, #0x48]
 8002b8a:      	movs	r2, #0x2
 8002b8c:      	bfi	r0, r2, #6, #26
 8002b90:      	strb	r0, [r1, #0x1]
;     match (len, &mut dst[..]) {
 8002b92:      	b	#0x128 <$t.2+0x184>
;         (3, [a, b, c, ..]) => {
 8002b94:      	ldr	r0, [sp, #0x54]
 8002b96:      	str	r0, [sp, #0xbc]
 8002b98:      	ldr	r1, [sp, #0x54]
 8002b9a:      	adds	r2, r1, #0x1
 8002b9c:      	str	r2, [sp, #0xc0]
 8002b9e:      	ldr	r2, [sp, #0x54]
 8002ba0:      	adds	r3, r2, #0x2
 8002ba2:      	str	r3, [sp, #0xc4]
;             *a = (code >> 12 & 0x0F) as u8 | TAG_THREE_B;
 8002ba4:      	ldr	r3, [sp, #0x48]
 8002ba6:      	lsrs	r3, r3, #0xc
 8002ba8:      	mov.w	r12, #0xe
 8002bac:      	bfi	r3, r12, #4, #28
 8002bb0:      	strb	r3, [r0]
;             *b = (code >> 6 & 0x3F) as u8 | TAG_CONT;
 8002bb2:      	ldr	r0, [sp, #0x48]
 8002bb4:      	lsrs	r0, r0, #0x6
 8002bb6:      	movs	r3, #0x2
 8002bb8:      	bfi	r0, r3, #6, #26
 8002bbc:      	strb	r0, [r1, #0x1]
;             *c = (code & 0x3F) as u8 | TAG_CONT;
 8002bbe:      	ldrb.w	r0, [sp, #0x48]
 8002bc2:      	bfi	r0, r3, #6, #26
 8002bc6:      	strb	r0, [r2, #0x2]
;     match (len, &mut dst[..]) {
 8002bc8:      	b	#0xf2 <$t.2+0x184>
;         (4, [a, b, c, d, ..]) => {
 8002bca:      	ldr	r0, [sp, #0x54]
 8002bcc:      	str	r0, [sp, #0xac]
 8002bce:      	ldr	r1, [sp, #0x54]
 8002bd0:      	adds	r2, r1, #0x1
 8002bd2:      	str	r2, [sp, #0xb0]
 8002bd4:      	ldr	r2, [sp, #0x54]
 8002bd6:      	adds	r3, r2, #0x2
 8002bd8:      	str	r3, [sp, #0xb4]
 8002bda:      	ldr	r3, [sp, #0x54]
 8002bdc:      	add.w	r12, r3, #0x3
 8002be0:      	str.w	r12, [sp, #0xb8]
;             *a = (code >> 18 & 0x07) as u8 | TAG_FOUR_B;
 8002be4:      	ldr.w	r12, [sp, #0x48]
 8002be8:      	lsr.w	r12, r12, #0x12
 8002bec:      	mov.w	lr, #0x1e
 8002bf0:      	bfi	r12, lr, #3, #29
 8002bf4:      	strb.w	r12, [r0]
;             *b = (code >> 12 & 0x3F) as u8 | TAG_CONT;
 8002bf8:      	ldr	r0, [sp, #0x48]
 8002bfa:      	lsrs	r0, r0, #0xc
 8002bfc:      	mov.w	r12, #0x2
 8002c00:      	bfi	r0, r12, #6, #26
 8002c04:      	strb	r0, [r1, #0x1]
;             *c = (code >> 6 & 0x3F) as u8 | TAG_CONT;
 8002c06:      	ldr	r0, [sp, #0x48]
 8002c08:      	lsrs	r0, r0, #0x6
 8002c0a:      	bfi	r0, r12, #6, #26
 8002c0e:      	strb	r0, [r2, #0x2]
;             *d = (code & 0x3F) as u8 | TAG_CONT;
 8002c10:      	ldrb.w	r0, [sp, #0x48]
 8002c14:      	bfi	r0, r12, #6, #26
 8002c18:      	strb	r0, [r3, #0x3]
;     match (len, &mut dst[..]) {
 8002c1a:      	b	#0xa0 <$t.2+0x184>
 8002c1c:      	add	r0, sp, #0x4c
;         _ => panic!(
 8002c1e:      	str	r0, [sp, #0x90]
 8002c20:      	add	r0, sp, #0x48
 8002c22:      	str	r0, [sp, #0x94]
 8002c24:      	add	r0, sp, #0x9c
 8002c26:      	str	r0, [sp, #0x98]
 8002c28:      	ldr	r0, [sp, #0x90]
 8002c2a:      	str	r0, [sp, #0xd4]
 8002c2c:      	ldr	r1, [sp, #0x94]
 8002c2e:      	str	r1, [sp, #0xd8]
 8002c30:      	ldr	r2, [sp, #0x98]
 8002c32:      	str	r2, [sp, #0xdc]
 8002c34:      	movw	r3, #0x26a9
 8002c38:      	movt	r3, #0x800
 8002c3c:      	str	r1, [sp, #0x2c]
 8002c3e:      	mov	r1, r3
 8002c40:      	str	r2, [sp, #0x28]
 8002c42:      	bl	#-0x3a6
 8002c46:      	str	r0, [sp, #0x24]
 8002c48:      	str	r1, [sp, #0x20]
 8002c4a:      	b	#-0x2 <$t.2+0x112>
 8002c4c:      	movw	r1, #0x25d7
 8002c50:      	movt	r1, #0x800
 8002c54:      	ldr	r0, [sp, #0x2c]
 8002c56:      	bl	#-0x3e4
 8002c5a:      	str	r0, [sp, #0x1c]
 8002c5c:      	str	r1, [sp, #0x18]
 8002c5e:      	b	#-0x2 <$t.2+0x126>
 8002c60:      	movw	r1, #0x26a9
 8002c64:      	movt	r1, #0x800
 8002c68:      	ldr	r0, [sp, #0x28]
 8002c6a:      	bl	#-0x3ce
 8002c6e:      	str	r0, [sp, #0x14]
 8002c70:      	str	r1, [sp, #0x10]
 8002c72:      	b	#-0x2 <$t.2+0x13a>
 8002c74:      	ldr	r0, [sp, #0x24]
 8002c76:      	str	r0, [sp, #0x78]
 8002c78:      	ldr	r1, [sp, #0x20]
 8002c7a:      	str	r1, [sp, #0x7c]
 8002c7c:      	ldr	r2, [sp, #0x1c]
 8002c7e:      	str	r2, [sp, #0x80]
 8002c80:      	ldr	r3, [sp, #0x18]
 8002c82:      	str	r3, [sp, #0x84]
 8002c84:      	ldr.w	r12, [sp, #0x14]
 8002c88:      	str.w	r12, [sp, #0x88]
 8002c8c:      	ldr.w	lr, [sp, #0x10]
 8002c90:      	str.w	lr, [sp, #0x8c]
 8002c94:      	mov	r4, sp
 8002c96:      	movs	r5, #0x3
 8002c98:      	str	r5, [r4]
 8002c9a:      	movw	r1, #0x3c08
 8002c9e:      	movt	r1, #0x800
 8002ca2:      	add	r0, sp, #0x60
 8002ca4:      	add	r3, sp, #0x78
 8002ca6:      	mov	r2, r5
 8002ca8:      	bl	#-0x3b8
 8002cac:      	b	#-0x2 <$t.2+0x174>
 8002cae:      	movw	r1, #0x3c20
 8002cb2:      	movt	r1, #0x800
 8002cb6:      	add	r0, sp, #0x60
 8002cb8:      	bl	#-0xfda
 8002cbc:      	trap
;     &mut dst[..len]
 8002cbe:      	ldr	r0, [sp, #0x4c]
 8002cc0:      	str	r0, [sp, #0xa0]
 8002cc2:      	ldr	r2, [sp, #0xa0]
 8002cc4:      	movw	r3, #0x3bbc
 8002cc8:      	movt	r3, #0x800
 8002ccc:      	ldr	r0, [sp, #0x40]
 8002cce:      	ldr	r1, [sp, #0x44]
 8002cd0:      	bl	#0x14c
 8002cd4:      	str	r0, [sp, #0xc]
 8002cd6:      	str	r1, [sp, #0x8]
 8002cd8:      	b	#-0x2 <$t.2+0x1a0>
; }
 8002cda:      	ldr	r0, [sp, #0xc]
 8002cdc:      	ldr	r1, [sp, #0x8]
 8002cde:      	add	sp, #0xe0
 8002ce0:      	pop	{r4, r5, r7, pc}

08002ce2 <core::char::methods::<impl char>::encode_utf8::hc9eefb7b57c27c07>:
;     pub fn encode_utf8(self, dst: &mut [u8]) -> &mut str {
 8002ce2:      	push	{r7, lr}
 8002ce4:      	mov	r7, sp
 8002ce6:      	sub	sp, #0x20
 8002ce8:      	str	r0, [sp, #0x14]
 8002cea:      	str	r1, [sp, #0x18]
 8002cec:      	str	r2, [sp, #0x1c]
;         unsafe { from_utf8_unchecked_mut(encode_utf8_raw(self as u32, dst)) }
 8002cee:      	bl	#-0x212
 8002cf2:      	str	r0, [sp, #0x10]
 8002cf4:      	str	r1, [sp, #0xc]
 8002cf6:      	b	#-0x2 <core::char::methods::<impl char>::encode_utf8::hc9eefb7b57c27c07+0x16>
 8002cf8:      	ldr	r0, [sp, #0x10]
 8002cfa:      	ldr	r1, [sp, #0xc]
 8002cfc:      	bl	#0x54
 8002d00:      	str	r0, [sp, #0x8]
 8002d02:      	str	r1, [sp, #0x4]
 8002d04:      	b	#-0x2 <core::char::methods::<impl char>::encode_utf8::hc9eefb7b57c27c07+0x24>
;     }
 8002d06:      	ldr	r0, [sp, #0x8]
 8002d08:      	ldr	r1, [sp, #0x4]
 8002d0a:      	add	sp, #0x20
 8002d0c:      	pop	{r7, pc}

08002d0e <core::char::methods::len_utf8::h476cbeee17ba275f>:
; fn len_utf8(code: u32) -> usize {
 8002d0e:      	sub	sp, #0xc
 8002d10:      	str	r0, [sp, #0x8]
;     if code < MAX_ONE_B {
 8002d12:      	cmp	r0, #0x7f
 8002d14:      	str	r0, [sp]
 8002d16:      	bhi	#0x6 <core::char::methods::len_utf8::h476cbeee17ba275f+0x12>
 8002d18:      	b	#-0x2 <core::char::methods::len_utf8::h476cbeee17ba275f+0xc>
 8002d1a:      	movs	r0, #0x1
;         1
 8002d1c:      	str	r0, [sp, #0x4]
;     if code < MAX_ONE_B {
 8002d1e:      	b	#0x2c <core::char::methods::len_utf8::h476cbeee17ba275f+0x40>
 8002d20:      	movs	r0, #0x0
;     } else if code < MAX_TWO_B {
 8002d22:      	ldr	r1, [sp]
 8002d24:      	cmp.w	r0, r1, lsr #11
 8002d28:      	bne	#0x6 <core::char::methods::len_utf8::h476cbeee17ba275f+0x24>
 8002d2a:      	b	#-0x2 <core::char::methods::len_utf8::h476cbeee17ba275f+0x1e>
 8002d2c:      	movs	r0, #0x2
;         2
 8002d2e:      	str	r0, [sp, #0x4]
;     } else if code < MAX_TWO_B {
 8002d30:      	b	#0x18 <core::char::methods::len_utf8::h476cbeee17ba275f+0x3e>
 8002d32:      	movs	r0, #0x0
;     } else if code < MAX_THREE_B {
 8002d34:      	ldr	r1, [sp]
 8002d36:      	cmp.w	r0, r1, lsr #16
 8002d3a:      	bne	#0x6 <core::char::methods::len_utf8::h476cbeee17ba275f+0x36>
 8002d3c:      	b	#-0x2 <core::char::methods::len_utf8::h476cbeee17ba275f+0x30>
 8002d3e:      	movs	r0, #0x3
;         3
 8002d40:      	str	r0, [sp, #0x4]
;     } else if code < MAX_THREE_B {
 8002d42:      	b	#0x4 <core::char::methods::len_utf8::h476cbeee17ba275f+0x3c>
 8002d44:      	movs	r0, #0x4
;         4
 8002d46:      	str	r0, [sp, #0x4]
;     } else if code < MAX_THREE_B {
 8002d48:      	b	#-0x2 <core::char::methods::len_utf8::h476cbeee17ba275f+0x3c>
;     } else if code < MAX_TWO_B {
 8002d4a:      	b	#-0x2 <core::char::methods::len_utf8::h476cbeee17ba275f+0x3e>
;     if code < MAX_ONE_B {
 8002d4c:      	b	#-0x2 <core::char::methods::len_utf8::h476cbeee17ba275f+0x40>
; }
 8002d4e:      	ldr	r0, [sp, #0x4]
 8002d50:      	add	sp, #0xc
 8002d52:      	bx	lr

08002d54 <core::str::converts::from_utf8_unchecked_mut::h4a2ce6912c353bbe>:
; pub unsafe fn from_utf8_unchecked_mut(v: &mut [u8]) -> &mut str {
 8002d54:      	sub	sp, #0x8
 8002d56:      	str	r0, [sp]
 8002d58:      	str	r1, [sp, #0x4]
; }
 8002d5a:      	add	sp, #0x8
 8002d5c:      	bx	lr

08002d5e <core::mem::swap::he23652642329e480>:
; pub fn swap<T>(x: &mut T, y: &mut T) {
 8002d5e:      	push	{r7, lr}
 8002d60:      	mov	r7, sp
 8002d62:      	sub	sp, #0x8
 8002d64:      	str	r0, [sp]
 8002d66:      	str	r1, [sp, #0x4]
;         ptr::swap_nonoverlapping_one(x, y);
 8002d68:      	bl	#-0x14bc
 8002d6c:      	b	#-0x2 <core::mem::swap::he23652642329e480+0x10>
; }
 8002d6e:      	add	sp, #0x8
 8002d70:      	pop	{r7, pc}

08002d72 <core::mem::replace::h421079c60c5ad350>:
; pub fn replace<T>(dest: &mut T, mut src: T) -> T {
 8002d72:      	push	{r7, lr}
 8002d74:      	mov	r7, sp
 8002d76:      	sub	sp, #0x8
 8002d78:      	str	r1, [sp]
 8002d7a:      	str	r0, [sp, #0x4]
 8002d7c:      	mov	r1, sp
;     swap(dest, &mut src);
 8002d7e:      	bl	#-0x24
 8002d82:      	b	#-0x2 <core::mem::replace::h421079c60c5ad350+0x12>
;     src
 8002d84:      	ldr	r0, [sp]
; }
 8002d86:      	add	sp, #0x8
 8002d88:      	pop	{r7, pc}

08002d8a <core::ptr::const_ptr::<impl *const T>::add::h39b8b6e6119f4922>:
;     pub const unsafe fn add(self, count: usize) -> Self
 8002d8a:      	push	{r7, lr}
 8002d8c:      	mov	r7, sp
 8002d8e:      	sub	sp, #0x10
 8002d90:      	str	r0, [sp, #0x8]
 8002d92:      	str	r1, [sp, #0xc]
;         unsafe { self.offset(count as isize) }
 8002d94:      	bl	#0xa
 8002d98:      	str	r0, [sp, #0x4]
 8002d9a:      	b	#-0x2 <core::ptr::const_ptr::<impl *const T>::add::h39b8b6e6119f4922+0x12>
;     }
 8002d9c:      	ldr	r0, [sp, #0x4]
 8002d9e:      	add	sp, #0x10
 8002da0:      	pop	{r7, pc}

08002da2 <core::ptr::const_ptr::<impl *const T>::offset::h18ffb9923cb22ad6>:
;     pub const unsafe fn offset(self, count: isize) -> *const T
 8002da2:      	sub	sp, #0x10
 8002da4:      	str	r0, [sp, #0x4]
 8002da6:      	str	r1, [sp, #0x8]
;         unsafe { intrinsics::offset(self, count) }
 8002da8:      	add	r0, r1
 8002daa:      	str	r0, [sp, #0xc]
 8002dac:      	ldr	r0, [sp, #0xc]
 8002dae:      	str	r0, [sp]
 8002db0:      	b	#-0x2 <core::ptr::const_ptr::<impl *const T>::offset::h18ffb9923cb22ad6+0x10>
;     }
 8002db2:      	ldr	r0, [sp]
 8002db4:      	add	sp, #0x10
 8002db6:      	bx	lr

08002db8 <core::ptr::const_ptr::<impl *const T>::offset::hbc343aeda38813d6>:
;     pub const unsafe fn offset(self, count: isize) -> *const T
 8002db8:      	sub	sp, #0x10
 8002dba:      	str	r0, [sp, #0x4]
 8002dbc:      	str	r1, [sp, #0x8]
;         unsafe { intrinsics::offset(self, count) }
 8002dbe:      	add.w	r0, r0, r1, lsl #2
 8002dc2:      	str	r0, [sp, #0xc]
 8002dc4:      	ldr	r0, [sp, #0xc]
 8002dc6:      	str	r0, [sp]
 8002dc8:      	b	#-0x2 <core::ptr::const_ptr::<impl *const T>::offset::hbc343aeda38813d6+0x12>
;     }
 8002dca:      	ldr	r0, [sp]
 8002dcc:      	add	sp, #0x10
 8002dce:      	bx	lr

08002dd0 <core::slice::<impl [T]>::len::h6e086f52c5e7acd9>:
;     pub const fn len(&self) -> usize {
 8002dd0:      	sub	sp, #0x10
 8002dd2:      	str	r0, [sp, #0x8]
 8002dd4:      	str	r1, [sp, #0xc]
;         unsafe { crate::ptr::Repr { rust: self }.raw.len }
 8002dd6:      	str	r0, [sp]
 8002dd8:      	str	r1, [sp, #0x4]
 8002dda:      	ldr	r0, [sp, #0x4]
;     }
 8002ddc:      	add	sp, #0x10
 8002dde:      	bx	lr

08002de0 <core::slice::<impl [T]>::len::hf9a39a26dc83e1a7>:
;     pub const fn len(&self) -> usize {
 8002de0:      	sub	sp, #0x10
 8002de2:      	str	r0, [sp, #0x8]
 8002de4:      	str	r1, [sp, #0xc]
;         unsafe { crate::ptr::Repr { rust: self }.raw.len }
 8002de6:      	str	r0, [sp]
 8002de8:      	str	r1, [sp, #0x4]
 8002dea:      	ldr	r0, [sp, #0x4]
;     }
 8002dec:      	add	sp, #0x10
 8002dee:      	bx	lr

08002df0 <core::slice::<impl [T]>::as_ptr::h8cf58f46d27b5e5d>:
;     pub const fn as_ptr(&self) -> *const T {
 8002df0:      	sub	sp, #0x8
 8002df2:      	str	r0, [sp]
 8002df4:      	str	r1, [sp, #0x4]
;     }
 8002df6:      	add	sp, #0x8
 8002df8:      	bx	lr

08002dfa <core::slice::<impl [T]>::as_ptr::hafa5fddd57e45cbb>:
;     pub const fn as_ptr(&self) -> *const T {
 8002dfa:      	sub	sp, #0x8
 8002dfc:      	str	r0, [sp]
 8002dfe:      	str	r1, [sp, #0x4]
;     }
 8002e00:      	add	sp, #0x8
 8002e02:      	bx	lr

08002e04 <core::slice::index::<impl core::ops::index::IndexMut<I> for [T]>::index_mut::h961b4ced836b995c>:
;     fn index_mut(&mut self, index: I) -> &mut I::Output {
 8002e04:      	push	{r7, lr}
 8002e06:      	mov	r7, sp
 8002e08:      	sub	sp, #0x18
 8002e0a:      	str	r0, [sp, #0xc]
 8002e0c:      	str	r1, [sp, #0x10]
;         index.index_mut(self)
 8002e0e:      	bl	#0x134
 8002e12:      	str	r0, [sp, #0x8]
 8002e14:      	str	r1, [sp, #0x4]
 8002e16:      	b	#-0x2 <core::slice::index::<impl core::ops::index::IndexMut<I> for [T]>::index_mut::h961b4ced836b995c+0x14>
;     }
 8002e18:      	ldr	r0, [sp, #0x8]
 8002e1a:      	ldr	r1, [sp, #0x4]
 8002e1c:      	add	sp, #0x18
 8002e1e:      	pop	{r7, pc}

08002e20 <core::slice::index::<impl core::ops::index::IndexMut<I> for [T]>::index_mut::hbe231f480d92eaa2>:
;     fn index_mut(&mut self, index: I) -> &mut I::Output {
 8002e20:      	push	{r7, lr}
 8002e22:      	mov	r7, sp
 8002e24:      	sub	sp, #0x20
 8002e26:      	str	r0, [sp, #0x14]
 8002e28:      	str	r1, [sp, #0x18]
 8002e2a:      	str	r2, [sp, #0x1c]
;         index.index_mut(self)
 8002e2c:      	str	r0, [sp, #0x10]
 8002e2e:      	mov	r0, r2
 8002e30:      	ldr	r2, [sp, #0x10]
 8002e32:      	str	r1, [sp, #0xc]
 8002e34:      	mov	r1, r2
 8002e36:      	ldr	r2, [sp, #0xc]
 8002e38:      	bl	#0xca
 8002e3c:      	str	r0, [sp, #0x8]
 8002e3e:      	str	r1, [sp, #0x4]
 8002e40:      	b	#-0x2 <core::slice::index::<impl core::ops::index::IndexMut<I> for [T]>::index_mut::hbe231f480d92eaa2+0x22>
;     }
 8002e42:      	ldr	r0, [sp, #0x8]
 8002e44:      	ldr	r1, [sp, #0x4]
 8002e46:      	add	sp, #0x20
 8002e48:      	pop	{r7, pc}

08002e4a <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::get_unchecked_mut::hf92bbe5ee5085414>:
;     unsafe fn get_unchecked_mut(self, slice: *mut [T]) -> *mut [T] {
 8002e4a:      	push	{r7, lr}
 8002e4c:      	mov	r7, sp
 8002e4e:      	sub	sp, #0x28
 8002e50:      	str	r0, [sp, #0x18]
 8002e52:      	str	r1, [sp, #0x1c]
 8002e54:      	str	r2, [sp, #0x20]
 8002e56:      	str	r3, [sp, #0x24]
;             ptr::slice_from_raw_parts_mut(slice.as_mut_ptr().add(self.start), self.end - self.start)
 8002e58:      	str	r0, [sp, #0x14]
 8002e5a:      	mov	r0, r2
 8002e5c:      	str	r1, [sp, #0x10]
 8002e5e:      	mov	r1, r3
 8002e60:      	bl	#0x106
 8002e64:      	str	r0, [sp, #0xc]
 8002e66:      	b	#-0x2 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::get_unchecked_mut::hf92bbe5ee5085414+0x1e>
 8002e68:      	ldr	r0, [sp, #0xc]
 8002e6a:      	ldr	r1, [sp, #0x14]
 8002e6c:      	bl	#-0x131e
 8002e70:      	str	r0, [sp, #0x8]
 8002e72:      	b	#-0x2 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::get_unchecked_mut::hf92bbe5ee5085414+0x2a>
 8002e74:      	ldr	r0, [sp, #0x10]
 8002e76:      	ldr	r1, [sp, #0x14]
 8002e78:      	subs	r1, r0, r1
 8002e7a:      	ldr	r0, [sp, #0x8]
 8002e7c:      	bl	#0xd0
 8002e80:      	str	r0, [sp, #0x4]
 8002e82:      	str	r1, [sp]
 8002e84:      	b	#-0x2 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::get_unchecked_mut::hf92bbe5ee5085414+0x3c>
;     }
 8002e86:      	ldr	r0, [sp, #0x4]
 8002e88:      	ldr	r1, [sp]
 8002e8a:      	add	sp, #0x28
 8002e8c:      	pop	{r7, pc}

08002e8e <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b>:
;     fn index_mut(self, slice: &mut [T]) -> &mut [T] {
 8002e8e:      	push	{r7, lr}
 8002e90:      	mov	r7, sp
 8002e92:      	sub	sp, #0x38
 8002e94:      	ldr.w	r12, [r7, #0x8]
 8002e98:      	str	r0, [sp, #0x28]
 8002e9a:      	str	r1, [sp, #0x2c]
 8002e9c:      	str	r2, [sp, #0x30]
 8002e9e:      	str	r3, [sp, #0x34]
;         if self.start > self.end {
 8002ea0:      	cmp	r0, r1
 8002ea2:      	str	r3, [sp, #0x24]
 8002ea4:      	str	r2, [sp, #0x20]
 8002ea6:      	str	r1, [sp, #0x1c]
 8002ea8:      	str	r0, [sp, #0x18]
 8002eaa:      	str.w	r12, [sp, #0x14]
 8002eae:      	bls	#0xc <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x30>
 8002eb0:      	b	#-0x2 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x24>
;             slice_index_order_fail(self.start, self.end);
 8002eb2:      	ldr	r0, [sp, #0x18]
 8002eb4:      	ldr	r1, [sp, #0x1c]
 8002eb6:      	ldr	r2, [sp, #0x14]
 8002eb8:      	bl	#-0x928
 8002ebc:      	trap
;         } else if self.end > slice.len() {
 8002ebe:      	ldr	r0, [sp, #0x20]
 8002ec0:      	ldr	r1, [sp, #0x24]
 8002ec2:      	bl	#-0xe6
 8002ec6:      	str	r0, [sp, #0x10]
 8002ec8:      	b	#-0x2 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x3c>
 8002eca:      	ldr	r0, [sp, #0x1c]
 8002ecc:      	ldr	r1, [sp, #0x10]
 8002ece:      	cmp	r0, r1
 8002ed0:      	bls	#0xc <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x52>
 8002ed2:      	b	#-0x2 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x46>
;             slice_end_index_len_fail(self.end, slice.len());
 8002ed4:      	ldr	r0, [sp, #0x20]
 8002ed6:      	ldr	r1, [sp, #0x24]
 8002ed8:      	bl	#-0xfc
 8002edc:      	str	r0, [sp, #0xc]
 8002ede:      	b	#0x10 <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x64>
;         unsafe { &mut *self.get_unchecked_mut(slice) }
 8002ee0:      	ldr	r0, [sp, #0x18]
 8002ee2:      	ldr	r1, [sp, #0x1c]
 8002ee4:      	ldr	r2, [sp, #0x20]
 8002ee6:      	ldr	r3, [sp, #0x24]
 8002ee8:      	bl	#-0xa2
 8002eec:      	str	r0, [sp, #0x8]
 8002eee:      	str	r1, [sp, #0x4]
 8002ef0:      	b	#0xa <<core::ops::range::Range<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6f10deba2c5b041b+0x70>
;             slice_end_index_len_fail(self.end, slice.len());
 8002ef2:      	ldr	r0, [sp, #0x1c]
 8002ef4:      	ldr	r1, [sp, #0xc]
 8002ef6:      	ldr	r2, [sp, #0x14]
 8002ef8:      	bl	#-0x9aa
 8002efc:      	trap
;     }
 8002efe:      	ldr	r0, [sp, #0x8]
 8002f00:      	ldr	r1, [sp, #0x4]
 8002f02:      	add	sp, #0x38
 8002f04:      	pop	{r7, pc}

08002f06 <<core::ops::range::RangeTo<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6ce6bc3276cf679b>:
;     fn index_mut(self, slice: &mut [T]) -> &mut [T] {
 8002f06:      	push	{r7, lr}
 8002f08:      	mov	r7, sp
 8002f0a:      	sub	sp, #0x28
 8002f0c:      	str	r0, [sp, #0x1c]
 8002f0e:      	str	r1, [sp, #0x20]
 8002f10:      	str	r2, [sp, #0x24]
 8002f12:      	mov.w	r12, #0x0
;         (0..self.end).index_mut(slice)
 8002f16:      	str.w	r12, [sp, #0x14]
 8002f1a:      	str	r0, [sp, #0x18]
 8002f1c:      	ldr	r0, [sp, #0x14]
 8002f1e:      	ldr.w	r12, [sp, #0x18]
 8002f22:      	mov	lr, sp
 8002f24:      	str.w	r3, [lr]
 8002f28:      	str	r1, [sp, #0x10]
 8002f2a:      	mov	r1, r12
 8002f2c:      	ldr	r3, [sp, #0x10]
 8002f2e:      	str	r2, [sp, #0xc]
 8002f30:      	mov	r2, r3
 8002f32:      	ldr	r3, [sp, #0xc]
 8002f34:      	bl	#-0xaa
 8002f38:      	str	r0, [sp, #0x8]
 8002f3a:      	str	r1, [sp, #0x4]
 8002f3c:      	b	#-0x2 <<core::ops::range::RangeTo<usize> as core::slice::index::SliceIndex<[T]>>::index_mut::h6ce6bc3276cf679b+0x38>
;     }
 8002f3e:      	ldr	r0, [sp, #0x8]
 8002f40:      	ldr	r1, [sp, #0x4]
 8002f42:      	add	sp, #0x28
 8002f44:      	pop	{r7, pc}

08002f46 <<core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index_mut::h3d26f4c76c53a700>:
;     fn index_mut(self, slice: &mut [T]) -> &mut [T] {
 8002f46:      	sub	sp, #0xc
 8002f48:      	str	r0, [sp, #0x4]
 8002f4a:      	str	r1, [sp, #0x8]
;     }
 8002f4c:      	add	sp, #0xc
 8002f4e:      	bx	lr

08002f50 <core::ptr::slice_from_raw_parts_mut::hb140b917a009bba4>:
; pub const fn slice_from_raw_parts_mut<T>(data: *mut T, len: usize) -> *mut [T] {
 8002f50:      	sub	sp, #0x18
 8002f52:      	str	r0, [sp, #0x10]
 8002f54:      	str	r1, [sp, #0x14]
;     unsafe { Repr { raw: FatPtr { data, len } }.rust_mut }
 8002f56:      	str	r0, [sp, #0x8]
 8002f58:      	str	r1, [sp, #0xc]
 8002f5a:      	ldr	r0, [sp, #0x8]
 8002f5c:      	ldr	r1, [sp, #0xc]
 8002f5e:      	str	r0, [sp]
 8002f60:      	str	r1, [sp, #0x4]
 8002f62:      	ldr	r0, [sp]
 8002f64:      	ldr	r1, [sp, #0x4]
; }
 8002f66:      	add	sp, #0x18
 8002f68:      	bx	lr

08002f6a <core::ptr::mut_ptr::<impl *mut [T]>::as_mut_ptr::he759d575b07d2f0b>:
;     pub const fn as_mut_ptr(self) -> *mut T {
 8002f6a:      	sub	sp, #0x8
 8002f6c:      	str	r0, [sp]
 8002f6e:      	str	r1, [sp, #0x4]
;     }
 8002f70:      	add	sp, #0x8
 8002f72:      	bx	lr

08002f74 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE>:
;     pub fn ok(self) -> Option<T> {
 8002f74:      	sub	sp, #0x8
 8002f76:      	mov	r1, r0
 8002f78:      	strb.w	r0, [sp, #0x2]
;             Ok(x) => Some(x),
 8002f7c:      	ldrb.w	r0, [sp, #0x2]
 8002f80:      	lsls	r2, r0, #0x1f
 8002f82:      	cmp	r2, #0x0
 8002f84:      	beq	#0xa <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x1e>
 8002f86:      	b	#-0x2 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x14>
 8002f88:      	movs	r0, #0x0
;             Err(_) => None,
 8002f8a:      	strb.w	r0, [sp, #0x3]
;         match self {
 8002f8e:      	b	#0x12 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x30>
 8002f90:      	trap
 8002f92:      	movs	r0, #0x1
;             Ok(x) => Some(x),
 8002f94:      	strb.w	r0, [sp, #0x3]
;     }
 8002f98:      	b	#0x8 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x30>
 8002f9a:      	ldrb.w	r0, [sp, #0x3]
 8002f9e:      	add	sp, #0x8
 8002fa0:      	bx	lr
 8002fa2:      	b	#-0xc <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x26>
 8002fa4:      	ldrb.w	r0, [sp, #0x2]
 8002fa8:      	lsls	r0, r0, #0x1f
 8002faa:      	cmp	r0, #0x0
 8002fac:      	beq	#-0x16 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x26>
 8002fae:      	b	#-0x10 <_ZN4core6result19Result$LT$T$C$E$GT$2ok17hfa0cb494b83a109fE+0x2e>

08002fb0 <cortex_m::itm::write_words::h8c1f2da76a99d2b5>:
; unsafe fn write_words(stim: &mut Stim, bytes: &[u32]) {
 8002fb0:      	push	{r7, lr}
 8002fb2:      	mov	r7, sp
 8002fb4:      	sub	sp, #0x58
 8002fb6:      	str	r0, [sp, #0x44]
 8002fb8:      	str	r1, [sp, #0x48]
 8002fba:      	str	r2, [sp, #0x4c]
;     let mut p = bytes.as_ptr();
 8002fbc:      	str	r0, [sp, #0x24]
 8002fbe:      	mov	r0, r1
 8002fc0:      	str	r1, [sp, #0x20]
 8002fc2:      	mov	r1, r2
 8002fc4:      	str	r2, [sp, #0x1c]
 8002fc6:      	bl	#-0x1d0
 8002fca:      	str	r0, [sp, #0x28]
 8002fcc:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x1e>
;     for _ in 0..bytes.len() {
 8002fce:      	ldr	r0, [sp, #0x20]
 8002fd0:      	ldr	r1, [sp, #0x1c]
 8002fd2:      	bl	#-0x206
 8002fd6:      	str	r0, [sp, #0x18]
 8002fd8:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x2a>
 8002fda:      	movs	r0, #0x0
;     for _ in 0..bytes.len() {
 8002fdc:      	str	r0, [sp, #0x2c]
 8002fde:      	ldr	r0, [sp, #0x18]
 8002fe0:      	str	r0, [sp, #0x30]
 8002fe2:      	ldr	r0, [sp, #0x2c]
 8002fe4:      	ldr	r1, [sp, #0x30]
 8002fe6:      	bl	#0x36c
 8002fea:      	str	r0, [sp, #0x14]
 8002fec:      	str	r1, [sp, #0x10]
 8002fee:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x40>
 8002ff0:      	ldr	r0, [sp, #0x14]
 8002ff2:      	str	r0, [sp, #0x34]
 8002ff4:      	ldr	r1, [sp, #0x10]
 8002ff6:      	str	r1, [sp, #0x38]
 8002ff8:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x4a>
 8002ffa:      	add	r0, sp, #0x34
;     for _ in 0..bytes.len() {
 8002ffc:      	bl	#0x2fa
 8003000:      	str	r1, [sp, #0x40]
 8003002:      	str	r0, [sp, #0x3c]
 8003004:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x56>
 8003006:      	ldr	r0, [sp, #0x3c]
 8003008:      	cmp	r0, #0x0
 800300a:      	beq	#0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x60>
 800300c:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x5e>
 800300e:      	b	#0x4 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x66>
; }
 8003010:      	add	sp, #0x58
 8003012:      	pop	{r7, pc}
;     for _ in 0..bytes.len() {
 8003014:      	trap
 8003016:      	ldr	r0, [sp, #0x40]
 8003018:      	str	r0, [sp, #0x50]
 800301a:      	str	r0, [sp, #0x54]
;         while !stim.is_fifo_ready() {}
 800301c:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x6e>
 800301e:      	ldr	r0, [sp, #0x24]
 8003020:      	bl	#0x412
 8003024:      	str	r0, [sp, #0xc]
 8003026:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x78>
 8003028:      	ldr	r0, [sp, #0xc]
 800302a:      	lsls	r1, r0, #0x1f
 800302c:      	cmp	r1, #0x0
 800302e:      	beq	#0xa <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x8c>
 8003030:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x82>
;         stim.write_u32(ptr::read(p));
 8003032:      	ldr	r0, [sp, #0x28]
 8003034:      	bl	#-0x1628
 8003038:      	str	r0, [sp, #0x8]
 800303a:      	b	#0x0 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x8e>
;         while !stim.is_fifo_ready() {}
 800303c:      	b	#-0x22 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x6e>
;         stim.write_u32(ptr::read(p));
 800303e:      	ldr	r0, [sp, #0x24]
 8003040:      	ldr	r1, [sp, #0x8]
 8003042:      	bl	#0x3ce
 8003046:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x98>
;         p = p.offset(1);
 8003048:      	ldr	r0, [sp, #0x28]
 800304a:      	movs	r1, #0x1
 800304c:      	bl	#-0x298
 8003050:      	str	r0, [sp, #0x4]
 8003052:      	b	#-0x2 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0xa4>
 8003054:      	ldr	r0, [sp, #0x4]
 8003056:      	str	r0, [sp, #0x28]
;     for _ in 0..bytes.len() {
 8003058:      	b	#-0x62 <cortex_m::itm::write_words::h8c1f2da76a99d2b5+0x4a>

0800305a <cortex_m::itm::write_aligned_impl::h5790b6856174c279>:
; unsafe fn write_aligned_impl(port: &mut Stim, buffer: &[u8]) {
 800305a:      	push	{r7, lr}
 800305c:      	mov	r7, sp
 800305e:      	sub	sp, #0x60
 8003060:      	str	r0, [sp, #0x4c]
 8003062:      	str	r1, [sp, #0x50]
 8003064:      	str	r2, [sp, #0x54]
;     let len = buffer.len();
 8003066:      	str	r0, [sp, #0x3c]
 8003068:      	mov	r0, r1
 800306a:      	str	r1, [sp, #0x38]
 800306c:      	mov	r1, r2
 800306e:      	str	r2, [sp, #0x34]
 8003070:      	bl	#-0x294
 8003074:      	mov	r1, r0
 8003076:      	str	r0, [sp, #0x58]
 8003078:      	str	r1, [sp, #0x30]
 800307a:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x22>
;     if len == 0 {
 800307c:      	ldr	r0, [sp, #0x30]
 800307e:      	cmp	r0, #0x0
 8003080:      	bne	#0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x2c>
 8003082:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x2a>
; }
 8003084:      	b	#0xe6 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x114>
;     let split = len & !0b11;
 8003086:      	ldr	r0, [sp, #0x30]
 8003088:      	bic	r1, r0, #0x3
 800308c:      	mov	r2, r1
 800308e:      	str	r1, [sp, #0x5c]
;         slice::from_raw_parts(buffer.as_ptr() as *const u32, split >> 2),
 8003090:      	ldr	r0, [sp, #0x38]
 8003092:      	ldr	r1, [sp, #0x34]
 8003094:      	str	r2, [sp, #0x2c]
 8003096:      	bl	#-0x2aa
 800309a:      	str	r0, [sp, #0x28]
 800309c:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x44>
 800309e:      	ldr	r0, [sp, #0x28]
 80030a0:      	ldr	r1, [sp, #0x2c]
 80030a2:      	lsrs	r2, r1, #0x2
 80030a4:      	str	r0, [sp, #0x24]
 80030a6:      	str	r2, [sp, #0x20]
 80030a8:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x50>
 80030aa:      	ldr	r0, [sp, #0x24]
 80030ac:      	ldr	r1, [sp, #0x20]
 80030ae:      	bl	#0x2fa
 80030b2:      	str	r0, [sp, #0x1c]
 80030b4:      	str	r1, [sp, #0x18]
 80030b6:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x5e>
;     write_words(
 80030b8:      	ldr	r0, [sp, #0x3c]
 80030ba:      	ldr	r1, [sp, #0x1c]
 80030bc:      	ldr	r2, [sp, #0x18]
 80030be:      	bl	#-0x112
 80030c2:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x6a>
;     let mut left = len & 0b11;
 80030c4:      	ldr	r0, [sp, #0x30]
 80030c6:      	and	r1, r0, #0x3
 80030ca:      	str	r1, [sp, #0x44]
;     let mut ptr = buffer.as_ptr().add(split);
 80030cc:      	ldr	r0, [sp, #0x38]
 80030ce:      	ldr	r1, [sp, #0x34]
 80030d0:      	bl	#-0x2e4
 80030d4:      	str	r0, [sp, #0x14]
 80030d6:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x7e>
 80030d8:      	ldr	r0, [sp, #0x14]
 80030da:      	ldr	r1, [sp, #0x2c]
 80030dc:      	bl	#-0x356
 80030e0:      	str	r0, [sp, #0x48]
 80030e2:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x8a>
;     if left > 1 {
 80030e4:      	ldr	r0, [sp, #0x44]
 80030e6:      	cmp	r0, #0x2
 80030e8:      	blo	#0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x94>
 80030ea:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x92>
;         while !port.is_fifo_ready() {}
 80030ec:      	b	#0x0 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x96>
;     if left > 1 {
 80030ee:      	b	#0x4a <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xe2>
;         while !port.is_fifo_ready() {}
 80030f0:      	ldr	r0, [sp, #0x3c]
 80030f2:      	bl	#0x340
 80030f6:      	str	r0, [sp, #0x10]
 80030f8:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xa0>
 80030fa:      	ldr	r0, [sp, #0x10]
 80030fc:      	lsls	r1, r0, #0x1f
 80030fe:      	cmp	r1, #0x0
 8003100:      	beq	#0xa <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xb4>
 8003102:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xaa>
;         port.write_u16(ptr::read(ptr as *const u16));
 8003104:      	ldr	r0, [sp, #0x48]
 8003106:      	bl	#-0x1696
 800310a:      	str	r0, [sp, #0xc]
 800310c:      	b	#0x0 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xb6>
;         while !port.is_fifo_ready() {}
 800310e:      	b	#-0x22 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x96>
;         port.write_u16(ptr::read(ptr as *const u16));
 8003110:      	ldr	r0, [sp, #0x3c]
 8003112:      	ldr	r1, [sp, #0xc]
 8003114:      	bl	#0x2d6
 8003118:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xc0>
;         ptr = ptr.offset(2);
 800311a:      	ldr	r0, [sp, #0x48]
 800311c:      	movs	r1, #0x2
 800311e:      	bl	#-0x380
 8003122:      	str	r0, [sp, #0x8]
 8003124:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xcc>
 8003126:      	ldr	r0, [sp, #0x8]
 8003128:      	str	r0, [sp, #0x48]
;         left -= 2;
 800312a:      	ldr	r1, [sp, #0x44]
 800312c:      	subs	r2, r1, #0x2
 800312e:      	cmp	r1, #0x2
 8003130:      	str	r2, [sp, #0x4]
 8003132:      	blo	#0x3c <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x118>
 8003134:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xdc>
 8003136:      	ldr	r0, [sp, #0x4]
 8003138:      	str	r0, [sp, #0x44]
;     if left > 1 {
 800313a:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xe2>
;     if left == 1 {
 800313c:      	ldr	r0, [sp, #0x44]
 800313e:      	cmp	r0, #0x1
 8003140:      	bne	#0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xec>
 8003142:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xea>
;         while !port.is_fifo_ready() {}
 8003144:      	b	#0x0 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xee>
;     if left == 1 {
 8003146:      	b	#0x22 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x112>
;         while !port.is_fifo_ready() {}
 8003148:      	ldr	r0, [sp, #0x3c]
 800314a:      	bl	#0x2e8
 800314e:      	str	r0, [sp]
 8003150:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xf8>
 8003152:      	ldr	r0, [sp]
 8003154:      	lsls	r1, r0, #0x1f
 8003156:      	cmp	r1, #0x0
 8003158:      	beq	#0xc <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x10e>
 800315a:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x102>
;         port.write_u8(*ptr);
 800315c:      	ldr	r0, [sp, #0x48]
 800315e:      	ldrb	r1, [r0]
 8003160:      	ldr	r0, [sp, #0x3c]
 8003162:      	bl	#0x262
 8003166:      	b	#0x0 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x110>
;         while !port.is_fifo_ready() {}
 8003168:      	b	#-0x24 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0xee>
;     if left == 1 {
 800316a:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x112>
; }
 800316c:      	b	#-0x2 <cortex_m::itm::write_aligned_impl::h5790b6856174c279+0x114>
 800316e:      	add	sp, #0x60
 8003170:      	pop	{r7, pc}
;         left -= 2;
 8003172:      	movw	r0, #0x3ca0
 8003176:      	movt	r0, #0x800
 800317a:      	movw	r2, #0x3c88
 800317e:      	movt	r2, #0x800
 8003182:      	movs	r1, #0x21
 8003184:      	bl	#-0x14d6
 8003188:      	trap

0800318a <cortex_m::itm::write_all::hc4695574e6c3e07e>:
; pub fn write_all(port: &mut Stim, buffer: &[u8]) {
 800318a:      	push	{r7, lr}
 800318c:      	mov	r7, sp
 800318e:      	sub	sp, #0x50
 8003190:      	str	r0, [sp, #0x44]
 8003192:      	str	r1, [sp, #0x48]
 8003194:      	str	r2, [sp, #0x4c]
;         let mut len = buffer.len();
 8003196:      	str	r0, [sp, #0x34]
 8003198:      	mov	r0, r1
 800319a:      	str	r1, [sp, #0x30]
 800319c:      	mov	r1, r2
 800319e:      	str	r2, [sp, #0x2c]
 80031a0:      	bl	#-0x3c4
 80031a4:      	str	r0, [sp, #0x3c]
 80031a6:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x1e>
;         let mut ptr = buffer.as_ptr();
 80031a8:      	ldr	r0, [sp, #0x30]
 80031aa:      	ldr	r1, [sp, #0x2c]
 80031ac:      	bl	#-0x3c0
 80031b0:      	str	r0, [sp, #0x40]
 80031b2:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x2a>
;         if len == 0 {
 80031b4:      	ldr	r0, [sp, #0x3c]
 80031b6:      	cmp	r0, #0x0
 80031b8:      	bne	#0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x34>
 80031ba:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x32>
; //! Low level access to Cortex-M processors
 80031bc:      	b	#0x104 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x13a>
;         if ptr as usize % 2 == 1 {
 80031be:      	ldrb.w	r0, [sp, #0x40]
 80031c2:      	lsls	r0, r0, #0x1f
 80031c4:      	cmp	r0, #0x0
 80031c6:      	beq	#0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x42>
 80031c8:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x40>
;             while !port.is_fifo_ready() {}
 80031ca:      	b	#0x0 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x44>
;         if ptr as usize % 2 == 1 {
 80031cc:      	b	#0x42 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x88>
;             while !port.is_fifo_ready() {}
 80031ce:      	ldr	r0, [sp, #0x34]
 80031d0:      	bl	#0x262
 80031d4:      	str	r0, [sp, #0x28]
 80031d6:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x4e>
 80031d8:      	ldr	r0, [sp, #0x28]
 80031da:      	lsls	r1, r0, #0x1f
 80031dc:      	cmp	r1, #0x0
 80031de:      	beq	#0xc <cortex_m::itm::write_all::hc4695574e6c3e07e+0x64>
 80031e0:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x58>
;             port.write_u8(*ptr);
 80031e2:      	ldr	r0, [sp, #0x40]
 80031e4:      	ldrb	r1, [r0]
 80031e6:      	ldr	r0, [sp, #0x34]
 80031e8:      	bl	#0x1dc
 80031ec:      	b	#0x0 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x66>
;             while !port.is_fifo_ready() {}
 80031ee:      	b	#-0x24 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x44>
;             ptr = ptr.offset(1);
 80031f0:      	ldr	r0, [sp, #0x40]
 80031f2:      	movs	r1, #0x1
 80031f4:      	bl	#-0x456
 80031f8:      	str	r0, [sp, #0x24]
 80031fa:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x72>
 80031fc:      	ldr	r0, [sp, #0x24]
 80031fe:      	str	r0, [sp, #0x40]
;             len -= 1;
 8003200:      	ldr	r1, [sp, #0x3c]
 8003202:      	subs	r2, r1, #0x1
 8003204:      	cmp	r1, #0x1
 8003206:      	str	r2, [sp, #0x20]
 8003208:      	blo	#0xbe <cortex_m::itm::write_all::hc4695574e6c3e07e+0x140>
 800320a:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x82>
 800320c:      	ldr	r0, [sp, #0x20]
 800320e:      	str	r0, [sp, #0x3c]
;         if ptr as usize % 2 == 1 {
 8003210:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x88>
;         if ptr as usize % 4 == 2 {
 8003212:      	ldr	r0, [sp, #0x40]
 8003214:      	and	r0, r0, #0x3
 8003218:      	cmp	r0, #0x2
 800321a:      	bne	#0x8 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x9c>
 800321c:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x94>
;             if len > 1 {
 800321e:      	ldr	r0, [sp, #0x3c]
 8003220:      	cmp	r0, #0x1
 8003222:      	bhi	#0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x9e>
 8003224:      	b	#0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xa0>
;         if ptr as usize % 4 == 2 {
 8003226:      	b	#0x7e <cortex_m::itm::write_all::hc4695574e6c3e07e+0x11e>
;                 while !port.is_fifo_ready() {}
 8003228:      	b	#0x6 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xa8>
;                 if len == 1 {
 800322a:      	ldr	r0, [sp, #0x3c]
 800322c:      	cmp	r0, #0x1
 800322e:      	beq	#0x4c <cortex_m::itm::write_all::hc4695574e6c3e07e+0xf4>
 8003230:      	b	#0x4c <cortex_m::itm::write_all::hc4695574e6c3e07e+0xf6>
;                 while !port.is_fifo_ready() {}
 8003232:      	ldr	r0, [sp, #0x34]
 8003234:      	bl	#0x1fe
 8003238:      	str	r0, [sp, #0x1c]
 800323a:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xb2>
 800323c:      	ldr	r0, [sp, #0x1c]
 800323e:      	lsls	r1, r0, #0x1f
 8003240:      	cmp	r1, #0x0
 8003242:      	beq	#0xa <cortex_m::itm::write_all::hc4695574e6c3e07e+0xc6>
 8003244:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xbc>
;                 port.write_u16(ptr::read(ptr as *const u16));
 8003246:      	ldr	r0, [sp, #0x40]
 8003248:      	bl	#-0x17d8
 800324c:      	str	r0, [sp, #0x18]
 800324e:      	b	#0x0 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xc8>
;                 while !port.is_fifo_ready() {}
 8003250:      	b	#-0x22 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xa8>
;                 port.write_u16(ptr::read(ptr as *const u16));
 8003252:      	ldr	r0, [sp, #0x34]
 8003254:      	ldr	r1, [sp, #0x18]
 8003256:      	bl	#0x194
 800325a:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xd2>
;                 ptr = ptr.offset(2);
 800325c:      	ldr	r0, [sp, #0x40]
 800325e:      	movs	r1, #0x2
 8003260:      	bl	#-0x4c2
 8003264:      	str	r0, [sp, #0x14]
 8003266:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xde>
 8003268:      	ldr	r0, [sp, #0x14]
 800326a:      	str	r0, [sp, #0x40]
;                 len -= 2;
 800326c:      	ldr	r1, [sp, #0x3c]
 800326e:      	subs	r2, r1, #0x2
 8003270:      	cmp	r1, #0x2
 8003272:      	str	r2, [sp, #0x10]
 8003274:      	blo	#0x6a <cortex_m::itm::write_all::hc4695574e6c3e07e+0x158>
 8003276:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xee>
 8003278:      	ldr	r0, [sp, #0x10]
 800327a:      	str	r0, [sp, #0x3c]
;         if ptr as usize % 4 == 2 {
 800327c:      	b	#0x28 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x11e>
;                     while !port.is_fifo_ready() {}
 800327e:      	b	#0x0 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xf8>
;                 if len == 1 {
 8003280:      	b	#0x22 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x11c>
;                     while !port.is_fifo_ready() {}
 8003282:      	ldr	r0, [sp, #0x34]
 8003284:      	bl	#0x1ae
 8003288:      	str	r0, [sp, #0xc]
 800328a:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x102>
 800328c:      	ldr	r0, [sp, #0xc]
 800328e:      	lsls	r1, r0, #0x1f
 8003290:      	cmp	r1, #0x0
 8003292:      	beq	#0xc <cortex_m::itm::write_all::hc4695574e6c3e07e+0x118>
 8003294:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x10c>
;                     port.write_u8(*ptr);
 8003296:      	ldr	r0, [sp, #0x40]
 8003298:      	ldrb	r1, [r0]
 800329a:      	ldr	r0, [sp, #0x34]
 800329c:      	bl	#0x128
 80032a0:      	b	#0x0 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x11a>
;                     while !port.is_fifo_ready() {}
 80032a2:      	b	#-0x24 <cortex_m::itm::write_all::hc4695574e6c3e07e+0xf8>
;                 if len == 1 {
 80032a4:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x11c>
; //! Low level access to Cortex-M processors
 80032a6:      	b	#0x1a <cortex_m::itm::write_all::hc4695574e6c3e07e+0x13a>
;         write_aligned_impl(port, slice::from_raw_parts(ptr, len));
 80032a8:      	ldr	r0, [sp, #0x40]
 80032aa:      	ldr	r1, [sp, #0x3c]
 80032ac:      	bl	#0xe0
 80032b0:      	str	r0, [sp, #0x8]
 80032b2:      	str	r1, [sp, #0x4]
 80032b4:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x12c>
 80032b6:      	ldr	r0, [sp, #0x34]
 80032b8:      	ldr	r1, [sp, #0x8]
 80032ba:      	ldr	r2, [sp, #0x4]
 80032bc:      	bl	#-0x266
 80032c0:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x138>
; }
 80032c2:      	b	#0x0 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x13c>
 80032c4:      	b	#-0x2 <cortex_m::itm::write_all::hc4695574e6c3e07e+0x13c>
 80032c6:      	add	sp, #0x50
 80032c8:      	pop	{r7, pc}
;             len -= 1;
 80032ca:      	movw	r0, #0x3ca0
 80032ce:      	movt	r0, #0x800
 80032d2:      	movw	r2, #0x3cc4
 80032d6:      	movt	r2, #0x800
 80032da:      	movs	r1, #0x21
 80032dc:      	bl	#-0x162e
 80032e0:      	trap
;                 len -= 2;
 80032e2:      	movw	r0, #0x3ca0
 80032e6:      	movt	r0, #0x800
 80032ea:      	movw	r2, #0x3cd4
 80032ee:      	movt	r2, #0x800
 80032f2:      	movs	r1, #0x21
 80032f4:      	bl	#-0x1646
 80032f8:      	trap

080032fa <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e>:
;     fn next(&mut self) -> Option<A> {
 80032fa:      	push	{r7, lr}
 80032fc:      	mov	r7, sp
 80032fe:      	sub	sp, #0x28
 8003300:      	str	r0, [sp, #0x20]
;         if self.start < self.end {
 8003302:      	adds	r1, r0, #0x4
 8003304:      	str	r0, [sp, #0x14]
 8003306:      	bl	#0x6e
 800330a:      	str	r0, [sp, #0x10]
 800330c:      	b	#-0x2 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x14>
 800330e:      	ldr	r0, [sp, #0x10]
 8003310:      	lsls	r1, r0, #0x1f
 8003312:      	cmp	r1, #0x0
 8003314:      	beq	#0xa <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x28>
 8003316:      	b	#-0x2 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x1e>
;             let n = unsafe { Step::forward_unchecked(self.start.clone(), 1) };
 8003318:      	ldr	r0, [sp, #0x14]
 800331a:      	bl	#-0x1796
 800331e:      	str	r0, [sp, #0xc]
 8003320:      	b	#0x4 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x2e>
 8003322:      	movs	r0, #0x0
;             None
 8003324:      	str	r0, [sp, #0x18]
;         if self.start < self.end {
 8003326:      	b	#0x24 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x54>
 8003328:      	movs	r1, #0x1
;             let n = unsafe { Step::forward_unchecked(self.start.clone(), 1) };
 800332a:      	ldr	r0, [sp, #0xc]
 800332c:      	bl	#0x30
 8003330:      	mov	r1, r0
 8003332:      	str	r0, [sp, #0x24]
 8003334:      	str	r1, [sp, #0x8]
 8003336:      	b	#-0x2 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x3e>
;             Some(mem::replace(&mut self.start, n))
 8003338:      	ldr	r0, [sp, #0x14]
 800333a:      	ldr	r1, [sp, #0x8]
 800333c:      	bl	#-0x5ce
 8003340:      	str	r0, [sp, #0x4]
 8003342:      	b	#-0x2 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x4a>
 8003344:      	ldr	r0, [sp, #0x4]
 8003346:      	str	r0, [sp, #0x1c]
 8003348:      	movs	r1, #0x1
 800334a:      	str	r1, [sp, #0x18]
;         if self.start < self.end {
 800334c:      	b	#-0x2 <core::iter::range::<impl core::iter::traits::iterator::Iterator for core::ops::range::Range<A>>::next::hf8c8bd64d341340e+0x54>
;     }
 800334e:      	ldr	r0, [sp, #0x18]
 8003350:      	ldr	r1, [sp, #0x1c]
 8003352:      	add	sp, #0x28
 8003354:      	pop	{r7, pc}

08003356 <<I as core::iter::traits::collect::IntoIterator>::into_iter::h3b80a37a95616fb5>:
;     fn into_iter(self) -> I {
 8003356:      	sub	sp, #0x8
 8003358:      	str	r0, [sp]
 800335a:      	str	r1, [sp, #0x4]
;     }
 800335c:      	add	sp, #0x8
 800335e:      	bx	lr

08003360 <<usize as core::iter::range::Step>::forward_unchecked::h157152d667b00908>:
;         unsafe fn forward_unchecked(start: Self, n: usize) -> Self {
 8003360:      	push	{r7, lr}
 8003362:      	mov	r7, sp
 8003364:      	sub	sp, #0x10
 8003366:      	str	r0, [sp, #0x8]
 8003368:      	str	r1, [sp, #0xc]
;             unsafe { start.unchecked_add(n as Self) }
 800336a:      	bl	#-0x1832
 800336e:      	str	r0, [sp, #0x4]
 8003370:      	b	#-0x2 <<usize as core::iter::range::Step>::forward_unchecked::h157152d667b00908+0x12>
;         }
 8003372:      	ldr	r0, [sp, #0x4]
 8003374:      	add	sp, #0x10
 8003376:      	pop	{r7, pc}

08003378 <core::cmp::impls::<impl core::cmp::PartialOrd for usize>::lt::h6d346ef1ece0b912>:
;                 fn lt(&self, other: &$t) -> bool { (*self) < (*other) }
 8003378:      	sub	sp, #0x8
 800337a:      	str	r0, [sp]
 800337c:      	str	r1, [sp, #0x4]
 800337e:      	ldr	r0, [r0]
 8003380:      	ldr	r1, [r1]
 8003382:      	movs	r2, #0x0
 8003384:      	cmp	r0, r1
 8003386:      	it	lo
 8003388:      	movlo	r2, #0x1
 800338a:      	mov	r0, r2
 800338c:      	add	sp, #0x8
 800338e:      	bx	lr

08003390 <core::slice::raw::from_raw_parts::h7b68735056c5ed93>:
; pub unsafe fn from_raw_parts<'a, T>(data: *const T, len: usize) -> &'a [T] {
 8003390:      	push	{r7, lr}
 8003392:      	mov	r7, sp
 8003394:      	sub	sp, #0x10
 8003396:      	str	r0, [sp, #0x8]
 8003398:      	str	r1, [sp, #0xc]
;     unsafe { &*ptr::slice_from_raw_parts(data, len) }
 800339a:      	bl	#-0x1b08
 800339e:      	str	r0, [sp, #0x4]
 80033a0:      	str	r1, [sp]
 80033a2:      	b	#-0x2 <core::slice::raw::from_raw_parts::h7b68735056c5ed93+0x14>
; }
 80033a4:      	ldr	r0, [sp, #0x4]
 80033a6:      	ldr	r1, [sp]
 80033a8:      	add	sp, #0x10
 80033aa:      	pop	{r7, pc}

080033ac <core::slice::raw::from_raw_parts::hebfcf7821dbd8e56>:
; pub unsafe fn from_raw_parts<'a, T>(data: *const T, len: usize) -> &'a [T] {
 80033ac:      	push	{r7, lr}
 80033ae:      	mov	r7, sp
 80033b0:      	sub	sp, #0x10
 80033b2:      	str	r0, [sp, #0x8]
 80033b4:      	str	r1, [sp, #0xc]
;     unsafe { &*ptr::slice_from_raw_parts(data, len) }
 80033b6:      	bl	#-0x1b3e
 80033ba:      	str	r0, [sp, #0x4]
 80033bc:      	str	r1, [sp]
 80033be:      	b	#-0x2 <core::slice::raw::from_raw_parts::hebfcf7821dbd8e56+0x14>
; }
 80033c0:      	ldr	r0, [sp, #0x4]
 80033c2:      	ldr	r1, [sp]
 80033c4:      	add	sp, #0x10
 80033c6:      	pop	{r7, pc}

080033c8 <cortex_m::peripheral::itm::Stim::write_u8::h0136545faaeee3cc>:
;     pub fn write_u8(&mut self, value: u8) {
 80033c8:      	push	{r7, lr}
 80033ca:      	mov	r7, sp
 80033cc:      	sub	sp, #0x10
 80033ce:      	mov	r2, r1
 80033d0:      	str	r0, [sp, #0x8]
 80033d2:      	strb	r1, [r7, #-1]
;         unsafe { ptr::write_volatile(self.register.get() as *mut u8, value) }
 80033d6:      	str	r2, [sp, #0x4]
 80033d8:      	bl	#-0x185c
 80033dc:      	str	r0, [sp]
 80033de:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::write_u8::h0136545faaeee3cc+0x18>
 80033e0:      	ldr	r0, [sp]
 80033e2:      	ldr	r1, [sp, #0x4]
 80033e4:      	bl	#-0x1bd4
 80033e8:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::write_u8::h0136545faaeee3cc+0x22>
;     }
 80033ea:      	add	sp, #0x10
 80033ec:      	pop	{r7, pc}

080033ee <cortex_m::peripheral::itm::Stim::write_u16::h3ec3a9c8ffa62977>:
;     pub fn write_u16(&mut self, value: u16) {
 80033ee:      	push	{r7, lr}
 80033f0:      	mov	r7, sp
 80033f2:      	sub	sp, #0x10
 80033f4:      	mov	r2, r1
 80033f6:      	str	r0, [sp, #0x8]
 80033f8:      	strh	r1, [r7, #-2]
;         unsafe { ptr::write_volatile(self.register.get() as *mut u16, value) }
 80033fc:      	str	r2, [sp, #0x4]
 80033fe:      	bl	#-0x1882
 8003402:      	str	r0, [sp]
 8003404:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::write_u16::h3ec3a9c8ffa62977+0x18>
 8003406:      	ldr	r0, [sp]
 8003408:      	ldr	r1, [sp, #0x4]
 800340a:      	bl	#-0x1bda
 800340e:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::write_u16::h3ec3a9c8ffa62977+0x22>
;     }
 8003410:      	add	sp, #0x10
 8003412:      	pop	{r7, pc}

08003414 <cortex_m::peripheral::itm::Stim::write_u32::h77613c78e4dc2b70>:
;     pub fn write_u32(&mut self, value: u32) {
 8003414:      	push	{r7, lr}
 8003416:      	mov	r7, sp
 8003418:      	sub	sp, #0x10
 800341a:      	str	r0, [sp, #0x8]
 800341c:      	str	r1, [sp, #0xc]
;         unsafe { ptr::write_volatile(self.register.get(), value) }
 800341e:      	str	r1, [sp, #0x4]
 8003420:      	bl	#-0x18a4
 8003424:      	str	r0, [sp]
 8003426:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::write_u32::h77613c78e4dc2b70+0x14>
 8003428:      	ldr	r0, [sp]
 800342a:      	ldr	r1, [sp, #0x4]
 800342c:      	bl	#-0x1c0a
 8003430:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::write_u32::h77613c78e4dc2b70+0x1e>
;     }
 8003432:      	add	sp, #0x10
 8003434:      	pop	{r7, pc}

08003436 <cortex_m::peripheral::itm::Stim::is_fifo_ready::h3d23fcb00a54db43>:
;     pub fn is_fifo_ready(&self) -> bool {
 8003436:      	push	{r7, lr}
 8003438:      	mov	r7, sp
 800343a:      	sub	sp, #0x10
 800343c:      	str	r0, [sp, #0xc]
;         unsafe { ptr::read_volatile(self.register.get()) & 0b1 == 1 }
 800343e:      	bl	#-0x18c2
 8003442:      	str	r0, [sp, #0x8]
 8003444:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::is_fifo_ready::h3d23fcb00a54db43+0x10>
 8003446:      	ldr	r0, [sp, #0x8]
 8003448:      	bl	#-0x1c4c
 800344c:      	str	r0, [sp, #0x4]
 800344e:      	b	#-0x2 <cortex_m::peripheral::itm::Stim::is_fifo_ready::h3d23fcb00a54db43+0x1a>
;     }
 8003450:      	ldr	r0, [sp, #0x4]
 8003452:      	and	r0, r0, #0x1
 8003456:      	add	sp, #0x10
 8003458:      	pop	{r7, pc}

0800345a <cortex_m::interrupt::disable::hcb325719e1c90921>:
; pub fn disable() {
 800345a:      	push	{r7, lr}
 800345c:      	mov	r7, sp
;     call_asm!(__cpsid());
 800345e:      	bl	#-0x18d0
 8003462:      	b	#-0x2 <cortex_m::interrupt::disable::hcb325719e1c90921+0xa>
; }
 8003464:      	pop	{r7, pc}

08003466 <__aeabi_memcpy>:
 8003466:      	push	{r4, r5, r6, r7, lr}
 8003468:      	add	r7, sp, #0xc
 800346a:      	str	r8, [sp, #-4]!
 800346e:      	cbz	r2, #0x10
 8003470:      	subs	r3, r2, #0x1
 8003472:      	and	r12, r2, #0x3
 8003476:      	cmp	r3, #0x3
 8003478:      	bhs	#0xc <__aeabi_memcpy+0x22>
 800347a:      	movs	r2, #0x0
 800347c:      	cmp.w	r12, #0x0
 8003480:      	bne	#0x3e <__aeabi_memcpy+0x5c>
 8003482:      	ldr	r8, [sp], #4
 8003486:      	pop	{r4, r5, r6, r7, pc}
 8003488:      	bic	r2, r2, #0x3
 800348c:      	add.w	lr, r0, #0x1
 8003490:      	rsbs	r4, r2, #0
 8003492:      	add.w	r8, r1, #0x1
 8003496:      	mvn	r2, #0x3
 800349a:      	add.w	r5, r8, r2
 800349e:      	add.w	r3, lr, r2
 80034a2:      	adds	r2, #0x4
 80034a4:      	ldrb	r6, [r5, #0x3]
 80034a6:      	strb	r6, [r3, #0x3]
 80034a8:      	ldrb	r6, [r5, #0x4]
 80034aa:      	strb	r6, [r3, #0x4]
 80034ac:      	ldrb	r6, [r5, #0x5]
 80034ae:      	strb	r6, [r3, #0x5]
 80034b0:      	ldrb	r5, [r5, #0x6]
 80034b2:      	strb	r5, [r3, #0x6]
 80034b4:      	adds	r3, r4, r2
 80034b6:      	adds	r3, #0x4
 80034b8:      	bne	#-0x22 <__aeabi_memcpy+0x34>
 80034ba:      	adds	r2, #0x4
 80034bc:      	cmp.w	r12, #0x0
 80034c0:      	beq	#-0x42 <__aeabi_memcpy+0x1c>
 80034c2:      	ldrb	r3, [r1, r2]
 80034c4:      	cmp.w	r12, #0x1
 80034c8:      	strb	r3, [r0, r2]
 80034ca:      	beq	#-0x4c <__aeabi_memcpy+0x1c>
 80034cc:      	adds	r3, r2, #0x1
 80034ce:      	cmp.w	r12, #0x2
 80034d2:      	ldrb	r6, [r1, r3]
 80034d4:      	strb	r6, [r0, r3]
 80034d6:      	beq	#-0x58 <__aeabi_memcpy+0x1c>
 80034d8:      	adds	r2, #0x2
 80034da:      	ldrb	r1, [r1, r2]
 80034dc:      	strb	r1, [r0, r2]
 80034de:      	ldr	r8, [sp], #4
 80034e2:      	pop	{r4, r5, r6, r7, pc}

080034e4 <__aeabi_memcpy4>:
 80034e4:      	push	{r4, r5, r7, lr}
 80034e6:      	add	r7, sp, #0x8
 80034e8:      	cmp	r2, #0x4
 80034ea:      	blo	#0x62 <__aeabi_memcpy4+0x6c>
 80034ec:      	sub.w	r12, r2, #0x4
 80034f0:      	movs	r3, #0x1
 80034f2:      	add.w	r3, r3, r12, lsr #2
 80034f6:      	ands	lr, r3, #0x3
 80034fa:      	beq	#0x2e <__aeabi_memcpy4+0x48>
 80034fc:      	mov	r3, r1
 80034fe:      	mov	r4, r0
 8003500:      	ldr	r5, [r3], #4
 8003504:      	cmp.w	lr, #0x1
 8003508:      	str	r5, [r4], #4
 800350c:      	bne	#0xc <__aeabi_memcpy4+0x38>
 800350e:      	mov	r2, r12
 8003510:      	mov	r0, r4
 8003512:      	mov	r1, r3
 8003514:      	cmp.w	r12, #0xc
 8003518:      	bhs	#0x16 <__aeabi_memcpy4+0x4e>
 800351a:      	b	#0x32 <__aeabi_memcpy4+0x6c>
 800351c:      	ldr	r3, [r1, #0x4]
 800351e:      	cmp.w	lr, #0x2
 8003522:      	str	r3, [r0, #0x4]
 8003524:      	bne	#0x30 <__aeabi_memcpy4+0x74>
 8003526:      	subs	r2, #0x8
 8003528:      	adds	r1, #0x8
 800352a:      	adds	r0, #0x8
 800352c:      	cmp.w	r12, #0xc
 8003530:      	blo	#0x1c <__aeabi_memcpy4+0x6c>
 8003532:      	ldr	r3, [r1]
 8003534:      	subs	r2, #0x10
 8003536:      	str	r3, [r0]
 8003538:      	cmp	r2, #0x3
 800353a:      	ldr	r3, [r1, #0x4]
 800353c:      	str	r3, [r0, #0x4]
 800353e:      	ldr	r3, [r1, #0x8]
 8003540:      	str	r3, [r0, #0x8]
 8003542:      	ldr	r3, [r1, #0xc]
 8003544:      	add.w	r1, r1, #0x10
 8003548:      	str	r3, [r0, #0xc]
 800354a:      	add.w	r0, r0, #0x10
 800354e:      	bhi	#-0x20 <__aeabi_memcpy4+0x4e>
 8003550:      	pop.w	{r4, r5, r7, lr}
 8003554:      	b.w	#-0xf2 <__aeabi_memcpy>
 8003558:      	ldr	r3, [r1, #0x8]
 800355a:      	subs	r2, #0xc
 800355c:      	str	r3, [r0, #0x8]
 800355e:      	adds	r1, #0xc
 8003560:      	adds	r0, #0xc
 8003562:      	cmp.w	r12, #0xc
 8003566:      	bhs	#-0x38 <__aeabi_memcpy4+0x4e>
 8003568:      	b	#-0x1c <__aeabi_memcpy4+0x6c>

0800356a <__aeabi_memset>:
 800356a:      	push	{r4, r6, r7, lr}
 800356c:      	add	r7, sp, #0x8
 800356e:      	cbz	r1, #0x3e
 8003570:      	subs	r3, r1, #0x1
 8003572:      	and	r12, r1, #0x3
 8003576:      	cmp	r3, #0x3
 8003578:      	bhs	#0x2 <__aeabi_memset+0x14>
 800357a:      	movs	r1, #0x0
 800357c:      	b	#0x22 <__aeabi_memset+0x38>
 800357e:      	bic	r1, r1, #0x3
 8003582:      	add.w	lr, r0, #0x1
 8003586:      	rsbs	r3, r1, #0
 8003588:      	mvn	r1, #0x3
 800358c:      	add.w	r4, lr, r1
 8003590:      	adds	r1, #0x4
 8003592:      	strb	r2, [r4, #0x6]
 8003594:      	strb	r2, [r4, #0x5]
 8003596:      	strb	r2, [r4, #0x4]
 8003598:      	strb	r2, [r4, #0x3]
 800359a:      	adds	r4, r3, r1
 800359c:      	adds	r4, #0x4
 800359e:      	bne	#-0x16 <__aeabi_memset+0x22>
 80035a0:      	adds	r1, #0x4
 80035a2:      	cmp.w	r12, #0x0
 80035a6:      	itt	ne
 80035a8:      	strbne	r2, [r0, r1]
 80035aa:      	cmpne.w	r12, #0x1
 80035ae:      	bne	#0x0 <__aeabi_memset+0x48>
 80035b0:      	pop	{r4, r6, r7, pc}
 80035b2:      	add	r0, r1
 80035b4:      	cmp.w	r12, #0x2
 80035b8:      	strb	r2, [r0, #0x1]
 80035ba:      	it	ne
 80035bc:      	strbne	r2, [r0, #0x2]
 80035be:      	pop	{r4, r6, r7, pc}

080035c0 <__aeabi_memset4>:
 80035c0:      	push	{r4, r6, r7, lr}
 80035c2:      	add	r7, sp, #0x8
 80035c4:      	mov	r3, r2
 80035c6:      	uxtb	r2, r2
 80035c8:      	cmp	r1, #0x4
 80035ca:      	blo	#0x72 <__aeabi_memset4+0x80>
 80035cc:      	sub.w	lr, r1, #0x4
 80035d0:      	orr.w	r3, r2, r3, lsl #24
 80035d4:      	movs	r4, #0x1
 80035d6:      	orr.w	r3, r3, r2, lsl #16
 80035da:      	add.w	r4, r4, lr, lsr #2
 80035de:      	orr.w	r3, r3, r2, lsl #8
 80035e2:      	ands	r4, r4, #0x3
 80035e6:      	beq	#0x14 <__aeabi_memset4+0x3e>
 80035e8:      	mov	r12, r0
 80035ea:      	cmp	r4, #0x1
 80035ec:      	str	r3, [r12], #4
 80035f0:      	bne	#0x12 <__aeabi_memset4+0x46>
 80035f2:      	mov	r1, lr
 80035f4:      	mov	r0, r12
 80035f6:      	cmp.w	lr, #0xc
 80035fa:      	bhs	#0x32 <__aeabi_memset4+0x70>
 80035fc:      	b	#0x18 <__aeabi_memset4+0x58>
 80035fe:      	cmp.w	lr, #0xc
 8003602:      	bhs	#0x2a <__aeabi_memset4+0x70>
 8003604:      	b	#0x10 <__aeabi_memset4+0x58>
 8003606:      	cmp	r4, #0x2
 8003608:      	str	r3, [r0, #0x4]
 800360a:      	bne	#0x14 <__aeabi_memset4+0x62>
 800360c:      	adds	r0, #0x8
 800360e:      	subs	r1, #0x8
 8003610:      	mov	r12, r0
 8003612:      	cmp.w	lr, #0xc
 8003616:      	bhs	#0x16 <__aeabi_memset4+0x70>
 8003618:      	mov	r0, r12
 800361a:      	pop.w	{r4, r6, r7, lr}
 800361e:      	b.w	#-0xb8 <__aeabi_memset>
 8003622:      	str	r3, [r0, #0x8]
 8003624:      	adds	r0, #0xc
 8003626:      	subs	r1, #0xc
 8003628:      	mov	r12, r0
 800362a:      	cmp.w	lr, #0xc
 800362e:      	blo	#-0x1a <__aeabi_memset4+0x58>
 8003630:      	strd	r3, r3, [r0]
 8003634:      	subs	r1, #0x10
 8003636:      	strd	r3, r3, [r0, #8]
 800363a:      	adds	r0, #0x10
 800363c:      	cmp	r1, #0x3
 800363e:      	bhi	#-0x12 <__aeabi_memset4+0x70>
 8003640:      	mov	r12, r0
 8003642:      	mov	r0, r12
 8003644:      	pop.w	{r4, r6, r7, lr}
 8003648:      	b.w	#-0xe2 <__aeabi_memset>

0800364c <HardFaultTrampoline>:
 800364c:      	mov	r0, lr
 800364e:      	movs	r1, #0x4
 8003650:      	tst	r0, r1
 8003652:      	bne	#0x4 <HardFaultTrampoline+0xe>
 8003654:      	mrs	r0, msp
 8003658:      	b	#0x4 <HardFault_>
 800365a:      	mrs	r0, psp
 800365e:      	b	#-0x2 <HardFault_>

08003660 <HardFault_>:
; pub unsafe extern "C" fn HardFault_(ef: &ExceptionFrame) -> ! {
 8003660:      	push	{r7, lr}
 8003662:      	mov	r7, sp
 8003664:      	sub	sp, #0x8
 8003666:      	str	r0, [sp, #0x4]
;     loop {
 8003668:      	b	#-0x2 <HardFault_+0xa>
 800366a:      	movs	r0, #0x4
;         atomic::compiler_fence(Ordering::SeqCst);
 800366c:      	strb	r0, [r7, #-5]
 8003670:      	ldrb	r0, [r7, #-5]
 8003674:      	bl	#-0x2014
 8003678:      	b	#-0x2 <HardFault_+0x1a>
;     loop {
 800367a:      	b	#-0x14 <HardFault_+0xa>
