<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-typography-survey-disabled vector-toc-available" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>Itanium - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-zebra-design-disabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-typography-survey-disabled vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],
"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"80a57ecf-6854-43f7-8647-11c6f10fa588","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Itanium","wgTitle":"Itanium","wgCurRevisionId":1182826157,"wgRevisionId":1182826157,"wgArticleId":15454,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 maint: unfit URL","Articles with short description","Short description is different from Wikidata","Wikipedia articles in need of updating from April 2017","All Wikipedia articles in need of updating","Commons category link from Wikidata","Webarchive template wayback links","Articles with BNF identifiers","Articles with BNFdata identifiers","Articles with J9U identifiers","Articles with LCCN identifiers","Good articles","Computer-related introductions in 2001",
"Intel microprocessors","Very long instruction word computing","64-bit microprocessors","VLIW microprocessors","Products and services discontinued in 2021"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Itanium","wgRelevantArticleId":15454,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":10,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":200000,"wgULSCurrentAutonym":"English","wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage",
"wgULSisCompactLinksEnabled":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q390389","wgCheckUserClientHintsHeadersJsApi":["architecture","bitness","brands","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"skins.vector.user.styles":"ready","ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","skins.vector.user":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","codex-search-styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.tablesorter.styles":"ready","jquery.makeCollapsible.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=[
"ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.tablesorter","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=codex-search-styles%7Cext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cjquery.tablesorter.styles%7Cskins.vector.icons%2Cstyles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.42.0-wmf.2">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/f/fb/Itanium_logo_-_Final.png">
<meta property="og:image:width" content="1200">
<meta property="og:image:height" content="1200">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/f/fb/Itanium_logo_-_Final.png">
<meta property="og:image:width" content="800">
<meta property="og:image:height" content="800">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Itanium_logo_-_Final.png/640px-Itanium_logo_-_Final.png">
<meta property="og:image:width" content="640">
<meta property="og:image:height" content="640">
<meta name="viewport" content="width=1000">
<meta property="og:title" content="Itanium - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/Itanium">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Itanium&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Itanium">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Itanium rootpage-Itanium skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  >
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox "  aria-label="Main menu"  >
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li>
		</ul>
		
	</div>
</div>

	
<div class="vector-main-menu-action vector-main-menu-action-lang-alert">
	<div class="vector-main-menu-action-item">
		<div class="vector-main-menu-action-heading vector-menu-heading">Languages</div>
		<div class="vector-main-menu-action-content vector-menu-content">
			<div class="mw-message-box cdx-message cdx-message--block mw-message-box-notice cdx-message--notice vector-language-sidebar-alert"><span class="cdx-message__icon"></span><div class="cdx-message__content">Language links are at the top of the page across from the title.</div></div>
		</div>
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" id="" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links" aria-label="Personal tools" role="navigation" >
	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet mw-portlet-vector-user-menu-overflow"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Itanium" title="You are encouraged to create an account and log in; however, it is not mandatory"><span>Create account</span></a></li><li id="pt-login-2" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Itanium" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox "  aria-label="Personal tools"  >
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Itanium" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Itanium" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<nav id="mw-panel-toc" role="navigation" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark vector-sticky-pinned-container">
				<div id="vector-toc-pinned-container" class="vector-pinned-container">
				<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-History"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#History">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">1</span>History</div>
		</a>
		
			<button aria-controls="toc-History-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle History subsection</span>
			</button>
		
		<ul id="toc-History-sublist" class="vector-toc-list">
			<li id="toc-Development:_1989–2000"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Development:_1989–2000">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1</span>Development: 1989–2000</div>
			</a>
			
			<ul id="toc-Development:_1989–2000-sublist" class="vector-toc-list">
				<li id="toc-Inception:_1989–1994"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Inception:_1989–1994">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1.1</span>Inception: 1989–1994</div>
			</a>
			
			<ul id="toc-Inception:_1989–1994-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Design_and_delays:_1994–2001"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Design_and_delays:_1994–2001">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1.2</span>Design and delays: 1994–2001</div>
			</a>
			
			<ul id="toc-Design_and_delays:_1994–2001-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Expectations"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Expectations">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1.3</span>Expectations</div>
			</a>
			
			<ul id="toc-Expectations-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Itanium_(Merced):_2001"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Itanium_(Merced):_2001">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.2</span>Itanium (Merced): 2001</div>
			</a>
			
			<ul id="toc-Itanium_(Merced):_2001-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Itanium_2_(McKinley_and_Madison):_2002–2005"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Itanium_2_(McKinley_and_Madison):_2002–2005">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.3</span>Itanium 2 (McKinley and Madison): 2002–2005</div>
			</a>
			
			<ul id="toc-Itanium_2_(McKinley_and_Madison):_2002–2005-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Itanium_2_9000_and_Itanium_9100:_2006–2007"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Itanium_2_9000_and_Itanium_9100:_2006–2007">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4</span>Itanium 2 9000 and Itanium 9100: 2006–2007</div>
			</a>
			
			<ul id="toc-Itanium_2_9000_and_Itanium_9100:_2006–2007-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Itanium_9300_(Tukwila):_2010"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Itanium_9300_(Tukwila):_2010">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.5</span>Itanium 9300 (Tukwila): 2010</div>
			</a>
			
			<ul id="toc-Itanium_9300_(Tukwila):_2010-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-HP_vs._Oracle"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#HP_vs._Oracle">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.6</span><i>HP vs. Oracle</i></div>
			</a>
			
			<ul id="toc-HP_vs._Oracle-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Itanium_9500_(Poulson):_2012"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Itanium_9500_(Poulson):_2012">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.7</span>Itanium 9500 (Poulson): 2012</div>
			</a>
			
			<ul id="toc-Itanium_9500_(Poulson):_2012-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Itanium_9700_(Kittson):_2017"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Itanium_9700_(Kittson):_2017">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.8</span>Itanium 9700 (Kittson): 2017</div>
			</a>
			
			<ul id="toc-Itanium_9700_(Kittson):_2017-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Market_share"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Market_share">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">2</span>Market share</div>
		</a>
		
		<ul id="toc-Market_share-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Hardware_support"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Hardware_support">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">3</span>Hardware support</div>
		</a>
		
			<button aria-controls="toc-Hardware_support-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Hardware support subsection</span>
			</button>
		
		<ul id="toc-Hardware_support-sublist" class="vector-toc-list">
			<li id="toc-Systems"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Systems">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1</span>Systems</div>
			</a>
			
			<ul id="toc-Systems-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Chipsets"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Chipsets">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2</span>Chipsets</div>
			</a>
			
			<ul id="toc-Chipsets-sublist" class="vector-toc-list">
				<li id="toc-Intel"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Intel">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2.1</span>Intel</div>
			</a>
			
			<ul id="toc-Intel-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Hewlett-Packard"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Hewlett-Packard">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2.2</span>Hewlett-Packard</div>
			</a>
			
			<ul id="toc-Hewlett-Packard-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Others"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Others">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2.3</span>Others</div>
			</a>
			
			<ul id="toc-Others-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Software_support"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Software_support">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">4</span>Software support</div>
		</a>
		
			<button aria-controls="toc-Software_support-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Software support subsection</span>
			</button>
		
		<ul id="toc-Software_support-sublist" class="vector-toc-list">
			<li id="toc-Unix"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Unix">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.1</span>Unix</div>
			</a>
			
			<ul id="toc-Unix-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-BSD"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#BSD">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.2</span>BSD</div>
			</a>
			
			<ul id="toc-BSD-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Linux"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Linux">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.3</span>Linux</div>
			</a>
			
			<ul id="toc-Linux-sublist" class="vector-toc-list">
				<li id="toc-Distribution_support"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Distribution_support">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.3.1</span>Distribution support</div>
			</a>
			
			<ul id="toc-Distribution_support-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Deprecation"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Deprecation">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.3.2</span>Deprecation</div>
			</a>
			
			<ul id="toc-Deprecation-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Microsoft_Windows"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Microsoft_Windows">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.4</span>Microsoft Windows</div>
			</a>
			
			<ul id="toc-Microsoft_Windows-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-OpenVMS"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#OpenVMS">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.5</span>OpenVMS</div>
			</a>
			
			<ul id="toc-OpenVMS-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-NonStop_OS"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#NonStop_OS">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.6</span>NonStop OS</div>
			</a>
			
			<ul id="toc-NonStop_OS-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Compiler"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Compiler">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.7</span>Compiler</div>
			</a>
			
			<ul id="toc-Compiler-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Virtualization_and_emulation"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Virtualization_and_emulation">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">4.8</span>Virtualization and emulation</div>
			</a>
			
			<ul id="toc-Virtualization_and_emulation-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Competition"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Competition">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">5</span>Competition</div>
		</a>
		
		<ul id="toc-Competition-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Supercomputers_and_high-performance_computing"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Supercomputers_and_high-performance_computing">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">6</span>Supercomputers and high-performance computing</div>
		</a>
		
		<ul id="toc-Supercomputers_and_high-performance_computing-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Processors"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Processors">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">7</span>Processors</div>
		</a>
		
			<button aria-controls="toc-Processors-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Processors subsection</span>
			</button>
		
		<ul id="toc-Processors-sublist" class="vector-toc-list">
			<li id="toc-Released_processors"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Released_processors">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">7.1</span>Released processors</div>
			</a>
			
			<ul id="toc-Released_processors-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Market_reception"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Market_reception">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">8</span>Market reception</div>
		</a>
		
			<button aria-controls="toc-Market_reception-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Market reception subsection</span>
			</button>
		
		<ul id="toc-Market_reception-sublist" class="vector-toc-list">
			<li id="toc-High-end_server_market"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#High-end_server_market">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.1</span>High-end server market</div>
			</a>
			
			<ul id="toc-High-end_server_market-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Other_markets"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Other_markets">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">8.2</span>Other markets</div>
			</a>
			
			<ul id="toc-Other_markets-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Timeline"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Timeline">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">9</span>Timeline</div>
		</a>
		
		<ul id="toc-Timeline-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">10</span>See also</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Notes"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Notes">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">11</span>Notes</div>
		</a>
		
		<ul id="toc-Notes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">12</span>References</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">13</span>External links</div>
		</a>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

				</div>
	</nav>
		
		<div class="mw-content-container">
			<main id="content" class="mw-body" role="main">
				<header class="mw-body-header vector-page-titlebar">
					<nav role="navigation" aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left"  >
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">Itanium</span></h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 35 languages"   >
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-35" aria-hidden="true"  ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">35 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D8%A5%D9%8A%D8%AA%D8%A7%D9%86%D9%8A%D9%88%D9%85_(%D9%85%D8%B9%D8%A7%D9%84%D8%AC)" title="إيتانيوم (معالج) – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"><span>العربية</span></a></li><li class="interlanguage-link interwiki-az mw-list-item"><a href="https://az.wikipedia.org/wiki/Itanium" title="Itanium – Azerbaijani" lang="az" hreflang="az" class="interlanguage-link-target"><span>Azərbaycanca</span></a></li><li class="interlanguage-link interwiki-bn mw-list-item"><a href="https://bn.wikipedia.org/wiki/%E0%A6%87%E0%A6%9F%E0%A6%BE%E0%A6%A8%E0%A6%BF%E0%A6%AF%E0%A6%BC%E0%A6%BE%E0%A6%AE" title="ইটানিয়াম – Bangla" lang="bn" hreflang="bn" class="interlanguage-link-target"><span>বাংলা</span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Itanium" title="Itanium – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-cs mw-list-item"><a href="https://cs.wikipedia.org/wiki/Itanium" title="Itanium – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target"><span>Čeština</span></a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – German" lang="de" hreflang="de" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-et mw-list-item"><a href="https://et.wikipedia.org/wiki/Itanium" title="Itanium – Estonian" lang="et" hreflang="et" class="interlanguage-link-target"><span>Eesti</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-eo mw-list-item"><a href="https://eo.wikipedia.org/wiki/Itanium" title="Itanium – Esperanto" lang="eo" hreflang="eo" class="interlanguage-link-target"><span>Esperanto</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D8%A7%DB%8C%D8%AA%D8%A7%D9%86%DB%8C%D9%88%D9%85" title="ایتانیوم – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Itanium" title="Itanium – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/%EC%95%84%EC%9D%B4%ED%85%8C%EB%8B%88%EC%97%84" title="아이테니엄 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-hi mw-list-item"><a href="https://hi.wikipedia.org/wiki/%E0%A4%86%E0%A4%87%E0%A4%9F%E0%A5%87%E0%A4%A8%E0%A5%80%E0%A4%AF%E0%A4%AE" title="आइटेनीयम – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target"><span>हिन्दी</span></a></li><li class="interlanguage-link interwiki-id mw-list-item"><a href="https://id.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target"><span>Bahasa Indonesia</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/Itanium" title="Itanium – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-he mw-list-item"><a href="https://he.wikipedia.org/wiki/%D7%90%D7%99%D7%98%D7%A0%D7%99%D7%95%D7%9D" title="איטניום – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"><span>עברית</span></a></li><li class="interlanguage-link interwiki-lt mw-list-item"><a href="https://lt.wikipedia.org/wiki/Itanium" title="Itanium – Lithuanian" lang="lt" hreflang="lt" class="interlanguage-link-target"><span>Lietuvių</span></a></li><li class="interlanguage-link interwiki-hu mw-list-item"><a href="https://hu.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target"><span>Magyar</span></a></li><li class="interlanguage-link interwiki-ml mw-list-item"><a href="https://ml.wikipedia.org/wiki/%E0%B4%87%E0%B4%B1%E0%B5%8D%E0%B4%B1%E0%B4%BE%E0%B4%A8%E0%B4%BF%E0%B4%AF%E0%B4%82" title="ഇറ്റാനിയം – Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target"><span>മലയാളം</span></a></li><li class="interlanguage-link interwiki-min mw-list-item"><a href="https://min.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – Minangkabau" lang="min" hreflang="min" class="interlanguage-link-target"><span>Minangkabau</span></a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/Itanium" title="Itanium – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/Itanium" title="Itanium – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/Itanium" title="Itanium – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Itanium" title="Itanium – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/Itanium" title="Itanium – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-simple mw-list-item"><a href="https://simple.wikipedia.org/wiki/Itanium" title="Itanium – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target"><span>Simple English</span></a></li><li class="interlanguage-link interwiki-sk mw-list-item"><a href="https://sk.wikipedia.org/wiki/Itanium" title="Itanium – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target"><span>Slovenčina</span></a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/Itanium" title="Itanium – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"><span>Српски / srpski</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/Intel_Itanium" title="Intel Itanium – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/Itanium" title="Itanium – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/Itanium_i%C5%9Flemcisi" title="Itanium işlemcisi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/Itanium" title="Itanium – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/Itanium" title="Itanium – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target"><span>Tiếng Việt</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/%E5%AE%89%E8%85%BE" title="安腾 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q390389#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Itanium" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:Itanium" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="p-variants" class="vector-dropdown emptyPortlet"  >
	<input type="checkbox" id="p-variants-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-variants" class="vector-dropdown-checkbox " aria-label="Change language variant"   >
	<label id="p-variants-label" for="p-variants-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Itanium"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Itanium&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Itanium&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox "  aria-label="Tools"  >
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/Itanium"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Itanium&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Itanium&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/Itanium" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/Itanium" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Itanium&amp;oldid=1182826157" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Itanium&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Itanium&amp;id=1182826157&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FItanium"><span>Get shortened URL</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q390389" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Itanium&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Itanium&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-wikibase-otherprojects" class="vector-menu mw-portlet mw-portlet-wikibase-otherprojects"  >
	<div class="vector-menu-heading">
		In other projects
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li class="wb-otherproject-link wb-otherproject-commons mw-list-item"><a href="https://commons.wikimedia.org/wiki/Category:Itanium" hreflang="en"><span>Wikimedia Commons</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<nav class="vector-page-tools-landmark vector-sticky-pinned-container" aria-label="Page tools">
						<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
			
						</div>
	</nav>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		<div id="mw-indicator-good-star" class="mw-indicator"><div class="mw-parser-output"><span typeof="mw:File"><a href="/wiki/Wikipedia:Good_articles" title="This is a good article. Click here for more information."><img alt="This is a good article. Click here for more information." src="//upload.wikimedia.org/wikipedia/en/thumb/9/94/Symbol_support_vote.svg/19px-Symbol_support_vote.svg.png" decoding="async" width="19" height="20" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/94/Symbol_support_vote.svg/29px-Symbol_support_vote.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/94/Symbol_support_vote.svg/39px-Symbol_support_vote.svg.png 2x" data-file-width="180" data-file-height="185" /></a></span></div></div>
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Family of 64-bit Intel microprocessors</div>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">Further information&#32;on the instruction set architecture, not chip implementations: <a href="/wiki/IA-64" title="IA-64">IA-64</a></div>
<style data-mw-deduplicate="TemplateStyles:r1066479718">.mw-parser-output .infobox-subbox{padding:0;border:none;margin:-3px;width:auto;min-width:100%;font-size:100%;clear:none;float:none;background-color:transparent}.mw-parser-output .infobox-3cols-child{margin:auto}.mw-parser-output .infobox .navbar{font-size:100%}body.skin-minerva .mw-parser-output .infobox-header,body.skin-minerva .mw-parser-output .infobox-subheader,body.skin-minerva .mw-parser-output .infobox-above,body.skin-minerva .mw-parser-output .infobox-title,body.skin-minerva .mw-parser-output .infobox-image,body.skin-minerva .mw-parser-output .infobox-full-data,body.skin-minerva .mw-parser-output .infobox-below{text-align:center}</style><table class="infobox"><caption class="infobox-title">Itanium</caption><tbody><tr><td colspan="2" class="infobox-image"><span typeof="mw:File"><a href="/wiki/File:Itanium_logo_-_Final.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Itanium_logo_-_Final.png/150px-Itanium_logo_-_Final.png" decoding="async" width="150" height="150" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Itanium_logo_-_Final.png/225px-Itanium_logo_-_Final.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Itanium_logo_-_Final.png/300px-Itanium_logo_-_Final.png 2x" data-file-width="800" data-file-height="800" /></a></span></td></tr><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">June&#160;2001<span class="noprint">&#59;&#32;22&#160;years ago</span><span style="display:none">&#160;(<span class="bday dtstart published updated">2001-06</span>)</span><sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;a&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label">Discontinued</th><td class="infobox-data">January&#160;30, 2020<span class="noprint">&#59;&#32;3 years ago</span><span style="display:none">&#160;(<span class="dtend">2020-01-30</span>)</span><sup id="cite_ref-theend_1-0" class="reference"><a href="#cite_note-theend-1">&#91;1&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label">Marketed by</th><td class="infobox-data">Intel</td></tr><tr><th scope="row" class="infobox-label">Designed by</th><td class="infobox-data">Intel</td></tr><tr><th scope="row" class="infobox-label">Common manufacturer(s)</th><td class="infobox-data"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="plainlist"><ul><li><a href="/wiki/Intel" title="Intel">Intel</a></li></ul></div></td></tr><tr><th colspan="2" class="infobox-header">Performance</th></tr><tr><th scope="row" class="infobox-label">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td class="infobox-data">733&#160;MHz to 2.66&#160;GHz</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Front-side_bus" title="Front-side bus">FSB</a> speeds</th><td class="infobox-data">266&#160;MT/s to 6.4&#160;GT/s</td></tr><tr><th colspan="2" class="infobox-header">Cache</th></tr><tr><th scope="row" class="infobox-label">L2 cache</th><td class="infobox-data">Up to 256 KB (data)<br />Up to 512 KB (instructions)</td></tr><tr><th scope="row" class="infobox-label">L3 cache</th><td class="infobox-data">Up to 32 MB</td></tr><tr><th colspan="2" class="infobox-header">Architecture and classification</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Technology_node" class="mw-redirect" title="Technology node">Technology&#160;node</a></th><td class="infobox-data">180 nm to 32 nm</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction&#160;set</a></th><td class="infobox-data"><a href="/wiki/IA-64" title="IA-64">IA-64</a></td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>1, 2, 4 or 8</li></ul></div></td></tr></tbody></table>
<p><b>Itanium</b> (<span class="rt-commentedText nowrap"><span class="IPA nopopups noexcerpt" lang="en-fonipa"><a href="/wiki/Help:IPA/English" title="Help:IPA/English">/<span style="border-bottom:1px dotted"><span title="/aɪ/: &#39;i&#39; in &#39;tide&#39;">aɪ</span><span title="/ˈ/: primary stress follows">ˈ</span><span title="&#39;t&#39; in &#39;tie&#39;">t</span><span title="/eɪ/: &#39;a&#39; in &#39;face&#39;">eɪ</span><span title="&#39;n&#39; in &#39;nigh&#39;">n</span><span title="/i/: &#39;y&#39; in &#39;happy&#39;">i</span><span title="/ə/: &#39;a&#39; in &#39;about&#39;">ə</span><span title="&#39;m&#39; in &#39;my&#39;">m</span></span>/</a></span></span> <a href="/wiki/Help:Pronunciation_respelling_key" title="Help:Pronunciation respelling key"><i title="English pronunciation respelling">eye-<span style="font-size:90%">TAY</span>-nee-əm</i></a>) is a discontinued family of <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a> <a href="/wiki/Intel" title="Intel">Intel</a> <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> that implement the <a href="/wiki/Intel_Itanium_architecture" class="mw-redirect" title="Intel Itanium architecture">Intel Itanium architecture</a> (formerly called IA-64). The Itanium architecture originated at <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> (HP), and was later jointly developed by HP and Intel. Launched in June 2001, Intel initially marketed the processors for <a href="/wiki/Enterprise_server" class="mw-redirect" title="Enterprise server">enterprise servers</a> and <a href="/wiki/High-performance_computing" title="High-performance computing">high-performance computing</a> systems. In the concept phase, engineers said "we could run circles around PowerPC, that we could kill the x86." Early predictions were that IA-64 would expand to the lower-end servers, supplanting Xeon, and eventually penetrate into the <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>, eventually to supplant RISC and <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a> (CISC) architectures for all general-purpose applications. 
</p><p>When first released in 2001, Itanium's performance was disappointing compared to better-established <a href="/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> and <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">CISC</a> processors. Emulation to run existing x86 applications and operating systems was particularly poor. Itanium-based systems were produced by HP and its successor <a href="/wiki/Hewlett_Packard_Enterprise" title="Hewlett Packard Enterprise">Hewlett Packard Enterprise</a> (HPE) as the <a href="/wiki/HPE_Integrity_Servers" title="HPE Integrity Servers">Integrity Servers</a> line, and by several other manufacturers. In 2008, Itanium was the fourth-most deployed microprocessor architecture for <a href="/wiki/Enterprise_information_system" title="Enterprise information system">enterprise-class systems</a>, behind <a href="/wiki/X86-64" title="X86-64">x86-64</a>, <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a>.<sup id="cite_ref-ITJungle_7-0" class="reference"><a href="#cite_note-ITJungle-7">&#91;6&#93;</a></sup><sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="That&#39;s 9 years old, although it&#39;s probably still true, unless it&#39;s now behind z/Architecture as well. (April 2017)">needs update</span></a></i>&#93;</sup>
</p><p>In February 2017, Intel released the final generation, Kittson, to test customers, and in May began shipping in volume.<sup id="cite_ref-Davis_2017_8-0" class="reference"><a href="#cite_note-Davis_2017-8">&#91;7&#93;</a></sup><sup id="cite_ref-IA-PCWorld_9-0" class="reference"><a href="#cite_note-IA-PCWorld-9">&#91;8&#93;</a></sup> It was used exclusively in mission-critical servers from HPE.
</p><p>In 2019, Intel announced that new orders for Itanium would be accepted until January 30, 2020, and shipments would cease by July 29, 2021.<sup id="cite_ref-theend_1-1" class="reference"><a href="#cite_note-theend-1">&#91;1&#93;</a></sup> This took place on schedule.<sup id="cite_ref-EoL_10-0" class="reference"><a href="#cite_note-EoL-10">&#91;9&#93;</a></sup>
</p><p>Itanium never sold well outside enterprise servers and high-performance computing systems, and the architecture was ultimately supplanted by competitor AMD’s <a href="/wiki/X86-64" title="X86-64">x86-64</a> (also called AMD64) architecture.  x86-64 is a compatible extension to the 32-bit x86 architecture, implemented by, for example, <a href="/wiki/Intel" title="Intel">Intel</a>'s own <a href="/wiki/Xeon" title="Xeon">Xeon</a> line and <a href="/wiki/Advanced_Micro_Devices" class="mw-redirect" title="Advanced Micro Devices">AMD</a>'s <a href="/wiki/Opteron" title="Opteron">Opteron</a> line. Since 2009, most servers were being shipped with x86-64 processors, and they dominate the low cost desktop and laptop markets which were not initially targeted by Itanium.<sup id="cite_ref-Gartner_2009-q4_11-0" class="reference"><a href="#cite_note-Gartner_2009-q4-11">&#91;10&#93;</a></sup> In an article titled "Intel's Itanium is finally dead: The Itanic sunken by the x86 juggernaut" Techspot declared "Itanium's promise ended up sunken by a lack of legacy 32-bit support and difficulties in working with the architecture for writing and maintaining software" while the dream of a single dominant ISA would be realized by the AMD64 extensions.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;11&#93;</a></sup>
</p>
<meta property="mw:PageProp/toc" />
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=1" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Development:_1989.E2.80.932000"></span><span class="mw-headline" id="Development:_1989–2000">Development: 1989–2000</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=2" title="Edit section: Development: 1989–2000"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span id="Inception:_1989.E2.80.931994"></span><span class="mw-headline" id="Inception:_1989–1994">Inception: 1989–1994</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=3" title="Edit section: Inception: 1989–1994"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In 1989, HP started to research an architecture that would exceed the expected limits of the <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">reduced instruction set computer</a> (RISC) architectures caused by the great increase in complexity needed for executing multiple <a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">instructions per cycle</a> due to the need for dynamic <a href="/wiki/Data_dependency" title="Data dependency">dependency</a> checking and precise <a href="/wiki/Exception_handling" title="Exception handling">exception handling</a>.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;b&#93;</a></sup> HP hired <a href="/wiki/Bob_Rau" title="Bob Rau">Bob Rau</a> of <a href="/wiki/Cydrome" title="Cydrome">Cydrome</a> and <a href="/wiki/Josh_Fisher" title="Josh Fisher">Josh Fisher</a> of <a href="/wiki/Multiflow" title="Multiflow">Multiflow</a>, the pioneers of <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a> (VLIW) computing. One VLIW instruction word can contain several independent <a href="/wiki/Instruction_(computer_science)" class="mw-redirect" title="Instruction (computer science)">instructions</a>, which can be executed in parallel without having to evaluate them for independence. A <a href="/wiki/Compiler" title="Compiler">compiler</a> must attempt to find <a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">valid combinations of instructions that can be executed at the same time</a>, effectively performing the instruction scheduling that conventional <a href="/wiki/Superscalar_processor" title="Superscalar processor">superscalar processors</a> must do in hardware at runtime.
</p><p>HP researchers modified the classic VLIW into a new type of architecture, later named <a href="/wiki/Explicitly_Parallel_Instruction_Computing" class="mw-redirect" title="Explicitly Parallel Instruction Computing">Explicitly Parallel Instruction Computing</a> (EPIC), which differs by: having template bits which show which instructions are independent inside and between the bundles of three instructions, which enables the explicitly parallel execution of multiple bundles and increasing the processors' <a href="/wiki/Wide-issue" title="Wide-issue">issue width</a> without the need to recompile; by <a href="/wiki/Predication_(computer_architecture)" title="Predication (computer architecture)">predication</a> of instructions to reduce the need for <a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">branches</a>; and by full interlocking to eliminate the <a href="/wiki/Delay_slot" title="Delay slot">delay slots</a>. In EPIC the assignment of <a href="/wiki/Execution_unit" title="Execution unit">execution units</a> to instructions and the timing of their issuing can be decided by hardware, unlike in the classic VLIW. HP intended to use these features in PA-WideWord, the planned successor to their <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> ISA. EPIC was intended to provide the best balance between the efficient use of silicon area and electricity, and general-purpose flexibility.<sup id="cite_ref-Understanding_EPIC_14-1" class="reference"><a href="#cite_note-Understanding_EPIC-14">&#91;13&#93;</a></sup><sup id="cite_ref-HP_Labs_16-0" class="reference"><a href="#cite_note-HP_Labs-16">&#91;14&#93;</a></sup> In 1993 HP held an internal competition to design the best (simulated) microarchitectures of a RISC and an EPIC type, led by Jerry Huck and <a href="/wiki/Rajiv_Gupta_(technocrat)" title="Rajiv Gupta (technocrat)">Rajiv Gupta</a> respectively. The EPIC team won, with over double the simulated performance of the RISC competitor.<sup id="cite_ref-nyt_merced_17-0" class="reference"><a href="#cite_note-nyt_merced-17">&#91;15&#93;</a></sup>
</p><p>At the same time Intel was also looking for ways to make better ISAs. In 1989 Intel had launched the <a href="/wiki/Intel_i860" title="Intel i860">i860</a>, which it marketed for workstations, servers, and <a href="/wiki/Intel_iPSC#iPSC/860" title="Intel iPSC">iPSC</a> and <a href="/wiki/Intel_Paragon" title="Intel Paragon">Paragon</a> supercomputers. It differed from other RISCs by being able to switch between the normal single instruction per cycle mode, and a mode where pairs of instructions are explicitly defined as parallel so as to execute them in the same cycle without having to do dependency checking. Another distinguishing feature were the instructions for an exposed floating-point pipeline, that enabled the tripling of throughput compared to the conventional floating-point instructions. Both of these features were left largely unused because compilers didn't support them, a problem that later challenged Itanium too. Without them, i860's parallelism (and thus performance) was no better than other RISCs, so it failed in the market. Itanium would adopt a more flexible form of explicit parallelism than i860 had.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;16&#93;</a></sup>
</p><p>In November 1993 HP approached Intel, seeking collaboration on an innovative future architecture.<sup id="cite_ref-countdown_19-0" class="reference"><a href="#cite_note-countdown-19">&#91;17&#93;</a></sup><sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;19&#93;</a></sup> At the time Intel was looking to extend x86 to 64 bits in a processor codenamed P7, which they found challenging.<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;20&#93;</a></sup> Later Intel claimed that four different design teams had explored 64-bit extensions, but each of them concluded that it was not economically feasible.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;21&#93;</a></sup> At the meeting with HP, Intel's engineers were impressed when Jerry Huck and <a href="/wiki/Rajiv_Gupta_(technocrat)" title="Rajiv Gupta (technocrat)">Rajiv Gupta</a> presented the PA-WideWord architecture they had designed to replace <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>. "When we saw WideWord, we saw a lot of things we had only been looking at doing, already in their full glory", said Intel's <a href="/wiki/John_Crawford_(engineer)" title="John Crawford (engineer)">John Crawford</a>, who in 1994 became the chief architect of Merced, and who had earlier argued against extending the x86 with P7. HP's Gupta recalled: "I looked Albert Yu [Intel's general manager for microprocessors] in the eyes and showed him we could run circles around <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>, that we could kill PowerPC, that we could kill the x86."<sup id="cite_ref-gambles_24-0" class="reference"><a href="#cite_note-gambles-24">&#91;22&#93;</a></sup> Soon Intel and HP started conducting in-depth technical discussions at a HP office, where each side had six<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;25&#93;</a></sup> engineers who exchanged and discussed both companies' confidential architectural research. They then decided to use not only PA-WideWord, but also the more experimental <a href="/wiki/HP_Labs" title="HP Labs">HP Labs</a> PlayDoh as the source of their joint future architecture.<sup id="cite_ref-simplicity_13-1" class="reference"><a href="#cite_note-simplicity-13">&#91;12&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;26&#93;</a></sup> Convinced of the superiority of the new project, in 1994 Intel canceled their existing plans for P7.
</p><p>In June 1994 Intel and HP announced their joint effort to make a new ISA that would adopt ideas of Wide Word and VLIW. Yu declared: "If I were competitors, I'd be really worried. If you think you have a future, you don't."<sup id="cite_ref-gambles_24-1" class="reference"><a href="#cite_note-gambles-24">&#91;22&#93;</a></sup> On P7's future, Intel said the alliance would impact it, but "it is not clear" whether it would "fully encompass the new architecture".<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;27&#93;</a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;28&#93;</a></sup>
Later the same month, Intel said that some of the first features of the new architecture would start appearing on Intel chips as early as the P7, but the full version would appear sometime later.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;29&#93;</a></sup>
In August 1994 <a href="/wiki/EE_Times" title="EE Times">EE Times</a> reported that Intel told investors that P7 was being re-evaluated and possibly canceled in favor of the HP processor. Intel immediately issued a clarification, saying that P7 is still being defined, and that HP may contribute to its architecture. Later it was confirmed that the P7 codename had indeed passed to the HP-Intel processor. By early 1996 Intel revealed its new codename, <i>Merced</i>.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;30&#93;</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;31&#93;</a></sup>
</p><p>HP believed that it was no longer cost-effective for individual enterprise systems companies such as itself to develop proprietary microprocessors, so it partnered with Intel in 1994 to develop the IA-64 architecture, derived from EPIC. Intel was willing to undertake the very large development effort on IA-64 in the expectation that the resulting microprocessor would be used by the majority of enterprise systems manufacturers. HP and Intel initiated a large joint development effort with a goal of delivering the first product, Merced, in 1998.<sup id="cite_ref-HP_Labs_16-1" class="reference"><a href="#cite_note-HP_Labs-16">&#91;14&#93;</a></sup>
</p>
<h4><span id="Design_and_delays:_1994.E2.80.932001"></span><span class="mw-headline" id="Design_and_delays:_1994–2001">Design and delays: 1994–2001</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=4" title="Edit section: Design and delays: 1994–2001"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Merced was designed by a team of 500, which Intel later admitted was too inexperienced, with many recent college graduates. Crawford (Intel) was the chief architect, while Huck (HP) held the second position. Early in the development HP and Intel had a disagreement where Intel wanted more dedicated hardware for more floating-point instructions. HP prevailed upon the discovery of <a href="/wiki/Pentium_FDIV_bug" title="Pentium FDIV bug">a floating-point hardware bug</a> in Intel's <a href="/wiki/Pentium_(original)" title="Pentium (original)">Pentium</a>. When Merced was <a href="/wiki/Floorplan_(microelectronics)" title="Floorplan (microelectronics)">floorplanned</a> for the first time in mid-1996, it turned out to be far too large, "this was a lot worse than anything I'd seen before", said Crawford. The designers had to reduce the complexity (and thus performance) of subsystems, including the x86 unit and cutting the L2 cache to 96 KB.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;c&#93;</a></sup> Eventually it was agreed that the size target could only be reached by using the <a href="/wiki/180_nm" class="mw-redirect" title="180 nm">180 nm</a> process instead of the intended <a href="/wiki/250_nm_process" title="250 nm process">250 nm</a>. Later problems emerged with attempts to speed up the critical paths without disturbing the other circuits' speed. Merced was <a href="/wiki/Tape-out" title="Tape-out">taped out</a> on 4 July 1999, and in August Intel produced the first complete test chip.<sup id="cite_ref-gambles_24-2" class="reference"><a href="#cite_note-gambles-24">&#91;22&#93;</a></sup>
</p><p>The expectations for Merced waned over time as delays and performance deficiencies emerged, shifting the focus and onus for success onto the HP-led second Itanium design, codenamed <i>McKinley</i>. In July 1997 the switch to the <a href="/wiki/180_nm_process" title="180 nm process">180 nm process</a> delayed Merced into the second half of 1999.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;32&#93;</a></sup> Shortly before the reveal of <a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a> at the Microprocessor Forum in October 1997, an analyst of the <a href="/wiki/Microprocessor_Report" title="Microprocessor Report">Microprocessor Report</a> said that Itanium would "not show the competitive performance until 2001. It will take the second version of the chip for the performance to get shown".<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;33&#93;</a></sup> At the Forum, Intel's <a href="/wiki/Fred_Pollack" title="Fred Pollack">Fred Pollack</a> originated the "wait for McKinley" mantra when he said that it would double the Merced's performance and would "knock your socks off",<sup id="cite_ref-cnet_unveil_epic_37-0" class="reference"><a href="#cite_note-cnet_unveil_epic-37">&#91;34&#93;</a></sup><sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;35&#93;</a></sup> while using the same 180 nm process as Merced.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;36&#93;</a></sup> Pollack also said that Merced's x86 performance would be lower than the fastest x86 processors, and that x86 would "continue to grow at its historical rates".<sup id="cite_ref-cnet_unveil_epic_37-1" class="reference"><a href="#cite_note-cnet_unveil_epic-37">&#91;34&#93;</a></sup> Intel said that IA-64 won't have  much presence in the consumer market for 5 to 10 years.<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;37&#93;</a></sup>
</p><p>Later it was reported that HP's motivation when starting to design McKinley in 1996 was to have more control over the project so as to avoid the issues affecting Merced's performance and schedule.<sup id="cite_ref-zdnet_wait_41-0" class="reference"><a href="#cite_note-zdnet_wait-41">&#91;38&#93;</a></sup><sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;39&#93;</a></sup> The design team finalized McKinley's project goals in 1997.<sup id="cite_ref-HP_McKinley_wp_43-0" class="reference"><a href="#cite_note-HP_McKinley_wp-43">&#91;40&#93;</a></sup> In late May 1998 Merced was delayed to mid-2000, and by August 1998 analysts were questioning its commercial viability, given that McKinley would arrive shortly after with double the performance, as delays were causing Merced to turn into simply a development vehicle for the Itanium ecosystem. The "wait for McKinley" narrative was becoming prevalent.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;41&#93;</a></sup> The same day it was reported that due to the delays, HP would extend its line of PA-RISC <a href="/wiki/PA-8000" title="PA-8000">PA-8000</a> series processors from PA-8500 to as far as PA-8900.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;42&#93;</a></sup> In October 1998 HP announced its plans for four more generations of PA-RISC processors, with PA-8900 set to reach 1.2 GHz in 2003.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;43&#93;</a></sup>
</p><p>By March 1999 some analysts expected Merced to ship in volume only in 2001, but the volume was widely expected to be low as most customers would wait for McKinley.<sup id="cite_ref-zdnet_wait_41-1" class="reference"><a href="#cite_note-zdnet_wait-41">&#91;38&#93;</a></sup> In May 1999, two months before Merced's <a href="/wiki/Tape-out" title="Tape-out">tape-out</a>, an analyst said that failure to tape-out before July would result in another delay.<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;44&#93;</a></sup> In July 1999, upon reports that the first silicon would be made in late August, analysts predicted a delay to late 2000, and came into agreement that Merced would be used chiefly for debugging and testing the IA-64 software. Linley Gwennap of <a href="/wiki/Microprocessor_Report" title="Microprocessor Report">MPR</a> said of Merced that "at this point, everyone is expecting it's going to be late and slow, and the real advance is going to come from McKinley. What this does is puts a lot more pressure on McKinley and for that team to deliver".<sup id="cite_ref-may_slip_48-0" class="reference"><a href="#cite_note-may_slip-48">&#91;45&#93;</a></sup> By then, Intel had revealed that Merced would be initially priced at $5000.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;46&#93;</a></sup> In August 1999 HP advised some of their customers to skip Merced and wait for McKinley.<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;47&#93;</a></sup> By July 2000 HP told the press that the first Itanium systems would be for niche uses, and that "You're not going to put this stuff near your data center for several years."; HP expected its Itanium systems to outsell the PA-RISC systems only in 2005.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;48&#93;</a></sup> The same July Intel told of another delay, due to a <a href="/wiki/Stepping_level" title="Stepping level">stepping</a> change to fix bugs. Now only "pilot systems" would ship that year, while the general availability was pushed to the "first half of 2001". Server makers had largely forgone spending on the R&amp;D for the Merced-based systems, instead using motherboards or whole servers of Intel's design. To foster a wide ecosystem, by mid-2000 Intel had provided 15,000 Itaniums in 5,000 systems to software developers and hardware designers.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;49&#93;</a></sup> In March 2001 Intel said Itanium systems would begin shipping to customers in the second quarter, followed by a broader deployment in the second half of the year. By then even Intel publicly acknowledged that many customers would wait for McKinley.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;50&#93;</a></sup>
</p>
<figure class="mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:Itanium_Sales_Forecasts_edit.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/8/88/Itanium_Sales_Forecasts_edit.png/400px-Itanium_Sales_Forecasts_edit.png" decoding="async" width="400" height="272" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/88/Itanium_Sales_Forecasts_edit.png/600px-Itanium_Sales_Forecasts_edit.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/88/Itanium_Sales_Forecasts_edit.png/800px-Itanium_Sales_Forecasts_edit.png 2x" data-file-width="1042" data-file-height="708" /></a><figcaption>Itanium Server Sales forecast history<sup id="cite_ref-IDC_chart_54-0" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup><sup id="cite_ref-IDC_2006_55-0" class="reference"><a href="#cite_note-IDC_2006-55">&#91;52&#93;</a></sup></figcaption></figure>
<h4><span class="mw-headline" id="Expectations">Expectations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=5" title="Edit section: Expectations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>During development, Intel, HP, and industry analysts predicted that IA-64 would dominate first in 64-bit servers and workstations, then expand to the lower-end servers, supplanting Xeon, and finally penetrate into the <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>, eventually to supplant RISC and <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">complex instruction set computing</a> (CISC) architectures for all general-purpose applications, though not replacing x86 "for the foreseeable future" according to Intel.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;53&#93;</a></sup><sup id="cite_ref-nyt_merced_17-1" class="reference"><a href="#cite_note-nyt_merced-17">&#91;15&#93;</a></sup><sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;54&#93;</a></sup><sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;55&#93;</a></sup><sup id="cite_ref-anand_59-0" class="reference"><a href="#cite_note-anand-59">&#91;56&#93;</a></sup><sup id="cite_ref-Venturebeat_60-0" class="reference"><a href="#cite_note-Venturebeat-60">&#91;57&#93;</a></sup> In 1997-1998, Intel CEO <a href="/wiki/Andy_Grove" class="mw-redirect" title="Andy Grove">Andy Grove</a> predicted that Itanium would not come to the desktop computers for four of five years after launch, and said "I don't see Merced appearing on a mainstream desktop inside of a decade".<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;58&#93;</a></sup><sup id="cite_ref-nyt_merced_17-2" class="reference"><a href="#cite_note-nyt_merced-17">&#91;15&#93;</a></sup> In contrast, Itanium was expected to capture 70% of the 64-bit server market in 2002.<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;59&#93;</a></sup> Already in 1998 Itanium's focus on the high end of the computer market was criticized for making it vulnerable to challengers expanding from the lower-end market segments, but many people in the computer industry feared voicing doubts about Itanium in the fear of Intel's retaliation.<sup id="cite_ref-nyt_merced_17-3" class="reference"><a href="#cite_note-nyt_merced-17">&#91;15&#93;</a></sup>
<a href="/wiki/Compaq" title="Compaq">Compaq</a> and <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a> decided to abandon further development of the <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> architectures respectively in favor of migrating to IA-64.<sup id="cite_ref-cautionary_63-0" class="reference"><a href="#cite_note-cautionary-63">&#91;60&#93;</a></sup>
</p><p>Several groups ported operating systems for the architecture, including <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a>, <a href="/wiki/OpenVMS" title="OpenVMS">OpenVMS</a>, <a href="/wiki/Linux" title="Linux">Linux</a>, <a href="/wiki/HP-UX" title="HP-UX">HP-UX</a>, <a href="/wiki/Solaris_(operating_system)" class="mw-redirect" title="Solaris (operating system)">Solaris</a>,<sup id="cite_ref-Solaris-Merced1_64-0" class="reference"><a href="#cite_note-Solaris-Merced1-64">&#91;61&#93;</a></sup><sup id="cite_ref-Solaris-Merced2_65-0" class="reference"><a href="#cite_note-Solaris-Merced2-65">&#91;62&#93;</a></sup><sup id="cite_ref-Solaris-Merced3_66-0" class="reference"><a href="#cite_note-Solaris-Merced3-66">&#91;63&#93;</a></sup>
<a href="/wiki/Tru64_UNIX" title="Tru64 UNIX">Tru64 UNIX</a>,<sup id="cite_ref-cautionary_63-1" class="reference"><a href="#cite_note-cautionary-63">&#91;60&#93;</a></sup> and <a href="/wiki/Project_Monterey" title="Project Monterey">Monterey/64</a>.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;64&#93;</a></sup>
The latter three were canceled before reaching the market. By 1997, it was apparent that the IA-64 architecture and the compiler were much more difficult to implement than originally thought, and the delivery timeframe of Merced began slipping.<sup id="cite_ref-may_slip_48-1" class="reference"><a href="#cite_note-may_slip-48">&#91;45&#93;</a></sup>
</p><p>Intel announced the official name of the processor, <i>Itanium</i>, on October 4, 1999.<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;65&#93;</a></sup>
Within hours, the name <i><b>Itanic</b></i> had been coined on a <a href="/wiki/Usenet" title="Usenet">Usenet</a> newsgroup, a reference to the <a href="/wiki/RMS_Titanic" class="mw-redirect" title="RMS Titanic">RMS <i>Titanic</i></a>, the "unsinkable" <a href="/wiki/Ocean_liner" title="Ocean liner">ocean liner</a> that sank on her maiden voyage in 1912.<sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;66&#93;</a></sup> "Itanic" was then used often by <i><a href="/wiki/The_Register" title="The Register">The Register</a></i>,<sup id="cite_ref-Reg_Itanic_70-0" class="reference"><a href="#cite_note-Reg_Itanic-70">&#91;67&#93;</a></sup> and others,<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;68&#93;</a></sup><sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;69&#93;</a></sup><sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;70&#93;</a></sup> to imply that the multibillion-dollar investment in Itanium—and the early hype associated with it—would be followed by its relatively quick demise.
</p>
<h3><span id="Itanium_.28Merced.29:_2001"></span><span class="mw-headline" id="Itanium_(Merced):_2001">Itanium (Merced): 2001</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=6" title="Edit section: Itanium (Merced): 2001"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">Itanium (Merced)</caption><tbody><tr><td colspan="2" class="infobox-image"><span typeof="mw:File"><a href="/wiki/File:KL_Intel_Itanium_ES.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/8/87/KL_Intel_Itanium_ES.jpg/300px-KL_Intel_Itanium_ES.jpg" decoding="async" width="300" height="190" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/87/KL_Intel_Itanium_ES.jpg/450px-KL_Intel_Itanium_ES.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/87/KL_Intel_Itanium_ES.jpg/600px-KL_Intel_Itanium_ES.jpg 2x" data-file-width="3696" data-file-height="2338" /></a></span><div class="infobox-caption">Itanium processor</div></td></tr><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">29 May–June 2001</td></tr><tr><th scope="row" class="infobox-label">Discontinued</th><td class="infobox-data">10 April 2003<sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;71&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label">Common manufacturer(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>Intel</li></ul></div></td></tr><tr><th colspan="2" class="infobox-header">Performance</th></tr><tr><th scope="row" class="infobox-label">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td class="infobox-data">733&#160; to 800&#160;MHz</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Front-side_bus" title="Front-side bus">FSB</a> speeds</th><td class="infobox-data">266&#160;MT/s</td></tr><tr><th colspan="2" class="infobox-header">Cache</th></tr><tr><th scope="row" class="infobox-label">L2 cache</th><td class="infobox-data">96&#160;KB</td></tr><tr><th scope="row" class="infobox-label">L3 cache</th><td class="infobox-data">2 or 4&#160;MB</td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>1</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Socket(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/PAC418" title="PAC418">PAC418</a></li></ul></div></td></tr></tbody></table>
<p>After having sampled 40,000 chips to the partners, Intel launched Itanium on May 29, 2001, with first OEM systems from HP, IBM and Dell shipping to customers in June.<sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;72&#93;</a></sup><sup id="cite_ref-76" class="reference"><a href="#cite_note-76">&#91;73&#93;</a></sup> By then Itanium's performance was not superior to competing RISC and CISC processors.<sup id="cite_ref-77" class="reference"><a href="#cite_note-77">&#91;74&#93;</a></sup>
Itanium competed at the low-end (primarily four-<a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> and smaller systems) with servers based on <a href="/wiki/X86" title="X86">x86</a> processors, and at the high-end with <a href="/wiki/IBM_Power_microprocessors" title="IBM Power microprocessors">IBM POWER</a> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a> <a href="/wiki/SPARC" title="SPARC">SPARC</a> processors. Intel repositioned Itanium to focus on the high-end business and <a href="/wiki/High-performance_computing" title="High-performance computing">HPC</a> computing markets, attempting to duplicate the x86's successful "horizontal" market (i.e., single architecture, multiple systems vendors). The success of this initial processor version was limited to replacing the <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> in HP systems, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> in Compaq systems and <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> in <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a> systems, though IBM also delivered a supercomputer based on this processor.<sup id="cite_ref-Thunder_78-0" class="reference"><a href="#cite_note-Thunder-78">&#91;75&#93;</a></sup>
POWER and SPARC remained strong, while the <a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a> x86 architecture continued to grow into the enterprise space, building on the economies of scale fueled by its enormous installed base.
</p><p>Only a few thousand systems using the original <i>Merced</i> Itanium processor were sold, due to relatively poor performance, high cost and limited software availability.<sup id="cite_ref-79" class="reference"><a href="#cite_note-79">&#91;76&#93;</a></sup> Recognizing that the lack of software could be a serious problem for the future, Intel made thousands of these early systems available to independent software vendors (ISVs) to stimulate development. HP and Intel brought the next-generation Itanium&#160;2 processor to the market a year later. Few of the microarchitectural features of Merced would be carried over to all the subsequent Itanium designs, including the 16+16 KB L1 cache size and the 6-wide (two-bundle) instruction decoding.
</p>
<h3><span id="Itanium_2_.28McKinley_and_Madison.29:_2002.E2.80.932005"></span><span class="mw-headline" id="Itanium_2_(McKinley_and_Madison):_2002–2005">Itanium 2 (McKinley and Madison): 2002–2005</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=7" title="Edit section: Itanium 2 (McKinley and Madison): 2002–2005"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">Itanium 2 (McKinley and Madison)</caption><tbody><tr><td colspan="2" class="infobox-image"><span typeof="mw:File"><a href="/wiki/File:KL_Intel_Itanium2.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/f/f9/KL_Intel_Itanium2.jpg/300px-KL_Intel_Itanium2.jpg" decoding="async" width="300" height="176" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f9/KL_Intel_Itanium2.jpg/450px-KL_Intel_Itanium2.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f9/KL_Intel_Itanium2.jpg/600px-KL_Intel_Itanium2.jpg 2x" data-file-width="2085" data-file-height="1221" /></a></span><div class="infobox-caption">Itanium 2 processor</div></td></tr><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">8 July 2002</td></tr><tr><th scope="row" class="infobox-label">Discontinued</th><td class="infobox-data">16 November 2007<sup id="cite_ref-83" class="reference"><a href="#cite_note-83">&#91;80&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label">Designed by</th><td class="infobox-data"><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> and Intel</td></tr><tr><th scope="row" class="infobox-label">Product code</th><td class="infobox-data">McKinley, Madison, Deerfield, Madison&#160;9M, Fanwood</td></tr><tr><th colspan="2" class="infobox-header">Performance</th></tr><tr><th scope="row" class="infobox-label">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td class="infobox-data">900&#160; to 1667&#160;MHz</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Front-side_bus" title="Front-side bus">FSB</a> speeds</th><td class="infobox-data">400&#160; to 667&#160;MT/s</td></tr><tr><th colspan="2" class="infobox-header">Cache</th></tr><tr><th scope="row" class="infobox-label">L2 cache</th><td class="infobox-data">256&#160;KB</td></tr><tr><th scope="row" class="infobox-label">L3 cache</th><td class="infobox-data">1.5–9&#160;MB</td></tr><tr><th colspan="2" class="infobox-header">Architecture and classification</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Technology_node" class="mw-redirect" title="Technology node">Technology&#160;node</a></th><td class="infobox-data"><a href="/wiki/180_nm" class="mw-redirect" title="180 nm">180 nm</a> to <a href="/wiki/130_nm" class="mw-redirect" title="130 nm">130 nm</a></td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>1</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Socket(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/PAC611" title="PAC611">PAC611</a></li></ul></div></td></tr></tbody></table>
<p>The <b>Itanium 2</b> processor was released in July 2002, and was marketed for enterprise servers rather than for the whole gamut of high-end computing. The first Itanium&#160;2, code-named <i>McKinley</i>, was jointly developed by HP and Intel, led by the HP team at <a href="/wiki/Fort_Collins,_Colorado" title="Fort Collins, Colorado">Fort Collins, Colorado</a>, <a href="/wiki/Tape-out" title="Tape-out">taping out</a> in December 2000. It relieved many of the performance problems of the original Itanium processor, which were mostly caused by an inefficient memory subsystem by approximately halving the latency and doubling the fill bandwidth of each of the three levels of cache, while expanding the L2 cache from 96 to 256 KB. Floating-point data is excluded from the L1 cache, because the L2 cache's higher bandwidth is more beneficial to typical floating-point applications than low latency. The L3 cache was now integrated on-chip, tripling in associativity and doubling in bus width.  McKinley also greatly increases the number of possible instruction combinations in a VLIW-bundle and reaches 25% higher frequency, despite having only eight pipeline stages versus Merced's ten.<sup id="cite_ref-84" class="reference"><a href="#cite_note-84">&#91;81&#93;</a></sup><sup id="cite_ref-HP_McKinley_wp_43-1" class="reference"><a href="#cite_note-HP_McKinley_wp-43">&#91;40&#93;</a></sup>
</p><p><i>McKinley</i> contains 221 million transistors (of which 25 million are for logic and 181 million for L3 cache), measured 19.5&#160;mm by 21.6&#160;mm (421&#160;mm<sup>2</sup>) and was fabricated in a 180&#160;nm, bulk CMOS process with six layers of aluminium metallization.<sup id="cite_ref-85" class="reference"><a href="#cite_note-85">&#91;82&#93;</a></sup><sup id="cite_ref-86" class="reference"><a href="#cite_note-86">&#91;83&#93;</a></sup><sup id="cite_ref-87" class="reference"><a href="#cite_note-87">&#91;84&#93;</a></sup> In May 2003 it was disclosed that some McKinley processors can suffer from a critical-path erratum leading to a system's crashing. It can be avoided by lowering the processor frequency to 800&#160;MHz.<sup id="cite_ref-88" class="reference"><a href="#cite_note-88">&#91;85&#93;</a></sup>
</p><p>In 2003, <a href="/wiki/Advanced_Micro_Devices" class="mw-redirect" title="Advanced Micro Devices">AMD</a> released the <a href="/wiki/Opteron" title="Opteron">Opteron</a> CPU, which implements its own <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a> architecture called <a href="/wiki/AMD64" class="mw-redirect" title="AMD64">AMD64</a>. The Opteron gained rapid acceptance in the enterprise server space because it provided an easy upgrade from <a href="/wiki/X86" title="X86">x86</a>. Under the influence of Microsoft, Intel responded by implementing AMD's x86-64 <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> instead of IA-64 in its <a href="/wiki/Xeon" title="Xeon">Xeon</a> microprocessors in 2004, resulting in a new industry-wide <i>de facto</i> standard.<sup id="cite_ref-cautionary_63-2" class="reference"><a href="#cite_note-cautionary-63">&#91;60&#93;</a></sup>
</p><p>In 2003 Intel released a new Itanium&#160;2 family member, codenamed <i>Madison</i>, initially with up to 1.5&#160;GHz frequency and 6 MB of L3 cache. The <i>Madison 9M</i> chip released in November 2004 had 9 MB of L3 cache and frequency up to 1.6&#160;GHz, reaching 1.67&#160;GHz in July 2005. Both chips used a 130&#160;nm process and were the basis of all new Itanium processors until Montecito was released in July 2006, specifically <i>Deerfield</i> being a low wattage <i>Madison</i>, and <i>Fanwood</i> being a version of <i>Madison 9M</i> for lower-end servers with one or two CPU sockets.
</p><p>In November 2005, the major Itanium server manufacturers joined with Intel and a number of software vendors to form the Itanium Solutions Alliance to promote the architecture and accelerate the software porting effort.<sup id="cite_ref-ISA_89-0" class="reference"><a href="#cite_note-ISA-89">&#91;86&#93;</a></sup>
The Alliance announced that its members would invest $10 billion in the Itanium Solutions Alliance by the end of the decade.<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;87&#93;</a></sup>
</p>
<h3><span id="Itanium_2_9000_and_Itanium_9100:_2006.E2.80.932007"></span><span class="mw-headline" id="Itanium_2_9000_and_Itanium_9100:_2006–2007">Itanium 2 9000 and Itanium 9100: 2006–2007</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=8" title="Edit section: Itanium 2 9000 and Itanium 9100: 2006–2007"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">9000 and 9100 series</caption><tbody><tr><td colspan="2" class="infobox-image"><span typeof="mw:File"><a href="/wiki/File:Intel_Itanium_2_9000_with_cap_removed.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/1/18/Intel_Itanium_2_9000_with_cap_removed.jpg/300px-Intel_Itanium_2_9000_with_cap_removed.jpg" decoding="async" width="300" height="149" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/18/Intel_Itanium_2_9000_with_cap_removed.jpg/450px-Intel_Itanium_2_9000_with_cap_removed.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/18/Intel_Itanium_2_9000_with_cap_removed.jpg/600px-Intel_Itanium_2_9000_with_cap_removed.jpg 2x" data-file-width="2904" data-file-height="1441" /></a></span><div class="infobox-caption">Intel Itanium&#160;2 9000 (<a href="/wiki/Heat_spreader" title="Heat spreader">Heat spreader</a> removed)</div></td></tr><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">18 July 2006</td></tr><tr><th scope="row" class="infobox-label">Discontinued</th><td class="infobox-data">26 August 2011<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;88&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label">Product code</th><td class="infobox-data">Montecito, Montvale</td></tr><tr><th colspan="2" class="infobox-header">Performance</th></tr><tr><th scope="row" class="infobox-label">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td class="infobox-data">1.4&#160;GHz to 1.67&#160;GHz</td></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Front-side_bus" title="Front-side bus">FSB</a> speeds</th><td class="infobox-data">400&#160; to 667&#160;MT/s</td></tr><tr><th colspan="2" class="infobox-header">Cache</th></tr><tr><th scope="row" class="infobox-label">L2 cache</th><td class="infobox-data">256&#160;KB&#160;(D) + 1&#160;MB&#160;(I)</td></tr><tr><th scope="row" class="infobox-label">L3 cache</th><td class="infobox-data">6–24&#160;MB</td></tr><tr><th colspan="2" class="infobox-header">Architecture and classification</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Technology_node" class="mw-redirect" title="Technology node">Technology&#160;node</a></th><td class="infobox-data"><a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90 nm</a></td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>1 or 2</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Socket(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li><a href="/wiki/PAC611" title="PAC611">PAC611</a></li></ul></div></td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Montecito_(processor)" title="Montecito (processor)">Montecito (processor)</a></div>
<p>In early 2003, due to the success of IBM's dual-core <a href="/wiki/POWER4" title="POWER4">POWER4</a>, Intel announced that the first <a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90 nm</a> Itanium processor, codenamed <i>Montecito</i>, would be delayed to 2005 so as to change it into a dual-core, thus merging it with the <i>Chivano</i> project.<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;89&#93;</a></sup><sup id="cite_ref-qa_93-0" class="reference"><a href="#cite_note-qa-93">&#91;90&#93;</a></sup> In September 2004 Intel demonstrated a working Montecito system, and claimed that the inclusion of <a href="/wiki/Hyper-threading" title="Hyper-threading">hyper-threading</a> increases Montecito's performance by 10-20% and that its frequency could reach 2&#160;GHz.<sup id="cite_ref-monty_94-0" class="reference"><a href="#cite_note-monty-94">&#91;91&#93;</a></sup><sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;92&#93;</a></sup> After a delay to "mid-2006" and reduction of the frequency to 1.6&#160;GHz,<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;93&#93;</a></sup> on July 18 Intel delivered <i>Montecito</i> (marketed as the <b>Itanium&#160;2 9000</b> series), a <a href="/wiki/Multi-core_processor" title="Multi-core processor">dual-core</a> processor with a <a href="/wiki/Multithreading_(computer_architecture)#Coarse-grained_multithreading" title="Multithreading (computer architecture)">switch-on-event multithreading</a> and split 256 KB + 1 MB L2 caches that roughly doubled the performance and decreased the energy consumption by about 20 percent.<sup id="cite_ref-CW1_97-0" class="reference"><a href="#cite_note-CW1-97">&#91;94&#93;</a></sup> At 596&#160;mm² die size and 1720 million transistors it was the largest microprocessor at the time. It was supposed to feature <a href="/wiki/Foxton_Technology" title="Foxton Technology">Foxton Technology</a>, a very sophisticated frequency regulator, which failed to pass validation and was thus not enabled for customers.
</p><p>Intel released the <b>Itanium 9100</b> series, codenamed <i>Montvale</i>, in November 2007, retiring the "Itanium 2" brand.<sup id="cite_ref-IW1_98-0" class="reference"><a href="#cite_note-IW1-98">&#91;95&#93;</a></sup> Originally intended to use the <a href="/wiki/65_nm_process" title="65 nm process">65 nm process</a>,<sup id="cite_ref-idf04f_99-0" class="reference"><a href="#cite_note-idf04f-99">&#91;96&#93;</a></sup> it was changed into a fix of Montecito, enabling the demand-based switching (like <a href="/wiki/EIST" class="mw-redirect" title="EIST">EIST</a>) and up to 667 MT/s <a href="/wiki/Front-side_bus" title="Front-side bus">front-side bus</a>, which were intended for Montecito, plus a core-level <a href="/wiki/Lockstep_(computing)" title="Lockstep (computing)">lockstep</a>.<sup id="cite_ref-monty_94-1" class="reference"><a href="#cite_note-monty-94">&#91;91&#93;</a></sup> Montecito and Montvale were the last Itanium processors in which design <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>'s engineering team at Fort Collins had a key role, as the team was subsequently transferred to Intel's ownership.<sup id="cite_ref-100" class="reference"><a href="#cite_note-100">&#91;97&#93;</a></sup>
</p>
<h3><span id="Itanium_9300_.28Tukwila.29:_2010"></span><span class="mw-headline" id="Itanium_9300_(Tukwila):_2010">Itanium 9300 (Tukwila): 2010</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=9" title="Edit section: Itanium 9300 (Tukwila): 2010"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">9300 series</caption><tbody><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">8 February 2010</td></tr><tr><th scope="row" class="infobox-label">Discontinued</th><td class="infobox-data">2nd quarter of 2014</td></tr><tr><th colspan="2" class="infobox-header">Performance</th></tr><tr><th scope="row" class="infobox-label">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td class="infobox-data">1.33&#160; to 1.73&#160;GHz</td></tr><tr><th colspan="2" class="infobox-header">Cache</th></tr><tr><th scope="row" class="infobox-label">L2 cache</th><td class="infobox-data">256&#160;KB&#160;(D) + 512&#160;KB&#160;(I)</td></tr><tr><th scope="row" class="infobox-label">L3 cache</th><td class="infobox-data">10–24&#160;MB</td></tr><tr><th colspan="2" class="infobox-header">Architecture and classification</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Technology_node" class="mw-redirect" title="Technology node">Technology&#160;node</a></th><td class="infobox-data"><a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65 nm</a></td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>2 or 4</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Socket(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>FC-LGA6 (<a href="/wiki/LGA1248" class="mw-redirect" title="LGA1248">LGA1248</a>)</li></ul></div></td></tr></tbody></table>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1066479718"><table class="infobox"><caption class="infobox-title">9500 and 9700 series</caption><tbody><tr><th colspan="2" class="infobox-header">General information</th></tr><tr><th scope="row" class="infobox-label">Launched</th><td class="infobox-data">8 November 2012</td></tr><tr><th scope="row" class="infobox-label">Discontinued</th><td class="infobox-data">30 January 2020<sup id="cite_ref-101" class="reference"><a href="#cite_note-101">&#91;98&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label">Product code</th><td class="infobox-data">Poulson, Kittson</td></tr><tr><th colspan="2" class="infobox-header">Performance</th></tr><tr><th scope="row" class="infobox-label">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> <a href="/wiki/Clock_rate" title="Clock rate">clock rate</a></th><td class="infobox-data">1.73&#160; to 2.67&#160;GHz</td></tr><tr><th colspan="2" class="infobox-header">Cache</th></tr><tr><th scope="row" class="infobox-label">L2 cache</th><td class="infobox-data">256&#160;KB&#160;(D) + 512&#160;KB&#160;(I)</td></tr><tr><th scope="row" class="infobox-label">L3 cache</th><td class="infobox-data">20–32&#160;MB</td></tr><tr><th colspan="2" class="infobox-header">Architecture and classification</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Technology_node" class="mw-redirect" title="Technology node">Technology&#160;node</a></th><td class="infobox-data"><a href="/wiki/32_nm" class="mw-redirect" title="32 nm">32 nm</a></td></tr><tr><th colspan="2" class="infobox-header">Physical specifications</th></tr><tr><th scope="row" class="infobox-label"><a href="/wiki/Multi-core_processor" title="Multi-core processor">Cores</a></th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>4 or 8</li></ul></div></td></tr><tr><th scope="row" class="infobox-label">Socket(s)</th><td class="infobox-data"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409"><div class="plainlist"><ul><li>FC-LGA6 (<a href="/wiki/LGA1248" class="mw-redirect" title="LGA1248">LGA1248</a>)</li></ul></div></td></tr></tbody></table>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_Itanium_9300_CPU_Top_with_cap.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Intel_Itanium_9300_CPU_Top_with_cap.png/220px-Intel_Itanium_9300_CPU_Top_with_cap.png" decoding="async" width="220" height="212" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Intel_Itanium_9300_CPU_Top_with_cap.png/330px-Intel_Itanium_9300_CPU_Top_with_cap.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Intel_Itanium_9300_CPU_Top_with_cap.png/440px-Intel_Itanium_9300_CPU_Top_with_cap.png 2x" data-file-width="2152" data-file-height="2075" /></a><figcaption>Intel Itanium 9300 CPU</figcaption></figure>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_Itanium_9300_CPU_bottom.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Intel_Itanium_9300_CPU_bottom.png/220px-Intel_Itanium_9300_CPU_bottom.png" decoding="async" width="220" height="212" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Intel_Itanium_9300_CPU_bottom.png/330px-Intel_Itanium_9300_CPU_bottom.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Intel_Itanium_9300_CPU_bottom.png/440px-Intel_Itanium_9300_CPU_bottom.png 2x" data-file-width="2176" data-file-height="2100" /></a><figcaption>Intel Itanium 9300 CPU LGA</figcaption></figure>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG/220px-Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG" decoding="async" width="220" height="165" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG/330px-Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG/440px-Intel_Itanium_9300_Socket_Intel_LGA_1248.JPG 2x" data-file-width="3264" data-file-height="2448" /></a><figcaption>Intel Itanium 9300 Socket Intel LGA 1248</figcaption></figure>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_Itanium_9300_with_cap_removed.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/6/62/Intel_Itanium_9300_with_cap_removed.jpg/220px-Intel_Itanium_9300_with_cap_removed.jpg" decoding="async" width="220" height="165" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/62/Intel_Itanium_9300_with_cap_removed.jpg/330px-Intel_Itanium_9300_with_cap_removed.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/62/Intel_Itanium_9300_with_cap_removed.jpg/440px-Intel_Itanium_9300_with_cap_removed.jpg 2x" data-file-width="3264" data-file-height="2448" /></a><figcaption>Intel Itanium 9300 with cap removed</figcaption></figure>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila (processor)</a></div>
<p>The original code name for the first Itanium with more than two cores was Tanglewood, but it was changed to Tukwila in late 2003 due to trademark issues.<sup id="cite_ref-102" class="reference"><a href="#cite_note-102">&#91;99&#93;</a></sup><sup id="cite_ref-103" class="reference"><a href="#cite_note-103">&#91;100&#93;</a></sup> Intel discussed a "middle-of-the-decade Itanium" to succeed Montecito, achieving ten times the performance of Madison.<sup id="cite_ref-104" class="reference"><a href="#cite_note-104">&#91;101&#93;</a></sup><sup id="cite_ref-qa_93-1" class="reference"><a href="#cite_note-qa-93">&#91;90&#93;</a></sup> It was being designed by the famed <a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a> team and was expected have eight new multithreading-focused cores. Intel claimed "a lot more than two" cores and more than seven times the performance of Madison.<sup id="cite_ref-105" class="reference"><a href="#cite_note-105">&#91;102&#93;</a></sup><sup id="cite_ref-106" class="reference"><a href="#cite_note-106">&#91;103&#93;</a></sup><sup id="cite_ref-107" class="reference"><a href="#cite_note-107">&#91;104&#93;</a></sup> In early 2004 Intel told of "plans to achieve up to double the performance over the Intel Xeon processor family at platform cost parity by 2007".<sup id="cite_ref-108" class="reference"><a href="#cite_note-108">&#91;105&#93;</a></sup> By early 2005 Tukwila was redefined, now having fewer cores but focusing on single-threaded performance and multiprocessor scalability.<sup id="cite_ref-109" class="reference"><a href="#cite_note-109">&#91;106&#93;</a></sup>
</p><p>In March 2005, Intel disclosed some details of Tukwila, the next Itanium processor after Montvale, to be released in 2007. Tukwila would have <a href="/wiki/Multi-core_processor" title="Multi-core processor">four processor cores</a> and would replace the Itanium bus with a new <a href="/wiki/Common_System_Interface" class="mw-redirect" title="Common System Interface">Common System Interface</a>, which would also be used by a new Xeon processor.<sup id="cite_ref-CSI_110-0" class="reference"><a href="#cite_note-CSI-110">&#91;107&#93;</a></sup> Tukwila was to have a "common platform architecture" with a Xeon codenamed <i>Whitefield</i>,<sup id="cite_ref-idf04f_99-1" class="reference"><a href="#cite_note-idf04f-99">&#91;96&#93;</a></sup> which was canceled in October 2005,<sup id="cite_ref-111" class="reference"><a href="#cite_note-111">&#91;108&#93;</a></sup> when Intel revised Tukwila's delivery date to late 2008.<sup id="cite_ref-zdnet_2005_slip_112-0" class="reference"><a href="#cite_note-zdnet_2005_slip-112">&#91;109&#93;</a></sup> In May 2009, the schedule for Tukwila, was revised again, with the release to OEMs planned for the first quarter of 2010.<sup id="cite_ref-INQ09_113-0" class="reference"><a href="#cite_note-INQ09-113">&#91;110&#93;</a></sup>
The <b>Itanium 9300</b> series processor, codenamed <i>Tukwila</i>, was released on February 8, 2010, with greater performance and memory capacity.<sup id="cite_ref-eweek-tukwila_114-0" class="reference"><a href="#cite_note-eweek-tukwila-114">&#91;111&#93;</a></sup>
</p><p>The device uses a 65&#160;nm process, includes two to four cores, up to 24&#160;<a href="/wiki/Mebibyte" class="mw-redirect" title="Mebibyte">MB</a> on-die caches, <a href="/wiki/Hyper-Threading" class="mw-redirect" title="Hyper-Threading">Hyper-Threading</a> technology and integrated memory controllers. It implements <a href="/wiki/ECC_memory" title="ECC memory">double-device data correction</a>, which helps to fix memory errors. Tukwila also implements <a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">Intel QuickPath Interconnect</a> (QPI) to replace the Itanium bus-based architecture. It has a peak interprocessor bandwidth of 96&#160;GB/s and a peak memory bandwidth of 34&#160;GB/s. With QuickPath, the processor has integrated memory controllers and interfaces the memory directly, using QPI interfaces to directly connect to other processors and I/O hubs. QuickPath is also used on Intel <a href="/wiki/X86-64" title="X86-64">x86-64</a> processors using the <i><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a></i> microarchitecture, which possibly enabled Tukwila and Nehalem to use the same chipsets.<sup id="cite_ref-Kittson_115-0" class="reference"><a href="#cite_note-Kittson-115">&#91;112&#93;</a></sup>
Tukwila incorporates two memory controllers, each of which has two links to Scalable Memory Buffers, which in turn support multiple <a href="/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3</a> <a href="/wiki/DIMM" title="DIMM">DIMMs</a>,<sup id="cite_ref-TukwilaDelay_116-0" class="reference"><a href="#cite_note-TukwilaDelay-116">&#91;113&#93;</a></sup>
much like the Nehalem-based Xeon processor code-named <i><a href="/wiki/Beckton_(microprocessor)" class="mw-redirect" title="Beckton (microprocessor)">Beckton</a></i>.<sup id="cite_ref-DailyTech_Server_117-0" class="reference"><a href="#cite_note-DailyTech_Server-117">&#91;114&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="HP_vs._Oracle"><i>HP vs. Oracle</i></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=10" title="Edit section: HP vs. Oracle"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>During the 2012 <i>Hewlett-Packard Co. v. Oracle Corp.</i> support lawsuit, court documents unsealed by a Santa Clara County Court judge revealed that in 2008, Hewlett-Packard had paid Intel around $440 million to keep producing and updating Itanium microprocessors from 2009 to 2014. In 2010, the two companies signed another $250 million deal, which obliged Intel to continue making Itanium CPUs for HP's machines until 2017. Under the terms of the agreements, HP had to pay for chips it gets from Intel, while Intel launches Tukwila, Poulson, Kittson, and Kittson+ chips in a bid to gradually boost performance of the platform.<sup id="cite_ref-118" class="reference"><a href="#cite_note-118">&#91;115&#93;</a></sup><sup id="cite_ref-119" class="reference"><a href="#cite_note-119">&#91;116&#93;</a></sup>
</p>
<h3><span id="Itanium_9500_.28Poulson.29:_2012"></span><span class="mw-headline" id="Itanium_9500_(Poulson):_2012">Itanium 9500 (Poulson): 2012</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=11" title="Edit section: Itanium 9500 (Poulson): 2012"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel first mentioned Poulson on March 1, 2005, at the Spring <a href="/wiki/Intel_Developer_Forum" title="Intel Developer Forum">IDF</a>.<sup id="cite_ref-120" class="reference"><a href="#cite_note-120">&#91;117&#93;</a></sup>  In June 2007 Intel said that Poulson would use a <a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32&#160;nm</a> process technology, skipping the <a href="/wiki/45_nanometer" class="mw-redirect" title="45 nanometer">45&#160;nm</a> process.<sup id="cite_ref-mercury_121-0" class="reference"><a href="#cite_note-mercury-121">&#91;118&#93;</a></sup> This was necessary for catching up after Itanium's delays left it at <a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90 nm</a> competing against <a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65 nm</a> and <a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a> processors.
</p><p>At <a href="/wiki/International_Solid-State_Circuits_Conference" title="International Solid-State Circuits Conference">ISSCC</a> 2011, Intel presented a paper called "A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium Processor for Mission Critical Servers."<sup id="cite_ref-dx.doi.org_122-0" class="reference"><a href="#cite_note-dx.doi.org-122">&#91;119&#93;</a></sup><sup id="cite_ref-123" class="reference"><a href="#cite_note-123">&#91;120&#93;</a></sup>
Analyst David Kanter speculated that Poulson would use a new microarchitecture, with a more advanced form of multithreading that uses up to two threads, to improve performance for single threaded and multithreaded workloads.<sup id="cite_ref-124" class="reference"><a href="#cite_note-124">&#91;121&#93;</a></sup>
Some information was also released at the <a href="/wiki/Hot_Chips" class="mw-redirect" title="Hot Chips">Hot Chips</a> conference.<sup id="cite_ref-125" class="reference"><a href="#cite_note-125">&#91;122&#93;</a></sup><sup id="cite_ref-126" class="reference"><a href="#cite_note-126">&#91;123&#93;</a></sup>
</p><p>Information presented improvements in multithreading, resiliency improvements (<a href="/wiki/Intel_Instruction_Replay" class="mw-redirect" title="Intel Instruction Replay">Intel Instruction Replay</a> RAS) and few new instructions (thread priority, integer instruction, cache prefetching, and data access hints).
</p><p>Poulson was released on November 8, 2012, as the <b>Itanium 9500</b> series processor.  It is the follow-on processor to Tukwila. It features eight cores and has a 12-wide issue architecture, multithreading enhancements, and new instructions to take advantage of parallelism, especially in virtualization.<sup id="cite_ref-Kittson_115-1" class="reference"><a href="#cite_note-Kittson-115">&#91;112&#93;</a></sup><sup id="cite_ref-poulson-the-future-of-itanium-servers_127-0" class="reference"><a href="#cite_note-poulson-the-future-of-itanium-servers-127">&#91;124&#93;</a></sup><sup id="cite_ref-HotChip-Poulson_128-0" class="reference"><a href="#cite_note-HotChip-Poulson-128">&#91;125&#93;</a></sup>
The Poulson L3 cache size is 32&#160;MB and common for all cores, not divided like previously. L2 cache size is 6&#160;MB, 512&#160;I&#160;<a href="/wiki/Kibibyte" class="mw-redirect" title="Kibibyte">KB</a>, 256&#160;D&#160;KB per core.<sup id="cite_ref-dx.doi.org_122-1" class="reference"><a href="#cite_note-dx.doi.org-122">&#91;119&#93;</a></sup> Die size is 544&#160;mm², less than its predecessor Tukwila (698.75&#160;mm²).<sup id="cite_ref-129" class="reference"><a href="#cite_note-129">&#91;126&#93;</a></sup><sup id="cite_ref-130" class="reference"><a href="#cite_note-130">&#91;127&#93;</a></sup>
</p><p>Intel's Product Change Notification (PCN) 111456-01 lists four models of Itanium 9500 series <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a>, which was later removed in a revised document.<sup id="cite_ref-cpu-world.com_131-0" class="reference"><a href="#cite_note-cpu-world.com-131">&#91;128&#93;</a></sup> The parts were later listed in Intel's Material Declaration Data Sheets (MDDS) database.<sup id="cite_ref-132" class="reference"><a href="#cite_note-132">&#91;129&#93;</a></sup> Intel later posted Itanium 9500 reference manual.<sup id="cite_ref-133" class="reference"><a href="#cite_note-133">&#91;130&#93;</a></sup>
</p><p>The models are the following:<sup id="cite_ref-cpu-world.com_131-1" class="reference"><a href="#cite_note-cpu-world.com-131">&#91;128&#93;</a></sup><sup id="cite_ref-134" class="reference"><a href="#cite_note-134">&#91;131&#93;</a></sup>
</p>
<dl><dd><table class="wikitable">

<tbody><tr>
<th>Processor number</th>
<th>Frequency</th>
<th>Cache
</th></tr>
<tr>
<td>9520</td>
<td>1.73&#160;GHz</td>
<td>20MB
</td></tr>
<tr>
<td>9540</td>
<td>2.13&#160;GHz</td>
<td>24MB
</td></tr>
<tr>
<td>9550</td>
<td>2.40&#160;GHz</td>
<td>32MB
</td></tr>
<tr>
<td>9560</td>
<td>2.53&#160;GHz</td>
<td>32MB
</td></tr></tbody></table></dd></dl>
<h3><span id="Itanium_9700_.28Kittson.29:_2017"></span><span class="mw-headline" id="Itanium_9700_(Kittson):_2017">Itanium 9700 (Kittson): 2017</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=12" title="Edit section: Itanium 9700 (Kittson): 2017"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel had committed to at least one more generation after Poulson, first mentioning Kittson on 14 June 2007.<sup id="cite_ref-mercury_121-1" class="reference"><a href="#cite_note-mercury-121">&#91;118&#93;</a></sup> Kittson was supposed to be on a 22&#160;nm process and use the same <a href="/wiki/LGA2011" class="mw-redirect" title="LGA2011">LGA2011</a> socket and platform as <a href="/wiki/Xeon" title="Xeon">Xeons</a>.<sup id="cite_ref-135" class="reference"><a href="#cite_note-135">&#91;132&#93;</a></sup><sup id="cite_ref-136" class="reference"><a href="#cite_note-136">&#91;133&#93;</a></sup><sup id="cite_ref-137" class="reference"><a href="#cite_note-137">&#91;134&#93;</a></sup> On 31 January 2013 Intel issued an update to their plans for Kittson: it would have the same <a href="/wiki/LGA1248" class="mw-redirect" title="LGA1248">LGA1248</a> socket and 32&#160;nm process as Poulson, thus effectively halting any further development of Itanium processors.<sup id="cite_ref-138" class="reference"><a href="#cite_note-138">&#91;135&#93;</a></sup>
</p><p>In April 2015, Intel, although it had not yet confirmed formal specifications, did confirm that it continued to work on the project.<sup id="cite_ref-kitguru_139-0" class="reference"><a href="#cite_note-kitguru-139">&#91;136&#93;</a></sup> Meanwhile, the aggressively multicore Xeon E7 platform displaced Itanium-based solutions in the Intel roadmap.<sup id="cite_ref-140" class="reference"><a href="#cite_note-140">&#91;137&#93;</a></sup> Even <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>, the main proponent and customer for Itanium, began selling <a href="/wiki/X86" title="X86">x86</a>-based <a href="/wiki/HP_Superdome" title="HP Superdome">Superdome</a> and <a href="/wiki/NonStop_(server_computers)" title="NonStop (server computers)">NonStop</a> servers, and started to treat the Itanium-based versions as legacy products.<sup id="cite_ref-141" class="reference"><a href="#cite_note-141">&#91;138&#93;</a></sup><sup id="cite_ref-142" class="reference"><a href="#cite_note-142">&#91;139&#93;</a></sup>
</p><p>Intel officially launched the <b>Itanium 9700</b> series processor family on May 11, 2017.<sup id="cite_ref-143" class="reference"><a href="#cite_note-143">&#91;140&#93;</a></sup><sup id="cite_ref-IA-PCWorld_9-1" class="reference"><a href="#cite_note-IA-PCWorld-9">&#91;8&#93;</a></sup> Kittson has no microarchitecture improvements over Poulson; despite nominally having a different stepping, it is functionally identical with the 9500 series, even having exactly the same bugs, the only difference being the 133&#160;MHz higher frequency of 9760 and 9750 over 9560 and 9550 respectively.<sup id="cite_ref-144" class="reference"><a href="#cite_note-144">&#91;141&#93;</a></sup><sup id="cite_ref-145" class="reference"><a href="#cite_note-145">&#91;142&#93;</a></sup>
</p><p>Intel announced that the 9700 series would be the last Itanium chips produced.<sup id="cite_ref-Davis_2017_8-1" class="reference"><a href="#cite_note-Davis_2017-8">&#91;7&#93;</a></sup><sup id="cite_ref-IA-PCWorld_9-2" class="reference"><a href="#cite_note-IA-PCWorld-9">&#91;8&#93;</a></sup>
</p><p>The models are:<sup id="cite_ref-146" class="reference"><a href="#cite_note-146">&#91;143&#93;</a></sup>
</p>
<dl><dd><table class="wikitable sortable">

<tbody><tr>
<th>Processor number</th>
<th>Cores</th>
<th>Threads</th>
<th>Frequency</th>
<th>Cache
</th></tr>
<tr>
<td>9720</td>
<td>4</td>
<td><span style="visibility:hidden;color:transparent;">0</span>8</td>
<td>1.73&#160;GHz</td>
<td>20&#160;MB
</td></tr>
<tr>
<td>9740</td>
<td>8</td>
<td>16</td>
<td>2.13&#160;GHz</td>
<td>24&#160;MB
</td></tr>
<tr>
<td>9750</td>
<td>4</td>
<td><span style="visibility:hidden;color:transparent;">0</span>8</td>
<td>2.53&#160;GHz</td>
<td>32&#160;MB
</td></tr>
<tr>
<td>9760</td>
<td>8</td>
<td>16</td>
<td>2.66&#160;GHz</td>
<td>32&#160;MB
</td></tr></tbody></table></dd></dl>
<h2><span class="mw-headline" id="Market_share">Market share</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=13" title="Edit section: Market share"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In comparison with its <a href="/wiki/Xeon" title="Xeon">Xeon</a> family of server processors, Itanium was never a high-volume product for Intel. Intel does not release production numbers, but one industry analyst estimated that the production rate was 200,000 processors per year in 2007.<sup id="cite_ref-147" class="reference"><a href="#cite_note-147">&#91;144&#93;</a></sup>
</p><p>According to <a href="/wiki/Gartner_Inc." class="mw-redirect" title="Gartner Inc.">Gartner Inc.</a>, the total number of Itanium servers (not processors) sold by all vendors in 2007, was about 55,000 (It is unclear whether clustered servers counted as a single server or not.). This compares with 417,000 RISC servers (spread across all RISC vendors) and 8.4 million x86 servers. <a href="/wiki/International_Data_Corporation" class="mw-redirect" title="International Data Corporation">IDC</a> reports that a total of 184,000 Itanium-based systems were sold from 2001 through 2007. For the combined POWER/SPARC/Itanium systems market, IDC reports that POWER captured 42% of revenue and SPARC captured 32%, while Itanium-based system revenue reached 26% in the second quarter of 2008.<sup id="cite_ref-148" class="reference"><a href="#cite_note-148">&#91;145&#93;</a></sup>
According to an IDC analyst, in 2007, HP accounted for perhaps 80% of Itanium systems revenue.<sup id="cite_ref-CW1_97-1" class="reference"><a href="#cite_note-CW1-97">&#91;94&#93;</a></sup>
According to Gartner, in 2008, HP accounted for 95% of Itanium sales.<sup id="cite_ref-vance_late_149-0" class="reference"><a href="#cite_note-vance_late-149">&#91;146&#93;</a></sup> HP's Itanium system sales were at an annual rate of $4.4Bn at the end of 2008, and declined to $3.5Bn by the end of 2009,<sup id="cite_ref-Gartner_2009-q4_11-1" class="reference"><a href="#cite_note-Gartner_2009-q4-11">&#91;10&#93;</a></sup>
compared to a 35% decline in UNIX system revenue for Sun and an 11% drop for IBM, with an x86-64 server revenue increase of 14% during this period.
</p><p>In December 2012, IDC released a research report stating that Itanium server shipments would remain flat through 2016, with annual shipment of 26,000 systems (a decline of over 50% compared to shipments in 2008).<sup id="cite_ref-150" class="reference"><a href="#cite_note-150">&#91;147&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Hardware_support">Hardware support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=14" title="Edit section: Hardware support"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Systems">Systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=15" title="Edit section: Systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="float:right; clear:right;margin:0 0 0.5em 1em;">
<caption>Server manufacturers' Itanium products
</caption>
<tbody><tr>
<th colspan="3">Company
</th>
<th colspan="2">Latest product
</th></tr>
<tr>
<th>name</th>
<th>from</th>
<th>to</th>
<th>name</th>
<th>CPUs
</th></tr>
<tr>
<td><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a>/<a href="/wiki/Hewlett_Packard_Enterprise" title="Hewlett Packard Enterprise">HPE</a></td>
<td>2001</td>
<td>2021</td>
<td><a href="/wiki/HPE_Integrity_Servers" title="HPE Integrity Servers">Integrity</a></td>
<td>1–256
</td></tr>
<tr>
<td><a href="/wiki/Compaq" title="Compaq">Compaq</a></td>
<td>2001</td>
<td>2001</td>
<td><a href="/wiki/ProLiant" title="ProLiant">ProLiant</a> 590</td>
<td>1–4
</td></tr>
<tr>
<td><a href="/wiki/IBM" title="IBM">IBM</a></td>
<td>2001</td>
<td>2005</td>
<td>x455</td>
<td>1–16
</td></tr>
<tr>
<td><a href="/wiki/Dell" title="Dell">Dell</a></td>
<td>2001</td>
<td>2005</td>
<td><a href="/wiki/Dell_PowerEdge" class="mw-redirect" title="Dell PowerEdge">PowerEdge</a> 7250</td>
<td>1–4
</td></tr>
<tr>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a></td>
<td>2001</td>
<td>2008</td>
<td>BladeSymphony<br />1000</td>
<td>1–8
</td></tr>
<tr>
<td><a href="/wiki/Unisys" title="Unisys">Unisys</a></td>
<td>2002</td>
<td>2009</td>
<td><a href="/wiki/ES7000" title="ES7000">ES7000</a>/one</td>
<td>1–32
</td></tr>
<tr>
<td><a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a></td>
<td>2001</td>
<td>2011</td>
<td><a href="/wiki/Altix" title="Altix">Altix</a> 4000</td>
<td>1–2048
</td></tr>
<tr>
<td><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a></td>
<td>2005</td>
<td>2011</td>
<td>PRIMEQUEST</td>
<td>1–32
</td></tr>
<tr>
<td><a href="/wiki/Groupe_Bull" title="Groupe Bull">Bull</a></td>
<td>2002</td>
<td>pre-2015</td>
<td>NovaScale 9410</td>
<td>1–32
</td></tr>
<tr>
<td><a href="/wiki/NEC" title="NEC">NEC</a></td>
<td>2002</td>
<td>2012</td>
<td>nx7700i</td>
<td>1–256
</td></tr>
<tr>
<td><a href="/wiki/Inspur" title="Inspur">Inspur</a></td>
<td>2010</td>
<td>pre-2015</td>
<td>TS10000</td>
<td>2–1024
</td></tr>
<tr>
<td><a href="/wiki/Huawei" title="Huawei">Huawei</a></td>
<td>2012</td>
<td>pre-2015</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?</td>
<td style="background: #EEE; font-size: smaller; vertical-align: middle; text-align: center;" class="unknown table-unknown">?
</td></tr></tbody></table>
<p>By 2006, HP manufactured at least 80% of all Itanium systems, and sold 7,200 in the first quarter of 2006.<sup id="cite_ref-151" class="reference"><a href="#cite_note-151">&#91;148&#93;</a></sup>
The bulk of systems sold were <a href="/wiki/Enterprise_server" class="mw-redirect" title="Enterprise server">enterprise servers</a> and machines for large-scale technical computing, with an average selling price per system in excess of US$200,000. A typical system uses eight or more Itanium processors.
</p><p>By 2012, only a few manufacturers offered Itanium systems, including <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a>, <a href="/wiki/Groupe_Bull" title="Groupe Bull">Bull</a>, <a href="/wiki/NEC" title="NEC">NEC</a>, <a href="/wiki/Inspur" title="Inspur">Inspur</a> and <a href="/wiki/Huawei" title="Huawei">Huawei</a>. In addition, <a href="/wiki/Intel" title="Intel">Intel</a> offered a chassis that could be used by <a href="/wiki/System_integrator" class="mw-redirect" title="System integrator">system integrators</a> to build Itanium systems.<sup id="cite_ref-152" class="reference"><a href="#cite_note-152">&#91;149&#93;</a></sup>
</p><p>By 2015, only HP supplied Itanium-based systems.<sup id="cite_ref-kitguru_139-1" class="reference"><a href="#cite_note-kitguru-139">&#91;136&#93;</a></sup> With HP split in late 2015, Itanium systems (branded as <a href="/wiki/HPE_Integrity_Servers" title="HPE Integrity Servers">Integrity</a>)<sup id="cite_ref-153" class="reference"><a href="#cite_note-153">&#91;150&#93;</a></sup> are handled by <a href="/wiki/Hewlett_Packard_Enterprise" title="Hewlett Packard Enterprise">Hewlett Packard Enterprise</a> (HPE), with a major update in 2017 (Integrity i6, and HP-UX 11i v3 Update 16). HPE also supports a few other operating systems, including <a href="/wiki/Windows" class="mw-redirect" title="Windows">Windows</a> up to Server 2008 R2, <a href="/wiki/Linux" title="Linux">Linux</a>, <a href="/wiki/OpenVMS" title="OpenVMS">OpenVMS</a> and <a href="/wiki/NonStop_(server_computers)" title="NonStop (server computers)">NonStop</a>. Itanium is not affected by <a href="/wiki/Spectre_(security_vulnerability)" title="Spectre (security vulnerability)">Spectre</a> and <a href="/wiki/Meltdown_(security_vulnerability)" title="Meltdown (security vulnerability)">Meltdown</a>.<sup id="cite_ref-154" class="reference"><a href="#cite_note-154">&#91;151&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Chipsets">Chipsets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=16" title="Edit section: Chipsets"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Prior to the 9300-series (<a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a>), chipsets were needed to connect to the main memory and I/O devices, as the <a href="/wiki/Front-side_bus" title="Front-side bus">front-side bus</a> to the <a href="/wiki/Chipset" title="Chipset">chipset</a> was the sole connection out of the processor (except for TAP (<a href="/wiki/JTAG" title="JTAG">JTAG</a>) and <a href="/wiki/SMBus" class="mw-redirect" title="SMBus">SMBus</a> for debugging and system configuration). Two generations of buses existed, the original <i>Itanium processor system bus</i> (a.k.a. <i>Merced bus</i>) had a 64 bit data width and 133&#160;MHz clock with <a href="/wiki/Double_data_rate" title="Double data rate">DDR</a> (266 MT/s), being soon superseded by the 128-bit 200&#160;MHz DDR (400 MT/s) <i>Itanium 2 processor system bus</i> (a.k.a. <i>McKinley bus</i>), which later reached 533 and 667 MT/s. Up to four CPUs per single bus could be used, but prior to the 9000-series the bus speeds of over 400 MT/s were limited to up to two processors per bus.<sup id="cite_ref-155" class="reference"><a href="#cite_note-155">&#91;152&#93;</a></sup><sup id="cite_ref-156" class="reference"><a href="#cite_note-156">&#91;153&#93;</a></sup> As no Itanium chipset could connect to more than four sockets, high-end servers needed multiple interconnected chipsets.
</p><p>The "Tukwila" Itanium processor model had been designed to share a common chipset with the Intel Xeon processor EX (Intel's Xeon processor designed for four processor and larger servers). The goal was to streamline system development and reduce costs for server OEMs, many of which develop both Itanium- and Xeon-based servers. However, in 2013, this goal was pushed back to be "evaluated for future implementation opportunities".<sup id="cite_ref-157" class="reference"><a href="#cite_note-157">&#91;154&#93;</a></sup>
</p><p>In the times before on-chip memory controllers and <a href="/wiki/QPI" class="mw-redirect" title="QPI">QPI</a>, enterprise server manufacturers differentiated their systems by designing and developing chipsets that interface the processor to memory, interconnections, and peripheral controllers. "Enterprise server" referred to the then-lucrative market segment of high-end servers with high <a href="/wiki/Reliability,_availability_and_serviceability" title="Reliability, availability and serviceability">reliability, availability and serviceability</a> and typically 16+ processor sockets, justifying their pricing by having a custom system-level architecture with their own chipsets at its heart, with capabilities far beyond what two-socket "commodity servers" could offer. Development of a chipset costs tens of millions of dollars and so represented a major commitment to the use of Itanium.
</p><p>Neither Intel nor IBM would develop Itanium 2 chipsets to support newer technologies such as <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> or <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a>.<sup id="cite_ref-ibm_ditching_itanium_158-0" class="reference"><a href="#cite_note-ibm_ditching_itanium-158">&#91;155&#93;</a></sup>
Before "Tukwila" moved away from the FSB, chipsets supporting such technologies were manufactured by all Itanium server vendors, such as HP, Fujitsu, SGI, NEC, and Hitachi.
</p>
<h4><span class="mw-headline" id="Intel">Intel</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=17" title="Edit section: Intel"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The first generation of Itanium received no vendor-specific chipsets, only Intel's 460GX consisting of ten distinct chips. It supported up to four CPUs and 64 GB of memory at 4.2 GB/s, which is twice the system bus's bandwidth. Addresses and data were handled by two different chips. 460GX had an <a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a> X4 graphics bus, two 64-bit 66&#160;MHz <a href="/wiki/Peripheral_Component_Interconnect" title="Peripheral Component Interconnect">PCI</a> buses and configurable 33&#160;MHz dual 32-bit or single 64-bit PCI bus(es).<sup id="cite_ref-159" class="reference"><a href="#cite_note-159">&#91;156&#93;</a></sup>
</p><p>There were many custom chipset designs for Itanium 2, but many smaller vendors chose to use Intel's E8870 chipset. It supports 128 GB of <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a> at 6.4 GB/s. It was originally designed for <a href="/wiki/Rambus" title="Rambus">Rambus</a> <a href="/wiki/RDRAM" title="RDRAM">RDRAM</a> <a href="/wiki/Serial_communication" title="Serial communication">serial</a> memory, but when RDRAM failed to succeed Intel added four DDR SDRAM-to-RDRAM converter chips to the chipset.<sup id="cite_ref-160" class="reference"><a href="#cite_note-160">&#91;157&#93;</a></sup> When Intel had previously made such a converter for Pentium III chipsets 820 and 840, it drastically cut performance.<sup id="cite_ref-161" class="reference"><a href="#cite_note-161">&#91;158&#93;</a></sup><sup id="cite_ref-162" class="reference"><a href="#cite_note-162">&#91;159&#93;</a></sup> E8870 provides eight 133&#160;MHz <a href="/wiki/PCI-X" title="PCI-X">PCI-X</a> buses (4.2 GB/s total because of bottlenecks) and a <a href="/wiki/I/O_Controller_Hub#ICH4" title="I/O Controller Hub">ICH4</a> hub with six <a href="/wiki/USB_2.0" class="mw-redirect" title="USB 2.0">USB 2.0</a> ports.
Two E8870 can be linked together by two E8870SP Scalability Port Switches, each containing a 1MB (~200,000 cache lines) <a href="/wiki/Bus_snooping#Snoop_filter" title="Bus snooping">snoop filter</a>, to create an 8-socket system with double the memory and PCI-X capacity, but still only one ICH4. Further expansion to 16 sockets was planned.<sup id="cite_ref-163" class="reference"><a href="#cite_note-163">&#91;160&#93;</a></sup><sup id="cite_ref-164" class="reference"><a href="#cite_note-164">&#91;161&#93;</a></sup><sup id="cite_ref-165" class="reference"><a href="#cite_note-165">&#91;162&#93;</a></sup> In 2004 Intel revealed plans for its next Itanium chipset, codenamed <i>Bayshore</i>, to support <a href="/wiki/PCI-e" class="mw-redirect" title="PCI-e">PCI-e</a> and <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> memory, but canceled it the same year.<sup id="cite_ref-166" class="reference"><a href="#cite_note-166">&#91;163&#93;</a></sup><sup id="cite_ref-ibm_ditching_itanium_158-1" class="reference"><a href="#cite_note-ibm_ditching_itanium-158">&#91;155&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Hewlett-Packard">Hewlett-Packard</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=18" title="Edit section: Hewlett-Packard"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>HP has designed four different chipsets for Itanium 2: zx1, sx1000, zx2 and sx2000. All support 4 sockets per chipset, but sx1000 and sx2000 support interconnection of up to 16 chipsets to create up to a 64 socket system. As it was developed in collaboration with Itanium 2's development, booting the first Itanium 2 in February 2001,<sup id="cite_ref-167" class="reference"><a href="#cite_note-167">&#91;164&#93;</a></sup> zx1 became the first Itanium 2 chipset available and later in 2004 also the first to support 533 MT/s FSB. In its basic two-chip version it directly provides four channels of <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR-266</a> memory, giving 8.5 GB/s of bandwidth and 32 GB of capacity (though 12 DIMM slots).<sup id="cite_ref-168" class="reference"><a href="#cite_note-168">&#91;165&#93;</a></sup> In versions with memory expander boards memory bandwidth reaches 12.8 GB/s, while the maximum capacity for the initial two-board 48 DIMM expanders was 96 GB, and the later single-board 32 DIMM expander up to 128 GB. The memory latency increases by 25 nanoseconds from 80 ns due to the expanders. Eight independent links went to the PCI-X and other peripheral devices (e.g. <a href="/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a> in workstations), totaling 4 GB/s.<sup id="cite_ref-169" class="reference"><a href="#cite_note-169">&#91;166&#93;</a></sup><sup id="cite_ref-170" class="reference"><a href="#cite_note-170">&#91;167&#93;</a></sup>
</p><p>HP's first high-end Itanium chipset was sx1000, launched in mid-2003 with the <a href="/wiki/HP_Superdome" title="HP Superdome">Integrity Superdome</a> flagship server.
It has two independent front-side buses, each bus supporting two sockets, giving 12.8 GB/s of combined bandwidth from the processors to the chipset. It has four links to data-only memory buffers and supports 64 GB of HP-designed 125&#160;MHz memory at 16 GB/s. The above components form a system board called a <i>cell</i>. Two cells can be directly connected together to create an 8-socket <a href="/wiki/Glue_logic" title="Glue logic">glueless</a> system. To connect four cells together, a pair of 8-ported <a href="/wiki/Crossbar_switch" title="Crossbar switch">crossbar switches</a> is needed (adding 64 <a href="/wiki/Nanosecond" title="Nanosecond">ns</a> to inter-cell memory accesses), while four such pairs of crossbar switches are needed for the top-end system of 16 cells (64 sockets), giving 32 GB/s of <a href="/wiki/Bisection_bandwidth" title="Bisection bandwidth">bisection bandwidth</a>. Cells maintain cache coherence through in-memory <a href="/wiki/Directory-based_cache_coherence" title="Directory-based cache coherence">directories</a>, which causes the minimum memory latency to be 241 ns. The latency to the most remote (<a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a>) memory is 463 ns. The per-cell bandwidth to the I/O subsystems is 2 GB/s, despite the presence of 8 GB/s worth of PCI-X buses in each I/O subsystem.<sup id="cite_ref-171" class="reference"><a href="#cite_note-171">&#91;168&#93;</a></sup><sup id="cite_ref-172" class="reference"><a href="#cite_note-172">&#91;169&#93;</a></sup><sup id="cite_ref-173" class="reference"><a href="#cite_note-173">&#91;170&#93;</a></sup>
</p><p>HP launched sx2000 in March 2006 to succeed sx1000. Its two FSBs operate at 533 MT/s. It supports up to 128 GB of memory at 17 GB/s. The memory is of HP's custom design, using the <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> protocol, but twice as tall as the standard modules and with redundant address and control signal contacts. For the inter-chipset communication, 25.5 GB/s is available on each sx2000 through its three <a href="/wiki/Serial_communication" title="Serial communication">serial</a> links that can connect to a set of three <a href="/wiki/Redundancy_(engineering)" title="Redundancy (engineering)">independent</a> <a href="/wiki/Crossbar_switch" title="Crossbar switch">crossbars</a>, which connect to other cells or up to 3 other sets of 3 crossbars. The multi-cell configurations are the same as with sx1000, except the parallelism of the sets of crossbars has been increased from 2 to 3. The maximum configuration of 64 sockets has 72 GB/s of sustainable <a href="/wiki/Bisection_bandwidth" title="Bisection bandwidth">bisection bandwidth</a>. The chipset's connection to its I/O module is now serial with an 8.5 GB/s peak and 5.5 GB/s sustained bandwidth, the I/O module having either 12 <a href="/wiki/PCI-X" title="PCI-X">PCI-X</a> buses at up to 266&#160;MHz, or 6 PCI-X buses and 6 <a href="/wiki/PCIe" class="mw-redirect" title="PCIe">PCIe</a> 1.1 ×8 slots. It is the last chipset to support HP's <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> processors (<a href="/wiki/PA-8000#PA-8900" title="PA-8000">PA-8900</a>).<sup id="cite_ref-174" class="reference"><a href="#cite_note-174">&#91;171&#93;</a></sup>
</p><p>HP launched the first zx2-based servers in September 2006. zx2 can operate the FSB at 667 MT/s with two CPUs or 533 MT/s with four CPUs. It connects to the <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> memory either directly, supporting 32 GB at up to 14.2 GB/s, or through expander boards, supporting up to 384 GB at 17 GB/s. The minimum open-page latency is 60 to 78 ns. 9.8 GB/s are available through eight independent links to the I/O adapters, which can include PCIe ×8 or 266&#160;MHz PCI-X.<sup id="cite_ref-175" class="reference"><a href="#cite_note-175">&#91;172&#93;</a></sup><sup id="cite_ref-176" class="reference"><a href="#cite_note-176">&#91;173&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Others">Others</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=19" title="Edit section: Others"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In May 2003, IBM launched the XA-64 chipset for Itanium 2. It used many of the same technologies as the first two generations of XA-32 chipsets for <a href="/wiki/Xeon" title="Xeon">Xeon</a>, but by the time of the third gen XA-32 IBM had decided to discontinue its Itanium products. XA-64 supported 56 GB of <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a> in 28 slots at 6.4 GB/s, though due to bottlenecks only 3.2 GB/s could go to the CPU and other 2 GB/s to devices for a 5.2 GB/s total. The CPU's memory bottleneck was mitigated by an off-chip 64 MB <a href="/wiki/DRAM" class="mw-redirect" title="DRAM">DRAM</a> L4 cache, which also worked as a <a href="/wiki/Bus_snooping#Snoop_filter" title="Bus snooping">snoop filter</a> in multi-chipset systems. The combined bandwidth of the four <a href="/wiki/PCI-X" title="PCI-X">PCI-X</a> buses and other I/O is bottlenecked to 2 GB/s per chipset. Two or four chipsets can be connected to make an 8 or 16 socket system.<sup id="cite_ref-177" class="reference"><a href="#cite_note-177">&#91;174&#93;</a></sup>
</p><p><a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>'s <a href="/wiki/Altix" title="Altix">Altix</a> supercomputers and servers used the SHUB (Super-Hub) chipset, which supports two Itanium 2 sockets. The initial version used <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR memory</a> through four buses for up to 12.8 GB/s bandwidth, and up to 32 GB of capacity across 16 slots. A 2.4 GB/s <a href="/wiki/XIO" title="XIO">XIO</a> channel connected to a module with up to six 64-bit 133&#160;MHz <a href="/wiki/PCI-X" title="PCI-X">PCI-X</a> buses. SHUBs can be interconnected by the dual 6.4 GB/s <a href="/wiki/NUMAlink" title="NUMAlink">NUMAlink</a>4 link planes to create a 512-socket cache-coherent single-image system. A cache for the in-memory <a href="/wiki/Directory-based_cache_coherence" title="Directory-based cache coherence">coherence directory</a> saves memory bandwidth and reduces latency. The latency to the local memory is 132 ns, and each crossing of a NUMAlink4 router adds 50 ns. I/O modules with four 133&#160;MHz PCI-X buses can connect directly to the NUMAlink4 network.<sup id="cite_ref-178" class="reference"><a href="#cite_note-178">&#91;175&#93;</a></sup><sup id="cite_ref-179" class="reference"><a href="#cite_note-179">&#91;176&#93;</a></sup><sup id="cite_ref-180" class="reference"><a href="#cite_note-180">&#91;177&#93;</a></sup><sup id="cite_ref-181" class="reference"><a href="#cite_note-181">&#91;178&#93;</a></sup> SGI's second-generation SHUB 2.0 chipset supported up to 48 GB of <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> memory, 667 MT/s FSB, and could connect to I/O modules providing <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a>.<sup id="cite_ref-182" class="reference"><a href="#cite_note-182">&#91;179&#93;</a></sup><sup id="cite_ref-183" class="reference"><a href="#cite_note-183">&#91;180&#93;</a></sup> It supports only four local threads, so when having two dual-core CPUs per chipset, <a href="/wiki/Hyper-Threading" class="mw-redirect" title="Hyper-Threading">Hyper-Threading</a> must be disabled.<sup id="cite_ref-184" class="reference"><a href="#cite_note-184">&#91;181&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Software_support">Software support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=20" title="Edit section: Software support"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Unix">Unix</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=21" title="Edit section: Unix"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="/wiki/HP-UX" title="HP-UX">HP-UX</a> 11 (supported until 2025)</li></ul>
<h3><span class="mw-headline" id="BSD">BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=22" title="Edit section: BSD"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> (a tier II port<sup id="cite_ref-185" class="reference"><a href="#cite_note-185">&#91;182&#93;</a></sup> that "is a work-in-progress effort to port NetBSD to the Itanium family of processors. Currently no formal release is available."<sup id="cite_ref-186" class="reference"><a href="#cite_note-186">&#91;183&#93;</a></sup>)</li>
<li><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> (unsupported since 31 October 2018)</li></ul>
<h3><span class="mw-headline" id="Linux">Linux</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=23" title="Edit section: Linux"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Trillian Project was an effort by an industry consortium to port the <a href="/wiki/Linux" title="Linux">Linux</a> kernel to the Itanium processor. The project started in May 1999 with the goal of releasing the distribution in time for the initial release of Itanium, then scheduled for early 2000.<sup id="cite_ref-Sabbagh_187-0" class="reference"><a href="#cite_note-Sabbagh-187">&#91;184&#93;</a></sup> By the end of 1999, the project included <a href="/wiki/Caldera_Systems" class="mw-redirect" title="Caldera Systems">Caldera Systems</a>, <a href="/wiki/CERN" title="CERN">CERN</a>, <a href="/wiki/Cygnus_Solutions" title="Cygnus Solutions">Cygnus Solutions</a>, <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>, <a href="/wiki/IBM" title="IBM">IBM</a>, <a href="/wiki/Intel" title="Intel">Intel</a>, <a href="/wiki/Red_Hat" title="Red Hat">Red Hat</a>, <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>, <a href="/wiki/SuSE" class="mw-redirect" title="SuSE">SuSE</a>, <a href="/wiki/TurboLinux" class="mw-redirect" title="TurboLinux">TurboLinux</a> and <a href="/wiki/VA_Linux_Systems" class="mw-redirect" title="VA Linux Systems">VA Linux Systems</a>.<sup id="cite_ref-188" class="reference"><a href="#cite_note-188">&#91;185&#93;</a></sup> The project released the resulting code in February 2000.<sup id="cite_ref-Sabbagh_187-1" class="reference"><a href="#cite_note-Sabbagh-187">&#91;184&#93;</a></sup> The code then became part of the <a href="/wiki/Mainline_Linux_kernel" class="mw-redirect" title="Mainline Linux kernel">mainline Linux kernel</a> more than a year before the release of the first Itanium processor. The Trillian project was able to do this for two reasons:
</p>
<ul><li>the <a href="/wiki/Free_software" title="Free software">free</a> and <a href="/wiki/Open_source_software" class="mw-redirect" title="Open source software">open source</a> <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GCC</a> compiler had already been enhanced to support the Itanium architecture.</li>
<li>a free and open source simulator had been developed to simulate an Itanium processor on an existing computer.<sup id="cite_ref-189" class="reference"><a href="#cite_note-189">&#91;186&#93;</a></sup></li></ul>
<p>After the successful completion of Project Trillian, the resulting Linux kernel was used by all of the manufacturers of Itanium systems (<a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a>, <a href="/wiki/IBM" title="IBM">IBM</a>, <a href="/wiki/Dell" title="Dell">Dell</a>, <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>, <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>, <a href="/wiki/Unisys" title="Unisys">Unisys</a>, <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>, and <a href="/wiki/Groupe_Bull" title="Groupe Bull">Groupe Bull</a>.) With the notable exception of HP, Linux is either the primary OS or the only OS the manufacturer supports for Itanium. Ongoing free and open source software support for Linux on Itanium subsequently coalesced at <a href="/wiki/Gelato_Federation" title="Gelato Federation">Gelato</a>.
</p>
<h4><span class="mw-headline" id="Distribution_support">Distribution support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=24" title="Edit section: Distribution support"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In 2005, Fedora Linux started adding support for Itanium<sup id="cite_ref-190" class="reference"><a href="#cite_note-190">&#91;187&#93;</a></sup> and Novell added support for SUSE Linux.<sup id="cite_ref-191" class="reference"><a href="#cite_note-191">&#91;188&#93;</a></sup> In 2007, <a href="/wiki/CentOS" title="CentOS">CentOS</a> added support for Itanium in a new release.<sup id="cite_ref-192" class="reference"><a href="#cite_note-192">&#91;189&#93;</a></sup>
</p>
<ul><li><a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a><sup id="cite_ref-193" class="reference"><a href="#cite_note-193">&#91;190&#93;</a></sup> (still supported)</li>
<li><a href="/wiki/Debian" title="Debian">Debian</a> (official support was dropped in Debian 8; unofficial support available through Debian Ports<sup id="cite_ref-194" class="reference"><a href="#cite_note-194">&#91;191&#93;</a></sup>)</li>
<li><a href="/wiki/Red_Hat_Enterprise_Linux" title="Red Hat Enterprise Linux">Red Hat Enterprise Linux</a> (unsupported since RHEL 6, had support in RHEL 5 until 2017, which supported other platforms until November 30, 2020)</li>
<li><a href="/wiki/SUSE_Linux_Enterprise_Server" class="mw-redirect" title="SUSE Linux Enterprise Server">SUSE Linux</a> 11 (supported until 2019, for other platforms SUSE 11 was supported until 2022).</li></ul>
<h4><span class="mw-headline" id="Deprecation">Deprecation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=25" title="Edit section: Deprecation"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In 2009, Red Hat dropped Itanium support in Enterprise Linux 6.<sup id="cite_ref-red-hat-to-drop-itanium_195-0" class="reference"><a href="#cite_note-red-hat-to-drop-itanium-195">&#91;192&#93;</a></sup> Ubuntu 10.10 dropped support for Itanium.<sup id="cite_ref-196" class="reference"><a href="#cite_note-196">&#91;193&#93;</a></sup> In 2021, Linus Torvalds marked the Itanium code as orphaned. Torvalds said:
</p><p>"HPE no longer accepts orders for new Itanium hardware, and Intel  stopped accepting orders a year ago. While intel is still officially  shipping chips until July 29, 2021, it's unlikely that any such orders actually exist. <a href="/wiki/He%27s_dead,_Jim" class="mw-redirect" title="He&#39;s dead, Jim">It's dead, Jim</a>."<sup id="cite_ref-197" class="reference"><a href="#cite_note-197">&#91;194&#93;</a></sup><sup id="cite_ref-198" class="reference"><a href="#cite_note-198">&#91;195&#93;</a></sup>
</p><p>On September 11, 2023, a pull request removing IA-64 support was merged into the linux-next repository, meaning that Linux 6.7 will not have support for Itanium processors.<sup id="cite_ref-199" class="reference"><a href="#cite_note-199">&#91;196&#93;</a></sup><sup id="cite_ref-200" class="reference"><a href="#cite_note-200">&#91;197&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Microsoft_Windows">Microsoft Windows</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=26" title="Edit section: Microsoft Windows"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="/wiki/Windows_XP_64-Bit_Edition" class="mw-redirect" title="Windows XP 64-Bit Edition">Windows XP 64-Bit Edition</a> (unsupported since June 30, 2005)</li>
<li><a href="/wiki/Windows_Server_2003" title="Windows Server 2003">Windows Server 2003</a> (unsupported since July 14, 2015)</li>
<li><a href="/wiki/Windows_Server_2008" title="Windows Server 2008">Windows Server 2008</a> (unsupported since January 14, 2020, paid Extended Security Updates not available on Itanium)</li>
<li><a href="/wiki/Windows_Server_2008_R2" title="Windows Server 2008 R2">Windows Server 2008 R2</a> (unsupported since January 14, 2020, paid Extended Security Updates not available on Itanium; last Windows version to support Itanium processors)</li></ul>
<h3><span class="mw-headline" id="OpenVMS">OpenVMS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=27" title="Edit section: OpenVMS"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/OpenVMS#Port_to_Intel_Itanium" title="OpenVMS">OpenVMS §&#160;Port to Intel Itanium</a></div>
<p>In 2001, <a href="/wiki/Compaq" title="Compaq">Compaq</a> announced that OpenVMS would be ported to the Itanium architecture.<sup id="cite_ref-201" class="reference"><a href="#cite_note-201">&#91;198&#93;</a></sup> This led to the creation of the V8.x releases of OpenVMS, which support both Itanium-based <a href="/wiki/HPE_Integrity_Servers" title="HPE Integrity Servers">HPE Integrity Servers</a> and <a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a> hardware.<sup id="cite_ref-ia64-port_202-0" class="reference"><a href="#cite_note-ia64-port-202">&#91;199&#93;</a></sup> Since the Itanium porting effort began, ownership of OpenVMS transferred from Compaq to HP in 2001, and then to VMS Software Inc. (VSI) in 2014.<sup id="cite_ref-VSI.CW2014_203-0" class="reference"><a href="#cite_note-VSI.CW2014-203">&#91;200&#93;</a></sup> Noteworthy releases include:
</p>
<ul><li>V8.0 (2003) - First pre-production release of OpenVMS on Itanium available outside HP.<sup id="cite_ref-ia64-port_202-1" class="reference"><a href="#cite_note-ia64-port-202">&#91;199&#93;</a></sup></li>
<li>V8.2 (2005) - First production-grade release of OpenVMS on Itanium.<sup id="cite_ref-ia64-port_202-2" class="reference"><a href="#cite_note-ia64-port-202">&#91;199&#93;</a></sup></li>
<li>V8.4 (2010) - Final release of OpenVMS supported by HP. Support ended on December 31, 2020.<sup id="cite_ref-204" class="reference"><a href="#cite_note-204">&#91;201&#93;</a></sup></li>
<li>V8.4-2L3 (2021) - Final release of OpenVMS on Itanium supported by VSI. Support ends on December 31, 2028.<sup id="cite_ref-vsi-roadmap_205-0" class="reference"><a href="#cite_note-vsi-roadmap-205">&#91;202&#93;</a></sup></li></ul>
<p>Support for Itanium has been dropped in the V9.x releases of OpenVMS, which run on x86-64 only.<sup id="cite_ref-vsi-roadmap_205-1" class="reference"><a href="#cite_note-vsi-roadmap-205">&#91;202&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="NonStop_OS">NonStop OS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=28" title="Edit section: NonStop OS"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/NonStop_OS" class="mw-redirect" title="NonStop OS">NonStop OS</a> was ported from <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>-based hardware to Itanium in 2005.<sup id="cite_ref-206" class="reference"><a href="#cite_note-206">&#91;203&#93;</a></sup> NonStop OS was later ported to x86-64 in 2015. Sales of Itanium-based NonStop hardware ended in 2020, with support ending in 2025.<sup id="cite_ref-hpe-brochure_207-0" class="reference"><a href="#cite_note-hpe-brochure-207">&#91;204&#93;</a></sup><sup id="cite_ref-208" class="reference"><a href="#cite_note-208">&#91;205&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Compiler">Compiler</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=29" title="Edit section: Compiler"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In 2005, Itanium support in GCC which is used for compiling Linux was improved.<sup id="cite_ref-209" class="reference"><a href="#cite_note-209">&#91;206&#93;</a></sup>
</p><p><a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a> deprecated support for IA-64 in GCC 10, after Intel announced the planned phase-out of this ISA.<sup id="cite_ref-210" class="reference"><a href="#cite_note-210">&#91;207&#93;</a></sup> <a href="/wiki/LLVM" title="LLVM">LLVM</a> (Clang) dropped Itanium support in version 2.6.<sup id="cite_ref-211" class="reference"><a href="#cite_note-211">&#91;208&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Virtualization_and_emulation">Virtualization and emulation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=30" title="Edit section: Virtualization and emulation"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>HP sells a <a href="/wiki/OS-level_virtualization" title="OS-level virtualization">virtualization</a> technology for Itanium called <a href="/wiki/HP_Integrity_Virtual_Machines" title="HP Integrity Virtual Machines">Integrity Virtual Machines</a>.
</p><p><a href="/wiki/Emulator" title="Emulator">Emulation</a> is a technique that allows a computer to execute binary code that was compiled for a different type of computer. Before IBM's acquisition of <a href="/wiki/QuickTransit" title="QuickTransit">QuickTransit</a> in 2009, application binary software for <a href="/wiki/IRIX" title="IRIX">IRIX</a>/<a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> and <a href="/wiki/Solaris_(operating_system)" class="mw-redirect" title="Solaris (operating system)">Solaris</a>/<a href="/wiki/SPARC" title="SPARC">SPARC</a> could run via type of emulation called "dynamic binary translation" on Linux/Itanium. Similarly, HP implemented a method to execute PA-RISC/HP-UX on the Itanium/HP-UX via emulation, to simplify migration of its PA-RISC customers to the radically different Itanium instruction set. Itanium processors can also run the mainframe environment <a href="/wiki/General_Comprehensive_Operating_System" title="General Comprehensive Operating System">GCOS</a> from <a href="/wiki/Groupe_Bull" title="Groupe Bull">Groupe Bull</a> and several <a href="/wiki/X86" title="X86">x86</a> operating systems via <a href="/wiki/Instruction_set_simulator" title="Instruction set simulator">instruction set simulators</a>.
</p>
<h2><span class="mw-headline" id="Competition">Competition</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=31" title="Edit section: Competition"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/540px-Processor_families_in_TOP500_supercomputers.svg.png" decoding="async" width="540" height="383" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/810px-Processor_families_in_TOP500_supercomputers.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/1080px-Processor_families_in_TOP500_supercomputers.svg.png 2x" data-file-width="1232" data-file-height="873" /></a><figcaption><a href="/wiki/Area_chart" title="Area chart">Area chart</a> showing the representation of different families of micro-<br />processors in the <a href="/wiki/TOP500" title="TOP500">TOP500</a> ranking list of <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> (1993–2019)</figcaption></figure>
<p>Itanium was aimed at the <a href="/wiki/Enterprise_server" class="mw-redirect" title="Enterprise server">enterprise server</a> and <a href="/wiki/High-performance_computing" title="High-performance computing">high-performance computing</a> (HPC) markets. Other enterprise- and HPC-focused processor lines include <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle</a>'s and <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>'s <a href="/wiki/SPARC" title="SPARC">SPARC</a> processors and <a href="/wiki/IBM" title="IBM">IBM</a>'s <a href="/wiki/IBM_Power_microprocessors" title="IBM Power microprocessors">Power microprocessors</a>. Measured by quantity sold, Itanium's most serious competition came from <a href="/wiki/X86-64" title="X86-64">x86-64</a> processors including <a href="/wiki/Intel" title="Intel">Intel</a>'s own <a href="/wiki/Xeon" title="Xeon">Xeon</a> line and <a href="/wiki/Advanced_Micro_Devices" class="mw-redirect" title="Advanced Micro Devices">AMD</a>'s <a href="/wiki/Opteron" title="Opteron">Opteron</a> line. Since 2009, most servers were being shipped with x86-64 processors.<sup id="cite_ref-Gartner_2009-q4_11-2" class="reference"><a href="#cite_note-Gartner_2009-q4-11">&#91;10&#93;</a></sup>
</p><p>In 2005, Itanium systems accounted for about 14% of HPC systems revenue, but the percentage declined as the industry shifted to x86-64 clusters for this application.<sup id="cite_ref-212" class="reference"><a href="#cite_note-212">&#91;209&#93;</a></sup>
</p><p>An October 2008 <a href="/wiki/Gartner" title="Gartner">Gartner</a> report on the Tukwila processor stated that "...the future roadmap for Itanium looks as strong as that of any RISC peer like Power or SPARC."<sup id="cite_ref-213" class="reference"><a href="#cite_note-213">&#91;210&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Supercomputers_and_high-performance_computing">Supercomputers and high-performance computing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=32" title="Edit section: Supercomputers and high-performance computing"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>An Itanium-based computer first appeared on the list of the <a href="/wiki/TOP500" title="TOP500">TOP500</a> <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> in November 2001.<sup id="cite_ref-Thunder_78-1" class="reference"><a href="#cite_note-Thunder-78">&#91;75&#93;</a></sup> The best position ever achieved by an <i>Itanium&#160;2</i> based system in the list was No. 2, achieved in June 2004, when <a href="/w/index.php?title=Thunder_(supercomputer)&amp;action=edit&amp;redlink=1" class="new" title="Thunder (supercomputer) (page does not exist)">Thunder</a> (<a href="/wiki/Lawrence_Livermore_National_Laboratory" title="Lawrence Livermore National Laboratory">Lawrence Livermore National Laboratory</a>) entered the list with an Rmax of 19.94 Teraflops. In November 2004, <a href="/wiki/Columbia_(supercomputer)" title="Columbia (supercomputer)">Columbia</a> entered the list at No. 2 with 51.8 Teraflops, and there was at least one Itanium-based computer in the top 10 from then until June 2007. The peak number of Itanium-based machines on the list occurred in the November 2004 list, at 84 systems (16.8%); by June 2012, this had dropped to one system (0.2%),<sup id="cite_ref-214" class="reference"><a href="#cite_note-214">&#91;211&#93;</a></sup> and no Itanium system remained on the list in November 2012.
</p>
<h2><span class="mw-headline" id="Processors">Processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=33" title="Edit section: Processors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Released_processors">Released processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=34" title="Edit section: Released processors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Itanium_2_mx2_module_top.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/3/32/Itanium_2_mx2_module_top.jpg/220px-Itanium_2_mx2_module_top.jpg" decoding="async" width="220" height="80" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/32/Itanium_2_mx2_module_top.jpg/330px-Itanium_2_mx2_module_top.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/32/Itanium_2_mx2_module_top.jpg/440px-Itanium_2_mx2_module_top.jpg 2x" data-file-width="3179" data-file-height="1161" /></a><figcaption>Itanium 2 mx2 'Hondo' (Top)</figcaption></figure>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Itanium_2_mx2_module_bottom.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/5/5d/Itanium_2_mx2_module_bottom.jpg/220px-Itanium_2_mx2_module_bottom.jpg" decoding="async" width="220" height="79" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/5d/Itanium_2_mx2_module_bottom.jpg/330px-Itanium_2_mx2_module_bottom.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/5d/Itanium_2_mx2_module_bottom.jpg/440px-Itanium_2_mx2_module_bottom.jpg 2x" data-file-width="3328" data-file-height="1199" /></a><figcaption>Itanium 2 mx2 'Hondo' (Bottom)</figcaption></figure>
<p>The Itanium processors show a progression in capability. Merced was a proof of concept. McKinley dramatically improved the memory hierarchy and allowed Itanium to become reasonably competitive. Madison, with the shift to a 130&#160;nm process, allowed for enough cache space to overcome the major performance bottlenecks. Montecito, with a 90&#160;nm process, allowed for a dual-core implementation and a major improvement in performance per watt. Montvale added three new features: core-level lockstep, demand-based switching and <a href="/wiki/Front-side_bus" title="Front-side bus">front-side bus</a> frequency of up to 667&#160;MHz.
</p>
<table class="wikitable">

<tbody><tr>
<th><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codename</a></th>
<th>process</th>
<th>Released</th>
<th>Clock</th>
<th>L2 <a href="/wiki/CPU_cache" title="CPU cache">Cache</a>/<br />core</th>
<th>L3 <a href="/wiki/CPU_cache" title="CPU cache">Cache</a>/<br />processor</th>
<th><a href="/wiki/Front_Side_Bus" class="mw-redirect" title="Front Side Bus">Bus</a></th>
<th><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">dies</a>/<br />dev.</th>
<th>cores/<br /><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a></th>
<th><a href="/wiki/Thermal_design_power" title="Thermal design power">TDP</a>/<br />dev.</th>
<th>Comments
</th></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium
</th></tr>
<tr>
<td rowspan="2" style="vertical-align:top;">Merced</td>
<td rowspan="2"><a href="/wiki/180_nanometer" class="mw-redirect" title="180 nanometer">180&#160;nm</a></td>
<td rowspan="2">2001-05-29</td>
<td>733&#160;MHz</td>
<td rowspan="2"><span style="visibility:hidden;color:transparent;">0</span>96&#160;KB</td>
<td rowspan="2">none</td>
<td rowspan="2">266&#160;MHz</td>
<td rowspan="2"><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td rowspan="2"><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td>116</td>
<td>2&#160;or&#160;4&#160;MB off-die L3 cache
</td></tr>
<tr>
<td>800&#160;MHz</td>
<td>130</td>
<td>2&#160;or&#160;4&#160;MB off-die L3 cache
</td></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium 2
</th></tr>
<tr>
<td rowspan="3" style="vertical-align:top;">McKinley</td>
<td rowspan="3"><a href="/wiki/180_nanometer" class="mw-redirect" title="180 nanometer">180&#160;nm</a></td>
<td rowspan="3">2002-07-08</td>
<td>900&#160;MHz</td>
<td rowspan="19">256&#160;KB</td>
<td rowspan="2"><span style="visibility:hidden;color:transparent;">0</span>1.5&#160;MB</td>
<td rowspan="13">400&#160;MHz</td>
<td rowspan="10"><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td rowspan="10"><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td>90</td>
<td rowspan="3" style="vertical-align:top;">HW branchlong
</td></tr>
<tr>
<td rowspan="2">1&#160;GHz</td>
<td style="border-style: solid solid none solid;">100
</td></tr>
<tr>
<td><span style="visibility:hidden;color:transparent;">0</span>3&#160;MB</td>
<td style="border-style: none solid solid solid;">&#x200b;
</td></tr>
<tr>
<td rowspan="6" style="vertical-align:top;">Madison</td>
<td rowspan="16"><a href="/wiki/130_nanometer" class="mw-redirect" title="130 nanometer">130&#160;nm</a></td>
<td rowspan="3">2003-06-30</td>
<td>1.3&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>3&#160;MB</td>
<td>97</td>
<td>
</td></tr>
<tr>
<td>1.4&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>4&#160;MB</td>
<td>91</td>
<td>
</td></tr>
<tr>
<td>1.5&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>6&#160;MB</td>
<td>107</td>
<td>
</td></tr>
<tr>
<td>2003-09-08</td>
<td rowspan="2">1.4&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1.5&#160;MB</td>
<td rowspan="2">91</td>
<td>
</td></tr>
<tr>
<td rowspan="2"><span class="nowrap">2004-04-13</span></td>
<td rowspan="2"><span style="visibility:hidden;color:transparent;">0</span>3&#160;MB</td>
<td>&#160;
</td></tr>
<tr>
<td>1.6&#160;GHz</td>
<td>99</td>
<td>
</td></tr>
<tr>
<td>Deerfield</td>
<td><span class="nowrap">2003-09-08</span></td>
<td>1.0&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1.5&#160;MB</td>
<td>55</td>
<td>Low voltage
</td></tr>
<tr>
<td>Hondo<sup id="cite_ref-215" class="reference"><a href="#cite_note-215">&#91;212&#93;</a></sup></td>
<td><span class="nowrap">2004-06</span></td>
<td>1.1&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>4&#160;MB</td>
<td><span style="visibility:hidden;color:transparent;">0</span>2</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td>170</td>
<td>Not a product of Intel, but of <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a>. 32&#160;MB L4
</td></tr>
<tr>
<td rowspan="3" style="vertical-align:top;">Fanwood</td>
<td rowspan="6"><span class="nowrap">2004-11-08</span></td>
<td>1.3&#160;GHz</td>
<td rowspan="3"><span style="visibility:hidden;color:transparent;">0</span>3&#160;MB</td>
<td rowspan="8"><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td rowspan="8"><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td>62</td>
<td>Low voltage
</td></tr>
<tr>
<td rowspan="2">1.6&#160;GHz</td>
<td rowspan="2">99</td>
<td>&#160;
</td></tr>
<tr>
<td>533&#160;MHz</td>
<td>
</td></tr>
<tr>
<td rowspan="5" style="vertical-align:top;">Madison 9M</td>
<td>1.5&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>4&#160;MB</td>
<td rowspan="3">400&#160;MHz</td>
<td rowspan="5">122</td>
<td>
</td></tr>
<tr>
<td rowspan="2">1.6&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>6&#160;MB</td>
<td>
</td></tr>
<tr>
<td><span style="visibility:hidden;color:transparent;">0</span>9&#160;MB</td>
<td>
</td></tr>
<tr>
<td rowspan="2"><span class="nowrap">2005-07-05</span></td>
<td rowspan="2">1.67&#160;GHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>6&#160;MB</td>
<td rowspan="2">667&#160;MHz</td>
<td>
</td></tr>
<tr>
<td><span style="visibility:hidden;color:transparent;">0</span>9&#160;MB</td>
<td>
</td></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium&#160;2 9000 series
</th></tr>
<tr>
<td style="vertical-align:top;"><a href="/wiki/Montecito_(processor)" title="Montecito (processor)">Montecito</a></td>
<td><span style="visibility:hidden;color:transparent;">0</span><a href="/wiki/90_nanometer" class="mw-redirect" title="90 nanometer">90&#160;nm</a></td>
<td><span class="nowrap">2006-07-18</span></td>
<td>1.4–<br />1.6&#160;GHz</td>
<td>256&#160;KB (D)+<br />1&#160;MB (I)</td>
<td><span style="visibility:hidden;color:transparent;">0</span>6–24&#160;MB</td>
<td>400–<br />533&#160;MHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td><span style="visibility:hidden;color:transparent;">0</span>2</td>
<td><span style="visibility:hidden;color:transparent;">0</span>75–104</td>
<td style="vertical-align:top;">Virtualization, Multithread, no HW IA-32
</td></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium 9100 series
</th></tr>
<tr>
<td valign="top"><a href="/wiki/Montvale_(processor)" class="mw-redirect" title="Montvale (processor)">Montvale</a></td>
<td><span style="visibility:hidden;color:transparent;">0</span><a href="/wiki/90_nanometer" class="mw-redirect" title="90 nanometer">90&#160;nm</a></td>
<td><span class="nowrap">2007-10-31</span></td>
<td>1.42–<br />1.66&#160;GHz</td>
<td>256&#160;KB&#160;(D)+<br />1&#160;MB (I)</td>
<td><span style="visibility:hidden;color:transparent;">0</span>8–24&#160;MB</td>
<td>400–<br />667&#160;MHz</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1–2</td>
<td><span style="visibility:hidden;color:transparent;">0</span>75–104</td>
<td valign="top">Core-level lockstep, demand-based switching
</td></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium 9300 series
</th></tr>
<tr>
<td valign="top"><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a></td>
<td><span style="visibility:hidden;color:transparent;">0</span><a href="/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65&#160;nm</a></td>
<td><span class="nowrap">2010-02-08</span></td>
<td>1.33–<br />1.73&#160;GHz</td>
<td>256&#160;KB (D)+<br />512&#160;KB (I)</td>
<td>10–24&#160;MB</td>
<td>QPI with<br />4.8 <a href="/wiki/Transfer_(computing)" class="mw-redirect" title="Transfer (computing)">GT</a>/s</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td><span style="visibility:hidden;color:transparent;">0</span>2–4</td>
<td>130–185</td>
<td valign="top">A new point-to-point processor interconnect, the <a href="/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">QPI</a>,<br />replacing the <a href="/wiki/Front-side_bus" title="Front-side bus">FSB</a>. <a href="/wiki/Turbo_Boost" class="mw-redirect" title="Turbo Boost">Turbo Boost</a>
</td></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium 9500 series
</th></tr>
<tr>
<td valign="top"><a href="/wiki/Poulson_(processor)" class="mw-redirect" title="Poulson (processor)">Poulson</a></td>
<td><span style="visibility:hidden;color:transparent;">0</span><a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32&#160;nm</a></td>
<td><span class="nowrap">2012-11-08</span><br /><sup id="cite_ref-216" class="reference"><a href="#cite_note-216">&#91;213&#93;</a></sup></td>
<td>1.73–<br />2.53&#160;GHz</td>
<td>256&#160;KB (D)+<br />512&#160;KB (I)</td>
<td>20–32&#160;MB</td>
<td>QPI with<br />6.4 <a href="/wiki/Transfer_(computing)" class="mw-redirect" title="Transfer (computing)">GT</a>/s</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td><span style="visibility:hidden;color:transparent;">0</span>4–8</td>
<td>130–170</td>
<td valign="top">Doubled issue width (from 6 to 12 instructions per cycle),<br />Instruction Replay technology, Dual-domain hyperthreading<sup id="cite_ref-217" class="reference"><a href="#cite_note-217">&#91;214&#93;</a></sup><sup id="cite_ref-poulson-the-future-of-itanium-servers_127-1" class="reference"><a href="#cite_note-poulson-the-future-of-itanium-servers-127">&#91;124&#93;</a></sup><sup id="cite_ref-218" class="reference"><a href="#cite_note-218">&#91;215&#93;</a></sup>
</td></tr>
<tr>
<th colspan="11" style="background:#ffebad;">Itanium 9700 series
</th></tr>
<tr>
<td valign="top"><a href="/wiki/Kittson_(processor)" class="mw-redirect" title="Kittson (processor)">Kittson</a></td>
<td><span style="visibility:hidden;color:transparent;">0</span><a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32&#160;nm</a></td>
<td><span class="nowrap">2017-05-11</span><br /><sup id="cite_ref-IA-PCWorld_9-3" class="reference"><a href="#cite_note-IA-PCWorld-9">&#91;8&#93;</a></sup></td>
<td>1.73–<br />2.66&#160;GHz</td>
<td>256&#160;KB (D)+<br />512&#160;KB (I)</td>
<td>20–32&#160;MB</td>
<td>QPI with<br />6.4 <a href="/wiki/Transfer_(computing)" class="mw-redirect" title="Transfer (computing)">GT</a>/s</td>
<td><span style="visibility:hidden;color:transparent;">0</span>1</td>
<td><span style="visibility:hidden;color:transparent;">0</span>4–8</td>
<td>130–170</td>
<td>No architectural improvements over Poulson,<br />5&#160;% higher clock for the top model
</td></tr>
<tr>
<th>Codename</th>
<th>process</th>
<th>Released</th>
<th>Clock</th>
<th>L2 Cache/<br />core</th>
<th>L3 Cache/<br />processor</th>
<th>Bus</th>
<th>dies/<br />dev.</th>
<th>cores/<br />die</th>
<th>watts/<br />dev.</th>
<th>Comments
</th></tr></tbody></table>
<h2><span class="mw-headline" id="Market_reception">Market reception</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=35" title="Edit section: Market reception"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="High-end_server_market">High-end server market</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=36" title="Edit section: High-end server market"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/a/ad/HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg/380px-HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg" decoding="async" width="380" height="285" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/ad/HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg/570px-HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/ad/HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg/760px-HP-HP9000-ZX6000-Itanium2-SystemBoard-A7231-66510_42.jpg 2x" data-file-width="3648" data-file-height="2736" /></a><figcaption><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> zx6000 <a href="/wiki/System_board" class="mw-redirect" title="System board">system board</a> with dual Itanium&#160;2 processors</figcaption></figure>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:Itanium2.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Itanium2.png/380px-Itanium2.png" decoding="async" width="380" height="183" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Itanium2.png/570px-Itanium2.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/6a/Itanium2.png/760px-Itanium2.png 2x" data-file-width="1565" data-file-height="755" /></a><figcaption>Itanium 2 in 2003</figcaption></figure>
<p>When first released in 2001, Itanium's performance was disappointing compared to better-established <a href="/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> and <a href="/wiki/Complex_instruction_set_computing" class="mw-redirect" title="Complex instruction set computing">CISC</a> processors.<sup id="cite_ref-anand_59-1" class="reference"><a href="#cite_note-anand-59">&#91;56&#93;</a></sup><sup id="cite_ref-Venturebeat_60-1" class="reference"><a href="#cite_note-Venturebeat-60">&#91;57&#93;</a></sup> Emulation to run existing x86 applications and operating systems was particularly poor, with one benchmark in 2001 reporting that it was equivalent at best to a 100&#160;<a href="/wiki/Hertz" title="Hertz">MHz</a> Pentium in this mode (1.1&#160;<a href="/wiki/Hertz" title="Hertz">GHz</a> Pentiums were on the market at that time).<sup id="cite_ref-219" class="reference"><a href="#cite_note-219">&#91;216&#93;</a></sup>
Itanium failed to make significant inroads against <a href="/wiki/IA-32" title="IA-32">IA-32</a> or RISC, and suffered further following the arrival of <a href="/wiki/X86-64" title="X86-64">x86-64</a> systems which offered greater compatibility with older x86 applications.
</p><p>In a 2009 article on the history of the processor — "How the Itanium Killed the Computer Industry" — journalist <a href="/wiki/John_C._Dvorak" title="John C. Dvorak">John C. Dvorak</a> reported "This continues to be one of the great fiascos of the last 50 years".<sup id="cite_ref-220" class="reference"><a href="#cite_note-220">&#91;217&#93;</a></sup> Tech columnist <a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Ashlee Vance</a> commented that the delays and underperformance "turned the product into a joke in the chip industry".<sup id="cite_ref-vance_late_149-1" class="reference"><a href="#cite_note-vance_late-149">&#91;146&#93;</a></sup> In an interview, <a href="/wiki/Donald_Knuth" title="Donald Knuth">Donald Knuth</a> said "The Itanium approach...was supposed to be so terrific—until it turned out that the wished-for compilers were basically impossible to write."<sup id="cite_ref-221" class="reference"><a href="#cite_note-221">&#91;218&#93;</a></sup>
</p><p>Both <a href="/wiki/Red_Hat" title="Red Hat">Red Hat</a> and <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a> announced plans to drop Itanium support in their operating systems due to lack of market interest;<sup id="cite_ref-last_ms_222-0" class="reference"><a href="#cite_note-last_ms-222">&#91;219&#93;</a></sup><sup id="cite_ref-last_rhel_223-0" class="reference"><a href="#cite_note-last_rhel-223">&#91;220&#93;</a></sup> however, other <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a> such as <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo</a> and <a href="/wiki/Debian" title="Debian">Debian</a> remain available for Itanium. On March 22, 2011, <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a> announced that it would no longer develop new products for HP-UX on Itanium, although it would continue to provide support for existing products.<sup id="cite_ref-pcworld2011_224-0" class="reference"><a href="#cite_note-pcworld2011-224">&#91;221&#93;</a></sup> Following this announcement, HP sued Oracle for breach of contract, arguing that Oracle had violated conditions imposed during settlement over Oracle's hiring of former HP CEO <a href="/wiki/Mark_Hurd" title="Mark Hurd">Mark Hurd</a> as its co-CEO, requiring the vendor to support Itanium on its software "until such time as HP discontinues the sales of its Itanium-based servers",<sup id="cite_ref-ars-oraclelawsuitwin_225-0" class="reference"><a href="#cite_note-ars-oraclelawsuitwin-225">&#91;222&#93;</a></sup> and that the breach had harmed its business. In 2012, a court ruled in favor of HP, and ordered Oracle to resume its support for Itanium. In June 2016, <a href="/wiki/Hewlett_Packard_Enterprise" title="Hewlett Packard Enterprise">Hewlett Packard Enterprise</a> (the corporate successor to HP's server business) was awarded $3 billion in damages from the lawsuit.<sup id="cite_ref-ars-itaniumlawsuit_226-0" class="reference"><a href="#cite_note-ars-itaniumlawsuit-226">&#91;223&#93;</a></sup><sup id="cite_ref-bloomberg-itanium3b_227-0" class="reference"><a href="#cite_note-bloomberg-itanium3b-227">&#91;224&#93;</a></sup>  Oracle unsuccessfully appealed the decision to the California Court of Appeal in 2021.<sup id="cite_ref-reuters-oracle_228-0" class="reference"><a href="#cite_note-reuters-oracle-228">&#91;225&#93;</a></sup>
</p><p>A former Intel official reported that the Itanium business had become profitable for Intel in late 2009.<sup id="cite_ref-229" class="reference"><a href="#cite_note-229">&#91;226&#93;</a></sup> By 2009, the chip was almost entirely deployed on servers made by HP, which had over 95% of the Itanium server market share,<sup id="cite_ref-vance_late_149-2" class="reference"><a href="#cite_note-vance_late-149">&#91;146&#93;</a></sup> making the main operating system for Itanium <a href="/wiki/HP-UX" title="HP-UX">HP-UX</a>. On March 22, 2011, Intel reaffirmed its commitment to Itanium with multiple generations of chips in development and on schedule.<sup id="cite_ref-Intel_Itanium_Commitment_230-0" class="reference"><a href="#cite_note-Intel_Itanium_Commitment-230">&#91;227&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Other_markets">Other markets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=37" title="Edit section: Other markets"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/a/ae/HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg/380px-HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg" decoding="async" width="380" height="285" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/ae/HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg/570px-HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/ae/HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg/760px-HP-HP9000-ZX6000-Itanium2-Workstation_12.jpg 2x" data-file-width="3648" data-file-height="2736" /></a><figcaption><a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> zx6000, an Itanium&#160;2-based <a href="/wiki/Unix" title="Unix">Unix</a> <a href="/wiki/Workstation" title="Workstation">workstation</a></figcaption></figure>
<p>Although Itanium did attain limited success in the niche market of high-end computing, Intel had originally hoped it would find broader acceptance as a replacement for the original <a href="/wiki/X86" title="X86">x86</a> architecture.<sup id="cite_ref-231" class="reference"><a href="#cite_note-231">&#91;228&#93;</a></sup>
</p><p><a href="/wiki/AMD" title="AMD">AMD</a> chose a different direction, designing the less radical <a href="/wiki/X86-64" title="X86-64">x86-64</a>, a 64-bit extension to the existing x86 architecture, which Microsoft then supported, forcing Intel to introduce the same extensions in its own x86-based processors.<sup id="cite_ref-232" class="reference"><a href="#cite_note-232">&#91;229&#93;</a></sup> These designs can run existing 32-bit applications at native hardware speed, while offering support for 64-bit memory addressing and other enhancements to new applications.<sup id="cite_ref-vance_late_149-3" class="reference"><a href="#cite_note-vance_late-149">&#91;146&#93;</a></sup> This architecture has now become the predominant 64-bit architecture in the desktop and portable market. Although some Itanium-based workstations were initially introduced by companies such as <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>, they are no longer available.
</p>
<h2><span class="mw-headline" id="Timeline">Timeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=38" title="Edit section: Timeline"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p><b>1989</b>
</p>
<ul><li>HP begins investigating EPIC.<sup id="cite_ref-HP_Labs_16-2" class="reference"><a href="#cite_note-HP_Labs-16">&#91;14&#93;</a></sup></li></ul>
<p><b>1994</b>
</p>
<ul><li>June: HP and Intel announce partnership.<sup id="cite_ref-233" class="reference"><a href="#cite_note-233">&#91;230&#93;</a></sup></li></ul>
<p><b>1995</b>
</p>
<ul><li>September: HP, Novell, and <a href="/wiki/Santa_Cruz_Operation" title="Santa Cruz Operation">SCO</a> announce plans for a "high volume UNIX operating system" to deliver "64-bit networked computing on the HP/Intel architecture".<sup id="cite_ref-234" class="reference"><a href="#cite_note-234">&#91;231&#93;</a></sup></li></ul>
<p><b>1996</b>
</p>
<ul><li>October: <a href="/wiki/Compaq" title="Compaq">Compaq</a> announces it will use IA-64.<sup id="cite_ref-235" class="reference"><a href="#cite_note-235">&#91;232&#93;</a></sup></li></ul>
<p><b>1997</b>
</p>
<ul><li>June: <a href="/wiki/International_Data_Corporation" class="mw-redirect" title="International Data Corporation">IDC</a> predicts IA-64 systems sales will reach $38bn/yr by 2001.<sup id="cite_ref-IDC_chart_54-1" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>October: <a href="/wiki/Dell" title="Dell">Dell</a> announces it will use IA-64.<sup id="cite_ref-236" class="reference"><a href="#cite_note-236">&#91;233&#93;</a></sup></li>
<li>December: Intel and Sun announce joint effort to port Solaris to IA-64.<sup id="cite_ref-Solaris-Merced1_64-1" class="reference"><a href="#cite_note-Solaris-Merced1-64">&#91;61&#93;</a></sup><sup id="cite_ref-Solaris-Merced2_65-1" class="reference"><a href="#cite_note-Solaris-Merced2-65">&#91;62&#93;</a></sup><sup id="cite_ref-Solaris-Merced3_66-1" class="reference"><a href="#cite_note-Solaris-Merced3-66">&#91;63&#93;</a></sup></li></ul>
<p><b>1998</b>
</p>
<ul><li>March: SCO admits <a href="/wiki/3DA" title="3DA">HP/SCO Unix alliance</a> is now dead.</li>
<li>June: IDC predicts IA-64 systems sales will reach $30bn/yr by 2001.<sup id="cite_ref-IDC_chart_54-2" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>June: Intel announces Merced will be delayed, from second half of 1999 to first half of 2000.<sup id="cite_ref-237" class="reference"><a href="#cite_note-237">&#91;234&#93;</a></sup></li>
<li>September: IBM announces it will build Merced-based machines.<sup id="cite_ref-238" class="reference"><a href="#cite_note-238">&#91;235&#93;</a></sup></li>
<li>October: <a href="/wiki/Project_Monterey" title="Project Monterey">Project Monterey</a> is formed to create a common <a href="/wiki/UNIX" class="mw-redirect" title="UNIX">UNIX</a> for IA-64.</li></ul>
<p><b>1999</b>
</p>
<ul><li>February: <a href="/wiki/Project_Trillian" class="mw-redirect" title="Project Trillian">Project Trillian</a> is formed to port <a href="/wiki/Linux" title="Linux">Linux</a> to IA-64.</li>
<li>August: IDC predicts IA-64 systems sales will reach $25bn/yr by 2002.<sup id="cite_ref-IDC_chart_54-3" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>October: Intel announces the <i>Itanium</i> name.</li>
<li>October: the term <i>Itanic</i> is first used in <i>The Register</i>.<sup id="cite_ref-Reg_Itanic_70-1" class="reference"><a href="#cite_note-Reg_Itanic-70">&#91;67&#93;</a></sup></li></ul>
<p><b>2000</b>
</p>
<ul><li>February: <a href="/wiki/Project_Trillian" class="mw-redirect" title="Project Trillian">Project Trillian</a> delivers source code.</li>
<li>June: IDC predicts Itanium systems sales will reach $25bn/yr by 2003.<sup id="cite_ref-IDC_chart_54-4" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>July: Sun and Intel drop Solaris-on-Itanium plans.<sup id="cite_ref-239" class="reference"><a href="#cite_note-239">&#91;236&#93;</a></sup></li>
<li>August: AMD releases specification for <a href="/wiki/X86-64" title="X86-64">x86-64</a>, a set of 64-bit extensions to Intel's own x86 architecture intended to compete with IA-64. It will eventually market this under the name "AMD64".</li></ul>
<p><b>2001</b>
</p>
<ul><li>June: IDC predicts Itanium systems sales will reach $15bn/yr by 2004.<sup id="cite_ref-IDC_chart_54-5" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>June: <a href="/wiki/Project_Monterey" title="Project Monterey">Project Monterey</a> dies.</li>
<li>July: Itanium is released.</li>
<li>October: IDC predicts Itanium systems sales will reach $12bn/yr by the end of 2004.<sup id="cite_ref-IDC_chart_54-6" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>October 25:The final client version of <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> available for IA-64, <a href="/wiki/Windows_XP" title="Windows XP">Windows XP</a> is released.</li>
<li>November: IBM's 320-processor Titan NOW Cluster at <a href="/wiki/National_Center_for_Supercomputing_Applications" title="National Center for Supercomputing Applications">National Center for Supercomputing Applications</a> is listed on the <a href="/wiki/TOP500" title="TOP500">TOP500</a> list at position #34.<sup id="cite_ref-Thunder_78-2" class="reference"><a href="#cite_note-Thunder-78">&#91;75&#93;</a></sup></li>
<li>November: Compaq delays Itanium Product release due to problems with processor.<sup id="cite_ref-240" class="reference"><a href="#cite_note-240">&#91;237&#93;</a></sup></li>
<li>December: <a href="/wiki/Gelato_Federation" title="Gelato Federation">Gelato</a> is formed.</li></ul>
<p><b>2002</b>
</p>
<ul><li>March: IDC predicts Itanium systems sales will reach $5bn/yr by end 2004.<sup id="cite_ref-IDC_chart_54-7" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>June: Itanium&#160;2 is released.</li></ul>
<p><b>2003</b>
</p>
<ul><li>April: IDC predicts Itanium systems sales will reach $9bn/yr by end 2007.<sup id="cite_ref-IDC_chart_54-8" class="reference"><a href="#cite_note-IDC_chart-54">&#91;51&#93;</a></sup></li>
<li>April: AMD releases <a href="/wiki/Opteron" title="Opteron">Opteron</a>, the first processor with x86-64 extensions.</li>
<li>June: Intel releases the "Madison" Itanium&#160;2.</li></ul>
<p><b>2004</b>
</p>
<ul><li>February: Intel announces it has been working on its own x86-64 implementation (which it will eventually market under the name "Intel 64").</li>
<li>June: Intel releases its first processor with x86-64 extensions, a <a href="/wiki/Xeon" title="Xeon">Xeon</a> processor codenamed "Nocona".</li>
<li>June: <i>Thunder</i>, a system at <a href="/wiki/Lawrence_Livermore_National_Laboratory" title="Lawrence Livermore National Laboratory">LLNL</a> with 4096 Itanium&#160;2 processors, is listed on the <a href="/wiki/TOP500" title="TOP500">TOP500</a> list at position #2.<sup id="cite_ref-241" class="reference"><a href="#cite_note-241">&#91;238&#93;</a></sup></li>
<li>November: <i><a href="/wiki/Columbia_(supercomputer)" title="Columbia (supercomputer)">Columbia</a></i>, an <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a> <a href="/wiki/Altix" title="Altix">Altix</a> 3700 with 10160 Itanium&#160;2 processors at NASA Ames Research Center, is listed on the <a href="/wiki/TOP500" title="TOP500">TOP500</a> list at position #2.<sup id="cite_ref-242" class="reference"><a href="#cite_note-242">&#91;239&#93;</a></sup></li>
<li>December: Itanium system sales for 2004 reach $1.4bn.</li></ul>
<p><b>2005</b>
</p>
<ul><li>January: HP ports <a href="/wiki/OpenVMS" title="OpenVMS">OpenVMS</a> to Itanium<sup id="cite_ref-243" class="reference"><a href="#cite_note-243">&#91;240&#93;</a></sup></li>
<li>February: IBM server design drops Itanium support.<sup id="cite_ref-ibm_ditching_itanium_158-2" class="reference"><a href="#cite_note-ibm_ditching_itanium-158">&#91;155&#93;</a></sup><sup id="cite_ref-244" class="reference"><a href="#cite_note-244">&#91;241&#93;</a></sup></li>
<li>June: An Itanium&#160;2 sets a record <a href="/wiki/SPECfp" title="SPECfp">SPECfp</a>2000 result of 2,801 in a <a href="/wiki/Hitachi,_Ltd." class="mw-redirect" title="Hitachi, Ltd.">Hitachi, Ltd.</a> <a href="/wiki/Computing_blade" class="mw-redirect" title="Computing blade">Computing blade</a>.<sup id="cite_ref-245" class="reference"><a href="#cite_note-245">&#91;242&#93;</a></sup></li>
<li>September: Itanium Solutions Alliance is formed.<sup id="cite_ref-246" class="reference"><a href="#cite_note-246">&#91;243&#93;</a></sup></li>
<li>September: Dell exits the Itanium business.<sup id="cite_ref-247" class="reference"><a href="#cite_note-247">&#91;244&#93;</a></sup></li>
<li>October: Itanium server sales reach $619M/quarter in the third quarter.</li>
<li>October: Intel announces one-year delays for Montecito, Montvale, and Tukwila.<sup id="cite_ref-zdnet_2005_slip_112-1" class="reference"><a href="#cite_note-zdnet_2005_slip-112">&#91;109&#93;</a></sup></li></ul>
<p><b>2006</b>
</p>
<ul><li>January: Itanium Solutions Alliance announces a $10bn collective investment in Itanium by 2010.</li>
<li>February: IDC predicts Itanium systems sales will reach $6.6bn/yr by 2009.<sup id="cite_ref-IDC_2006_55-1" class="reference"><a href="#cite_note-IDC_2006-55">&#91;52&#93;</a></sup></li>
<li>July: Intel releases the dual-core "<a href="/wiki/Montecito_(processor)" title="Montecito (processor)">Montecito</a>" Itanium&#160;2 9000 series.<sup id="cite_ref-248" class="reference"><a href="#cite_note-248">&#91;245&#93;</a></sup></li></ul>
<p><b>2007</b>
</p>
<ul><li>April: <a href="/wiki/CentOS" title="CentOS">CentOS</a> (<a href="/wiki/Red_Hat_Enterprise_Linux" title="Red Hat Enterprise Linux">RHEL</a>-clone) places Itanium support on hold for the 5.0 release.<sup id="cite_ref-249" class="reference"><a href="#cite_note-249">&#91;246&#93;</a></sup></li>
<li>October: Intel releases the "Montvale" Itanium&#160;2 9100 series.</li>
<li>November: Intel renames the family from <i>Itanium&#160;2</i> back to <i>Itanium</i>.</li></ul>
<p><b>2009</b>
</p>
<ul><li>December: Red Hat announces that it is dropping support for Itanium in the next release of its enterprise OS, Red Hat Enterprise Linux 6.<sup id="cite_ref-red-hat-to-drop-itanium_195-1" class="reference"><a href="#cite_note-red-hat-to-drop-itanium-195">&#91;192&#93;</a></sup></li></ul>
<p><b>2010</b>
</p>
<ul><li>February: Intel announces the "Tukwila" Itanium 9300 series.<sup id="cite_ref-eweek-tukwila_114-1" class="reference"><a href="#cite_note-eweek-tukwila-114">&#91;111&#93;</a></sup></li>
<li>April: Microsoft announces that <a href="/wiki/Windows_Server_2008_R2" title="Windows Server 2008 R2">Windows Server 2008 R2</a> will be the final version of <a href="/wiki/Windows_Server" title="Windows Server">Windows Server</a> to support Itanium.<sup id="cite_ref-250" class="reference"><a href="#cite_note-250">&#91;247&#93;</a></sup></li>
<li>October: Intel announces new releases of <a href="/wiki/Intel_C%2B%2B_Compiler" title="Intel C++ Compiler">Intel C++ Compiler</a> and <a href="/wiki/Intel_Fortran_Compiler" title="Intel Fortran Compiler">Intel Fortran Compiler</a> for x86/x64, while Itanium support is only available in older versions.<sup id="cite_ref-251" class="reference"><a href="#cite_note-251">&#91;248&#93;</a></sup></li></ul>
<p><b>2011</b>
</p>
<ul><li>March: <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a> announces that it will stop developing application software, middleware, and <a href="/wiki/Oracle_Linux" title="Oracle Linux">Oracle Linux</a> for the Itanium.<sup id="cite_ref-pcworld2011_224-1" class="reference"><a href="#cite_note-pcworld2011-224">&#91;221&#93;</a></sup></li>
<li>March: <a href="/wiki/Intel" title="Intel">Intel</a> and <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a> reiterate their support of Itanium.<sup id="cite_ref-IntelItanium_252-0" class="reference"><a href="#cite_note-IntelItanium-252">&#91;249&#93;</a></sup><sup id="cite_ref-HPItanium_253-0" class="reference"><a href="#cite_note-HPItanium-253">&#91;250&#93;</a></sup></li>
<li>April: <a href="/wiki/Huawei" title="Huawei">Huawei</a> and <a href="/wiki/Inspur" title="Inspur">Inspur</a> announce that they will develop Itanium servers.<sup id="cite_ref-254" class="reference"><a href="#cite_note-254">&#91;251&#93;</a></sup></li></ul>
<p><b>2012</b>
</p>
<ul><li>February: Court papers were released from a case between HP and Oracle Corporation that gave insight to the fact that HP was paying Intel $690 million to keep Itanium on life support.<sup id="cite_ref-255" class="reference"><a href="#cite_note-255">&#91;252&#93;</a></sup></li>
<li>SAP discontinues support for Business Objects on Itanium.<sup id="cite_ref-256" class="reference"><a href="#cite_note-256">&#91;253&#93;</a></sup></li>
<li>September: In response to a court ruling, Oracle reinstitutes support for Oracle software on Itanium hardware.<sup id="cite_ref-257" class="reference"><a href="#cite_note-257">&#91;254&#93;</a></sup></li></ul>
<p><b>2013</b>
</p>
<ul><li>January: Intel cancels Kittson as a <a href="/wiki/22_nanometer" class="mw-redirect" title="22 nanometer">22&#160;nm</a> shrink of Poulson, moving it instead to its 32&#160;nm process.<sup id="cite_ref-Kittson2_258-0" class="reference"><a href="#cite_note-Kittson2-258">&#91;255&#93;</a></sup></li>
<li>November: HP announces that its <a href="/wiki/NonStop_(server_computers)" title="NonStop (server computers)">NonStop</a> servers will start using <a href="/wiki/Intel_64" class="mw-redirect" title="Intel 64">Intel 64</a> (x86-64) chips.<sup id="cite_ref-259" class="reference"><a href="#cite_note-259">&#91;256&#93;</a></sup></li></ul>
<p><b>2014</b>
</p>
<ul><li>July: VMS Software Inc (VSI) announces that OpenVMS will be ported to x86-64.<sup id="cite_ref-260" class="reference"><a href="#cite_note-260">&#91;257&#93;</a></sup></li>
<li>December: HP announces that their next generation of Superdome X and Nonstop X servers would be equipped with Intel Xeon processors, and not Itanium. While HP continues to sell and offer support for the Itanium-based Integrity portfolio, the introduction of a model based entirely on Xeon chips marks the end of an era.<sup id="cite_ref-261" class="reference"><a href="#cite_note-261">&#91;258&#93;</a></sup></li></ul>
<p><b>2017</b>
</p>
<ul><li>February: Intel ships test versions of Kittson, the first new Itanium chip since 2012.<sup id="cite_ref-IDG_2017_262-0" class="reference"><a href="#cite_note-IDG_2017-262">&#91;259&#93;</a></sup></li>
<li>May: Kittson formally ships in volume as the Itanium 9700 series. Intel states that Kittson is the final Itanium generation.<sup id="cite_ref-Davis_2017_8-2" class="reference"><a href="#cite_note-Davis_2017-8">&#91;7&#93;</a></sup></li></ul>
<p><b>2019</b>
</p>
<ul><li>January: Intel announces Itanium's end of life with additional orders accepted until January 2020 and last shipments no later than July 2021.<sup id="cite_ref-theend_1-2" class="reference"><a href="#cite_note-theend-1">&#91;1&#93;</a></sup></li></ul>
<p><b>2020</b>
</p>
<ul><li>Hewlett Packard Enterprise (HPE) is accepting the last orders for the latest Itanium i6 servers on December 31, 2020.<sup id="cite_ref-263" class="reference"><a href="#cite_note-263">&#91;260&#93;</a></sup></li></ul>
<p><b>2021</b>
</p>
<ul><li>February: <a href="/wiki/Linus_Torvalds" title="Linus Torvalds">Linus Torvalds</a> marks the Itanium port of <a href="/wiki/Linux" title="Linux">Linux</a> as orphaned. "HPE no longer accepts orders for new Itanium hardware, and Intel stopped accepting orders a year ago. While Intel is still officially shipping chips until July 29, 2021, it's unlikely that any such orders actually exist. It's dead, Jim."<sup id="cite_ref-264" class="reference"><a href="#cite_note-264">&#91;261&#93;</a></sup></li>
<li>July 29: official end of life.</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=39" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/List_of_Intel_Itanium_processors" title="List of Intel Itanium processors">List of Intel Itanium processors</a></li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=40" title="Edit section: Notes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1011085734">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text">Itanium was launched on 29 May,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> but the computers containing it shipped to customers in June.</span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text">The size of the needed dependency-checking circuitry increases <a href="/wiki/Quadratic_growth" title="Quadratic growth">quadratically</a> with the issue width.<sup id="cite_ref-simplicity_13-0" class="reference"><a href="#cite_note-simplicity-13">&#91;12&#93;</a></sup><sup id="cite_ref-Understanding_EPIC_14-0" class="reference"><a href="#cite_note-Understanding_EPIC-14">&#91;13&#93;</a></sup></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text">For comparison the 180nm Pentium III Xeon MP had a 2 MB on-die L2 cache.</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=41" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1011085734"><div class="reflist reflist-columns references-column-width" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-theend-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-theend_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-theend_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-theend_1-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1133582631">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#3a3;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf">"Select Intel Itanium Processors and Intel Scalable Memory Buffer, PCN 116733-00, Product Discontinuance, End of Life"</a> <span class="cs1-format">(PDF)</span>. Intel. January 30, 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200522180927/https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on May 22, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">May 20,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Select+Intel+Itanium+Processors+and+Intel+Scalable+Memory+Buffer%2C+PCN+116733-00%2C+Product+Discontinuance%2C+End+of+Life&amp;rft.pub=Intel&amp;rft.date=2019-01-30&amp;rft_id=https%3A%2F%2Fqdms.intel.com%2Fdm%2Fi.aspx%2FF65EEA26-13FB-4580-972B-46B75E0AB322%2FPCN116733-00.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><br />(January 30, 2020 was the last date for placing an order, all shipped no later than July 29, 2021).</span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html">"Intel officially launches 64-bit Itanium chip"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>. 29 May 2001.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Intel+officially+launches+64-bit+Itanium+chip&amp;rft.date=2001-05-29&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2582076%2Fintel-officially-launches-64-bit-itanium-chip.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFordahl2001" class="citation web cs1">Fordahl, Matthew (30 May 2001). <a rel="nofollow" class="external text" href="https://abcnews.go.com/Technology/story?id=98536&amp;page=1">"Intel, HP Launch New Processor"</a>. <i><a href="/wiki/ABC_News" title="ABC News">ABC News</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ABC+News&amp;rft.atitle=Intel%2C+HP+Launch+New+Processor&amp;rft.date=2001-05-30&amp;rft.aulast=Fordahl&amp;rft.aufirst=Matthew&amp;rft_id=https%3A%2F%2Fabcnews.go.com%2FTechnology%2Fstory%3Fid%3D98536%26page%3D1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBekker2001" class="citation web cs1">Bekker, Scott (29 May 2001). <a rel="nofollow" class="external text" href="https://rcpmag.com/articles/2001/05/29/intel-launches-itanium-oems-unveil-systems.aspx">"Intel Launches Itanium: OEMs Unveil Systems"</a>. <i>RCP Mag</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RCP+Mag&amp;rft.atitle=Intel+Launches+Itanium%3A+OEMs+Unveil+Systems&amp;rft.date=2001-05-29&amp;rft.aulast=Bekker&amp;rft.aufirst=Scott&amp;rft_id=https%3A%2F%2Frcpmag.com%2Farticles%2F2001%2F05%2F29%2Fintel-launches-itanium-oems-unveil-systems.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKerridge2001" class="citation web cs1">Kerridge, Suzanna (18 May 2001). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/intel-opens-up-about-forthcoming-itanium-family/">"Intel opens up about forthcoming Itanium family"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Intel+opens+up+about+forthcoming+Itanium+family&amp;rft.date=2001-05-18&amp;rft.aulast=Kerridge&amp;rft.aufirst=Suzanna&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fintel-opens-up-about-forthcoming-itanium-family%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-ITJungle-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-ITJungle_7-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgan2008" class="citation web cs1">Morgan, Timothy (May 27, 2008). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160303203839/http://www.itjungle.com/tlb/tlb052708-story03.html">"The Server Biz Enjoys the X64 Upgrade Cycle in Q1"</a>. <i>IT Jungle</i>. Archived from <a rel="nofollow" class="external text" href="http://www.itjungle.com/tlb/tlb052708-story03.html">the original</a> on March 3, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">October 29,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IT+Jungle&amp;rft.atitle=The+Server+Biz+Enjoys+the+X64+Upgrade+Cycle+in+Q1&amp;rft.date=2008-05-27&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy&amp;rft_id=http%3A%2F%2Fwww.itjungle.com%2Ftlb%2Ftlb052708-story03.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Davis_2017-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-Davis_2017_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Davis_2017_8-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Davis_2017_8-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDavis2017" class="citation web cs1">Davis, Lisa M. (May 11, 2017). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180908094221/https://itpeernetwork.intel.com/evolution-mission-critical-computing/">"The Evolution of Mission Critical Computing"</a>. <i>Intel</i>. Archived from <a rel="nofollow" class="external text" href="https://itpeernetwork.intel.com/evolution-mission-critical-computing/">the original</a> on September 8, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">May 11,</span> 2017</span>. <q>...the 9700 series will be the last Intel Itanium processor.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=The+Evolution+of+Mission+Critical+Computing&amp;rft.date=2017-05-11&amp;rft.aulast=Davis&amp;rft.aufirst=Lisa+M.&amp;rft_id=https%3A%2F%2Fitpeernetwork.intel.com%2Fevolution-mission-critical-computing%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-IA-PCWorld-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-IA-PCWorld_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-IA-PCWorld_9-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-IA-PCWorld_9-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-IA-PCWorld_9-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShah2017" class="citation web cs1">Shah, Agam (May 11, 2017). <a rel="nofollow" class="external text" href="https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html">"Intel's Itanium, once destined to replace x86 processors in PCs, hits end of line"</a>. <i><a href="/wiki/PC_World" title="PC World">PC World</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190315153959/https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html">Archived</a> from the original on March 15, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">May 20,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+World&amp;rft.atitle=Intel%27s+Itanium%2C+once+destined+to+replace+x86+processors+in+PCs%2C+hits+end+of+line&amp;rft.date=2017-05-11&amp;rft.aulast=Shah&amp;rft.aufirst=Agam&amp;rft_id=https%3A%2F%2Fwww.pcworld.com%2Farticle%2F3196080%2Fintels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-EoL-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-EoL_10-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSharwood2021" class="citation news cs1">Sharwood, Simon (July 30, 2021). <a rel="nofollow" class="external text" href="https://www.theregister.com/2021/07/30/end_of_itanium_shipments/">"The Register just found 300-odd Itanium CPUs on eBay"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210912101014/https://www.theregister.com/2021/07/30/end_of_itanium_shipments/">Archived</a> from the original on September 12, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">September 12,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=The+Register+just+found+300-odd+Itanium+CPUs+on+eBay&amp;rft.date=2021-07-30&amp;rft.aulast=Sharwood&amp;rft.aufirst=Simon&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2021%2F07%2F30%2Fend_of_itanium_shipments%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Gartner_2009-q4-11"><span class="mw-cite-backlink">^ <a href="#cite_ref-Gartner_2009-q4_11-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Gartner_2009-q4_11-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Gartner_2009-q4_11-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgan2010" class="citation news cs1">Morgan, Timothy Prickett (February 24, 2010). <a rel="nofollow" class="external text" href="https://www.theregister.com/2010/02/24/gartner_q4_2009_servers/">"Gartner report card gives high marks to x64, blades"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Gartner+report+card+gives+high+marks+to+x64%2C+blades&amp;rft.date=2010-02-24&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Prickett&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2010%2F02%2F24%2Fgartner_q4_2009_servers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLee2021" class="citation web cs1">Lee, Matthew (August 2021). <a rel="nofollow" class="external text" href="https://www.techspot.com/news/90622-intel-itanium-finally-dead.html">"Intel's Itanium is finally dead: The Itanic sunken by the x86 juggernaut"</a>. Techspot<span class="reference-accessdate">. Retrieved <span class="nowrap">26 March</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Itanium+is+finally+dead%3A+The+Itanic+sunken+by+the+x86+juggernaut&amp;rft.pub=Techspot&amp;rft.date=2021-08&amp;rft.aulast=Lee&amp;rft.aufirst=Matthew&amp;rft_id=https%3A%2F%2Fwww.techspot.com%2Fnews%2F90622-intel-itanium-finally-dead.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-simplicity-13"><span class="mw-cite-backlink">^ <a href="#cite_ref-simplicity_13-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-simplicity_13-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone1999" class="citation web cs1">DeMone, Paul (27 October 1999). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/hp-intel-itanium/">"HP's Struggle For Simplicity Ends at Intel"</a>. <i>Real World Tech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=HP%27s+Struggle+For+Simplicity+Ends+at+Intel&amp;rft.date=1999-10-27&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fhp-intel-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Understanding_EPIC-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-Understanding_EPIC_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Understanding_EPIC_14-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmotherman" class="citation web cs1">Smotherman, Mark. <a rel="nofollow" class="external text" href="https://people.computing.clemson.edu/~mark/464/acmse_epic.pdf">"Understanding EPIC Architectures and Implementations"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Clemson_University" title="Clemson University">Clemson University</a><span class="reference-accessdate">. Retrieved <span class="nowrap">5 June</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Understanding+EPIC+Architectures+and+Implementations&amp;rft.pub=Clemson+University&amp;rft.aulast=Smotherman&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fpeople.computing.clemson.edu%2F~mark%2F464%2Facmse_epic.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-HP_Labs-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-HP_Labs_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-HP_Labs_16-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-HP_Labs_16-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpl.hp.com/news/2001/apr-jun/itanium.html">"Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture"</a>. <i><a href="/wiki/HP_Labs" title="HP Labs">HP Labs</a></i>. June 2001<span class="reference-accessdate">. Retrieved <span class="nowrap">March 23,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HP+Labs&amp;rft.atitle=Inventing+Itanium%3A+How+HP+Labs+Helped+Create+the+Next-Generation+Chip+Architecture&amp;rft.date=2001-06&amp;rft_id=https%3A%2F%2Fwww.hpl.hp.com%2Fnews%2F2001%2Fapr-jun%2Fitanium.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-nyt_merced-17"><span class="mw-cite-backlink">^ <a href="#cite_ref-nyt_merced_17-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-nyt_merced_17-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-nyt_merced_17-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-nyt_merced_17-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMarkoff1998" class="citation web cs1">Markoff, John (5 April 1998). <a rel="nofollow" class="external text" href="https://archive.org/details/TheJerusalemPost1998IsraelEnglish/Apr%2006%201998%2C%20The%20Jerusalem%20Post%2C%20%2319898%2C%20Israel%20%28en%29/page/n12/mode/1up">"Inside Intel, The Future is Riding on the Merced Chip"</a>. <a href="/wiki/The_New_York_Times" title="The New York Times">The New York Times</a>, republised by <a href="/wiki/The_Jerusalem_Post" title="The Jerusalem Post">The Jerusalem Post</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Inside+Intel%2C+The+Future+is+Riding+on+the+Merced+Chip&amp;rft.pub=The+New+York+Times%2C+republised+by+The+Jerusalem+Post&amp;rft.date=1998-04-05&amp;rft.aulast=Markoff&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2FTheJerusalemPost1998IsraelEnglish%2FApr%252006%25201998%252C%2520The%2520Jerusalem%2520Post%252C%2520%252319898%252C%2520Israel%2520%2528en%2529%2Fpage%2Fn12%2Fmode%2F1up&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone2000" class="citation web cs1">DeMone, Paul (25 January 2000). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/intel-history-lesson/">"Intel's History Lesson"</a>. <i>Real World Tech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=Intel%27s+History+Lesson&amp;rft.date=2000-01-25&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fintel-history-lesson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-countdown-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-countdown_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-countdown_19-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone2001" class="citation web cs1">DeMone, Paul (14 March 2001). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/countdown-to-ia64/">"Countdown to IA-64"</a>. <i>Real World Tech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=Countdown+to+IA-64&amp;rft.date=2001-03-14&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fcountdown-to-ia64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmotherman" class="citation web cs1">Smotherman, Mark. <a rel="nofollow" class="external text" href="https://people.computing.clemson.edu/~mark/architects.html">"Who are the Computer Architects?"</a>. <a href="/wiki/Clemson_University" title="Clemson University">Clemson University</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Who+are+the+Computer+Architects%3F&amp;rft.pub=Clemson+University&amp;rft.aulast=Smotherman&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fpeople.computing.clemson.edu%2F~mark%2Farchitects.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span> See the sections "Independence architecture" and "Wintel".</span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAlpert2003" class="citation web cs1">Alpert, Donald (July 2003). <a rel="nofollow" class="external text" href="https://camelback-comparch.com/about/technical-highlights/#merced">"Intel Itanium Processor (Merced)"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Itanium+Processor+%28Merced%29&amp;rft.date=2003-07&amp;rft.aulast=Alpert&amp;rft.aufirst=Donald&amp;rft_id=https%3A%2F%2Fcamelback-comparch.com%2Fabout%2Ftechnical-highlights%2F%23merced&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span> Alpert was the chief architect of the original P7 and the top engineering manager of Merced<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;18&#93;</a></sup></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone2000" class="citation web cs1">DeMone, Paul (3 March 2000). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/willamette-basics/">"What's Up With Willamette? (Part 1)"</a>. <i>Real World Tech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=What%27s+Up+With+Willamette%3F+%28Part+1%29&amp;rft.date=2000-03-03&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fwillamette-basics%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos2003" class="citation web cs1">Kanellos, Michael (21 February 2003). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-takes-slow-road-to-64-bit-pc-chips/">"Intel takes slow road to 64-bit PC chips"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+takes+slow+road+to+64-bit+PC+chips&amp;rft.date=2003-02-21&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-takes-slow-road-to-64-bit-pc-chips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-gambles-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-gambles_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-gambles_24-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-gambles_24-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHamilton2001" class="citation web cs1">Hamilton, David (28 May 2001). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/intel-gambles-with-itanium/">"Intel gambles with Itanium"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Intel+gambles+with+Itanium&amp;rft.date=2001-05-28&amp;rft.aulast=Hamilton&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fintel-gambles-with-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-birth-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-birth_25-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBritt2000" class="citation web cs1">Britt, Russ (1 January 2000). <a rel="nofollow" class="external text" href="https://www.edn.com/the-birth-of-a-new-processor/">"The birth of a new processor"</a>. <i><a href="/wiki/EDN_(magazine)" title="EDN (magazine)">EDN</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDN&amp;rft.atitle=The+birth+of+a+new+processor&amp;rft.date=2000-01-01&amp;rft.aulast=Britt&amp;rft.aufirst=Russ&amp;rft_id=https%3A%2F%2Fwww.edn.com%2Fthe-birth-of-a-new-processor%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSmotherman" class="citation web cs1">Smotherman, Mark. <a rel="nofollow" class="external text" href="https://people.computing.clemson.edu/~mark/epic.html">"Historical background for EPIC instruction set architectures"</a>. <a href="/wiki/Clemson_University" title="Clemson University">Clemson University</a><span class="reference-accessdate">. Retrieved <span class="nowrap">3 June</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Historical+background+for+EPIC+instruction+set+architectures&amp;rft.pub=Clemson+University&amp;rft.aulast=Smotherman&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fpeople.computing.clemson.edu%2F~mark%2Fepic.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><sup id="cite_ref-countdown_19-1" class="reference"><a href="#cite_note-countdown-19">&#91;17&#93;</a></sup><sup id="cite_ref-birth_25-0" class="reference"><a href="#cite_note-birth-25">&#91;23&#93;</a></sup> (The <abbr title="architecture, compilers, microarchitecture">ACM</abbr> committee with 5 people from each side<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;24&#93;</a></sup> was probably a different entity.)</span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKathailSchlanskerRau" class="citation web cs1">Kathail, Vinod; Schlansker, Michael S.; Rau, B. Ramakrishna. <a rel="nofollow" class="external text" href="https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf">"HPL-PD Architecture Specification: Version 1.1"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/HP_Labs" title="HP Labs">HP Laboratories</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HPL-PD+Architecture+Specification%3A+Version+1.1&amp;rft.pub=HP+Laboratories&amp;rft.aulast=Kathail&amp;rft.aufirst=Vinod&amp;rft.au=Schlansker%2C+Michael+S.&amp;rft.au=Rau%2C+B.+Ramakrishna&amp;rft_id=https%3A%2F%2Fwww.hpl.hp.com%2Ftechreports%2F93%2FHPL-93-80R1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHecht1994" class="citation web cs1">Hecht, Jeff (18 June 1994). <a rel="nofollow" class="external text" href="https://www.newscientist.com/article/mg14219303-300-technology-intel-opts-for-simpler-speedier-chips/">"Technology: Intel opts for simpler, speedier chips"</a>. <i><a href="/wiki/New_Scientist" title="New Scientist">New Scientist</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=New+Scientist&amp;rft.atitle=Technology%3A+Intel+opts+for+simpler%2C+speedier+chips&amp;rft.date=1994-06-18&amp;rft.aulast=Hecht&amp;rft.aufirst=Jeff&amp;rft_id=https%3A%2F%2Fwww.newscientist.com%2Farticle%2Fmg14219303-300-technology-intel-opts-for-simpler-speedier-chips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBozman1994" class="citation web cs1">Bozman, Jean S. (13 June 1994). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=QZtKFFB8weQC&amp;pg=PA12">"Chip alliance shakes ground"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Chip+alliance+shakes+ground&amp;rft.date=1994-06-13&amp;rft.aulast=Bozman&amp;rft.aufirst=Jean+S.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DQZtKFFB8weQC%26pg%3DPA12&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span> David House had approved the project, but later severely criticized it.</span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBabcock1994" class="citation web cs1">Babcock, Charles (25 July 1994). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=QtpyKsPTNwkC&amp;pg=PA6">"Silicon marriage: HP/Intel venture"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Silicon+marriage%3A+HP%2FIntel+venture&amp;rft.date=1994-07-25&amp;rft.aulast=Babcock&amp;rft.aufirst=Charles&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DQtpyKsPTNwkC%26pg%3DPA6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone2001" class="citation web cs1">DeMone, Paul (14 March 2001). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/countdown-to-ia64/">"Countdown to IA-64"</a>. <i>Real World Tech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=Countdown+to+IA-64&amp;rft.date=2001-03-14&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fcountdown-to-ia64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span>  Has a typo (P<b>5</b>) in the graphic.</span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCrothers1996" class="citation web cs1">Crothers, Brooke (29 January 1996). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=zD4EAAAAMBAJ&amp;pg=PA8">"Intel aims to bring multimedia to the masses"</a>. <i><a href="/wiki/InfoWorld" title="InfoWorld">InfoWorld</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Intel+aims+to+bring+multimedia+to+the+masses&amp;rft.date=1996-01-29&amp;rft.aulast=Crothers&amp;rft.aufirst=Brooke&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DzD4EAAAAMBAJ%26pg%3DPA8&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1">"MERCED "WILL BE OUT LATE 1999," SAYS HEWLETT-PACKARD"</a>. <i>Computer Business Review archive at Tech Monitor</i>. 18 July 1997.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+Business+Review+archive+at+Tech+Monitor&amp;rft.atitle=MERCED+%22WILL+BE+OUT+LATE+1999%2C%22+SAYS+HEWLETT-PACKARD&amp;rft.date=1997-07-18&amp;rft_id=https%3A%2F%2Ftechmonitor.ai%2Ftechnology%2Fmerced_will_be_out_late_1999_says_hewlett_packard_1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos1997" class="citation web cs1">Kanellos, Michael (6 October 1997). <a rel="nofollow" class="external text" href="https://www.cnet.com/news/intel-late-to-64-bit-computing/">"Intel late to 64-bit computing"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+late+to+64-bit+computing&amp;rft.date=1997-10-06&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Fnews%2Fintel-late-to-64-bit-computing%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-cnet_unveil_epic-37"><span class="mw-cite-backlink">^ <a href="#cite_ref-cnet_unveil_epic_37-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cnet_unveil_epic_37-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos1997" class="citation web cs1">Kanellos, Michael (14 October 1997). <a rel="nofollow" class="external text" href="https://www.cnet.com/news/intel-hp-unveil-epic-technology/">"Intel, HP unveil EPIC technology"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel%2C+HP+unveil+EPIC+technology&amp;rft.date=1997-10-14&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Fnews%2Fintel-hp-unveil-epic-technology%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDeMone1999" class="citation web cs1">DeMone, Paul (27 October 1999). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/hp-intel-itanium/3/">"HP's Struggle For Simplicity Ends at Intel"</a>. <i>Real World Tech</i>. p.&#160;3.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=HP%27s+Struggle+For+Simplicity+Ends+at+Intel&amp;rft.pages=3&amp;rft.date=1999-10-27&amp;rft.aulast=DeMone&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fhp-intel-itanium%2F3%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFGwennap1997" class="citation news cs1">Gwennap, Linley (27 October 1997). <a rel="nofollow" class="external text" href="https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf">"Intel, HP Make EPIC Disclosure"</a> <span class="cs1-format">(PDF)</span>. <i><a href="/wiki/Microprocessor_Report" title="Microprocessor Report">Microprocessor Report</a></i>. Vol.&#160;11, no.&#160;14.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Microprocessor+Report&amp;rft.atitle=Intel%2C+HP+Make+EPIC+Disclosure&amp;rft.volume=11&amp;rft.issue=14&amp;rft.date=1997-10-27&amp;rft.aulast=Gwennap&amp;rft.aufirst=Linley&amp;rft_id=https%3A%2F%2Fwww.cs.virginia.edu%2F~skadron%2Fcs854_uproc_survey%2Fspring_2001%2Fcs854%2F111401.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCorcoran1997" class="citation news cs1">Corcoran, Elizabeth (15 October 1997). <a rel="nofollow" class="external text" href="https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/">"CHIPMAKERS UNVEIL WORKS IN PROGRESS"</a>. <i><a href="/wiki/The_Washington_Post" title="The Washington Post">The Washington Post</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Washington+Post&amp;rft.atitle=CHIPMAKERS+UNVEIL+WORKS+IN+PROGRESS&amp;rft.date=1997-10-15&amp;rft.aulast=Corcoran&amp;rft.aufirst=Elizabeth&amp;rft_id=https%3A%2F%2Fwww.washingtonpost.com%2Farchive%2Fbusiness%2F1997%2F10%2F15%2Fchipmakers-unveil-works-in-progress%2Fb4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-zdnet_wait-41"><span class="mw-cite-backlink">^ <a href="#cite_ref-zdnet_wait_41-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-zdnet_wait_41-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRobertson1999" class="citation web cs1">Robertson, Chiyo (17 March 1999). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/merced-worth-the-wait-what-of-mckinley/">"Merced: Worth the wait? What of McKinley?"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Merced%3A+Worth+the+wait%3F+What+of+McKinley%3F&amp;rft.date=1999-03-17&amp;rft.aulast=Robertson&amp;rft.aufirst=Chiyo&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fmerced-worth-the-wait-what-of-mckinley%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMatsumoto1998" class="citation web cs1">Matsumoto, Craig (8 October 1998). <a rel="nofollow" class="external text" href="https://www.eetimes.com/intel-outlines-road-to-mckinley-processor/">"Intel outlines road to McKinley processor"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Intel+outlines+road+to+McKinley+processor&amp;rft.date=1998-10-08&amp;rft.aulast=Matsumoto&amp;rft.aufirst=Craig&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fintel-outlines-road-to-mckinley-processor%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-HP_McKinley_wp-43"><span class="mw-cite-backlink">^ <a href="#cite_ref-HP_McKinley_wp_43-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-HP_McKinley_wp_43-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation citeseerx cs1">"Inside the Intel Itanium 2 Processor: a Hewlett Packard Technical White Paper". 17 July 2002. <a href="/wiki/CiteSeerX_(identifier)" class="mw-redirect" title="CiteSeerX (identifier)">CiteSeerX</a>&#160;<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.96.8209">10.1.1.96.8209</a></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=preprint&amp;rft.jtitle=CiteSeerX&amp;rft.atitle=Inside+the+Intel+Itanium+2+Processor%3A+a+Hewlett+Packard+Technical+White+Paper&amp;rft.date=2002-07-17&amp;rft_id=https%3A%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.96.8209%23id-name%3DCiteSeerX&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos1998" class="citation web cs1">Kanellos, Michael (6 August 1998). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/is-merced-doomed/">"Is Merced doomed?"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Is+Merced+doomed%3F&amp;rft.date=1998-08-06&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fis-merced-doomed%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://techmonitor.ai/technology/intels_merced_could_be_eclipsed_by_mckinley_follow_on">"INTEL'S MERCED COULD BE ECLIPSED BY MCKINLEY FOLLOW-ON"</a>. <i>Tech Monitor</i>. 6 August 1998.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tech+Monitor&amp;rft.atitle=INTEL%27S+MERCED+COULD+BE+ECLIPSED+BY+MCKINLEY+FOLLOW-ON&amp;rft.date=1998-08-06&amp;rft_id=https%3A%2F%2Ftechmonitor.ai%2Ftechnology%2Fintels_merced_could_be_eclipsed_by_mckinley_follow_on&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShanklandKanellos1998" class="citation web cs1">Shankland, Stephen; Kanellos, Michael (13 October 1998). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20001203183700/http://cnet.com/news/0-1004-200-334214.html">"HP has two-pronged chip plan"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>. Archived from <a rel="nofollow" class="external text" href="http://cnet.com/news/0-1004-200-334214.html">the original</a> on 2000-12-03.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=HP+has+two-pronged+chip+plan&amp;rft.date=1998-10-13&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft.au=Kanellos%2C+Michael&amp;rft_id=http%3A%2F%2Fcnet.com%2Fnews%2F0-1004-200-334214.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFGary1999" class="citation web cs1">Gary, Gregory (3 May 1999). <a rel="nofollow" class="external text" href="https://www.edn.com/ia-64-update-part-1-of-2/">"IA 64 Update: Part 1 of 2"</a>. <i><a href="/wiki/EDN_(magazine)" title="EDN (magazine)">EDN</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDN&amp;rft.atitle=IA+64+Update%3A+Part+1+of+2&amp;rft.date=1999-05-03&amp;rft.aulast=Gary&amp;rft.aufirst=Gregory&amp;rft_id=https%3A%2F%2Fwww.edn.com%2Fia-64-update-part-1-of-2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-may_slip-48"><span class="mw-cite-backlink">^ <a href="#cite_ref-may_slip_48-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-may_slip_48-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland1999" class="citation web cs1">Shankland, Stephen (8 July 1999). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20000605083119/http://news.cnet.com/news/0-1003-200-344601.html">"Intel's Merced chip may slip further"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/news/0-1003-200-344601.html">the original</a> on 2000-06-05.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel%27s+Merced+chip+may+slip+further&amp;rft.date=1999-07-08&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2Fnews%2F0-1003-200-344601.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHamblen1999" class="citation web cs1">Hamblen, Matt (12 July 1999). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=51iIcvzoX-AC&amp;pg=PA61">"Intel: No Forced March to Merced"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Intel%3A+No+Forced+March+to+Merced&amp;rft.date=1999-07-12&amp;rft.aulast=Hamblen&amp;rft.aufirst=Matt&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D51iIcvzoX-AC%26pg%3DPA61&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland1999" class="citation web cs1">Shankland, Stephen (19 August 1999). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20000819022147/http://news.cnet.com/news/0-1003-200-346220.html">"HP upgrade path bypasses Merced chip"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/news/0-1003-200-346220.html">the original</a> on 2000-08-19.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=HP+upgrade+path+bypasses+Merced+chip&amp;rft.date=1999-08-19&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2Fnews%2F0-1003-200-346220.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2000" class="citation web cs1">Shankland, Stephen (11 July 2000). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010210011931/http://www.news.cnet.com/news/0-1003-200-2241414.html">"HP moves slowly into world of Intel 64-bit processors"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.news.cnet.com/news/0-1003-200-2241414.html">the original</a> on 2001-02-10.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=HP+moves+slowly+into+world+of+Intel+64-bit+processors&amp;rft.date=2000-07-11&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Fwww.news.cnet.com%2Fnews%2F0-1003-200-2241414.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShanklandKanellos2000" class="citation web cs1">Shankland, Stephen; Kanellos, Michael (July 18, 2000). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010413122744/http://news.cnet.com/news/0-1003-200-2284759.html">"Intel pushes back schedule for Itanium chip"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/news/0-1003-200-2284759.html">the original</a> on 2001-04-13.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+pushes+back+schedule+for+Itanium+chip&amp;rft.date=2000-07-18&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft.au=Kanellos%2C+Michael&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2Fnews%2F0-1003-200-2284759.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2001" class="citation web cs1">Shankland, Stephen (1 March 2001). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010413151817/http://news.cnet.com/news/0-1003-200-4996738.html">"Intel draws out Itanium arrival"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i>. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/news/0-1003-200-4996738.html">the original</a> on 2001-04-13.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+draws+out+Itanium+arrival&amp;rft.date=2001-03-01&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2Fnews%2F0-1003-200-4996738.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-IDC_chart-54"><span class="mw-cite-backlink">^ <a href="#cite_ref-IDC_chart_54-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-IDC_chart_54-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.zdnet.com/pictures/charts-mining-itanium/">"Mining Itanium"</a>. <i>CNet News</i>. December 7, 2005. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180611040452/https://www.zdnet.com/pictures/charts-mining-itanium/">Archived</a> from the original on June 11, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNet+News&amp;rft.atitle=Mining+Itanium&amp;rft.date=2005-12-07&amp;rft_id=http%3A%2F%2Fwww.zdnet.com%2Fpictures%2Fcharts-mining-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-IDC_2006-55"><span class="mw-cite-backlink">^ <a href="#cite_ref-IDC_2006_55-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-IDC_2006_55-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2006" class="citation news cs1">Shankland, Stephen (February 14, 2006). <a rel="nofollow" class="external text" href="https://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/">"Analyst firm offers rosy view of Itanium"</a>. <a href="/wiki/CNET" title="CNET">CNET News</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160624090721/http://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/">Archived</a> from the original on June 24, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">March 20,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Analyst+firm+offers+rosy+view+of+Itanium&amp;rft.date=2006-02-14&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Fnews%2Fanalyst-firm-offers-rosy-view-of-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHalfhill1997" class="citation web cs1">Halfhill, Tom R. (December 1997). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20000302143120/http://www.byte.com/art/9712/sec5/art1.htm">"Beyond Pentium II"</a>. <i><a href="/wiki/Byte_(magazine)" title="Byte (magazine)">Byte</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.byte.com/art/9712/sec5/art1.htm">the original</a> on 2000-03-02.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Byte&amp;rft.atitle=Beyond+Pentium+II&amp;rft.date=1997-12&amp;rft.aulast=Halfhill&amp;rft.aufirst=Tom+R.&amp;rft_id=http%3A%2F%2Fwww.byte.com%2Fart%2F9712%2Fsec5%2Fart1.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFConnor1999" class="citation web cs1">Connor, Deni (1 March 1999). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=AxwEAAAAMBAJ&amp;pg=PA61">"Intel's Merced will coexist with 32-bit chips"</a>. <i><a href="/wiki/Network_World" class="mw-redirect" title="Network World">Network World</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Network+World&amp;rft.atitle=Intel%27s+Merced+will+coexist+with+32-bit+chips&amp;rft.date=1999-03-01&amp;rft.aulast=Connor&amp;rft.aufirst=Deni&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DAxwEAAAAMBAJ%26pg%3DPA61&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKnorr2001" class="citation web cs1">Knorr, Eric (10 September 2001). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/upgrading-your-server-a-look-at-the-itanium/">"Upgrading your server: A look at the Itanium"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Upgrading+your+server%3A+A+look+at+the+Itanium&amp;rft.date=2001-09-10&amp;rft.aulast=Knorr&amp;rft.aufirst=Eric&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fupgrading-your-server-a-look-at-the-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-anand-59"><span class="mw-cite-backlink">^ <a href="#cite_ref-anand_59-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anand_59-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDe_Gelas2005" class="citation web cs1">De Gelas, Johan (November 9, 2005). <a rel="nofollow" class="external text" href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598">"Itanium–Is there light at the end of the tunnel?"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120503094946/http://www.anandtech.com/show/1854">Archived</a> from the original on May 3, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">March 23,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Itanium%E2%80%93Is+there+light+at+the+end+of+the+tunnel%3F&amp;rft.date=2005-11-09&amp;rft.aulast=De+Gelas&amp;rft.aufirst=Johan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fcpuchipsets%2Fshowdoc.aspx%3Fi%3D2598&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Venturebeat-60"><span class="mw-cite-backlink">^ <a href="#cite_ref-Venturebeat_60-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Venturebeat_60-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTakahashi2009" class="citation web cs1">Takahashi, Dean (May 8, 2009). <a rel="nofollow" class="external text" href="https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/">"Exit interview: Retiring Intel chairman Craig Barrett on the industry's unfinished business"</a>. <i>VentureBeat</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180421095016/https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/">Archived</a> from the original on April 21, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">May 17,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VentureBeat&amp;rft.atitle=Exit+interview%3A+Retiring+Intel+chairman+Craig+Barrett+on+the+industry%27s+unfinished+business&amp;rft.date=2009-05-08&amp;rft.aulast=Takahashi&amp;rft.aufirst=Dean&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2009%2F05%2F08%2Fexit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNash1998" class="citation web cs1">Nash, Kim S. (6 July 1998). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=03nTlQZ61IgC&amp;pg=PT14">"Behind the Merced Mystique"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Behind+the+Merced+Mystique&amp;rft.date=1998-07-06&amp;rft.aulast=Nash&amp;rft.aufirst=Kim+S.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D03nTlQZ61IgC%26pg%3DPT14&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFYu1998" class="citation web cs1">Yu, Elleen (25 November 1998). <a rel="nofollow" class="external text" href="https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/">"IA-64 to overtake RISC"</a>. <i>ARN</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ARN&amp;rft.atitle=IA-64+to+overtake+RISC&amp;rft.date=1998-11-25&amp;rft.aulast=Yu&amp;rft.aufirst=Elleen&amp;rft_id=https%3A%2F%2Fwww.arnnet.com.au%2Farticle%2F110877%2Fia-64_overtake_risc%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-cautionary-63"><span class="mw-cite-backlink">^ <a href="#cite_ref-cautionary_63-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cautionary_63-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-cautionary_63-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.zdnet.com/article/itanium-a-cautionary-tale/">"Itanium: A cautionary tale"</a>. <i>Tech News on ZDNet</i>. December 7, 2005. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200802000433/https://www.zdnet.com/article/itanium-a-cautionary-tale/">Archived</a> from the original on August 2, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">January 1,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+News+on+ZDNet&amp;rft.atitle=Itanium%3A+A+cautionary+tale&amp;rft.date=2005-12-07&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fitanium-a-cautionary-tale%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Solaris-Merced1-64"><span class="mw-cite-backlink">^ <a href="#cite_ref-Solaris-Merced1_64-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Solaris-Merced1_64-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVijayan1999" class="citation web cs1">Vijayan, Jaikumar (September 1, 1999). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20000115084746/http://www.computerworld.com/home/news.nsf/all/9909013sunsol">"Solaris for IA-64 coming this fall"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.computerworld.com/home/news.nsf/all/9909013sunsol">the original</a> on January 15, 2000.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Solaris+for+IA-64+coming+this+fall&amp;rft.date=1999-09-01&amp;rft.aulast=Vijayan&amp;rft.aufirst=Jaikumar&amp;rft_id=http%3A%2F%2Fwww.computerworld.com%2Fhome%2Fnews.nsf%2Fall%2F9909013sunsol&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Solaris-Merced2-65"><span class="mw-cite-backlink">^ <a href="#cite_ref-Solaris-Merced2_65-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Solaris-Merced2_65-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWolfe1999" class="citation news cs1">Wolfe, Alexander (September 2, 1999). <a rel="nofollow" class="external text" href="https://www.eetimes.com/core-logic-efforts-under-way-for-merced/">"Core-logic efforts under way for Merced"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191217201650/https://www.eetimes.com/core-logic-efforts-under-way-for-merced/">Archived</a> from the original on December 17, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">December 17,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=Core-logic+efforts+under+way+for+Merced&amp;rft.date=1999-09-02&amp;rft.aulast=Wolfe&amp;rft.aufirst=Alexander&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fcore-logic-efforts-under-way-for-merced%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Solaris-Merced3-66"><span class="mw-cite-backlink">^ <a href="#cite_ref-Solaris-Merced3_66-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Solaris-Merced3_66-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160805145446/http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933">"Sun Introduces Solaris Developer Kit for Intel to Speed Development of Applications On Solaris; Award-winning Sun Tools Help ISVs Easily Develop for Solaris on Intel Today"</a>. <i>Business Wire</i>. March 10, 1998. Archived from <a rel="nofollow" class="external text" href="http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933">the original</a> on August 5, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">June 6,</span> 2016</span>. <q>...developers can quickly develop applications today that will be compatible with and can easily be tuned for Solaris on Merced.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Business+Wire&amp;rft.atitle=Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development+of+Applications+On+Solaris%3B+Award-winning+Sun+Tools+Help+ISVs+Easily+Develop+for+Solaris+on+Intel+Today&amp;rft.date=1998-03-10&amp;rft_id=http%3A%2F%2Fwww.thefreelibrary.com%2FSun%2BIntroduces%2BSolaris%2BDeveloper%2BKit%2Bfor%2BIntel%2Bto%2BSpeed%2BDevelopment...-a020369933&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland1999" class="citation news cs1">Shankland, Stephen (September 17, 1999). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/next-generation-chip-passes-key-milestone/">"Next-generation chip passes key milestone"</a>. <a href="/wiki/CNET" title="CNET">CNET News</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Next-generation+chip+passes+key+milestone&amp;rft.date=1999-09-17&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fnext-generation-chip-passes-key-milestone%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos1999" class="citation web cs1">Kanellos, Michael (October 4, 1999). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-names-merced-chip-itanium/">"Intel names Merced chip Itanium"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 30,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+names+Merced+chip+Itanium&amp;rft.date=1999-10-04&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-names-merced-chip-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFFinstad1999" class="citation newsgroup cs1">Finstad, Kraig (October 4, 1999). <a rel="nofollow" class="external text" href="https://groups.google.com/d/msg/comp.sys.mac.advocacy/UiOOaXF3-lI/f3nje9CHPx0J">"Re:Itanium"</a>. <a href="/wiki/Usenet_newsgroup" title="Usenet newsgroup">Newsgroup</a>:&#160;<a rel="nofollow" class="external text" href="news:comp.sys.mac.advocacy">comp.sys.mac.advocacy</a><span class="reference-accessdate">. Retrieved <span class="nowrap">May 20,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3AItanium&amp;rft.pub=comp.sys.mac.advocacy&amp;rft.date=1999-10-04&amp;rft.aulast=Finstad&amp;rft.aufirst=Kraig&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fd%2Fmsg%2Fcomp.sys.mac.advocacy%2FUiOOaXF3-lI%2Ff3nje9CHPx0J&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Reg_Itanic-70"><span class="mw-cite-backlink">^ <a href="#cite_ref-Reg_Itanic_70-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Reg_Itanic_70-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSherriff1999" class="citation news cs1">Sherriff, Pete (October 28, 1999). <a rel="nofollow" class="external text" href="https://www.theregister.com/1999/10/28/amd_vs_intel_our_readers/">"AMD vs Intel&#160;– our readers write"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=AMD+vs+Intel+%E2%80%93+our+readers+write&amp;rft.date=1999-10-28&amp;rft.aulast=Sherriff&amp;rft.aufirst=Pete&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F1999%2F10%2F28%2Famd_vs_intel_our_readers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBerlind2001" class="citation web cs1">Berlind, David (November 30, 2001). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/interpreting-mcnealys-lexicon/">"Interpreting McNealy's lexicon"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a> Tech Update</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190904215102/https://www.zdnet.com/article/interpreting-mcnealys-lexicon/">Archived</a> from the original on September 4, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet+Tech+Update&amp;rft.atitle=Interpreting+McNealy%27s+lexicon&amp;rft.date=2001-11-30&amp;rft.aulast=Berlind&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Finterpreting-mcnealys-lexicon%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDemerjian2006" class="citation web cs1">Demerjian, Charlie (July 18, 2006). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160305085136/http://www.theinquirer.net/inquirer/news/1004260/itanic-shell-game-continues">"Itanic shell game continues"</a>. <i><a href="/wiki/The_Inquirer" title="The Inquirer">The Inquirer</a></i>. Archived from the original on March 5, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">February 27,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Inquirer&amp;rft.atitle=Itanic+shell+game+continues&amp;rft.date=2006-07-18&amp;rft.aulast=Demerjian&amp;rft.aufirst=Charlie&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1004260%2Fitanic-shell-game-continues&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: unfit URL (<a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">link</a>)</span></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgenson2003" class="citation news cs1">Morgenson, Gretchen (October 19, 2003). <a rel="nofollow" class="external text" href="https://www.nytimes.com/2003/10/19/business/market-watch-fawning-analysts-betray-investors.html">"Fawning Analysts Betray Investors"</a>. <i><a href="/wiki/The_New_York_Times" title="The New York Times">The New York Times</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121011211448/http://www.zdnet.com/news/interpreting-mcnealys-lexicon/296322">Archived</a> from the original on October 11, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">January 1,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+New+York+Times&amp;rft.atitle=Fawning+Analysts+Betray+Investors&amp;rft.date=2003-10-19&amp;rft.aulast=Morgenson&amp;rft.aufirst=Gretchen&amp;rft_id=https%3A%2F%2Fwww.nytimes.com%2F2003%2F10%2F19%2Fbusiness%2Fmarket-watch-fawning-analysts-betray-investors.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040719063719/http://developer.intel.com/design/pcn/Processors/D0102840.pdf">"Product Change Notification"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0102840.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2004-07-19.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0102840.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNiccolai2001" class="citation web cs1">Niccolai, James (IDG News Service) (29 May 2001). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html">"Intel officially launches 64-bit Itanium chip"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Intel+officially+launches+64-bit+Itanium+chip&amp;rft.date=2001-05-29&amp;rft.aulast=Niccolai&amp;rft.aufirst=James+%28IDG+News+Service%29&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2582076%2Fintel-officially-launches-64-bit-itanium-chip.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.zdnet.com/article/server-makers-tout-itanium-models-5000117490/">"Server makers tout Itanium models"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Server+makers+tout+Itanium+models&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fserver-makers-tout-itanium-models-5000117490%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLinley_Gwennap2001" class="citation magazine cs1">Linley Gwennap (June 4, 2001). <a rel="nofollow" class="external text" href="https://www.eetimes.com/itanium-era-dawns/">"Itanium era dawns"</a>. <i>EE Times</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191217201629/https://www.eetimes.com/itanium-era-dawns/">Archived</a> from the original on December 17, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">December 17,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=Itanium+era+dawns&amp;rft.date=2001-06-04&amp;rft.au=Linley+Gwennap&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fitanium-era-dawns%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Thunder-78"><span class="mw-cite-backlink">^ <a href="#cite_ref-Thunder_78-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Thunder_78-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Thunder_78-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060925041933/http://www.top500.org/system/ranking/5597">"Titan Cluster Itanium 800&#160;MHz"</a>. <i><a href="/wiki/TOP500" title="TOP500">TOP500</a> web site</i>. Archived from <a rel="nofollow" class="external text" href="http://www.top500.org/system/ranking/5597">the original</a> on September 25, 2006<span class="reference-accessdate">. Retrieved <span class="nowrap">May 16,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP500+web+site&amp;rft.atitle=Titan+Cluster+Itanium+800+MHz&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fsystem%2Franking%2F5597&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMichael_Kanellos2001" class="citation news cs1">Michael Kanellos (December 11, 2001). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/itanium-sales-off-to-a-slow-start/">"Itanium sales off to a slow start"</a>. <i>CNET News</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 4,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=CNET+News&amp;rft.atitle=Itanium+sales+off+to+a+slow+start&amp;rft.date=2001-12-11&amp;rft.au=Michael+Kanellos&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fitanium-sales-off-to-a-slow-start%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040719080318/http://developer.intel.com/design/pcn/Processors/D0103649.pdf">"Product Change Notification"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0103649.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2004-07-19.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0103649.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060313054448/http://developer.intel.com/design/pcn/Processors/D0105835.pdf">"Product Change Notification"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/pcn/Processors/D0105835.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2006-03-13.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fpcn%2FProcessors%2FD0105835.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://qdms.intel.com/dm/i.aspx/53B15559-69D6-4DD5-8379-0ABE33DCE8D4/PCN107564-00.pdf">"Product Change Notification"</a> <span class="cs1-format">(PDF)</span>. Intel.<br />Warning: forced download<span class="reference-accessdate">. Retrieved <span class="nowrap">28 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Product+Change+Notification&amp;rft.pub=Intel.%3Cbr%2F%3EWarning%3A+forced+download&amp;rft_id=https%3A%2F%2Fqdms.intel.com%2Fdm%2Fi.aspx%2F53B15559-69D6-4DD5-8379-0ABE33DCE8D4%2FPCN107564-00.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text">McKinley: 16 April 2004<sup id="cite_ref-80" class="reference"><a href="#cite_note-80">&#91;77&#93;</a></sup><br />Madison 6M: 28 July 2006<sup id="cite_ref-81" class="reference"><a href="#cite_note-81">&#91;78&#93;</a></sup><br />Madison 9M: 16 November 2007<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">&#91;79&#93;</a></sup></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFHammondNaffziger" class="citation web cs1">Hammond, Gary; Naffziger, Sam. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20030706123550/http://intel.com/design/itanium2/download/McK-IDF-2001.pdf">"Next Generation Itanium™ Processor Overview"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://intel.com/design/itanium2/download/McK-IDF-2001.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 6 July 2003.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Next+Generation+Itanium%E2%84%A2+Processor+Overview&amp;rft.aulast=Hammond&amp;rft.aufirst=Gary&amp;rft.au=Naffziger%2C+Sam&amp;rft_id=http%3A%2F%2Fintel.com%2Fdesign%2Fitanium2%2Fdownload%2FMcK-IDF-2001.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNaffzingerColon-BonetFischerRiedlinger2002" class="citation journal cs1">Naffzinger, Samuel D.; Colon-Bonet, Glenn T.; Fischer, Timothy; Riedlinger, Reid; Sullivan, Thomas J.; Grutkowski, Tom (November 2002). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20030322045555/http://cpus.hp.com/technical_references/jssc_naffziger.pdf">"The implementation of the Itanium&#160;2 microprocessor"</a> <span class="cs1-format">(PDF)</span>. <i><a href="/wiki/IEEE_Journal_of_Solid-State_Circuits" title="IEEE Journal of Solid-State Circuits">IEEE Journal of Solid-State Circuits</a></i>. <b>37</b> (11): 1448–1460. <a href="/wiki/Bibcode_(identifier)" class="mw-redirect" title="Bibcode (identifier)">Bibcode</a>:<a rel="nofollow" class="external text" href="https://ui.adsabs.harvard.edu/abs/2002IJSSC..37.1448N">2002IJSSC..37.1448N</a>. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FJSSC.2002.803943">10.1109/JSSC.2002.803943</a>. Archived from <a rel="nofollow" class="external text" href="http://cpus.hp.com/technical_references/jssc_naffziger.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2003-03-22.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Journal+of+Solid-State+Circuits&amp;rft.atitle=The+implementation+of+the+Itanium+2+microprocessor&amp;rft.volume=37&amp;rft.issue=11&amp;rft.pages=1448-1460&amp;rft.date=2002-11&amp;rft_id=info%3Adoi%2F10.1109%2FJSSC.2002.803943&amp;rft_id=info%3Abibcode%2F2002IJSSC..37.1448N&amp;rft.aulast=Naffzinger&amp;rft.aufirst=Samuel+D.&amp;rft.au=Colon-Bonet%2C+Glenn+T.&amp;rft.au=Fischer%2C+Timothy&amp;rft.au=Riedlinger%2C+Reid&amp;rft.au=Sullivan%2C+Thomas+J.&amp;rft.au=Grutkowski%2C+Tom&amp;rft_id=http%3A%2F%2Fcpus.hp.com%2Ftechnical_references%2Fjssc_naffziger.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSoltisGibson" class="citation web cs1">Soltis, Don; Gibson, Mark. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20050531030015/http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf">"Itanium® 2 Processor Microarchitecture Overview"</a> <span class="cs1-format">(PDF)</span>. <i><a href="/wiki/Hot_Chips" class="mw-redirect" title="Hot Chips">Hot Chips</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 31 May 2005.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hot+Chips&amp;rft.atitle=Itanium%C2%AE+2+Processor+Microarchitecture+Overview&amp;rft.aulast=Soltis&amp;rft.aufirst=Don&amp;rft.au=Gibson%2C+Mark&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Farchives%2Fhc14%2F2_Mon%2F03_soltis.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNaffzigerHammond" class="citation web cs1">Naffziger, Samuel; Hammond, Gary. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20041029174655/http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf">"The Implementation of the Next-Generation 64b Itanium Microprocessor"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 29 October 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Implementation+of+the+Next-Generation+64b+Itanium+Microprocessor&amp;rft.aulast=Naffziger&amp;rft.aufirst=Samuel&amp;rft.au=Hammond%2C+Gary&amp;rft_id=http%3A%2F%2Fwww.imec.be%2Felela%2FHD03%2Fexamens%2F2003%2FD20_6.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKrazit2003" class="citation web cs1">Krazit, Tom (12 May 2003). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2570015/intel-details-itanium-2-bug.html">"Intel details Itanium 2 bug"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Intel+details+Itanium+2+bug&amp;rft.date=2003-05-12&amp;rft.aulast=Krazit&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2570015%2Fintel-details-itanium-2-bug.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-ISA-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-ISA_89-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080908015727/http://www.itaniumsolutionsalliance.org/">"Itanium Solutions Alliance"</a>. <i>ISA web site</i>. Archived from the original on September 8, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">May 16,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ISA+web+site&amp;rft.atitle=Itanium+Solutions+Alliance&amp;rft_id=http%3A%2F%2Fwww.itaniumsolutionsalliance.org&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: unfit URL (<a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">link</a>)</span></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFScott2006" class="citation web cs1">Scott, Bilepo (January 26, 2006). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120111011444/http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html">"Computing Leaders Announce Strategy for New Era of Mission Critical Computing"</a>. <i>Itanium Solutions Alliance Press Release</i>. Archived from <a rel="nofollow" class="external text" href="http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html">the original</a> on January 11, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">October 16,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Itanium+Solutions+Alliance+Press+Release&amp;rft.atitle=Computing+Leaders+Announce+Strategy+for+New+Era+of+Mission+Critical+Computing&amp;rft.date=2006-01-26&amp;rft.aulast=Scott&amp;rft.aufirst=Bilepo&amp;rft_id=http%3A%2F%2Fwww.ednasia.com%2Farticle-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cpu-world.com/news_2011/2011021601_Intel_server_processors_to_be_discontinued_in_2012.html">"Intel server processors to be discontinued in 2012"</a>. <i>CPU-World</i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CPU-World&amp;rft.atitle=Intel+server+processors+to+be+discontinued+in+2012&amp;rft_id=https%3A%2F%2Fwww.cpu-world.com%2Fnews_2011%2F2011021601_Intel_server_processors_to_be_discontinued_in_2012.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos" class="citation web cs1">Kanellos, Michael. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-accelerates-itanium-schedule/">"Intel accelerates Itanium schedule"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">3 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+accelerates+Itanium+schedule&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-accelerates-itanium-schedule%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-qa-93"><span class="mw-cite-backlink">^ <a href="#cite_ref-qa_93-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-qa_93-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShanklandKanellos2003" class="citation news cs1">Shankland, Stephen; Kanellos, Michael (9 July 2003). <a rel="nofollow" class="external text" href="https://www.theglobeandmail.com/technology/intels-summer-of-servers/article1163609/">"Intel's summer of servers"</a>. <i><a href="/wiki/The_Globe_and_Mail" title="The Globe and Mail">The Globe and Mail</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Globe+and+Mail&amp;rft.atitle=Intel%27s+summer+of+servers&amp;rft.date=2003-07-09&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft.au=Kanellos%2C+Michael&amp;rft_id=https%3A%2F%2Fwww.theglobeandmail.com%2Ftechnology%2Fintels-summer-of-servers%2Farticle1163609%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-monty-94"><span class="mw-cite-backlink">^ <a href="#cite_ref-monty_94-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-monty_94-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos" class="citation web cs1">Kanellos, Michael. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-fills-in-more-details-on-itanium-family/">"Intel fills in more details on Itanium family"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">3 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+fills+in+more+details+on+Itanium+family&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-fills-in-more-details-on-itanium-family%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWilson" class="citation web cs1">Wilson, Derek. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/1465/3">"Intel Developer Forum Fall 2004: Day 1 Keynote"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Developer+Forum+Fall+2004%3A+Day+1+Keynote&amp;rft.aulast=Wilson&amp;rft.aufirst=Derek&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F1465%2F3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland" class="citation news cs1">Shankland, Stephen. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-pushes-back-itanium-chips-revamps-xeon/">"Intel pushes back Itanium chips, revamps Xeon"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">3 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+pushes+back+Itanium+chips%2C+revamps+Xeon&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-pushes-back-itanium-chips-revamps-xeon%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-CW1-97"><span class="mw-cite-backlink">^ <a href="#cite_ref-CW1_97-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-CW1_97-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNiccolai2008" class="citation web cs1">Niccolai, James (May 20, 2008). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2536018/-tukwila--itanium-servers-due-early-next-year--intel-says.html">"<span class="cs1-kern-left"></span>'Tukwila' Itanium servers due early next year, Intel says"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 26,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=%27Tukwila%27+Itanium+servers+due+early+next+year%2C+Intel+says&amp;rft.date=2008-05-20&amp;rft.aulast=Niccolai&amp;rft.aufirst=James&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2536018%2F-tukwila--itanium-servers-due-early-next-year--intel-says.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-IW1-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-IW1_98-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFGonsalves2007" class="citation web cs1">Gonsalves, Antone (November 1, 2007). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120310003352/http://www.informationweek.com/">"Intel Unveils Seven Itanium Processors"</a>. <i><a href="/wiki/InformationWeek" title="InformationWeek">InformationWeek</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.informationweek.com/story/showArticle.jhtml?articleID=202800983">the original</a> on March 10, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 6,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=InformationWeek&amp;rft.atitle=Intel+Unveils+Seven+Itanium+Processors&amp;rft.date=2007-11-01&amp;rft.aulast=Gonsalves&amp;rft.aufirst=Antone&amp;rft_id=http%3A%2F%2Fwww.informationweek.com%2Fstory%2FshowArticle.jhtml%3FarticleID%3D202800983&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-idf04f-99"><span class="mw-cite-backlink">^ <a href="#cite_ref-idf04f_99-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-idf04f_99-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/archive/releases/2004/20040907corp_a.htm">"Intel Shares Findings, Platform Plans To Better Guide Businesses Through 'Transformation'<span class="cs1-kern-right"></span>"</a>. Intel.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Shares+Findings%2C+Platform+Plans+To+Better+Guide+Businesses+Through+%27Transformation%27&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F2004%2F20040907corp_a.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/archive/releases/2004/20041216comp.htm">"Intel Strengthens Investment In Intel® Itanium® Architecture With Hiring Of HP Design Team"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Strengthens+Investment+In+Intel%C2%AE+Itanium%C2%AE+Architecture+With+Hiring+Of+HP+Design+Team&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F2004%2F20041216comp.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov" class="citation web cs1">Shilov, Anton. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums">"Intel to Discontinue Itanium 9700 'Kittson' Processor, the Last of the Itaniums"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+to+Discontinue+Itanium+9700+%27Kittson%27+Processor%2C+the+Last+of+the+Itaniums&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13924%2Fintel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos" class="citation web cs1">Kanellos, Michael. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-changes-code-name-of-future-itanium/">"Intel changes code name of future Itanium"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">4 July</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+changes+code+name+of+future+Itanium&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-changes-code-name-of-future-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcMillan2003" class="citation web cs1">McMillan, Robert (18 December 2003). <a rel="nofollow" class="external text" href="https://www.infoworld.com/article/2678103/trademark-flap-prompts-intel-to-rename-tanglewood.html">"Trademark flap prompts Intel to rename Tanglewood"</a>. <i><a href="/wiki/InfoWorld" title="InfoWorld">InfoWorld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">31 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Trademark+flap+prompts+Intel+to+rename+Tanglewood&amp;rft.date=2003-12-18&amp;rft.aulast=McMillan&amp;rft.aufirst=Robert&amp;rft_id=https%3A%2F%2Fwww.infoworld.com%2Farticle%2F2678103%2Ftrademark-flap-prompts-intel-to-rename-tanglewood.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVance" class="citation news cs1"><a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Vance, Ashlee</a>. <a rel="nofollow" class="external text" href="https://www.theregister.com/2003/05/01/tanglewood_to_run_10x_faster1/">"Tanglewood to run 10x faster than Madison"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Tanglewood+to+run+10x+faster+than+Madison&amp;rft.aulast=Vance&amp;rft.aufirst=Ashlee&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2003%2F05%2F01%2Ftanglewood_to_run_10x_faster1%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcMillan2003" class="citation web cs1">McMillan, Robert (17 September 2003). <a rel="nofollow" class="external text" href="https://www.infoworld.com/article/2676169/fall-idf--intel-readies-8-core--16-core-itanium-2.html">"FALL IDF: Intel readies 8-core, 16-core Itanium 2"</a>. <i><a href="/wiki/InfoWorld" title="InfoWorld">InfoWorld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">31 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=InfoWorld&amp;rft.atitle=FALL+IDF%3A+Intel+readies+8-core%2C+16-core+Itanium+2&amp;rft.date=2003-09-17&amp;rft.aulast=McMillan&amp;rft.aufirst=Robert&amp;rft_id=https%3A%2F%2Fwww.infoworld.com%2Farticle%2F2676169%2Ffall-idf--intel-readies-8-core--16-core-itanium-2.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland" class="citation web cs1">Shankland, Stephen. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/tanglewood-to-top-intel-chip-show/">"<span class="cs1-kern-left"></span>'Tanglewood' to top Intel chip show"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">31 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=%27Tanglewood%27+to+top+Intel+chip+show&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Ftanglewood-to-top-intel-chip-show%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcMillan" class="citation web cs1">McMillan, Robert. <a rel="nofollow" class="external text" href="https://www.computerweekly.com/news/2240053525/Itanium-2-Montecito-to-be-multithreaded">"Itanium 2 Montecito to be multithreaded"</a>. <i><a href="/wiki/Computer_Weekly" title="Computer Weekly">Computer Weekly</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">31 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+Weekly&amp;rft.atitle=Itanium+2+Montecito+to+be+multithreaded&amp;rft.aulast=McMillan&amp;rft.aufirst=Robert&amp;rft_id=https%3A%2F%2Fwww.computerweekly.com%2Fnews%2F2240053525%2FItanium-2-Montecito-to-be-multithreaded&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-108"><span class="mw-cite-backlink"><b><a href="#cite_ref-108">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm">"Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing"</a>. Intel.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Outlines+Platform+Innovations+For+More+Manageable%2C+Balanced+And+Secure+Enterprise+Computing&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F2004%2F20040218corp.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-109">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland" class="citation web cs1">Shankland, Stephen. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/intel-to-spotlight-new-itanium-poulson/">"Intel to spotlight new Itanium: 'Poulson'<span class="cs1-kern-right"></span>"</a>. <i><a href="/wiki/CNET" title="CNET">CNET</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">31 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Intel+to+spotlight+new+Itanium%3A+%27Poulson%27&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fintel-to-spotlight-new-itanium-poulson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-CSI-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-CSI_110-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMerritt2005" class="citation magazine cs1">Merritt, Rick (March 2, 2005). <a rel="nofollow" class="external text" href="https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/">"Intel preps HyperTransport competitor for Xeon, Itanium CPUs"</a>. <i>EE Times</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191217201715/https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/">Archived</a> from the original on December 17, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">December 17,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=Intel+preps+HyperTransport+competitor+for+Xeon%2C+Itanium+CPUs&amp;rft.date=2005-03-02&amp;rft.aulast=Merritt&amp;rft.aufirst=Rick&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fintel-preps-hypertransport-competitor-for-xeon-itanium-cpus%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVance" class="citation news cs1"><a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Vance, Ashlee</a>. <a rel="nofollow" class="external text" href="https://www.theregister.com/2005/10/28/intel_whitefield_india/">"Intel's Xeon chip kill is result of chaos in India"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">28 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Intel%27s+Xeon+chip+kill+is+result+of+chaos+in+India&amp;rft.aulast=Vance&amp;rft.aufirst=Ashlee&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2005%2F10%2F28%2Fintel_whitefield_india%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-zdnet_2005_slip-112"><span class="mw-cite-backlink">^ <a href="#cite_ref-zdnet_2005_slip_112-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-zdnet_2005_slip_112-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2005" class="citation web cs1">Shankland, Stephen (October 24, 2005). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/">"Intel pushes back Itanium chips, revamps Xeon"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a> News</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200802000438/https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/">Archived</a> from the original on August 2, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">January 1,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet+News&amp;rft.atitle=Intel+pushes+back+Itanium+chips%2C+revamps+Xeon&amp;rft.date=2005-10-24&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fintel-pushes-back-itanium-chips-revamps-xeon%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-INQ09-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-INQ09_113-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDemerjian2009" class="citation web cs1">Demerjian, Charlie (May 21, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090523101543/http://www.theinquirer.net/inquirer/news/1137434/tukwila-delayed-2010">"Tukwila delayed until 2010"</a>. <i><a href="/wiki/The_Inquirer" title="The Inquirer">The Inquirer</a></i>. Archived from the original on May 23, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">May 21,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Inquirer&amp;rft.atitle=Tukwila+delayed+until+2010&amp;rft.date=2009-05-21&amp;rft.aulast=Demerjian&amp;rft.aufirst=Charlie&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1137434%2Ftukwila-delayed-2010&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: unfit URL (<a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">link</a>)</span></span>
</li>
<li id="cite_note-eweek-tukwila-114"><span class="mw-cite-backlink">^ <a href="#cite_ref-eweek-tukwila_114-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eweek-tukwila_114-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBurt2010" class="citation web cs1">Burt, Jeff (February 8, 2010). <a rel="nofollow" class="external text" href="https://www.eweek.com/networking/new-intel-itanium-offers-greater-performance-memory-capacity/">"New Intel Itanium Offers Greater Performance, Memory Capacity"</a>. <i><a href="/wiki/EWeek" title="EWeek">eWeek</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eWeek&amp;rft.atitle=New+Intel+Itanium+Offers+Greater+Performance%2C+Memory+Capacity&amp;rft.date=2010-02-08&amp;rft.aulast=Burt&amp;rft.aufirst=Jeff&amp;rft_id=https%3A%2F%2Fwww.eweek.com%2Fnetworking%2Fnew-intel-itanium-offers-greater-performance-memory-capacity%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Kittson-115"><span class="mw-cite-backlink">^ <a href="#cite_ref-Kittson_115-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Kittson_115-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTan2007" class="citation web cs1">Tan, Aaron (June 15, 2007). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/intel-updates-itanium-line-with-kittson/">"Intel updates Itanium line with 'Kittson'<span class="cs1-kern-right"></span>"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 15,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Intel+updates+Itanium+line+with+%27Kittson%27&amp;rft.date=2007-06-15&amp;rft.aulast=Tan&amp;rft.aufirst=Aaron&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fintel-updates-itanium-line-with-kittson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-TukwilaDelay-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-TukwilaDelay_116-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFStokes2009" class="citation web cs1">Stokes, Jon (February 5, 2009). <a rel="nofollow" class="external text" href="https://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars">"Intel delays quad Itanium to boost platform memory capacity"</a>. <i>ars technica</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120122093011/http://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars">Archived</a> from the original on January 22, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ars+technica&amp;rft.atitle=Intel+delays+quad+Itanium+to+boost+platform+memory+capacity&amp;rft.date=2009-02-05&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fbusiness%2Fnews%2F2009%2F02%2Fintel-delays-quad-itanium-to-boost-platform-memory-capacity.ars&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-DailyTech_Server-117"><span class="mw-cite-backlink"><b><a href="#cite_ref-DailyTech_Server_117-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNg2009" class="citation news cs1">Ng, Jansen (February 10, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090213150005/http://www.dailytech.com/intel+aims+for+efficiency+with+new+server+roadmap/article14224.htm">"Intel Aims for Efficiency With New Server Roadmap"</a>. <i><a href="/wiki/DailyTech" title="DailyTech">DailyTech</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.dailytech.com/Intel+Aims+for+Efficiency+With+New+Server+Roadmap/article14224.htm">the original</a> on February 13, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">February 10,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=DailyTech&amp;rft.atitle=Intel+Aims+for+Efficiency+With+New+Server+Roadmap&amp;rft.date=2009-02-10&amp;rft.aulast=Ng&amp;rft.aufirst=Jansen&amp;rft_id=http%3A%2F%2Fwww.dailytech.com%2FIntel%2BAims%2Bfor%2BEfficiency%2BWith%2BNew%2BServer%2BRoadmap%2Farticle14224.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160304054256/http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html">"HP Paid Intel $690 Million to Keep Itanium Alive - Court Findings"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html">the original</a> on March 4, 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+Paid+Intel+%24690+Million+to+Keep+Itanium+Alive+-+Court+Findings.&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRobert_McMillan2012" class="citation magazine cs1">Robert McMillan (February 1, 2012). <a rel="nofollow" class="external text" href="https://www.wired.com/wiredenterprise/2012/02/hp-itanium/">"HP Paid Intel $690 Million To Keep Itanium On Life Support"</a>. <i><a href="/wiki/Wired_(magazine)" title="Wired (magazine)">Wired</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140306014953/http://www.wired.com/wiredenterprise/2012/02/hp-itanium/">Archived</a> from the original on March 6, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">March 7,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Wired&amp;rft.atitle=HP+Paid+Intel+%24690+Million+To+Keep+Itanium+On+Life+Support&amp;rft.date=2012-02-01&amp;rft.au=Robert+McMillan&amp;rft_id=https%3A%2F%2Fwww.wired.com%2Fwiredenterprise%2F2012%2F02%2Fhp-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/archive/releases/2005/20050301corp_a.htm">"Intel Platforms, Technologies To Drive Enterprise Advances"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">31 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Platforms%2C+Technologies+To+Drive+Enterprise+Advances&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F2005%2F20050301corp_a.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-mercury-121"><span class="mw-cite-backlink">^ <a href="#cite_ref-mercury_121-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-mercury_121-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBoslet2007" class="citation web cs1">Boslet, Mark (15 June 2007). <a rel="nofollow" class="external text" href="https://www.mercurynews.com/2007/06/14/intel-to-employ-advanced-technology-on-server-chips/">"Intel to employ advanced technology on server chips"</a>. <i><a href="/wiki/The_Mercury_News" title="The Mercury News">The Mercury News</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 February</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Mercury+News&amp;rft.atitle=Intel+to+employ+advanced+technology+on+server+chips&amp;rft.date=2007-06-15&amp;rft.aulast=Boslet&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fwww.mercurynews.com%2F2007%2F06%2F14%2Fintel-to-employ-advanced-technology-on-server-chips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-dx.doi.org-122"><span class="mw-cite-backlink">^ <a href="#cite_ref-dx.doi.org_122-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-dx.doi.org_122-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRiedlingerBhatiaBiroBowhill2011" class="citation conference cs1">Riedlinger, Reid J.; Bhatia, Rohit; Biro, Larry; Bowhill, Bill; Fetzer, Eric; Gronowski, Paul; Grutkowski, Tom (February 24, 2011). "A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers". <i>2011 IEEE International Solid-State Circuits Conference</i>. 2011 IEEE International Solid-State Circuits Conference. pp.&#160;84–86. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FISSCC.2011.5746230">10.1109/ISSCC.2011.5746230</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-61284-303-2" title="Special:BookSources/978-1-61284-303-2"><bdi>978-1-61284-303-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=A+32nm+3.1+billion+transistor+12-wide-issue+Itanium%C2%AE+processor+for+mission-critical+servers&amp;rft.btitle=2011+IEEE+International+Solid-State+Circuits+Conference&amp;rft.pages=84-86&amp;rft.date=2011-02-24&amp;rft_id=info%3Adoi%2F10.1109%2FISSCC.2011.5746230&amp;rft.isbn=978-1-61284-303-2&amp;rft.aulast=Riedlinger&amp;rft.aufirst=Reid+J.&amp;rft.au=Bhatia%2C+Rohit&amp;rft.au=Biro%2C+Larry&amp;rft.au=Bowhill%2C+Bill&amp;rft.au=Fetzer%2C+Eric&amp;rft.au=Gronowski%2C+Paul&amp;rft.au=Grutkowski%2C+Tom&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-123"><span class="mw-cite-backlink"><b><a href="#cite_ref-123">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20171201034615/http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf">"ISSCC 2011"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf">the original</a> <span class="cs1-format">(PDF)</span> on December 1, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ISSCC+2011&amp;rft_id=http%3A%2F%2Fisscc.org%2Fwp-content%2Fuploads%2Fsites%2F10%2F2017%2F05%2FISSCC2011_AdvanceProgram.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanter2010" class="citation web cs1">Kanter, David (November 17, 2010). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/poulson-preview/">"New Itanium Microarchitecture at ISSCC 2011"</a>. <i>Real World Tech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 4,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Real+World+Tech&amp;rft.atitle=New+Itanium+Microarchitecture+at+ISSCC+2011&amp;rft.date=2010-11-17&amp;rft.aulast=Kanter&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fpoulson-preview%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-125"><span class="mw-cite-backlink"><b><a href="#cite_ref-125">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/">"Itanium Poulson Update&#160;— Greater Parallelism, New Instruction Replay &amp; More: Catch the details from Hotchips!"</a>. August 19, 2011. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180627144340/https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/">Archived</a> from the original on June 27, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">November 17,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Itanium+Poulson+Update+%E2%80%94+Greater+Parallelism%2C+New+Instruction+Replay+%26+More%3A+Catch+the+details+from+Hotchips%21&amp;rft.date=2011-08-19&amp;rft_id=https%3A%2F%2Fitpeernetwork.intel.com%2Fitanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-126">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips">"Intel Itanium Hotchips 2011 Overview"</a>. 18 August 2011. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120214131459/http://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips">Archived</a> from the original on 14 February 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">January 23,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Itanium+Hotchips+2011+Overview&amp;rft.date=2011-08-18&amp;rft_id=http%3A%2F%2Fwww.slideshare.net%2FPaulineNist%2Fintel-itanium-poulson-update-at-hotchips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-poulson-the-future-of-itanium-servers-127"><span class="mw-cite-backlink">^ <a href="#cite_ref-poulson-the-future-of-itanium-servers_127-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-poulson-the-future-of-itanium-servers_127-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanter2011" class="citation web cs1">Kanter, David (May 18, 2011). <a rel="nofollow" class="external text" href="https://www.realworldtech.com/poulson/">"Poulson: The Future of Itanium Servers"</a>. Real World Tech. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121102093620/http://www.realworldtech.com/poulson/">Archived</a> from the original on November 2, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Poulson%3A+The+Future+of+Itanium+Servers&amp;rft.pub=Real+World+Tech&amp;rft.date=2011-05-18&amp;rft.aulast=Kanter&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.realworldtech.com%2Fpoulson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-HotChip-Poulson-128"><span class="mw-cite-backlink"><b><a href="#cite_ref-HotChip-Poulson_128-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120324101540/http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf">"Hot Chips Poulson Disclosure Factsheet"</a> <span class="cs1-format">(PDF)</span>. <i>Intel press release</i>. August 19, 2011. Archived from <a rel="nofollow" class="external text" href="http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf">the original</a> <span class="cs1-format">(PDF)</span> on March 24, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">August 19,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+press+release&amp;rft.atitle=Hot+Chips+Poulson+Disclosure+Factsheet&amp;rft.date=2011-08-19&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fservlet%2FJiveServlet%2Fdownload%2F38-5835%2FHot%2520Chips%2520%2520Poulson%2520disclosure%2520Factsheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-129"><span class="mw-cite-backlink"><b><a href="#cite_ref-129">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMerrit2010" class="citation magazine cs1">Merrit, Rick (November 23, 2010). <a rel="nofollow" class="external text" href="https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/">"Researchers carve CPU into plastic foil"</a>. <i>EE Times</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20191217201623/https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/">Archived</a> from the original on December 17, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">December 17,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=Researchers+carve+CPU+into+plastic+foil&amp;rft.date=2010-11-23&amp;rft.aulast=Merrit&amp;rft.aufirst=Rick&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fresearchers-carve-cpu-into-plastic-foil%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-130"><span class="mw-cite-backlink"><b><a href="#cite_ref-130">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFO&#39;Brien2011" class="citation web cs1">O'Brien, Terrence (August 22, 2011). <a rel="nofollow" class="external text" href="https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/">"Intel talks up next-gen Itanium: 32nm, 8-core Poulson"</a>. <a href="/wiki/Engadget" title="Engadget">Engadget</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180421163456/https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/">Archived</a> from the original on April 21, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">April 30,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+talks+up+next-gen+Itanium%3A+32nm%2C+8-core+Poulson&amp;rft.pub=Engadget&amp;rft.date=2011-08-22&amp;rft.aulast=O%27Brien&amp;rft.aufirst=Terrence&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2011%2F08%2F22%2Fintel-talks-up-next-gen-itanium-32nm-8-core-poulson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-cpu-world.com-131"><span class="mw-cite-backlink">^ <a href="#cite_ref-cpu-world.com_131-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-cpu-world.com_131-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html">"Unreleased Intel Itanium 9500-series CPUs spotted"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171122032035/http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html">Archived</a> from the original on 2017-11-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Unreleased+Intel+Itanium+9500-series+CPUs+spotted&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2012%2F2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-132"><span class="mw-cite-backlink"><b><a href="#cite_ref-132">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html">"Spotted 9500-series CPUs confirmed to be "Poulson" Itaniums"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171006152039/http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html">Archived</a> from the original on 2017-10-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Spotted+9500-series+CPUs+confirmed+to+be+%22Poulson%22+Itaniums&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2012%2F2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-133"><span class="mw-cite-backlink"><b><a href="#cite_ref-133">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html">"Intel publishes Itanium 9500 reference manual"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171008075849/http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html">Archived</a> from the original on 2017-10-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+publishes+Itanium+9500+reference+manual&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2Fnews_2012%2F2012071101_Intel_publishes_Itanium_9500_reference_manual.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-134">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://ark.intel.com/products/codename/26643/Poulson">"Products formerly Poulson"</a>. <i>Intel® ARK (Product Specs)</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170518065154/http://ark.intel.com/products/codename/26643/Poulson">Archived</a> from the original on May 18, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel%C2%AE+ARK+%28Product+Specs%29&amp;rft.atitle=Products+formerly+Poulson&amp;rft_id=http%3A%2F%2Fark.intel.com%2Fproducts%2Fcodename%2F26643%2FPoulson&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-135"><span class="mw-cite-backlink"><b><a href="#cite_ref-135">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWheeler" class="citation web cs1">Wheeler, Bob. <a rel="nofollow" class="external text" href="https://www.linleygroup.com/newsletters/newsletter_detail.php?num=4912">"Tocking Itanium"</a>. <a href="/wiki/Microprocessor_Report" title="Microprocessor Report">The Linley Group</a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 February</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Tocking+Itanium&amp;rft.pub=The+Linley+Group&amp;rft.aulast=Wheeler&amp;rft.aufirst=Bob&amp;rft_id=https%3A%2F%2Fwww.linleygroup.com%2Fnewsletters%2Fnewsletter_detail.php%3Fnum%3D4912&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-136"><span class="mw-cite-backlink"><b><a href="#cite_ref-136">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSkaugen" class="citation web cs1">Skaugen, Kirk. <a rel="nofollow" class="external text" href="https://download.intel.com/newsroom/kits/idf/2011_fall/pdfs/Kirk_Skaugen_DCSG_MegaBriefing.pdf">"IDF2011 Intel Developer Forum"</a> <span class="cs1-format">(PDF)</span>. slide 21. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">26 February</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IDF2011+Intel+Developer+Forum&amp;rft.pub=slide+21.+Intel&amp;rft.aulast=Skaugen&amp;rft.aufirst=Kirk&amp;rft_id=https%3A%2F%2Fdownload.intel.com%2Fnewsroom%2Fkits%2Fidf%2F2011_fall%2Fpdfs%2FKirk_Skaugen_DCSG_MegaBriefing.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-137"><span class="mw-cite-backlink"><b><a href="#cite_ref-137">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNist" class="citation web cs1">Nist, Pauline. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200808053527/https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd">"More than just another Itanium chip"</a>. Intel. Archived from <a rel="nofollow" class="external text" href="https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd">the original</a> on 8 August 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">26 February</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=More+than+just+another+Itanium+chip&amp;rft.pub=Intel&amp;rft.aulast=Nist&amp;rft.aufirst=Pauline&amp;rft_id=https%3A%2F%2Fitpeernetwork.intel.com%2Fmore-than-just-another-itanium-chip%2F%23gs.r3sxvd&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-138"><span class="mw-cite-backlink"><b><a href="#cite_ref-138">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20161109135111/http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html">"Intel® Itanium® Processors Update"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html">the original</a> on 9 November 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Itanium%C2%AE+Processors+Update&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fitanium%2Fitanium-kittson-update.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-kitguru-139"><span class="mw-cite-backlink">^ <a href="#cite_ref-kitguru_139-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-kitguru_139-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov2015" class="citation web cs1">Shilov, Anton (April 17, 2015). <a rel="nofollow" class="external text" href="https://www.kitguru.net/components/cpu/anton-shilov/intel-still-committed-to-make-new-itanium-processors/">"Intel still committed to make new Itanium processors"</a>. <i>kitguru.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 4,</span> 2023</span>. <q>KitGuru Says: Even though it is highly likely that "Kittson" chips will be released, it does not seem that Intel and HP actually want to invest R&amp;D money in boosting performance of IA-64 chips. As a result, it looks like the best thing "Kittson" will offer will be a 20 per cent performance improvement over current gen offerings.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=kitguru.net&amp;rft.atitle=Intel+still+committed+to+make+new+Itanium+processors&amp;rft.date=2015-04-17&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.kitguru.net%2Fcomponents%2Fcpu%2Fanton-shilov%2Fintel-still-committed-to-make-new-itanium-processors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-140"><span class="mw-cite-backlink"><b><a href="#cite_ref-140">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShah2014" class="citation web cs1">Shah, Agam (February 19, 2014). <a rel="nofollow" class="external text" href="http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html">"Intel's new Xeon server chip pushes Itanium closer to death's door"</a>. <i>pcworld.com</i>. PC World. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160126165249/http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html">Archived</a> from the original on January 26, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">January 13,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=pcworld.com&amp;rft.atitle=Intel%27s+new+Xeon+server+chip+pushes+Itanium+closer+to+death%27s+door&amp;rft.date=2014-02-19&amp;rft.aulast=Shah&amp;rft.aufirst=Agam&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F2099260%2Fintels-new-xeon-server-chip-pushes-itanium-closer-to-end.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-141">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov" class="citation web cs1">Shilov, Anton. <a rel="nofollow" class="external text" href="https://www.kitguru.net/professional/server/anton-shilov/hp-mission-critical-servers-business-improves-as-itanium-fades-away/">"HP: mission-critical servers business improves as Itanium fades away"</a>. <i>Kitguru</i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Kitguru&amp;rft.atitle=HP%3A+mission-critical+servers+business+improves+as+Itanium+fades+away&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.kitguru.net%2Fprofessional%2Fserver%2Fanton-shilov%2Fhp-mission-critical-servers-business-improves-as-itanium-fades-away%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-142">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShah2014" class="citation web cs1">Shah, Agam (2 December 2014). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2853998/hp-sees-hp-ux-sticking-around-for-10-years.html">"HP sees HP-UX sticking around for 10 years"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 March</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=HP+sees+HP-UX+sticking+around+for+10+years&amp;rft.date=2014-12-02&amp;rft.aulast=Shah&amp;rft.aufirst=Agam&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2853998%2Fhp-sees-hp-ux-sticking-around-for-10-years.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-143"><span class="mw-cite-backlink"><b><a href="#cite_ref-143">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www-ssl.intel.com/content/www/us/en/products/processors/itanium.html">"Intel® Itanium® Processor"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 15,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel%C2%AE+Itanium%C2%AE+Processor&amp;rft_id=https%3A%2F%2Fwww-ssl.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fproducts%2Fprocessors%2Fitanium.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf">"Intel® Itanium® Processor 9300, 9500 and 9700 Series Specification Update"</a> <span class="cs1-format">(PDF)</span>. Intel. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201111234308/https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 11 November 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Itanium%C2%AE+Processor+9300%2C+9500+and+9700+Series+Specification+Update&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fspecification-updates%2F9300-9500-9700-series-spec-update.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-145"><span class="mw-cite-backlink"><b><a href="#cite_ref-145">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCutress2017" class="citation news cs1">Cutress, Ian (May 11, 2017). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released">"Intel's Itanium Takes One Last Breath: Itanium 9700 Series CPUs Released"</a>. Anandtech. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170511152533/http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released">Archived</a> from the original on May 11, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">May 11,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel%27s+Itanium+Takes+One+Last+Breath%3A+Itanium+9700+Series+CPUs+Released&amp;rft.date=2017-05-11&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F11372%2Fintels-itanium-takes-one-last-breath-9700-series-released&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-146"><span class="mw-cite-backlink"><b><a href="#cite_ref-146">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html">"Products formerly Kittson"</a>. <i>Intel® ARK (Product Specs)</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190804134312/https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html">Archived</a> from the original on August 4, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">May 15,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel%C2%AE+ARK+%28Product+Specs%29&amp;rft.atitle=Products+formerly+Kittson&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2Fcodename%2F32203%2Fkittson.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-147"><span class="mw-cite-backlink"><b><a href="#cite_ref-147">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPatrizio2007" class="citation web cs1">Patrizio, Andy (October 12, 2007). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180422062117/http://www.internetnews.com/ent-news/article.php/3705016">"Intel Plows Forward With Itanium"</a>. <i>InternetNews.com</i>. Archived from <a rel="nofollow" class="external text" href="http://www.internetnews.com/ent-news/article.php/3705016">the original</a> on April 22, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">October 18,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=InternetNews.com&amp;rft.atitle=Intel+Plows+Forward+With+Itanium&amp;rft.date=2007-10-12&amp;rft.aulast=Patrizio&amp;rft.aufirst=Andy&amp;rft_id=http%3A%2F%2Fwww.internetnews.com%2Fent-news%2Farticle.php%2F3705016&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-148"><span class="mw-cite-backlink"><b><a href="#cite_ref-148">^</a></b></span> <span class="reference-text"><a href="/wiki/International_Data_Corporation" class="mw-redirect" title="International Data Corporation">IDC</a> World Wide Server Tracker, Q2'08</span>
</li>
<li id="cite_note-vance_late-149"><span class="mw-cite-backlink">^ <a href="#cite_ref-vance_late_149-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vance_late_149-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-vance_late_149-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-vance_late_149-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVance2009" class="citation news cs1"><a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Vance, Ashlee</a> (February 9, 2009). <a rel="nofollow" class="external text" href="http://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/">"Ten Years After First Delay, Intel's Itanium Is Still Late"</a>. <i><a href="/wiki/The_New_York_Times" title="The New York Times">The New York Times</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110710101259/http://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/">Archived</a> from the original on July 10, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">April 1,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+New+York+Times&amp;rft.atitle=Ten+Years+After+First+Delay%2C+Intel%27s+Itanium+Is+Still+Late&amp;rft.date=2009-02-09&amp;rft.aulast=Vance&amp;rft.aufirst=Ashlee&amp;rft_id=http%3A%2F%2Fbits.blogs.nytimes.com%2F2009%2F02%2F09%2Ften-years-after-first-delay-intels-itanium-is-still-late%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-150"><span class="mw-cite-backlink"><b><a href="#cite_ref-150">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html">"Intel shifts gears on Itanium, raising questions about the server chip's future"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130615180648/http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html">Archived</a> from the original on 2013-06-15<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-08-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+shifts+gears+on+Itanium%2C+raising+questions+about+the+server+chip%27s+future&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F2028587%2Fintel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-151">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVance2006" class="citation web cs1"><a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Vance, Ashlee</a> (June 1, 2006). <a rel="nofollow" class="external text" href="https://www.theregister.com/2006/06/01/itanic_q1_gartner/">"HP grabs 90% of 'industry standard' Itanic market"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=HP+grabs+90%25+of+%27industry+standard%27+Itanic+market&amp;rft.date=2006-06-01&amp;rft.aulast=Vance&amp;rft.aufirst=Ashlee&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2006%2F06%2F01%2Fitanic_q1_gartner%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-152"><span class="mw-cite-backlink"><b><a href="#cite_ref-152">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm">"Intel Server System SR9000MK4U Technical Product Specification"</a>. <i><a href="/wiki/Intel" title="Intel">Intel</a> web site</i>. January 2007. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090208174924/http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm">Archived</a> from the original on February 8, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">April 14,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+web+site&amp;rft.atitle=Intel+Server+System+SR9000MK4U+Technical+Product+Specification&amp;rft.date=2007-01&amp;rft_id=http%3A%2F%2Fsupport.intel.com%2Fsupport%2Fmotherboards%2Fserver%2FSR9000MK4U%2Fsb%2FCS-023638.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-153"><span class="mw-cite-backlink"><b><a href="#cite_ref-153">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAleksandar2021" class="citation web cs1">Aleksandar, Kostovic (2021-07-31). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/last-itanium-shipment">"Itanium Waves Goodbye As Intel Delivers Last Shipments of Now Forgotten Processor Family"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2022-11-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Itanium+Waves+Goodbye+As+Intel+Delivers+Last+Shipments+of+Now+Forgotten+Processor+Family&amp;rft.date=2021-07-31&amp;rft.aulast=Aleksandar&amp;rft.aufirst=Kostovic&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Flast-itanium-shipment&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-154"><span class="mw-cite-backlink"><b><a href="#cite_ref-154">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/">"Not Vulnerable - Intel Itanium/Secure64 SourceT - Secure 64"</a>. <i>Secure 64</i>. January 9, 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181004103818/https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/">Archived</a> from the original on October 4, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">October 4,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Secure+64&amp;rft.atitle=Not+Vulnerable+-+Intel+Itanium%2FSecure64+SourceT+-+Secure+64&amp;rft.date=2018-01-09&amp;rft_id=https%3A%2F%2Fsecure64.com%2Fnot-vulnerable-intel-itanium-secure64-sourcet%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-155"><span class="mw-cite-backlink"><b><a href="#cite_ref-155">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060621013059/http://download.intel.com/design/Itanium2/datashts/25094505.pdf">"Intel® Itanium® 2 Processor Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel. p.&#160;9. Archived from <a rel="nofollow" class="external text" href="http://download.intel.com/design/Itanium2/datashts/25094505.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 21 June 2006.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Itanium%C2%AE+2+Processor+Datasheet&amp;rft.pages=9&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fdesign%2FItanium2%2Fdatashts%2F25094505.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-156"><span class="mw-cite-backlink"><b><a href="#cite_ref-156">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110607124058/http://download.intel.com/design/Itanium2/datashts/31405401.pdf">"Dual-Core Intel® Itanium® 2 Processor 9000 Series Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel. p.&#160;9. Archived from <a rel="nofollow" class="external text" href="http://download.intel.com/design/Itanium2/datashts/31405401.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 7 June 2011.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Dual-Core+Intel%C2%AE+Itanium%C2%AE+2+Processor+9000+Series+Datasheet&amp;rft.pages=9&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fdesign%2FItanium2%2Fdatashts%2F31405401.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-157"><span class="mw-cite-backlink"><b><a href="#cite_ref-157">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgan" class="citation news cs1">Morgan, Timothy Prickett. <a rel="nofollow" class="external text" href="https://www.theregister.com/2013/02/08/intel_kills_itanium_xeon_convergence_and_kittson/">"Remember that Xeon E7-Itanium convergence? FUHGEDDABOUDIT"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Remember+that+Xeon+E7-Itanium+convergence%3F+FUHGEDDABOUDIT&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Prickett&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2013%2F02%2F08%2Fintel_kills_itanium_xeon_convergence_and_kittson%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-ibm_ditching_itanium-158"><span class="mw-cite-backlink">^ <a href="#cite_ref-ibm_ditching_itanium_158-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ibm_ditching_itanium_158-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-ibm_ditching_itanium_158-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2005" class="citation news cs1">Shankland, Stephen (February 25, 2005). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/sources-ibm-ditching-itanium-altogether/">"Sources: IBM ditching Itanium altogether"</a>. <a href="/wiki/CNET" title="CNET">CNET News</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 4,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Sources%3A+IBM+ditching+Itanium+altogether&amp;rft.date=2005-02-25&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fsources-ibm-ditching-itanium-altogether%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-159">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040723073549/http://developer.intel.com/design/itanium/downloads/24870301.pdf">"Intel 460GX Chipset Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://developer.intel.com/design/itanium/downloads/24870301.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 23 July 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+460GX+Chipset+Datasheet&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fdeveloper.intel.com%2Fdesign%2Fitanium%2Fdownloads%2F24870301.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-160">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMuellerSoperSosinsky2006" class="citation book cs1">Mueller, Scott; Soper, Mark Edward; Sosinsky, Barrie (2006). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=9cLFf_1PBnkC&amp;pg=PT301"><i>Upgrading and Repairing Servers</i></a>. Pearson Education. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-13-279698-8" title="Special:BookSources/0-13-279698-8"><bdi>0-13-279698-8</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">6 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Upgrading+and+Repairing+Servers&amp;rft.pub=Pearson+Education&amp;rft.date=2006&amp;rft.isbn=0-13-279698-8&amp;rft.aulast=Mueller&amp;rft.aufirst=Scott&amp;rft.au=Soper%2C+Mark+Edward&amp;rft.au=Sosinsky%2C+Barrie&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D9cLFf_1PBnkC%26pg%3DPT301&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-161"><span class="mw-cite-backlink"><b><a href="#cite_ref-161">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShimpi" class="citation web cs1">Shimpi, Anand Lal. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/465">"Intel's 820 Chipset - Performance using SDRAM"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%27s+820+Chipset+-+Performance+using+SDRAM&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F465&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-162"><span class="mw-cite-backlink"><b><a href="#cite_ref-162">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShimpi" class="citation web cs1">Shimpi, Anand Lal. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/551">"Rambus DRAM Part 2: Performance"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Rambus+DRAM+Part+2%3A+Performance&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F551&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-163"><span class="mw-cite-backlink"><b><a href="#cite_ref-163">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBriggs2002" class="citation journal cs1">Briggs, Fayé; et&#160;al. (7 August 2002). "Intel 870: a building block for cost-effective, scalable servers". <i><a href="/wiki/IEEE_Micro" title="IEEE Micro">IEEE Micro</a></i>. <b>22</b> (2 (March–April)): 36–47. <a href="/wiki/CiteSeerX_(identifier)" class="mw-redirect" title="CiteSeerX (identifier)">CiteSeerX</a>&#160;<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.2915">10.1.1.140.2915</a></span>. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMM.2002.997878">10.1109/MM.2002.997878</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:3201355">3201355</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Micro&amp;rft.atitle=Intel+870%3A+a+building+block+for+cost-effective%2C+scalable+servers&amp;rft.volume=22&amp;rft.issue=2+%28March%E2%80%93April%29&amp;rft.pages=36-47&amp;rft.date=2002-08-07&amp;rft_id=https%3A%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.140.2915%23id-name%3DCiteSeerX&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A3201355%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FMM.2002.997878&amp;rft.aulast=Briggs&amp;rft.aufirst=Fay%C3%A9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-164"><span class="mw-cite-backlink"><b><a href="#cite_ref-164">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040701014149/http://www.intel.com/design/chipsets/datashts/25111203.pdf">"Intel® E8870 Scalable Node Controller (SNC) Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/design/chipsets/datashts/25111203.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 1 July 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+E8870+Scalable+Node+Controller+%28SNC%29+Datasheet&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fdesign%2Fchipsets%2Fdatashts%2F25111203.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-165"><span class="mw-cite-backlink"><b><a href="#cite_ref-165">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20030706004227/http://intel.com/design/chipsets/datashts/25111103.pdf">"Intel® E8870IO Server I/O Hub (SIOH) Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://intel.com/design/chipsets/datashts/25111103.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 6 July 2003.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+E8870IO+Server+I%2FO+Hub+%28SIOH%29+Datasheet&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fintel.com%2Fdesign%2Fchipsets%2Fdatashts%2F25111103.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-166"><span class="mw-cite-backlink"><b><a href="#cite_ref-166">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm">"Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">7 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Outlines+Platform+Innovations+For+More+Manageable%2C+Balanced+And+Secure+Enterprise+Computing&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fpressroom%2Farchive%2Freleases%2F2004%2F20040218corp.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-167"><span class="mw-cite-backlink"><b><a href="#cite_ref-167">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20030319214329/http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf">"Overview of the new Itanium® 2-based HP servers rx2600 and rx5670: how HP is putting Intel® Itanium 2 processors to work"</a> <span class="cs1-format">(PDF)</span>. Hewlett-Packard. p.&#160;17. Archived from <a rel="nofollow" class="external text" href="http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 19 March 2003.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Overview+of+the+new+Itanium%C2%AE+2-based+HP+servers+rx2600+and+rx5670%3A+how+HP+is+putting+Intel%C2%AE+Itanium+2+processors+to+work&amp;rft.pages=17&amp;rft.pub=Hewlett-Packard&amp;rft_id=http%3A%2F%2Fwww.hp.com%2Fproducts1%2Fitanium%2Finfolibrary%2Fwhitepapers%2F5981_2240EN.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-168"><span class="mw-cite-backlink"><b><a href="#cite_ref-168">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20061029145359/http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF">"HP Integrity rx2620 Server"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF">the original</a> <span class="cs1-format">(PDF)</span> on 29 October 2006.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+Integrity+rx2620+Server&amp;rft_id=http%3A%2F%2Fh18000.www1.hp.com%2Fproducts%2Fquickspecs%2F12141_div%2F12141_div.PDF&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-169"><span class="mw-cite-backlink"><b><a href="#cite_ref-169">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060314004913/http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF">"HP Integrity rx4640-8 Server"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF">the original</a> <span class="cs1-format">(PDF)</span> on 14 March 2006.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+Integrity+rx4640-8+Server&amp;rft_id=http%3A%2F%2Fh18000.www1.hp.com%2Fproducts%2Fquickspecs%2F11847_div%2F11847_div.PDF&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-170"><span class="mw-cite-backlink"><b><a href="#cite_ref-170">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20041209002029/http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html">"HP Integrity rx5670 Server summary"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html">the original</a> on 9 December 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+Integrity+rx5670+Server+summary&amp;rft_id=http%3A%2F%2Fwww.hp.com%2Fproducts1%2Fservers%2Fintegrity%2Fentry_level%2Frx5670%2Findex.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-171"><span class="mw-cite-backlink"><b><a href="#cite_ref-171">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFTurnerRau" class="citation web cs1">Turner, Vernon; Rau, Shane. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20050601104604/http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf">"HP's sx1000 Chipset: Innovation Atop Standardization"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/International_Data_Group" title="International Data Group">IDC</a> (sponsored by HP). Archived from <a rel="nofollow" class="external text" href="http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 1 June 2005.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP%27s+sx1000+Chipset%3A+Innovation+Atop+Standardization&amp;rft.pub=IDC+%28sponsored+by+HP%29&amp;rft.aulast=Turner&amp;rft.aufirst=Vernon&amp;rft.au=Rau%2C+Shane&amp;rft_id=http%3A%2F%2Fh71028.www7.hp.com%2FERC%2Fdownloads%2Fsx1000_White_Paper_.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-172"><span class="mw-cite-backlink"><b><a href="#cite_ref-172">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20040731205815/http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf">"Meet the HP Integrity Superdome: A white paper from HP"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 31 July 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Meet+the+HP+Integrity+Superdome%3A+A+white+paper+from+HP&amp;rft_id=http%3A%2F%2Fwww.hp.com%2Fproducts1%2Fservers%2Fintegrity%2Fsuperdome_high_end%2Finfolibrary%2FSuperdome_wp.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-173"><span class="mw-cite-backlink"><b><a href="#cite_ref-173">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20050509234702/http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf">"Itanium®–based midrange servers from HP— the HP Integrity rx7620-16 and rx8620-32 Servers"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 9 May 2005.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Itanium%C2%AE%E2%80%93based+midrange+servers+from+HP%E2%80%94+the+HP+Integrity+rx7620-16+and+rx8620-32+Servers&amp;rft_id=http%3A%2F%2Fh21007.www2.hp.com%2Fdspp%2Ffiles%2Funprotected%2Fintegritymidrangejan05.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-174"><span class="mw-cite-backlink"><b><a href="#cite_ref-174">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://archive.org/details/manualzilla-id-7031299">"User Service Guide HP Integrity Superdome/sx2000 and HP 9000 Superdome/sx2000 Servers"</a>. <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a>. September 2009 &#8211; via Internet Archive.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=User+Service+Guide+HP+Integrity+Superdome%2Fsx2000+and+HP+9000+Superdome%2Fsx2000+Servers&amp;rft.pub=Hewlett-Packard&amp;rft.date=2009-09&amp;rft_id=http%3A%2F%2Farchive.org%2Fdetails%2Fmanualzilla-id-7031299&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-175"><span class="mw-cite-backlink"><b><a href="#cite_ref-175">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf">"Overview of the HP Integrity rx2660, rx3600, and rx6600 Servers"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170306041015/https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2017-03-06.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Overview+of+the+HP+Integrity+rx2660%2C+rx3600%2C+and+rx6600+Servers&amp;rft_id=https%3A%2F%2Fshoredata.us.com%2Fwp-content%2Fuploads%2F2016%2F03%2Frx6600.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-176"><span class="mw-cite-backlink"><b><a href="#cite_ref-176">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20220708214847/https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf">"HP Integrity systems Family guide"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 8 July 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">24 May</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+Integrity+systems+Family+guide&amp;rft_id=https%3A%2F%2Fwww.hp.com%2Fch-de%2Fpdf%2Fharness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-177"><span class="mw-cite-backlink"><b><a href="#cite_ref-177">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://lenovopress.com/sg247056.pdf">"IBM Eserver xSeries 455 Planning and Installation Guide"</a> <span class="cs1-format">(PDF)</span>. IBM/Lenovo<span class="reference-accessdate">. Retrieved <span class="nowrap">6 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+Eserver+xSeries+455+Planning+and+Installation+Guide&amp;rft.pub=IBM%2FLenovo&amp;rft_id=https%3A%2F%2Flenovopress.com%2Fsg247056.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-178"><span class="mw-cite-backlink"><b><a href="#cite_ref-178">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFWoodacreRobbRoeFeind" class="citation web cs1">Woodacre, Michael; Robb, Derek; Roe, Dean; Feind, Karl. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20060314142114/http://www.sgi.com/pdfs/3474.pdf">"The SGI® Altix 3000 Global Shared-Memory Architecture"</a> <span class="cs1-format">(PDF)</span>. <i>sgi.com</i>. Archived from <a rel="nofollow" class="external text" href="http://www.sgi.com/pdfs/3474.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2006-03-14.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=sgi.com&amp;rft.atitle=The+SGI%C2%AE+Altix+3000+Global+Shared-Memory+Architecture&amp;rft.aulast=Woodacre&amp;rft.aufirst=Michael&amp;rft.au=Robb%2C+Derek&amp;rft.au=Roe%2C+Dean&amp;rft.au=Feind%2C+Karl&amp;rft_id=http%3A%2F%2Fwww.sgi.com%2Fpdfs%2F3474.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-179"><span class="mw-cite-backlink"><b><a href="#cite_ref-179">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVogelsang" class="citation web cs1">Vogelsang, Reiner. <a rel="nofollow" class="external text" href="https://moodle.risc.jku.at/file.php/50/altix_hardware.pdf">"SGI® Altix™ Hardware Architecture"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">25 April</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SGI%C2%AE+Altix%E2%84%A2+Hardware+Architecture&amp;rft.aulast=Vogelsang&amp;rft.aufirst=Reiner&amp;rft_id=https%3A%2F%2Fmoodle.risc.jku.at%2Ffile.php%2F50%2Faltix_hardware.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-180"><span class="mw-cite-backlink"><b><a href="#cite_ref-180">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160121032040/http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf">"SGI® Altix™ 350 System User's Guide"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2016-01-21.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SGI%C2%AE+Altix%E2%84%A2+350+System+User%27s+Guide&amp;rft_id=http%3A%2F%2Ftechpubs.sgi.com%2Flibrary%2Fmanuals%2F4000%2F007-4660-002%2Fpdf%2F007-4660-002.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-181"><span class="mw-cite-backlink"><b><a href="#cite_ref-181">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060314165928/http://www.sgi.com/pdfs/3392.pdf">"SGI® Altix® 3000 Servers and Superclusters"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.sgi.com/pdfs/3392.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2006-03-14.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SGI%C2%AE+Altix%C2%AE+3000+Servers+and+Superclusters&amp;rft_id=http%3A%2F%2Fwww.sgi.com%2Fpdfs%2F3392.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-182"><span class="mw-cite-backlink"><b><a href="#cite_ref-182">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20051124042540/http://www.sgi.com/pdfs/3867.pdf">"SGI® Altix® 4700 Servers and Supercomputers"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.sgi.com/pdfs/3867.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2005-11-24.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SGI%C2%AE+Altix%C2%AE+4700+Servers+and+Supercomputers&amp;rft_id=http%3A%2F%2Fwww.sgi.com%2Fpdfs%2F3867.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-183"><span class="mw-cite-backlink"><b><a href="#cite_ref-183">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVogelsang" class="citation web cs1">Vogelsang, Reiner. <a rel="nofollow" class="external text" href="https://wwwuser.gwdg.de/~parallel/parallelrechner/altix_documentation/Altix_Hardware_revised_4.pdf">"SGI® Altix™ Hardware Architecture"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">4 July</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SGI%C2%AE+Altix%E2%84%A2+Hardware+Architecture&amp;rft.aulast=Vogelsang&amp;rft.aufirst=Reiner&amp;rft_id=https%3A%2F%2Fwwwuser.gwdg.de%2F~parallel%2Fparallelrechner%2Faltix_documentation%2FAltix_Hardware_revised_4.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-184"><span class="mw-cite-backlink"><b><a href="#cite_ref-184">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20151203105150/http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf">"SGI® L1 and L2 Controller Software User's Guide"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2015-12-03.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SGI%C2%AE+L1+and+L2+Controller+Software+User%27s+Guide&amp;rft_id=http%3A%2F%2Ftechpubs.sgi.com%2Flibrary%2Fmanuals%2F3000%2F007-3938-006%2Fpdf%2F007-3938-006.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-185"><span class="mw-cite-backlink"><b><a href="#cite_ref-185">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.netbsd.org/ports/">"Platforms Supported by NetBSD"</a>. <i>www.netbsd.org</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210227091416/http://www.netbsd.org/ports/">Archived</a> from the original on 2021-02-27<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-03-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.netbsd.org&amp;rft.atitle=Platforms+Supported+by+NetBSD&amp;rft_id=https%3A%2F%2Fwww.netbsd.org%2Fports%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-186"><span class="mw-cite-backlink"><b><a href="#cite_ref-186">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://wiki.netbsd.org/ports/ia64/">"NetBSD/ia64"</a>. <i>wiki.netbsd.org</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180427122809/http://wiki.netbsd.org/ports/ia64/">Archived</a> from the original on 2018-04-27<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-03-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=wiki.netbsd.org&amp;rft.atitle=NetBSD%2Fia64&amp;rft_id=http%3A%2F%2Fwiki.netbsd.org%2Fports%2Fia64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Sabbagh-187"><span class="mw-cite-backlink">^ <a href="#cite_ref-Sabbagh_187-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Sabbagh_187-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFSabbagh2000" class="citation web cs1">Sabbagh, Dan (3 Feb 2000). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070930200218/http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium">"Trillian releases Linux code for Itanium"</a>. <i>vnunet.com</i>. Archived from <a rel="nofollow" class="external text" href="http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium">the original</a> on 30 September 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-03-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=vnunet.com&amp;rft.atitle=Trillian+releases+Linux+code+for+Itanium&amp;rft.date=2000-02-03&amp;rft.aulast=Sabbagh&amp;rft.aufirst=Dan&amp;rft_id=http%3A%2F%2Fwww.vnunet.com%2Fvnunet%2Fnews%2F2111194%2Ftrillian-releases-linux-code-itanium&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-188"><span class="mw-cite-backlink"><b><a href="#cite_ref-188">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.redhat.com/en/about/press-releases/press-trillian">"Leading Linux Distributors Join the Trillian Project"</a>. <i>Red Hat</i> (Press release). December 20, 1999<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-03-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Leading+Linux+Distributors+Join+the+Trillian+Project&amp;rft.date=1999-12-20&amp;rft_id=https%3A%2F%2Fwww.redhat.com%2Fen%2Fabout%2Fpress-releases%2Fpress-trillian&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-189"><span class="mw-cite-backlink"><b><a href="#cite_ref-189">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.irisa.fr/caps/projects/ArchiCompil/iato/">"IATO simulation environment"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IATO+simulation+environment&amp;rft_id=http%3A%2F%2Fwww.irisa.fr%2Fcaps%2Fprojects%2FArchiCompil%2Fiato%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-190"><span class="mw-cite-backlink"><b><a href="#cite_ref-190">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2005" class="citation web cs1">Shankland, Stephen (22 March 2005). <a rel="nofollow" class="external text" href="https://www.cnet.com/culture/fedora-for-itanium-taking-baby-steps/">"Fedora for Itanium taking baby steps"</a>. <i>CNET</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-07-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Fedora+for+Itanium+taking+baby+steps&amp;rft.date=2005-03-22&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Fculture%2Ffedora-for-itanium-taking-baby-steps%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-191"><span class="mw-cite-backlink"><b><a href="#cite_ref-191">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFConnor2005" class="citation web cs1">Connor, Deni (2005-01-06). <a rel="nofollow" class="external text" href="https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html">"Novell releases SuSE Linux for HP Itanium servers"</a>. <i>Network World</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211029172431/https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html">Archived</a> from the original on 2021-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Network+World&amp;rft.atitle=Novell+releases+SuSE+Linux+for+HP+Itanium+servers&amp;rft.date=2005-01-06&amp;rft.aulast=Connor&amp;rft.aufirst=Deni&amp;rft_id=https%3A%2F%2Fwww.networkworld.com%2Farticle%2F2328219%2Fnovell-releases-suse-linux-for-hp-itanium-servers.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-192"><span class="mw-cite-backlink"><b><a href="#cite_ref-192">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.itpro.co.uk/110119/centos-5-linux-released">"CentOS 5 Linux released"</a>. <i>IT PRO</i>. 14 April 2007. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211029170900/https://www.itpro.co.uk/110119/centos-5-linux-released">Archived</a> from the original on 2021-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IT+PRO&amp;rft.atitle=CentOS+5+Linux+released&amp;rft.date=2007-04-14&amp;rft_id=https%3A%2F%2Fwww.itpro.co.uk%2F110119%2Fcentos-5-linux-released&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-193"><span class="mw-cite-backlink"><b><a href="#cite_ref-193">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wiki.gentoo.org/wiki/Project:IA-64">"Project:IA-64"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180916235508/https://wiki.gentoo.org/wiki/Project:IA-64">Archived</a> from the original on 2018-09-16<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-07-12</span></span>. <q>The Gentoo/IA-64 Project works to keep Gentoo the most up to date and fastest IA-64 distribution available.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Project%3AIA-64&amp;rft_id=https%3A%2F%2Fwiki.gentoo.org%2Fwiki%2FProject%3AIA-64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-194"><span class="mw-cite-backlink"><b><a href="#cite_ref-194">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.ports.debian.org">"Debian Ports"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-05-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Debian+Ports&amp;rft_id=https%3A%2F%2Fwww.ports.debian.org&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-red-hat-to-drop-itanium-195"><span class="mw-cite-backlink">^ <a href="#cite_ref-red-hat-to-drop-itanium_195-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-red-hat-to-drop-itanium_195-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRicknäs2009" class="citation web cs1">Ricknäs, Mikael (2009-12-21). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html">"Red Hat to drop Itanium support in Enterprise Linux 6"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211028172143/https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html">Archived</a> from the original on 2021-10-28<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Red+Hat+to+drop+Itanium+support+in+Enterprise+Linux+6&amp;rft.date=2009-12-21&amp;rft.aulast=Rickn%C3%A4s&amp;rft.aufirst=Mikael&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2522241%2Fred-hat-to-drop-itanium-support-in-enterprise-linux-6.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-196"><span class="mw-cite-backlink"><b><a href="#cite_ref-196">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFClark" class="citation web cs1">Clark, Jack. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/">"SPARC and Itanium support discontinued in Ubuntu 10.10"</a>. <i>ZDNet</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211029180056/https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/">Archived</a> from the original on 2021-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=SPARC+and+Itanium+support+discontinued+in+Ubuntu+10.10&amp;rft.aulast=Clark&amp;rft.aufirst=Jack&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fsparc-and-itanium-support-discontinued-in-ubuntu-10-10%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-197"><span class="mw-cite-backlink"><b><a href="#cite_ref-197">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAnderson" class="citation news cs1">Anderson, Tim. <a rel="nofollow" class="external text" href="https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/">"<span class="cs1-kern-left"></span>'It's dead, Jim': Torvalds marks Intel Itanium processors as orphaned in Linux kernel"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211029174912/https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/">Archived</a> from the original on 2021-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=%27It%27s+dead%2C+Jim%27%3A+Torvalds+marks+Intel+Itanium+processors+as+orphaned+in+Linux+kernel&amp;rft.aulast=Anderson&amp;rft.aufirst=Tim&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2021%2F02%2F01%2Flinux_pulls_itanium_support%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-198"><span class="mw-cite-backlink"><b><a href="#cite_ref-198">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a">"kernel/git/torvalds/linux.git - Linux kernel source tree"</a>. <i><a href="/wiki/Kernel.org" title="Kernel.org">kernel.org</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211103183816/https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a">Archived</a> from the original on 2021-11-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=kernel.org&amp;rft.atitle=kernel%2Fgit%2Ftorvalds%2Flinux.git+-+Linux+kernel+source+tree&amp;rft_id=https%3A%2F%2Fgit.kernel.org%2Fpub%2Fscm%2Flinux%2Fkernel%2Fgit%2Ftorvalds%2Flinux.git%2Fcommit%2F%3Fid%3D228345bf98cd78f91d007478a51f9a471489e44a&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-199"><span class="mw-cite-backlink"><b><a href="#cite_ref-199">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=cf8e8658100d4eae80ce9b21f7a81cb024dd5057">"kernel/git/next/linux-next.git - The linux-next integration testing tree"</a>. <i>git.kernel.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-09-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=git.kernel.org&amp;rft.atitle=kernel%2Fgit%2Fnext%2Flinux-next.git+-+The+linux-next+integration+testing+tree&amp;rft_id=https%3A%2F%2Fgit.kernel.org%2Fpub%2Fscm%2Flinux%2Fkernel%2Fgit%2Fnext%2Flinux-next.git%2Fcommit%2F%3Fid%3Dcf8e8658100d4eae80ce9b21f7a81cb024dd5057&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-200"><span class="mw-cite-backlink"><b><a href="#cite_ref-200">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.phoronix.com/news/Linux-6.7-To-Drop-Itanium-IA-64">"Linux 6.7 Set To Drop Support For Itanium IA-64"</a>. <i>www.phoronix.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-09-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.phoronix.com&amp;rft.atitle=Linux+6.7+Set+To+Drop+Support+For+Itanium+IA-64&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fnews%2FLinux-6.7-To-Drop-Itanium-IA-64&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-201"><span class="mw-cite-backlink"><b><a href="#cite_ref-201">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060302213751/http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf">"Compaq OpenVMS Times"</a> <span class="cs1-format">(PDF)</span>. January 2002. Archived from <a rel="nofollow" class="external text" href="http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf">the original</a> <span class="cs1-format">(PDF)</span> on March 2, 2006.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Compaq+OpenVMS+Times&amp;rft.date=2002-01&amp;rft_id=http%3A%2F%2Fh71000.www7.hp.com%2Fopenvmstimes%2Fopenvmstimes.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-ia64-port-202"><span class="mw-cite-backlink">^ <a href="#cite_ref-ia64-port_202-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ia64-port_202-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-ia64-port_202-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFClair_Grant2005" class="citation journal cs1">Clair Grant (June 2005). <a rel="nofollow" class="external text" href="http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf">"Porting OpenVMS to HP Integrity Servers"</a> <span class="cs1-format">(PDF)</span>. <i>OpenVMS Technical Journal</i>. <b>6</b>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211122133713/http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2021-11-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-11-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=OpenVMS+Technical+Journal&amp;rft.atitle=Porting+OpenVMS+to+HP+Integrity+Servers&amp;rft.volume=6&amp;rft.date=2005-06&amp;rft.au=Clair+Grant&amp;rft_id=http%3A%2F%2Fwww.decus.de%2Fevents%2Falphamigration%2Fvortraege%2Fporting_openvms_to_integrity.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-VSI.CW2014-203"><span class="mw-cite-backlink"><b><a href="#cite_ref-VSI.CW2014_203-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPatrick_Thibodeau2014" class="citation news cs1">Patrick Thibodeau (July 31, 2014). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html">"HP gives OpenVMS new life"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211030234001/https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html">Archived</a> from the original on 2021-10-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-10-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Computerworld&amp;rft.atitle=HP+gives+OpenVMS+new+life&amp;rft.date=2014-07-31&amp;rft.au=Patrick+Thibodeau&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2490683%2Foperating-systems-hp-gives-openvms-new-life.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-204"><span class="mw-cite-backlink"><b><a href="#cite_ref-204">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us">"OpenVMS Roadmap"</a>. HPE. July 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211122133712/https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us">Archived</a> from the original on 2021-11-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-11-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OpenVMS+Roadmap&amp;rft.pub=HPE&amp;rft.date=2019-07&amp;rft_id=https%3A%2F%2Fsupport.hpe.com%2Fhpesc%2Fpublic%2FdocDisplay%3FdocId%3Da00083646en_us&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-vsi-roadmap-205"><span class="mw-cite-backlink">^ <a href="#cite_ref-vsi-roadmap_205-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vsi-roadmap_205-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://vmssoftware.com/about/roadmap/">"OpenVMS – A guide to the strategy and roadmap"</a>. <i>VSI</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211112212528/https://vmssoftware.com/about/roadmap/">Archived</a> from the original on 2021-11-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-11-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VSI&amp;rft.atitle=OpenVMS+%E2%80%93+A+guide+to+the+strategy+and+roadmap&amp;rft_id=https%3A%2F%2Fvmssoftware.com%2Fabout%2Froadmap%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-206"><span class="mw-cite-backlink"><b><a href="#cite_ref-206">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpe.com/psnow/doc/4AA0-6149ENW">"HPE NonStop OS"</a>. HPE. April 2018. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211122135935/https://www.hpe.com/psnow/doc/4AA0-6149ENW">Archived</a> from the original on 2021-11-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-11-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HPE+NonStop+OS&amp;rft.pub=HPE&amp;rft.date=2018-04&amp;rft_id=https%3A%2F%2Fwww.hpe.com%2Fpsnow%2Fdoc%2F4AA0-6149ENW&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-hpe-brochure-207"><span class="mw-cite-backlink"><b><a href="#cite_ref-hpe-brochure_207-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf">"HPE NonStop family of systems"</a> <span class="cs1-format">(PDF)</span>. HPE. May 2021. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220121201745/https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2022-01-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-11-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HPE+NonStop+family+of+systems&amp;rft.pub=HPE&amp;rft.date=2021-05&amp;rft_id=https%3A%2F%2Fassets.ext.hpe.com%2Fis%2Fcontent%2Fhpedam%2Fdocuments%2F4aa4-2000-2999%2F4aa4-2988%2F4aa4-2988enw.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-208"><span class="mw-cite-backlink"><b><a href="#cite_ref-208">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPrashanth_Kamath_U2019" class="citation web cs1">Prashanth Kamath U (2019-07-30). <a rel="nofollow" class="external text" href="https://connect2nonstop.com/2371-2/">"News from HPE's NonStop Enterprise Division"</a>. <i>The Connection</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211122140545/https://connect2nonstop.com/2371-2/">Archived</a> from the original on 2021-11-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-11-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Connection&amp;rft.atitle=News+from+HPE%27s+NonStop+Enterprise+Division&amp;rft.date=2019-07-30&amp;rft.au=Prashanth+Kamath+U&amp;rft_id=https%3A%2F%2Fconnect2nonstop.com%2F2371-2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-209"><span class="mw-cite-backlink"><b><a href="#cite_ref-209">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland" class="citation web cs1">Shankland, Stephen. <a rel="nofollow" class="external text" href="https://www.cnet.com/culture/itanium-backers-work-to-boost-gcc/">"Itanium backers work to boost GCC"</a>. <i>CNET</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-07-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Itanium+backers+work+to+boost+GCC&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Fculture%2Fitanium-backers-work-to-boost-gcc%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-210"><span class="mw-cite-backlink"><b><a href="#cite_ref-210">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-IA-64-GCC-Deprecation">"Intel Itanium IA-64 Support To Be Deprecated By GCC 10, Planned Removal In GCC 11"</a>. <i>Phoronix</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200711001829/https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-IA-64-GCC-Deprecation">Archived</a> from the original on 2020-07-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-07-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+Itanium+IA-64+Support+To+Be+Deprecated+By+GCC+10%2C+Planned+Removal+In+GCC+11&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DIntel-IA-64-GCC-Deprecation&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-211"><span class="mw-cite-backlink"><b><a href="#cite_ref-211">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/llvm/llvm-project/commit/17151155ed8f83dcbb5db69bca2839ac2da19e0e">"Remove the IA-64 backend. · llvm/llvm-project@1715115 · GitHub"</a>. <i>GitHub</i>. Jul 24, 2009.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=Remove+the+IA-64+backend.+%C2%B7+llvm%2Fllvm-project%401715115+%C2%B7+GitHub&amp;rft.date=2009-07-24&amp;rft_id=https%3A%2F%2Fgithub.com%2Fllvm%2Fllvm-project%2Fcommit%2F17151155ed8f83dcbb5db69bca2839ac2da19e0e&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-212"><span class="mw-cite-backlink"><b><a href="#cite_ref-212">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNovakovic2008" class="citation web cs1">Novakovic, Nebojsa (September 25, 2008). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080927080239/http://www.theinquirer.net/gb/inquirer/news/2008/09/24/idc-performance-computing">"Supercomputing now dominated by X86 architecture"</a>. <i><a href="/wiki/The_Inquirer" title="The Inquirer">The Inquirer</a></i>. Archived from the original on September 27, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">September 27,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Inquirer&amp;rft.atitle=Supercomputing+now+dominated+by+X86+architecture&amp;rft.date=2008-09-25&amp;rft.aulast=Novakovic&amp;rft.aufirst=Nebojsa&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Fgb%2Finquirer%2Fnews%2F2008%2F09%2F24%2Fidc-performance-computing&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: unfit URL (<a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">link</a>)</span></span>
</li>
<li id="cite_note-213"><span class="mw-cite-backlink"><b><a href="#cite_ref-213">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFButler2008" class="citation web cs1">Butler, Andrew (October 3, 2008). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090214114712/http://www.gartner.com/DisplayDocument?ref=g_rss&amp;id=770312">"Preparing for Tukwila: The Next Generation of Intel's Itanium Processor Family"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.gartner.com/DisplayDocument?ref=g_rss&amp;id=770312">the original</a> on February 14, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">October 21,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Preparing+for+Tukwila%3A+The+Next+Generation+of+Intel%27s+Itanium+Processor+Family&amp;rft.date=2008-10-03&amp;rft.aulast=Butler&amp;rft.aufirst=Andrew&amp;rft_id=http%3A%2F%2Fwww.gartner.com%2FDisplayDocument%3Fref%3Dg_rss%26id%3D770312&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-214"><span class="mw-cite-backlink"><b><a href="#cite_ref-214">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.top500.org/statistics/list/">"Processor Generation / Itanium&#160;2 Montecito"</a>. <i><a href="/wiki/TOP500" title="TOP500">TOP500</a> web site</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 6,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP500+web+site&amp;rft.atitle=Processor+Generation+%2F+Itanium+2+Montecito&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Fstatistics%2Flist%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span> Select "June 2012" and "Processor Generation"</span>
</li>
<li id="cite_note-215"><span class="mw-cite-backlink"><b><a href="#cite_ref-215">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVance2004" class="citation news cs1"><a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Vance, Ashlee</a> (May 6, 2004). <a rel="nofollow" class="external text" href="https://www.theregister.com/2004/05/06/hp_mx2_itaniummodule/">"HP rides Hondo to super-sized Itanium servers"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=HP+rides+Hondo+to+super-sized+Itanium+servers&amp;rft.date=2004-05-06&amp;rft.aulast=Vance&amp;rft.aufirst=Ashlee&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2004%2F05%2F06%2Fhp_mx2_itaniummodule%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-216"><span class="mw-cite-backlink"><b><a href="#cite_ref-216">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20121112014247/http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing">"New Intel Itanium Processor 9500 Delivers Breakthrough Capabilities for Mission-Critical Computing"</a> (Press release). Intel. Archived from <a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing">the original</a> on November 12, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=New+Intel+Itanium+Processor+9500+Delivers+Breakthrough+Capabilities+for+Mission-Critical+Computing&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2012%2F11%2F08%2Fnew-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-217"><span class="mw-cite-backlink"><b><a href="#cite_ref-217">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShilov" class="citation web cs1">Shilov, Anton. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121110213532/http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html">"Intel Launches Eight-Core Itanium 9500 "Poulson" Mission-Critical Server Processor"</a>. X-bit Labs. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html">the original</a> on November 10, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Launches+Eight-Core+Itanium+9500+%22Poulson%22+Mission-Critical+Server+Processor&amp;rft.pub=X-bit+Labs&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-218"><span class="mw-cite-backlink"><b><a href="#cite_ref-218">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFUndy" class="citation web cs1">Undy, Steve. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130616020413/http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf">"WHITE PAPER Intel Itanium Processor 9500 Series"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf">the original</a> <span class="cs1-format">(PDF)</span> on June 16, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=WHITE+PAPER+Intel+Itanium+Processor+9500+Series&amp;rft.pub=Intel&amp;rft.aulast=Undy&amp;rft.aufirst=Steve&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fwhite-papers%2Fitanium-9500-massive-parallelism-mission-critical-computing-paper.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-219"><span class="mw-cite-backlink"><b><a href="#cite_ref-219">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFOrlowski2001" class="citation news cs1">Orlowski, Andrew (January 23, 2001). <a rel="nofollow" class="external text" href="https://www.theregister.com/2001/01/23/benchmarks_itanic_32bit_emulation/">"Benchmarks&#160;– Itanic 32bit emulation is 'unusable'. No kidding&#160;— slower than a P100"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Benchmarks+%E2%80%93+Itanic+32bit+emulation+is+%27unusable%27.+No+kidding+%E2%80%94+slower+than+a+P100&amp;rft.date=2001-01-23&amp;rft.aulast=Orlowski&amp;rft.aufirst=Andrew&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2001%2F01%2F23%2Fbenchmarks_itanic_32bit_emulation%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-220"><span class="mw-cite-backlink"><b><a href="#cite_ref-220">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDvorak2009" class="citation web cs1"><a href="/wiki/John_C._Dvorak" title="John C. Dvorak">Dvorak, John C.</a> (January 26, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120608105627/http://www.pcmag.com/article.aspx/curl/2339629">"How the Itanium Killed the Computer Industry"</a>. <i><a href="/wiki/PC_Mag" class="mw-redirect" title="PC Mag">PC Mag</a></i>. Archived from <a rel="nofollow" class="external text" href="https://www.pcmag.com/article.aspx/curl/2339629">the original</a> on June 8, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">April 15,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+Mag&amp;rft.atitle=How+the+Itanium+Killed+the+Computer+Industry&amp;rft.date=2009-01-26&amp;rft.aulast=Dvorak&amp;rft.aufirst=John+C.&amp;rft_id=https%3A%2F%2Fwww.pcmag.com%2Farticle.aspx%2Fcurl%2F2339629&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-221"><span class="mw-cite-backlink"><b><a href="#cite_ref-221">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKnuth2008" class="citation web cs1">Knuth, Donald E. (April 25, 2008). <a rel="nofollow" class="external text" href="http://www.informit.com/articles/article.aspx?p=1193856">"Interview with Donald Knuth"</a>. InformIT. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210223015337/https://www.informit.com/articles/article.aspx?p=1193856">Archived</a> from the original on February 23, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">April 1,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Interview+with+Donald+Knuth&amp;rft.pub=InformIT&amp;rft.date=2008-04-25&amp;rft.aulast=Knuth&amp;rft.aufirst=Donald+E.&amp;rft_id=http%3A%2F%2Fwww.informit.com%2Farticles%2Farticle.aspx%3Fp%3D1193856&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-last_ms-222"><span class="mw-cite-backlink"><b><a href="#cite_ref-last_ms_222-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFReger2010" class="citation web cs1">Reger, Dan (April 2, 2010). <a rel="nofollow" class="external text" href="https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/">"Windows Server 2008 R2 to Phase Out Itanium"</a>. <i>Windows Server Blog</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180613111922/https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/">Archived</a> from the original on June 13, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">July 29,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Windows+Server+Blog&amp;rft.atitle=Windows+Server+2008+R2+to+Phase+Out+Itanium&amp;rft.date=2010-04-02&amp;rft.aulast=Reger&amp;rft.aufirst=Dan&amp;rft_id=https%3A%2F%2Fcloudblogs.microsoft.com%2Fwindowsserver%2F2010%2F04%2F02%2Fwindows-server-2008-r2-to-phase-out-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-last_rhel-223"><span class="mw-cite-backlink"><b><a href="#cite_ref-last_rhel_223-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgan2009" class="citation news cs1">Morgan, Timothy Prickett (December 18, 2009). <a rel="nofollow" class="external text" href="https://www.theregister.com/2009/12/18/redhat_rhel6_itanium_dead/">"Red Hat pulls plug on Itanium with RHEL 6"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Red+Hat+pulls+plug+on+Itanium+with+RHEL+6&amp;rft.date=2009-12-18&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Prickett&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2009%2F12%2F18%2Fredhat_rhel6_itanium_dead%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-pcworld2011-224"><span class="mw-cite-backlink">^ <a href="#cite_ref-pcworld2011_224-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-pcworld2011_224-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNystedt2011" class="citation web cs1">Nystedt, Dan (March 22, 2011). <a rel="nofollow" class="external text" href="https://www.pcworld.com/article/495910/article-2090.html">"Oracle stops developing software for Intel's Itanium Chips"</a>. <i><a href="/wiki/PC_World" title="PC World">PC World</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211230101153/https://www.pcworld.com/article/495910/article-2090.html">Archived</a> from the original on December 30, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">December 30,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+World&amp;rft.atitle=Oracle+stops+developing+software+for+Intel%27s+Itanium+Chips&amp;rft.date=2011-03-22&amp;rft.aulast=Nystedt&amp;rft.aufirst=Dan&amp;rft_id=https%3A%2F%2Fwww.pcworld.com%2Farticle%2F495910%2Farticle-2090.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-ars-oraclelawsuitwin-225"><span class="mw-cite-backlink"><b><a href="#cite_ref-ars-oraclelawsuitwin_225-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/">"HP wins judgment in Itanium suit against Oracle"</a>. <i>Ars Technica</i>. August 2012. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201112030259/https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/">Archived</a> from the original on November 12, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">July 1,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=HP+wins+judgment+in+Itanium+suit+against+Oracle&amp;rft.date=2012-08&amp;rft_id=https%3A%2F%2Farstechnica.com%2Finformation-technology%2F2012%2F08%2Fhp-wins-judgement-in-itanium-suit-against-oracle%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-ars-itaniumlawsuit-226"><span class="mw-cite-backlink"><b><a href="#cite_ref-ars-itaniumlawsuit_226-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/">"HP awarded $3B in damages from Oracle over Itanium database cancelation"</a>. <i>Ars Technica</i>. July 2016. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201108090154/https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/">Archived</a> from the original on November 8, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">July 1,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=HP+awarded+%243B+in+damages+from+Oracle+over+Itanium+database+cancelation&amp;rft.date=2016-07&amp;rft_id=https%3A%2F%2Farstechnica.com%2Finformation-technology%2F2016%2F06%2Fhp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-bloomberg-itanium3b-227"><span class="mw-cite-backlink"><b><a href="#cite_ref-bloomberg-itanium3b_227-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages">"Oracle Loses $3 Million Verdict For Ditching HP Itanium Chip"</a>. <i>Bloomberg.com</i>. 30 June 2016. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160701011939/http://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages">Archived</a> from the original on 2016-07-01<span class="reference-accessdate">. Retrieved <span class="nowrap">July 1,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Bloomberg.com&amp;rft.atitle=Oracle+Loses+%243+Million+Verdict+For+Ditching+HP+Itanium+Chip&amp;rft.date=2016-06-30&amp;rft_id=https%3A%2F%2Fwww.bloomberg.com%2Fnews%2Farticles%2F2016-06-30%2Foracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-reuters-oracle-228"><span class="mw-cite-backlink"><b><a href="#cite_ref-reuters-oracle_228-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFBrittain2021" class="citation news cs1">Brittain, Blake (15 June 2021). <a rel="nofollow" class="external text" href="https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/">"Oracle loses bid to upend HP's $3 billion win"</a>. <i>Reuters</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210709191923/https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/">Archived</a> from the original on 2021-07-09<span class="reference-accessdate">. Retrieved <span class="nowrap">July 7,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Reuters&amp;rft.atitle=Oracle+loses+bid+to+upend+HP%27s+%243+billion+win&amp;rft.date=2021-06-15&amp;rft.aulast=Brittain&amp;rft.aufirst=Blake&amp;rft_id=https%3A%2F%2Fwww.reuters.com%2Flegal%2Ftransactional%2Foracle-loses-bid-upend-hps-3-billion-win-2021-06-14%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-229"><span class="mw-cite-backlink"><b><a href="#cite_ref-229">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVance2009" class="citation news cs1"><a href="/wiki/Ashlee_Vance" title="Ashlee Vance">Vance, Ashlee</a> (May 21, 2009). <a rel="nofollow" class="external text" href="http://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/">"A Decade Later, Intel's Itanium Chip Makes a Profit"</a>. <i><a href="/wiki/The_New_York_Times" title="The New York Times">The New York Times</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111104141808/http://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/">Archived</a> from the original on November 4, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">April 7,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+New+York+Times&amp;rft.atitle=A+Decade+Later%2C+Intel%27s+Itanium+Chip+Makes+a+Profit&amp;rft.date=2009-05-21&amp;rft.aulast=Vance&amp;rft.aufirst=Ashlee&amp;rft_id=http%3A%2F%2Fbits.blogs.nytimes.com%2F2009%2F11%2F17%2Fa-decade-later-intels-itanium-chip-makes-a-profit%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Intel_Itanium_Commitment-230"><span class="mw-cite-backlink"><b><a href="#cite_ref-Intel_Itanium_Commitment_230-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDarling2011" class="citation web cs1">Darling, Patrick (March 23, 2011). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200327004812/https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt">"Intel Reaffirms Commitment to Itanium"</a>. <i>Chip Shots</i>. Intel. Archived from <a rel="nofollow" class="external text" href="https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt">the original</a> on March 27, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">May 20,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Chip+Shots&amp;rft.atitle=Intel+Reaffirms+Commitment+to+Itanium&amp;rft.date=2011-03-23&amp;rft.aulast=Darling&amp;rft.aufirst=Patrick&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Fchip-shots%2Fchip-shot-intel-reaffirms-commitment-to-itanium%2F%23gs.6ytayt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-231"><span class="mw-cite-backlink"><b><a href="#cite_ref-231">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFManek_Dubash2006" class="citation web cs1">Manek Dubash (July 20, 2006). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110219212053/http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/">"Will Intel abandon the Itanium?"</a>. <a href="/wiki/Techworld" class="mw-redirect" title="Techworld">Techworld</a>. Archived from <a rel="nofollow" class="external text" href="http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/">the original</a> on February 19, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">December 19,</span> 2010</span>. <q>Once touted by Intel as a replacement for the x86 product line, expectations for Itanium have been throttled well back.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Will+Intel+abandon+the+Itanium%3F&amp;rft.pub=Techworld&amp;rft.date=2006-07-20&amp;rft.au=Manek+Dubash&amp;rft_id=http%3A%2F%2Ffeatures.techworld.com%2Foperating-systems%2F2690%2Fwill-intel-abandon-the-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-232"><span class="mw-cite-backlink"><b><a href="#cite_ref-232">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFDemerjian2003" class="citation web cs1">Demerjian, Charlie (September 26, 2003). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20091010181925/http://www.theinquirer.net/inquirer/news/1029651/why-intels-prescott-will-use-amd64--extensions">"Why Intel's Prescott will use AMD64 extensions"</a>. <i><a href="/wiki/The_Inquirer" title="The Inquirer">The Inquirer</a></i>. Archived from the original on October 10, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">October 7,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Inquirer&amp;rft.atitle=Why+Intel%27s+Prescott+will+use+AMD64+extensions&amp;rft.date=2003-09-26&amp;rft.aulast=Demerjian&amp;rft.aufirst=Charlie&amp;rft_id=http%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1029651%2Fwhy-intels-prescott-will-use-amd64--extensions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: unfit URL (<a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">link</a>)</span></span>
</li>
<li id="cite_note-233"><span class="mw-cite-backlink"><b><a href="#cite_ref-233">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMarkoff1994" class="citation news cs1"><a href="/wiki/John_Markoff" title="John Markoff">Markoff, John</a> (June 9, 1994). <a rel="nofollow" class="external text" href="https://query.nytimes.com/gst/fullpage.html?res=980DE0D6153AF93AA35755C0A962958260">"COMPANY NEWS; Intel Forms Chip Pact With Hewlett-Packard"</a>. <i><a href="/wiki/The_New_York_Times" title="The New York Times">The New York Times</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071014062050/http://query.nytimes.com/gst/fullpage.html?res=980DE0D6153AF93AA35755C0A962958260">Archived</a> from the original on October 14, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">April 26,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+New+York+Times&amp;rft.atitle=COMPANY+NEWS%3B+Intel+Forms+Chip+Pact+With+Hewlett-Packard&amp;rft.date=1994-06-09&amp;rft.aulast=Markoff&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Fquery.nytimes.com%2Fgst%2Ffullpage.html%3Fres%3D980DE0D6153AF93AA35755C0A962958260&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-234"><span class="mw-cite-backlink"><b><a href="#cite_ref-234">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.novell.com/news/press/archive/1995/09/pr95220.html">"HP, Novell and SCO To Deliver High-Volume UNIX OS With Advanced Network And Enterprise Services"</a> (Press release). <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> Company; <a href="/wiki/Novell" title="Novell">Novell</a>; <a href="/wiki/Santa_Cruz_Operation" title="Santa Cruz Operation">SCO</a>. September 20, 1995. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070123203442/http://www.novell.com/news/press/archive/1995/09/pr95220.html">Archived</a> from the original on January 23, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">April 25,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP%2C+Novell+and+SCO+To+Deliver+High-Volume+UNIX+OS+With+Advanced+Network+And+Enterprise+Services&amp;rft.pub=Hewlett-Packard+Company%3B+Novell%3B+SCO&amp;rft.date=1995-09-20&amp;rft_id=http%3A%2F%2Fwww.novell.com%2Fnews%2Fpress%2Farchive%2F1995%2F09%2Fpr95220.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-235"><span class="mw-cite-backlink"><b><a href="#cite_ref-235">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFCrothers1996" class="citation web cs1">Crothers, Brooke (October 23, 1996). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/compaq-intel-buddy-up/">"Compaq, Intel buddy up"</a>. <i>CNET News.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 13,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET+News.com&amp;rft.atitle=Compaq%2C+Intel+buddy+up&amp;rft.date=1996-10-23&amp;rft.aulast=Crothers&amp;rft.aufirst=Brooke&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fcompaq-intel-buddy-up%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-236"><span class="mw-cite-backlink"><b><a href="#cite_ref-236">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFVeitch1998" class="citation web cs1">Veitch, Martin (May 20, 1998). <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/dell-will-aid-intel-with-ia-64/">"Dell will aid Intel with IA-64"</a>. <i><a href="/wiki/ZDNet" class="mw-redirect" title="ZDNet">ZDNet</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201203195425/https://www.zdnet.com/article/dell-will-aid-intel-with-ia-64/">Archived</a> from the original on December 3, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">February 7,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Dell+will+aid+Intel+with+IA-64&amp;rft.date=1998-05-20&amp;rft.aulast=Veitch&amp;rft.aufirst=Martin&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fdell-will-aid-intel-with-ia-64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-237"><span class="mw-cite-backlink"><b><a href="#cite_ref-237">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFLisa_DiCarlo1998" class="citation web cs1">Lisa DiCarlo (May 28, 1998). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20010219024245/http://www.zdnet.com/eweek/news/0525/29edelay.html">"Intel to delay release of Merced"</a>. <i><a href="/wiki/PCWeek" class="mw-redirect" title="PCWeek">PCWeek</a> Online</i>. Archived from <a rel="nofollow" class="external text" href="https://www.zdnet.com/eweek/news/0525/29edelay.html">the original</a> on February 19, 2001<span class="reference-accessdate">. Retrieved <span class="nowrap">May 14,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PCWeek+Online&amp;rft.atitle=Intel+to+delay+release+of+Merced&amp;rft.date=1998-05-28&amp;rft.au=Lisa+DiCarlo&amp;rft_id=http%3A%2F%2Fwww.zdnet.com%2Feweek%2Fnews%2F0525%2F29edelay.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-238"><span class="mw-cite-backlink"><b><a href="#cite_ref-238">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20200602185919/http://www-03.ibm.com/press/us/en/pressrelease/2478.wss">"IBM Previews Technology Blueprint For Netfinity Server Line"</a>. <i><a href="/wiki/IBM" title="IBM">IBM</a> web site</i> (Press release). September 9, 1998. Archived from <a rel="nofollow" class="external text" href="http://www-03.ibm.com/press/us/en/pressrelease/2478.wss">the original</a> on June 2, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">June 12,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+Previews+Technology+Blueprint+For+Netfinity+Server+Line&amp;rft.date=1998-09-09&amp;rft_id=http%3A%2F%2Fwww-03.ibm.com%2Fpress%2Fus%2Fen%2Fpressrelease%2F2478.wss&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-239"><span class="mw-cite-backlink"><b><a href="#cite_ref-239">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFStephen_Shankland2000" class="citation news cs1">Stephen Shankland (July 21, 2000). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/sun-intel-part-ways-on-solaris-plans/">"Sun, Intel part ways on Solaris plans"</a>. <a href="/wiki/CNET" title="CNET">CNET News</a><span class="reference-accessdate">. Retrieved <span class="nowrap">April 5,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Sun%2C+Intel+part+ways+on+Solaris+plans&amp;rft.date=2000-07-21&amp;rft.au=Stephen+Shankland&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fsun-intel-part-ways-on-solaris-plans%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-240"><span class="mw-cite-backlink"><b><a href="#cite_ref-240">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFKanellos2001" class="citation web cs1">Kanellos, Michael (November 14, 2001). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/itanium-flunking-compaq-server-tests-1/">"Itanium flunking Compaq server tests"</a>. <i>CNET</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 5,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Itanium+flunking+Compaq+server+tests&amp;rft.date=2001-11-14&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fitanium-flunking-compaq-server-tests-1%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-241"><span class="mw-cite-backlink"><b><a href="#cite_ref-241">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070622190203/http://www.top500.org/system/ranking/6762">"Thunder at TOP500"</a>. <i><a href="/wiki/TOP500" title="TOP500">TOP500</a> web site</i>. Archived from <a rel="nofollow" class="external text" href="http://www.top500.org/system/ranking/6762">the original</a> on June 22, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">May 16,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP500+web+site&amp;rft.atitle=Thunder+at+TOP500&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fsystem%2Franking%2F6762&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-242"><span class="mw-cite-backlink"><b><a href="#cite_ref-242">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070711050825/http://www.top500.org/system/7288">"Columbia at TOP500"</a>. <i><a href="/wiki/TOP500" title="TOP500">TOP500</a> web site</i>. Archived from <a rel="nofollow" class="external text" href="http://www.top500.org/system/7288">the original</a> on July 11, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">May 16,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TOP500+web+site&amp;rft.atitle=Columbia+at+TOP500&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fsystem%2F7288&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-243"><span class="mw-cite-backlink"><b><a href="#cite_ref-243">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgan2005" class="citation web cs1">Morgan, Timothy (July 6, 2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070503190001/http://www.itjungle.com/breaking/bn070605-story01.html">"HP Ramps Up OpenVMS on Integrity Servers"</a>. <i>ITJungle.com</i>. Archived from <a rel="nofollow" class="external text" href="http://www.itjungle.com/breaking/bn070605-story01.html">the original</a> on May 3, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">March 29,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ITJungle.com&amp;rft.atitle=HP+Ramps+Up+OpenVMS+on+Integrity+Servers&amp;rft.date=2005-07-06&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy&amp;rft_id=http%3A%2F%2Fwww.itjungle.com%2Fbreaking%2Fbn070605-story01.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-244"><span class="mw-cite-backlink"><b><a href="#cite_ref-244">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2005" class="citation news cs1">Shankland, Stephen (February 25, 2005). <a rel="nofollow" class="external text" href="https://www.cnet.com/news/ibm-server-design-drops-itanium-support/">"IBM server design drops Itanium support"</a>. <a href="/wiki/CNET" title="CNET">CNET News</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160424121917/http://www.cnet.com/news/ibm-server-design-drops-itanium-support/">Archived</a> from the original on April 24, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=IBM+server+design+drops+Itanium+support&amp;rft.date=2005-02-25&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Fwww.cnet.com%2Fnews%2Fibm-server-design-drops-itanium-support%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-245"><span class="mw-cite-backlink"><b><a href="#cite_ref-245">^</a></b></span> <span class="reference-text">(Published on July 12, 2005) <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.spec.org/cpu2000/results/res2005q3/cpu2000-20050628-04342.html">"CFP2000 Result – HITACHI BladeSymphony (1.66GHz/9MB Itanium 2)"</a>. <i><a href="/wiki/Standard_Performance_Evaluation_Corporation" title="Standard Performance Evaluation Corporation">SPEC</a> web site</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200801221921/http://www.spec.org/cpu2000/results/res2005q3/cpu2000-20050628-04342.html">Archived</a> from the original on August 1, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">May 16,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SPEC+web+site&amp;rft.atitle=CFP2000+Result+%E2%80%93+HITACHI+BladeSymphony+%281.66GHz%2F9MB+Itanium+2%29&amp;rft_id=http%3A%2F%2Fwww.spec.org%2Fcpu2000%2Fresults%2Fres2005q3%2Fcpu2000-20050628-04342.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span><br />(<a rel="nofollow" class="external text" href="https://www.spec.org/osg/cpu2000/results/res2005q3/cpu2000-20050628-04342.asc">Tested on June 23</a>).</span>
</li>
<li id="cite_note-246"><span class="mw-cite-backlink"><b><a href="#cite_ref-246">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20061126193800/http://www.byteandswitch.com/document.asp?doc_id=81342">"Itanium Solutions Alliance Formed"</a>. <i>Byte and Switch</i>. September 26, 2005. Archived from <a rel="nofollow" class="external text" href="http://www.byteandswitch.com/document.asp?doc_id=81342">the original</a> on November 26, 2006<span class="reference-accessdate">. Retrieved <span class="nowrap">March 24,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Byte+and+Switch&amp;rft.atitle=Itanium+Solutions+Alliance+Formed&amp;rft.date=2005-09-26&amp;rft_id=http%3A%2F%2Fwww.byteandswitch.com%2Fdocument.asp%3Fdoc_id%3D81342&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-247"><span class="mw-cite-backlink"><b><a href="#cite_ref-247">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFShankland2005" class="citation news cs1">Shankland, Stephen (September 15, 2005). <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/tech-industry/dell-shuttering-itanium-server-business/">"Dell shuttering Itanium server business"</a>. <a href="/wiki/CNET" title="CNET">CNET News</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Dell+shuttering+Itanium+server+business&amp;rft.date=2005-09-15&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Ftech-industry%2Fdell-shuttering-itanium-server-business%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-248"><span class="mw-cite-backlink"><b><a href="#cite_ref-248">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFPreimesberger2006" class="citation web cs1">Preimesberger, Chris (July 19, 2006). <a rel="nofollow" class="external text" href="https://www.eweek.com/networking/is-montecito-intels-second-chance-for-itanium/">"Is 'Montecito' Intel's Second Chance for Itanium?"</a>. <i><a href="/wiki/EWeek" title="EWeek">eWeek</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 30,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eWeek&amp;rft.atitle=Is+%27Montecito%27+Intel%27s+Second+Chance+for+Itanium%3F&amp;rft.date=2006-07-19&amp;rft.aulast=Preimesberger&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fwww.eweek.com%2Fnetworking%2Fis-montecito-intels-second-chance-for-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-249"><span class="mw-cite-backlink"><b><a href="#cite_ref-249">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110904005609/http://www.centos.org/product.html">"CentOS Product Specifications"</a>. Centos.org. Archived from <a rel="nofollow" class="external text" href="http://www.centos.org/product.html">the original</a> on September 4, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">April 12,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CentOS+Product+Specifications&amp;rft.pub=Centos.org&amp;rft_id=http%3A%2F%2Fwww.centos.org%2Fproduct.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-250"><span class="mw-cite-backlink"><b><a href="#cite_ref-250">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFNiccolai2009" class="citation web cs1">Niccolai, James (April 4, 2009). <a rel="nofollow" class="external text" href="https://www.computerworld.com/article/2516742/microsoft-ending-support-for-itanium.html">"Microsoft Ending Support for Itanium"</a>. <i><a href="/wiki/Computerworld" title="Computerworld">Computerworld</a></i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211230104013/https://www.computerworld.com/article/2516742/microsoft-ending-support-for-itanium.html">Archived</a> from the original on December 30, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">December 30,</span> 2021</span>. <q>Windows Server 2008 R2 will be the last version of Windows Server to support the Intel Itanium architecture," [...] "SQL Server 2008 R2 and Visual Studio 2010 are also the last versions to support Itanium.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computerworld&amp;rft.atitle=Microsoft+Ending+Support+for+Itanium&amp;rft.date=2009-04-04&amp;rft.aulast=Niccolai&amp;rft.aufirst=James&amp;rft_id=https%3A%2F%2Fwww.computerworld.com%2Farticle%2F2516742%2Fmicrosoft-ending-support-for-itanium.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-251"><span class="mw-cite-backlink"><b><a href="#cite_ref-251">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://software.intel.com/file/31854">"Intel C++ Composer XE 2011 for Linux Installation Guide and Release Notes"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110813120019/http://software.intel.com/file/31854">Archived</a> from the original on August 13, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">April 12,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+C%2B%2B+Composer+XE+2011+for+Linux+Installation+Guide+and+Release+Notes&amp;rft_id=http%3A%2F%2Fsoftware.intel.com%2Ffile%2F31854&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-IntelItanium-252"><span class="mw-cite-backlink"><b><a href="#cite_ref-IntelItanium_252-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110326223744/http://newsroom.intel.com/community/intel_newsroom/blog/2011/03/23/chip-shot-intel-reaffirms-commitment-to-itanium">"Intel Reaffirms Commitment to Itanium"</a>. Newsroom.intel.com. March 23, 2011. Archived from <a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2011/03/23/chip-shot-intel-reaffirms-commitment-to-itanium">the original</a> on March 26, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">April 12,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Reaffirms+Commitment+to+Itanium&amp;rft.pub=Newsroom.intel.com&amp;rft.date=2011-03-23&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2011%2F03%2F23%2Fchip-shot-intel-reaffirms-commitment-to-itanium&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-HPItanium-253"><span class="mw-cite-backlink"><b><a href="#cite_ref-HPItanium_253-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcLaughlin2011" class="citation web cs1">McLaughlin, Kevin (March 28, 2011). <a rel="nofollow" class="external text" href="http://www.crn.com/news/data-center/229400474/hp-ceo-apotheker-slams-oracle-for-quitting-itanium.htm">"HP CEO Apotheker Slams Oracle For Quitting Itanium"</a>. Crn.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110409115642/http://www.crn.com/news/data-center/229400474/hp-ceo-apotheker-slams-oracle-for-quitting-itanium.htm">Archived</a> from the original on April 9, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">April 12,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+CEO+Apotheker+Slams+Oracle+For+Quitting+Itanium&amp;rft.pub=Crn.com&amp;rft.date=2011-03-28&amp;rft.aulast=McLaughlin&amp;rft.aufirst=Kevin&amp;rft_id=http%3A%2F%2Fwww.crn.com%2Fnews%2Fdata-center%2F229400474%2Fhp-ceo-apotheker-slams-oracle-for-quitting-itanium.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-254"><span class="mw-cite-backlink"><b><a href="#cite_ref-254">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMorgan2011" class="citation news cs1">Morgan, Timothy Prickett (April 14, 2011). <a rel="nofollow" class="external text" href="https://www.theregister.com/2011/04/14/huawei_inspur_itanium_servers/">"Huawei to forge big red Itanium iron"</a>. <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Huawei+to+forge+big+red+Itanium+iron&amp;rft.date=2011-04-14&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Prickett&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2011%2F04%2F14%2Fhuawei_inspur_itanium_servers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-255"><span class="mw-cite-backlink"><b><a href="#cite_ref-255">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFMcMillan2012" class="citation magazine cs1">McMillan, Robert (February 1, 2012). <a rel="nofollow" class="external text" href="https://www.wired.com/wiredenterprise/2012/02/hp-itanium/">"HP Paid Intel $690 Million To Keep Itanium On Life Support"</a>. <i>Wired</i>. wired.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120203030403/http://www.wired.com/wiredenterprise/2012/02/hp-itanium/">Archived</a> from the original on February 3, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">February 3,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Wired&amp;rft.atitle=HP+Paid+Intel+%24690+Million+To+Keep+Itanium+On+Life+Support&amp;rft.date=2012-02-01&amp;rft.aulast=McMillan&amp;rft.aufirst=Robert&amp;rft_id=https%3A%2F%2Fwww.wired.com%2Fwiredenterprise%2F2012%2F02%2Fhp-itanium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-256"><span class="mw-cite-backlink"><b><a href="#cite_ref-256">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120728084351/http://www.sdn.sap.com/irj/boc/index?rid=%2Flibrary%2Fuuid%2F10ccbdf2-139f-2e10-61a0-d4af67b6257b&amp;overridelayout=true">"SAP Product availability Matrix"</a>. <a href="/wiki/SAP" title="SAP">SAP</a>. Archived from <a rel="nofollow" class="external text" href="http://www.sdn.sap.com/irj/boc/index?rid=/library/uuid/10ccbdf2-139f-2e10-61a0-d4af67b6257b&amp;overridelayout=true">the original</a> on July 28, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">June 6,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SAP+Product+availability+Matrix&amp;rft.pub=SAP&amp;rft_id=http%3A%2F%2Fwww.sdn.sap.com%2Firj%2Fboc%2Findex%3Frid%3D%2Flibrary%2Fuuid%2F10ccbdf2-139f-2e10-61a0-d4af67b6257b%26overridelayout%3Dtrue&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-257"><span class="mw-cite-backlink"><b><a href="#cite_ref-257">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="http://www.oracle.com/us/corporate/features/itanium-346707.html">"Oracle Issues Statement"</a> (Press release). Oracle Corporation. September 4, 2012. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130308091127/http://www.oracle.com/us/corporate/features/itanium-346707.html">Archived</a> from the original on March 8, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">March 8,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Oracle+Issues+Statement&amp;rft.pub=Oracle+Corporation&amp;rft.date=2012-09-04&amp;rft_id=http%3A%2F%2Fwww.oracle.com%2Fus%2Fcorporate%2Ffeatures%2Fitanium-346707.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-Kittson2-258"><span class="mw-cite-backlink"><b><a href="#cite_ref-Kittson2_258-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html">"Intel Itanium Processors Update"</a>. Intel Corporation. January 31, 2013. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130213085618/http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html">Archived</a> from the original on February 13, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">February 12,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Itanium+Processors+Update&amp;rft.pub=Intel+Corporation&amp;rft.date=2013-01-31&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fitanium%2Fitanium-kittson-update.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-259"><span class="mw-cite-backlink"><b><a href="#cite_ref-259">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.itworld.com/data-center/381642/hp-replaces-itanium-x86-its-nonstop-server">"HP NonStop server update"</a>. Intel Corporation. November 5, 2013. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131108231349/http://www.itworld.com/data-center/381642/hp-replaces-itanium-x86-its-nonstop-server">Archived</a> from the original on November 8, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">November 5,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP+NonStop+server+update&amp;rft.pub=Intel+Corporation&amp;rft.date=2013-11-05&amp;rft_id=http%3A%2F%2Fwww.itworld.com%2Fdata-center%2F381642%2Fhp-replaces-itanium-x86-its-nonstop-server&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-260"><span class="mw-cite-backlink"><b><a href="#cite_ref-260">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20141226033328/http://www.vmssoftware.com/news/announcement/RM/VMS_Software_Roadmap.pdf">"OpenVMS Rolling Roadmap July 31, 2014"</a> <span class="cs1-format">(PDF)</span>. vmssoftware.com. July 31, 2014. Archived from <a rel="nofollow" class="external text" href="http://www.vmssoftware.com/news/announcement/RM/VMS_Software_Roadmap.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2014-12-26<span class="reference-accessdate">. Retrieved <span class="nowrap">July 31,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OpenVMS+Rolling+Roadmap+July+31%2C+2014&amp;rft.pub=vmssoftware.com&amp;rft.date=2014-07-31&amp;rft_id=http%3A%2F%2Fwww.vmssoftware.com%2Fnews%2Fannouncement%2FRM%2FVMS_Software_Roadmap.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-261"><span class="mw-cite-backlink"><b><a href="#cite_ref-261">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFRobinson2014" class="citation web cs1">Robinson, Daniel (December 5, 2014). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141225131005/http://www.v3.co.uk/v3-uk/opinion/2385152/hp-s-xeon-based-superdome-is-another-nail-in-itanium-s-coffin">"HP's Xeon-based Superdome is another nail in Itanium's coffin"</a>. V3.co.uk. Archived from <a rel="nofollow" class="external text" href="http://www.v3.co.uk/v3-uk/opinion/2385152/hp-s-xeon-based-superdome-is-another-nail-in-itanium-s-coffin">the original</a> on 2014-12-25<span class="reference-accessdate">. Retrieved <span class="nowrap">December 25,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HP%27s+Xeon-based+Superdome+is+another+nail+in+Itanium%27s+coffin&amp;rft.pub=V3.co.uk&amp;rft.date=2014-12-05&amp;rft.aulast=Robinson&amp;rft.aufirst=Daniel&amp;rft_id=http%3A%2F%2Fwww.v3.co.uk%2Fv3-uk%2Fopinion%2F2385152%2Fhp-s-xeon-based-superdome-is-another-nail-in-itanium-s-coffin&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-IDG_2017-262"><span class="mw-cite-backlink"><b><a href="#cite_ref-IDG_2017_262-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAgam_Shah2017" class="citation news cs1">Agam Shah (February 14, 2017). <a rel="nofollow" class="external text" href="http://www.itworld.com/article/3169622/cpu-processors/intel-ships-latest-itanium-chip-called-kittson-but-grim-future-looms.html">"Intel ships latest Itanium chip called Kittson, but grim future looms"</a>. <i>IDG News</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170511201310/http://www.itworld.com/article/3169622/cpu-processors/intel-ships-latest-itanium-chip-called-kittson-but-grim-future-looms.html">Archived</a> from the original on May 11, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">April 5,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IDG+News&amp;rft.atitle=Intel+ships+latest+Itanium+chip+called+Kittson%2C+but+grim+future+looms&amp;rft.date=2017-02-14&amp;rft.au=Agam+Shah&amp;rft_id=http%3A%2F%2Fwww.itworld.com%2Farticle%2F3169622%2Fcpu-processors%2Fintel-ships-latest-itanium-chip-called-kittson-but-grim-future-looms.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-263"><span class="mw-cite-backlink"><b><a href="#cite_ref-263">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://vmssoftware.com/about/news/2020-04-06-hpe-ends-hw-programs-which-affects-many-openvms-customers/">"Hewlett Packard Enterprise (HPE) Changes May Affect Many OpenVMS Customers"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200612212318/https://vmssoftware.com/about/news/2020-04-06-hpe-ends-hw-programs-which-affects-many-openvms-customers/">Archived</a> from the original on 2020-06-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-06-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Hewlett+Packard+Enterprise+%28HPE%29+Changes+May+Affect+Many+OpenVMS+Customers&amp;rft_id=https%3A%2F%2Fvmssoftware.com%2Fabout%2Fnews%2F2020-04-06-hpe-ends-hw-programs-which-affects-many-openvms-customers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
<li id="cite_note-264"><span class="mw-cite-backlink"><b><a href="#cite_ref-264">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1133582631"><cite id="CITEREFAnderson2021" class="citation news cs1">Anderson, Tim (February 1, 2021). <a rel="nofollow" class="external text" href="https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/">"<span class="cs1-kern-left"></span>'It's dead, Jim': Torvalds marks Intel Itanium processors as orphaned in Linux kernel"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210629090648/https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/">Archived</a> from the original on 2021-06-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-07-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=%27It%27s+dead%2C+Jim%27%3A+Torvalds+marks+Intel+Itanium+processors+as+orphaned+in+Linux+kernel&amp;rft.date=2021-02-01&amp;rft.aulast=Anderson&amp;rft.aufirst=Tim&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2021%2F02%2F01%2Flinux_pulls_itanium_support%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AItanium" class="Z3988"></span></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Itanium&amp;action=edit&amp;section=42" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1134653256">.mw-parser-output .side-box{margin:4px 0;box-sizing:border-box;border:1px solid #aaa;font-size:88%;line-height:1.25em;background-color:#f9f9f9;display:flow-root}.mw-parser-output .side-box-abovebelow,.mw-parser-output .side-box-text{padding:0.25em 0.9em}.mw-parser-output .side-box-image{padding:2px 0 2px 0.9em;text-align:center}.mw-parser-output .side-box-imageright{padding:2px 0.9em 2px 0;text-align:center}@media(min-width:500px){.mw-parser-output .side-box-flex{display:flex;align-items:center}.mw-parser-output .side-box-text{flex:1}}@media(min-width:720px){.mw-parser-output .side-box{width:238px}.mw-parser-output .side-box-right{clear:right;float:right;margin-left:1em}.mw-parser-output .side-box-left{margin-right:1em}}</style><div class="side-box side-box-right plainlinks sistersitebox"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409">
<div class="side-box-flex">
<div class="side-box-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></span></span></div>
<div class="side-box-text plainlist">Wikimedia Commons has media related to <span style="font-weight: bold; font-style: italic;"><a href="https://commons.wikimedia.org/wiki/Category:Itanium" class="extiw" title="commons:Category:Itanium">Itanium</a></span>.</div></div>
</div>
<ul><li><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/processors/itanium.html">Intel Itanium</a></li>
<li><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/series/451/intel-itanium-processor.html">Intel Itanium Processor Product Specifications</a></li>
<li><a rel="nofollow" class="external text" href="https://www.hpe.com/us/en/servers/hp-ux.html#portfolio">HPE Integrity Servers</a> official web page</li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070223234225/http://www.gelato.unsw.edu.au/IA64wiki/ItaniumInternals">Some undocumented Itanium&#160;2 microarchitectural information</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110706223150/http://sverre.web.cern.ch/sverre/IA64_1.pdf">IA-64 tutorial, including code examples</a> at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>&#32;(archived July 6, 2011)</li>
<li><a rel="nofollow" class="external text" href="https://archive.today/20130103063317/http://www.hp.com/go/integrity">Itanium Docs at HP</a></li>
<li><a rel="nofollow" class="external text" href="https://people.computing.clemson.edu/~mark/epic.html">Historical background for EPIC instruction set architectures</a></li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Intel_processors" title="Special:EditPage/Template:Intel processors"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_processors" title="List of Intel processors">Intel processors</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/List_of_Intel_processors" title="List of Intel processors">Processors</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_processors" title="List of Intel Atom processors">Atom</a></li>
<li><a href="/wiki/List_of_Intel_Celeron_processors" title="List of Intel Celeron processors">Celeron</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_processors" title="List of Intel Pentium processors">Pentium</a>
<ul><li><a href="/wiki/List_of_Intel_Pentium_Pro_processors" title="List of Intel Pentium Pro processors">Pro</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_II_processors" title="List of Intel Pentium II processors">II</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_III_processors" title="List of Intel Pentium III processors">III</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_4_processors" title="List of Intel Pentium 4 processors">4</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_D_processors" title="List of Intel Pentium D processors">D</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_M_processors" title="List of Intel Pentium M processors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Core_processors" title="List of Intel Core processors">Core</a>
<ul><li><a href="/wiki/List_of_Intel_Core_2_processors" title="List of Intel Core 2 processors">2</a></li>
<li><a href="/wiki/List_of_Intel_Core_i3_processors" title="List of Intel Core i3 processors">i3</a></li>
<li><a href="/wiki/List_of_Intel_Core_i5_processors" title="List of Intel Core i5 processors">i5</a></li>
<li><a href="/wiki/List_of_Intel_Core_i7_processors" title="List of Intel Core i7 processors">i7</a></li>
<li><a href="/wiki/List_of_Intel_Core_i9_processors" title="List of Intel Core i9 processors">i9</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors" title="List of Intel Xeon processors">Xeon</a></li>
<li><a href="/wiki/Intel_Quark#List_of_Intel_Quark_processors" title="Intel Quark">Quark</a></li>
<li><a href="/wiki/List_of_Intel_Itanium_processors" title="List of Intel Itanium processors">Itanium</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></li>
<li><a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IA-32" title="IA-32">x86-32</a> (<a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/P5_(microarchitecture)" class="mw-redirect" title="P5 (microarchitecture)">P5</a></li>
<li><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>
<ul><li><a href="/wiki/Pentium_M" title="Pentium M">P6 variant (Pentium M)</a></li>
<li><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">P6 variant (Enhanced Pentium M)</a></li></ul></li>
<li><a href="/wiki/NetBurst" title="NetBurst">NetBurst</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>
<ul><li><a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></li></ul></li>
<li><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
<ul><li><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></li></ul></li>
<li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
<ul><li><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></li></ul></li>
<li><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
<ul><li><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></li></ul></li>
<li><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
<ul><li><a href="/wiki/Cannon_Lake_(microprocessor)" title="Cannon Lake (microprocessor)">Cannon Lake</a></li></ul></li>
<li><a href="/wiki/Sunny_Cove_(microarchitecture)" title="Sunny Cove (microarchitecture)">Sunny Cove</a>
<ul><li><a href="/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a></li></ul></li>
<li><a href="/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a></li>
<li><a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">ULV</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
<ul><li><a href="/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a></li>
<li><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a></li></ul></li>
<li><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>
<ul><li><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></li></ul></li>
<li><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
<ul><li><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Current products</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="x86-64_(64-bit)" scope="row" class="navbox-group" style="width:8.5em"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="/wiki/Intel_Core#12th_generation" title="Intel Core">12th gen</a></li>
<li><a href="/wiki/Intel_Core#13th_generation" title="Intel Core">13th gen</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">pre-x86 (<a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Early <a href="/wiki/X86" title="X86">x86</a> (<a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="/wiki/Intel_80188" title="Intel 80188">80188</a> (1982)</li>
<li><a href="/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X87" title="X87">x87</a> (external <a href="/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="/wiki/80187" class="mw-redirect" title="80187">80187</a></dd>
<dd><a href="/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/I386" title="I386">80386</a>
<ul><li><a href="/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="/wiki/I486" title="I486">80486</a>
<ul><li><a href="/wiki/I486SX" title="I486SX">SX</a></li>
<li><a href="/wiki/Intel_DX2" title="Intel DX2">DX2</a></li>
<li><a href="/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="/wiki/I486SL" title="I486SL">SL</a></li>
<li><a href="/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="/wiki/I486_OverDrive" title="I486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="/wiki/Stealey" title="Stealey">A100/A110</a></li>
<li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li>
<li><a href="/wiki/Atom_(system_on_a_chip)" title="Atom (system on a chip)">SoC</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_(original)" title="Pentium (original)">Original P5</a></li>
<li><a href="/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Intel_Core#Core" title="Intel Core">Core</a></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="/wiki/List_of_Intel_P6-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel P6-based Xeon microprocessors">P6-based</a></li>
<li><a href="/wiki/List_of_Intel_NetBurst-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel NetBurst-based Xeon microprocessors">NetBurst-based</a></li>
<li><a href="/wiki/List_of_Intel_Core-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Core-based Xeon microprocessors">Core-based</a></li></ul></li>
<li><a href="/wiki/Intel_Quark" title="Intel Quark">Quark</a></li>
<li><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/Atom_(system_on_chip)" class="mw-redirect" title="Atom (system on chip)">SoC</a></li>
<li><a href="/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="/wiki/Intel_Core#1st_generation" title="Intel Core">1st gen</a></li>
<li><a href="/wiki/Intel_Core#2nd_generation" title="Intel Core">2nd gen</a></li>
<li><a href="/wiki/Intel_Core#3rd_generation" title="Intel Core">3rd gen</a></li>
<li><a href="/wiki/Intel_Core#4th_generation" title="Intel Core">4th gen</a></li>
<li><a href="/wiki/Intel_Core#5th_generation" title="Intel Core">5th gen</a></li>
<li><a href="/wiki/Intel_Core#6th_generation" title="Intel Core">6th gen</a></li>
<li><a href="/wiki/Intel_Core#7th_generation" title="Intel Core">7th gen</a></li>
<li><a href="/wiki/Intel_Core#8th_generation" title="Intel Core">8th gen</a></li>
<li><a href="/wiki/Intel_Core#9th_generation" title="Intel Core">9th gen</a></li>
<li><a href="/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="/wiki/List_of_Intel_Xeon_processors_(Nehalem-based)" title="List of Intel Xeon processors (Nehalem-based)">Nehalem-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Sandy_Bridge-based)" title="List of Intel Xeon processors (Sandy Bridge-based)">Sandy Bridge-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Ivy_Bridge-based)" title="List of Intel Xeon processors (Ivy Bridge-based)">Ivy Bridge-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Haswell-based)" title="List of Intel Xeon processors (Haswell-based)">Haswell-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Broadwell-based)" title="List of Intel Xeon processors (Broadwell-based)">Broadwell-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Skylake-based)" title="List of Intel Xeon processors (Skylake-based)">Skylake-based</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></dt>
<dd><a class="mw-selflink selflink">Itanium</a></dd>
<dt><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Process%E2%80%93architecture%E2%80%93optimization_model" title="Process–architecture–optimization model">Process–architecture–optimization model</a></li>
<li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">Intel GPUs</a>
<ul><li><a href="/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a href="/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology">Intel HD, UHD, and Iris Graphics</a></li>
<li><a href="/wiki/Intel_Xe" title="Intel Xe">Xe</a></li>
<li><a href="/wiki/Intel_Arc" title="Intel Arc">Arc</a></li></ul></li>
<li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="/wiki/PCI_IDE_ISA_Xcelerator" class="mw-redirect" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="/wiki/Larrabee_(microarchitecture)" title="Larrabee (microarchitecture)">Larrabee</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Processor_technologies" title="Special:EditPage/Template:Processor technologies"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="/wiki/Register%E2%80%93memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Adapteva#Products" class="mw-redirect" title="Adapteva">Epiphany architecture</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="/wiki/Tomasulo%27s_algorithm" title="Tomasulo&#39;s algorithm">Tomasulo's algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="/wiki/Single_program,_multiple_data" title="Single program, multiple data">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system_on_a_chip" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Cypress_PSoC" title="Cypress PSoC">Programmable</a> (PSoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Microcode#Horizontal_microcode" title="Microcode">Horizontal microcode</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/ACPI" title="ACPI">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox authority-control" aria-label="Navbox" style="padding:3px"><table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Help:Authority_control" title="Help:Authority control">Authority control databases</a>: National <span class="mw-valign-text-top noprint" typeof="mw:File/Frameless"><a href="https://www.wikidata.org/wiki/Q390389#identifiers" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></span></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><span class="uid"><a rel="nofollow" class="external text" href="https://catalogue.bnf.fr/ark:/12148/cb14617034z">France</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="https://data.bnf.fr/ark:/12148/cb14617034z">BnF data</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="http://uli.nli.org.il/F/?func=find-b&amp;local_base=NLX10&amp;find_code=UID&amp;request=987007537449505171">Israel</a></span></li>
<li><span class="uid"><a rel="nofollow" class="external text" href="https://id.loc.gov/authorities/sh2003001198">United States</a></span></li></ul>
</div></td></tr></tbody></table></div>
<p class="mw-empty-elt">
</p>
<!-- 
NewPP limit report
Parsed by mw‐api‐ext.eqiad.main‐c6b56bb78‐ldb7m
Cached time: 20231031162604
Cache expiry: 27240
Reduced expiry: true
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 1.948 seconds
Real time usage: 2.216 seconds
Preprocessor visited node count: 19421/1000000
Post‐expand include size: 609575/2097152 bytes
Template argument size: 7393/2097152 bytes
Highest expansion depth: 22/100
Expensive parser function count: 9/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 772833/5000000 bytes
Lua time usage: 1.185/10.000 seconds
Lua memory usage: 9168812/52428800 bytes
Lua Profile:
    ?                                                                160 ms       12.3%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::callParserFunction      160 ms       12.3%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::gsub      140 ms       10.8%
    dataWrapper <mw.lua:672>                                         120 ms        9.2%
    recursiveClone <mwInit.lua:41>                                   100 ms        7.7%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::getExpandedArgument       60 ms        4.6%
    MediaWiki\Extension\Scribunto\Engines\LuaSandbox\LuaSandboxCallback::plain       60 ms        4.6%
    <mw.lua:694>                                                      60 ms        4.6%
    citation0 <Module:Citation/CS1:2536>                              40 ms        3.1%
    gsub                                                              40 ms        3.1%
    [others]                                                         360 ms       27.7%
Number of Wikibase entities loaded: 1/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1867.778      1 -total
 60.17% 1123.911      2 Template:Reflist
 44.28%  826.984    205 Template:Cite_web
 10.67%  199.206      6 Template:Infobox_CPU
  9.76%  182.356      6 Template:Infobox
  7.53%  140.592     36 Template:Cite_news
  5.41%  101.132     10 Template:Navbox
  4.90%   91.497      3 Template:Refn
  4.09%   76.408     72 Template:Unbulleted_list
  4.04%   75.429      1 Template:Intel_processors
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:15454-0!canonical and timestamp 20231031162601 and revision id 1182826157. Rendering was triggered because: api-parse
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Itanium&amp;oldid=1182826157">https://en.wikipedia.org/w/index.php?title=Itanium&amp;oldid=1182826157</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer-related_introductions_in_2001" title="Category:Computer-related introductions in 2001">Computer-related introductions in 2001</a></li><li><a href="/wiki/Category:Intel_microprocessors" title="Category:Intel microprocessors">Intel microprocessors</a></li><li><a href="/wiki/Category:Very_long_instruction_word_computing" title="Category:Very long instruction word computing">Very long instruction word computing</a></li><li><a href="/wiki/Category:64-bit_microprocessors" title="Category:64-bit microprocessors">64-bit microprocessors</a></li><li><a href="/wiki/Category:VLIW_microprocessors" title="Category:VLIW microprocessors">VLIW microprocessors</a></li><li><a href="/wiki/Category:Products_and_services_discontinued_in_2021" title="Category:Products and services discontinued in 2021">Products and services discontinued in 2021</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:CS1_maint:_unfit_URL" title="Category:CS1 maint: unfit URL">CS1 maint: unfit URL</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:Wikipedia_articles_in_need_of_updating_from_April_2017" title="Category:Wikipedia articles in need of updating from April 2017">Wikipedia articles in need of updating from April 2017</a></li><li><a href="/wiki/Category:All_Wikipedia_articles_in_need_of_updating" title="Category:All Wikipedia articles in need of updating">All Wikipedia articles in need of updating</a></li><li><a href="/wiki/Category:Commons_category_link_from_Wikidata" title="Category:Commons category link from Wikidata">Commons category link from Wikidata</a></li><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:Articles_with_BNF_identifiers" title="Category:Articles with BNF identifiers">Articles with BNF identifiers</a></li><li><a href="/wiki/Category:Articles_with_BNFdata_identifiers" title="Category:Articles with BNFdata identifiers">Articles with BNFdata identifiers</a></li><li><a href="/wiki/Category:Articles_with_J9U_identifiers" title="Category:Articles with J9U identifiers">Articles with J9U identifiers</a></li><li><a href="/wiki/Category:Articles_with_LCCN_identifiers" title="Category:Articles with LCCN identifiers">Articles with LCCN identifiers</a></li><li><a href="/wiki/Category:Good_articles" title="Category:Good articles">Good articles</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 31 October 2023, at 16:25<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Itanium&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-settings" id="p-dock-bottom">
	<ul>
		<li>
		
		<button class="cdx-button cdx-button--icon-only vector-limited-width-toggle" id=""><span class="vector-icon mw-ui-icon-fullScreen mw-ui-icon-wikimedia-fullScreen"></span>

<span>Toggle limited content width</span>
</button>
</li>
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw1349","wgBackendResponseTime":156,"wgPageParseReport":{"limitreport":{"cputime":"1.948","walltime":"2.216","ppvisitednodes":{"value":19421,"limit":1000000},"postexpandincludesize":{"value":609575,"limit":2097152},"templateargumentsize":{"value":7393,"limit":2097152},"expansiondepth":{"value":22,"limit":100},"expensivefunctioncount":{"value":9,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":772833,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1867.778      1 -total"," 60.17% 1123.911      2 Template:Reflist"," 44.28%  826.984    205 Template:Cite_web"," 10.67%  199.206      6 Template:Infobox_CPU","  9.76%  182.356      6 Template:Infobox","  7.53%  140.592     36 Template:Cite_news","  5.41%  101.132     10 Template:Navbox","  4.90%   91.497      3 Template:Refn","  4.09%   76.408     72 Template:Unbulleted_list","  4.04%   75.429      1 Template:Intel_processors"]},"scribunto":{"limitreport-timeusage":{"value":"1.185","limit":"10.000"},"limitreport-memusage":{"value":9168812,"limit":52428800},"limitreport-profile":[["?","160","12.3"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::callParserFunction","160","12.3"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::gsub","140","10.8"],["dataWrapper \u003Cmw.lua:672\u003E","120","9.2"],["recursiveClone \u003CmwInit.lua:41\u003E","100","7.7"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::getExpandedArgument","60","4.6"],["MediaWiki\\Extension\\Scribunto\\Engines\\LuaSandbox\\LuaSandboxCallback::plain","60","4.6"],["\u003Cmw.lua:694\u003E","60","4.6"],["citation0 \u003CModule:Citation/CS1:2536\u003E","40","3.1"],["gsub","40","3.1"],["[others]","360","27.7"]]},"cachereport":{"origin":"mw-api-ext.eqiad.main-c6b56bb78-ldb7m","timestamp":"20231031162604","ttl":27240,"transientcontent":true}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Itanium","url":"https:\/\/en.wikipedia.org\/wiki\/Itanium","sameAs":"http:\/\/www.wikidata.org\/entity\/Q390389","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q390389","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2001-12-29T08:00:09Z","dateModified":"2023-10-31T16:25:57Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/f\/fb\/Itanium_logo_-_Final.png","headline":"discontinued family of 64-bit microprocessors developed by HP and Intel"}</script>
</body>
</html>
