<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_stereg.h source code [netbsd/sys/dev/pci/if_stereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ste_frag,ste_rfd,ste_tfd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_stereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_stereg.h.html'>if_stereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_stereg.h,v 1.5 2008/04/28 20:23:55 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_IF_STEREG_H_">_DEV_PCI_IF_STEREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_IF_STEREG_H_" data-ref="_M/_DEV_PCI_IF_STEREG_H_">_DEV_PCI_IF_STEREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register description for the Sundance Tech. ST-201 10/100</i></td></tr>
<tr><th id="37">37</th><td><i> * Ethernet controller.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * ST-201 buffer fragment descriptor.</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td><b>struct</b> <dfn class="type def" id="ste_frag" title='ste_frag' data-ref="ste_frag" data-ref-filename="ste_frag">ste_frag</dfn> {</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ste_frag::frag_addr" title='ste_frag::frag_addr' data-ref="ste_frag::frag_addr" data-ref-filename="ste_frag..frag_addr">frag_addr</dfn>;	<i>/* buffer address */</i></td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ste_frag::frag_len" title='ste_frag::frag_len' data-ref="ste_frag::frag_len" data-ref-filename="ste_frag..frag_len">frag_len</dfn>;	<i>/* buffer length */</i></td></tr>
<tr><th id="46">46</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/FRAG_LEN" data-ref="_M/FRAG_LEN">FRAG_LEN</dfn>	0x00001fff	/* length mask */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/FRAG_LAST" data-ref="_M/FRAG_LAST">FRAG_LAST</dfn>	(1U &lt;&lt; 31)	/* last frag in list */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/*</i></td></tr>
<tr><th id="52">52</th><td><i> * ST-201 Transmit Frame Descriptor.  Note the number of fragments</i></td></tr>
<tr><th id="53">53</th><td><i> * here is arbitrary, but we can't exceed 512 bytes of TFD.</i></td></tr>
<tr><th id="54">54</th><td><i> */</i></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/STE_NTXFRAGS" data-ref="_M/STE_NTXFRAGS">STE_NTXFRAGS</dfn>	16</u></td></tr>
<tr><th id="56">56</th><td><b>struct</b> <dfn class="type def" id="ste_tfd" title='ste_tfd' data-ref="ste_tfd" data-ref-filename="ste_tfd">ste_tfd</dfn> {</td></tr>
<tr><th id="57">57</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ste_tfd::tfd_next" title='ste_tfd::tfd_next' data-ref="ste_tfd::tfd_next" data-ref-filename="ste_tfd..tfd_next">tfd_next</dfn>;	<i>/* next TFD in list */</i></td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ste_tfd::tfd_control" title='ste_tfd::tfd_control' data-ref="ste_tfd::tfd_control" data-ref-filename="ste_tfd..tfd_control">tfd_control</dfn>;	<i>/* control bits */</i></td></tr>
<tr><th id="59">59</th><td>					<i>/* the buffer fragments */</i></td></tr>
<tr><th id="60">60</th><td>	<b>struct</b> <a class="type" href="#ste_frag" title='ste_frag' data-ref="ste_frag" data-ref-filename="ste_frag">ste_frag</a> <dfn class="decl field" id="ste_tfd::tfd_frags" title='ste_tfd::tfd_frags' data-ref="ste_tfd::tfd_frags" data-ref-filename="ste_tfd..tfd_frags">tfd_frags</dfn>[<a class="macro" href="#55" title="16" data-ref="_M/STE_NTXFRAGS">STE_NTXFRAGS</a>];</td></tr>
<tr><th id="61">61</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign_dword" data-ref="_M/TFD_WordAlign_dword">TFD_WordAlign_dword</dfn>	0		/* align to dword in TxFIFO */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign_word" data-ref="_M/TFD_WordAlign_word">TFD_WordAlign_word</dfn>	2		/* align to word in TxFIFO */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign_disable" data-ref="_M/TFD_WordAlign_disable">TFD_WordAlign_disable</dfn>	1		/* disable alignment */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/TFD_FrameId" data-ref="_M/TFD_FrameId">TFD_FrameId</dfn>(x)		((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/TFD_FrameId_MAX" data-ref="_M/TFD_FrameId_MAX">TFD_FrameId_MAX</dfn>		0xff</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/TFD_FcsAppendDisable" data-ref="_M/TFD_FcsAppendDisable">TFD_FcsAppendDisable</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/TFD_TxIndicate" data-ref="_M/TFD_TxIndicate">TFD_TxIndicate</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/TFD_TxDMAComplete" data-ref="_M/TFD_TxDMAComplete">TFD_TxDMAComplete</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/TFD_TxDMAIndicate" data-ref="_M/TFD_TxDMAIndicate">TFD_TxDMAIndicate</dfn>	(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * ST-201 Receive Frame Descriptor.  Note the number of fragments</i></td></tr>
<tr><th id="75">75</th><td><i> * here is arbitrary (we only use one), but we can't exceed 512</i></td></tr>
<tr><th id="76">76</th><td><i> * bytes of RFD.</i></td></tr>
<tr><th id="77">77</th><td><i> */</i></td></tr>
<tr><th id="78">78</th><td><b>struct</b> <dfn class="type def" id="ste_rfd" title='ste_rfd' data-ref="ste_rfd" data-ref-filename="ste_rfd">ste_rfd</dfn> {</td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ste_rfd::rfd_next" title='ste_rfd::rfd_next' data-ref="ste_rfd::rfd_next" data-ref-filename="ste_rfd..rfd_next">rfd_next</dfn>;	<i>/* next RFD in list */</i></td></tr>
<tr><th id="80">80</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ste_rfd::rfd_status" title='ste_rfd::rfd_status' data-ref="ste_rfd::rfd_status" data-ref-filename="ste_rfd..rfd_status">rfd_status</dfn>;	<i>/* status bits */</i></td></tr>
<tr><th id="81">81</th><td>	<b>struct</b> <a class="type" href="#ste_frag" title='ste_frag' data-ref="ste_frag" data-ref-filename="ste_frag">ste_frag</a> <dfn class="decl field" id="ste_rfd::rfd_frag" title='ste_rfd::rfd_frag' data-ref="ste_rfd::rfd_frag" data-ref-filename="ste_rfd..rfd_frag">rfd_frag</dfn>;	<i>/* the buffer */</i></td></tr>
<tr><th id="82">82</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxDMAFrameLen" data-ref="_M/RFD_RxDMAFrameLen">RFD_RxDMAFrameLen</dfn>(x)	((x) &amp; FRAG_LEN)</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxFrameError" data-ref="_M/RFD_RxFrameError">RFD_RxFrameError</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxDMAComplete" data-ref="_M/RFD_RxDMAComplete">RFD_RxDMAComplete</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxFIFOOverrun" data-ref="_M/RFD_RxFIFOOverrun">RFD_RxFIFOOverrun</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxRuntFrame" data-ref="_M/RFD_RxRuntFrame">RFD_RxRuntFrame</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxAlignmentError" data-ref="_M/RFD_RxAlignmentError">RFD_RxAlignmentError</dfn>	(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxFCSError" data-ref="_M/RFD_RxFCSError">RFD_RxFCSError</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxOversizedFrame" data-ref="_M/RFD_RxOversizedFrame">RFD_RxOversizedFrame</dfn>	(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/RFD_DribbleBits" data-ref="_M/RFD_DribbleBits">RFD_DribbleBits</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxDMAOverflow" data-ref="_M/RFD_RxDMAOverflow">RFD_RxDMAOverflow</dfn>	(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/RFD_ImpliedBufferEnable" data-ref="_M/RFD_ImpliedBufferEnable">RFD_ImpliedBufferEnable</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/*</i></td></tr>
<tr><th id="97">97</th><td><i> * PCI configuration registers used by the ST-201.</i></td></tr>
<tr><th id="98">98</th><td><i> */</i></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/STE_PCI_IOBA" data-ref="_M/STE_PCI_IOBA">STE_PCI_IOBA</dfn>		(PCI_MAPREG_START + 0x00)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/STE_PCI_MMBA" data-ref="_M/STE_PCI_MMBA">STE_PCI_MMBA</dfn>		(PCI_MAPREG_START + 0x04)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/*</i></td></tr>
<tr><th id="104">104</th><td><i> * EEPROM offsets.</i></td></tr>
<tr><th id="105">105</th><td><i> */</i></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_ConfigParam" data-ref="_M/STE_EEPROM_ConfigParam">STE_EEPROM_ConfigParam</dfn>		0x00</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_AsicCtrl" data-ref="_M/STE_EEPROM_AsicCtrl">STE_EEPROM_AsicCtrl</dfn>		0x02</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_SubSystemVendorId" data-ref="_M/STE_EEPROM_SubSystemVendorId">STE_EEPROM_SubSystemVendorId</dfn>	0x04</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_SubSystemId" data-ref="_M/STE_EEPROM_SubSystemId">STE_EEPROM_SubSystemId</dfn>		0x06</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_StationAddress0" data-ref="_M/STE_EEPROM_StationAddress0">STE_EEPROM_StationAddress0</dfn>	0x10</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_StationAddress1" data-ref="_M/STE_EEPROM_StationAddress1">STE_EEPROM_StationAddress1</dfn>	0x12</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/STE_EEPROM_StationAddress2" data-ref="_M/STE_EEPROM_StationAddress2">STE_EEPROM_StationAddress2</dfn>	0x14</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/*</i></td></tr>
<tr><th id="115">115</th><td><i> * The ST-201 register space.</i></td></tr>
<tr><th id="116">116</th><td><i> */</i></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/STE_DMACtrl" data-ref="_M/STE_DMACtrl">STE_DMACtrl</dfn>		0x00	/* 32-bit */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/DC_RxDMAHalted" data-ref="_M/DC_RxDMAHalted">DC_RxDMAHalted</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/DC_TxDMACmplReq" data-ref="_M/DC_TxDMACmplReq">DC_TxDMACmplReq</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/DC_TxDMAHalted" data-ref="_M/DC_TxDMAHalted">DC_TxDMAHalted</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/DC_RxDMAComplete" data-ref="_M/DC_RxDMAComplete">DC_RxDMAComplete</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/DC_TxDMAComplete" data-ref="_M/DC_TxDMAComplete">DC_TxDMAComplete</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/DC_RxDMAHalt" data-ref="_M/DC_RxDMAHalt">DC_RxDMAHalt</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/DC_RxDMAResume" data-ref="_M/DC_RxDMAResume">DC_RxDMAResume</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/DC_TxDMAHalt" data-ref="_M/DC_TxDMAHalt">DC_TxDMAHalt</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/DC_TxDMAResume" data-ref="_M/DC_TxDMAResume">DC_TxDMAResume</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/DC_TxDMAInProg" data-ref="_M/DC_TxDMAInProg">DC_TxDMAInProg</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/DC_DMAHaltBusy" data-ref="_M/DC_DMAHaltBusy">DC_DMAHaltBusy</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/DC_RxEarlyEnable" data-ref="_M/DC_RxEarlyEnable">DC_RxEarlyEnable</dfn>	(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/DC_CountdownSpeed" data-ref="_M/DC_CountdownSpeed">DC_CountdownSpeed</dfn>	(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/DC_CountdownMode" data-ref="_M/DC_CountdownMode">DC_CountdownMode</dfn>	(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/DC_MWIDisable" data-ref="_M/DC_MWIDisable">DC_MWIDisable</dfn>		(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/DC_RxDMAOverrunFrame" data-ref="_M/DC_RxDMAOverrunFrame">DC_RxDMAOverrunFrame</dfn>	(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/DC_CountdownIntEnable" data-ref="_M/DC_CountdownIntEnable">DC_CountdownIntEnable</dfn>	(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/DC_TargetAbort" data-ref="_M/DC_TargetAbort">DC_TargetAbort</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/DC_MasterAbort" data-ref="_M/DC_MasterAbort">DC_MasterAbort</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/STE_TxDMAListPtr" data-ref="_M/STE_TxDMAListPtr">STE_TxDMAListPtr</dfn>	0x04	/* 32-bit */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/STE_TxDMABurstThresh" data-ref="_M/STE_TxDMABurstThresh">STE_TxDMABurstThresh</dfn>	0x08	/* 8-bit */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/STE_TxDMAUrgentThresh" data-ref="_M/STE_TxDMAUrgentThresh">STE_TxDMAUrgentThresh</dfn>	0x09	/* 8-bit */</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/STE_TxDMAPollPeriod" data-ref="_M/STE_TxDMAPollPeriod">STE_TxDMAPollPeriod</dfn>	0x0a	/* 8-bit */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/STE_RxDMAStatus" data-ref="_M/STE_RxDMAStatus">STE_RxDMAStatus</dfn>		0x0c	/* 32-bit */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxDMAFrameLen" data-ref="_M/RDS_RxDMAFrameLen">RDS_RxDMAFrameLen</dfn>(x)	((x) &amp; 0x1fff)</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxFrameError" data-ref="_M/RDS_RxFrameError">RDS_RxFrameError</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxDMAComplete" data-ref="_M/RDS_RxDMAComplete">RDS_RxDMAComplete</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxFIFOOverrun" data-ref="_M/RDS_RxFIFOOverrun">RDS_RxFIFOOverrun</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxRuntFrame" data-ref="_M/RDS_RxRuntFrame">RDS_RxRuntFrame</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxAlignmentError" data-ref="_M/RDS_RxAlignmentError">RDS_RxAlignmentError</dfn>	(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxFCSError" data-ref="_M/RDS_RxFCSError">RDS_RxFCSError</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxOversizedFrame" data-ref="_M/RDS_RxOversizedFrame">RDS_RxOversizedFrame</dfn>	(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/RDS_DribbleBits" data-ref="_M/RDS_DribbleBits">RDS_DribbleBits</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxDMAOverflow" data-ref="_M/RDS_RxDMAOverflow">RDS_RxDMAOverflow</dfn>	(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/STE_RxDMAListPtr" data-ref="_M/STE_RxDMAListPtr">STE_RxDMAListPtr</dfn>	0x10	/* 32-bit */</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/STE_RxDMABurstThresh" data-ref="_M/STE_RxDMABurstThresh">STE_RxDMABurstThresh</dfn>	0x14	/* 8-bit */</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/STE_RxDMAUrgentThresh" data-ref="_M/STE_RxDMAUrgentThresh">STE_RxDMAUrgentThresh</dfn>	0x15	/* 8-bit */</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/STE_RxDMAPollPeriod" data-ref="_M/STE_RxDMAPollPeriod">STE_RxDMAPollPeriod</dfn>	0x16	/* 8-bit */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/STE_DebugCtrl" data-ref="_M/STE_DebugCtrl">STE_DebugCtrl</dfn>		0x1a	/* 16-bit */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO0Ctrl" data-ref="_M/DC_GPIO0Ctrl">DC_GPIO0Ctrl</dfn>		(1U &lt;&lt; 0)	/* 1 = input */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO1Ctrl" data-ref="_M/DC_GPIO1Ctrl">DC_GPIO1Ctrl</dfn>		(1U &lt;&lt; 1)	/* 1 = input */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO0" data-ref="_M/DC_GPIO0">DC_GPIO0</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO1" data-ref="_M/DC_GPIO1">DC_GPIO1</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/STE_AsicCtrl" data-ref="_M/STE_AsicCtrl">STE_AsicCtrl</dfn>		0x30	/* 32-bit */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/AC_ExpRomSize" data-ref="_M/AC_ExpRomSize">AC_ExpRomSize</dfn>		(1U &lt;&lt; 1)	/* 0 = 32K, 1 = 64K */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/AC_TxLargeEnable" data-ref="_M/AC_TxLargeEnable">AC_TxLargeEnable</dfn>	(1U &lt;&lt; 2)	/* &gt; 2K */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AC_RxLargeEnable" data-ref="_M/AC_RxLargeEnable">AC_RxLargeEnable</dfn>	(1U &lt;&lt; 3)	/* &gt; 2K */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AC_ExpRomDisable" data-ref="_M/AC_ExpRomDisable">AC_ExpRomDisable</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/AC_PhySpeed10" data-ref="_M/AC_PhySpeed10">AC_PhySpeed10</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AC_PhySpeed100" data-ref="_M/AC_PhySpeed100">AC_PhySpeed100</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia" data-ref="_M/AC_PhyMedia">AC_PhyMedia</dfn>(x)		(((x) &gt;&gt; 7) &amp; 0x7)</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia_10T" data-ref="_M/AC_PhyMedia_10T">AC_PhyMedia_10T</dfn>		1</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia_100T" data-ref="_M/AC_PhyMedia_100T">AC_PhyMedia_100T</dfn>	2</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia_10_100T" data-ref="_M/AC_PhyMedia_10_100T">AC_PhyMedia_10_100T</dfn>	3</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia_10F" data-ref="_M/AC_PhyMedia_10F">AC_PhyMedia_10F</dfn>		5</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia_100F" data-ref="_M/AC_PhyMedia_100F">AC_PhyMedia_100F</dfn>	6</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia_10_100F" data-ref="_M/AC_PhyMedia_10_100F">AC_PhyMedia_10_100F</dfn>	7</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AC_ForcedConfig" data-ref="_M/AC_ForcedConfig">AC_ForcedConfig</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0x7)</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AC_D3ResetDisable" data-ref="_M/AC_D3ResetDisable">AC_D3ResetDisable</dfn>	(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/AC_SpeedupMode" data-ref="_M/AC_SpeedupMode">AC_SpeedupMode</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AC_LEDMode" data-ref="_M/AC_LEDMode">AC_LEDMode</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AC_RstOutPolarity" data-ref="_M/AC_RstOutPolarity">AC_RstOutPolarity</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AC_GlobalReset" data-ref="_M/AC_GlobalReset">AC_GlobalReset</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AC_RxReset" data-ref="_M/AC_RxReset">AC_RxReset</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AC_TxReset" data-ref="_M/AC_TxReset">AC_TxReset</dfn>		(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AC_DMA" data-ref="_M/AC_DMA">AC_DMA</dfn>			(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AC_FIFO" data-ref="_M/AC_FIFO">AC_FIFO</dfn>			(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AC_Network" data-ref="_M/AC_Network">AC_Network</dfn>		(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AC_Host" data-ref="_M/AC_Host">AC_Host</dfn>			(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AC_AutoInit" data-ref="_M/AC_AutoInit">AC_AutoInit</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/AC_RstOut" data-ref="_M/AC_RstOut">AC_RstOut</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/AC_InterruptRequest" data-ref="_M/AC_InterruptRequest">AC_InterruptRequest</dfn>	(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/AC_ResetBusy" data-ref="_M/AC_ResetBusy">AC_ResetBusy</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/STE_EepromData" data-ref="_M/STE_EepromData">STE_EepromData</dfn>		0x34	/* 16-bit */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/STE_EepromCtrl" data-ref="_M/STE_EepromCtrl">STE_EepromCtrl</dfn>		0x36	/* 16-bit */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/EC_EepromAddress" data-ref="_M/EC_EepromAddress">EC_EepromAddress</dfn>(x)	((x) &amp; 0xff)</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/EC_EepromOpcode" data-ref="_M/EC_EepromOpcode">EC_EepromOpcode</dfn>(x)	((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_WE" data-ref="_M/EC_OP_WE">EC_OP_WE</dfn>		0</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_W" data-ref="_M/EC_OP_W">EC_OP_W</dfn>			1</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_R" data-ref="_M/EC_OP_R">EC_OP_R</dfn>			2</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_E" data-ref="_M/EC_OP_E">EC_OP_E</dfn>			3</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/EC_EepromBusy" data-ref="_M/EC_EepromBusy">EC_EepromBusy</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/STE_FIFOCtrl" data-ref="_M/STE_FIFOCtrl">STE_FIFOCtrl</dfn>		0x3a	/* 16-bit */</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/FC_RAMTestMode" data-ref="_M/FC_RAMTestMode">FC_RAMTestMode</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/FC_RxOverrunFrame" data-ref="_M/FC_RxOverrunFrame">FC_RxOverrunFrame</dfn>	(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/FC_RxFIFOFull" data-ref="_M/FC_RxFIFOFull">FC_RxFIFOFull</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/FC_Transmitting" data-ref="_M/FC_Transmitting">FC_Transmitting</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/FC_Receiving" data-ref="_M/FC_Receiving">FC_Receiving</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/STE_TxStartThresh" data-ref="_M/STE_TxStartThresh">STE_TxStartThresh</dfn>	0x3c	/* 16-bit */</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/STE_RxEarlyThresh" data-ref="_M/STE_RxEarlyThresh">STE_RxEarlyThresh</dfn>	0x3e	/* 16-bit */</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/STE_ExpRomAddr" data-ref="_M/STE_ExpRomAddr">STE_ExpRomAddr</dfn>		0x40	/* 32-bit */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/STE_ExpRomData" data-ref="_M/STE_ExpRomData">STE_ExpRomData</dfn>		0x44	/* 8-bit */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/STE_WakeEvent" data-ref="_M/STE_WakeEvent">STE_WakeEvent</dfn>		0x45	/* 8-bit */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/WE_WakePktEnable" data-ref="_M/WE_WakePktEnable">WE_WakePktEnable</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/WE_MagicPktEnable" data-ref="_M/WE_MagicPktEnable">WE_MagicPktEnable</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/WE_LinkEventEnable" data-ref="_M/WE_LinkEventEnable">WE_LinkEventEnable</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/WE_WakePolarity" data-ref="_M/WE_WakePolarity">WE_WakePolarity</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/WE_WakePktEvent" data-ref="_M/WE_WakePktEvent">WE_WakePktEvent</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/WE_MagicPktEvent" data-ref="_M/WE_MagicPktEvent">WE_MagicPktEvent</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/WE_LinkEvent" data-ref="_M/WE_LinkEvent">WE_LinkEvent</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/WE_WakeOnLanEnable" data-ref="_M/WE_WakeOnLanEnable">WE_WakeOnLanEnable</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/STE_TxStatus" data-ref="_M/STE_TxStatus">STE_TxStatus</dfn>		0x46	/* 8-bit */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/TS_TxReleaseError" data-ref="_M/TS_TxReleaseError">TS_TxReleaseError</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/TS_TxStatusOverflow" data-ref="_M/TS_TxStatusOverflow">TS_TxStatusOverflow</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/TS_MaxCollisions" data-ref="_M/TS_MaxCollisions">TS_MaxCollisions</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/TS_TxUnderrun" data-ref="_M/TS_TxUnderrun">TS_TxUnderrun</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/TS_TxIndicateReqd" data-ref="_M/TS_TxIndicateReqd">TS_TxIndicateReqd</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/TS_TxComplete" data-ref="_M/TS_TxComplete">TS_TxComplete</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/STE_TxFrameId" data-ref="_M/STE_TxFrameId">STE_TxFrameId</dfn>		0x47	/* 8-bit */</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/STE_Countdown" data-ref="_M/STE_Countdown">STE_Countdown</dfn>		0x48	/* 16-bit */</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/STE_IntStatusAck" data-ref="_M/STE_IntStatusAck">STE_IntStatusAck</dfn>	0x4a	/* 16-bit */</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/STE_IntEnable" data-ref="_M/STE_IntEnable">STE_IntEnable</dfn>		0x4c	/* 16-bit */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/IE_HostError" data-ref="_M/IE_HostError">IE_HostError</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/IE_TxComplete" data-ref="_M/IE_TxComplete">IE_TxComplete</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/IE_MACControlFrame" data-ref="_M/IE_MACControlFrame">IE_MACControlFrame</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/IE_RxComplete" data-ref="_M/IE_RxComplete">IE_RxComplete</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/IE_RxEarly" data-ref="_M/IE_RxEarly">IE_RxEarly</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/IE_IntRequested" data-ref="_M/IE_IntRequested">IE_IntRequested</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/IE_UpdateStats" data-ref="_M/IE_UpdateStats">IE_UpdateStats</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/IE_LinkEvent" data-ref="_M/IE_LinkEvent">IE_LinkEvent</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/IE_TxDMAComplete" data-ref="_M/IE_TxDMAComplete">IE_TxDMAComplete</dfn>	(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/IE_RxDMAComplete" data-ref="_M/IE_RxDMAComplete">IE_RxDMAComplete</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/STE_IntStatus" data-ref="_M/STE_IntStatus">STE_IntStatus</dfn>		0x4e	/* 16-bit */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/IS_InterruptStatus" data-ref="_M/IS_InterruptStatus">IS_InterruptStatus</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/STE_MacCtrl0" data-ref="_M/STE_MacCtrl0">STE_MacCtrl0</dfn>		0x50	/* 16-bit */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/MC0_IFSSelect" data-ref="_M/MC0_IFSSelect">MC0_IFSSelect</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/MC0_FullDuplexEnable" data-ref="_M/MC0_FullDuplexEnable">MC0_FullDuplexEnable</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/MC0_RcvLargeFrames" data-ref="_M/MC0_RcvLargeFrames">MC0_RcvLargeFrames</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/MC0_FlowControlEnable" data-ref="_M/MC0_FlowControlEnable">MC0_FlowControlEnable</dfn>	(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/MC0_RcvFCS" data-ref="_M/MC0_RcvFCS">MC0_RcvFCS</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/MC0_FIFOLoopback" data-ref="_M/MC0_FIFOLoopback">MC0_FIFOLoopback</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/MC0_MACLoopback" data-ref="_M/MC0_MACLoopback">MC0_MACLoopback</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/STE_MacCtrl1" data-ref="_M/STE_MacCtrl1">STE_MacCtrl1</dfn>		0x52	/* 16-bit */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/MC1_CollsionDetect" data-ref="_M/MC1_CollsionDetect">MC1_CollsionDetect</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/MC1_CarrierSense" data-ref="_M/MC1_CarrierSense">MC1_CarrierSense</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxInProg" data-ref="_M/MC1_TxInProg">MC1_TxInProg</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxError" data-ref="_M/MC1_TxError">MC1_TxError</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/MC1_StatisticsEnable" data-ref="_M/MC1_StatisticsEnable">MC1_StatisticsEnable</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/MC1_StatisticsDisable" data-ref="_M/MC1_StatisticsDisable">MC1_StatisticsDisable</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/MC1_StatisticsEnabled" data-ref="_M/MC1_StatisticsEnabled">MC1_StatisticsEnabled</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxEnable" data-ref="_M/MC1_TxEnable">MC1_TxEnable</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxDisable" data-ref="_M/MC1_TxDisable">MC1_TxDisable</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxEnabled" data-ref="_M/MC1_TxEnabled">MC1_TxEnabled</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/MC1_RxEnable" data-ref="_M/MC1_RxEnable">MC1_RxEnable</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/MC1_RxDisable" data-ref="_M/MC1_RxDisable">MC1_RxDisable</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/MC1_RxEnabled" data-ref="_M/MC1_RxEnabled">MC1_RxEnabled</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/MC1_Paused" data-ref="_M/MC1_Paused">MC1_Paused</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/STE_StationAddress0" data-ref="_M/STE_StationAddress0">STE_StationAddress0</dfn>	0x54	/* 16-bit */</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/STE_StationAddress1" data-ref="_M/STE_StationAddress1">STE_StationAddress1</dfn>	0x56	/* 16-bit */</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/STE_StationAddress2" data-ref="_M/STE_StationAddress2">STE_StationAddress2</dfn>	0x58	/* 16-bit */</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/STE_MaxFrameSize" data-ref="_M/STE_MaxFrameSize">STE_MaxFrameSize</dfn>	0x5a	/* 16-bit */</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/STE_ReceiveMode" data-ref="_M/STE_ReceiveMode">STE_ReceiveMode</dfn>		0x5c	/* 8-bit */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveUnicast" data-ref="_M/RM_ReceiveUnicast">RM_ReceiveUnicast</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveMulticast" data-ref="_M/RM_ReceiveMulticast">RM_ReceiveMulticast</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveBroadcast" data-ref="_M/RM_ReceiveBroadcast">RM_ReceiveBroadcast</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveAllFrames" data-ref="_M/RM_ReceiveAllFrames">RM_ReceiveAllFrames</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveMulticastHash" data-ref="_M/RM_ReceiveMulticastHash">RM_ReceiveMulticastHash</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveIPMulticast" data-ref="_M/RM_ReceiveIPMulticast">RM_ReceiveIPMulticast</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/STE_TxReleaseThresh" data-ref="_M/STE_TxReleaseThresh">STE_TxReleaseThresh</dfn>	0x5d	/* 8-bit */</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/STE_PhyCtrl" data-ref="_M/STE_PhyCtrl">STE_PhyCtrl</dfn>		0x5e	/* 8-bit */</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/PC_MgmtClk" data-ref="_M/PC_MgmtClk">PC_MgmtClk</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/PC_MgmtData" data-ref="_M/PC_MgmtData">PC_MgmtData</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/PC_MgmtDir" data-ref="_M/PC_MgmtDir">PC_MgmtDir</dfn>		(1U &lt;&lt; 2)	/* 1 = MAC-&gt;Phy */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/PC_DisableClk25" data-ref="_M/PC_DisableClk25">PC_DisableClk25</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/PC_PhyDuplexPolarity" data-ref="_M/PC_PhyDuplexPolarity">PC_PhyDuplexPolarity</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/PC_PhyDuplexStatus" data-ref="_M/PC_PhyDuplexStatus">PC_PhyDuplexStatus</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/PC_PhySpeedStatus" data-ref="_M/PC_PhySpeedStatus">PC_PhySpeedStatus</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/PC_PhyLinkStatus" data-ref="_M/PC_PhyLinkStatus">PC_PhyLinkStatus</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/STE_HashTable0" data-ref="_M/STE_HashTable0">STE_HashTable0</dfn>		0x60	/* 16-bit */</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/STE_HashTable1" data-ref="_M/STE_HashTable1">STE_HashTable1</dfn>		0x62	/* 16-bit */</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/STE_HashTable2" data-ref="_M/STE_HashTable2">STE_HashTable2</dfn>		0x64	/* 16-bit */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/STE_HashTable3" data-ref="_M/STE_HashTable3">STE_HashTable3</dfn>		0x66	/* 16-bit */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/STE_OctetsReceivedOk0" data-ref="_M/STE_OctetsReceivedOk0">STE_OctetsReceivedOk0</dfn>	0x68	/* 16-bit */</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/STE_OctetsReceivedOk1" data-ref="_M/STE_OctetsReceivedOk1">STE_OctetsReceivedOk1</dfn>	0x6a	/* 16-bit */</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/STE_OctetsTransmittedOk0" data-ref="_M/STE_OctetsTransmittedOk0">STE_OctetsTransmittedOk0</dfn> 0x6c	/* 16-bit */</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/STE_OctetsTransmittedOk1" data-ref="_M/STE_OctetsTransmittedOk1">STE_OctetsTransmittedOk1</dfn> 0x6e	/* 16-bit */</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/STE_FramesTransmittedOK" data-ref="_M/STE_FramesTransmittedOK">STE_FramesTransmittedOK</dfn>	0x70	/* 16-bit */</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/STE_FramesReceivedOK" data-ref="_M/STE_FramesReceivedOK">STE_FramesReceivedOK</dfn>	0x72	/* 16-bit */</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/STE_CarrierSenseErrors" data-ref="_M/STE_CarrierSenseErrors">STE_CarrierSenseErrors</dfn>	0x74	/* 8-bit */</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/STE_LateCollisions" data-ref="_M/STE_LateCollisions">STE_LateCollisions</dfn>	0x75	/* 8-bit */</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/STE_MultipleColFrames" data-ref="_M/STE_MultipleColFrames">STE_MultipleColFrames</dfn>	0x76	/* 8-bit */</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/STE_SingleColFrames" data-ref="_M/STE_SingleColFrames">STE_SingleColFrames</dfn>	0x77	/* 8-bit */</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/STE_FramesWDeferredXmt" data-ref="_M/STE_FramesWDeferredXmt">STE_FramesWDeferredXmt</dfn>	0x78	/* 8-bit */</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/STE_FramesLostRxErrors" data-ref="_M/STE_FramesLostRxErrors">STE_FramesLostRxErrors</dfn>	0x79	/* 8-bit */</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/STE_FramesWExDeferral" data-ref="_M/STE_FramesWExDeferral">STE_FramesWExDeferral</dfn>	0x7a	/* 8-bit */</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/STE_FramesXbortXSColls" data-ref="_M/STE_FramesXbortXSColls">STE_FramesXbortXSColls</dfn>	0x7b	/* 8-bit */</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/STE_BcstFramesXmtdOk" data-ref="_M/STE_BcstFramesXmtdOk">STE_BcstFramesXmtdOk</dfn>	0x7c	/* 8-bit */</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/STE_BcstFramesRcvdOk" data-ref="_M/STE_BcstFramesRcvdOk">STE_BcstFramesRcvdOk</dfn>	0x7d	/* 8-bit */</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/STE_McstFramesXmtdOk" data-ref="_M/STE_McstFramesXmtdOk">STE_McstFramesXmtdOk</dfn>	0x7e	/* 8-bit */</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/STE_McstFramesRcvdOk" data-ref="_M/STE_McstFramesRcvdOk">STE_McstFramesRcvdOk</dfn>	0x7f	/* 8-bit */</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_PCI_IF_STEREG_H_ */</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_ste.c.html'>netbsd/sys/dev/pci/if_ste.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
