$date
  Tue Dec 10 20:47:30 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module shift_register_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # d $end
$var reg 4 $ q[3:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' d $end
$var reg 4 ( q[3:0] $end
$var reg 4 ) shift_reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
bUUUU $
U%
U&
U'
bUUUU (
bUUUU )
