# Circuito de 8bits de entrada para carragemento, manter dados e contador UP/DOWN
com sa√≠da para 2 displays de 7-segmentos

## Consumo Area FPGA
- Pinos: 22 (5 debug) 
    # INPUT: inN, inZ, OP[4]
    # OUTPUT: loadREM, loadRI, loadRDM, loadAC, loadNZ, loadPC, read, write, incPC, sel, ALU (Y, ADD, AND, OR, NOT)
    # CLOCK: clk
    # DEBUG OUTPUT: HLT, goto, count[3]

- Logic Elements: 38
    # Combinacionais: 34
    # registradores: 0
    # combinacional com registrador: 4
    # LUTs: 
	- 4 inputs: 28
	- 3 inputs: 7
	- <3 inputs: 3
	- registradores: 4

## Atraso Clock
- design-wide TNS: 
    # setup: -1.949 
    # hold: 0.00
    # minimum pulse width: -7.224

- worst-case slack:
    # setup: -1.040
    # hold: 0.187
    # minimum pulse width: -3.000