
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 2013.3 EDK_P.20131013
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000

/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 8

/* Definitions for peripheral AXI_BRAM_AUX */
#define XPAR_AXI_BRAM_AUX_DEVICE_ID 0
#define XPAR_AXI_BRAM_AUX_DATA_WIDTH 64
#define XPAR_AXI_BRAM_AUX_ECC 0
#define XPAR_AXI_BRAM_AUX_FAULT_INJECT 0
#define XPAR_AXI_BRAM_AUX_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_AUX_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_AUX_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_AUX_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_AUX_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_AUX_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_AUX_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_AUX_S_AXI_BASEADDR 0x80070000
#define XPAR_AXI_BRAM_AUX_S_AXI_HIGHADDR 0x80073FFF
#define XPAR_AXI_BRAM_AUX_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_AUX_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_FRAME */
#define XPAR_AXI_BRAM_FRAME_DEVICE_ID 1
#define XPAR_AXI_BRAM_FRAME_DATA_WIDTH 64
#define XPAR_AXI_BRAM_FRAME_ECC 0
#define XPAR_AXI_BRAM_FRAME_FAULT_INJECT 0
#define XPAR_AXI_BRAM_FRAME_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_FRAME_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_FRAME_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_FRAME_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_FRAME_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_FRAME_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_FRAME_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_FRAME_S_AXI_BASEADDR 0x80000000
#define XPAR_AXI_BRAM_FRAME_S_AXI_HIGHADDR 0x80001FFF
#define XPAR_AXI_BRAM_FRAME_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_FRAME_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_MEAN0 */
#define XPAR_AXI_BRAM_MEAN0_DEVICE_ID 2
#define XPAR_AXI_BRAM_MEAN0_DATA_WIDTH 64
#define XPAR_AXI_BRAM_MEAN0_ECC 0
#define XPAR_AXI_BRAM_MEAN0_FAULT_INJECT 0
#define XPAR_AXI_BRAM_MEAN0_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN0_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN0_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN0_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_MEAN0_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_MEAN0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_MEAN0_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_MEAN0_S_AXI_BASEADDR 0x80010000
#define XPAR_AXI_BRAM_MEAN0_S_AXI_HIGHADDR 0x80013FFF
#define XPAR_AXI_BRAM_MEAN0_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_MEAN0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_MEAN1 */
#define XPAR_AXI_BRAM_MEAN1_DEVICE_ID 3
#define XPAR_AXI_BRAM_MEAN1_DATA_WIDTH 64
#define XPAR_AXI_BRAM_MEAN1_ECC 0
#define XPAR_AXI_BRAM_MEAN1_FAULT_INJECT 0
#define XPAR_AXI_BRAM_MEAN1_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN1_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN1_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN1_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_MEAN1_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_MEAN1_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_MEAN1_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_MEAN1_S_AXI_BASEADDR 0x80020000
#define XPAR_AXI_BRAM_MEAN1_S_AXI_HIGHADDR 0x80023FFF
#define XPAR_AXI_BRAM_MEAN1_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_MEAN1_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_MEAN2 */
#define XPAR_AXI_BRAM_MEAN2_DEVICE_ID 4
#define XPAR_AXI_BRAM_MEAN2_DATA_WIDTH 64
#define XPAR_AXI_BRAM_MEAN2_ECC 0
#define XPAR_AXI_BRAM_MEAN2_FAULT_INJECT 0
#define XPAR_AXI_BRAM_MEAN2_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN2_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN2_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_MEAN2_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_MEAN2_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_MEAN2_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_MEAN2_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_MEAN2_S_AXI_BASEADDR 0x80030000
#define XPAR_AXI_BRAM_MEAN2_S_AXI_HIGHADDR 0x80033FFF
#define XPAR_AXI_BRAM_MEAN2_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_MEAN2_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_OUTMASK */
#define XPAR_AXI_BRAM_OUTMASK_DEVICE_ID 5
#define XPAR_AXI_BRAM_OUTMASK_DATA_WIDTH 64
#define XPAR_AXI_BRAM_OUTMASK_ECC 0
#define XPAR_AXI_BRAM_OUTMASK_FAULT_INJECT 0
#define XPAR_AXI_BRAM_OUTMASK_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_OUTMASK_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_OUTMASK_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_OUTMASK_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_OUTMASK_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_OUTMASK_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_OUTMASK_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_OUTMASK_S_AXI_BASEADDR 0x80040000
#define XPAR_AXI_BRAM_OUTMASK_S_AXI_HIGHADDR 0x80041FFF
#define XPAR_AXI_BRAM_OUTMASK_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_OUTMASK_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_VARSUM */
#define XPAR_AXI_BRAM_VARSUM_DEVICE_ID 6
#define XPAR_AXI_BRAM_VARSUM_DATA_WIDTH 64
#define XPAR_AXI_BRAM_VARSUM_ECC 0
#define XPAR_AXI_BRAM_VARSUM_FAULT_INJECT 0
#define XPAR_AXI_BRAM_VARSUM_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_VARSUM_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_VARSUM_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_VARSUM_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_VARSUM_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_VARSUM_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_VARSUM_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_VARSUM_S_AXI_BASEADDR 0x80050000
#define XPAR_AXI_BRAM_VARSUM_S_AXI_HIGHADDR 0x80053FFF
#define XPAR_AXI_BRAM_VARSUM_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_VARSUM_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/* Definitions for peripheral AXI_BRAM_WEIGHT */
#define XPAR_AXI_BRAM_WEIGHT_DEVICE_ID 7
#define XPAR_AXI_BRAM_WEIGHT_DATA_WIDTH 64
#define XPAR_AXI_BRAM_WEIGHT_ECC 0
#define XPAR_AXI_BRAM_WEIGHT_FAULT_INJECT 0
#define XPAR_AXI_BRAM_WEIGHT_CE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_WEIGHT_UE_FAILING_REGISTERS 0
#define XPAR_AXI_BRAM_WEIGHT_ECC_STATUS_REGISTERS 0
#define XPAR_AXI_BRAM_WEIGHT_CE_COUNTER_WIDTH 0
#define XPAR_AXI_BRAM_WEIGHT_ECC_ONOFF_REGISTER 0
#define XPAR_AXI_BRAM_WEIGHT_ECC_ONOFF_RESET_VALUE 0
#define XPAR_AXI_BRAM_WEIGHT_WRITE_ACCESS 0
#define XPAR_AXI_BRAM_WEIGHT_S_AXI_BASEADDR 0x80060000
#define XPAR_AXI_BRAM_WEIGHT_S_AXI_HIGHADDR 0x80063FFF
#define XPAR_AXI_BRAM_WEIGHT_S_AXI_CTRL_BASEADDR 0xFFFFFFFF 
#define XPAR_AXI_BRAM_WEIGHT_S_AXI_CTRL_HIGHADDR 0xFFFFFFFF 


/******************************************************************/

/* Canonical definitions for peripheral AXI_BRAM_AUX */
#define XPAR_BRAM_0_DEVICE_ID XPAR_AXI_BRAM_AUX_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 64
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_0_WRITE_ACCESS 0
#define XPAR_BRAM_0_BASEADDR 0x80070000
#define XPAR_BRAM_0_HIGHADDR 0x80073FFF

/* Canonical definitions for peripheral AXI_BRAM_FRAME */
#define XPAR_BRAM_1_DEVICE_ID XPAR_AXI_BRAM_FRAME_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 64
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_1_WRITE_ACCESS 0
#define XPAR_BRAM_1_BASEADDR 0x80000000
#define XPAR_BRAM_1_HIGHADDR 0x80001FFF

/* Canonical definitions for peripheral AXI_BRAM_MEAN0 */
#define XPAR_BRAM_2_DEVICE_ID XPAR_AXI_BRAM_MEAN0_DEVICE_ID
#define XPAR_BRAM_2_DATA_WIDTH 64
#define XPAR_BRAM_2_ECC 0
#define XPAR_BRAM_2_FAULT_INJECT 0
#define XPAR_BRAM_2_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_2_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_2_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_2_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_2_WRITE_ACCESS 0
#define XPAR_BRAM_2_BASEADDR 0x80010000
#define XPAR_BRAM_2_HIGHADDR 0x80013FFF

/* Canonical definitions for peripheral AXI_BRAM_MEAN1 */
#define XPAR_BRAM_3_DEVICE_ID XPAR_AXI_BRAM_MEAN1_DEVICE_ID
#define XPAR_BRAM_3_DATA_WIDTH 64
#define XPAR_BRAM_3_ECC 0
#define XPAR_BRAM_3_FAULT_INJECT 0
#define XPAR_BRAM_3_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_3_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_3_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_3_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_3_WRITE_ACCESS 0
#define XPAR_BRAM_3_BASEADDR 0x80020000
#define XPAR_BRAM_3_HIGHADDR 0x80023FFF

/* Canonical definitions for peripheral AXI_BRAM_MEAN2 */
#define XPAR_BRAM_4_DEVICE_ID XPAR_AXI_BRAM_MEAN2_DEVICE_ID
#define XPAR_BRAM_4_DATA_WIDTH 64
#define XPAR_BRAM_4_ECC 0
#define XPAR_BRAM_4_FAULT_INJECT 0
#define XPAR_BRAM_4_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_4_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_4_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_4_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_4_WRITE_ACCESS 0
#define XPAR_BRAM_4_BASEADDR 0x80030000
#define XPAR_BRAM_4_HIGHADDR 0x80033FFF

/* Canonical definitions for peripheral AXI_BRAM_OUTMASK */
#define XPAR_BRAM_5_DEVICE_ID XPAR_AXI_BRAM_OUTMASK_DEVICE_ID
#define XPAR_BRAM_5_DATA_WIDTH 64
#define XPAR_BRAM_5_ECC 0
#define XPAR_BRAM_5_FAULT_INJECT 0
#define XPAR_BRAM_5_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_5_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_5_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_5_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_5_WRITE_ACCESS 0
#define XPAR_BRAM_5_BASEADDR 0x80040000
#define XPAR_BRAM_5_HIGHADDR 0x80041FFF

/* Canonical definitions for peripheral AXI_BRAM_VARSUM */
#define XPAR_BRAM_6_DEVICE_ID XPAR_AXI_BRAM_VARSUM_DEVICE_ID
#define XPAR_BRAM_6_DATA_WIDTH 64
#define XPAR_BRAM_6_ECC 0
#define XPAR_BRAM_6_FAULT_INJECT 0
#define XPAR_BRAM_6_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_6_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_6_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_6_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_6_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_6_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_6_WRITE_ACCESS 0
#define XPAR_BRAM_6_BASEADDR 0x80050000
#define XPAR_BRAM_6_HIGHADDR 0x80053FFF

/* Canonical definitions for peripheral AXI_BRAM_WEIGHT */
#define XPAR_BRAM_7_DEVICE_ID XPAR_AXI_BRAM_WEIGHT_DEVICE_ID
#define XPAR_BRAM_7_DATA_WIDTH 64
#define XPAR_BRAM_7_ECC 0
#define XPAR_BRAM_7_FAULT_INJECT 0
#define XPAR_BRAM_7_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_7_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_7_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_7_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_7_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_7_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_7_WRITE_ACCESS 0
#define XPAR_BRAM_7_BASEADDR 0x80060000
#define XPAR_BRAM_7_HIGHADDR 0x80063FFF


/******************************************************************/

/* Definitions for driver AXICDMA */
#define XPAR_XAXICDMA_NUM_INSTANCES 1

/* Definitions for peripheral AXI_CDMA_0 */
#define XPAR_AXI_CDMA_0_DEVICE_ID 0
#define XPAR_AXI_CDMA_0_BASEADDR 0x7E200000
#define XPAR_AXI_CDMA_0_HIGHADDR 0x7E20FFFF
#define XPAR_AXI_CDMA_0_INCLUDE_DRE 1
#define XPAR_AXI_CDMA_0_USE_DATAMOVER_LITE 0
#define XPAR_AXI_CDMA_0_M_AXI_DATA_WIDTH 64
#define XPAR_AXI_CDMA_0_INCLUDE_SG 1
#define XPAR_AXI_CDMA_0_M_AXI_MAX_BURST_LEN 32


/******************************************************************/

/* Canonical definitions for peripheral AXI_CDMA_0 */
#define XPAR_AXICDMA_0_DEVICE_ID XPAR_AXI_CDMA_0_DEVICE_ID
#define XPAR_AXICDMA_0_BASEADDR 0x7E200000
#define XPAR_AXICDMA_0_HIGHADDR 0x7E20FFFF
#define XPAR_AXICDMA_0_INCLUDE_DRE 1
#define XPAR_AXICDMA_0_USE_DATAMOVER_LITE 0
#define XPAR_AXICDMA_0_M_AXI_DATA_WIDTH 64
#define XPAR_AXICDMA_0_INCLUDE_SG 1
#define XPAR_AXICDMA_0_M_AXI_MAX_BURST_LEN 32


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral AXI_IIC_1 */
#define XPAR_AXI_IIC_1_DEVICE_ID 0
#define XPAR_AXI_IIC_1_BASEADDR 0x41600000
#define XPAR_AXI_IIC_1_HIGHADDR 0x4160FFFF
#define XPAR_AXI_IIC_1_TEN_BIT_ADR 0
#define XPAR_AXI_IIC_1_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral AXI_IIC_1 */
#define XPAR_IIC_0_DEVICE_ID XPAR_AXI_IIC_1_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x41600000
#define XPAR_IIC_0_HIGHADDR 0x4160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver AXIVDMA */
#define XPAR_XAXIVDMA_NUM_INSTANCES 1

/* Definitions for peripheral AXI_VDMA_0 */
#define XPAR_AXI_VDMA_0_DEVICE_ID 0
#define XPAR_AXI_VDMA_0_BASEADDR 0x43000000
#define XPAR_AXI_VDMA_0_HIGHADDR 0x4300FFFF
#define XPAR_AXI_VDMA_0_NUM_FSTORES 3
#define XPAR_AXI_VDMA_0_INCLUDE_MM2S 1
#define XPAR_AXI_VDMA_0_INCLUDE_MM2S_DRE 1
#define XPAR_AXI_VDMA_0_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXI_VDMA_0_INCLUDE_S2MM 1
#define XPAR_AXI_VDMA_0_INCLUDE_S2MM_DRE 1
#define XPAR_AXI_VDMA_0_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXI_VDMA_0_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXI_VDMA_0_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXI_VDMA_0_MM2S_GENLOCK_MODE 1
#define XPAR_AXI_VDMA_0_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXI_VDMA_0_S2MM_GENLOCK_MODE 0
#define XPAR_AXI_VDMA_0_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXI_VDMA_0_INCLUDE_SG 0
#define XPAR_AXI_VDMA_0_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXI_VDMA_0_USE_FSYNC 1
#define XPAR_AXI_VDMA_0_FLUSH_ON_FSYNC 1
#define XPAR_AXI_VDMA_0_MM2S_LINEBUFFER_DEPTH 4096
#define XPAR_AXI_VDMA_0_S2MM_LINEBUFFER_DEPTH 4096
#define XPAR_AXI_VDMA_0_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXI_VDMA_0_S2MM_SOF_ENABLE 1
#define XPAR_AXI_VDMA_0_M_AXIS_MM2S_TDATA_WIDTH 32
#define XPAR_AXI_VDMA_0_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_6 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_7 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_14 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_INFO_15 0
#define XPAR_AXI_VDMA_0_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Canonical definitions for peripheral AXI_VDMA_0 */
#define XPAR_AXIVDMA_0_DEVICE_ID XPAR_AXI_VDMA_0_DEVICE_ID
#define XPAR_AXIVDMA_0_BASEADDR 0x43000000
#define XPAR_AXIVDMA_0_HIGHADDR 0x4300FFFF
#define XPAR_AXIVDMA_0_NUM_FSTORES 3
#define XPAR_AXIVDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIVDMA_0_INCLUDE_MM2S_DRE 1
#define XPAR_AXIVDMA_0_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIVDMA_0_INCLUDE_S2MM_DRE 1
#define XPAR_AXIVDMA_0_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_MODE 1
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_MODE 0
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_INCLUDE_SG 0
#define XPAR_AXIVDMA_0_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXIVDMA_0_USE_FSYNC 1
#define XPAR_AXIVDMA_0_FLUSH_ON_FSYNC 1
#define XPAR_AXIVDMA_0_MM2S_LINEBUFFER_DEPTH 4096
#define XPAR_AXIVDMA_0_S2MM_LINEBUFFER_DEPTH 4096
#define XPAR_AXIVDMA_0_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXIVDMA_0_S2MM_SOF_ENABLE 1
#define XPAR_AXIVDMA_0_M_AXIS_MM2S_TDATA_WIDTH 32
#define XPAR_AXIVDMA_0_S_AXIS_S2MM_TDATA_WIDTH 32
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_6 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_7 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_14 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_15 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_ALL 0


/******************************************************************/

/* Definitions for driver HLS_MACC_TOP */
#define XPAR_XHLS_MACC_NUM_INSTANCES 1

/* Definitions for peripheral HLS_MACC_0 */
#define XPAR_HLS_MACC_0_DEVICE_ID 0
#define XPAR_HLS_MACC_0_S_AXI_AXI4LITES_BASEADDR 0x43C50000
#define XPAR_HLS_MACC_0_S_AXI_AXI4LITES_HIGHADDR 0x43C5FFFF


/******************************************************************/

/* Canonical definitions for peripheral HLS_MACC_0 */
#define XPAR_XHLS_MACC_0_DEVICE_ID XPAR_HLS_MACC_0_DEVICE_ID
#define XPAR_XHLS_MACC_0_S_AXI_AXI4LITES_BASEADDR 0x43C50000
#define XPAR_XHLS_MACC_0_S_AXI_AXI4LITES_HIGHADDR 0x43C5FFFF


/******************************************************************/

/* Definitions for driver MOG_ALGORITHM_BLOCK_TOP */
#define XPAR_XMOG_ALGORITHM_BLOCK_NUM_INSTANCES 1

/* Definitions for peripheral MOG_ALGORITHM_BLOCK_0 */
#define XPAR_MOG_ALGORITHM_BLOCK_0_DEVICE_ID 0
#define XPAR_MOG_ALGORITHM_BLOCK_0_S_AXI_HLS_FGBG_PERIPH_BUS_BASEADDR 0x43C40000
#define XPAR_MOG_ALGORITHM_BLOCK_0_S_AXI_HLS_FGBG_PERIPH_BUS_HIGHADDR 0x43C4FFFF


/******************************************************************/

/* Canonical definitions for peripheral MOG_ALGORITHM_BLOCK_0 */
#define XPAR_XMOG_ALGORITHM_BLOCK_0_DEVICE_ID XPAR_MOG_ALGORITHM_BLOCK_0_DEVICE_ID
#define XPAR_XMOG_ALGORITHM_BLOCK_0_S_AXI_HLS_FGBG_PERIPH_BUS_BASEADDR 0x43C40000
#define XPAR_XMOG_ALGORITHM_BLOCK_0_S_AXI_HLS_FGBG_PERIPH_BUS_HIGHADDR 0x43C4FFFF


/******************************************************************/


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_CORESIGHT_COMP_0 */
#define XPAR_PS7_CORESIGHT_COMP_0_S_AXI_BASEADDR 0xF8800000
#define XPAR_PS7_CORESIGHT_COMP_0_S_AXI_HIGHADDR 0xF88FFFFF


/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_GLOBALTIMER_0 */
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF


/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF


/* Definitions for peripheral PS7_INTC_DIST_0 */
#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_L2CACHEC_0 */
#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF


/* Definitions for peripheral PS7_QSPI_LINEAR_0 */
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0002FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFF0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFDFF


/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC


/* Definitions for peripheral PS7_SD_0 */
#define XPAR_PS7_SD_0_S_AXI_BASEADDR 0xE0100000
#define XPAR_PS7_SD_0_S_AXI_HIGHADDR 0xE0100FFF


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/******************************************************************/

/* Definitions for driver CANPS */
#define XPAR_XCANPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_CAN_0 */
#define XPAR_PS7_CAN_0_DEVICE_ID 0
#define XPAR_PS7_CAN_0_BASEADDR 0xE0008000
#define XPAR_PS7_CAN_0_HIGHADDR 0xE0008FFF
#define XPAR_PS7_CAN_0_CAN_CLK_FREQ_HZ 23809523


/******************************************************************/

/* Canonical definitions for peripheral PS7_CAN_0 */
#define XPAR_XCANPS_0_DEVICE_ID XPAR_PS7_CAN_0_DEVICE_ID
#define XPAR_XCANPS_0_BASEADDR 0xE0008000
#define XPAR_XCANPS_0_HIGHADDR 0xE0008FFF
#define XPAR_XCANPS_0_CAN_CLK_FREQ_HZ 23809523


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_PS7_ETHERNET_0_DEVICE_ID 0
#define XPAR_PS7_ETHERNET_0_BASEADDR 0xE000B000
#define XPAR_PS7_ETHERNET_0_HIGHADDR 0xE000BFFF
#define XPAR_PS7_ETHERNET_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 8
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 8
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 5
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 8
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 50


/******************************************************************/

/* Canonical definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PS7_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xE000B000
#define XPAR_XEMACPS_0_HIGHADDR 0xE000BFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 5
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 8
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 50


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Definitions for driver IICPS */
#define XPAR_XIICPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_I2C_0 */
#define XPAR_PS7_I2C_0_DEVICE_ID 0
#define XPAR_PS7_I2C_0_BASEADDR 0xE0004000
#define XPAR_PS7_I2C_0_HIGHADDR 0xE0004FFF
#define XPAR_PS7_I2C_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Canonical definitions for peripheral PS7_I2C_0 */
#define XPAR_XIICPS_0_DEVICE_ID XPAR_PS7_I2C_0_DEVICE_ID
#define XPAR_XIICPS_0_BASEADDR 0xE0004000
#define XPAR_XIICPS_0_HIGHADDR 0xE0004FFF
#define XPAR_XIICPS_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Definitions for driver QSPIPS */
#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_QSPI_0 */
#define XPAR_PS7_QSPI_0_DEVICE_ID 0
#define XPAR_PS7_QSPI_0_BASEADDR 0xE000D000
#define XPAR_PS7_QSPI_0_HIGHADDR 0xE000DFFF
#define XPAR_PS7_QSPI_0_QSPI_CLK_FREQ_HZ 190476196
#define XPAR_PS7_QSPI_0_QSPI_MODE 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_QSPI_0 */
#define XPAR_XQSPIPS_0_DEVICE_ID XPAR_PS7_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPS_0_BASEADDR 0xE000D000
#define XPAR_XQSPIPS_0_HIGHADDR 0xE000DFFF
#define XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ 190476196
#define XPAR_XQSPIPS_0_QSPI_MODE 0


/******************************************************************/

/* Definitions for Fabric interrupts connected to ps7_scugic_0 */
#define XPAR_FABRIC_AXI_CDMA_0_CDMA_INTROUT_INTR 91

/******************************************************************/

/* Canonical definitions for Fabric interrupts connected to ps7_scugic_0 */
#define XPAR_FABRIC_AXICDMA_0_VEC_ID XPAR_FABRIC_AXI_CDMA_0_CDMA_INTROUT_INTR

/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FF
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID XPAR_PS7_SCUGIC_0_DEVICE_ID
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FF
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_1 */
#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 50000000
#define XPAR_PS7_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_1 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 50000000
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver USBPS */
#define XPAR_XUSBPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_USB_0 */
#define XPAR_PS7_USB_0_DEVICE_ID 0
#define XPAR_PS7_USB_0_BASEADDR 0xE0002000
#define XPAR_PS7_USB_0_HIGHADDR 0xE0002FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_USB_0 */
#define XPAR_XUSBPS_0_DEVICE_ID XPAR_PS7_USB_0_DEVICE_ID
#define XPAR_XUSBPS_0_BASEADDR 0xE0002000
#define XPAR_XUSBPS_0_HIGHADDR 0xE0002FFF


/******************************************************************/

/* Definitions for driver XADCPS */
#define XPAR_XADCPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_XADC_0 */
#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Canonical definitions for peripheral PS7_XADC_0 */
#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Definitions for driver RGB2YCRCB */
#define XPAR_RGB2YCRCB_NUM_INSTANCES 1

/* Definitions for peripheral V_RGB2YCRCB_0 */
#define XPAR_V_RGB2YCRCB_0_BASEADDR 0x43C30000
#define XPAR_V_RGB2YCRCB_0_HIGHADDR 0x43C3FFFF
#define XPAR_V_RGB2YCRCB_0_DEVICE_ID 0
#define XPAR_V_RGB2YCRCB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_RGB2YCRCB_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_V_RGB2YCRCB_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_RGB2YCRCB_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_RGB2YCRCB_0_M_AXIS_VIDEO_FORMAT 1
#define XPAR_V_RGB2YCRCB_0_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_V_RGB2YCRCB_0_HAS_AXI4_LITE 1
#define XPAR_V_RGB2YCRCB_0_HAS_DEBUG 1
#define XPAR_V_RGB2YCRCB_0_HAS_INTC_IF 0
#define XPAR_V_RGB2YCRCB_0_MAX_COLS 1920
#define XPAR_V_RGB2YCRCB_0_ACTIVE_COLS 1920
#define XPAR_V_RGB2YCRCB_0_ACTIVE_ROWS 1080
#define XPAR_V_RGB2YCRCB_0_HAS_CLIP 1
#define XPAR_V_RGB2YCRCB_0_HAS_CLAMP 1
#define XPAR_V_RGB2YCRCB_0_ACOEF 19595
#define XPAR_V_RGB2YCRCB_0_BCOEF 7471
#define XPAR_V_RGB2YCRCB_0_CCOEF 57493
#define XPAR_V_RGB2YCRCB_0_DCOEF 32250
#define XPAR_V_RGB2YCRCB_0_YOFFSET 16
#define XPAR_V_RGB2YCRCB_0_CBOFFSET 128
#define XPAR_V_RGB2YCRCB_0_CROFFSET 128
#define XPAR_V_RGB2YCRCB_0_YMAX 255
#define XPAR_V_RGB2YCRCB_0_YMIN 0
#define XPAR_V_RGB2YCRCB_0_CBMAX 255
#define XPAR_V_RGB2YCRCB_0_CBMIN 0
#define XPAR_V_RGB2YCRCB_0_CRMAX 255
#define XPAR_V_RGB2YCRCB_0_CRMIN 0


/******************************************************************/

/* Canonical definitions for peripheral V_RGB2YCRCB_0 */
#define XPAR_RGB2YCRCB_0_DEVICE_ID XPAR_V_RGB2YCRCB_0_DEVICE_ID
#define XPAR_RGB2YCRCB_0_BASEADDR 0x43C30000
#define XPAR_RGB2YCRCB_0_HIGHADDR 0x43C3FFFF
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_FORMAT 2
#define XPAR_RGB2YCRCB_0_S_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_FORMAT 1
#define XPAR_RGB2YCRCB_0_M_AXIS_VIDEO_TDATA_WIDTH 24
#define XPAR_RGB2YCRCB_0_HAS_AXI4_LITE 1
#define XPAR_RGB2YCRCB_0_HAS_DEBUG 1
#define XPAR_RGB2YCRCB_0_HAS_INTC_IF 0
#define XPAR_RGB2YCRCB_0_MAX_COLS 1920
#define XPAR_RGB2YCRCB_0_ACTIVE_COLS 1920
#define XPAR_RGB2YCRCB_0_ACTIVE_ROWS 1080
#define XPAR_RGB2YCRCB_0_HAS_CLIP 1
#define XPAR_RGB2YCRCB_0_HAS_CLAMP 1
#define XPAR_RGB2YCRCB_0_ACOEF 19595
#define XPAR_RGB2YCRCB_0_BCOEF 7471
#define XPAR_RGB2YCRCB_0_CCOEF 57493
#define XPAR_RGB2YCRCB_0_DCOEF 32250
#define XPAR_RGB2YCRCB_0_YOFFSET 16
#define XPAR_RGB2YCRCB_0_CBOFFSET 128
#define XPAR_RGB2YCRCB_0_CROFFSET 128
#define XPAR_RGB2YCRCB_0_YMAX 255
#define XPAR_RGB2YCRCB_0_YMIN 0
#define XPAR_RGB2YCRCB_0_CBMAX 255
#define XPAR_RGB2YCRCB_0_CBMIN 0
#define XPAR_RGB2YCRCB_0_CRMAX 255
#define XPAR_RGB2YCRCB_0_CRMIN 0


/******************************************************************/

/* Definitions for driver VTC */
#define XPAR_XVTC_NUM_INSTANCES 2

/* Definitions for peripheral V_TC_1 */
#define XPAR_V_TC_1_DEVICE_ID 0
#define XPAR_V_TC_1_BASEADDR 0x43C00000
#define XPAR_V_TC_1_HIGHADDR 0x43C0FFFF
#define XPAR_V_TC_1_GENERATE_EN 0
#define XPAR_V_TC_1_DETECT_EN 1
#define XPAR_V_TC_1_DET_HSYNC_EN 0
#define XPAR_V_TC_1_DET_VSYNC_EN 0
#define XPAR_V_TC_1_DET_HBLANK_EN 1
#define XPAR_V_TC_1_DET_VBLANK_EN 1
#define XPAR_V_TC_1_DET_AVIDEO_EN 1
#define XPAR_V_TC_1_DET_ACHROMA_EN 0


/* Definitions for peripheral V_TC_2 */
#define XPAR_V_TC_2_DEVICE_ID 1
#define XPAR_V_TC_2_BASEADDR 0x43C10000
#define XPAR_V_TC_2_HIGHADDR 0x43C1FFFF
#define XPAR_V_TC_2_GENERATE_EN 1
#define XPAR_V_TC_2_DETECT_EN 0
#define XPAR_V_TC_2_DET_HSYNC_EN 1
#define XPAR_V_TC_2_DET_VSYNC_EN 1
#define XPAR_V_TC_2_DET_HBLANK_EN 1
#define XPAR_V_TC_2_DET_VBLANK_EN 1
#define XPAR_V_TC_2_DET_AVIDEO_EN 1
#define XPAR_V_TC_2_DET_ACHROMA_EN 0


/******************************************************************/


/* Canonical definitions for peripheral V_TC_1 */
#define XPAR_VTC_0_DEVICE_ID XPAR_V_TC_1_DEVICE_ID
#define XPAR_VTC_0_BASEADDR 0x43C00000
#define XPAR_VTC_0_HIGHADDR 0x43C0FFFF
#define XPAR_VTC_0_GENERATE_EN 0
#define XPAR_VTC_0_DETECT_EN 1
#define XPAR_VTC_0_DET_HSYNC_EN 0
#define XPAR_VTC_0_DET_VSYNC_EN 0
#define XPAR_VTC_0_DET_HBLANK_EN 1
#define XPAR_VTC_0_DET_VBLANK_EN 1
#define XPAR_VTC_0_DET_AVIDEO_EN 1
#define XPAR_VTC_0_DET_ACHROMA_EN 0


/* Canonical definitions for peripheral V_TC_2 */
#define XPAR_VTC_1_DEVICE_ID XPAR_V_TC_2_DEVICE_ID
#define XPAR_VTC_1_BASEADDR 0x43C10000
#define XPAR_VTC_1_HIGHADDR 0x43C1FFFF
#define XPAR_VTC_1_GENERATE_EN 1
#define XPAR_VTC_1_DETECT_EN 0
#define XPAR_VTC_1_DET_HSYNC_EN 1
#define XPAR_VTC_1_DET_VSYNC_EN 1
#define XPAR_VTC_1_DET_HBLANK_EN 1
#define XPAR_VTC_1_DET_VBLANK_EN 1
#define XPAR_VTC_1_DET_AVIDEO_EN 1
#define XPAR_VTC_1_DET_ACHROMA_EN 0


/******************************************************************/

/* Definitions for driver YCRCB2RGB */
#define XPAR_YCRCB2RGB_NUM_INSTANCES 1

/* Definitions for peripheral V_YCRCB2RGB_0 */
#define XPAR_V_YCRCB2RGB_0_DEVICE_ID 0
#define XPAR_V_YCRCB2RGB_0_BASEADDR 0x43C20000
#define XPAR_V_YCRCB2RGB_0_HIGHADDR 0x43C2FFFF
#define XPAR_V_YCRCB2RGB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_V_YCRCB2RGB_0_MAX_COLS 1920
#define XPAR_V_YCRCB2RGB_0_ACTIVE_COLS 1920
#define XPAR_V_YCRCB2RGB_0_ACTIVE_ROWS 1080
#define XPAR_V_YCRCB2RGB_0_MWIDTH 25
#define XPAR_V_YCRCB2RGB_0_COEF_RANGE 2
#define XPAR_V_YCRCB2RGB_0_ACOEF 18675
#define XPAR_V_YCRCB2RGB_0_BCOEF -9512
#define XPAR_V_YCRCB2RGB_0_CCOEF -6465
#define XPAR_V_YCRCB2RGB_0_DCOEF 33293
#define XPAR_V_YCRCB2RGB_0_ROFFSET -5288704
#define XPAR_V_YCRCB2RGB_0_GOFFSET 3582208
#define XPAR_V_YCRCB2RGB_0_BOFFSET -9030912
#define XPAR_V_YCRCB2RGB_0_HAS_CLIP 1
#define XPAR_V_YCRCB2RGB_0_HAS_CLAMP 1
#define XPAR_V_YCRCB2RGB_0_RGBMAX 255
#define XPAR_V_YCRCB2RGB_0_RGBMIN 0


/******************************************************************/

/* Canonical definitions for peripheral V_YCRCB2RGB_0 */
#define XPAR_YCRCB2RGB_0_DEVICE_ID XPAR_V_YCRCB2RGB_0_DEVICE_ID
#define XPAR_YCRCB2RGB_0_BASEADDR 0x43C20000
#define XPAR_YCRCB2RGB_0_HIGHADDR 0x43C2FFFF
#define XPAR_YCRCB2RGB_0_S_AXIS_VIDEO_DATA_WIDTH 8
#define XPAR_YCRCB2RGB_0_MAX_COLS 1920
#define XPAR_YCRCB2RGB_0_ACTIVE_COLS 1920
#define XPAR_YCRCB2RGB_0_ACTIVE_ROWS 1080
#define XPAR_YCRCB2RGB_0_MWIDTH 25
#define XPAR_YCRCB2RGB_0_COEF_RANGE 2
#define XPAR_YCRCB2RGB_0_ACOEF 18675
#define XPAR_YCRCB2RGB_0_BCOEF -9512
#define XPAR_YCRCB2RGB_0_CCOEF -6465
#define XPAR_YCRCB2RGB_0_DCOEF 33293
#define XPAR_YCRCB2RGB_0_ROFFSET -5288704
#define XPAR_YCRCB2RGB_0_GOFFSET 3582208
#define XPAR_YCRCB2RGB_0_BOFFSET -9030912
#define XPAR_YCRCB2RGB_0_HAS_CLIP 1
#define XPAR_YCRCB2RGB_0_HAS_CLAMP 1
#define XPAR_YCRCB2RGB_0_RGBMAX 255
#define XPAR_YCRCB2RGB_0_RGBMIN 0


/******************************************************************/

/* Definition for CPU ID */
#define XPAR_CPU_ID 0

/* Definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

