

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Thu Oct 16 17:34:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    69223|  10.000 ns|  0.692 ms|    2|  69224|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344  |activation_accelerator_Pipeline_bf16_to_float_loop11  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382  |activation_accelerator_Pipeline_bf16_to_float_loop10  |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420   |activation_accelerator_Pipeline_bf16_to_float_loop9   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458   |activation_accelerator_Pipeline_bf16_to_float_loop8   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496   |activation_accelerator_Pipeline_bf16_to_float_loop6   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534   |activation_accelerator_Pipeline_bf16_to_float_loop7   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572   |activation_accelerator_Pipeline_bf16_to_float_loop5   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610    |activation_accelerator_Pipeline_bf16_to_float_loop    |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648   |activation_accelerator_Pipeline_bf16_to_float_loop4   |    49154|    49154|   0.492 ms|   0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_stage_2_store_fu_686         |activation_accelerator_Pipeline_stage_2_store         |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_float_layer_norm3_fu_725                                     |float_layer_norm3                                     |    11078|    11078|   0.111 ms|   0.111 ms|  11078|  11078|       no|
        |grp_float_rms_norm3_fu_777                                       |float_rms_norm3                                       |     6316|     6316|  63.160 us|  63.160 us|   6316|   6316|       no|
        |grp_float_silu2_fu_829                                           |float_silu2                                           |     1562|     1562|  15.620 us|  15.620 us|   1562|   1562|       no|
        |grp_float_gelu2_fu_881                                           |float_gelu2                                           |     1625|     1625|  16.250 us|  16.250 us|   1625|   1625|       no|
        |grp_float_Multiply2_fu_933                                       |float_Multiply2                                       |     1542|     1542|  15.420 us|  15.420 us|   1542|   1542|       no|
        |grp_float_safe_softmax3_fu_1001                                  |float_safe_softmax3                                   |       97|    20065|   0.970 us|   0.201 ms|     97|  20065|       no|
        |grp_float_add2_fu_1053                                           |float_add2                                            |     1543|     1543|  15.430 us|  15.430 us|   1543|   1543|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121        |activation_accelerator_Pipeline_stage_0_load0         |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130        |activation_accelerator_Pipeline_stage_0_load1         |    49155|    49155|   0.492 ms|   0.492 ms|  49155|  49155|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       8|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      256|  9120|  934683|  817928|    0|
|Memory           |      412|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|   12726|    -|
|Register         |        -|     -|     293|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      668|  9120|  934976|  830662|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      231|   730|     399|     709|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+------+--------+--------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+------+--------+--------+-----+
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610    |activation_accelerator_Pipeline_bf16_to_float_loop    |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382  |activation_accelerator_Pipeline_bf16_to_float_loop10  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344  |activation_accelerator_Pipeline_bf16_to_float_loop11  |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648   |activation_accelerator_Pipeline_bf16_to_float_loop4   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572   |activation_accelerator_Pipeline_bf16_to_float_loop5   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496   |activation_accelerator_Pipeline_bf16_to_float_loop6   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534   |activation_accelerator_Pipeline_bf16_to_float_loop7   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458   |activation_accelerator_Pipeline_bf16_to_float_loop8   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420   |activation_accelerator_Pipeline_bf16_to_float_loop9   |        0|     0|      35|      74|    0|
    |grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121        |activation_accelerator_Pipeline_stage_0_load0         |        0|     0|      69|      85|    0|
    |grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130        |activation_accelerator_Pipeline_stage_0_load1         |        0|     0|      69|      85|    0|
    |grp_activation_accelerator_Pipeline_stage_2_store_fu_686         |activation_accelerator_Pipeline_stage_2_store         |        0|     0|      41|     150|    0|
    |control_s_axi_U                                                  |control_s_axi                                         |        0|     0|     322|     552|    0|
    |grp_float_Multiply2_fu_933                                       |float_Multiply2                                       |        0|    96|    6834|    4470|    0|
    |grp_float_add2_fu_1053                                           |float_add2                                            |        0|    64|   10004|    6998|    0|
    |grp_float_gelu2_fu_881                                           |float_gelu2                                           |        0|  8096|  808312|  646614|    0|
    |grp_float_layer_norm3_fu_725                                     |float_layer_norm3                                     |        0|    97|   18252|   16976|    0|
    |grp_float_rms_norm3_fu_777                                       |float_rms_norm3                                       |        0|    55|    9212|    7935|    0|
    |grp_float_safe_softmax3_fu_1001                                  |float_safe_softmax3                                   |      256|   328|   50446|   86926|    0|
    |grp_float_silu2_fu_829                                           |float_silu2                                           |        0|   384|   28602|   42358|    0|
    |gmem0_m_axi_U                                                    |gmem0_m_axi                                           |        0|     0|     735|    1371|    0|
    |gmem1_m_axi_U                                                    |gmem1_m_axi                                           |        0|     0|     735|    1371|    0|
    |gmem2_m_axi_U                                                    |gmem2_m_axi                                           |        0|     0|     735|    1371|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+------+--------+--------+-----+
    |Total                                                            |                                                      |      256|  9120|  934683|  817928|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                     Memory                                    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U                                |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb  |        4|  0|   0|    0|   3072|   16|     1|        49152|
    |buf0_U                                                                         |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |buf1_U                                                                         |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |x_U                                                                            |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_1_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_2_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_3_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_4_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_5_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_6_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_7_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_8_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_9_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_10_U                                                                         |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_11_U                                                                         |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_12_U                                                                         |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_13_U                                                                         |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_14_U                                                                         |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |x_15_U                                                                         |x_RAM_1WNR_AUTO_1R1W                                                              |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_U                                                                            |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_1_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_2_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_3_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_4_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_5_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_6_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_7_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_8_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_9_U                                                                          |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_10_U                                                                         |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_11_U                                                                         |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_12_U                                                                         |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_13_U                                                                         |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_14_U                                                                         |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |y_15_U                                                                         |y_RAM_AUTO_1R1W                                                                   |        8|  0|   0|    0|   3072|   32|     1|        98304|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                          |                                                                                  |      412|  0|   0|    0| 245760| 1312|    50|      5505024|
    +-------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   8|           4|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                         Name                                         | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0  |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1  |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0       |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1        |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1       |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |   49|          9|   12|        108|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1    |   43|          8|   12|         96|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |   49|          9|    1|          9|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1         |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1          |   43|          8|   16|        128|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |   43|          8|    1|          8|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1         |   43|          8|    1|          8|
    |ap_NS_fsm                                                                             |  111|         22|    1|         22|
    |buf0_address0                                                                         |   49|          9|   16|        144|
    |buf0_ce0                                                                              |   49|          9|    1|          9|
    |buf0_we0                                                                              |    9|          2|    1|          2|
    |buf1_address0                                                                         |   20|          4|   16|         64|
    |buf1_ce0                                                                              |   20|          4|    1|          4|
    |buf1_we0                                                                              |    9|          2|    1|          2|
    |gmem0_ARADDR                                                                          |   14|          3|   64|        192|
    |gmem0_ARLEN                                                                           |   14|          3|   32|         96|
    |gmem0_ARVALID                                                                         |   14|          3|    1|          3|
    |gmem0_RREADY                                                                          |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                                                        |    9|          2|    1|          2|
    |gmem1_ARADDR                                                                          |   14|          3|   64|        192|
    |gmem1_ARLEN                                                                           |   14|          3|   32|         96|
    |gmem1_ARVALID                                                                         |   14|          3|    1|          3|
    |gmem1_RREADY                                                                          |    9|          2|    1|          2|
    |gmem1_blk_n_AR                                                                        |    9|          2|    1|          2|
    |gmem2_AWADDR                                                                          |   14|          3|   64|        192|
    |gmem2_AWLEN                                                                           |   14|          3|   32|         96|
    |gmem2_AWVALID                                                                         |   14|          3|    1|          3|
    |gmem2_BREADY                                                                          |   14|          3|    1|          3|
    |gmem2_WVALID                                                                          |    9|          2|    1|          2|
    |gmem2_blk_n_AW                                                                        |    9|          2|    1|          2|
    |gmem2_blk_n_B                                                                         |    9|          2|    1|          2|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0                                |   49|          9|   12|        108|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1                                |   43|          8|   12|         96|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0                                     |   49|          9|    1|          9|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1                                      |   43|          8|   16|        128|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0                                     |   43|          8|    1|          8|
    |p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1                                     |   43|          8|    1|          8|
    |x_10_address0                                                                         |   65|         15|   12|        180|
    |x_10_address1                                                                         |   43|          8|   12|         96|
    |x_10_ce0                                                                              |   65|         15|    1|         15|
    |x_10_ce1                                                                              |   43|          8|    1|          8|
    |x_10_d0                                                                               |   43|          8|   32|        256|
    |x_10_we0                                                                              |   43|          8|    1|          8|
    |x_11_address0                                                                         |   65|         15|   12|        180|
    |x_11_address1                                                                         |   43|          8|   12|         96|
    |x_11_ce0                                                                              |   65|         15|    1|         15|
    |x_11_ce1                                                                              |   43|          8|    1|          8|
    |x_11_d0                                                                               |   43|          8|   32|        256|
    |x_11_we0                                                                              |   43|          8|    1|          8|
    |x_12_address0                                                                         |   65|         15|   12|        180|
    |x_12_address1                                                                         |   43|          8|   12|         96|
    |x_12_ce0                                                                              |   65|         15|    1|         15|
    |x_12_ce1                                                                              |   43|          8|    1|          8|
    |x_12_d0                                                                               |   43|          8|   32|        256|
    |x_12_we0                                                                              |   43|          8|    1|          8|
    |x_13_address0                                                                         |   65|         15|   12|        180|
    |x_13_address1                                                                         |   43|          8|   12|         96|
    |x_13_ce0                                                                              |   65|         15|    1|         15|
    |x_13_ce1                                                                              |   43|          8|    1|          8|
    |x_13_d0                                                                               |   43|          8|   32|        256|
    |x_13_we0                                                                              |   43|          8|    1|          8|
    |x_14_address0                                                                         |   65|         15|   12|        180|
    |x_14_address1                                                                         |   43|          8|   12|         96|
    |x_14_ce0                                                                              |   65|         15|    1|         15|
    |x_14_ce1                                                                              |   43|          8|    1|          8|
    |x_14_d0                                                                               |   43|          8|   32|        256|
    |x_14_we0                                                                              |   43|          8|    1|          8|
    |x_15_address0                                                                         |   65|         15|   12|        180|
    |x_15_address1                                                                         |   43|          8|   12|         96|
    |x_15_ce0                                                                              |   65|         15|    1|         15|
    |x_15_ce1                                                                              |   43|          8|    1|          8|
    |x_15_d0                                                                               |   43|          8|   32|        256|
    |x_15_we0                                                                              |   43|          8|    1|          8|
    |x_1_address0                                                                          |   65|         15|   12|        180|
    |x_1_address1                                                                          |   43|          8|   12|         96|
    |x_1_ce0                                                                               |   65|         15|    1|         15|
    |x_1_ce1                                                                               |   43|          8|    1|          8|
    |x_1_d0                                                                                |   43|          8|   32|        256|
    |x_1_we0                                                                               |   43|          8|    1|          8|
    |x_2_address0                                                                          |   65|         15|   12|        180|
    |x_2_address1                                                                          |   43|          8|   12|         96|
    |x_2_ce0                                                                               |   65|         15|    1|         15|
    |x_2_ce1                                                                               |   43|          8|    1|          8|
    |x_2_d0                                                                                |   43|          8|   32|        256|
    |x_2_we0                                                                               |   43|          8|    1|          8|
    |x_3_address0                                                                          |   65|         15|   12|        180|
    |x_3_address1                                                                          |   43|          8|   12|         96|
    |x_3_ce0                                                                               |   65|         15|    1|         15|
    |x_3_ce1                                                                               |   43|          8|    1|          8|
    |x_3_d0                                                                                |   43|          8|   32|        256|
    |x_3_we0                                                                               |   43|          8|    1|          8|
    |x_4_address0                                                                          |   65|         15|   12|        180|
    |x_4_address1                                                                          |   43|          8|   12|         96|
    |x_4_ce0                                                                               |   65|         15|    1|         15|
    |x_4_ce1                                                                               |   43|          8|    1|          8|
    |x_4_d0                                                                                |   43|          8|   32|        256|
    |x_4_we0                                                                               |   43|          8|    1|          8|
    |x_5_address0                                                                          |   65|         15|   12|        180|
    |x_5_address1                                                                          |   43|          8|   12|         96|
    |x_5_ce0                                                                               |   65|         15|    1|         15|
    |x_5_ce1                                                                               |   43|          8|    1|          8|
    |x_5_d0                                                                                |   43|          8|   32|        256|
    |x_5_we0                                                                               |   43|          8|    1|          8|
    |x_6_address0                                                                          |   65|         15|   12|        180|
    |x_6_address1                                                                          |   43|          8|   12|         96|
    |x_6_ce0                                                                               |   65|         15|    1|         15|
    |x_6_ce1                                                                               |   43|          8|    1|          8|
    |x_6_d0                                                                                |   43|          8|   32|        256|
    |x_6_we0                                                                               |   43|          8|    1|          8|
    |x_7_address0                                                                          |   65|         15|   12|        180|
    |x_7_address1                                                                          |   43|          8|   12|         96|
    |x_7_ce0                                                                               |   65|         15|    1|         15|
    |x_7_ce1                                                                               |   43|          8|    1|          8|
    |x_7_d0                                                                                |   43|          8|   32|        256|
    |x_7_we0                                                                               |   43|          8|    1|          8|
    |x_8_address0                                                                          |   65|         15|   12|        180|
    |x_8_address1                                                                          |   43|          8|   12|         96|
    |x_8_ce0                                                                               |   65|         15|    1|         15|
    |x_8_ce1                                                                               |   43|          8|    1|          8|
    |x_8_d0                                                                                |   43|          8|   32|        256|
    |x_8_we0                                                                               |   43|          8|    1|          8|
    |x_9_address0                                                                          |   65|         15|   12|        180|
    |x_9_address1                                                                          |   43|          8|   12|         96|
    |x_9_ce0                                                                               |   65|         15|    1|         15|
    |x_9_ce1                                                                               |   43|          8|    1|          8|
    |x_9_d0                                                                                |   43|          8|   32|        256|
    |x_9_we0                                                                               |   43|          8|    1|          8|
    |x_address0                                                                            |   65|         15|   12|        180|
    |x_address1                                                                            |   43|          8|   12|         96|
    |x_ce0                                                                                 |   65|         15|    1|         15|
    |x_ce1                                                                                 |   43|          8|    1|          8|
    |x_d0                                                                                  |   43|          8|   32|        256|
    |x_we0                                                                                 |   43|          8|    1|          8|
    |y_10_address0                                                                         |   26|          5|   12|         60|
    |y_10_address1                                                                         |   14|          3|   12|         36|
    |y_10_ce0                                                                              |   26|          5|    1|          5|
    |y_10_ce1                                                                              |   14|          3|    1|          3|
    |y_10_d0                                                                               |   14|          3|   32|         96|
    |y_10_we0                                                                              |   14|          3|    1|          3|
    |y_11_address0                                                                         |   26|          5|   12|         60|
    |y_11_address1                                                                         |   14|          3|   12|         36|
    |y_11_ce0                                                                              |   26|          5|    1|          5|
    |y_11_ce1                                                                              |   14|          3|    1|          3|
    |y_11_d0                                                                               |   14|          3|   32|         96|
    |y_11_we0                                                                              |   14|          3|    1|          3|
    |y_12_address0                                                                         |   26|          5|   12|         60|
    |y_12_address1                                                                         |   14|          3|   12|         36|
    |y_12_ce0                                                                              |   26|          5|    1|          5|
    |y_12_ce1                                                                              |   14|          3|    1|          3|
    |y_12_d0                                                                               |   14|          3|   32|         96|
    |y_12_we0                                                                              |   14|          3|    1|          3|
    |y_13_address0                                                                         |   26|          5|   12|         60|
    |y_13_address1                                                                         |   14|          3|   12|         36|
    |y_13_ce0                                                                              |   26|          5|    1|          5|
    |y_13_ce1                                                                              |   14|          3|    1|          3|
    |y_13_d0                                                                               |   14|          3|   32|         96|
    |y_13_we0                                                                              |   14|          3|    1|          3|
    |y_14_address0                                                                         |   26|          5|   12|         60|
    |y_14_address1                                                                         |   14|          3|   12|         36|
    |y_14_ce0                                                                              |   26|          5|    1|          5|
    |y_14_ce1                                                                              |   14|          3|    1|          3|
    |y_14_d0                                                                               |   14|          3|   32|         96|
    |y_14_we0                                                                              |   14|          3|    1|          3|
    |y_15_address0                                                                         |   26|          5|   12|         60|
    |y_15_address1                                                                         |   14|          3|   12|         36|
    |y_15_ce0                                                                              |   26|          5|    1|          5|
    |y_15_ce1                                                                              |   14|          3|    1|          3|
    |y_15_d0                                                                               |   14|          3|   32|         96|
    |y_15_we0                                                                              |   14|          3|    1|          3|
    |y_1_address0                                                                          |   26|          5|   12|         60|
    |y_1_address1                                                                          |   14|          3|   12|         36|
    |y_1_ce0                                                                               |   26|          5|    1|          5|
    |y_1_ce1                                                                               |   14|          3|    1|          3|
    |y_1_d0                                                                                |   14|          3|   32|         96|
    |y_1_we0                                                                               |   14|          3|    1|          3|
    |y_2_address0                                                                          |   26|          5|   12|         60|
    |y_2_address1                                                                          |   14|          3|   12|         36|
    |y_2_ce0                                                                               |   26|          5|    1|          5|
    |y_2_ce1                                                                               |   14|          3|    1|          3|
    |y_2_d0                                                                                |   14|          3|   32|         96|
    |y_2_we0                                                                               |   14|          3|    1|          3|
    |y_3_address0                                                                          |   26|          5|   12|         60|
    |y_3_address1                                                                          |   14|          3|   12|         36|
    |y_3_ce0                                                                               |   26|          5|    1|          5|
    |y_3_ce1                                                                               |   14|          3|    1|          3|
    |y_3_d0                                                                                |   14|          3|   32|         96|
    |y_3_we0                                                                               |   14|          3|    1|          3|
    |y_4_address0                                                                          |   26|          5|   12|         60|
    |y_4_address1                                                                          |   14|          3|   12|         36|
    |y_4_ce0                                                                               |   26|          5|    1|          5|
    |y_4_ce1                                                                               |   14|          3|    1|          3|
    |y_4_d0                                                                                |   14|          3|   32|         96|
    |y_4_we0                                                                               |   14|          3|    1|          3|
    |y_5_address0                                                                          |   26|          5|   12|         60|
    |y_5_address1                                                                          |   14|          3|   12|         36|
    |y_5_ce0                                                                               |   26|          5|    1|          5|
    |y_5_ce1                                                                               |   14|          3|    1|          3|
    |y_5_d0                                                                                |   14|          3|   32|         96|
    |y_5_we0                                                                               |   14|          3|    1|          3|
    |y_6_address0                                                                          |   26|          5|   12|         60|
    |y_6_address1                                                                          |   14|          3|   12|         36|
    |y_6_ce0                                                                               |   26|          5|    1|          5|
    |y_6_ce1                                                                               |   14|          3|    1|          3|
    |y_6_d0                                                                                |   14|          3|   32|         96|
    |y_6_we0                                                                               |   14|          3|    1|          3|
    |y_7_address0                                                                          |   26|          5|   12|         60|
    |y_7_address1                                                                          |   14|          3|   12|         36|
    |y_7_ce0                                                                               |   26|          5|    1|          5|
    |y_7_ce1                                                                               |   14|          3|    1|          3|
    |y_7_d0                                                                                |   14|          3|   32|         96|
    |y_7_we0                                                                               |   14|          3|    1|          3|
    |y_8_address0                                                                          |   26|          5|   12|         60|
    |y_8_address1                                                                          |   14|          3|   12|         36|
    |y_8_ce0                                                                               |   26|          5|    1|          5|
    |y_8_ce1                                                                               |   14|          3|    1|          3|
    |y_8_d0                                                                                |   14|          3|   32|         96|
    |y_8_we0                                                                               |   14|          3|    1|          3|
    |y_9_address0                                                                          |   26|          5|   12|         60|
    |y_9_address1                                                                          |   14|          3|   12|         36|
    |y_9_ce0                                                                               |   26|          5|    1|          5|
    |y_9_ce1                                                                               |   14|          3|    1|          3|
    |y_9_d0                                                                                |   14|          3|   32|         96|
    |y_9_we0                                                                               |   14|          3|    1|          3|
    |y_address0                                                                            |   26|          5|   12|         60|
    |y_address1                                                                            |   14|          3|   12|         36|
    |y_ce0                                                                                 |   26|          5|    1|          5|
    |y_ce1                                                                                 |   14|          3|    1|          3|
    |y_d0                                                                                  |   14|          3|   32|         96|
    |y_we0                                                                                 |   14|          3|    1|          3|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                                 |12726|       2496| 3184|      21281|
    +--------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  21|   0|   21|          0|
    |config_r_read_reg_1199                                                        |  32|   0|   32|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610_ap_start_reg    |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121_ap_start_reg        |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130_ap_start_reg        |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_stage_2_store_fu_686_ap_start_reg         |   1|   0|    1|          0|
    |grp_float_Multiply2_fu_933_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_float_add2_fu_1053_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_float_gelu2_fu_881_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_float_layer_norm3_fu_725_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_float_rms_norm3_fu_777_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_float_safe_softmax3_fu_1001_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_float_silu2_fu_829_ap_start_reg                                           |   1|   0|    1|          0|
    |stage_read_reg_1203                                                           |  32|   0|   32|          0|
    |trunc_ln1_reg_1219                                                            |  63|   0|   63|          0|
    |trunc_ln2_reg_1207                                                            |  63|   0|   63|          0|
    |trunc_ln_reg_1213                                                             |  63|   0|   63|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 293|   0|  293|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 13 21 10 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 11 
11 --> 12 
12 --> 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln1290 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [activation_accelerator.cpp:1290]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_13, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_4, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 49152, void @empty_16, void @empty_14, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_18, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_21, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_22, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_19, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_23, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_2, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_25, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 42 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 43 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 44 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 45 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 46 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 47 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%x_1 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 48 'alloca' 'x_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 49 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%x_3 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 50 'alloca' 'x_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 51 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%x_5 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 52 'alloca' 'x_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 53 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%x_7 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 54 'alloca' 'x_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 55 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%x_9 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 56 'alloca' 'x_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 57 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%x_11 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 58 'alloca' 'x_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 59 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%x_13 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 60 'alloca' 'x_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 61 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%x_15 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 62 'alloca' 'x_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 63 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%y_1 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 64 'alloca' 'y_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%y_2 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 65 'alloca' 'y_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%y_3 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 66 'alloca' 'y_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%y_4 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 67 'alloca' 'y_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%y_5 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 68 'alloca' 'y_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%y_6 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 69 'alloca' 'y_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%y_7 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 70 'alloca' 'y_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%y_8 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 71 'alloca' 'y_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%y_9 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 72 'alloca' 'y_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%y_10 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 73 'alloca' 'y_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%y_11 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 74 'alloca' 'y_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%y_12 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 75 'alloca' 'y_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%y_13 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 76 'alloca' 'y_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%y_14 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 77 'alloca' 'y_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%y_15 = alloca i64 1" [activation_accelerator.cpp:1301]   --->   Operation 78 'alloca' 'y_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (0.44ns)   --->   "%switch_ln1303 = switch i32 %stage_read, void %if.end76, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store" [activation_accelerator.cpp:1303]   --->   Operation 79 'switch' 'switch_ln1303' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:1361]   --->   Operation 80 'partselect' 'trunc_ln2' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.44ns)   --->   "%switch_ln1315 = switch i32 %config_r_read, void %if.end54, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i23.preheader, i32 2, void %for.inc.i33.preheader, i32 3, void %for.inc.i53.preheader, i32 4, void %for.inc.i63.preheader, i32 5, void %for.inc.i73.preheader, i32 6, void %for.inc.i83.preheader" [activation_accelerator.cpp:1315]   --->   Operation 81 'switch' 'switch_ln1315' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop11, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 82 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop10, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 83 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop9, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 84 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop8, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 85 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop6, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 86 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop7, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 87 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop5, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 88 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 89 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop4, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 90 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:1305]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:1309]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1361 = sext i63 %trunc_ln2" [activation_accelerator.cpp:1361]   --->   Operation 93 'sext' 'sext_ln1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1361" [activation_accelerator.cpp:1361]   --->   Operation 94 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (7.30ns)   --->   "%empty_114 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem2_addr, i32 49152" [activation_accelerator.cpp:1361]   --->   Operation 95 'writereq' 'empty_114' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln1361 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1361]   --->   Operation 96 'call' 'call_ln1361' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln1361 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1361]   --->   Operation 97 'call' 'call_ln1361' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [5/5] (7.30ns)   --->   "%empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1365]   --->   Operation 98 'writeresp' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [4/5] (7.30ns)   --->   "%empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1365]   --->   Operation 99 'writeresp' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [3/5] (7.30ns)   --->   "%empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1365]   --->   Operation 100 'writeresp' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [2/5] (7.30ns)   --->   "%empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1365]   --->   Operation 101 'writeresp' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [1/5] (7.30ns)   --->   "%empty_115 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1365]   --->   Operation 102 'writeresp' 'empty_115' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1365 = br void %if.end76" [activation_accelerator.cpp:1365]   --->   Operation 103 'br' 'br_ln1365' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop11, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 104 'call' 'call_ln0' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop10, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 105 'call' 'call_ln0' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop9, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 106 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop8, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 107 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop6, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 108 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop7, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 109 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop5, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 110 'call' 'call_ln0' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %buf0"   --->   Operation 111 'call' 'call_ln0' <Predicate = (config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_bf16_to_float_loop4, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %buf1"   --->   Operation 112 'call' 'call_ln0' <Predicate = (config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln1355 = call void @float_layer_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1355]   --->   Operation 113 'call' 'call_ln1355' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln1351 = call void @float_rms_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1351]   --->   Operation 114 'call' 'call_ln1351' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln1347 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1347]   --->   Operation 115 'call' 'call_ln1347' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln1343 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1343]   --->   Operation 116 'call' 'call_ln1343' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln1335 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1335]   --->   Operation 117 'call' 'call_ln1335' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln1326 = call void @float_safe_softmax3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1326]   --->   Operation 118 'call' 'call_ln1326' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln1318 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1318]   --->   Operation 119 'call' 'call_ln1318' <Predicate = (config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln1355 = call void @float_layer_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1355]   --->   Operation 120 'call' 'call_ln1355' <Predicate = (config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln1356 = br void %if.end54" [activation_accelerator.cpp:1356]   --->   Operation 121 'br' 'br_ln1356' <Predicate = (config_r_read == 6)> <Delay = 0.00>
ST_12 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln1351 = call void @float_rms_norm3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1351]   --->   Operation 122 'call' 'call_ln1351' <Predicate = (config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln1352 = br void %if.end55" [activation_accelerator.cpp:1352]   --->   Operation 123 'br' 'br_ln1352' <Predicate = (config_r_read == 5)> <Delay = 0.00>
ST_12 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln1347 = call void @float_silu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1347]   --->   Operation 124 'call' 'call_ln1347' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln1348 = br void %if.end56" [activation_accelerator.cpp:1348]   --->   Operation 125 'br' 'br_ln1348' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_12 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln1343 = call void @float_gelu2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1343]   --->   Operation 126 'call' 'call_ln1343' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln1344 = br void %if.end57" [activation_accelerator.cpp:1344]   --->   Operation 127 'br' 'br_ln1344' <Predicate = (config_r_read == 3)> <Delay = 0.00>
ST_12 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln1335 = call void @float_Multiply2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1335]   --->   Operation 128 'call' 'call_ln1335' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln1340 = br void %if.end58" [activation_accelerator.cpp:1340]   --->   Operation 129 'br' 'br_ln1340' <Predicate = (config_r_read == 2)> <Delay = 0.00>
ST_12 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln1326 = call void @float_safe_softmax3, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1326]   --->   Operation 130 'call' 'call_ln1326' <Predicate = (config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln1331 = br void %if.end59" [activation_accelerator.cpp:1331]   --->   Operation 131 'br' 'br_ln1331' <Predicate = (config_r_read == 1)> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln1318 = call void @float_add2, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9, i32 %y_10, i32 %y_11, i32 %y_12, i32 %y_13, i32 %y_14, i32 %y_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15" [activation_accelerator.cpp:1318]   --->   Operation 132 'call' 'call_ln1318' <Predicate = (config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln1323 = br void %if.end60" [activation_accelerator.cpp:1323]   --->   Operation 133 'br' 'br_ln1323' <Predicate = (config_r_read == 0)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end55"   --->   Operation 134 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56"   --->   Operation 135 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end57"   --->   Operation 136 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end58"   --->   Operation 137 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end59"   --->   Operation 138 'br' 'br_ln0' <Predicate = (config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end60"   --->   Operation 139 'br' 'br_ln0' <Predicate = (config_r_read != 0)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln1359 = br void %if.end76" [activation_accelerator.cpp:1359]   --->   Operation 140 'br' 'br_ln1359' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 7.30>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1305 = sext i63 %trunc_ln" [activation_accelerator.cpp:1305]   --->   Operation 141 'sext' 'sext_ln1305' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1305" [activation_accelerator.cpp:1305]   --->   Operation 142 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1309 = sext i63 %trunc_ln1" [activation_accelerator.cpp:1309]   --->   Operation 144 'sext' 'sext_ln1309' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln1309" [activation_accelerator.cpp:1309]   --->   Operation 145 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [7/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 146 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 2> <Delay = 7.30>
ST_14 : Operation 147 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 148 [6/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 148 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 3> <Delay = 7.30>
ST_15 : Operation 149 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 150 [5/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 150 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 151 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 152 [4/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 152 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 153 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 154 [3/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 154 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 155 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 156 [2/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 156 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 157 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1305]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 158 [1/7] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 49152" [activation_accelerator.cpp:1309]   --->   Operation 158 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln1305 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1305]   --->   Operation 159 'call' 'call_ln1305' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln1309 = call void @activation_accelerator_Pipeline_stage_0_load1, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:1309]   --->   Operation 160 'call' 'call_ln1309' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln1305 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1305]   --->   Operation 161 'call' 'call_ln1305' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln1309 = call void @activation_accelerator_Pipeline_stage_0_load1, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:1309]   --->   Operation 162 'call' 'call_ln1309' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end76"   --->   Operation 163 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln1365 = ret" [activation_accelerator.cpp:1365]   --->   Operation 164 'ret' 'ret_ln1365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln1290 (spectopmodule) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
config_r_read        (read         ) [ 0100000000111000000000]
stage_read           (read         ) [ 0111111111111111111111]
out_r_read           (read         ) [ 0000000000000000000000]
in1_read             (read         ) [ 0000000000000000000000]
in0_read             (read         ) [ 0000000000000000000000]
x                    (alloca       ) [ 0000000000111000000000]
x_1                  (alloca       ) [ 0000000000111000000000]
x_2                  (alloca       ) [ 0000000000111000000000]
x_3                  (alloca       ) [ 0000000000111000000000]
x_4                  (alloca       ) [ 0000000000111000000000]
x_5                  (alloca       ) [ 0000000000111000000000]
x_6                  (alloca       ) [ 0000000000111000000000]
x_7                  (alloca       ) [ 0000000000111000000000]
x_8                  (alloca       ) [ 0000000000111000000000]
x_9                  (alloca       ) [ 0000000000111000000000]
x_10                 (alloca       ) [ 0000000000111000000000]
x_11                 (alloca       ) [ 0000000000111000000000]
x_12                 (alloca       ) [ 0000000000111000000000]
x_13                 (alloca       ) [ 0000000000111000000000]
x_14                 (alloca       ) [ 0000000000111000000000]
x_15                 (alloca       ) [ 0000000000111000000000]
y                    (alloca       ) [ 0000000000111000000000]
y_1                  (alloca       ) [ 0000000000111000000000]
y_2                  (alloca       ) [ 0000000000111000000000]
y_3                  (alloca       ) [ 0000000000111000000000]
y_4                  (alloca       ) [ 0000000000111000000000]
y_5                  (alloca       ) [ 0000000000111000000000]
y_6                  (alloca       ) [ 0000000000111000000000]
y_7                  (alloca       ) [ 0000000000111000000000]
y_8                  (alloca       ) [ 0000000000111000000000]
y_9                  (alloca       ) [ 0000000000111000000000]
y_10                 (alloca       ) [ 0000000000111000000000]
y_11                 (alloca       ) [ 0000000000111000000000]
y_12                 (alloca       ) [ 0000000000111000000000]
y_13                 (alloca       ) [ 0000000000111000000000]
y_14                 (alloca       ) [ 0000000000111000000000]
y_15                 (alloca       ) [ 0000000000111000000000]
switch_ln1303        (switch       ) [ 0000000000000000000000]
trunc_ln2            (partselect   ) [ 0011100000000000000000]
switch_ln1315        (switch       ) [ 0000000000000000000000]
trunc_ln             (partselect   ) [ 0011111111111111111111]
trunc_ln1            (partselect   ) [ 0011111111111111111111]
sext_ln1361          (sext         ) [ 0000000000000000000000]
gmem2_addr           (getelementptr) [ 0001111111000000000000]
empty_114            (writereq     ) [ 0000000000000000000000]
call_ln1361          (call         ) [ 0000000000000000000000]
empty_115            (writeresp    ) [ 0000000000000000000000]
br_ln1365            (br           ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln0             (call         ) [ 0000000000000000000000]
call_ln1355          (call         ) [ 0000000000000000000000]
br_ln1356            (br           ) [ 0000000000000000000000]
call_ln1351          (call         ) [ 0000000000000000000000]
br_ln1352            (br           ) [ 0000000000000000000000]
call_ln1347          (call         ) [ 0000000000000000000000]
br_ln1348            (br           ) [ 0000000000000000000000]
call_ln1343          (call         ) [ 0000000000000000000000]
br_ln1344            (br           ) [ 0000000000000000000000]
call_ln1335          (call         ) [ 0000000000000000000000]
br_ln1340            (br           ) [ 0000000000000000000000]
call_ln1326          (call         ) [ 0000000000000000000000]
br_ln1331            (br           ) [ 0000000000000000000000]
call_ln1318          (call         ) [ 0000000000000000000000]
br_ln1323            (br           ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
br_ln1359            (br           ) [ 0000000000000000000000]
sext_ln1305          (sext         ) [ 0000000000000000000000]
gmem0_addr           (getelementptr) [ 0000000000000011111100]
sext_ln1309          (sext         ) [ 0000000000000000000000]
gmem1_addr           (getelementptr) [ 0000000000000011111100]
empty                (readreq      ) [ 0000000000000000000000]
empty_113            (readreq      ) [ 0000000000000000000000]
call_ln1305          (call         ) [ 0000000000000000000000]
call_ln1309          (call         ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
ret_ln1365           (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_bf16_to_float_loop4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_2_store"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_layer_norm3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_rms_norm3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_silu2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_gelu2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_Multiply2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_add2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load0"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="x_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="x_2_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_6_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_7_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_8_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="x_9_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_9/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="x_10_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_11_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="x_12_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="x_13_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_14_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_15_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_15/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="y_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_1_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="y_2_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="y_3_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="y_4_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="y_5_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="y_6_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="y_7_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_7/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="y_8_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_8/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="y_9_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_9/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="y_10_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_10/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_11_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_11/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="y_12_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_12/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="y_13_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_13/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="y_14_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_14/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="y_15_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_15/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="config_r_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="stage_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_r_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="in1_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="in0_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_writeresp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="0" index="2" bw="17" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_114/2 empty_115/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_readreq_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="17" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_readreq_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="17" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_113/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="0"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="32" slack="0"/>
<pin id="353" dir="0" index="8" bw="32" slack="0"/>
<pin id="354" dir="0" index="9" bw="32" slack="0"/>
<pin id="355" dir="0" index="10" bw="32" slack="0"/>
<pin id="356" dir="0" index="11" bw="32" slack="0"/>
<pin id="357" dir="0" index="12" bw="32" slack="0"/>
<pin id="358" dir="0" index="13" bw="32" slack="0"/>
<pin id="359" dir="0" index="14" bw="32" slack="0"/>
<pin id="360" dir="0" index="15" bw="32" slack="0"/>
<pin id="361" dir="0" index="16" bw="32" slack="0"/>
<pin id="362" dir="0" index="17" bw="16" slack="0"/>
<pin id="363" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="0" index="3" bw="32" slack="0"/>
<pin id="387" dir="0" index="4" bw="32" slack="0"/>
<pin id="388" dir="0" index="5" bw="32" slack="0"/>
<pin id="389" dir="0" index="6" bw="32" slack="0"/>
<pin id="390" dir="0" index="7" bw="32" slack="0"/>
<pin id="391" dir="0" index="8" bw="32" slack="0"/>
<pin id="392" dir="0" index="9" bw="32" slack="0"/>
<pin id="393" dir="0" index="10" bw="32" slack="0"/>
<pin id="394" dir="0" index="11" bw="32" slack="0"/>
<pin id="395" dir="0" index="12" bw="32" slack="0"/>
<pin id="396" dir="0" index="13" bw="32" slack="0"/>
<pin id="397" dir="0" index="14" bw="32" slack="0"/>
<pin id="398" dir="0" index="15" bw="32" slack="0"/>
<pin id="399" dir="0" index="16" bw="32" slack="0"/>
<pin id="400" dir="0" index="17" bw="16" slack="0"/>
<pin id="401" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="0" index="3" bw="32" slack="0"/>
<pin id="425" dir="0" index="4" bw="32" slack="0"/>
<pin id="426" dir="0" index="5" bw="32" slack="0"/>
<pin id="427" dir="0" index="6" bw="32" slack="0"/>
<pin id="428" dir="0" index="7" bw="32" slack="0"/>
<pin id="429" dir="0" index="8" bw="32" slack="0"/>
<pin id="430" dir="0" index="9" bw="32" slack="0"/>
<pin id="431" dir="0" index="10" bw="32" slack="0"/>
<pin id="432" dir="0" index="11" bw="32" slack="0"/>
<pin id="433" dir="0" index="12" bw="32" slack="0"/>
<pin id="434" dir="0" index="13" bw="32" slack="0"/>
<pin id="435" dir="0" index="14" bw="32" slack="0"/>
<pin id="436" dir="0" index="15" bw="32" slack="0"/>
<pin id="437" dir="0" index="16" bw="32" slack="0"/>
<pin id="438" dir="0" index="17" bw="16" slack="0"/>
<pin id="439" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="0" index="3" bw="32" slack="0"/>
<pin id="463" dir="0" index="4" bw="32" slack="0"/>
<pin id="464" dir="0" index="5" bw="32" slack="0"/>
<pin id="465" dir="0" index="6" bw="32" slack="0"/>
<pin id="466" dir="0" index="7" bw="32" slack="0"/>
<pin id="467" dir="0" index="8" bw="32" slack="0"/>
<pin id="468" dir="0" index="9" bw="32" slack="0"/>
<pin id="469" dir="0" index="10" bw="32" slack="0"/>
<pin id="470" dir="0" index="11" bw="32" slack="0"/>
<pin id="471" dir="0" index="12" bw="32" slack="0"/>
<pin id="472" dir="0" index="13" bw="32" slack="0"/>
<pin id="473" dir="0" index="14" bw="32" slack="0"/>
<pin id="474" dir="0" index="15" bw="32" slack="0"/>
<pin id="475" dir="0" index="16" bw="32" slack="0"/>
<pin id="476" dir="0" index="17" bw="16" slack="0"/>
<pin id="477" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="0" index="3" bw="32" slack="0"/>
<pin id="501" dir="0" index="4" bw="32" slack="0"/>
<pin id="502" dir="0" index="5" bw="32" slack="0"/>
<pin id="503" dir="0" index="6" bw="32" slack="0"/>
<pin id="504" dir="0" index="7" bw="32" slack="0"/>
<pin id="505" dir="0" index="8" bw="32" slack="0"/>
<pin id="506" dir="0" index="9" bw="32" slack="0"/>
<pin id="507" dir="0" index="10" bw="32" slack="0"/>
<pin id="508" dir="0" index="11" bw="32" slack="0"/>
<pin id="509" dir="0" index="12" bw="32" slack="0"/>
<pin id="510" dir="0" index="13" bw="32" slack="0"/>
<pin id="511" dir="0" index="14" bw="32" slack="0"/>
<pin id="512" dir="0" index="15" bw="32" slack="0"/>
<pin id="513" dir="0" index="16" bw="32" slack="0"/>
<pin id="514" dir="0" index="17" bw="16" slack="0"/>
<pin id="515" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="0" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="0" index="3" bw="32" slack="0"/>
<pin id="539" dir="0" index="4" bw="32" slack="0"/>
<pin id="540" dir="0" index="5" bw="32" slack="0"/>
<pin id="541" dir="0" index="6" bw="32" slack="0"/>
<pin id="542" dir="0" index="7" bw="32" slack="0"/>
<pin id="543" dir="0" index="8" bw="32" slack="0"/>
<pin id="544" dir="0" index="9" bw="32" slack="0"/>
<pin id="545" dir="0" index="10" bw="32" slack="0"/>
<pin id="546" dir="0" index="11" bw="32" slack="0"/>
<pin id="547" dir="0" index="12" bw="32" slack="0"/>
<pin id="548" dir="0" index="13" bw="32" slack="0"/>
<pin id="549" dir="0" index="14" bw="32" slack="0"/>
<pin id="550" dir="0" index="15" bw="32" slack="0"/>
<pin id="551" dir="0" index="16" bw="32" slack="0"/>
<pin id="552" dir="0" index="17" bw="16" slack="0"/>
<pin id="553" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="0" index="3" bw="32" slack="0"/>
<pin id="577" dir="0" index="4" bw="32" slack="0"/>
<pin id="578" dir="0" index="5" bw="32" slack="0"/>
<pin id="579" dir="0" index="6" bw="32" slack="0"/>
<pin id="580" dir="0" index="7" bw="32" slack="0"/>
<pin id="581" dir="0" index="8" bw="32" slack="0"/>
<pin id="582" dir="0" index="9" bw="32" slack="0"/>
<pin id="583" dir="0" index="10" bw="32" slack="0"/>
<pin id="584" dir="0" index="11" bw="32" slack="0"/>
<pin id="585" dir="0" index="12" bw="32" slack="0"/>
<pin id="586" dir="0" index="13" bw="32" slack="0"/>
<pin id="587" dir="0" index="14" bw="32" slack="0"/>
<pin id="588" dir="0" index="15" bw="32" slack="0"/>
<pin id="589" dir="0" index="16" bw="32" slack="0"/>
<pin id="590" dir="0" index="17" bw="16" slack="0"/>
<pin id="591" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="0" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="32" slack="0"/>
<pin id="614" dir="0" index="3" bw="32" slack="0"/>
<pin id="615" dir="0" index="4" bw="32" slack="0"/>
<pin id="616" dir="0" index="5" bw="32" slack="0"/>
<pin id="617" dir="0" index="6" bw="32" slack="0"/>
<pin id="618" dir="0" index="7" bw="32" slack="0"/>
<pin id="619" dir="0" index="8" bw="32" slack="0"/>
<pin id="620" dir="0" index="9" bw="32" slack="0"/>
<pin id="621" dir="0" index="10" bw="32" slack="0"/>
<pin id="622" dir="0" index="11" bw="32" slack="0"/>
<pin id="623" dir="0" index="12" bw="32" slack="0"/>
<pin id="624" dir="0" index="13" bw="32" slack="0"/>
<pin id="625" dir="0" index="14" bw="32" slack="0"/>
<pin id="626" dir="0" index="15" bw="32" slack="0"/>
<pin id="627" dir="0" index="16" bw="32" slack="0"/>
<pin id="628" dir="0" index="17" bw="16" slack="0"/>
<pin id="629" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="0" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="32" slack="0"/>
<pin id="652" dir="0" index="3" bw="32" slack="0"/>
<pin id="653" dir="0" index="4" bw="32" slack="0"/>
<pin id="654" dir="0" index="5" bw="32" slack="0"/>
<pin id="655" dir="0" index="6" bw="32" slack="0"/>
<pin id="656" dir="0" index="7" bw="32" slack="0"/>
<pin id="657" dir="0" index="8" bw="32" slack="0"/>
<pin id="658" dir="0" index="9" bw="32" slack="0"/>
<pin id="659" dir="0" index="10" bw="32" slack="0"/>
<pin id="660" dir="0" index="11" bw="32" slack="0"/>
<pin id="661" dir="0" index="12" bw="32" slack="0"/>
<pin id="662" dir="0" index="13" bw="32" slack="0"/>
<pin id="663" dir="0" index="14" bw="32" slack="0"/>
<pin id="664" dir="0" index="15" bw="32" slack="0"/>
<pin id="665" dir="0" index="16" bw="32" slack="0"/>
<pin id="666" dir="0" index="17" bw="16" slack="0"/>
<pin id="667" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_activation_accelerator_Pipeline_stage_2_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="0" index="2" bw="63" slack="2"/>
<pin id="690" dir="0" index="3" bw="16" slack="0"/>
<pin id="691" dir="0" index="4" bw="16" slack="0"/>
<pin id="692" dir="0" index="5" bw="16" slack="0"/>
<pin id="693" dir="0" index="6" bw="16" slack="0"/>
<pin id="694" dir="0" index="7" bw="16" slack="0"/>
<pin id="695" dir="0" index="8" bw="16" slack="0"/>
<pin id="696" dir="0" index="9" bw="16" slack="0"/>
<pin id="697" dir="0" index="10" bw="16" slack="0"/>
<pin id="698" dir="0" index="11" bw="16" slack="0"/>
<pin id="699" dir="0" index="12" bw="16" slack="0"/>
<pin id="700" dir="0" index="13" bw="16" slack="0"/>
<pin id="701" dir="0" index="14" bw="16" slack="0"/>
<pin id="702" dir="0" index="15" bw="16" slack="0"/>
<pin id="703" dir="0" index="16" bw="16" slack="0"/>
<pin id="704" dir="0" index="17" bw="16" slack="0"/>
<pin id="705" dir="0" index="18" bw="16" slack="0"/>
<pin id="706" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1361/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_float_layer_norm3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="0" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="736" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="737" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="741" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="743" dir="0" index="17" bw="16" slack="0"/>
<pin id="744" dir="0" index="18" bw="16" slack="0"/>
<pin id="745" dir="0" index="19" bw="16" slack="0"/>
<pin id="746" dir="0" index="20" bw="16" slack="0"/>
<pin id="747" dir="0" index="21" bw="16" slack="0"/>
<pin id="748" dir="0" index="22" bw="16" slack="0"/>
<pin id="749" dir="0" index="23" bw="16" slack="0"/>
<pin id="750" dir="0" index="24" bw="16" slack="0"/>
<pin id="751" dir="0" index="25" bw="16" slack="0"/>
<pin id="752" dir="0" index="26" bw="16" slack="0"/>
<pin id="753" dir="0" index="27" bw="16" slack="0"/>
<pin id="754" dir="0" index="28" bw="16" slack="0"/>
<pin id="755" dir="0" index="29" bw="16" slack="0"/>
<pin id="756" dir="0" index="30" bw="16" slack="0"/>
<pin id="757" dir="0" index="31" bw="16" slack="0"/>
<pin id="758" dir="0" index="32" bw="16" slack="0"/>
<pin id="759" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1355/11 "/>
</bind>
</comp>

<comp id="777" class="1004" name="grp_float_rms_norm3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="0" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="17" bw="16" slack="0"/>
<pin id="796" dir="0" index="18" bw="16" slack="0"/>
<pin id="797" dir="0" index="19" bw="16" slack="0"/>
<pin id="798" dir="0" index="20" bw="16" slack="0"/>
<pin id="799" dir="0" index="21" bw="16" slack="0"/>
<pin id="800" dir="0" index="22" bw="16" slack="0"/>
<pin id="801" dir="0" index="23" bw="16" slack="0"/>
<pin id="802" dir="0" index="24" bw="16" slack="0"/>
<pin id="803" dir="0" index="25" bw="16" slack="0"/>
<pin id="804" dir="0" index="26" bw="16" slack="0"/>
<pin id="805" dir="0" index="27" bw="16" slack="0"/>
<pin id="806" dir="0" index="28" bw="16" slack="0"/>
<pin id="807" dir="0" index="29" bw="16" slack="0"/>
<pin id="808" dir="0" index="30" bw="16" slack="0"/>
<pin id="809" dir="0" index="31" bw="16" slack="0"/>
<pin id="810" dir="0" index="32" bw="16" slack="0"/>
<pin id="811" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1351/11 "/>
</bind>
</comp>

<comp id="829" class="1004" name="grp_float_silu2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="0" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="832" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="833" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="835" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="836" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="837" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="838" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="839" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="840" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="841" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="842" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="843" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="844" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="845" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="846" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="847" dir="0" index="17" bw="16" slack="0"/>
<pin id="848" dir="0" index="18" bw="16" slack="0"/>
<pin id="849" dir="0" index="19" bw="16" slack="0"/>
<pin id="850" dir="0" index="20" bw="16" slack="0"/>
<pin id="851" dir="0" index="21" bw="16" slack="0"/>
<pin id="852" dir="0" index="22" bw="16" slack="0"/>
<pin id="853" dir="0" index="23" bw="16" slack="0"/>
<pin id="854" dir="0" index="24" bw="16" slack="0"/>
<pin id="855" dir="0" index="25" bw="16" slack="0"/>
<pin id="856" dir="0" index="26" bw="16" slack="0"/>
<pin id="857" dir="0" index="27" bw="16" slack="0"/>
<pin id="858" dir="0" index="28" bw="16" slack="0"/>
<pin id="859" dir="0" index="29" bw="16" slack="0"/>
<pin id="860" dir="0" index="30" bw="16" slack="0"/>
<pin id="861" dir="0" index="31" bw="16" slack="0"/>
<pin id="862" dir="0" index="32" bw="16" slack="0"/>
<pin id="863" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1347/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="grp_float_gelu2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="0" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="884" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="885" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="886" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="887" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="888" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="889" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="890" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="891" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="892" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="893" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="894" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="895" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="896" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="897" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="898" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="899" dir="0" index="17" bw="16" slack="0"/>
<pin id="900" dir="0" index="18" bw="16" slack="0"/>
<pin id="901" dir="0" index="19" bw="16" slack="0"/>
<pin id="902" dir="0" index="20" bw="16" slack="0"/>
<pin id="903" dir="0" index="21" bw="16" slack="0"/>
<pin id="904" dir="0" index="22" bw="16" slack="0"/>
<pin id="905" dir="0" index="23" bw="16" slack="0"/>
<pin id="906" dir="0" index="24" bw="16" slack="0"/>
<pin id="907" dir="0" index="25" bw="16" slack="0"/>
<pin id="908" dir="0" index="26" bw="16" slack="0"/>
<pin id="909" dir="0" index="27" bw="16" slack="0"/>
<pin id="910" dir="0" index="28" bw="16" slack="0"/>
<pin id="911" dir="0" index="29" bw="16" slack="0"/>
<pin id="912" dir="0" index="30" bw="16" slack="0"/>
<pin id="913" dir="0" index="31" bw="16" slack="0"/>
<pin id="914" dir="0" index="32" bw="16" slack="0"/>
<pin id="915" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1343/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="grp_float_Multiply2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="0" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="936" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="937" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="938" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="939" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="940" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="941" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="942" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="943" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="944" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="945" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="946" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="947" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="948" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="950" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="951" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="954" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="955" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="956" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="957" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="958" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="959" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="960" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="961" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="962" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="963" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="964" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="965" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="966" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="967" dir="0" index="33" bw="16" slack="0"/>
<pin id="968" dir="0" index="34" bw="16" slack="0"/>
<pin id="969" dir="0" index="35" bw="16" slack="0"/>
<pin id="970" dir="0" index="36" bw="16" slack="0"/>
<pin id="971" dir="0" index="37" bw="16" slack="0"/>
<pin id="972" dir="0" index="38" bw="16" slack="0"/>
<pin id="973" dir="0" index="39" bw="16" slack="0"/>
<pin id="974" dir="0" index="40" bw="16" slack="0"/>
<pin id="975" dir="0" index="41" bw="16" slack="0"/>
<pin id="976" dir="0" index="42" bw="16" slack="0"/>
<pin id="977" dir="0" index="43" bw="16" slack="0"/>
<pin id="978" dir="0" index="44" bw="16" slack="0"/>
<pin id="979" dir="0" index="45" bw="16" slack="0"/>
<pin id="980" dir="0" index="46" bw="16" slack="0"/>
<pin id="981" dir="0" index="47" bw="16" slack="0"/>
<pin id="982" dir="0" index="48" bw="16" slack="0"/>
<pin id="983" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1335/11 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="grp_float_safe_softmax3_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="0" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1005" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1006" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1007" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1008" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1009" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1010" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1011" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1014" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1015" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1016" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1017" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1018" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1019" dir="0" index="17" bw="16" slack="0"/>
<pin id="1020" dir="0" index="18" bw="16" slack="0"/>
<pin id="1021" dir="0" index="19" bw="16" slack="0"/>
<pin id="1022" dir="0" index="20" bw="16" slack="0"/>
<pin id="1023" dir="0" index="21" bw="16" slack="0"/>
<pin id="1024" dir="0" index="22" bw="16" slack="0"/>
<pin id="1025" dir="0" index="23" bw="16" slack="0"/>
<pin id="1026" dir="0" index="24" bw="16" slack="0"/>
<pin id="1027" dir="0" index="25" bw="16" slack="0"/>
<pin id="1028" dir="0" index="26" bw="16" slack="0"/>
<pin id="1029" dir="0" index="27" bw="16" slack="0"/>
<pin id="1030" dir="0" index="28" bw="16" slack="0"/>
<pin id="1031" dir="0" index="29" bw="16" slack="0"/>
<pin id="1032" dir="0" index="30" bw="16" slack="0"/>
<pin id="1033" dir="0" index="31" bw="16" slack="0"/>
<pin id="1034" dir="0" index="32" bw="16" slack="0"/>
<pin id="1035" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1326/11 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="grp_float_add2_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="0" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1056" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1057" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1058" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1059" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1060" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1061" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1062" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1063" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1064" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1065" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1066" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1067" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1068" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1069" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1070" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1071" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1072" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1073" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="1074" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1075" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1076" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1077" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1078" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1079" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1080" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1081" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1082" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1083" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1084" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1085" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1086" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1087" dir="0" index="33" bw="16" slack="0"/>
<pin id="1088" dir="0" index="34" bw="16" slack="0"/>
<pin id="1089" dir="0" index="35" bw="16" slack="0"/>
<pin id="1090" dir="0" index="36" bw="16" slack="0"/>
<pin id="1091" dir="0" index="37" bw="16" slack="0"/>
<pin id="1092" dir="0" index="38" bw="16" slack="0"/>
<pin id="1093" dir="0" index="39" bw="16" slack="0"/>
<pin id="1094" dir="0" index="40" bw="16" slack="0"/>
<pin id="1095" dir="0" index="41" bw="16" slack="0"/>
<pin id="1096" dir="0" index="42" bw="16" slack="0"/>
<pin id="1097" dir="0" index="43" bw="16" slack="0"/>
<pin id="1098" dir="0" index="44" bw="16" slack="0"/>
<pin id="1099" dir="0" index="45" bw="16" slack="0"/>
<pin id="1100" dir="0" index="46" bw="16" slack="0"/>
<pin id="1101" dir="0" index="47" bw="16" slack="0"/>
<pin id="1102" dir="0" index="48" bw="16" slack="0"/>
<pin id="1103" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1318/11 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="0" slack="0"/>
<pin id="1123" dir="0" index="1" bw="16" slack="0"/>
<pin id="1124" dir="0" index="2" bw="63" slack="8"/>
<pin id="1125" dir="0" index="3" bw="16" slack="0"/>
<pin id="1126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1305/20 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="0" slack="0"/>
<pin id="1132" dir="0" index="1" bw="16" slack="0"/>
<pin id="1133" dir="0" index="2" bw="63" slack="8"/>
<pin id="1134" dir="0" index="3" bw="16" slack="0"/>
<pin id="1135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1309/20 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="trunc_ln2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="63" slack="0"/>
<pin id="1141" dir="0" index="1" bw="64" slack="0"/>
<pin id="1142" dir="0" index="2" bw="1" slack="0"/>
<pin id="1143" dir="0" index="3" bw="7" slack="0"/>
<pin id="1144" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="trunc_ln_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="63" slack="0"/>
<pin id="1151" dir="0" index="1" bw="64" slack="0"/>
<pin id="1152" dir="0" index="2" bw="1" slack="0"/>
<pin id="1153" dir="0" index="3" bw="7" slack="0"/>
<pin id="1154" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="trunc_ln1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="63" slack="0"/>
<pin id="1161" dir="0" index="1" bw="64" slack="0"/>
<pin id="1162" dir="0" index="2" bw="1" slack="0"/>
<pin id="1163" dir="0" index="3" bw="7" slack="0"/>
<pin id="1164" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sext_ln1361_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="63" slack="1"/>
<pin id="1171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1361/2 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="gmem2_addr_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="0"/>
<pin id="1174" dir="0" index="1" bw="64" slack="0"/>
<pin id="1175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln1305_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="63" slack="1"/>
<pin id="1181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1305/13 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="gmem0_addr_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="64" slack="0"/>
<pin id="1184" dir="0" index="1" bw="64" slack="0"/>
<pin id="1185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/13 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln1309_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="63" slack="1"/>
<pin id="1191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1309/13 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="gmem1_addr_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="64" slack="0"/>
<pin id="1194" dir="0" index="1" bw="64" slack="0"/>
<pin id="1195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/13 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="config_r_read_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="1203" class="1005" name="stage_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="9"/>
<pin id="1205" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="1207" class="1005" name="trunc_ln2_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="63" slack="1"/>
<pin id="1209" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="trunc_ln_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="63" slack="1"/>
<pin id="1215" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1219" class="1005" name="trunc_ln1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="63" slack="1"/>
<pin id="1221" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="gmem2_addr_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="3"/>
<pin id="1227" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1230" class="1005" name="gmem0_addr_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="1"/>
<pin id="1232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1235" class="1005" name="gmem1_addr_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="16" slack="1"/>
<pin id="1237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="102" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="102" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="102" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="102" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="102" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="102" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="102" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="102" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="102" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="102" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="102" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="102" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="102" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="102" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="102" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="102" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="102" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="102" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="102" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="102" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="102" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="102" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="98" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="98" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="100" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="100" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="8" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="100" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="138" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="142" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="335"><net_src comp="158" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="158" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="364"><net_src comp="120" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="365"><net_src comp="164" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="366"><net_src comp="168" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="367"><net_src comp="172" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="368"><net_src comp="176" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="369"><net_src comp="180" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="370"><net_src comp="184" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="371"><net_src comp="188" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="372"><net_src comp="192" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="373"><net_src comp="196" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="374"><net_src comp="200" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="375"><net_src comp="204" pin="1"/><net_sink comp="344" pin=11"/></net>

<net id="376"><net_src comp="208" pin="1"/><net_sink comp="344" pin=12"/></net>

<net id="377"><net_src comp="212" pin="1"/><net_sink comp="344" pin=13"/></net>

<net id="378"><net_src comp="216" pin="1"/><net_sink comp="344" pin=14"/></net>

<net id="379"><net_src comp="220" pin="1"/><net_sink comp="344" pin=15"/></net>

<net id="380"><net_src comp="224" pin="1"/><net_sink comp="344" pin=16"/></net>

<net id="381"><net_src comp="16" pin="0"/><net_sink comp="344" pin=17"/></net>

<net id="402"><net_src comp="122" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="403"><net_src comp="164" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="404"><net_src comp="168" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="405"><net_src comp="172" pin="1"/><net_sink comp="382" pin=3"/></net>

<net id="406"><net_src comp="176" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="407"><net_src comp="180" pin="1"/><net_sink comp="382" pin=5"/></net>

<net id="408"><net_src comp="184" pin="1"/><net_sink comp="382" pin=6"/></net>

<net id="409"><net_src comp="188" pin="1"/><net_sink comp="382" pin=7"/></net>

<net id="410"><net_src comp="192" pin="1"/><net_sink comp="382" pin=8"/></net>

<net id="411"><net_src comp="196" pin="1"/><net_sink comp="382" pin=9"/></net>

<net id="412"><net_src comp="200" pin="1"/><net_sink comp="382" pin=10"/></net>

<net id="413"><net_src comp="204" pin="1"/><net_sink comp="382" pin=11"/></net>

<net id="414"><net_src comp="208" pin="1"/><net_sink comp="382" pin=12"/></net>

<net id="415"><net_src comp="212" pin="1"/><net_sink comp="382" pin=13"/></net>

<net id="416"><net_src comp="216" pin="1"/><net_sink comp="382" pin=14"/></net>

<net id="417"><net_src comp="220" pin="1"/><net_sink comp="382" pin=15"/></net>

<net id="418"><net_src comp="224" pin="1"/><net_sink comp="382" pin=16"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="382" pin=17"/></net>

<net id="440"><net_src comp="124" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="441"><net_src comp="164" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="442"><net_src comp="168" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="443"><net_src comp="172" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="444"><net_src comp="176" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="445"><net_src comp="180" pin="1"/><net_sink comp="420" pin=5"/></net>

<net id="446"><net_src comp="184" pin="1"/><net_sink comp="420" pin=6"/></net>

<net id="447"><net_src comp="188" pin="1"/><net_sink comp="420" pin=7"/></net>

<net id="448"><net_src comp="192" pin="1"/><net_sink comp="420" pin=8"/></net>

<net id="449"><net_src comp="196" pin="1"/><net_sink comp="420" pin=9"/></net>

<net id="450"><net_src comp="200" pin="1"/><net_sink comp="420" pin=10"/></net>

<net id="451"><net_src comp="204" pin="1"/><net_sink comp="420" pin=11"/></net>

<net id="452"><net_src comp="208" pin="1"/><net_sink comp="420" pin=12"/></net>

<net id="453"><net_src comp="212" pin="1"/><net_sink comp="420" pin=13"/></net>

<net id="454"><net_src comp="216" pin="1"/><net_sink comp="420" pin=14"/></net>

<net id="455"><net_src comp="220" pin="1"/><net_sink comp="420" pin=15"/></net>

<net id="456"><net_src comp="224" pin="1"/><net_sink comp="420" pin=16"/></net>

<net id="457"><net_src comp="16" pin="0"/><net_sink comp="420" pin=17"/></net>

<net id="478"><net_src comp="126" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="479"><net_src comp="164" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="480"><net_src comp="168" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="481"><net_src comp="172" pin="1"/><net_sink comp="458" pin=3"/></net>

<net id="482"><net_src comp="176" pin="1"/><net_sink comp="458" pin=4"/></net>

<net id="483"><net_src comp="180" pin="1"/><net_sink comp="458" pin=5"/></net>

<net id="484"><net_src comp="184" pin="1"/><net_sink comp="458" pin=6"/></net>

<net id="485"><net_src comp="188" pin="1"/><net_sink comp="458" pin=7"/></net>

<net id="486"><net_src comp="192" pin="1"/><net_sink comp="458" pin=8"/></net>

<net id="487"><net_src comp="196" pin="1"/><net_sink comp="458" pin=9"/></net>

<net id="488"><net_src comp="200" pin="1"/><net_sink comp="458" pin=10"/></net>

<net id="489"><net_src comp="204" pin="1"/><net_sink comp="458" pin=11"/></net>

<net id="490"><net_src comp="208" pin="1"/><net_sink comp="458" pin=12"/></net>

<net id="491"><net_src comp="212" pin="1"/><net_sink comp="458" pin=13"/></net>

<net id="492"><net_src comp="216" pin="1"/><net_sink comp="458" pin=14"/></net>

<net id="493"><net_src comp="220" pin="1"/><net_sink comp="458" pin=15"/></net>

<net id="494"><net_src comp="224" pin="1"/><net_sink comp="458" pin=16"/></net>

<net id="495"><net_src comp="16" pin="0"/><net_sink comp="458" pin=17"/></net>

<net id="516"><net_src comp="128" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="517"><net_src comp="164" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="518"><net_src comp="168" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="519"><net_src comp="172" pin="1"/><net_sink comp="496" pin=3"/></net>

<net id="520"><net_src comp="176" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="521"><net_src comp="180" pin="1"/><net_sink comp="496" pin=5"/></net>

<net id="522"><net_src comp="184" pin="1"/><net_sink comp="496" pin=6"/></net>

<net id="523"><net_src comp="188" pin="1"/><net_sink comp="496" pin=7"/></net>

<net id="524"><net_src comp="192" pin="1"/><net_sink comp="496" pin=8"/></net>

<net id="525"><net_src comp="196" pin="1"/><net_sink comp="496" pin=9"/></net>

<net id="526"><net_src comp="200" pin="1"/><net_sink comp="496" pin=10"/></net>

<net id="527"><net_src comp="204" pin="1"/><net_sink comp="496" pin=11"/></net>

<net id="528"><net_src comp="208" pin="1"/><net_sink comp="496" pin=12"/></net>

<net id="529"><net_src comp="212" pin="1"/><net_sink comp="496" pin=13"/></net>

<net id="530"><net_src comp="216" pin="1"/><net_sink comp="496" pin=14"/></net>

<net id="531"><net_src comp="220" pin="1"/><net_sink comp="496" pin=15"/></net>

<net id="532"><net_src comp="224" pin="1"/><net_sink comp="496" pin=16"/></net>

<net id="533"><net_src comp="16" pin="0"/><net_sink comp="496" pin=17"/></net>

<net id="554"><net_src comp="130" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="555"><net_src comp="228" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="556"><net_src comp="232" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="557"><net_src comp="236" pin="1"/><net_sink comp="534" pin=3"/></net>

<net id="558"><net_src comp="240" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="559"><net_src comp="244" pin="1"/><net_sink comp="534" pin=5"/></net>

<net id="560"><net_src comp="248" pin="1"/><net_sink comp="534" pin=6"/></net>

<net id="561"><net_src comp="252" pin="1"/><net_sink comp="534" pin=7"/></net>

<net id="562"><net_src comp="256" pin="1"/><net_sink comp="534" pin=8"/></net>

<net id="563"><net_src comp="260" pin="1"/><net_sink comp="534" pin=9"/></net>

<net id="564"><net_src comp="264" pin="1"/><net_sink comp="534" pin=10"/></net>

<net id="565"><net_src comp="268" pin="1"/><net_sink comp="534" pin=11"/></net>

<net id="566"><net_src comp="272" pin="1"/><net_sink comp="534" pin=12"/></net>

<net id="567"><net_src comp="276" pin="1"/><net_sink comp="534" pin=13"/></net>

<net id="568"><net_src comp="280" pin="1"/><net_sink comp="534" pin=14"/></net>

<net id="569"><net_src comp="284" pin="1"/><net_sink comp="534" pin=15"/></net>

<net id="570"><net_src comp="288" pin="1"/><net_sink comp="534" pin=16"/></net>

<net id="571"><net_src comp="18" pin="0"/><net_sink comp="534" pin=17"/></net>

<net id="592"><net_src comp="132" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="593"><net_src comp="164" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="594"><net_src comp="168" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="595"><net_src comp="172" pin="1"/><net_sink comp="572" pin=3"/></net>

<net id="596"><net_src comp="176" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="597"><net_src comp="180" pin="1"/><net_sink comp="572" pin=5"/></net>

<net id="598"><net_src comp="184" pin="1"/><net_sink comp="572" pin=6"/></net>

<net id="599"><net_src comp="188" pin="1"/><net_sink comp="572" pin=7"/></net>

<net id="600"><net_src comp="192" pin="1"/><net_sink comp="572" pin=8"/></net>

<net id="601"><net_src comp="196" pin="1"/><net_sink comp="572" pin=9"/></net>

<net id="602"><net_src comp="200" pin="1"/><net_sink comp="572" pin=10"/></net>

<net id="603"><net_src comp="204" pin="1"/><net_sink comp="572" pin=11"/></net>

<net id="604"><net_src comp="208" pin="1"/><net_sink comp="572" pin=12"/></net>

<net id="605"><net_src comp="212" pin="1"/><net_sink comp="572" pin=13"/></net>

<net id="606"><net_src comp="216" pin="1"/><net_sink comp="572" pin=14"/></net>

<net id="607"><net_src comp="220" pin="1"/><net_sink comp="572" pin=15"/></net>

<net id="608"><net_src comp="224" pin="1"/><net_sink comp="572" pin=16"/></net>

<net id="609"><net_src comp="16" pin="0"/><net_sink comp="572" pin=17"/></net>

<net id="630"><net_src comp="134" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="631"><net_src comp="164" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="632"><net_src comp="168" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="633"><net_src comp="172" pin="1"/><net_sink comp="610" pin=3"/></net>

<net id="634"><net_src comp="176" pin="1"/><net_sink comp="610" pin=4"/></net>

<net id="635"><net_src comp="180" pin="1"/><net_sink comp="610" pin=5"/></net>

<net id="636"><net_src comp="184" pin="1"/><net_sink comp="610" pin=6"/></net>

<net id="637"><net_src comp="188" pin="1"/><net_sink comp="610" pin=7"/></net>

<net id="638"><net_src comp="192" pin="1"/><net_sink comp="610" pin=8"/></net>

<net id="639"><net_src comp="196" pin="1"/><net_sink comp="610" pin=9"/></net>

<net id="640"><net_src comp="200" pin="1"/><net_sink comp="610" pin=10"/></net>

<net id="641"><net_src comp="204" pin="1"/><net_sink comp="610" pin=11"/></net>

<net id="642"><net_src comp="208" pin="1"/><net_sink comp="610" pin=12"/></net>

<net id="643"><net_src comp="212" pin="1"/><net_sink comp="610" pin=13"/></net>

<net id="644"><net_src comp="216" pin="1"/><net_sink comp="610" pin=14"/></net>

<net id="645"><net_src comp="220" pin="1"/><net_sink comp="610" pin=15"/></net>

<net id="646"><net_src comp="224" pin="1"/><net_sink comp="610" pin=16"/></net>

<net id="647"><net_src comp="16" pin="0"/><net_sink comp="610" pin=17"/></net>

<net id="668"><net_src comp="136" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="669"><net_src comp="228" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="670"><net_src comp="232" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="671"><net_src comp="236" pin="1"/><net_sink comp="648" pin=3"/></net>

<net id="672"><net_src comp="240" pin="1"/><net_sink comp="648" pin=4"/></net>

<net id="673"><net_src comp="244" pin="1"/><net_sink comp="648" pin=5"/></net>

<net id="674"><net_src comp="248" pin="1"/><net_sink comp="648" pin=6"/></net>

<net id="675"><net_src comp="252" pin="1"/><net_sink comp="648" pin=7"/></net>

<net id="676"><net_src comp="256" pin="1"/><net_sink comp="648" pin=8"/></net>

<net id="677"><net_src comp="260" pin="1"/><net_sink comp="648" pin=9"/></net>

<net id="678"><net_src comp="264" pin="1"/><net_sink comp="648" pin=10"/></net>

<net id="679"><net_src comp="268" pin="1"/><net_sink comp="648" pin=11"/></net>

<net id="680"><net_src comp="272" pin="1"/><net_sink comp="648" pin=12"/></net>

<net id="681"><net_src comp="276" pin="1"/><net_sink comp="648" pin=13"/></net>

<net id="682"><net_src comp="280" pin="1"/><net_sink comp="648" pin=14"/></net>

<net id="683"><net_src comp="284" pin="1"/><net_sink comp="648" pin=15"/></net>

<net id="684"><net_src comp="288" pin="1"/><net_sink comp="648" pin=16"/></net>

<net id="685"><net_src comp="18" pin="0"/><net_sink comp="648" pin=17"/></net>

<net id="707"><net_src comp="140" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="708"><net_src comp="4" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="709"><net_src comp="20" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="710"><net_src comp="22" pin="0"/><net_sink comp="686" pin=4"/></net>

<net id="711"><net_src comp="24" pin="0"/><net_sink comp="686" pin=5"/></net>

<net id="712"><net_src comp="26" pin="0"/><net_sink comp="686" pin=6"/></net>

<net id="713"><net_src comp="28" pin="0"/><net_sink comp="686" pin=7"/></net>

<net id="714"><net_src comp="30" pin="0"/><net_sink comp="686" pin=8"/></net>

<net id="715"><net_src comp="32" pin="0"/><net_sink comp="686" pin=9"/></net>

<net id="716"><net_src comp="34" pin="0"/><net_sink comp="686" pin=10"/></net>

<net id="717"><net_src comp="36" pin="0"/><net_sink comp="686" pin=11"/></net>

<net id="718"><net_src comp="38" pin="0"/><net_sink comp="686" pin=12"/></net>

<net id="719"><net_src comp="40" pin="0"/><net_sink comp="686" pin=13"/></net>

<net id="720"><net_src comp="42" pin="0"/><net_sink comp="686" pin=14"/></net>

<net id="721"><net_src comp="44" pin="0"/><net_sink comp="686" pin=15"/></net>

<net id="722"><net_src comp="46" pin="0"/><net_sink comp="686" pin=16"/></net>

<net id="723"><net_src comp="48" pin="0"/><net_sink comp="686" pin=17"/></net>

<net id="724"><net_src comp="50" pin="0"/><net_sink comp="686" pin=18"/></net>

<net id="760"><net_src comp="144" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="761"><net_src comp="20" pin="0"/><net_sink comp="725" pin=17"/></net>

<net id="762"><net_src comp="22" pin="0"/><net_sink comp="725" pin=18"/></net>

<net id="763"><net_src comp="24" pin="0"/><net_sink comp="725" pin=19"/></net>

<net id="764"><net_src comp="26" pin="0"/><net_sink comp="725" pin=20"/></net>

<net id="765"><net_src comp="28" pin="0"/><net_sink comp="725" pin=21"/></net>

<net id="766"><net_src comp="30" pin="0"/><net_sink comp="725" pin=22"/></net>

<net id="767"><net_src comp="32" pin="0"/><net_sink comp="725" pin=23"/></net>

<net id="768"><net_src comp="34" pin="0"/><net_sink comp="725" pin=24"/></net>

<net id="769"><net_src comp="36" pin="0"/><net_sink comp="725" pin=25"/></net>

<net id="770"><net_src comp="38" pin="0"/><net_sink comp="725" pin=26"/></net>

<net id="771"><net_src comp="40" pin="0"/><net_sink comp="725" pin=27"/></net>

<net id="772"><net_src comp="42" pin="0"/><net_sink comp="725" pin=28"/></net>

<net id="773"><net_src comp="44" pin="0"/><net_sink comp="725" pin=29"/></net>

<net id="774"><net_src comp="46" pin="0"/><net_sink comp="725" pin=30"/></net>

<net id="775"><net_src comp="48" pin="0"/><net_sink comp="725" pin=31"/></net>

<net id="776"><net_src comp="50" pin="0"/><net_sink comp="725" pin=32"/></net>

<net id="812"><net_src comp="146" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="813"><net_src comp="20" pin="0"/><net_sink comp="777" pin=17"/></net>

<net id="814"><net_src comp="22" pin="0"/><net_sink comp="777" pin=18"/></net>

<net id="815"><net_src comp="24" pin="0"/><net_sink comp="777" pin=19"/></net>

<net id="816"><net_src comp="26" pin="0"/><net_sink comp="777" pin=20"/></net>

<net id="817"><net_src comp="28" pin="0"/><net_sink comp="777" pin=21"/></net>

<net id="818"><net_src comp="30" pin="0"/><net_sink comp="777" pin=22"/></net>

<net id="819"><net_src comp="32" pin="0"/><net_sink comp="777" pin=23"/></net>

<net id="820"><net_src comp="34" pin="0"/><net_sink comp="777" pin=24"/></net>

<net id="821"><net_src comp="36" pin="0"/><net_sink comp="777" pin=25"/></net>

<net id="822"><net_src comp="38" pin="0"/><net_sink comp="777" pin=26"/></net>

<net id="823"><net_src comp="40" pin="0"/><net_sink comp="777" pin=27"/></net>

<net id="824"><net_src comp="42" pin="0"/><net_sink comp="777" pin=28"/></net>

<net id="825"><net_src comp="44" pin="0"/><net_sink comp="777" pin=29"/></net>

<net id="826"><net_src comp="46" pin="0"/><net_sink comp="777" pin=30"/></net>

<net id="827"><net_src comp="48" pin="0"/><net_sink comp="777" pin=31"/></net>

<net id="828"><net_src comp="50" pin="0"/><net_sink comp="777" pin=32"/></net>

<net id="864"><net_src comp="148" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="865"><net_src comp="20" pin="0"/><net_sink comp="829" pin=17"/></net>

<net id="866"><net_src comp="22" pin="0"/><net_sink comp="829" pin=18"/></net>

<net id="867"><net_src comp="24" pin="0"/><net_sink comp="829" pin=19"/></net>

<net id="868"><net_src comp="26" pin="0"/><net_sink comp="829" pin=20"/></net>

<net id="869"><net_src comp="28" pin="0"/><net_sink comp="829" pin=21"/></net>

<net id="870"><net_src comp="30" pin="0"/><net_sink comp="829" pin=22"/></net>

<net id="871"><net_src comp="32" pin="0"/><net_sink comp="829" pin=23"/></net>

<net id="872"><net_src comp="34" pin="0"/><net_sink comp="829" pin=24"/></net>

<net id="873"><net_src comp="36" pin="0"/><net_sink comp="829" pin=25"/></net>

<net id="874"><net_src comp="38" pin="0"/><net_sink comp="829" pin=26"/></net>

<net id="875"><net_src comp="40" pin="0"/><net_sink comp="829" pin=27"/></net>

<net id="876"><net_src comp="42" pin="0"/><net_sink comp="829" pin=28"/></net>

<net id="877"><net_src comp="44" pin="0"/><net_sink comp="829" pin=29"/></net>

<net id="878"><net_src comp="46" pin="0"/><net_sink comp="829" pin=30"/></net>

<net id="879"><net_src comp="48" pin="0"/><net_sink comp="829" pin=31"/></net>

<net id="880"><net_src comp="50" pin="0"/><net_sink comp="829" pin=32"/></net>

<net id="916"><net_src comp="150" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="917"><net_src comp="20" pin="0"/><net_sink comp="881" pin=17"/></net>

<net id="918"><net_src comp="22" pin="0"/><net_sink comp="881" pin=18"/></net>

<net id="919"><net_src comp="24" pin="0"/><net_sink comp="881" pin=19"/></net>

<net id="920"><net_src comp="26" pin="0"/><net_sink comp="881" pin=20"/></net>

<net id="921"><net_src comp="28" pin="0"/><net_sink comp="881" pin=21"/></net>

<net id="922"><net_src comp="30" pin="0"/><net_sink comp="881" pin=22"/></net>

<net id="923"><net_src comp="32" pin="0"/><net_sink comp="881" pin=23"/></net>

<net id="924"><net_src comp="34" pin="0"/><net_sink comp="881" pin=24"/></net>

<net id="925"><net_src comp="36" pin="0"/><net_sink comp="881" pin=25"/></net>

<net id="926"><net_src comp="38" pin="0"/><net_sink comp="881" pin=26"/></net>

<net id="927"><net_src comp="40" pin="0"/><net_sink comp="881" pin=27"/></net>

<net id="928"><net_src comp="42" pin="0"/><net_sink comp="881" pin=28"/></net>

<net id="929"><net_src comp="44" pin="0"/><net_sink comp="881" pin=29"/></net>

<net id="930"><net_src comp="46" pin="0"/><net_sink comp="881" pin=30"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="881" pin=31"/></net>

<net id="932"><net_src comp="50" pin="0"/><net_sink comp="881" pin=32"/></net>

<net id="984"><net_src comp="152" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="985"><net_src comp="20" pin="0"/><net_sink comp="933" pin=33"/></net>

<net id="986"><net_src comp="22" pin="0"/><net_sink comp="933" pin=34"/></net>

<net id="987"><net_src comp="24" pin="0"/><net_sink comp="933" pin=35"/></net>

<net id="988"><net_src comp="26" pin="0"/><net_sink comp="933" pin=36"/></net>

<net id="989"><net_src comp="28" pin="0"/><net_sink comp="933" pin=37"/></net>

<net id="990"><net_src comp="30" pin="0"/><net_sink comp="933" pin=38"/></net>

<net id="991"><net_src comp="32" pin="0"/><net_sink comp="933" pin=39"/></net>

<net id="992"><net_src comp="34" pin="0"/><net_sink comp="933" pin=40"/></net>

<net id="993"><net_src comp="36" pin="0"/><net_sink comp="933" pin=41"/></net>

<net id="994"><net_src comp="38" pin="0"/><net_sink comp="933" pin=42"/></net>

<net id="995"><net_src comp="40" pin="0"/><net_sink comp="933" pin=43"/></net>

<net id="996"><net_src comp="42" pin="0"/><net_sink comp="933" pin=44"/></net>

<net id="997"><net_src comp="44" pin="0"/><net_sink comp="933" pin=45"/></net>

<net id="998"><net_src comp="46" pin="0"/><net_sink comp="933" pin=46"/></net>

<net id="999"><net_src comp="48" pin="0"/><net_sink comp="933" pin=47"/></net>

<net id="1000"><net_src comp="50" pin="0"/><net_sink comp="933" pin=48"/></net>

<net id="1036"><net_src comp="154" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1037"><net_src comp="20" pin="0"/><net_sink comp="1001" pin=17"/></net>

<net id="1038"><net_src comp="22" pin="0"/><net_sink comp="1001" pin=18"/></net>

<net id="1039"><net_src comp="24" pin="0"/><net_sink comp="1001" pin=19"/></net>

<net id="1040"><net_src comp="26" pin="0"/><net_sink comp="1001" pin=20"/></net>

<net id="1041"><net_src comp="28" pin="0"/><net_sink comp="1001" pin=21"/></net>

<net id="1042"><net_src comp="30" pin="0"/><net_sink comp="1001" pin=22"/></net>

<net id="1043"><net_src comp="32" pin="0"/><net_sink comp="1001" pin=23"/></net>

<net id="1044"><net_src comp="34" pin="0"/><net_sink comp="1001" pin=24"/></net>

<net id="1045"><net_src comp="36" pin="0"/><net_sink comp="1001" pin=25"/></net>

<net id="1046"><net_src comp="38" pin="0"/><net_sink comp="1001" pin=26"/></net>

<net id="1047"><net_src comp="40" pin="0"/><net_sink comp="1001" pin=27"/></net>

<net id="1048"><net_src comp="42" pin="0"/><net_sink comp="1001" pin=28"/></net>

<net id="1049"><net_src comp="44" pin="0"/><net_sink comp="1001" pin=29"/></net>

<net id="1050"><net_src comp="46" pin="0"/><net_sink comp="1001" pin=30"/></net>

<net id="1051"><net_src comp="48" pin="0"/><net_sink comp="1001" pin=31"/></net>

<net id="1052"><net_src comp="50" pin="0"/><net_sink comp="1001" pin=32"/></net>

<net id="1104"><net_src comp="156" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1105"><net_src comp="20" pin="0"/><net_sink comp="1053" pin=33"/></net>

<net id="1106"><net_src comp="22" pin="0"/><net_sink comp="1053" pin=34"/></net>

<net id="1107"><net_src comp="24" pin="0"/><net_sink comp="1053" pin=35"/></net>

<net id="1108"><net_src comp="26" pin="0"/><net_sink comp="1053" pin=36"/></net>

<net id="1109"><net_src comp="28" pin="0"/><net_sink comp="1053" pin=37"/></net>

<net id="1110"><net_src comp="30" pin="0"/><net_sink comp="1053" pin=38"/></net>

<net id="1111"><net_src comp="32" pin="0"/><net_sink comp="1053" pin=39"/></net>

<net id="1112"><net_src comp="34" pin="0"/><net_sink comp="1053" pin=40"/></net>

<net id="1113"><net_src comp="36" pin="0"/><net_sink comp="1053" pin=41"/></net>

<net id="1114"><net_src comp="38" pin="0"/><net_sink comp="1053" pin=42"/></net>

<net id="1115"><net_src comp="40" pin="0"/><net_sink comp="1053" pin=43"/></net>

<net id="1116"><net_src comp="42" pin="0"/><net_sink comp="1053" pin=44"/></net>

<net id="1117"><net_src comp="44" pin="0"/><net_sink comp="1053" pin=45"/></net>

<net id="1118"><net_src comp="46" pin="0"/><net_sink comp="1053" pin=46"/></net>

<net id="1119"><net_src comp="48" pin="0"/><net_sink comp="1053" pin=47"/></net>

<net id="1120"><net_src comp="50" pin="0"/><net_sink comp="1053" pin=48"/></net>

<net id="1127"><net_src comp="160" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="0" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="16" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1136"><net_src comp="162" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="2" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="18" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1145"><net_src comp="108" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="304" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1147"><net_src comp="104" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1148"><net_src comp="110" pin="0"/><net_sink comp="1139" pin=3"/></net>

<net id="1155"><net_src comp="108" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="316" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1157"><net_src comp="104" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1158"><net_src comp="110" pin="0"/><net_sink comp="1149" pin=3"/></net>

<net id="1165"><net_src comp="108" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="310" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1167"><net_src comp="104" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1168"><net_src comp="110" pin="0"/><net_sink comp="1159" pin=3"/></net>

<net id="1176"><net_src comp="4" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1178"><net_src comp="1172" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="1186"><net_src comp="0" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1182" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="1196"><net_src comp="2" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1189" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1198"><net_src comp="1192" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="1202"><net_src comp="292" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="298" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1139" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="1216"><net_src comp="1149" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="1121" pin=2"/></net>

<net id="1222"><net_src comp="1159" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="1130" pin=2"/></net>

<net id="1228"><net_src comp="1172" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1233"><net_src comp="1182" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1238"><net_src comp="1192" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="337" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {20 21 }
	Port: buf1 | {20 21 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {11 12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {11 12 }
	Port: p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {11 12 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {13 14 15 16 17 18 19 20 21 }
	Port: activation_accelerator : gmem1 | {13 14 15 16 17 18 19 20 21 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 }
	Port: activation_accelerator : buf1 | {1 10 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 | {3 4 }
	Port: activation_accelerator : p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
		gmem2_addr : 1
		empty_114 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_113 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344 |    0    |    0    |  0.427  |    48   |    45   |
|          | grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572 |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610  |    0    |    0    |  0.427  |    48   |    45   |
|          |  grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648 |    0    |    0    |  0.427  |    48   |    45   |
|   call   |     grp_activation_accelerator_Pipeline_stage_2_store_fu_686    |    0    |    0    |  6.832  |   245   |   245   |
|          |                   grp_float_layer_norm3_fu_725                  |    0    |   203   |  87.647 |  35562  |  23763  |
|          |                    grp_float_rms_norm3_fu_777                   |    0    |    57   | 51.2448 |  12014  |   6072  |
|          |                      grp_float_silu2_fu_829                     |    0    |   384   |  27.328 |  27889  |  41764  |
|          |                      grp_float_gelu2_fu_881                     |    0    |   8096  | 591.136 |  655953 |  592036 |
|          |                    grp_float_Multiply2_fu_933                   |    0    |    96   |  27.328 |   7569  |   4932  |
|          |                 grp_float_safe_softmax3_fu_1001                 |   256   |   984   | 208.749 |  94663  |  173981 |
|          |                      grp_float_add2_fu_1053                     |    0    |    64   |  27.328 |  10737  |   7460  |
|          |    grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121    |    0    |    0    |    0    |    65   |    36   |
|          |    grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130    |    0    |    0    |    0    |    65   |    36   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    config_r_read_read_fu_292                    |    0    |    0    |    0    |    0    |    0    |
|          |                      stage_read_read_fu_298                     |    0    |    0    |    0    |    0    |    0    |
|   read   |                      out_r_read_read_fu_304                     |    0    |    0    |    0    |    0    |    0    |
|          |                       in1_read_read_fu_310                      |    0    |    0    |    0    |    0    |    0    |
|          |                       in0_read_read_fu_316                      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                       grp_writeresp_fu_322                      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                        grp_readreq_fu_330                       |    0    |    0    |    0    |    0    |    0    |
|          |                        grp_readreq_fu_337                       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        trunc_ln2_fu_1139                        |    0    |    0    |    0    |    0    |    0    |
|partselect|                         trunc_ln_fu_1149                        |    0    |    0    |    0    |    0    |    0    |
|          |                        trunc_ln1_fu_1159                        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       sext_ln1361_fu_1169                       |    0    |    0    |    0    |    0    |    0    |
|   sext   |                       sext_ln1305_fu_1179                       |    0    |    0    |    0    |    0    |    0    |
|          |                       sext_ln1309_fu_1189                       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                 |   256   |   9884  | 1031.44 |  845194 |  850730 |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    4   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    4   |    0   |    0   |    0   |
|                                    buf0                                   |   46   |    0   |    0   |    0   |
|                                    buf1                                   |   46   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14               |    4   |    0   |    0   |    0   |
|               p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15               |    4   |    0   |    0   |    0   |
|                                     x                                     |    8   |    0   |    0   |    0   |
|                                    x_1                                    |    8   |    0   |    0   |    0   |
|                                    x_10                                   |    8   |    0   |    0   |    0   |
|                                    x_11                                   |    8   |    0   |    0   |    0   |
|                                    x_12                                   |    8   |    0   |    0   |    0   |
|                                    x_13                                   |    8   |    0   |    0   |    0   |
|                                    x_14                                   |    8   |    0   |    0   |    0   |
|                                    x_15                                   |    8   |    0   |    0   |    0   |
|                                    x_2                                    |    8   |    0   |    0   |    0   |
|                                    x_3                                    |    8   |    0   |    0   |    0   |
|                                    x_4                                    |    8   |    0   |    0   |    0   |
|                                    x_5                                    |    8   |    0   |    0   |    0   |
|                                    x_6                                    |    8   |    0   |    0   |    0   |
|                                    x_7                                    |    8   |    0   |    0   |    0   |
|                                    x_8                                    |    8   |    0   |    0   |    0   |
|                                    x_9                                    |    8   |    0   |    0   |    0   |
|                                     y                                     |    8   |    0   |    0   |    0   |
|                                    y_1                                    |    8   |    0   |    0   |    0   |
|                                    y_10                                   |    8   |    0   |    0   |    0   |
|                                    y_11                                   |    8   |    0   |    0   |    0   |
|                                    y_12                                   |    8   |    0   |    0   |    0   |
|                                    y_13                                   |    8   |    0   |    0   |    0   |
|                                    y_14                                   |    8   |    0   |    0   |    0   |
|                                    y_15                                   |    8   |    0   |    0   |    0   |
|                                    y_2                                    |    8   |    0   |    0   |    0   |
|                                    y_3                                    |    8   |    0   |    0   |    0   |
|                                    y_4                                    |    8   |    0   |    0   |    0   |
|                                    y_5                                    |    8   |    0   |    0   |    0   |
|                                    y_6                                    |    8   |    0   |    0   |    0   |
|                                    y_7                                    |    8   |    0   |    0   |    0   |
|                                    y_8                                    |    8   |    0   |    0   |    0   |
|                                    y_9                                    |    8   |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+
|                                   Total                                   |   412  |    0   |    0   |    0   |
+---------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|config_r_read_reg_1199|   32   |
|  gmem0_addr_reg_1230 |   16   |
|  gmem1_addr_reg_1235 |   16   |
|  gmem2_addr_reg_1225 |   16   |
|  stage_read_reg_1203 |   32   |
|  trunc_ln1_reg_1219  |   63   |
|  trunc_ln2_reg_1207  |   63   |
|   trunc_ln_reg_1213  |   63   |
+----------------------+--------+
|         Total        |   301  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_322 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_322 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_330  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_337  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   98   ||  1.708  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   256  |  9884  |  1031  | 845194 | 850730 |    -   |
|   Memory  |   412  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   301  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   668  |  9884  |  1033  | 845495 | 850757 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
