Analysis & Synthesis report for vga_in
Tue Nov 27 16:55:14 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vga_in|game_connect:gc|data:d0|direction
 12. State Machine - |vga_in|game_connect:gc|game_control:c0|stage_reg
 13. State Machine - |vga_in|bgm:bgm1|avconf:avc|mSetup_ST
 14. State Machine - |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver
 15. State Machine - |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 16. State Machine - |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated
 24. Source assignments for bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated
 25. Source assignments for bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated
 26. Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 27. Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 28. Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 29. Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 30. Source assignments for game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component|altsyncram_kdp1:auto_generated
 31. Source assignments for game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated
 32. Source assignments for game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated
 33. Source assignments for game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated
 34. Source assignments for game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated
 35. Source assignments for game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated
 36. Source assignments for game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated
 37. Source assignments for game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated
 38. Source assignments for game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated
 39. Source assignments for game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated
 40. Source assignments for game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated
 41. Source assignments for game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated
 42. Source assignments for game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated
 43. Source assignments for game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component|altsyncram_2ro1:auto_generated
 44. Source assignments for game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component|altsyncram_ugo1:auto_generated
 45. Source assignments for game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated
 46. Source assignments for game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated
 47. Source assignments for select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component|altsyncram_oio1:auto_generated
 48. Source assignments for select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component|altsyncram_pio1:auto_generated
 49. Source assignments for select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component|altsyncram_qio1:auto_generated
 50. Source assignments for select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component|altsyncram_rio1:auto_generated
 51. Source assignments for select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component|altsyncram_sio1:auto_generated
 52. Source assignments for select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component|altsyncram_tio1:auto_generated
 53. Source assignments for select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated
 54. Source assignments for select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component|altsyncram_vio1:auto_generated
 55. Source assignments for select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated
 56. Source assignments for select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component|altsyncram_ejo1:auto_generated
 57. Source assignments for select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated
 58. Source assignments for select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated
 59. Source assignments for select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated
 60. Source assignments for select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated
 61. Source assignments for select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component|altsyncram_kjo1:auto_generated
 62. Source assignments for select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component|altsyncram_ljo1:auto_generated
 63. Parameter Settings for User Entity Instance: my_keyboard:keyboard|PS2_Controller:PS2
 64. Parameter Settings for User Entity Instance: my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 65. Parameter Settings for User Entity Instance: vga_adapter:VGA
 66. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 67. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 68. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 69. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 70. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 71. Parameter Settings for User Entity Instance: bgm:bgm1|left:l0|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: bgm:bgm1|right:r0|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 74. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 75. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 76. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 77. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 78. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 79. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 80. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 81. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 82. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 83. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 84. Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 85. Parameter Settings for User Entity Instance: bgm:bgm1|avconf:avc
 86. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component
112. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component
113. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component
116. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component
117. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component
119. altsyncram Parameter Settings by Entity Instance
120. altpll Parameter Settings by Entity Instance
121. scfifo Parameter Settings by Entity Instance
122. Port Connectivity Checks: "HEX_Display:h5"
123. Port Connectivity Checks: "HEX_Display:h3"
124. Port Connectivity Checks: "HEX_Display:h1"
125. Port Connectivity Checks: "select_connect:sc|select_data:sd|seven_off:off7"
126. Port Connectivity Checks: "select_connect:sc|select_data:sd|six_off:off6"
127. Port Connectivity Checks: "select_connect:sc|select_data:sd|five_off:off5"
128. Port Connectivity Checks: "select_connect:sc|select_data:sd|four_off:off4"
129. Port Connectivity Checks: "select_connect:sc|select_data:sd|three_off:off3"
130. Port Connectivity Checks: "select_connect:sc|select_data:sd|two_off:off2"
131. Port Connectivity Checks: "select_connect:sc|select_data:sd|one_off:off1"
132. Port Connectivity Checks: "select_connect:sc|select_data:sd|zero_off:off0"
133. Port Connectivity Checks: "select_connect:sc|select_data:sd|seven_on:on7"
134. Port Connectivity Checks: "select_connect:sc|select_data:sd|six_on:on6"
135. Port Connectivity Checks: "select_connect:sc|select_data:sd|five_on:on5"
136. Port Connectivity Checks: "select_connect:sc|select_data:sd|four_on:on4"
137. Port Connectivity Checks: "select_connect:sc|select_data:sd|three_on:on3"
138. Port Connectivity Checks: "select_connect:sc|select_data:sd|two_on:on2"
139. Port Connectivity Checks: "select_connect:sc|select_data:sd|one_on:on1"
140. Port Connectivity Checks: "select_connect:sc|select_data:sd|zero_on:on0"
141. Port Connectivity Checks: "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest"
142. Port Connectivity Checks: "game_connect:gc|data:d0|draw_path:path|path_ram:path"
143. Port Connectivity Checks: "game_connect:gc|data:d0|draw_box:b1|box_ram:box"
144. Port Connectivity Checks: "game_connect:gc|data:d0|draw_player:p1|player_ram:player1"
145. Port Connectivity Checks: "game_connect:gc|data:d0|read_select:s1|select_ram:select1"
146. Port Connectivity Checks: "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1"
147. Port Connectivity Checks: "game_connect:gc|data:d0|read_title:t1|title_ram:title1"
148. Port Connectivity Checks: "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1"
149. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7"
150. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6"
151. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5"
152. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4"
153. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3"
154. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2"
155. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1"
156. Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0"
157. Port Connectivity Checks: "game_connect:gc|data:d0|map_config:mc"
158. Port Connectivity Checks: "bgm:bgm1|avconf:avc|I2C_Controller:u0"
159. Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
160. Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
161. Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
162. Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller"
163. Port Connectivity Checks: "bgm:bgm1|right:r0"
164. Port Connectivity Checks: "bgm:bgm1|left:l0"
165. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
166. Port Connectivity Checks: "my_keyboard:keyboard|PS2_Controller:PS2"
167. Post-Synthesis Netlist Statistics for Top Partition
168. Elapsed Time Per Partition
169. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 27 16:55:14 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; vga_in                                      ;
; Top-level Entity Name           ; vga_in                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 571                                         ;
; Total pins                      ; 99                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,855,060                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_in             ; vga_in             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; audio/audio.v                                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v                                            ;         ;
; game_control.v                                           ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v                                           ;         ;
; datapath.v                                               ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v                                               ;         ;
; connect.v                                                ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v                                                ;         ;
; select_stage.v                                           ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v                                           ;         ;
; vga_in.v                                                 ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v                                                 ;         ;
; reading.v                                                ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v                                                ;         ;
; my_keyboard.v                                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/my_keyboard.v                                            ;         ;
; ram/map_config.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/map_config.v                                         ;         ;
; ram/arena0_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena0_map.v                                         ;         ;
; ram/arena1_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena1_map.v                                         ;         ;
; ram/arena2_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena2_map.v                                         ;         ;
; ram/arena3_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena3_map.v                                         ;         ;
; ram/arena4_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena4_map.v                                         ;         ;
; ram/arena5_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena5_map.v                                         ;         ;
; ram/arena6_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena6_map.v                                         ;         ;
; ram/arena7_map.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena7_map.v                                         ;         ;
; ram/title_ram.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/title_ram.v                                          ;         ;
; ram/ins_ram.v                                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/ins_ram.v                                            ;         ;
; ram/clear_ram.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/clear_ram.v                                          ;         ;
; ram/select_ram.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/select_ram.v                                         ;         ;
; ram/player_ram.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/player_ram.v                                         ;         ;
; ram/path_ram.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/path_ram.v                                           ;         ;
; ram/dest_ram.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/dest_ram.v                                           ;         ;
; ram/box_ram.v                                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/box_ram.v                                            ;         ;
; vga_adapter/vga_pll.v                                    ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_pll.v                                    ;         ;
; vga_adapter/vga_controller.v                             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_controller.v                             ;         ;
; vga_adapter/vga_address_translator.v                     ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_address_translator.v                     ;         ;
; vga_adapter/vga_adapter.v                                ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v                                ;         ;
; PS2_Controller.v                                         ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/PS2_Controller.v                                         ;         ;
; Altera_UP_PS2_Data_In.v                                  ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/Altera_UP_PS2_Data_In.v                                  ;         ;
; Altera_UP_PS2_Command_Out.v                              ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/Altera_UP_PS2_Command_Out.v                              ;         ;
; audio/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/I2C_Controller.v                            ;         ;
; audio/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v                                    ;         ;
; audio/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v                ;         ;
; audio/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Clock.v                     ;         ;
; audio/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; audio/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; hex/maps_config.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/maps_config.hex                                      ;         ;
; hex/arena0_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena0_init.hex                                      ;         ;
; hex/arena1_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena1_init.hex                                      ;         ;
; hex/arena2_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena2_init.hex                                      ;         ;
; hex/arena3_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena3_init.hex                                      ;         ;
; hex/arena4_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena4_init.hex                                      ;         ;
; hex/arena5_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena5_init.hex                                      ;         ;
; hex/arena6_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena6_init.hex                                      ;         ;
; hex/arena7_init.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/arena7_init.hex                                      ;         ;
; hex/clear.hex                                            ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/clear.hex                                            ;         ;
; hex/title.hex                                            ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/title.hex                                            ;         ;
; hex/instruction.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/instruction.hex                                      ;         ;
; hex/select.hex                                           ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/select.hex                                           ;         ;
; hex/box.hex                                              ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/box.hex                                              ;         ;
; hex/player.hex                                           ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/player.hex                                           ;         ;
; hex/path.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/path.hex                                             ;         ;
; hex/destination.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex/destination.hex                                      ;         ;
; hex2/1_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/1_b.hex                                             ;         ;
; hex2/1_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/1_w.hex                                             ;         ;
; hex2/2_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/2_b.hex                                             ;         ;
; hex2/2_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/2_w.hex                                             ;         ;
; hex2/3_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/3_b.hex                                             ;         ;
; hex2/3_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/3_w.hex                                             ;         ;
; hex2/4_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/4_b.hex                                             ;         ;
; hex2/4_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/4_w.hex                                             ;         ;
; hex2/5_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/5_b.hex                                             ;         ;
; hex2/5_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/5_w.hex                                             ;         ;
; hex2/6_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/6_b.hex                                             ;         ;
; hex2/6_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/6_w.hex                                             ;         ;
; hex2/7_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/7_b.hex                                             ;         ;
; hex2/7_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/7_w.hex                                             ;         ;
; hex2/8_b.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/8_b.hex                                             ;         ;
; hex2/8_w.hex                                             ; yes             ; User Hexadecimal (Intel-Format) File   ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/hex2/8_w.hex                                             ;         ;
; ram2/zero_on.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_on.v                                           ;         ;
; ram2/zero_off.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_off.v                                          ;         ;
; ram2/one_on.v                                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_on.v                                            ;         ;
; ram2/one_off.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_off.v                                           ;         ;
; ram2/two_on.v                                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_on.v                                            ;         ;
; ram2/two_off.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_off.v                                           ;         ;
; ram2/three_on.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_on.v                                          ;         ;
; ram2/three_off.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_off.v                                         ;         ;
; ram2/four_on.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_on.v                                           ;         ;
; ram2/four_off.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_off.v                                          ;         ;
; ram2/five_on.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_on.v                                           ;         ;
; ram2/five_off.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_off.v                                          ;         ;
; ram2/six_on.v                                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_on.v                                            ;         ;
; ram2/six_off.v                                           ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_off.v                                           ;         ;
; ram2/seven_on.v                                          ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_on.v                                          ;         ;
; ram2/seven_off.v                                         ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_off.v                                         ;         ;
; audio/left.v                                             ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/left.v                                             ;         ;
; audio/right.v                                            ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/right.v                                            ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal180.inc                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                               ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_r7m1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_r7m1.tdf                                   ;         ;
; title.mif                                                ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/title.mif                                                ;         ;
; db/decode_7la.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_7la.tdf                                        ;         ;
; db/decode_01a.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_01a.tdf                                        ;         ;
; db/mux_ifb.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/mux_ifb.tdf                                           ;         ;
; altpll.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                   ;         ;
; stratix_pll.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                              ;         ;
; stratixii_pll.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                            ;         ;
; cycloneii_pll.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;         ;
; db/altpll_80u.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altpll_80u.tdf                                        ;         ;
; db/altsyncram_3ro1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_3ro1.tdf                                   ;         ;
; ./mif/left.mif                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/mif/left.mif                                             ;         ;
; db/decode_cla.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_cla.tdf                                        ;         ;
; db/decode_51a.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_51a.tdf                                        ;         ;
; db/mux_5hb.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/mux_5hb.tdf                                           ;         ;
; db/altsyncram_muo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_muo1.tdf                                   ;         ;
; ./mif/right.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/mif/right.mif                                            ;         ;
; scfifo.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                   ;         ;
; a_regfifo.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                ;         ;
; a_dpfifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                 ;         ;
; a_i2fifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                 ;         ;
; a_fffifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                 ;         ;
; a_f2fifo.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                 ;         ;
; db/scfifo_7ba1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/scfifo_7ba1.tdf                                       ;         ;
; db/a_dpfifo_q2a1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf                                     ;         ;
; db/altsyncram_n3i1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf                                   ;         ;
; db/cmpr_6l8.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cmpr_6l8.tdf                                          ;         ;
; db/cntr_h2b.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cntr_h2b.tdf                                          ;         ;
; db/cntr_u27.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cntr_u27.tdf                                          ;         ;
; db/cntr_i2b.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cntr_i2b.tdf                                          ;         ;
; db/audio_clock_altpll.v                                  ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/audio_clock_altpll.v                                  ;         ;
; db/altsyncram_kdp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_kdp1.tdf                                   ;         ;
; db/altsyncram_1fp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_1fp1.tdf                                   ;         ;
; db/altsyncram_2fp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_2fp1.tdf                                   ;         ;
; db/altsyncram_hgp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_hgp1.tdf                                   ;         ;
; db/altsyncram_igp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_igp1.tdf                                   ;         ;
; db/altsyncram_jgp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_jgp1.tdf                                   ;         ;
; db/altsyncram_kgp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_kgp1.tdf                                   ;         ;
; db/altsyncram_lgp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_lgp1.tdf                                   ;         ;
; db/altsyncram_mgp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_mgp1.tdf                                   ;         ;
; db/altsyncram_uso1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_uso1.tdf                                   ;         ;
; db/altsyncram_pto1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_pto1.tdf                                   ;         ;
; db/altsyncram_pip1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_pip1.tdf                                   ;         ;
; db/altsyncram_52p1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_52p1.tdf                                   ;         ;
; db/altsyncram_2ro1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_2ro1.tdf                                   ;         ;
; db/altsyncram_ugo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ugo1.tdf                                   ;         ;
; db/altsyncram_2ko1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_2ko1.tdf                                   ;         ;
; db/altsyncram_nbp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_nbp1.tdf                                   ;         ;
; db/altsyncram_oio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_oio1.tdf                                   ;         ;
; db/altsyncram_pio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_pio1.tdf                                   ;         ;
; db/altsyncram_qio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_qio1.tdf                                   ;         ;
; db/altsyncram_rio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_rio1.tdf                                   ;         ;
; db/altsyncram_sio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_sio1.tdf                                   ;         ;
; db/altsyncram_tio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_tio1.tdf                                   ;         ;
; db/altsyncram_uio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_uio1.tdf                                   ;         ;
; db/altsyncram_vio1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_vio1.tdf                                   ;         ;
; db/altsyncram_djo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_djo1.tdf                                   ;         ;
; db/altsyncram_ejo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ejo1.tdf                                   ;         ;
; db/altsyncram_fjo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_fjo1.tdf                                   ;         ;
; db/altsyncram_hjo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_hjo1.tdf                                   ;         ;
; db/altsyncram_ijo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ijo1.tdf                                   ;         ;
; db/altsyncram_jjo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_jjo1.tdf                                   ;         ;
; db/altsyncram_kjo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_kjo1.tdf                                   ;         ;
; db/altsyncram_ljo1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ljo1.tdf                                   ;         ;
+----------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1181           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1660           ;
;     -- 7 input functions                    ; 160            ;
;     -- 6 input functions                    ; 524            ;
;     -- 5 input functions                    ; 243            ;
;     -- 4 input functions                    ; 223            ;
;     -- <=3 input functions                  ; 510            ;
;                                             ;                ;
; Dedicated logic registers                   ; 571            ;
;                                             ;                ;
; I/O pins                                    ; 99             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1855060        ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1166           ;
; Total fan-out                               ; 17081          ;
; Average fan-out                             ; 5.48           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                              ; Entity Name                    ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |vga_in                                                        ; 1660 (94)           ; 571 (0)                   ; 1855060           ; 1          ; 99   ; 0            ; |vga_in                                                                                                                                                                                                                                          ; vga_in                         ; work         ;
;    |HEX_Display:h0|                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|HEX_Display:h0                                                                                                                                                                                                                           ; HEX_Display                    ; work         ;
;    |HEX_Display:h1|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|HEX_Display:h1                                                                                                                                                                                                                           ; HEX_Display                    ; work         ;
;    |HEX_Display:h2|                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|HEX_Display:h2                                                                                                                                                                                                                           ; HEX_Display                    ; work         ;
;    |HEX_Display:h3|                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|HEX_Display:h3                                                                                                                                                                                                                           ; HEX_Display                    ; work         ;
;    |HEX_Display:h5|                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|HEX_Display:h5                                                                                                                                                                                                                           ; HEX_Display                    ; work         ;
;    |bgm:bgm1|                                                  ; 328 (27)            ; 228 (40)                  ; 1092292           ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1                                                                                                                                                                                                                                 ; bgm                            ; work         ;
;       |Audio_Controller:Audio_Controller|                      ; 157 (2)             ; 110 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 154 (60)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                   |scfifo_7ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                    ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                    ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                  ; work         ;
;                         |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                       ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                       ; work         ;
;                         |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                       ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                   |scfifo_7ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                    ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                    ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                  ; work         ;
;                         |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                       ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                       ; work         ;
;                         |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                       ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;          |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;             |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;                |Audio_Clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll             ; work         ;
;       |avconf:avc|                                             ; 97 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|avconf:avc                                                                                                                                                                                                                      ; avconf                         ; work         ;
;          |I2C_Controller:u0|                                   ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                 ; work         ;
;       |left:l0|                                                ; 20 (0)              ; 0 (0)                     ; 542050            ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|left:l0                                                                                                                                                                                                                         ; left                           ; work         ;
;          |altsyncram:altsyncram_component|                     ; 20 (0)              ; 0 (0)                     ; 542050            ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|left:l0|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                     ; work         ;
;             |altsyncram_3ro1:auto_generated|                   ; 20 (0)              ; 0 (0)                     ; 542050            ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated                                                                                                                                                          ; altsyncram_3ro1                ; work         ;
;                |mux_5hb:mux2|                                  ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|mux_5hb:mux2                                                                                                                                             ; mux_5hb                        ; work         ;
;       |right:r0|                                               ; 27 (0)              ; 3 (0)                     ; 542050            ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|right:r0                                                                                                                                                                                                                        ; right                          ; work         ;
;          |altsyncram:altsyncram_component|                     ; 27 (0)              ; 3 (0)                     ; 542050            ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|right:r0|altsyncram:altsyncram_component                                                                                                                                                                                        ; altsyncram                     ; work         ;
;             |altsyncram_muo1:auto_generated|                   ; 27 (0)              ; 3 (3)                     ; 542050            ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated                                                                                                                                                         ; altsyncram_muo1                ; work         ;
;                |decode_51a:rden_decode|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated|decode_51a:rden_decode                                                                                                                                  ; decode_51a                     ; work         ;
;                |mux_5hb:mux2|                                  ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated|mux_5hb:mux2                                                                                                                                            ; mux_5hb                        ; work         ;
;    |game_connect:gc|                                           ; 924 (2)             ; 145 (1)                   ; 694368            ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc                                                                                                                                                                                                                          ; game_connect                   ; work         ;
;       |data:d0|                                                ; 787 (784)           ; 109 (107)                 ; 694368            ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0                                                                                                                                                                                                                  ; data                           ; work         ;
;          |draw_box:b1|                                         ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_box:b1                                                                                                                                                                                                      ; draw_box                       ; work         ;
;             |box_ram:box|                                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_box:b1|box_ram:box                                                                                                                                                                                          ; box_ram                        ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                     ; work         ;
;                   |altsyncram_ugo1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component|altsyncram_ugo1:auto_generated                                                                                                                           ; altsyncram_ugo1                ; work         ;
;          |draw_dest:dest|                                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_dest:dest                                                                                                                                                                                                   ; draw_dest                      ; work         ;
;             |dest_ram:dest|                                    ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest                                                                                                                                                                                     ; dest_ram                       ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component                                                                                                                                                     ; altsyncram                     ; work         ;
;                   |altsyncram_nbp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated                                                                                                                      ; altsyncram_nbp1                ; work         ;
;          |draw_path:path|                                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_path:path                                                                                                                                                                                                   ; draw_path                      ; work         ;
;             |path_ram:path|                                    ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_path:path|path_ram:path                                                                                                                                                                                     ; path_ram                       ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component                                                                                                                                                     ; altsyncram                     ; work         ;
;                   |altsyncram_2ko1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated                                                                                                                      ; altsyncram_2ko1                ; work         ;
;          |draw_player:p1|                                      ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_player:p1                                                                                                                                                                                                   ; draw_player                    ; work         ;
;             |player_ram:player1|                               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_player:p1|player_ram:player1                                                                                                                                                                                ; player_ram                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component                                                                                                                                                ; altsyncram                     ; work         ;
;                   |altsyncram_2ro1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component|altsyncram_2ro1:auto_generated                                                                                                                 ; altsyncram_2ro1                ; work         ;
;          |map_config:mc|                                       ; 0 (0)               ; 0 (0)                     ; 2400              ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|map_config:mc                                                                                                                                                                                                    ; map_config                     ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 2400              ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component                                                                                                                                                                    ; altsyncram                     ; work         ;
;                |altsyncram_kdp1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 2400              ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component|altsyncram_kdp1:auto_generated                                                                                                                                     ; altsyncram_kdp1                ; work         ;
;          |read_arena_0:r0|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_0:r0                                                                                                                                                                                                  ; read_arena_0                   ; work         ;
;             |arena0_map:map0|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0                                                                                                                                                                                  ; arena0_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_1fp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated                                                                                                                   ; altsyncram_1fp1                ; work         ;
;          |read_arena_1:r1|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_1:r1                                                                                                                                                                                                  ; read_arena_1                   ; work         ;
;             |arena1_map:map1|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1                                                                                                                                                                                  ; arena1_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_2fp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated                                                                                                                   ; altsyncram_2fp1                ; work         ;
;          |read_arena_2:r2|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_2:r2                                                                                                                                                                                                  ; read_arena_2                   ; work         ;
;             |arena2_map:map2|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2                                                                                                                                                                                  ; arena2_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_hgp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated                                                                                                                   ; altsyncram_hgp1                ; work         ;
;          |read_arena_3:r3|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_3:r3                                                                                                                                                                                                  ; read_arena_3                   ; work         ;
;             |arena3_map:map3|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3                                                                                                                                                                                  ; arena3_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_igp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated                                                                                                                   ; altsyncram_igp1                ; work         ;
;          |read_arena_4:r4|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_4:r4                                                                                                                                                                                                  ; read_arena_4                   ; work         ;
;             |arena4_map:map4|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4                                                                                                                                                                                  ; arena4_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_jgp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated                                                                                                                   ; altsyncram_jgp1                ; work         ;
;          |read_arena_5:r5|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_5:r5                                                                                                                                                                                                  ; read_arena_5                   ; work         ;
;             |arena5_map:map5|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5                                                                                                                                                                                  ; arena5_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_kgp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated                                                                                                                   ; altsyncram_kgp1                ; work         ;
;          |read_arena_6:r6|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_6:r6                                                                                                                                                                                                  ; read_arena_6                   ; work         ;
;             |arena6_map:map6|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6                                                                                                                                                                                  ; arena6_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_lgp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated                                                                                                                   ; altsyncram_lgp1                ; work         ;
;          |read_arena_7:r7|                                     ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_7:r7                                                                                                                                                                                                  ; read_arena_7                   ; work         ;
;             |arena7_map:map7|                                  ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7                                                                                                                                                                                  ; arena7_map                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                     ; work         ;
;                   |altsyncram_mgp1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated                                                                                                                   ; altsyncram_mgp1                ; work         ;
;          |read_clear:c1|                                       ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_clear:c1                                                                                                                                                                                                    ; read_clear                     ; work         ;
;             |clear_ram:clear1|                                 ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1                                                                                                                                                                                   ; clear_ram                      ; work         ;
;                |altsyncram:altsyncram_component|               ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                     ; work         ;
;                   |altsyncram_uso1:auto_generated|             ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated                                                                                                                    ; altsyncram_uso1                ; work         ;
;                      |decode_01a:rden_decode|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated|decode_01a:rden_decode                                                                                             ; decode_01a                     ; work         ;
;          |read_ins:i1|                                         ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_ins:i1                                                                                                                                                                                                      ; read_ins                       ; work         ;
;             |ins_ram:ins1|                                     ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1                                                                                                                                                                                         ; ins_ram                        ; work         ;
;                |altsyncram:altsyncram_component|               ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                     ; work         ;
;                   |altsyncram_pip1:auto_generated|             ; 1 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated                                                                                                                          ; altsyncram_pip1                ; work         ;
;                      |decode_01a:rden_decode|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated|decode_01a:rden_decode                                                                                                   ; decode_01a                     ; work         ;
;          |read_select:s1|                                      ; 1 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_select:s1                                                                                                                                                                                                   ; read_select                    ; work         ;
;             |select_ram:select1|                               ; 1 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_select:s1|select_ram:select1                                                                                                                                                                                ; select_ram                     ; work         ;
;                |altsyncram:altsyncram_component|               ; 1 (0)               ; 2 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component                                                                                                                                                ; altsyncram                     ; work         ;
;                   |altsyncram_52p1:auto_generated|             ; 1 (0)               ; 2 (2)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated                                                                                                                 ; altsyncram_52p1                ; work         ;
;                      |decode_01a:rden_decode|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|decode_01a:rden_decode                                                                                          ; decode_01a                     ; work         ;
;          |read_title:t1|                                       ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_title:t1                                                                                                                                                                                                    ; read_title                     ; work         ;
;             |title_ram:title1|                                 ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_title:t1|title_ram:title1                                                                                                                                                                                   ; title_ram                      ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                     ; work         ;
;                   |altsyncram_pto1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated                                                                                                                    ; altsyncram_pto1                ; work         ;
;       |game_control:c0|                                        ; 135 (135)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|game_connect:gc|game_control:c0                                                                                                                                                                                                          ; game_control                   ; work         ;
;    |my_keyboard:keyboard|                                      ; 129 (23)            ; 122 (32)                  ; 0                 ; 0          ; 0    ; 0            ; |vga_in|my_keyboard:keyboard                                                                                                                                                                                                                     ; my_keyboard                    ; work         ;
;       |PS2_Controller:PS2|                                     ; 106 (6)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2                                                                                                                                                                                                  ; PS2_Controller                 ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|           ; 86 (86)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                        ; Altera_UP_PS2_Command_Out      ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                   ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                ; Altera_UP_PS2_Data_In          ; work         ;
;    |select_connect:sc|                                         ; 87 (0)              ; 46 (1)                    ; 10800             ; 1          ; 0    ; 0            ; |vga_in|select_connect:sc                                                                                                                                                                                                                        ; select_connect                 ; work         ;
;       |select_control:sc|                                      ; 23 (23)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_control:sc                                                                                                                                                                                                      ; select_control                 ; work         ;
;       |select_data:sd|                                         ; 64 (64)             ; 34 (34)                   ; 10800             ; 1          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd                                                                                                                                                                                                         ; select_data                    ; work         ;
;          |five_off:off5|                                       ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|five_off:off5                                                                                                                                                                                           ; five_off                       ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                     ; work         ;
;                |altsyncram_jjo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated                                                                                                                            ; altsyncram_jjo1                ; work         ;
;          |five_on:on5|                                         ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|five_on:on5                                                                                                                                                                                             ; five_on                        ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component                                                                                                                                                             ; altsyncram                     ; work         ;
;                |altsyncram_tio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component|altsyncram_tio1:auto_generated                                                                                                                              ; altsyncram_tio1                ; work         ;
;          |four_off:off4|                                       ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|four_off:off4                                                                                                                                                                                           ; four_off                       ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                     ; work         ;
;                |altsyncram_ijo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated                                                                                                                            ; altsyncram_ijo1                ; work         ;
;          |four_on:on4|                                         ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|four_on:on4                                                                                                                                                                                             ; four_on                        ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component                                                                                                                                                             ; altsyncram                     ; work         ;
;                |altsyncram_sio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component|altsyncram_sio1:auto_generated                                                                                                                              ; altsyncram_sio1                ; work         ;
;          |one_off:off1|                                        ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|one_off:off1                                                                                                                                                                                            ; one_off                        ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;                |altsyncram_ejo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component|altsyncram_ejo1:auto_generated                                                                                                                             ; altsyncram_ejo1                ; work         ;
;          |one_on:on1|                                          ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|one_on:on1                                                                                                                                                                                              ; one_on                         ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component                                                                                                                                                              ; altsyncram                     ; work         ;
;                |altsyncram_pio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component|altsyncram_pio1:auto_generated                                                                                                                               ; altsyncram_pio1                ; work         ;
;          |seven_off:off7|                                      ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|seven_off:off7                                                                                                                                                                                          ; seven_off                      ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                     ; work         ;
;                |altsyncram_ljo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component|altsyncram_ljo1:auto_generated                                                                                                                           ; altsyncram_ljo1                ; work         ;
;          |seven_on:on7|                                        ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|seven_on:on7                                                                                                                                                                                            ; seven_on                       ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;                |altsyncram_vio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component|altsyncram_vio1:auto_generated                                                                                                                             ; altsyncram_vio1                ; work         ;
;          |six_off:off6|                                        ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|six_off:off6                                                                                                                                                                                            ; six_off                        ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;                |altsyncram_kjo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component|altsyncram_kjo1:auto_generated                                                                                                                             ; altsyncram_kjo1                ; work         ;
;          |six_on:on6|                                          ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|six_on:on6                                                                                                                                                                                              ; six_on                         ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component                                                                                                                                                              ; altsyncram                     ; work         ;
;                |altsyncram_uio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated                                                                                                                               ; altsyncram_uio1                ; work         ;
;          |three_off:off3|                                      ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|three_off:off3                                                                                                                                                                                          ; three_off                      ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                     ; work         ;
;                |altsyncram_hjo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated                                                                                                                           ; altsyncram_hjo1                ; work         ;
;          |three_on:on3|                                        ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|three_on:on3                                                                                                                                                                                            ; three_on                       ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;                |altsyncram_rio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component|altsyncram_rio1:auto_generated                                                                                                                             ; altsyncram_rio1                ; work         ;
;          |two_off:off2|                                        ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|two_off:off2                                                                                                                                                                                            ; two_off                        ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                     ; work         ;
;                |altsyncram_fjo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated                                                                                                                             ; altsyncram_fjo1                ; work         ;
;          |two_on:on2|                                          ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|two_on:on2                                                                                                                                                                                              ; two_on                         ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component                                                                                                                                                              ; altsyncram                     ; work         ;
;                |altsyncram_qio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component|altsyncram_qio1:auto_generated                                                                                                                               ; altsyncram_qio1                ; work         ;
;          |zero_off:off0|                                       ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|zero_off:off0                                                                                                                                                                                           ; zero_off                       ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                     ; work         ;
;                |altsyncram_djo1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated                                                                                                                            ; altsyncram_djo1                ; work         ;
;          |zero_on:on0|                                         ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|zero_on:on0                                                                                                                                                                                             ; zero_on                        ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component                                                                                                                                                             ; altsyncram                     ; work         ;
;                |altsyncram_oio1:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 675               ; 0          ; 0    ; 0            ; |vga_in|select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component|altsyncram_oio1:auto_generated                                                                                                                              ; altsyncram_oio1                ; work         ;
;    |vga_adapter:VGA|                                           ; 72 (4)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA                                                                                                                                                                                                                          ; vga_adapter                    ; work         ;
;       |altsyncram:VideoMemory|                                 ; 10 (0)              ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                   ; altsyncram                     ; work         ;
;          |altsyncram_r7m1:auto_generated|                      ; 10 (0)              ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated                                                                                                                                                                    ; altsyncram_r7m1                ; work         ;
;             |decode_01a:rden_decode_b|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|decode_01a:rden_decode_b                                                                                                                                           ; decode_01a                     ; work         ;
;             |decode_7la:decode2|                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|decode_7la:decode2                                                                                                                                                 ; decode_7la                     ; work         ;
;             |mux_ifb:mux3|                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|mux_ifb:mux3                                                                                                                                                       ; mux_ifb                        ; work         ;
;       |vga_address_translator:user_input_translator|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                             ; vga_address_translator         ; work         ;
;       |vga_controller:controller|                              ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                ; vga_controller                 ; work         ;
;          |vga_address_translator:controller_translator|        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                   ; vga_address_translator         ; work         ;
;       |vga_pll:mypll|                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                            ; vga_pll                        ; work         ;
;          |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                    ; altpll                         ; work         ;
;             |altpll_80u:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_in|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                          ; altpll_80u                     ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                   ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                   ;
; bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 54205        ; 10           ; --           ; --           ; 542050 ; ./mif/left.mif         ;
; bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Single Port      ; 54205        ; 10           ; --           ; --           ; 542050 ; ./mif/right.mif        ;
; game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component|altsyncram_ugo1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Single Port      ; 64           ; 3            ; --           ; --           ; 192    ; ./hex/box.hex          ;
; game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Single Port      ; 64           ; 3            ; --           ; --           ; 192    ; ./hex/destination.hex  ;
; game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; Single Port      ; 64           ; 3            ; --           ; --           ; 192    ; ./hex/path.hex         ;
; game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component|altsyncram_2ro1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Single Port      ; 64           ; 3            ; --           ; --           ; 192    ; ./hex/player.hex       ;
; game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component|altsyncram_kdp1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Single Port      ; 8            ; 300          ; --           ; --           ; 2400   ; ../hex/maps_config.hex ;
; game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ./hex/arena0_init.hex  ;
; game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ./hex/arena1_init.hex  ;
; game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/arena2_init.hex ;
; game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/arena3_init.hex ;
; game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/arena4_init.hex ;
; game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/arena5_init.hex ;
; game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/arena6_init.hex ;
; game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/arena7_init.hex ;
; game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ./hex/clear.hex        ;
; game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ./hex/instruction.hex  ;
; game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ../hex/select.hex      ;
; game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600  ; ./hex/title.hex        ;
; select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/6_w.hex        ;
; select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component|altsyncram_tio1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/6_b.hex        ;
; select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/5_w.hex        ;
; select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component|altsyncram_sio1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/5_b.hex        ;
; select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component|altsyncram_ejo1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/2_w.hex        ;
; select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component|altsyncram_pio1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/2_b.hex        ;
; select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component|altsyncram_ljo1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/8_w.hex        ;
; select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component|altsyncram_vio1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/8_b.hex        ;
; select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component|altsyncram_kjo1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/7_w.hex        ;
; select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/7_b.hex        ;
; select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/4_w.hex        ;
; select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component|altsyncram_rio1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/4_b.hex        ;
; select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/3_w.hex        ;
; select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component|altsyncram_qio1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/3_b.hex        ;
; select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/1_w.hex        ;
; select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component|altsyncram_oio1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Single Port      ; 225          ; 3            ; --           ; --           ; 675    ; ../hex2/1_b.hex        ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600  ; title.mif              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|bgm:bgm1|left:l0                                          ; audio/left.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|bgm:bgm1|right:r0                                         ; audio/right.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|draw_box:b1|box_ram:box           ; ram/box_ram.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1    ; ram/clear_ram.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest      ; ram/dest_ram.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1          ; ram/ins_ram.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|map_config:mc                     ; ram/map_config.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|draw_player:p1|player_ram:player1 ; ram/player_ram.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|draw_path:path|path_ram:path      ; ram/path_ram.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0   ; ram/arena0_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1   ; ram/arena1_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2   ; ram/arena2_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3   ; ram/arena3_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4   ; ram/arena4_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5   ; ram/arena5_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6   ; ram/arena6_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7   ; ram/arena7_map.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_select:s1|select_ram:select1 ; ram/select_ram.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|game_connect:gc|data:d0|read_title:t1|title_ram:title1    ; ram/title_ram.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|zero_off:off0            ; ram2/zero_off.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|one_off:off1             ; ram2/one_off.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|two_off:off2             ; ram2/two_off.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|three_off:off3           ; ram2/three_off.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|four_off:off4            ; ram2/four_off.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|five_off:off5            ; ram2/five_off.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|six_off:off6             ; ram2/six_off.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|seven_off:off7           ; ram2/seven_off.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|zero_on:on0              ; ram2/zero_on.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|one_on:on1               ; ram2/one_on.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|two_on:on2               ; ram2/two_on.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|three_on:on3             ; ram2/three_on.v  ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|four_on:on4              ; ram2/four_on.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|five_on:on5              ; ram2/five_on.v   ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|six_on:on6               ; ram2/six_on.v    ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |vga_in|select_connect:sc|select_data:sd|seven_on:on7             ; ram2/seven_on.v  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |vga_in|game_connect:gc|data:d0|direction                ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; direction.11 ; direction.10 ; direction.01 ; direction.00 ;
+--------------+--------------+--------------+--------------+--------------+
; direction.00 ; 0            ; 0            ; 0            ; 0            ;
; direction.01 ; 0            ; 0            ; 1            ; 1            ;
; direction.10 ; 0            ; 1            ; 0            ; 1            ;
; direction.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_in|game_connect:gc|game_control:c0|stage_reg                                                                             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; stage_reg.111 ; stage_reg.110 ; stage_reg.101 ; stage_reg.100 ; stage_reg.011 ; stage_reg.010 ; stage_reg.001 ; stage_reg.000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; stage_reg.000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; stage_reg.001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; stage_reg.010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; stage_reg.011 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; stage_reg.100 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; stage_reg.101 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; stage_reg.110 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; stage_reg.111 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |vga_in|bgm:bgm1|avconf:avc|mSetup_ST             ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                            ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                       ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                  ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------+------------------------+
; game_connect:gc|game_control:c0|next_state[0]      ; game_connect:gc|game_control:c0|Mux6 ; yes                    ;
; game_connect:gc|game_control:c0|next_state[1]      ; game_connect:gc|game_control:c0|Mux6 ; yes                    ;
; game_connect:gc|game_control:c0|next_state[2]      ; game_connect:gc|game_control:c0|Mux6 ; yes                    ;
; game_connect:gc|game_control:c0|next_state[3]      ; game_connect:gc|game_control:c0|Mux6 ; yes                    ;
; game_connect:gc|game_control:c0|next_state[4]      ; game_connect:gc|game_control:c0|Mux6 ; yes                    ;
; game_connect:gc|game_control:c0|next_state[5]      ; game_connect:gc|game_control:c0|Mux6 ; yes                    ;
; select_connect:sc|select_data:sd|colour[2]         ; VCC                                  ; yes                    ;
; select_connect:sc|select_data:sd|colour[1]         ; VCC                                  ; yes                    ;
; select_connect:sc|select_data:sd|colour[0]         ; VCC                                  ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                      ;                        ;
+----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; bgm:bgm1|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|right_reg[0..21]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                ;
; bgm:bgm1|left_reg[0..21]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; bgm:bgm1|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                ;
; game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated|address_reg_a[1]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated|address_reg_a[1]                                                                                                                         ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated|address_reg_a[1]                                                                                                                         ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated|address_reg_a[1]                                                                                                                               ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[1] ;
; game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated|address_reg_a[0]                                                                                                                        ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated|address_reg_a[0]                                                                                                                         ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated|address_reg_a[0]                                                                                                                         ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated|address_reg_a[0]                                                                                                                               ; Merged with game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated|address_reg_a[0] ;
; bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|address_reg_a[2]                                                                                                                                                               ; Merged with bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated|address_reg_a[2]                                         ;
; bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|address_reg_a[1]                                                                                                                                                               ; Merged with bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated|address_reg_a[1]                                         ;
; bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|address_reg_a[0]                                                                                                                                                               ; Merged with bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated|address_reg_a[0]                                         ;
; select_connect:sc|select_data:sd|address[7]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[7]                                                                                       ;
; select_connect:sc|select_data:sd|address[6]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[6]                                                                                       ;
; select_connect:sc|select_data:sd|address[5]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[5]                                                                                       ;
; select_connect:sc|select_data:sd|address[4]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[4]                                                                                       ;
; select_connect:sc|select_data:sd|address[3]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[3]                                                                                       ;
; select_connect:sc|select_data:sd|address[2]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[2]                                                                                       ;
; select_connect:sc|select_data:sd|address[1]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[1]                                                                                       ;
; select_connect:sc|select_data:sd|address[0]                                                                                                                                                                                                                    ; Merged with select_connect:sc|select_control:sc|draw_counter[0]                                                                                       ;
; game_connect:gc|data:d0|x_des_2[4]                                                                                                                                                                                                                             ; Merged with game_connect:gc|data:d0|x_des_1[4]                                                                                                        ;
; game_connect:gc|data:d0|x_des_3[4]                                                                                                                                                                                                                             ; Merged with game_connect:gc|data:d0|x_des_1[4]                                                                                                        ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                            ; Merged with my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                          ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                ; Merged with bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[18]                                                                                              ;
; bgm:bgm1|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                           ; Merged with bgm:bgm1|avconf:avc|mI2C_DATA[18]                                                                                                         ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                ;
; game_connect:gc|data:d0|x_des_1[4]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                ;
; game_connect:gc|data:d0|direction~6                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                           ;
; game_connect:gc|data:d0|direction~7                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                           ;
; game_connect:gc|game_control:c0|stage_reg~2                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                           ;
; game_connect:gc|game_control:c0|stage_reg~3                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                           ;
; game_connect:gc|game_control:c0|stage_reg~4                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                           ;
; bgm:bgm1|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                    ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                                                                                    ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                          ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                          ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                          ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                     ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                     ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                             ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                               ; Lost fanout                                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                             ; Lost fanout                                                                                                                                           ;
; Total Number of Removed Registers = 243                                                                                                                                                                                                                        ;                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bgm:bgm1|Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]   ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                                            ;                           ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; my_keyboard:keyboard|PS2_Controller:PS2|idle_counter[3]                                                                                                                                                                    ; Lost Fanouts              ; my_keyboard:keyboard|PS2_Controller:PS2|idle_counter[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                            ;                           ; my_keyboard:keyboard|PS2_Controller:PS2|idle_counter[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                            ;                           ; my_keyboard:keyboard|PS2_Controller:PS2|idle_counter[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                            ;                           ; my_keyboard:keyboard|PS2_Controller:PS2|idle_counter[7]                                                                                                                                                                                                      ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                ; Lost Fanouts              ; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                                                                                                                                          ;
;                                                                                                                                                                                                                            ;                           ; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                                                             ;
;                                                                                                                                                                                                                            ;                           ; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                                                            ;
;                                                                                                                                                                                                                            ;                           ; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                           ;
; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                          ; Stuck at GND              ; my_keyboard:keyboard|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                                                                                                                                          ;
;                                                                                                                                                                                                                            ; due to stuck port data_in ; my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                           ;
; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff ; Lost Fanouts              ; bgm:bgm1|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                             ;
; bgm:bgm1|avconf:avc|mI2C_DATA[23]                                                                                                                                                                                          ; Stuck at GND              ; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                              ;
; bgm:bgm1|avconf:avc|mI2C_DATA[19]                                                                                                                                                                                          ; Stuck at GND              ; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                              ;
; bgm:bgm1|avconf:avc|mI2C_DATA[17]                                                                                                                                                                                          ; Stuck at GND              ; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                              ;
; bgm:bgm1|avconf:avc|mI2C_DATA[16]                                                                                                                                                                                          ; Stuck at GND              ; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 571   ;
; Number of registers using Synchronous Clear  ; 362   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 366   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 18      ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 22      ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 19      ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; bgm:bgm1|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9              ;         ;
+-----------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga_in|select_connect:sc|select_control:sc|current_state[0]                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |vga_in|my_keyboard:keyboard|ps2_key_data_1[2]                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vga_in|game_connect:gc|game_control:c0|current_state[1]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_in|select_connect:sc|select_control:sc|draw_counter[4]                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |vga_in|select_connect:sc|select_data:sd|y[4]                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_in|select_connect:sc|select_data:sd|stage_reg[2]                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |vga_in|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|counter[1]                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |vga_in|game_connect:gc|game_control:c0|restart_counter[1]                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vga_in|game_connect:gc|game_control:c0|sprite_counter[3]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|x_out[0]                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|x_counter[3]                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_in|select_connect:sc|select_data:sd|x_counter[3]                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7]         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |vga_in|my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14]                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|y_counter[3]                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |vga_in|select_connect:sc|select_data:sd|y_counter[5]                                                                         ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |vga_in|bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30] ;
; 7:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |vga_in|bgm:bgm1|left_reg[30]                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|x_out[7]                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|y_out[5]                                                                                      ;
; 10:1               ; 27 bits   ; 162 LEs       ; 135 LEs              ; 27 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|y_des_3[2]                                                                                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|y_chara[2]                                                                                    ;
; 13:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|x_chara[3]                                                                                    ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|x_box_1[4]                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|y_box_1[2]                                                                                    ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|x_box_2[4]                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vga_in|game_connect:gc|data:d0|y_box_2[1]                                                                                    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|x_box_3[4]                                                                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |vga_in|game_connect:gc|data:d0|y_box_3[1]                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vga_in|bgm:bgm1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_in|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|mux_ifb:mux3|result_node[0]                     ;
; 4:1                ; 87 bits   ; 174 LEs       ; 174 LEs              ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|data:d0|Mux0                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|data:d0|Mux2                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|data:d0|Mux0                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|data:d0|direction                                                                                     ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |vga_in|select_connect:sc|select_data:sd|colour[2]                                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|game_control:c0|stage_reg                                                                             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|data:d0|Mux6                                                                                          ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |vga_in|game_connect:gc|data:d0|Mux2                                                                                          ;
; 43:1               ; 3 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |vga_in|colour[0]                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component|altsyncram_kdp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component|altsyncram_2ro1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component|altsyncram_ugo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component|altsyncram_oio1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component|altsyncram_pio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component|altsyncram_qio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component|altsyncram_rio1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component|altsyncram_sio1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component|altsyncram_tio1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component|altsyncram_vio1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component|altsyncram_ejo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component|altsyncram_kjo1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component|altsyncram_ljo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_keyboard:keyboard|PS2_Controller:PS2 ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                     ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                    ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                     ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                    ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                     ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                     ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                    ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                    ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                    ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                    ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                    ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                    ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                    ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                    ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; title.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; title.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_r7m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|left:l0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 54205                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; ./mif/left.mif       ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_3ro1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|right:r0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 10                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 54205                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./mif/right.mif      ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_muo1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                     ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                    ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                      ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                    ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                 ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                 ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                 ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                 ;
; VCO_MIN                       ; 0                             ; Untyped                                                                 ;
; VCO_MAX                       ; 0                             ; Untyped                                                                 ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                 ;
; PFD_MIN                       ; 0                             ; Untyped                                                                 ;
; PFD_MAX                       ; 0                             ; Untyped                                                                 ;
; M_INITIAL                     ; 0                             ; Untyped                                                                 ;
; M                             ; 0                             ; Untyped                                                                 ;
; N                             ; 1                             ; Untyped                                                                 ;
; M2                            ; 1                             ; Untyped                                                                 ;
; N2                            ; 1                             ; Untyped                                                                 ;
; SS                            ; 1                             ; Untyped                                                                 ;
; C0_HIGH                       ; 0                             ; Untyped                                                                 ;
; C1_HIGH                       ; 0                             ; Untyped                                                                 ;
; C2_HIGH                       ; 0                             ; Untyped                                                                 ;
; C3_HIGH                       ; 0                             ; Untyped                                                                 ;
; C4_HIGH                       ; 0                             ; Untyped                                                                 ;
; C5_HIGH                       ; 0                             ; Untyped                                                                 ;
; C6_HIGH                       ; 0                             ; Untyped                                                                 ;
; C7_HIGH                       ; 0                             ; Untyped                                                                 ;
; C8_HIGH                       ; 0                             ; Untyped                                                                 ;
; C9_HIGH                       ; 0                             ; Untyped                                                                 ;
; C0_LOW                        ; 0                             ; Untyped                                                                 ;
; C1_LOW                        ; 0                             ; Untyped                                                                 ;
; C2_LOW                        ; 0                             ; Untyped                                                                 ;
; C3_LOW                        ; 0                             ; Untyped                                                                 ;
; C4_LOW                        ; 0                             ; Untyped                                                                 ;
; C5_LOW                        ; 0                             ; Untyped                                                                 ;
; C6_LOW                        ; 0                             ; Untyped                                                                 ;
; C7_LOW                        ; 0                             ; Untyped                                                                 ;
; C8_LOW                        ; 0                             ; Untyped                                                                 ;
; C9_LOW                        ; 0                             ; Untyped                                                                 ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; C0_PH                         ; 0                             ; Untyped                                                                 ;
; C1_PH                         ; 0                             ; Untyped                                                                 ;
; C2_PH                         ; 0                             ; Untyped                                                                 ;
; C3_PH                         ; 0                             ; Untyped                                                                 ;
; C4_PH                         ; 0                             ; Untyped                                                                 ;
; C5_PH                         ; 0                             ; Untyped                                                                 ;
; C6_PH                         ; 0                             ; Untyped                                                                 ;
; C7_PH                         ; 0                             ; Untyped                                                                 ;
; C8_PH                         ; 0                             ; Untyped                                                                 ;
; C9_PH                         ; 0                             ; Untyped                                                                 ;
; L0_HIGH                       ; 1                             ; Untyped                                                                 ;
; L1_HIGH                       ; 1                             ; Untyped                                                                 ;
; G0_HIGH                       ; 1                             ; Untyped                                                                 ;
; G1_HIGH                       ; 1                             ; Untyped                                                                 ;
; G2_HIGH                       ; 1                             ; Untyped                                                                 ;
; G3_HIGH                       ; 1                             ; Untyped                                                                 ;
; E0_HIGH                       ; 1                             ; Untyped                                                                 ;
; E1_HIGH                       ; 1                             ; Untyped                                                                 ;
; E2_HIGH                       ; 1                             ; Untyped                                                                 ;
; E3_HIGH                       ; 1                             ; Untyped                                                                 ;
; L0_LOW                        ; 1                             ; Untyped                                                                 ;
; L1_LOW                        ; 1                             ; Untyped                                                                 ;
; G0_LOW                        ; 1                             ; Untyped                                                                 ;
; G1_LOW                        ; 1                             ; Untyped                                                                 ;
; G2_LOW                        ; 1                             ; Untyped                                                                 ;
; G3_LOW                        ; 1                             ; Untyped                                                                 ;
; E0_LOW                        ; 1                             ; Untyped                                                                 ;
; E1_LOW                        ; 1                             ; Untyped                                                                 ;
; E2_LOW                        ; 1                             ; Untyped                                                                 ;
; E3_LOW                        ; 1                             ; Untyped                                                                 ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                 ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                 ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                 ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                 ;
; L0_PH                         ; 0                             ; Untyped                                                                 ;
; L1_PH                         ; 0                             ; Untyped                                                                 ;
; G0_PH                         ; 0                             ; Untyped                                                                 ;
; G1_PH                         ; 0                             ; Untyped                                                                 ;
; G2_PH                         ; 0                             ; Untyped                                                                 ;
; G3_PH                         ; 0                             ; Untyped                                                                 ;
; E0_PH                         ; 0                             ; Untyped                                                                 ;
; E1_PH                         ; 0                             ; Untyped                                                                 ;
; E2_PH                         ; 0                             ; Untyped                                                                 ;
; E3_PH                         ; 0                             ; Untyped                                                                 ;
; M_PH                          ; 0                             ; Untyped                                                                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                 ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                 ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                 ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                          ;
+-------------------------------+-------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgm:bgm1|avconf:avc ;
+-----------------+-----------+------------------------------------+
; Parameter Name  ; Value     ; Type                               ;
+-----------------+-----------+------------------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary                    ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                    ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                    ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                    ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                    ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                    ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                    ;
; CLK_Freq        ; 50000000  ; Signed Integer                     ;
; I2C_Freq        ; 20000     ; Signed Integer                     ;
; LUT_SIZE        ; 50        ; Signed Integer                     ;
; SET_LIN_L       ; 0         ; Signed Integer                     ;
; SET_LIN_R       ; 1         ; Signed Integer                     ;
; SET_HEAD_L      ; 2         ; Signed Integer                     ;
; SET_HEAD_R      ; 3         ; Signed Integer                     ;
; A_PATH_CTRL     ; 4         ; Signed Integer                     ;
; D_PATH_CTRL     ; 5         ; Signed Integer                     ;
; POWER_ON        ; 6         ; Signed Integer                     ;
; SET_FORMAT      ; 7         ; Signed Integer                     ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                     ;
; SET_ACTIVE      ; 9         ; Signed Integer                     ;
; SET_VIDEO       ; 10        ; Signed Integer                     ;
+-----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                 ;
+------------------------------------+------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 300                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 3                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 8                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                              ;
; WIDTH_B                            ; 1                      ; Untyped                                              ;
; WIDTHAD_B                          ; 1                      ; Untyped                                              ;
; NUMWORDS_B                         ; 1                      ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                              ;
; BYTE_SIZE                          ; 8                      ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                              ;
; INIT_FILE                          ; ../hex/maps_config.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_kdp1        ; Untyped                                              ;
+------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                    ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                                 ;
; WIDTH_A                            ; 3                     ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 19200                 ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                 ;
; WIDTH_B                            ; 1                     ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                 ;
; INIT_FILE                          ; ./hex/arena0_init.hex ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1fp1       ; Untyped                                                                 ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                    ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                                 ;
; WIDTH_A                            ; 3                     ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 19200                 ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                 ;
; WIDTH_B                            ; 1                     ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                 ;
; INIT_FILE                          ; ./hex/arena1_init.hex ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2fp1       ; Untyped                                                                 ;
+------------------------------------+-----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; ../hex/arena2_init.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_hgp1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; ../hex/arena3_init.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_igp1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; ../hex/arena4_init.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_jgp1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; ../hex/arena5_init.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_kgp1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; ../hex/arena6_init.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_lgp1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                   ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 3                      ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                                ;
; INIT_FILE                          ; ../hex/arena7_init.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_mgp1        ; Untyped                                                                ;
+------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; ./hex/clear.hex      ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_uso1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; ./hex/title.hex      ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_pto1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                             ;
+------------------------------------+-----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                          ;
; WIDTH_A                            ; 3                     ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 19200                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                          ;
; WIDTH_B                            ; 1                     ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                          ;
; INIT_FILE                          ; ./hex/instruction.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pip1       ; Untyped                                                          ;
+------------------------------------+-----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; ../hex/select.hex    ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_52p1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; ./hex/player.hex     ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2ro1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ./hex/box.hex        ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ugo1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; ./hex/path.hex       ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2ko1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                 ;
+------------------------------------+-----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                                              ;
; WIDTH_A                            ; 3                     ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 6                     ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 64                    ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                              ;
; WIDTH_B                            ; 1                     ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                              ;
; INIT_FILE                          ; ./hex/destination.hex ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_nbp1       ; Untyped                                                              ;
+------------------------------------+-----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ../hex2/1_b.hex      ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_oio1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; ../hex2/2_b.hex      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_pio1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; ../hex2/3_b.hex      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_qio1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../hex2/4_b.hex      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_rio1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ../hex2/5_b.hex      ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_sio1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ../hex2/6_b.hex      ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_tio1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; ../hex2/7_b.hex      ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_uio1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../hex2/8_b.hex      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vio1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ../hex2/1_w.hex      ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_djo1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../hex2/2_w.hex      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ejo1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../hex2/3_w.hex      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_fjo1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ../hex2/4_w.hex      ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_hjo1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ../hex2/5_w.hex      ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ijo1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ../hex2/6_w.hex      ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jjo1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../hex2/7_w.hex      ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kjo1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 225                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ../hex2/8_w.hex      ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ljo1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 36                                                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 3                                                                                         ;
;     -- NUMWORDS_B                         ; 19200                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; bgm:bgm1|left:l0|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                        ;
;     -- NUMWORDS_A                         ; 54205                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; bgm:bgm1|right:r0|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                        ;
;     -- NUMWORDS_A                         ; 54205                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 300                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 19200                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                         ;
;     -- NUMWORDS_A                         ; 225                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                               ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                      ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                          ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                      ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; FAST                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
; Entity Instance               ; bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                 ;
; Entity Instance            ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 32                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "HEX_Display:h5" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; in[3] ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "HEX_Display:h3" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; in[3..2] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "HEX_Display:h1" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; in[3..2] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|seven_off:off7" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                      ;
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|six_off:off6" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                    ;
; wren ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|five_off:off5" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                     ;
; wren ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|four_off:off4" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                     ;
; wren ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|three_off:off3" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                      ;
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|two_off:off2" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                    ;
; wren ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|one_off:off1" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                    ;
; wren ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|zero_off:off0" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                     ;
; wren ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|seven_on:on7" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                    ;
; wren ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|six_on:on6" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                  ;
; wren ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|five_on:on5" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                   ;
; wren ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|four_on:on4" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                   ;
; wren ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|three_on:on3" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                    ;
; wren ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|two_on:on2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                  ;
; wren ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|one_on:on1" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                  ;
; wren ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "select_connect:sc|select_data:sd|zero_on:on0" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                   ;
; wren ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                           ;
; wren ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|draw_path:path|path_ram:path" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                           ;
; wren ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|draw_box:b1|box_ram:box" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                      ;
; wren ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|draw_player:p1|player_ram:player1" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                ;
; wren ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_select:s1|select_ram:select1" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                                ;
; wren ; Input ; Info     ; Stuck at GND                                                ;
+------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_title:t1|title_ram:title1" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                             ;
; wren ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                             ;
; wren ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                              ;
; wren ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "game_connect:gc|data:d0|map_config:mc" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; data ; Input ; Info     ; Stuck at GND                            ;
; wren ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|avconf:avc|I2C_Controller:u0"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                           ;
+--------+--------+----------+-------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                            ;
; locked ; Output ; Info     ; Explicitly unconnected                                            ;
+--------+--------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|Audio_Controller:Audio_Controller"                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; read_audio_in          ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear_audio_out_memory ; Input  ; Info     ; Explicitly unconnected                                                              ;
; audio_in_available     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; left_channel_audio_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_audio_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|right:r0"    ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; data ; Input ; Info     ; Explicitly unconnected ;
; wren ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "bgm:bgm1|left:l0"     ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; data ; Input ; Info     ; Explicitly unconnected ;
; wren ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_keyboard:keyboard|PS2_Controller:PS2"                                                                                                                              ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 571                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 92                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 252                         ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 66                          ;
;     plain             ; 94                          ;
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 1665                        ;
;     arith             ; 274                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 215                         ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 160                         ;
;         7 data inputs ; 160                         ;
;     normal            ; 1204                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 150                         ;
;         4 data inputs ; 204                         ;
;         5 data inputs ; 241                         ;
;         6 data inputs ; 524                         ;
;     shared            ; 27                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 99                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 681                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 4.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 27 16:54:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sokoban -c vga_in
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10238): Verilog Module Declaration warning at audio.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "bgm" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio.v
    Info (12023): Found entity 1: bgm File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 2
Warning (10463): Verilog HDL Declaration warning at game_control.v(28): "continue" is SystemVerilog-2005 keyword File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file game_control.v
    Info (12023): Found entity 1: game_control File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: data File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 1
Warning (10463): Verilog HDL Declaration warning at connect.v(44): "continue" is SystemVerilog-2005 keyword File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file connect.v
    Info (12023): Found entity 1: game_connect File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file select_stage.v
    Info (12023): Found entity 1: select_connect File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 1
    Info (12023): Found entity 2: select_control File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 114
    Info (12023): Found entity 3: select_data File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 233
Warning (10238): Verilog Module Declaration warning at vga_in.v(41): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "vga_in" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 41
Info (12021): Found 2 design units, including 2 entities, in source file vga_in.v
    Info (12023): Found entity 1: vga_in File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 1
    Info (12023): Found entity 2: HEX_Display File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 250
Info (12021): Found 16 design units, including 16 entities, in source file reading.v
    Info (12023): Found entity 1: read_title File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 1
    Info (12023): Found entity 2: read_ins File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 14
    Info (12023): Found entity 3: read_clear File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 27
    Info (12023): Found entity 4: read_select File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 40
    Info (12023): Found entity 5: read_arena_0 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 53
    Info (12023): Found entity 6: read_arena_1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 66
    Info (12023): Found entity 7: read_arena_2 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 79
    Info (12023): Found entity 8: read_arena_3 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 92
    Info (12023): Found entity 9: read_arena_4 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 105
    Info (12023): Found entity 10: read_arena_5 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 118
    Info (12023): Found entity 11: read_arena_6 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 131
    Info (12023): Found entity 12: read_arena_7 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 144
    Info (12023): Found entity 13: draw_player File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 157
    Info (12023): Found entity 14: draw_box File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 170
    Info (12023): Found entity 15: draw_path File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 183
    Info (12023): Found entity 16: draw_dest File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 196
Info (12021): Found 1 design units, including 1 entities, in source file my_keyboard.v
    Info (12023): Found entity 1: my_keyboard File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/my_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram/map_config.v
    Info (12023): Found entity 1: map_config File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/map_config.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena0_map.v
    Info (12023): Found entity 1: arena0_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena0_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena1_map.v
    Info (12023): Found entity 1: arena1_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena1_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena2_map.v
    Info (12023): Found entity 1: arena2_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena2_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena3_map.v
    Info (12023): Found entity 1: arena3_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena3_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena4_map.v
    Info (12023): Found entity 1: arena4_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena4_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena5_map.v
    Info (12023): Found entity 1: arena5_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena5_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena6_map.v
    Info (12023): Found entity 1: arena6_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena6_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/arena7_map.v
    Info (12023): Found entity 1: arena7_map File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena7_map.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/title_ram.v
    Info (12023): Found entity 1: title_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/title_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/ins_ram.v
    Info (12023): Found entity 1: ins_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/ins_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/clear_ram.v
    Info (12023): Found entity 1: clear_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/clear_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/select_ram.v
    Info (12023): Found entity 1: select_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/select_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_ram.v
    Info (12023): Found entity 1: player_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/player_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/path_ram.v
    Info (12023): Found entity 1: path_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/path_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/dest_ram.v
    Info (12023): Found entity 1: dest_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/dest_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/box_ram.v
    Info (12023): Found entity 1: box_ram File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/box_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ram2/zero_on.v
    Info (12023): Found entity 1: zero_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/zero_off.v
    Info (12023): Found entity 1: zero_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/one_on.v
    Info (12023): Found entity 1: one_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/one_off.v
    Info (12023): Found entity 1: one_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/two_on.v
    Info (12023): Found entity 1: two_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/two_off.v
    Info (12023): Found entity 1: two_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/three_on.v
    Info (12023): Found entity 1: three_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/three_off.v
    Info (12023): Found entity 1: three_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/four_on.v
    Info (12023): Found entity 1: four_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/four_off.v
    Info (12023): Found entity 1: four_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/five_on.v
    Info (12023): Found entity 1: five_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/five_off.v
    Info (12023): Found entity 1: five_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/six_on.v
    Info (12023): Found entity 1: six_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/six_off.v
    Info (12023): Found entity 1: six_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/seven_on.v
    Info (12023): Found entity 1: seven_on File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_on.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram2/seven_off.v
    Info (12023): Found entity 1: seven_off File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_off.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/left.v
    Info (12023): Found entity 1: left File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/left.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/right.v
    Info (12023): Found entity 1: right File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/right.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at vga_in.v(69): created implicit net for "select" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 69
Info (12127): Elaborating entity "vga_in" for the top level hierarchy
Warning (10034): Output port "LEDR[3..1]" at vga_in.v(54) has no driver File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 54
Info (12128): Elaborating entity "my_keyboard" for hierarchy "my_keyboard:keyboard" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 70
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "my_keyboard:keyboard|PS2_Controller:PS2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/my_keyboard.v Line: 134
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ps2_controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "my_keyboard:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ps2_controller.v Line: 266
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 115
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "title.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r7m1.tdf
    Info (12023): Found entity 1: altsyncram_r7m1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_r7m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_r7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|decode_7la:decode2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_r7m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|decode_01a:rden_decode_b" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_r7m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r7m1:auto_generated|mux_ifb:mux3" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_r7m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "bgm" for hierarchy "bgm:bgm1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 156
Warning (10230): Verilog HDL assignment warning at audio.v(103): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 103
Warning (10230): Verilog HDL assignment warning at audio.v(107): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 107
Info (12128): Elaborating entity "left" for hierarchy "bgm:bgm1|left:l0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 135
Info (12128): Elaborating entity "altsyncram" for hierarchy "bgm:bgm1|left:l0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/left.v Line: 85
Info (12130): Elaborated megafunction instantiation "bgm:bgm1|left:l0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/left.v Line: 85
Info (12133): Instantiated megafunction "bgm:bgm1|left:l0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/left.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/left.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "54205"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ro1.tdf
    Info (12023): Found entity 1: altsyncram_3ro1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_3ro1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3ro1" for hierarchy "bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_cla.tdf
    Info (12023): Found entity 1: decode_cla File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_cla.tdf Line: 22
Info (12128): Elaborating entity "decode_cla" for hierarchy "bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|decode_cla:decode3" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_3ro1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_51a.tdf
    Info (12023): Found entity 1: decode_51a File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/decode_51a.tdf Line: 22
Info (12128): Elaborating entity "decode_51a" for hierarchy "bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|decode_51a:rden_decode" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_3ro1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "bgm:bgm1|left:l0|altsyncram:altsyncram_component|altsyncram_3ro1:auto_generated|mux_5hb:mux2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_3ro1.tdf Line: 45
Info (12128): Elaborating entity "right" for hierarchy "bgm:bgm1|right:r0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "bgm:bgm1|right:r0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/right.v Line: 85
Info (12130): Elaborated megafunction instantiation "bgm:bgm1|right:r0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/right.v Line: 85
Info (12133): Instantiated megafunction "bgm:bgm1|right:r0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/right.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/right.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "54205"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_muo1.tdf
    Info (12023): Found entity 1: altsyncram_muo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_muo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_muo1" for hierarchy "bgm:bgm1|right:r0|altsyncram:altsyncram_component|altsyncram_muo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 169
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "bgm:bgm1|avconf:avc" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v Line: 176
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "bgm:bgm1|avconf:avc|I2C_Controller:u0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "game_connect" for hierarchy "game_connect:gc" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 210
Info (12128): Elaborating entity "game_control" for hierarchy "game_connect:gc|game_control:c0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at game_control.v(103): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at game_control.v(221): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 221
Warning (10230): Verilog HDL assignment warning at game_control.v(271): truncated value with size 32 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 271
Warning (10230): Verilog HDL assignment warning at game_control.v(283): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 283
Info (10041): Inferred latch for "next_state[0]" at game_control.v(103) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Info (10041): Inferred latch for "next_state[1]" at game_control.v(103) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Info (10041): Inferred latch for "next_state[2]" at game_control.v(103) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Info (10041): Inferred latch for "next_state[3]" at game_control.v(103) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Info (10041): Inferred latch for "next_state[4]" at game_control.v(103) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Info (10041): Inferred latch for "next_state[5]" at game_control.v(103) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
Info (12128): Elaborating entity "data" for hierarchy "game_connect:gc|data:d0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v Line: 187
Warning (10230): Verilog HDL assignment warning at datapath.v(92): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 92
Warning (10230): Verilog HDL assignment warning at datapath.v(341): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 341
Warning (10230): Verilog HDL assignment warning at datapath.v(342): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 342
Warning (10230): Verilog HDL assignment warning at datapath.v(343): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 343
Warning (10230): Verilog HDL assignment warning at datapath.v(344): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 344
Warning (10230): Verilog HDL assignment warning at datapath.v(424): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 424
Warning (10230): Verilog HDL assignment warning at datapath.v(425): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 425
Warning (10230): Verilog HDL assignment warning at datapath.v(426): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 426
Warning (10230): Verilog HDL assignment warning at datapath.v(429): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 429
Warning (10230): Verilog HDL assignment warning at datapath.v(430): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 430
Warning (10230): Verilog HDL assignment warning at datapath.v(431): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 431
Warning (10230): Verilog HDL assignment warning at datapath.v(434): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 434
Warning (10230): Verilog HDL assignment warning at datapath.v(435): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 435
Warning (10230): Verilog HDL assignment warning at datapath.v(436): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 436
Warning (10230): Verilog HDL assignment warning at datapath.v(439): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 439
Warning (10230): Verilog HDL assignment warning at datapath.v(440): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 440
Warning (10230): Verilog HDL assignment warning at datapath.v(441): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 441
Warning (10230): Verilog HDL assignment warning at datapath.v(464): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 464
Warning (10230): Verilog HDL assignment warning at datapath.v(465): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 465
Warning (10230): Verilog HDL assignment warning at datapath.v(469): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 469
Warning (10230): Verilog HDL assignment warning at datapath.v(470): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 470
Warning (10230): Verilog HDL assignment warning at datapath.v(473): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 473
Warning (10230): Verilog HDL assignment warning at datapath.v(474): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 474
Warning (10230): Verilog HDL assignment warning at datapath.v(477): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 477
Warning (10230): Verilog HDL assignment warning at datapath.v(478): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 478
Warning (10230): Verilog HDL assignment warning at datapath.v(481): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 481
Warning (10230): Verilog HDL assignment warning at datapath.v(482): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 482
Warning (10230): Verilog HDL assignment warning at datapath.v(495): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 495
Warning (10230): Verilog HDL assignment warning at datapath.v(509): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 509
Warning (10230): Verilog HDL assignment warning at datapath.v(560): truncated value with size 32 to match size of target (15) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 560
Info (12128): Elaborating entity "map_config" for hierarchy "game_connect:gc|data:d0|map_config:mc" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/map_config.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/map_config.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/map_config.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/maps_config.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "300"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdp1.tdf
    Info (12023): Found entity 1: altsyncram_kdp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_kdp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdp1" for hierarchy "game_connect:gc|data:d0|map_config:mc|altsyncram:altsyncram_component|altsyncram_kdp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_0" for hierarchy "game_connect:gc|data:d0|read_arena_0:r0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 561
Info (12128): Elaborating entity "arena0_map" for hierarchy "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena0_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena0_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena0_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/arena0_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fp1.tdf
    Info (12023): Found entity 1: altsyncram_1fp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_1fp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_1fp1" for hierarchy "game_connect:gc|data:d0|read_arena_0:r0|arena0_map:map0|altsyncram:altsyncram_component|altsyncram_1fp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_1" for hierarchy "game_connect:gc|data:d0|read_arena_1:r1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 562
Info (12128): Elaborating entity "arena1_map" for hierarchy "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena1_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena1_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena1_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/arena1_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2fp1.tdf
    Info (12023): Found entity 1: altsyncram_2fp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_2fp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_2fp1" for hierarchy "game_connect:gc|data:d0|read_arena_1:r1|arena1_map:map1|altsyncram:altsyncram_component|altsyncram_2fp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_2" for hierarchy "game_connect:gc|data:d0|read_arena_2:r2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 563
Info (12128): Elaborating entity "arena2_map" for hierarchy "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena2_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena2_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena2_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/arena2_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hgp1.tdf
    Info (12023): Found entity 1: altsyncram_hgp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_hgp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_hgp1" for hierarchy "game_connect:gc|data:d0|read_arena_2:r2|arena2_map:map2|altsyncram:altsyncram_component|altsyncram_hgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_3" for hierarchy "game_connect:gc|data:d0|read_arena_3:r3" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 564
Info (12128): Elaborating entity "arena3_map" for hierarchy "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena3_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena3_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena3_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/arena3_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_igp1.tdf
    Info (12023): Found entity 1: altsyncram_igp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_igp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_igp1" for hierarchy "game_connect:gc|data:d0|read_arena_3:r3|arena3_map:map3|altsyncram:altsyncram_component|altsyncram_igp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_4" for hierarchy "game_connect:gc|data:d0|read_arena_4:r4" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 565
Info (12128): Elaborating entity "arena4_map" for hierarchy "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena4_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena4_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena4_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/arena4_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jgp1.tdf
    Info (12023): Found entity 1: altsyncram_jgp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_jgp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_jgp1" for hierarchy "game_connect:gc|data:d0|read_arena_4:r4|arena4_map:map4|altsyncram:altsyncram_component|altsyncram_jgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_5" for hierarchy "game_connect:gc|data:d0|read_arena_5:r5" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 566
Info (12128): Elaborating entity "arena5_map" for hierarchy "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena5_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena5_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena5_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/arena5_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kgp1.tdf
    Info (12023): Found entity 1: altsyncram_kgp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_kgp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_kgp1" for hierarchy "game_connect:gc|data:d0|read_arena_5:r5|arena5_map:map5|altsyncram:altsyncram_component|altsyncram_kgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_6" for hierarchy "game_connect:gc|data:d0|read_arena_6:r6" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 567
Info (12128): Elaborating entity "arena6_map" for hierarchy "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 141
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena6_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena6_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena6_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/arena6_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgp1.tdf
    Info (12023): Found entity 1: altsyncram_lgp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_lgp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_lgp1" for hierarchy "game_connect:gc|data:d0|read_arena_6:r6|arena6_map:map6|altsyncram:altsyncram_component|altsyncram_lgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_arena_7" for hierarchy "game_connect:gc|data:d0|read_arena_7:r7" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 568
Info (12128): Elaborating entity "arena7_map" for hierarchy "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena7_map.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena7_map.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena7_map.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/arena7_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mgp1.tdf
    Info (12023): Found entity 1: altsyncram_mgp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_mgp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_mgp1" for hierarchy "game_connect:gc|data:d0|read_arena_7:r7|arena7_map:map7|altsyncram:altsyncram_component|altsyncram_mgp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_clear" for hierarchy "game_connect:gc|data:d0|read_clear:c1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 569
Info (12128): Elaborating entity "clear_ram" for hierarchy "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/clear_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/clear_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/clear_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/clear.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uso1.tdf
    Info (12023): Found entity 1: altsyncram_uso1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_uso1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_uso1" for hierarchy "game_connect:gc|data:d0|read_clear:c1|clear_ram:clear1|altsyncram:altsyncram_component|altsyncram_uso1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_title" for hierarchy "game_connect:gc|data:d0|read_title:t1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 570
Info (12128): Elaborating entity "title_ram" for hierarchy "game_connect:gc|data:d0|read_title:t1|title_ram:title1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/title_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/title_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/title_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/title.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pto1.tdf
    Info (12023): Found entity 1: altsyncram_pto1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_pto1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_pto1" for hierarchy "game_connect:gc|data:d0|read_title:t1|title_ram:title1|altsyncram:altsyncram_component|altsyncram_pto1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_ins" for hierarchy "game_connect:gc|data:d0|read_ins:i1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 571
Info (12128): Elaborating entity "ins_ram" for hierarchy "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/ins_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/ins_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/ins_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/instruction.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pip1.tdf
    Info (12023): Found entity 1: altsyncram_pip1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_pip1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_pip1" for hierarchy "game_connect:gc|data:d0|read_ins:i1|ins_ram:ins1|altsyncram:altsyncram_component|altsyncram_pip1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "read_select" for hierarchy "game_connect:gc|data:d0|read_select:s1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 572
Info (12128): Elaborating entity "select_ram" for hierarchy "game_connect:gc|data:d0|read_select:s1|select_ram:select1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/select_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/select_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/select_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex/select.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52p1.tdf
    Info (12023): Found entity 1: altsyncram_52p1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_52p1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_52p1" for hierarchy "game_connect:gc|data:d0|read_select:s1|select_ram:select1|altsyncram:altsyncram_component|altsyncram_52p1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_player" for hierarchy "game_connect:gc|data:d0|draw_player:p1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 573
Info (12128): Elaborating entity "player_ram" for hierarchy "game_connect:gc|data:d0|draw_player:p1|player_ram:player1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/player_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/player_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/player_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/player.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ro1.tdf
    Info (12023): Found entity 1: altsyncram_2ro1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_2ro1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ro1" for hierarchy "game_connect:gc|data:d0|draw_player:p1|player_ram:player1|altsyncram:altsyncram_component|altsyncram_2ro1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_box" for hierarchy "game_connect:gc|data:d0|draw_box:b1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 574
Info (12128): Elaborating entity "box_ram" for hierarchy "game_connect:gc|data:d0|draw_box:b1|box_ram:box" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/box_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/box_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/box_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/box.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugo1.tdf
    Info (12023): Found entity 1: altsyncram_ugo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ugo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ugo1" for hierarchy "game_connect:gc|data:d0|draw_box:b1|box_ram:box|altsyncram:altsyncram_component|altsyncram_ugo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_path" for hierarchy "game_connect:gc|data:d0|draw_path:path" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 575
Info (12128): Elaborating entity "path_ram" for hierarchy "game_connect:gc|data:d0|draw_path:path|path_ram:path" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 193
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/path_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/path_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/path_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/path.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ko1.tdf
    Info (12023): Found entity 1: altsyncram_2ko1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_2ko1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ko1" for hierarchy "game_connect:gc|data:d0|draw_path:path|path_ram:path|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "draw_dest" for hierarchy "game_connect:gc|data:d0|draw_dest:dest" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v Line: 576
Info (12128): Elaborating entity "dest_ram" for hierarchy "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v Line: 206
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/dest_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/dest_ram.v Line: 85
Info (12133): Instantiated megafunction "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/dest_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./hex/destination.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nbp1.tdf
    Info (12023): Found entity 1: altsyncram_nbp1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_nbp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nbp1" for hierarchy "game_connect:gc|data:d0|draw_dest:dest|dest_ram:dest|altsyncram:altsyncram_component|altsyncram_nbp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "select_connect" for hierarchy "select_connect:sc" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 233
Info (12128): Elaborating entity "select_control" for hierarchy "select_connect:sc|select_control:sc" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at select_stage.v(192): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 192
Warning (10230): Verilog HDL assignment warning at select_stage.v(216): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 216
Info (12128): Elaborating entity "select_data" for hierarchy "select_connect:sc|select_data:sd" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 110
Warning (10230): Verilog HDL assignment warning at select_stage.v(265): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 265
Warning (10230): Verilog HDL assignment warning at select_stage.v(291): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 291
Warning (10230): Verilog HDL assignment warning at select_stage.v(293): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 293
Warning (10230): Verilog HDL assignment warning at select_stage.v(302): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 302
Warning (10230): Verilog HDL assignment warning at select_stage.v(312): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 312
Warning (10230): Verilog HDL assignment warning at select_stage.v(322): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 322
Warning (10240): Verilog HDL Always Construct warning at select_stage.v(343): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 343
Info (10041): Inferred latch for "colour[0]" at select_stage.v(345) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 345
Info (10041): Inferred latch for "colour[1]" at select_stage.v(345) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 345
Info (10041): Inferred latch for "colour[2]" at select_stage.v(345) File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 345
Info (12128): Elaborating entity "zero_on" for hierarchy "select_connect:sc|select_data:sd|zero_on:on0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 370
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/1_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oio1.tdf
    Info (12023): Found entity 1: altsyncram_oio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_oio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oio1" for hierarchy "select_connect:sc|select_data:sd|zero_on:on0|altsyncram:altsyncram_component|altsyncram_oio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "one_on" for hierarchy "select_connect:sc|select_data:sd|one_on:on1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 371
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/2_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pio1.tdf
    Info (12023): Found entity 1: altsyncram_pio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_pio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pio1" for hierarchy "select_connect:sc|select_data:sd|one_on:on1|altsyncram:altsyncram_component|altsyncram_pio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "two_on" for hierarchy "select_connect:sc|select_data:sd|two_on:on2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 372
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/3_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qio1.tdf
    Info (12023): Found entity 1: altsyncram_qio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_qio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qio1" for hierarchy "select_connect:sc|select_data:sd|two_on:on2|altsyncram:altsyncram_component|altsyncram_qio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "three_on" for hierarchy "select_connect:sc|select_data:sd|three_on:on3" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 373
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/4_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rio1.tdf
    Info (12023): Found entity 1: altsyncram_rio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_rio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rio1" for hierarchy "select_connect:sc|select_data:sd|three_on:on3|altsyncram:altsyncram_component|altsyncram_rio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "four_on" for hierarchy "select_connect:sc|select_data:sd|four_on:on4" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 374
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/5_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sio1.tdf
    Info (12023): Found entity 1: altsyncram_sio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_sio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sio1" for hierarchy "select_connect:sc|select_data:sd|four_on:on4|altsyncram:altsyncram_component|altsyncram_sio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "five_on" for hierarchy "select_connect:sc|select_data:sd|five_on:on5" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 375
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/6_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tio1.tdf
    Info (12023): Found entity 1: altsyncram_tio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_tio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tio1" for hierarchy "select_connect:sc|select_data:sd|five_on:on5|altsyncram:altsyncram_component|altsyncram_tio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "six_on" for hierarchy "select_connect:sc|select_data:sd|six_on:on6" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 376
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/7_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uio1.tdf
    Info (12023): Found entity 1: altsyncram_uio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_uio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uio1" for hierarchy "select_connect:sc|select_data:sd|six_on:on6|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "seven_on" for hierarchy "select_connect:sc|select_data:sd|seven_on:on7" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 377
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_on.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_on.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_on.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/8_b.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vio1.tdf
    Info (12023): Found entity 1: altsyncram_vio1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_vio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vio1" for hierarchy "select_connect:sc|select_data:sd|seven_on:on7|altsyncram:altsyncram_component|altsyncram_vio1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "zero_off" for hierarchy "select_connect:sc|select_data:sd|zero_off:off0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 378
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/1_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_djo1.tdf
    Info (12023): Found entity 1: altsyncram_djo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_djo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_djo1" for hierarchy "select_connect:sc|select_data:sd|zero_off:off0|altsyncram:altsyncram_component|altsyncram_djo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "one_off" for hierarchy "select_connect:sc|select_data:sd|one_off:off1" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 379
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/2_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejo1.tdf
    Info (12023): Found entity 1: altsyncram_ejo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ejo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ejo1" for hierarchy "select_connect:sc|select_data:sd|one_off:off1|altsyncram:altsyncram_component|altsyncram_ejo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "two_off" for hierarchy "select_connect:sc|select_data:sd|two_off:off2" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 380
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/3_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fjo1.tdf
    Info (12023): Found entity 1: altsyncram_fjo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_fjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fjo1" for hierarchy "select_connect:sc|select_data:sd|two_off:off2|altsyncram:altsyncram_component|altsyncram_fjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "three_off" for hierarchy "select_connect:sc|select_data:sd|three_off:off3" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 381
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/4_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hjo1.tdf
    Info (12023): Found entity 1: altsyncram_hjo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_hjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hjo1" for hierarchy "select_connect:sc|select_data:sd|three_off:off3|altsyncram:altsyncram_component|altsyncram_hjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "four_off" for hierarchy "select_connect:sc|select_data:sd|four_off:off4" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 382
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/5_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ijo1.tdf
    Info (12023): Found entity 1: altsyncram_ijo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ijo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ijo1" for hierarchy "select_connect:sc|select_data:sd|four_off:off4|altsyncram:altsyncram_component|altsyncram_ijo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "five_off" for hierarchy "select_connect:sc|select_data:sd|five_off:off5" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 383
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/6_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jjo1.tdf
    Info (12023): Found entity 1: altsyncram_jjo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_jjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jjo1" for hierarchy "select_connect:sc|select_data:sd|five_off:off5|altsyncram:altsyncram_component|altsyncram_jjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "six_off" for hierarchy "select_connect:sc|select_data:sd|six_off:off6" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 384
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/7_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjo1.tdf
    Info (12023): Found entity 1: altsyncram_kjo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_kjo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kjo1" for hierarchy "select_connect:sc|select_data:sd|six_off:off6|altsyncram:altsyncram_component|altsyncram_kjo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "seven_off" for hierarchy "select_connect:sc|select_data:sd|seven_off:off7" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v Line: 385
Info (12128): Elaborating entity "altsyncram" for hierarchy "select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_off.v Line: 85
Info (12130): Elaborated megafunction instantiation "select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_off.v Line: 85
Info (12133): Instantiated megafunction "select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_off.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../hex2/8_w.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "225"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ljo1.tdf
    Info (12023): Found entity 1: altsyncram_ljo1 File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_ljo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ljo1" for hierarchy "select_connect:sc|select_data:sd|seven_off:off7|altsyncram:altsyncram_component|altsyncram_ljo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HEX_Display" for hierarchy "HEX_Display:h0" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 242
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 967
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "bgm:bgm1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altsyncram_n3i1.tdf Line: 967
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "bgm:bgm1|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v Line: 131
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch game_connect:gc|game_control:c0|next_state[0] has unsafe behavior File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_connect:gc|game_control:c0|current_state[5] File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 309
Warning (13012): Latch game_connect:gc|game_control:c0|next_state[1] has unsafe behavior File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_connect:gc|game_control:c0|current_state[5] File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 309
Warning (13012): Latch game_connect:gc|game_control:c0|next_state[2] has unsafe behavior File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_connect:gc|game_control:c0|current_state[5] File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 309
Warning (13012): Latch game_connect:gc|game_control:c0|next_state[3] has unsafe behavior File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_connect:gc|game_control:c0|current_state[4] File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 309
Warning (13012): Latch game_connect:gc|game_control:c0|next_state[4] has unsafe behavior File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_connect:gc|game_control:c0|current_state[4] File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 309
Warning (13012): Latch game_connect:gc|game_control:c0|next_state[5] has unsafe behavior File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 103
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_connect:gc|game_control:c0|current_state[5] File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v Line: 309
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 54
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 54
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 54
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 55
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 55
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 82
Info (286030): Timing-Driven Synthesis is running
Info (17049): 138 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance bgm:bgm1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 44
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 44
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 44
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 45
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v Line: 124
Info (21057): Implemented 2537 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1754 logic cells
    Info (21064): Implemented 681 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 547 warnings
    Info: Peak virtual memory: 4957 megabytes
    Info: Processing ended: Tue Nov 27 16:55:15 2018
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:08


