# YaseenAlkhameri Wiki

This repository is a personal portfolio and knowledge base for Yaseen
Alkhameri. It highlights digital systems and hardware work including a
compact RISCâ€‘V core (Verilog RTL), FPGA prototyping notes, verification
artifacts (ModelSim/Verilator), and an OpenLane flow for GDS generation.
