

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Sat Nov  4 18:42:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.738 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   520270|   520270|  5.203 ms|  5.203 ms|  520270|  520270|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   520268|   520268|       120|         51|         51|  10200|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 121


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 121
* Pipeline : 1
  Pipeline-0 : II = 51, D = 121, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 118 120 121 115 117 116 119 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 118 
115 --> 117 
116 --> 119 
117 --> 116 
118 --> 120 
119 --> 
120 --> 121 
121 --> 115 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 121 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 122 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 123 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 124 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten226 = alloca i32 1"   --->   Operation 125 'alloca' 'indvar_flatten226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten226"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body104"   --->   Operation 133 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%r_5 = load i4 %r"   --->   Operation 134 'load' 'r_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [src/conv1.cpp:39]   --->   Operation 135 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%o_2 = load i4 %o" [src/conv1.cpp:36]   --->   Operation 136 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%indvar_flatten226_load = load i14 %indvar_flatten226" [src/conv1.cpp:36]   --->   Operation 137 'load' 'indvar_flatten226_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i4 %o_2" [src/conv1.cpp:36]   --->   Operation 138 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o_2, i32 1, i32 2" [src/conv1.cpp:36]   --->   Operation 139 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%lshr_ln2_cast = zext i2 %lshr_ln2" [src/conv1.cpp:36]   --->   Operation 140 'zext' 'lshr_ln2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.65ns)   --->   "%empty = mul i9 %lshr_ln2_cast, i9 81" [src/conv1.cpp:36]   --->   Operation 141 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%empty_263 = trunc i9 %empty" [src/conv1.cpp:36]   --->   Operation 142 'trunc' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.83ns)   --->   "%icmp_ln36 = icmp_eq  i14 %indvar_flatten226_load, i14 10200" [src/conv1.cpp:36]   --->   Operation 143 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.83ns)   --->   "%add_ln36_1 = add i14 %indvar_flatten226_load, i14 1" [src/conv1.cpp:36]   --->   Operation 144 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc141, void %BH.i.preheader.exitStub" [src/conv1.cpp:36]   --->   Operation 145 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv1.cpp:40]   --->   Operation 146 'load' 'col_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %o_2, i4 1" [src/conv1.cpp:36]   --->   Operation 147 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i11 %indvar_flatten_load, i11 1275" [src/conv1.cpp:39]   --->   Operation 148 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.39ns)   --->   "%select_ln36 = select i1 %icmp_ln39, i4 0, i4 %r_5" [src/conv1.cpp:36]   --->   Operation 149 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.39ns)   --->   "%select_ln36_1 = select i1 %icmp_ln39, i4 %add_ln36, i4 %o_2" [src/conv1.cpp:36]   --->   Operation 150 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i4 %select_ln36_1" [src/conv1.cpp:39]   --->   Operation 151 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%empty_351 = trunc i4 %select_ln36_1" [src/conv1.cpp:36]   --->   Operation 152 'trunc' 'empty_351' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_264_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_351, i4 0" [src/conv1.cpp:39]   --->   Operation 153 'bitconcatenate' 'tmp_264_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i7 %tmp_264_cast, i7 %zext_ln39_1" [src/conv1.cpp:39]   --->   Operation 154 'sub' 'sub_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i4 %add_ln36" [src/conv1.cpp:36]   --->   Operation 155 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%lshr_ln36_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln36, i32 1, i32 2" [src/conv1.cpp:36]   --->   Operation 156 'partselect' 'lshr_ln36_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln39, i1 1" [src/conv1.cpp:36]   --->   Operation 157 'xor' 'xor_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.76ns)   --->   "%icmp_ln40 = icmp_eq  i8 %col_load, i8 255" [src/conv1.cpp:40]   --->   Operation 158 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %icmp_ln40, i1 %xor_ln36" [src/conv1.cpp:36]   --->   Operation 159 'and' 'and_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%indvars_iv_next1037_dup = add i4 %select_ln36, i4 1" [src/conv1.cpp:36]   --->   Operation 160 'add' 'indvars_iv_next1037_dup' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %and_ln36, i1 %icmp_ln39" [src/conv1.cpp:39]   --->   Operation 161 'or' 'or_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39, i8 0, i8 %col_load" [src/conv1.cpp:39]   --->   Operation 162 'select' 'select_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.39ns)   --->   "%select_ln39_9 = select i1 %and_ln36, i4 %indvars_iv_next1037_dup, i4 %select_ln36" [src/conv1.cpp:39]   --->   Operation 163 'select' 'select_ln39_9' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i4 %select_ln39_9" [src/conv1.cpp:39]   --->   Operation 164 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln39_27 = add i7 %sub_ln39, i7 %zext_ln39_2" [src/conv1.cpp:39]   --->   Operation 165 'add' 'add_ln39_27' <Predicate = (!icmp_ln36)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %select_ln39" [src/conv1.cpp:40]   --->   Operation 166 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %select_ln39" [src/conv1.cpp:40]   --->   Operation 167 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_27, i7 %trunc_ln40" [src/conv1.cpp:39]   --->   Operation 168 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_268_cast = zext i14 %tmp_160" [src/conv1.cpp:39]   --->   Operation 169 'zext' 'tmp_268_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_268_cast" [src/conv1.cpp:39]   --->   Operation 170 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_268_cast" [src/conv1.cpp:39]   --->   Operation 171 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln39, i32 7" [src/conv1.cpp:40]   --->   Operation 172 'bitselect' 'tmp_161' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.77ns)   --->   "%add_ln54_5 = add i7 %trunc_ln40, i7 1" [src/conv1.cpp:54]   --->   Operation 173 'add' 'add_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_169 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_27, i7 %add_ln54_5" [src/conv1.cpp:39]   --->   Operation 174 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_269_cast = zext i14 %tmp_169" [src/conv1.cpp:39]   --->   Operation 175 'zext' 'tmp_269_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_269_cast" [src/conv1.cpp:39]   --->   Operation 176 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_269_cast" [src/conv1.cpp:39]   --->   Operation 177 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.76ns)   --->   "%add_ln52_1 = add i9 %zext_ln40, i9 2" [src/conv1.cpp:52]   --->   Operation 178 'add' 'add_ln52_1' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [13/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 179 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.76ns)   --->   "%add_ln54_224 = add i8 %select_ln39, i8 3" [src/conv1.cpp:54]   --->   Operation 180 'add' 'add_ln54_224' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 181 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 182 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 182 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 183 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 183 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 184 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 184 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0864, void %V32.i.i25.i.i86.case.1865" [src/conv1.cpp:57]   --->   Operation 185 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln39 = add i11 %indvar_flatten_load, i11 1" [src/conv1.cpp:39]   --->   Operation 186 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.38ns)   --->   "%select_ln39_18 = select i1 %icmp_ln39, i11 1, i11 %add_ln39" [src/conv1.cpp:39]   --->   Operation 187 'select' 'select_ln39_18' <Predicate = (!icmp_ln36)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln40 = store i14 %add_ln36_1, i14 %indvar_flatten226" [src/conv1.cpp:40]   --->   Operation 188 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 189 [1/1] (0.42ns)   --->   "%store_ln40 = store i4 %select_ln36_1, i4 %o" [src/conv1.cpp:40]   --->   Operation 189 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln40 = store i11 %select_ln39_18, i11 %indvar_flatten" [src/conv1.cpp:40]   --->   Operation 190 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln40 = store i4 %select_ln39_9, i4 %r" [src/conv1.cpp:40]   --->   Operation 191 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln40 = store i8 %add_ln54_224, i8 %col" [src/conv1.cpp:40]   --->   Operation 192 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body104" [src/conv1.cpp:40]   --->   Operation 193 'br' 'br_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 194 [1/1] (0.76ns)   --->   "%empty_264 = add i8 %empty_263, i8 1" [src/conv1.cpp:36]   --->   Operation 194 'add' 'empty_264' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_264" [src/conv1.cpp:36]   --->   Operation 195 'zext' 'p_cast5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast5" [src/conv1.cpp:36]   --->   Operation 196 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.76ns)   --->   "%empty_265 = add i8 %empty_263, i8 2" [src/conv1.cpp:36]   --->   Operation 197 'add' 'empty_265' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_265" [src/conv1.cpp:36]   --->   Operation 198 'zext' 'p_cast6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast6" [src/conv1.cpp:36]   --->   Operation 199 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast5" [src/conv1.cpp:36]   --->   Operation 200 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast6" [src/conv1.cpp:36]   --->   Operation 201 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 202 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3" [src/conv1.cpp:36]   --->   Operation 202 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 203 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84" [src/conv1.cpp:36]   --->   Operation 203 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 204 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4" [src/conv1.cpp:36]   --->   Operation 204 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 205 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85" [src/conv1.cpp:36]   --->   Operation 205 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln36_mid1_cast = zext i2 %lshr_ln36_mid1" [src/conv1.cpp:36]   --->   Operation 206 'zext' 'lshr_ln36_mid1_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.65ns)   --->   "%empty_352 = mul i9 %lshr_ln36_mid1_cast, i9 81" [src/conv1.cpp:36]   --->   Operation 207 'mul' 'empty_352' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%empty_353 = trunc i9 %empty_352" [src/conv1.cpp:36]   --->   Operation 208 'trunc' 'empty_353' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.76ns)   --->   "%empty_354 = add i8 %empty_353, i8 1" [src/conv1.cpp:36]   --->   Operation 209 'add' 'empty_354' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast92 = zext i8 %empty_354" [src/conv1.cpp:36]   --->   Operation 210 'zext' 'p_cast92' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast92" [src/conv1.cpp:36]   --->   Operation 211 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.76ns)   --->   "%empty_355 = add i8 %empty_353, i8 2" [src/conv1.cpp:36]   --->   Operation 212 'add' 'empty_355' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_cast93 = zext i8 %empty_355" [src/conv1.cpp:36]   --->   Operation 213 'zext' 'p_cast93' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast93" [src/conv1.cpp:36]   --->   Operation 214 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast92" [src/conv1.cpp:36]   --->   Operation 215 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast93" [src/conv1.cpp:36]   --->   Operation 216 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 217 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327" [src/conv1.cpp:36]   --->   Operation 217 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 218 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408" [src/conv1.cpp:36]   --->   Operation 218 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 219 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328" [src/conv1.cpp:36]   --->   Operation 219 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 220 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409" [src/conv1.cpp:36]   --->   Operation 220 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_3 : Operation 221 [1/1] (0.76ns)   --->   "%add_ln52 = add i8 %select_ln39, i8 1" [src/conv1.cpp:52]   --->   Operation 221 'add' 'add_ln52' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln52, i32 7" [src/conv1.cpp:54]   --->   Operation 222 'bitselect' 'tmp_172' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.77ns)   --->   "%add_ln54_222 = add i7 %trunc_ln40, i7 2" [src/conv1.cpp:54]   --->   Operation 223 'add' 'add_ln54_222' <Predicate = (!icmp_ln36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_257 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_27, i7 %add_ln54_222" [src/conv1.cpp:39]   --->   Operation 224 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_271_cast = zext i14 %tmp_257" [src/conv1.cpp:39]   --->   Operation 225 'zext' 'tmp_271_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %tmp_271_cast" [src/conv1.cpp:39]   --->   Operation 226 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %tmp_271_cast" [src/conv1.cpp:39]   --->   Operation 227 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 228 [12/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 228 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.76ns)   --->   "%add_ln54_223 = add i9 %zext_ln40, i9 3" [src/conv1.cpp:54]   --->   Operation 229 'add' 'add_ln54_223' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [13/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 230 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 231 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_3 : Operation 232 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 232 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_3 : Operation 233 [1/1] (0.42ns)   --->   "%tmp_159 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_617, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_618, i1 %tmp_161" [src/conv1.cpp:57]   --->   Operation 233 'mux' 'tmp_159' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 234 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_3 : Operation 235 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 235 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_3 : Operation 236 [1/1] (0.42ns)   --->   "%tmp_237 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_124, i1 %tmp_172" [src/conv1.cpp:57]   --->   Operation 236 'mux' 'tmp_237' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 237 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_3 : Operation 238 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 238 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0946, void %V32.i.i25.i.i86.1.case.1947" [src/conv1.cpp:57]   --->   Operation 239 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%p_cast4 = zext i9 %empty" [src/conv1.cpp:36]   --->   Operation 240 'zext' 'p_cast4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4" [src/conv1.cpp:36]   --->   Operation 241 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.76ns)   --->   "%empty_266 = add i8 %empty_263, i8 3" [src/conv1.cpp:36]   --->   Operation 242 'add' 'empty_266' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_266" [src/conv1.cpp:36]   --->   Operation 243 'zext' 'p_cast7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast7" [src/conv1.cpp:36]   --->   Operation 244 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4" [src/conv1.cpp:36]   --->   Operation 245 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast7" [src/conv1.cpp:36]   --->   Operation 246 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 247 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2" [src/conv1.cpp:36]   --->   Operation 247 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 248 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83" [src/conv1.cpp:36]   --->   Operation 248 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 249 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3" [src/conv1.cpp:36]   --->   Operation 249 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 250 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_84" [src/conv1.cpp:36]   --->   Operation 250 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 251 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_166, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_167, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 251 'mux' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4" [src/conv1.cpp:36]   --->   Operation 252 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 253 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_85" [src/conv1.cpp:36]   --->   Operation 253 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 254 [1/1] (0.42ns)   --->   "%tmp_71 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_168, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_169, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 254 'mux' 'tmp_71' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5" [src/conv1.cpp:36]   --->   Operation 255 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 256 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86" [src/conv1.cpp:36]   --->   Operation 256 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast91 = zext i9 %empty_352" [src/conv1.cpp:36]   --->   Operation 257 'zext' 'p_cast91' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast91" [src/conv1.cpp:36]   --->   Operation 258 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.76ns)   --->   "%empty_356 = add i8 %empty_353, i8 3" [src/conv1.cpp:36]   --->   Operation 259 'add' 'empty_356' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%p_cast94 = zext i8 %empty_356" [src/conv1.cpp:36]   --->   Operation 260 'zext' 'p_cast94' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast94" [src/conv1.cpp:36]   --->   Operation 261 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast91" [src/conv1.cpp:36]   --->   Operation 262 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast94" [src/conv1.cpp:36]   --->   Operation 263 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 264 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326" [src/conv1.cpp:36]   --->   Operation 264 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 265 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407" [src/conv1.cpp:36]   --->   Operation 265 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 266 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327" [src/conv1.cpp:36]   --->   Operation 266 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 267 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_408" [src/conv1.cpp:36]   --->   Operation 267 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 268 [1/1] (0.42ns)   --->   "%tmp_mid1_434 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_491, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 268 'mux' 'tmp_mid1_434' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.35ns)   --->   "%select_ln36_3 = select i1 %icmp_ln39, i16 %tmp_mid1_434, i16 %tmp_s" [src/conv1.cpp:36]   --->   Operation 269 'select' 'select_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_328" [src/conv1.cpp:36]   --->   Operation 270 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 271 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_409" [src/conv1.cpp:36]   --->   Operation 271 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 272 [1/1] (0.42ns)   --->   "%tmp_71_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_492, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_493, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 272 'mux' 'tmp_71_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.35ns)   --->   "%select_ln36_4 = select i1 %icmp_ln39, i16 %tmp_71_mid1, i16 %tmp_71" [src/conv1.cpp:36]   --->   Operation 273 'select' 'select_ln36_4' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 274 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329" [src/conv1.cpp:36]   --->   Operation 274 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 275 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410" [src/conv1.cpp:36]   --->   Operation 275 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %select_ln39_9" [src/conv1.cpp:54]   --->   Operation 276 'zext' 'zext_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (1.65ns)   --->   "%mul_ln54_243 = mul i11 %zext_ln54, i11 88" [src/conv1.cpp:54]   --->   Operation 277 'mul' 'mul_ln54_243' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [12/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 278 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.76ns)   --->   "%add_ln54_221 = add i8 %select_ln39, i8 2" [src/conv1.cpp:54]   --->   Operation 279 'add' 'add_ln54_221' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_221, i32 7" [src/conv1.cpp:54]   --->   Operation 280 'bitselect' 'tmp_258' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 281 [11/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 281 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [12/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 282 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 283 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_4 : Operation 284 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 284 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_4 : Operation 285 [1/1] (0.42ns)   --->   "%tmp_247 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_67, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_68, i1 %tmp_258" [src/conv1.cpp:57]   --->   Operation 285 'mux' 'tmp_247' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 286 [1/1] (0.76ns)   --->   "%empty_267 = add i8 %empty_263, i8 4" [src/conv1.cpp:36]   --->   Operation 286 'add' 'empty_267' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_267" [src/conv1.cpp:36]   --->   Operation 287 'zext' 'p_cast8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast8" [src/conv1.cpp:36]   --->   Operation 288 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.76ns)   --->   "%empty_273 = add i8 %empty_263, i8 10" [src/conv1.cpp:36]   --->   Operation 289 'add' 'empty_273' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_273" [src/conv1.cpp:36]   --->   Operation 290 'zext' 'p_cast14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast14" [src/conv1.cpp:36]   --->   Operation 291 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast8" [src/conv1.cpp:36]   --->   Operation 292 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast14" [src/conv1.cpp:36]   --->   Operation 293 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 294 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2" [src/conv1.cpp:36]   --->   Operation 294 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 295 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_83" [src/conv1.cpp:36]   --->   Operation 295 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 296 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_164, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_165, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 296 'mux' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5" [src/conv1.cpp:36]   --->   Operation 297 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 298 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_86" [src/conv1.cpp:36]   --->   Operation 298 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 299 [1/1] (0.42ns)   --->   "%tmp_72 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_170, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_171, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 299 'mux' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6" [src/conv1.cpp:36]   --->   Operation 300 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 301 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87" [src/conv1.cpp:36]   --->   Operation 301 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 302 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12" [src/conv1.cpp:36]   --->   Operation 302 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 303 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93" [src/conv1.cpp:36]   --->   Operation 303 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 304 [1/1] (0.76ns)   --->   "%empty_357 = add i8 %empty_353, i8 4" [src/conv1.cpp:36]   --->   Operation 304 'add' 'empty_357' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast95 = zext i8 %empty_357" [src/conv1.cpp:36]   --->   Operation 305 'zext' 'p_cast95' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast95" [src/conv1.cpp:36]   --->   Operation 306 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.76ns)   --->   "%empty_363 = add i8 %empty_353, i8 10" [src/conv1.cpp:36]   --->   Operation 307 'add' 'empty_363' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast101 = zext i8 %empty_363" [src/conv1.cpp:36]   --->   Operation 308 'zext' 'p_cast101' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast101" [src/conv1.cpp:36]   --->   Operation 309 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast95" [src/conv1.cpp:36]   --->   Operation 310 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast101" [src/conv1.cpp:36]   --->   Operation 311 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 312 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_326" [src/conv1.cpp:36]   --->   Operation 312 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 313 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_407" [src/conv1.cpp:36]   --->   Operation 313 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 314 [1/1] (0.42ns)   --->   "%tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_488, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_489, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 314 'mux' 'tmp_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.35ns)   --->   "%select_ln36_2 = select i1 %icmp_ln39, i16 %tmp_mid1, i16 %tmp" [src/conv1.cpp:36]   --->   Operation 315 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_329" [src/conv1.cpp:36]   --->   Operation 316 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 317 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_410" [src/conv1.cpp:36]   --->   Operation 317 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 318 [1/1] (0.42ns)   --->   "%tmp_72_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_494, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_495, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 318 'mux' 'tmp_72_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.35ns)   --->   "%select_ln36_5 = select i1 %icmp_ln39, i16 %tmp_72_mid1, i16 %tmp_72" [src/conv1.cpp:36]   --->   Operation 319 'select' 'select_ln36_5' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 320 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330" [src/conv1.cpp:36]   --->   Operation 320 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 321 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411" [src/conv1.cpp:36]   --->   Operation 321 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 322 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336" [src/conv1.cpp:36]   --->   Operation 322 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 323 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417" [src/conv1.cpp:36]   --->   Operation 323 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_5 : Operation 324 [11/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 324 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i8 %add_ln52" [src/conv1.cpp:54]   --->   Operation 325 'zext' 'zext_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (2.11ns)   --->   "%mul_ln54_251 = mul i17 %zext_ln54_22, i17 373" [src/conv1.cpp:54]   --->   Operation 326 'mul' 'mul_ln54_251' <Predicate = (!icmp_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln54_251, i32 15, i32 16" [src/conv1.cpp:54]   --->   Operation 327 'partselect' 'trunc_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 328 [10/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 328 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [11/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 329 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i9 %zext_ln40, i9 4" [src/conv1.cpp:52]   --->   Operation 330 'add' 'add_ln52_2' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [13/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 331 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 332 [1/1] (0.76ns)   --->   "%empty_268 = add i8 %empty_263, i8 5" [src/conv1.cpp:36]   --->   Operation 332 'add' 'empty_268' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%p_cast9 = zext i8 %empty_268" [src/conv1.cpp:36]   --->   Operation 333 'zext' 'p_cast9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast9" [src/conv1.cpp:36]   --->   Operation 334 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.76ns)   --->   "%empty_274 = add i8 %empty_263, i8 11" [src/conv1.cpp:36]   --->   Operation 335 'add' 'empty_274' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_274" [src/conv1.cpp:36]   --->   Operation 336 'zext' 'p_cast15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast15" [src/conv1.cpp:36]   --->   Operation 337 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast9" [src/conv1.cpp:36]   --->   Operation 338 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast15" [src/conv1.cpp:36]   --->   Operation 339 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 340 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_6" [src/conv1.cpp:36]   --->   Operation 340 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 341 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_87" [src/conv1.cpp:36]   --->   Operation 341 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 342 [1/1] (0.42ns)   --->   "%tmp_73 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_172, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_173, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 342 'mux' 'tmp_73' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7" [src/conv1.cpp:36]   --->   Operation 343 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 344 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88" [src/conv1.cpp:36]   --->   Operation 344 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 345 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_12" [src/conv1.cpp:36]   --->   Operation 345 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 346 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_93" [src/conv1.cpp:36]   --->   Operation 346 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 347 [1/1] (0.42ns)   --->   "%tmp_79 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_184, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_185, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 347 'mux' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13" [src/conv1.cpp:36]   --->   Operation 348 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 349 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94" [src/conv1.cpp:36]   --->   Operation 349 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 350 [1/1] (0.76ns)   --->   "%empty_358 = add i8 %empty_353, i8 5" [src/conv1.cpp:36]   --->   Operation 350 'add' 'empty_358' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%p_cast96 = zext i8 %empty_358" [src/conv1.cpp:36]   --->   Operation 351 'zext' 'p_cast96' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast96" [src/conv1.cpp:36]   --->   Operation 352 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.76ns)   --->   "%empty_364 = add i8 %empty_353, i8 11" [src/conv1.cpp:36]   --->   Operation 353 'add' 'empty_364' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%p_cast102 = zext i8 %empty_364" [src/conv1.cpp:36]   --->   Operation 354 'zext' 'p_cast102' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast102" [src/conv1.cpp:36]   --->   Operation 355 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast96" [src/conv1.cpp:36]   --->   Operation 356 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast102" [src/conv1.cpp:36]   --->   Operation 357 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 358 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_330" [src/conv1.cpp:36]   --->   Operation 358 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_411" [src/conv1.cpp:36]   --->   Operation 359 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 360 [1/1] (0.42ns)   --->   "%tmp_73_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_496, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_497, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 360 'mux' 'tmp_73_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.35ns)   --->   "%select_ln36_6 = select i1 %icmp_ln39, i16 %tmp_73_mid1, i16 %tmp_73" [src/conv1.cpp:36]   --->   Operation 361 'select' 'select_ln36_6' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 362 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331" [src/conv1.cpp:36]   --->   Operation 362 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 363 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412" [src/conv1.cpp:36]   --->   Operation 363 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 364 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_336" [src/conv1.cpp:36]   --->   Operation 364 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 365 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_417" [src/conv1.cpp:36]   --->   Operation 365 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 366 [1/1] (0.42ns)   --->   "%tmp_79_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_508, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_509, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 366 'mux' 'tmp_79_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.35ns)   --->   "%select_ln36_12 = select i1 %icmp_ln39, i16 %tmp_79_mid1, i16 %tmp_79" [src/conv1.cpp:36]   --->   Operation 367 'select' 'select_ln36_12' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 368 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337" [src/conv1.cpp:36]   --->   Operation 368 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 369 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418" [src/conv1.cpp:36]   --->   Operation 369 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_6 : Operation 370 [10/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 370 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [9/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 371 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln54_33 = zext i9 %add_ln52_1" [src/conv1.cpp:54]   --->   Operation 372 'zext' 'zext_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (2.14ns)   --->   "%mul_ln54_252 = mul i19 %zext_ln54_33, i19 745" [src/conv1.cpp:54]   --->   Operation 373 'mul' 'mul_ln54_252' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln54_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_252, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 374 'partselect' 'trunc_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 375 [10/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 375 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [12/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 376 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.76ns)   --->   "%add_ln52_3 = add i9 %zext_ln40, i9 5" [src/conv1.cpp:52]   --->   Operation 377 'add' 'add_ln52_3' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [13/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 378 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 379 [1/1] (0.76ns)   --->   "%empty_272 = add i8 %empty_263, i8 9" [src/conv1.cpp:36]   --->   Operation 379 'add' 'empty_272' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_272" [src/conv1.cpp:36]   --->   Operation 380 'zext' 'p_cast13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast13" [src/conv1.cpp:36]   --->   Operation 381 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.76ns)   --->   "%empty_275 = add i8 %empty_263, i8 12" [src/conv1.cpp:36]   --->   Operation 382 'add' 'empty_275' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %empty_275" [src/conv1.cpp:36]   --->   Operation 383 'zext' 'p_cast16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast16" [src/conv1.cpp:36]   --->   Operation 384 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast13" [src/conv1.cpp:36]   --->   Operation 385 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast16" [src/conv1.cpp:36]   --->   Operation 386 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 387 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_7" [src/conv1.cpp:36]   --->   Operation 387 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 388 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_88" [src/conv1.cpp:36]   --->   Operation 388 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 389 [1/1] (0.42ns)   --->   "%tmp_74 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_174, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_175, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 389 'mux' 'tmp_74' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11" [src/conv1.cpp:36]   --->   Operation 390 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 391 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92" [src/conv1.cpp:36]   --->   Operation 391 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 392 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_13" [src/conv1.cpp:36]   --->   Operation 392 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 393 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_94" [src/conv1.cpp:36]   --->   Operation 393 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 394 [1/1] (0.42ns)   --->   "%tmp_80 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_186, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_187, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 394 'mux' 'tmp_80' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14" [src/conv1.cpp:36]   --->   Operation 395 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 396 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95" [src/conv1.cpp:36]   --->   Operation 396 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 397 [1/1] (0.76ns)   --->   "%empty_362 = add i8 %empty_353, i8 9" [src/conv1.cpp:36]   --->   Operation 397 'add' 'empty_362' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%p_cast100 = zext i8 %empty_362" [src/conv1.cpp:36]   --->   Operation 398 'zext' 'p_cast100' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast100" [src/conv1.cpp:36]   --->   Operation 399 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.76ns)   --->   "%empty_365 = add i8 %empty_353, i8 12" [src/conv1.cpp:36]   --->   Operation 400 'add' 'empty_365' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%p_cast103 = zext i8 %empty_365" [src/conv1.cpp:36]   --->   Operation 401 'zext' 'p_cast103' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast103" [src/conv1.cpp:36]   --->   Operation 402 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast100" [src/conv1.cpp:36]   --->   Operation 403 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast103" [src/conv1.cpp:36]   --->   Operation 404 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 405 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_331" [src/conv1.cpp:36]   --->   Operation 405 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 406 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_412" [src/conv1.cpp:36]   --->   Operation 406 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 407 [1/1] (0.42ns)   --->   "%tmp_74_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_498, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_499, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 407 'mux' 'tmp_74_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.35ns)   --->   "%select_ln36_7 = select i1 %icmp_ln39, i16 %tmp_74_mid1, i16 %tmp_74" [src/conv1.cpp:36]   --->   Operation 408 'select' 'select_ln36_7' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 409 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335" [src/conv1.cpp:36]   --->   Operation 409 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 410 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416" [src/conv1.cpp:36]   --->   Operation 410 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 411 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_337" [src/conv1.cpp:36]   --->   Operation 411 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 412 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_418" [src/conv1.cpp:36]   --->   Operation 412 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 413 [1/1] (0.42ns)   --->   "%tmp_80_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_510, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_511, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 413 'mux' 'tmp_80_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.35ns)   --->   "%select_ln36_13 = select i1 %icmp_ln39, i16 %tmp_80_mid1, i16 %tmp_80" [src/conv1.cpp:36]   --->   Operation 414 'select' 'select_ln36_13' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 415 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338" [src/conv1.cpp:36]   --->   Operation 415 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 416 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419" [src/conv1.cpp:36]   --->   Operation 416 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_7 : Operation 417 [12/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 417 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [9/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 418 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [8/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 419 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [9/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 420 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i9 %add_ln54_223" [src/conv1.cpp:54]   --->   Operation 421 'zext' 'zext_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (2.14ns)   --->   "%mul_ln54_253 = mul i19 %zext_ln54_44, i19 745" [src/conv1.cpp:54]   --->   Operation 422 'mul' 'mul_ln54_253' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_253, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 423 'partselect' 'trunc_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 424 [11/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 424 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [12/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 425 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.83>
ST_8 : Operation 426 [1/1] (0.76ns)   --->   "%empty_269 = add i8 %empty_263, i8 6" [src/conv1.cpp:36]   --->   Operation 426 'add' 'empty_269' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_269" [src/conv1.cpp:36]   --->   Operation 427 'zext' 'p_cast10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast10" [src/conv1.cpp:36]   --->   Operation 428 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (0.77ns)   --->   "%empty_282 = add i9 %empty, i9 19" [src/conv1.cpp:36]   --->   Operation 429 'add' 'empty_282' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "%p_cast23 = zext i9 %empty_282" [src/conv1.cpp:36]   --->   Operation 430 'zext' 'p_cast23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast23" [src/conv1.cpp:36]   --->   Operation 431 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast10" [src/conv1.cpp:36]   --->   Operation 432 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast23" [src/conv1.cpp:36]   --->   Operation 433 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 434 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8" [src/conv1.cpp:36]   --->   Operation 434 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 435 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89" [src/conv1.cpp:36]   --->   Operation 435 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 436 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_11" [src/conv1.cpp:36]   --->   Operation 436 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 437 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_92" [src/conv1.cpp:36]   --->   Operation 437 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 438 [1/1] (0.42ns)   --->   "%tmp_78 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_182, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_183, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 438 'mux' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_14" [src/conv1.cpp:36]   --->   Operation 439 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 440 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_95" [src/conv1.cpp:36]   --->   Operation 440 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 441 [1/1] (0.42ns)   --->   "%tmp_81 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_188, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_189, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 441 'mux' 'tmp_81' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21" [src/conv1.cpp:36]   --->   Operation 442 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 443 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102" [src/conv1.cpp:36]   --->   Operation 443 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 444 [1/1] (0.79ns)   --->   "%indvars_iv_next1037 = add i4 %r_5, i4 1"   --->   Operation 444 'add' 'indvars_iv_next1037' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 445 [1/1] (0.76ns)   --->   "%empty_359 = add i8 %empty_353, i8 6" [src/conv1.cpp:36]   --->   Operation 445 'add' 'empty_359' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%p_cast97 = zext i8 %empty_359" [src/conv1.cpp:36]   --->   Operation 446 'zext' 'p_cast97' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast97" [src/conv1.cpp:36]   --->   Operation 447 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 448 [1/1] (0.77ns)   --->   "%empty_372 = add i9 %empty_352, i9 19" [src/conv1.cpp:36]   --->   Operation 448 'add' 'empty_372' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.00ns)   --->   "%p_cast110 = zext i9 %empty_372" [src/conv1.cpp:36]   --->   Operation 449 'zext' 'p_cast110' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 450 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast110" [src/conv1.cpp:36]   --->   Operation 450 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast97" [src/conv1.cpp:36]   --->   Operation 451 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast110" [src/conv1.cpp:36]   --->   Operation 452 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 453 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332" [src/conv1.cpp:36]   --->   Operation 453 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 454 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413" [src/conv1.cpp:36]   --->   Operation 454 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 455 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_335" [src/conv1.cpp:36]   --->   Operation 455 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 456 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_416" [src/conv1.cpp:36]   --->   Operation 456 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 457 [1/1] (0.42ns)   --->   "%tmp_78_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_506, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_507, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 457 'mux' 'tmp_78_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (0.35ns)   --->   "%select_ln36_11 = select i1 %icmp_ln39, i16 %tmp_78_mid1, i16 %tmp_78" [src/conv1.cpp:36]   --->   Operation 458 'select' 'select_ln36_11' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 459 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_338" [src/conv1.cpp:36]   --->   Operation 459 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 460 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_419" [src/conv1.cpp:36]   --->   Operation 460 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 461 [1/1] (0.42ns)   --->   "%tmp_81_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_512, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_513, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 461 'mux' 'tmp_81_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (0.35ns)   --->   "%select_ln36_14 = select i1 %icmp_ln39, i16 %tmp_81_mid1, i16 %tmp_81" [src/conv1.cpp:36]   --->   Operation 462 'select' 'select_ln36_14' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 463 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345" [src/conv1.cpp:36]   --->   Operation 463 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 464 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426" [src/conv1.cpp:36]   --->   Operation 464 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_8 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_10)   --->   "%select_ln36_83 = select i1 %icmp_ln39, i4 1, i4 %indvars_iv_next1037" [src/conv1.cpp:36]   --->   Operation 465 'select' 'select_ln36_83' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 466 [1/1] (0.79ns)   --->   "%indvars_iv_next1037_mid1 = add i4 %select_ln36, i4 2" [src/conv1.cpp:36]   --->   Operation 466 'add' 'indvars_iv_next1037_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 467 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln39_10 = select i1 %and_ln36, i4 %indvars_iv_next1037_mid1, i4 %select_ln36_83" [src/conv1.cpp:39]   --->   Operation 467 'select' 'select_ln39_10' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i4 %select_ln39_10" [src/conv1.cpp:54]   --->   Operation 468 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 469 [1/1] (1.65ns)   --->   "%mul_ln54_244 = mul i11 %zext_ln54_1, i11 88" [src/conv1.cpp:54]   --->   Operation 469 'mul' 'mul_ln54_244' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 470 [11/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 470 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 471 [8/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 471 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [7/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 472 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 473 [8/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 473 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 474 [10/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 474 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [11/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 475 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [1/1] (0.76ns)   --->   "%add_ln52_4 = add i9 %zext_ln40, i9 6" [src/conv1.cpp:52]   --->   Operation 476 'add' 'add_ln52_4' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 477 [13/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 477 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 478 [1/1] (0.77ns)   --->   "%empty_276 = add i9 %empty, i9 13" [src/conv1.cpp:36]   --->   Operation 478 'add' 'empty_276' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%p_cast17 = zext i9 %empty_276" [src/conv1.cpp:36]   --->   Operation 479 'zext' 'p_cast17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast17" [src/conv1.cpp:36]   --->   Operation 480 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.77ns)   --->   "%empty_283 = add i9 %empty, i9 20" [src/conv1.cpp:36]   --->   Operation 481 'add' 'empty_283' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%p_cast24 = zext i9 %empty_283" [src/conv1.cpp:36]   --->   Operation 482 'zext' 'p_cast24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast24" [src/conv1.cpp:36]   --->   Operation 483 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast17" [src/conv1.cpp:36]   --->   Operation 484 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast24" [src/conv1.cpp:36]   --->   Operation 485 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 486 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_8" [src/conv1.cpp:36]   --->   Operation 486 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_89" [src/conv1.cpp:36]   --->   Operation 487 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 488 [1/1] (0.42ns)   --->   "%tmp_75 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_176, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_177, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 488 'mux' 'tmp_75' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 489 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15" [src/conv1.cpp:36]   --->   Operation 489 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 490 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96" [src/conv1.cpp:36]   --->   Operation 490 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 491 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_21" [src/conv1.cpp:36]   --->   Operation 491 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 492 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_102" [src/conv1.cpp:36]   --->   Operation 492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 493 [1/1] (0.42ns)   --->   "%tmp_88 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_202, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_203, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 493 'mux' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 494 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22" [src/conv1.cpp:36]   --->   Operation 494 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103" [src/conv1.cpp:36]   --->   Operation 495 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 496 [1/1] (0.77ns)   --->   "%empty_366 = add i9 %empty_352, i9 13" [src/conv1.cpp:36]   --->   Operation 496 'add' 'empty_366' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%p_cast104 = zext i9 %empty_366" [src/conv1.cpp:36]   --->   Operation 497 'zext' 'p_cast104' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast104" [src/conv1.cpp:36]   --->   Operation 498 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.77ns)   --->   "%empty_373 = add i9 %empty_352, i9 20" [src/conv1.cpp:36]   --->   Operation 499 'add' 'empty_373' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/1] (0.00ns)   --->   "%p_cast111 = zext i9 %empty_373" [src/conv1.cpp:36]   --->   Operation 500 'zext' 'p_cast111' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast111" [src/conv1.cpp:36]   --->   Operation 501 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast104" [src/conv1.cpp:36]   --->   Operation 502 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast111" [src/conv1.cpp:36]   --->   Operation 503 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 504 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_332" [src/conv1.cpp:36]   --->   Operation 504 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 505 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_413" [src/conv1.cpp:36]   --->   Operation 505 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 506 [1/1] (0.42ns)   --->   "%tmp_75_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_500, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_501, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 506 'mux' 'tmp_75_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 507 [1/1] (0.35ns)   --->   "%select_ln36_8 = select i1 %icmp_ln39, i16 %tmp_75_mid1, i16 %tmp_75" [src/conv1.cpp:36]   --->   Operation 507 'select' 'select_ln36_8' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 508 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339" [src/conv1.cpp:36]   --->   Operation 508 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 509 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420" [src/conv1.cpp:36]   --->   Operation 509 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 510 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_345" [src/conv1.cpp:36]   --->   Operation 510 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 511 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_426" [src/conv1.cpp:36]   --->   Operation 511 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 512 [1/1] (0.42ns)   --->   "%tmp_88_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_526, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_527, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 512 'mux' 'tmp_88_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 513 [1/1] (0.35ns)   --->   "%select_ln36_21 = select i1 %icmp_ln39, i16 %tmp_88_mid1, i16 %tmp_88" [src/conv1.cpp:36]   --->   Operation 513 'select' 'select_ln36_21' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 514 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346" [src/conv1.cpp:36]   --->   Operation 514 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 515 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427" [src/conv1.cpp:36]   --->   Operation 515 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_9 : Operation 516 [10/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 516 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 517 [7/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 517 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 518 [6/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 518 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 519 [7/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 519 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 520 [9/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 520 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln54_55 = zext i9 %add_ln52_2" [src/conv1.cpp:54]   --->   Operation 521 'zext' 'zext_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 522 [1/1] (2.14ns)   --->   "%mul_ln54_254 = mul i19 %zext_ln54_55, i19 745" [src/conv1.cpp:54]   --->   Operation 522 'mul' 'mul_ln54_254' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_254, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 523 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 524 [10/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 524 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 525 [12/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 525 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 526 [1/1] (0.76ns)   --->   "%add_ln52_5 = add i9 %zext_ln40, i9 7" [src/conv1.cpp:52]   --->   Operation 526 'add' 'add_ln52_5' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [13/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 527 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.29>
ST_10 : Operation 528 [1/1] (0.76ns)   --->   "%empty_270 = add i8 %empty_263, i8 7" [src/conv1.cpp:36]   --->   Operation 528 'add' 'empty_270' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %empty_270" [src/conv1.cpp:36]   --->   Operation 529 'zext' 'p_cast11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast11" [src/conv1.cpp:36]   --->   Operation 530 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.77ns)   --->   "%empty_277 = add i9 %empty, i9 14" [src/conv1.cpp:36]   --->   Operation 531 'add' 'empty_277' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%p_cast18 = zext i9 %empty_277" [src/conv1.cpp:36]   --->   Operation 532 'zext' 'p_cast18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast18" [src/conv1.cpp:36]   --->   Operation 533 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast11" [src/conv1.cpp:36]   --->   Operation 534 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast18" [src/conv1.cpp:36]   --->   Operation 535 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 536 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9" [src/conv1.cpp:36]   --->   Operation 536 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 537 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90" [src/conv1.cpp:36]   --->   Operation 537 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 538 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_15" [src/conv1.cpp:36]   --->   Operation 538 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 539 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_96" [src/conv1.cpp:36]   --->   Operation 539 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 540 [1/1] (0.42ns)   --->   "%tmp_82 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_190, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_191, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 540 'mux' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 541 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16" [src/conv1.cpp:36]   --->   Operation 541 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 542 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97" [src/conv1.cpp:36]   --->   Operation 542 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 543 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_22" [src/conv1.cpp:36]   --->   Operation 543 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 544 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_103" [src/conv1.cpp:36]   --->   Operation 544 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 545 [1/1] (0.42ns)   --->   "%tmp_89 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_204, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_205, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 545 'mux' 'tmp_89' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 546 [1/1] (0.76ns)   --->   "%empty_360 = add i8 %empty_353, i8 7" [src/conv1.cpp:36]   --->   Operation 546 'add' 'empty_360' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%p_cast98 = zext i8 %empty_360" [src/conv1.cpp:36]   --->   Operation 547 'zext' 'p_cast98' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast98" [src/conv1.cpp:36]   --->   Operation 548 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.77ns)   --->   "%empty_367 = add i9 %empty_352, i9 14" [src/conv1.cpp:36]   --->   Operation 549 'add' 'empty_367' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 550 [1/1] (0.00ns)   --->   "%p_cast105 = zext i9 %empty_367" [src/conv1.cpp:36]   --->   Operation 550 'zext' 'p_cast105' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast105" [src/conv1.cpp:36]   --->   Operation 551 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast98" [src/conv1.cpp:36]   --->   Operation 552 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 553 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast105" [src/conv1.cpp:36]   --->   Operation 553 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 554 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333" [src/conv1.cpp:36]   --->   Operation 554 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 555 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414" [src/conv1.cpp:36]   --->   Operation 555 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 556 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_339" [src/conv1.cpp:36]   --->   Operation 556 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 557 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_420" [src/conv1.cpp:36]   --->   Operation 557 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 558 [1/1] (0.42ns)   --->   "%tmp_82_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_514, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_515, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 558 'mux' 'tmp_82_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 559 [1/1] (0.35ns)   --->   "%select_ln36_15 = select i1 %icmp_ln39, i16 %tmp_82_mid1, i16 %tmp_82" [src/conv1.cpp:36]   --->   Operation 559 'select' 'select_ln36_15' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 560 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340" [src/conv1.cpp:36]   --->   Operation 560 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 561 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421" [src/conv1.cpp:36]   --->   Operation 561 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 562 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_346" [src/conv1.cpp:36]   --->   Operation 562 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 563 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_427" [src/conv1.cpp:36]   --->   Operation 563 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_10 : Operation 564 [1/1] (0.42ns)   --->   "%tmp_89_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_528, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_529, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 564 'mux' 'tmp_89_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 565 [1/1] (0.35ns)   --->   "%select_ln36_22 = select i1 %icmp_ln39, i16 %tmp_89_mid1, i16 %tmp_89" [src/conv1.cpp:36]   --->   Operation 565 'select' 'select_ln36_22' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 566 [9/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 566 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i8 %select_ln39" [src/conv1.cpp:40]   --->   Operation 567 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (2.11ns)   --->   "%mul_ln40 = mul i17 %zext_ln40_1, i17 373" [src/conv1.cpp:40]   --->   Operation 568 'mul' 'mul_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln40, i32 15, i32 16" [src/conv1.cpp:40]   --->   Operation 569 'partselect' 'trunc_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 570 [6/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 570 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 571 [5/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 571 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [6/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 572 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 573 [8/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 573 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [9/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 574 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 575 [11/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 575 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [12/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 576 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 577 [1/1] (0.76ns)   --->   "%add_ln52_6 = add i9 %zext_ln40, i9 8" [src/conv1.cpp:52]   --->   Operation 577 'add' 'add_ln52_6' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [13/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 578 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.29>
ST_11 : Operation 579 [1/1] (0.77ns)   --->   "%empty_281 = add i9 %empty, i9 18" [src/conv1.cpp:36]   --->   Operation 579 'add' 'empty_281' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%p_cast22 = zext i9 %empty_281" [src/conv1.cpp:36]   --->   Operation 580 'zext' 'p_cast22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast22" [src/conv1.cpp:36]   --->   Operation 581 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 582 [1/1] (0.77ns)   --->   "%empty_284 = add i9 %empty, i9 21" [src/conv1.cpp:36]   --->   Operation 582 'add' 'empty_284' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [1/1] (0.00ns)   --->   "%p_cast25 = zext i9 %empty_284" [src/conv1.cpp:36]   --->   Operation 583 'zext' 'p_cast25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast25" [src/conv1.cpp:36]   --->   Operation 584 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast22" [src/conv1.cpp:36]   --->   Operation 585 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast25" [src/conv1.cpp:36]   --->   Operation 586 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 587 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_9" [src/conv1.cpp:36]   --->   Operation 587 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 588 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_90" [src/conv1.cpp:36]   --->   Operation 588 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 589 [1/1] (0.42ns)   --->   "%tmp_76 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_178, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_179, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 589 'mux' 'tmp_76' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_16" [src/conv1.cpp:36]   --->   Operation 590 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 591 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_97" [src/conv1.cpp:36]   --->   Operation 591 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 592 [1/1] (0.42ns)   --->   "%tmp_83 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_192, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_193, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 592 'mux' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20" [src/conv1.cpp:36]   --->   Operation 593 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 594 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101" [src/conv1.cpp:36]   --->   Operation 594 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 595 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23" [src/conv1.cpp:36]   --->   Operation 595 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 596 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104" [src/conv1.cpp:36]   --->   Operation 596 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 597 [1/1] (0.77ns)   --->   "%empty_371 = add i9 %empty_352, i9 18" [src/conv1.cpp:36]   --->   Operation 597 'add' 'empty_371' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%p_cast109 = zext i9 %empty_371" [src/conv1.cpp:36]   --->   Operation 598 'zext' 'p_cast109' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast109" [src/conv1.cpp:36]   --->   Operation 599 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.77ns)   --->   "%empty_374 = add i9 %empty_352, i9 21" [src/conv1.cpp:36]   --->   Operation 600 'add' 'empty_374' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%p_cast112 = zext i9 %empty_374" [src/conv1.cpp:36]   --->   Operation 601 'zext' 'p_cast112' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast112" [src/conv1.cpp:36]   --->   Operation 602 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast109" [src/conv1.cpp:36]   --->   Operation 603 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast112" [src/conv1.cpp:36]   --->   Operation 604 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 605 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_333" [src/conv1.cpp:36]   --->   Operation 605 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 606 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_414" [src/conv1.cpp:36]   --->   Operation 606 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 607 [1/1] (0.42ns)   --->   "%tmp_76_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_502, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_503, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 607 'mux' 'tmp_76_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 608 [1/1] (0.35ns)   --->   "%select_ln36_9 = select i1 %icmp_ln39, i16 %tmp_76_mid1, i16 %tmp_76" [src/conv1.cpp:36]   --->   Operation 608 'select' 'select_ln36_9' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 609 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_340" [src/conv1.cpp:36]   --->   Operation 609 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 610 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_421" [src/conv1.cpp:36]   --->   Operation 610 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 611 [1/1] (0.42ns)   --->   "%tmp_83_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_516, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_517, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 611 'mux' 'tmp_83_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 612 [1/1] (0.35ns)   --->   "%select_ln36_16 = select i1 %icmp_ln39, i16 %tmp_83_mid1, i16 %tmp_83" [src/conv1.cpp:36]   --->   Operation 612 'select' 'select_ln36_16' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 613 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344" [src/conv1.cpp:36]   --->   Operation 613 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 614 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425" [src/conv1.cpp:36]   --->   Operation 614 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 615 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347" [src/conv1.cpp:36]   --->   Operation 615 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 616 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428" [src/conv1.cpp:36]   --->   Operation 616 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_11 : Operation 617 [8/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 617 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 618 [5/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 618 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 619 [4/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 619 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 620 [5/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 620 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 621 [7/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 621 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 622 [8/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 622 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln54_66 = zext i9 %add_ln52_3" [src/conv1.cpp:54]   --->   Operation 623 'zext' 'zext_ln54_66' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (2.14ns)   --->   "%mul_ln54_255 = mul i19 %zext_ln54_66, i19 745" [src/conv1.cpp:54]   --->   Operation 624 'mul' 'mul_ln54_255' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln54_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_255, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 625 'partselect' 'trunc_ln54_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 626 [10/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 626 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [11/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 627 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [12/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 628 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [1/1] (0.76ns)   --->   "%add_ln52_7 = add i9 %zext_ln40, i9 9" [src/conv1.cpp:52]   --->   Operation 629 'add' 'add_ln52_7' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [13/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 630 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.86>
ST_12 : Operation 631 [1/1] (0.76ns)   --->   "%empty_271 = add i8 %empty_263, i8 8" [src/conv1.cpp:36]   --->   Operation 631 'add' 'empty_271' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %empty_271" [src/conv1.cpp:36]   --->   Operation 632 'zext' 'p_cast12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast12" [src/conv1.cpp:36]   --->   Operation 633 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.77ns)   --->   "%empty_291 = add i9 %empty, i9 28" [src/conv1.cpp:36]   --->   Operation 634 'add' 'empty_291' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%p_cast32 = zext i9 %empty_291" [src/conv1.cpp:36]   --->   Operation 635 'zext' 'p_cast32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast32" [src/conv1.cpp:36]   --->   Operation 636 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast12" [src/conv1.cpp:36]   --->   Operation 637 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast32" [src/conv1.cpp:36]   --->   Operation 638 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 639 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10" [src/conv1.cpp:36]   --->   Operation 639 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91" [src/conv1.cpp:36]   --->   Operation 640 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 641 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_20" [src/conv1.cpp:36]   --->   Operation 641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 642 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_101" [src/conv1.cpp:36]   --->   Operation 642 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 643 [1/1] (0.42ns)   --->   "%tmp_87 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_200, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_201, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 643 'mux' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 644 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_23" [src/conv1.cpp:36]   --->   Operation 644 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 645 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_104" [src/conv1.cpp:36]   --->   Operation 645 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 646 [1/1] (0.42ns)   --->   "%tmp_90 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_206, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_207, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 646 'mux' 'tmp_90' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 647 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30" [src/conv1.cpp:36]   --->   Operation 647 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 648 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111" [src/conv1.cpp:36]   --->   Operation 648 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %r_5" [src/conv1.cpp:39]   --->   Operation 649 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (0.79ns)   --->   "%empty_344 = add i5 %zext_ln39, i5 2" [src/conv1.cpp:39]   --->   Operation 650 'add' 'empty_344' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 651 [1/1] (0.76ns)   --->   "%empty_361 = add i8 %empty_353, i8 8" [src/conv1.cpp:36]   --->   Operation 651 'add' 'empty_361' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %empty_361" [src/conv1.cpp:36]   --->   Operation 652 'zext' 'p_cast99' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast99" [src/conv1.cpp:36]   --->   Operation 653 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 654 [1/1] (0.77ns)   --->   "%empty_381 = add i9 %empty_352, i9 28" [src/conv1.cpp:36]   --->   Operation 654 'add' 'empty_381' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "%p_cast119 = zext i9 %empty_381" [src/conv1.cpp:36]   --->   Operation 655 'zext' 'p_cast119' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast119" [src/conv1.cpp:36]   --->   Operation 656 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 657 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast99" [src/conv1.cpp:36]   --->   Operation 657 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast119" [src/conv1.cpp:36]   --->   Operation 658 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 659 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334" [src/conv1.cpp:36]   --->   Operation 659 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 660 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415" [src/conv1.cpp:36]   --->   Operation 660 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 661 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_344" [src/conv1.cpp:36]   --->   Operation 661 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 662 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_425" [src/conv1.cpp:36]   --->   Operation 662 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 663 [1/1] (0.42ns)   --->   "%tmp_87_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_524, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_525, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 663 'mux' 'tmp_87_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 664 [1/1] (0.35ns)   --->   "%select_ln36_20 = select i1 %icmp_ln39, i16 %tmp_87_mid1, i16 %tmp_87" [src/conv1.cpp:36]   --->   Operation 664 'select' 'select_ln36_20' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_347" [src/conv1.cpp:36]   --->   Operation 665 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 666 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_428" [src/conv1.cpp:36]   --->   Operation 666 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 667 [1/1] (0.42ns)   --->   "%tmp_90_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_530, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_531, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 667 'mux' 'tmp_90_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 668 [1/1] (0.35ns)   --->   "%select_ln36_23 = select i1 %icmp_ln39, i16 %tmp_90_mid1, i16 %tmp_90" [src/conv1.cpp:36]   --->   Operation 668 'select' 'select_ln36_23' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354" [src/conv1.cpp:36]   --->   Operation 669 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 670 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435" [src/conv1.cpp:36]   --->   Operation 670 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_12 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_11)   --->   "%select_ln36_84 = select i1 %icmp_ln39, i5 2, i5 %empty_344" [src/conv1.cpp:36]   --->   Operation 671 'select' 'select_ln36_84' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i4 %indvars_iv_next1037_dup" [src/conv1.cpp:39]   --->   Operation 672 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 673 [1/1] (0.79ns)   --->   "%p_mid1 = add i5 %zext_ln39_3, i5 2" [src/conv1.cpp:39]   --->   Operation 673 'add' 'p_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 674 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_11 = select i1 %and_ln36, i5 %p_mid1, i5 %select_ln36_84" [src/conv1.cpp:39]   --->   Operation 674 'select' 'select_ln39_11' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%select_ln39_41_cast = zext i5 %select_ln39_11" [src/conv1.cpp:39]   --->   Operation 675 'zext' 'select_ln39_41_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (1.65ns)   --->   "%mul_ln54_245 = mul i11 %select_ln39_41_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 676 'mul' 'mul_ln54_245' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 677 [7/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 677 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 678 [4/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 678 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 679 [3/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 679 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [4/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 680 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 681 [6/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 681 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 682 [7/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 682 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [9/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 683 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [10/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 684 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [11/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 685 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [12/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 686 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 687 [1/1] (0.76ns)   --->   "%add_ln52_8 = add i9 %zext_ln40, i9 10" [src/conv1.cpp:52]   --->   Operation 687 'add' 'add_ln52_8' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 688 [13/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 688 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.14>
ST_13 : Operation 689 [1/1] (0.77ns)   --->   "%empty_278 = add i9 %empty, i9 15" [src/conv1.cpp:36]   --->   Operation 689 'add' 'empty_278' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 690 [1/1] (0.00ns)   --->   "%p_cast19 = zext i9 %empty_278" [src/conv1.cpp:36]   --->   Operation 690 'zext' 'p_cast19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 691 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast19" [src/conv1.cpp:36]   --->   Operation 691 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 692 [1/1] (0.77ns)   --->   "%empty_285 = add i9 %empty, i9 22" [src/conv1.cpp:36]   --->   Operation 692 'add' 'empty_285' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 693 [1/1] (0.00ns)   --->   "%p_cast26 = zext i9 %empty_285" [src/conv1.cpp:36]   --->   Operation 693 'zext' 'p_cast26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 694 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast26" [src/conv1.cpp:36]   --->   Operation 694 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 695 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast19" [src/conv1.cpp:36]   --->   Operation 695 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 696 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast26" [src/conv1.cpp:36]   --->   Operation 696 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 697 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_10" [src/conv1.cpp:36]   --->   Operation 697 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 698 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_91" [src/conv1.cpp:36]   --->   Operation 698 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 699 [1/1] (0.42ns)   --->   "%tmp_77 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_180, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_181, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 699 'mux' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 700 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17" [src/conv1.cpp:36]   --->   Operation 700 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 701 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98" [src/conv1.cpp:36]   --->   Operation 701 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 702 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24" [src/conv1.cpp:36]   --->   Operation 702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 703 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105" [src/conv1.cpp:36]   --->   Operation 703 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 704 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_30" [src/conv1.cpp:36]   --->   Operation 704 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 705 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_111" [src/conv1.cpp:36]   --->   Operation 705 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 706 [1/1] (0.42ns)   --->   "%tmp_97 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_220, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_221, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 706 'mux' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 707 [1/1] (0.77ns)   --->   "%empty_368 = add i9 %empty_352, i9 15" [src/conv1.cpp:36]   --->   Operation 707 'add' 'empty_368' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 708 [1/1] (0.00ns)   --->   "%p_cast106 = zext i9 %empty_368" [src/conv1.cpp:36]   --->   Operation 708 'zext' 'p_cast106' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 709 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast106" [src/conv1.cpp:36]   --->   Operation 709 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 710 [1/1] (0.77ns)   --->   "%empty_375 = add i9 %empty_352, i9 22" [src/conv1.cpp:36]   --->   Operation 710 'add' 'empty_375' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 711 [1/1] (0.00ns)   --->   "%p_cast113 = zext i9 %empty_375" [src/conv1.cpp:36]   --->   Operation 711 'zext' 'p_cast113' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 712 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast113" [src/conv1.cpp:36]   --->   Operation 712 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 713 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast106" [src/conv1.cpp:36]   --->   Operation 713 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 714 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast113" [src/conv1.cpp:36]   --->   Operation 714 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 715 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_334" [src/conv1.cpp:36]   --->   Operation 715 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 716 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_415" [src/conv1.cpp:36]   --->   Operation 716 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 717 [1/1] (0.42ns)   --->   "%tmp_77_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_504, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_505, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 717 'mux' 'tmp_77_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 718 [1/1] (0.35ns)   --->   "%select_ln36_10 = select i1 %icmp_ln39, i16 %tmp_77_mid1, i16 %tmp_77" [src/conv1.cpp:36]   --->   Operation 718 'select' 'select_ln36_10' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 719 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341" [src/conv1.cpp:36]   --->   Operation 719 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 720 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422" [src/conv1.cpp:36]   --->   Operation 720 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 721 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348" [src/conv1.cpp:36]   --->   Operation 721 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 722 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429" [src/conv1.cpp:36]   --->   Operation 722 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 723 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_354" [src/conv1.cpp:36]   --->   Operation 723 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 724 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_435" [src/conv1.cpp:36]   --->   Operation 724 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_13 : Operation 725 [1/1] (0.42ns)   --->   "%tmp_97_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_544, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_545, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 725 'mux' 'tmp_97_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 726 [1/1] (0.35ns)   --->   "%select_ln36_30 = select i1 %icmp_ln39, i16 %tmp_97_mid1, i16 %tmp_97" [src/conv1.cpp:36]   --->   Operation 726 'select' 'select_ln36_30' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 727 [6/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 727 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 728 [3/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 728 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 729 [2/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 729 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 730 [3/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 730 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 731 [5/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 731 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 732 [6/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 732 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 733 [8/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 733 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln54_77 = zext i9 %add_ln52_4" [src/conv1.cpp:54]   --->   Operation 734 'zext' 'zext_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (2.14ns)   --->   "%mul_ln54_256 = mul i19 %zext_ln54_77, i19 745" [src/conv1.cpp:54]   --->   Operation 735 'mul' 'mul_ln54_256' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_256, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 736 'partselect' 'trunc_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 737 [9/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 737 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 738 [10/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 738 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 739 [11/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 739 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 740 [12/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 740 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 741 [1/1] (0.77ns)   --->   "%empty_279 = add i9 %empty, i9 16" [src/conv1.cpp:36]   --->   Operation 741 'add' 'empty_279' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 742 [1/1] (0.00ns)   --->   "%p_cast20 = zext i9 %empty_279" [src/conv1.cpp:36]   --->   Operation 742 'zext' 'p_cast20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 743 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast20" [src/conv1.cpp:36]   --->   Operation 743 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 744 [1/1] (0.77ns)   --->   "%empty_292 = add i9 %empty, i9 29" [src/conv1.cpp:36]   --->   Operation 744 'add' 'empty_292' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 745 [1/1] (0.00ns)   --->   "%p_cast33 = zext i9 %empty_292" [src/conv1.cpp:36]   --->   Operation 745 'zext' 'p_cast33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 746 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast33" [src/conv1.cpp:36]   --->   Operation 746 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 747 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast20" [src/conv1.cpp:36]   --->   Operation 747 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 748 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast33" [src/conv1.cpp:36]   --->   Operation 748 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 749 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_17" [src/conv1.cpp:36]   --->   Operation 749 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 750 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_98" [src/conv1.cpp:36]   --->   Operation 750 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 751 [1/1] (0.42ns)   --->   "%tmp_84 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_194, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_195, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 751 'mux' 'tmp_84' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 752 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18" [src/conv1.cpp:36]   --->   Operation 752 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 753 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99" [src/conv1.cpp:36]   --->   Operation 753 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 754 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_24" [src/conv1.cpp:36]   --->   Operation 754 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 755 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_105" [src/conv1.cpp:36]   --->   Operation 755 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 756 [1/1] (0.42ns)   --->   "%tmp_91 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_208, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_209, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 756 'mux' 'tmp_91' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 757 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31" [src/conv1.cpp:36]   --->   Operation 757 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 758 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112" [src/conv1.cpp:36]   --->   Operation 758 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 759 [1/1] (0.77ns)   --->   "%empty_369 = add i9 %empty_352, i9 16" [src/conv1.cpp:36]   --->   Operation 759 'add' 'empty_369' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 760 [1/1] (0.00ns)   --->   "%p_cast107 = zext i9 %empty_369" [src/conv1.cpp:36]   --->   Operation 760 'zext' 'p_cast107' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 761 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast107" [src/conv1.cpp:36]   --->   Operation 761 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 762 [1/1] (0.77ns)   --->   "%empty_382 = add i9 %empty_352, i9 29" [src/conv1.cpp:36]   --->   Operation 762 'add' 'empty_382' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 763 [1/1] (0.00ns)   --->   "%p_cast120 = zext i9 %empty_382" [src/conv1.cpp:36]   --->   Operation 763 'zext' 'p_cast120' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast120" [src/conv1.cpp:36]   --->   Operation 764 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 765 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast107" [src/conv1.cpp:36]   --->   Operation 765 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 766 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast120" [src/conv1.cpp:36]   --->   Operation 766 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 767 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_341" [src/conv1.cpp:36]   --->   Operation 767 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 768 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_422" [src/conv1.cpp:36]   --->   Operation 768 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 769 [1/1] (0.42ns)   --->   "%tmp_84_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_518, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_519, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 769 'mux' 'tmp_84_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 770 [1/1] (0.35ns)   --->   "%select_ln36_17 = select i1 %icmp_ln39, i16 %tmp_84_mid1, i16 %tmp_84" [src/conv1.cpp:36]   --->   Operation 770 'select' 'select_ln36_17' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 771 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342" [src/conv1.cpp:36]   --->   Operation 771 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 772 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423" [src/conv1.cpp:36]   --->   Operation 772 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_348" [src/conv1.cpp:36]   --->   Operation 773 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_429" [src/conv1.cpp:36]   --->   Operation 774 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 775 [1/1] (0.42ns)   --->   "%tmp_91_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_532, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_533, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 775 'mux' 'tmp_91_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 776 [1/1] (0.35ns)   --->   "%select_ln36_24 = select i1 %icmp_ln39, i16 %tmp_91_mid1, i16 %tmp_91" [src/conv1.cpp:36]   --->   Operation 776 'select' 'select_ln36_24' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 777 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355" [src/conv1.cpp:36]   --->   Operation 777 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 778 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436" [src/conv1.cpp:36]   --->   Operation 778 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_14 : Operation 779 [5/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 779 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 780 [2/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 780 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 781 [1/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 781 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln54_23 = zext i9 %urem_ln54_1" [src/conv1.cpp:54]   --->   Operation 782 'zext' 'zext_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 783 [1/1] (0.79ns)   --->   "%add_ln54_243 = add i11 %mul_ln54_243, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 783 'add' 'add_ln54_243' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln54_24 = zext i11 %add_ln54_243" [src/conv1.cpp:54]   --->   Operation 784 'zext' 'zext_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 785 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_24" [src/conv1.cpp:54]   --->   Operation 785 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 786 [1/1] (0.79ns)   --->   "%add_ln54_244 = add i11 %mul_ln54_244, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 786 'add' 'add_ln54_244' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln54_25 = zext i11 %add_ln54_244" [src/conv1.cpp:54]   --->   Operation 787 'zext' 'zext_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 788 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_25" [src/conv1.cpp:54]   --->   Operation 788 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 789 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_24" [src/conv1.cpp:54]   --->   Operation 789 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 790 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_25" [src/conv1.cpp:54]   --->   Operation 790 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 791 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_24" [src/conv1.cpp:54]   --->   Operation 791 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 792 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_25" [src/conv1.cpp:54]   --->   Operation 792 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 793 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407" [src/conv1.cpp:54]   --->   Operation 793 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_14 : Operation 794 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416" [src/conv1.cpp:54]   --->   Operation 794 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_14 : Operation 795 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425" [src/conv1.cpp:54]   --->   Operation 795 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_14 : Operation 796 [2/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 796 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 797 [4/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 797 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 798 [5/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 798 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 799 [7/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 799 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 800 [8/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 800 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln54_88 = zext i9 %add_ln52_5" [src/conv1.cpp:54]   --->   Operation 801 'zext' 'zext_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 802 [1/1] (2.14ns)   --->   "%mul_ln54_257 = mul i19 %zext_ln54_88, i19 745" [src/conv1.cpp:54]   --->   Operation 802 'mul' 'mul_ln54_257' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_257, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 803 'partselect' 'trunc_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 804 [9/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 804 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 805 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408" [src/conv1.cpp:54]   --->   Operation 805 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_14 : Operation 806 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417" [src/conv1.cpp:54]   --->   Operation 806 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_14 : Operation 807 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426" [src/conv1.cpp:54]   --->   Operation 807 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_14 : Operation 808 [10/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 808 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 809 [11/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 809 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.09>
ST_15 : Operation 810 [1/1] (0.77ns)   --->   "%empty_286 = add i9 %empty, i9 23" [src/conv1.cpp:36]   --->   Operation 810 'add' 'empty_286' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 811 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %empty_286" [src/conv1.cpp:36]   --->   Operation 811 'zext' 'p_cast27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 812 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast27" [src/conv1.cpp:36]   --->   Operation 812 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 813 [1/1] (0.77ns)   --->   "%empty_290 = add i9 %empty, i9 27" [src/conv1.cpp:36]   --->   Operation 813 'add' 'empty_290' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 814 [1/1] (0.00ns)   --->   "%p_cast31 = zext i9 %empty_290" [src/conv1.cpp:36]   --->   Operation 814 'zext' 'p_cast31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 815 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast31" [src/conv1.cpp:36]   --->   Operation 815 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 816 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast27" [src/conv1.cpp:36]   --->   Operation 816 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 817 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast31" [src/conv1.cpp:36]   --->   Operation 817 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 818 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_18" [src/conv1.cpp:36]   --->   Operation 818 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 819 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_99" [src/conv1.cpp:36]   --->   Operation 819 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 820 [1/1] (0.42ns)   --->   "%tmp_85 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_196, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_197, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 820 'mux' 'tmp_85' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 821 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25" [src/conv1.cpp:36]   --->   Operation 821 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 822 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106" [src/conv1.cpp:36]   --->   Operation 822 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 823 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29" [src/conv1.cpp:36]   --->   Operation 823 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 824 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110" [src/conv1.cpp:36]   --->   Operation 824 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 825 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_31" [src/conv1.cpp:36]   --->   Operation 825 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 826 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_112" [src/conv1.cpp:36]   --->   Operation 826 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 827 [1/1] (0.42ns)   --->   "%tmp_98 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_222, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_223, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 827 'mux' 'tmp_98' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 828 [1/1] (0.77ns)   --->   "%empty_376 = add i9 %empty_352, i9 23" [src/conv1.cpp:36]   --->   Operation 828 'add' 'empty_376' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 829 [1/1] (0.00ns)   --->   "%p_cast114 = zext i9 %empty_376" [src/conv1.cpp:36]   --->   Operation 829 'zext' 'p_cast114' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 830 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast114" [src/conv1.cpp:36]   --->   Operation 830 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 831 [1/1] (0.77ns)   --->   "%empty_380 = add i9 %empty_352, i9 27" [src/conv1.cpp:36]   --->   Operation 831 'add' 'empty_380' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 832 [1/1] (0.00ns)   --->   "%p_cast118 = zext i9 %empty_380" [src/conv1.cpp:36]   --->   Operation 832 'zext' 'p_cast118' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 833 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast118" [src/conv1.cpp:36]   --->   Operation 833 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast114" [src/conv1.cpp:36]   --->   Operation 834 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 835 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast118" [src/conv1.cpp:36]   --->   Operation 835 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i16 %select_ln36_2" [src/conv1.cpp:36]   --->   Operation 836 'sext' 'sext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i16 %select_ln36_3" [src/conv1.cpp:36]   --->   Operation 837 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i16 %select_ln36_12" [src/conv1.cpp:36]   --->   Operation 838 'sext' 'sext_ln36_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 839 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_342" [src/conv1.cpp:36]   --->   Operation 839 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 840 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_423" [src/conv1.cpp:36]   --->   Operation 840 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 841 [1/1] (0.42ns)   --->   "%tmp_85_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_520, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_521, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 841 'mux' 'tmp_85_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 842 [1/1] (0.35ns)   --->   "%select_ln36_18 = select i1 %icmp_ln39, i16 %tmp_85_mid1, i16 %tmp_85" [src/conv1.cpp:36]   --->   Operation 842 'select' 'select_ln36_18' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 843 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349" [src/conv1.cpp:36]   --->   Operation 843 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 844 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430" [src/conv1.cpp:36]   --->   Operation 844 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 845 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353" [src/conv1.cpp:36]   --->   Operation 845 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 846 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434" [src/conv1.cpp:36]   --->   Operation 846 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 847 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_355" [src/conv1.cpp:36]   --->   Operation 847 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 848 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_436" [src/conv1.cpp:36]   --->   Operation 848 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_15 : Operation 849 [1/1] (0.42ns)   --->   "%tmp_98_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_546, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_547, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 849 'mux' 'tmp_98_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 850 [1/1] (0.35ns)   --->   "%select_ln36_31 = select i1 %icmp_ln39, i16 %tmp_98_mid1, i16 %tmp_98" [src/conv1.cpp:36]   --->   Operation 850 'select' 'select_ln36_31' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 851 [4/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 851 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 852 [1/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 852 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i8 %urem_ln54" [src/conv1.cpp:54]   --->   Operation 853 'zext' 'zext_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 854 [1/1] (0.79ns)   --->   "%add_ln54_234 = add i11 %mul_ln54_243, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 854 'add' 'add_ln54_234' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i11 %add_ln54_234" [src/conv1.cpp:54]   --->   Operation 855 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 856 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_13" [src/conv1.cpp:54]   --->   Operation 856 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 857 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_13" [src/conv1.cpp:54]   --->   Operation 857 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 858 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_13" [src/conv1.cpp:54]   --->   Operation 858 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 859 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375" [src/conv1.cpp:54]   --->   Operation 859 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 860 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384" [src/conv1.cpp:54]   --->   Operation 860 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 861 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393" [src/conv1.cpp:54]   --->   Operation 861 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 862 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_407" [src/conv1.cpp:54]   --->   Operation 862 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 863 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_416" [src/conv1.cpp:54]   --->   Operation 863 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 864 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_425" [src/conv1.cpp:54]   --->   Operation 864 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 865 [1/1] (0.47ns)   --->   "%tmp_152 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_435, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_436, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 865 'mux' 'tmp_152' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i16 %tmp_152" [src/conv1.cpp:54]   --->   Operation 866 'sext' 'sext_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 867 [1/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_223, i9 88" [src/conv1.cpp:54]   --->   Operation 867 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln54_34 = zext i9 %urem_ln54_2" [src/conv1.cpp:54]   --->   Operation 868 'zext' 'zext_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 869 [1/1] (0.79ns)   --->   "%add_ln54_252 = add i11 %mul_ln54_243, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 869 'add' 'add_ln54_252' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln54_35 = zext i11 %add_ln54_252" [src/conv1.cpp:54]   --->   Operation 870 'zext' 'zext_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 871 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_35" [src/conv1.cpp:54]   --->   Operation 871 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 872 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_35" [src/conv1.cpp:54]   --->   Operation 872 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 873 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_35" [src/conv1.cpp:54]   --->   Operation 873 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 874 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437" [src/conv1.cpp:54]   --->   Operation 874 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 875 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446" [src/conv1.cpp:54]   --->   Operation 875 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 876 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455" [src/conv1.cpp:54]   --->   Operation 876 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 877 [3/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 877 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 878 [4/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 878 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 879 [6/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 879 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 880 [7/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 880 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 881 [8/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 881 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 882 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408" [src/conv1.cpp:54]   --->   Operation 882 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 883 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_417" [src/conv1.cpp:54]   --->   Operation 883 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 884 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_426" [src/conv1.cpp:54]   --->   Operation 884 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_15 : Operation 885 [1/1] (0.47ns)   --->   "%tmp_164 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_321, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_322, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 885 'mux' 'tmp_164' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln54_22 = sext i16 %tmp_164" [src/conv1.cpp:54]   --->   Operation 886 'sext' 'sext_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 887 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_77)   --->   "%mul_ln54_82 = mul i32 %sext_ln54_4, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 887 'mul' 'mul_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 888 [9/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 888 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 889 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_85)   --->   "%mul_ln54_91 = mul i32 %sext_ln54_22, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 889 'mul' 'mul_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 890 [1/1] (2.38ns)   --->   "%mul_ln54_162 = mul i32 %sext_ln54_4, i32 %sext_ln36" [src/conv1.cpp:54]   --->   Operation 890 'mul' 'mul_ln54_162' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_162, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 891 'partselect' 'tmp_421' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 892 [10/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 892 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 893 [1/1] (0.77ns)   --->   "%empty_293 = add i9 %empty, i9 30" [src/conv1.cpp:36]   --->   Operation 893 'add' 'empty_293' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 894 [1/1] (0.00ns)   --->   "%p_cast34 = zext i9 %empty_293" [src/conv1.cpp:36]   --->   Operation 894 'zext' 'p_cast34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 895 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast34" [src/conv1.cpp:36]   --->   Operation 895 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 896 [1/1] (0.77ns)   --->   "%empty_300 = add i9 %empty, i9 37" [src/conv1.cpp:36]   --->   Operation 896 'add' 'empty_300' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 897 [1/1] (0.00ns)   --->   "%p_cast47 = zext i9 %empty_300" [src/conv1.cpp:36]   --->   Operation 897 'zext' 'p_cast47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 898 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast47" [src/conv1.cpp:36]   --->   Operation 898 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 899 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast34" [src/conv1.cpp:36]   --->   Operation 899 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 900 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast47" [src/conv1.cpp:36]   --->   Operation 900 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 901 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_25" [src/conv1.cpp:36]   --->   Operation 901 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 902 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_106" [src/conv1.cpp:36]   --->   Operation 902 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 903 [1/1] (0.42ns)   --->   "%tmp_92 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_210, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_211, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 903 'mux' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 904 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_29" [src/conv1.cpp:36]   --->   Operation 904 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 905 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_110" [src/conv1.cpp:36]   --->   Operation 905 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 906 [1/1] (0.42ns)   --->   "%tmp_96 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_218, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_219, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 906 'mux' 'tmp_96' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 907 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32" [src/conv1.cpp:36]   --->   Operation 907 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 908 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113" [src/conv1.cpp:36]   --->   Operation 908 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 909 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39" [src/conv1.cpp:36]   --->   Operation 909 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 910 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120" [src/conv1.cpp:36]   --->   Operation 910 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 911 [1/1] (0.77ns)   --->   "%empty_383 = add i9 %empty_352, i9 30" [src/conv1.cpp:36]   --->   Operation 911 'add' 'empty_383' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 912 [1/1] (0.00ns)   --->   "%p_cast121 = zext i9 %empty_383" [src/conv1.cpp:36]   --->   Operation 912 'zext' 'p_cast121' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 913 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast121" [src/conv1.cpp:36]   --->   Operation 913 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 914 [1/1] (0.77ns)   --->   "%empty_390 = add i9 %empty_352, i9 37" [src/conv1.cpp:36]   --->   Operation 914 'add' 'empty_390' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 915 [1/1] (0.00ns)   --->   "%p_cast128 = zext i9 %empty_390" [src/conv1.cpp:36]   --->   Operation 915 'zext' 'p_cast128' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 916 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast128" [src/conv1.cpp:36]   --->   Operation 916 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 917 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast121" [src/conv1.cpp:36]   --->   Operation 917 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 918 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast128" [src/conv1.cpp:36]   --->   Operation 918 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i16 %select_ln36_4" [src/conv1.cpp:36]   --->   Operation 919 'sext' 'sext_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 920 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_349" [src/conv1.cpp:36]   --->   Operation 920 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 921 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_430" [src/conv1.cpp:36]   --->   Operation 921 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 922 [1/1] (0.42ns)   --->   "%tmp_92_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_534, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_535, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 922 'mux' 'tmp_92_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 923 [1/1] (0.35ns)   --->   "%select_ln36_25 = select i1 %icmp_ln39, i16 %tmp_92_mid1, i16 %tmp_92" [src/conv1.cpp:36]   --->   Operation 923 'select' 'select_ln36_25' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 924 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_353" [src/conv1.cpp:36]   --->   Operation 924 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 925 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_434" [src/conv1.cpp:36]   --->   Operation 925 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 926 [1/1] (0.42ns)   --->   "%tmp_96_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_542, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_543, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 926 'mux' 'tmp_96_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 927 [1/1] (0.35ns)   --->   "%select_ln36_29 = select i1 %icmp_ln39, i16 %tmp_96_mid1, i16 %tmp_96" [src/conv1.cpp:36]   --->   Operation 927 'select' 'select_ln36_29' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 928 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356" [src/conv1.cpp:36]   --->   Operation 928 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 929 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437" [src/conv1.cpp:36]   --->   Operation 929 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 930 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363" [src/conv1.cpp:36]   --->   Operation 930 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 931 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444" [src/conv1.cpp:36]   --->   Operation 931 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_16 : Operation 932 [3/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 932 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 933 [1/1] (0.79ns)   --->   "%add_ln54_235 = add i11 %mul_ln54_244, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 933 'add' 'add_ln54_235' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i11 %add_ln54_235" [src/conv1.cpp:54]   --->   Operation 934 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 935 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_14" [src/conv1.cpp:54]   --->   Operation 935 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 936 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_14" [src/conv1.cpp:54]   --->   Operation 936 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 937 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_14" [src/conv1.cpp:54]   --->   Operation 937 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 938 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_375" [src/conv1.cpp:54]   --->   Operation 938 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 939 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_384" [src/conv1.cpp:54]   --->   Operation 939 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 940 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_393" [src/conv1.cpp:54]   --->   Operation 940 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 941 [1/1] (0.47ns)   --->   "%tmp_151 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_403, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_404, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 941 'mux' 'tmp_151' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i16 %tmp_151" [src/conv1.cpp:54]   --->   Operation 942 'sext' 'sext_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 943 [1/1] (0.79ns)   --->   "%add_ln54_253 = add i11 %mul_ln54_244, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 943 'add' 'add_ln54_253' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln54_36 = zext i11 %add_ln54_253" [src/conv1.cpp:54]   --->   Operation 944 'zext' 'zext_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 945 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_36" [src/conv1.cpp:54]   --->   Operation 945 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 946 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_36" [src/conv1.cpp:54]   --->   Operation 946 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 947 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_36" [src/conv1.cpp:54]   --->   Operation 947 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 948 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_437" [src/conv1.cpp:54]   --->   Operation 948 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 949 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_446" [src/conv1.cpp:54]   --->   Operation 949 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 950 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_455" [src/conv1.cpp:54]   --->   Operation 950 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 951 [1/1] (0.47ns)   --->   "%tmp_153 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_464, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_465, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_466, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 951 'mux' 'tmp_153' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i16 %tmp_153" [src/conv1.cpp:54]   --->   Operation 952 'sext' 'sext_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 953 [2/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 953 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 954 [3/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 954 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 955 [5/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 955 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 956 [6/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 956 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 957 [7/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 957 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 958 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376" [src/conv1.cpp:54]   --->   Operation 958 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 959 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385" [src/conv1.cpp:54]   --->   Operation 959 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 960 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394" [src/conv1.cpp:54]   --->   Operation 960 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 961 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438" [src/conv1.cpp:54]   --->   Operation 961 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 962 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447" [src/conv1.cpp:54]   --->   Operation 962 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 963 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456" [src/conv1.cpp:54]   --->   Operation 963 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_16 : Operation 964 [1/1] (2.38ns)   --->   "%mul_ln54_81 = mul i32 %sext_ln54_1, i32 %sext_ln36" [src/conv1.cpp:54]   --->   Operation 964 'mul' 'mul_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 965 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_77)   --->   "%mul_ln54_82 = mul i32 %sext_ln54_4, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 965 'mul' 'mul_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_81, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 966 'partselect' 'tmp_339' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 967 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_78)   --->   "%mul_ln54_83 = mul i32 %sext_ln54_6, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 967 'mul' 'mul_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 968 [8/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 968 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 969 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_85)   --->   "%mul_ln54_91 = mul i32 %sext_ln54_22, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 969 'mul' 'mul_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 970 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_149)   --->   "%mul_ln54_163 = mul i32 %sext_ln54_6, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 970 'mul' 'mul_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 971 [9/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 971 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.73>
ST_17 : Operation 972 [1/1] (0.77ns)   --->   "%empty_280 = add i9 %empty, i9 17" [src/conv1.cpp:36]   --->   Operation 972 'add' 'empty_280' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 973 [1/1] (0.00ns)   --->   "%p_cast21 = zext i9 %empty_280" [src/conv1.cpp:36]   --->   Operation 973 'zext' 'p_cast21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 974 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast21" [src/conv1.cpp:36]   --->   Operation 974 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 975 [1/1] (0.77ns)   --->   "%empty_287 = add i9 %empty, i9 24" [src/conv1.cpp:36]   --->   Operation 975 'add' 'empty_287' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 976 [1/1] (0.00ns)   --->   "%p_cast28 = zext i9 %empty_287" [src/conv1.cpp:36]   --->   Operation 976 'zext' 'p_cast28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 977 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast28" [src/conv1.cpp:36]   --->   Operation 977 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 978 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast21" [src/conv1.cpp:36]   --->   Operation 978 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 979 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast28" [src/conv1.cpp:36]   --->   Operation 979 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 980 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19" [src/conv1.cpp:36]   --->   Operation 980 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 981 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100" [src/conv1.cpp:36]   --->   Operation 981 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 982 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26" [src/conv1.cpp:36]   --->   Operation 982 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 983 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107" [src/conv1.cpp:36]   --->   Operation 983 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 984 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_32" [src/conv1.cpp:36]   --->   Operation 984 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 985 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_113" [src/conv1.cpp:36]   --->   Operation 985 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 986 [1/1] (0.42ns)   --->   "%tmp_99 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_224, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_225, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 986 'mux' 'tmp_99' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 987 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_39" [src/conv1.cpp:36]   --->   Operation 987 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 988 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_120" [src/conv1.cpp:36]   --->   Operation 988 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 989 [1/1] (0.42ns)   --->   "%tmp_106 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_238, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_239, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 989 'mux' 'tmp_106' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 990 [1/1] (0.77ns)   --->   "%empty_370 = add i9 %empty_352, i9 17" [src/conv1.cpp:36]   --->   Operation 990 'add' 'empty_370' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 991 [1/1] (0.00ns)   --->   "%p_cast108 = zext i9 %empty_370" [src/conv1.cpp:36]   --->   Operation 991 'zext' 'p_cast108' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 992 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast108" [src/conv1.cpp:36]   --->   Operation 992 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 993 [1/1] (0.77ns)   --->   "%empty_377 = add i9 %empty_352, i9 24" [src/conv1.cpp:36]   --->   Operation 993 'add' 'empty_377' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 994 [1/1] (0.00ns)   --->   "%p_cast115 = zext i9 %empty_377" [src/conv1.cpp:36]   --->   Operation 994 'zext' 'p_cast115' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 995 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast115" [src/conv1.cpp:36]   --->   Operation 995 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 996 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast108" [src/conv1.cpp:36]   --->   Operation 996 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 997 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast115" [src/conv1.cpp:36]   --->   Operation 997 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i16 %select_ln36_11" [src/conv1.cpp:36]   --->   Operation 998 'sext' 'sext_ln36_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i16 %select_ln36_13" [src/conv1.cpp:36]   --->   Operation 999 'sext' 'sext_ln36_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1000 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343" [src/conv1.cpp:36]   --->   Operation 1000 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1001 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424" [src/conv1.cpp:36]   --->   Operation 1001 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1002 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350" [src/conv1.cpp:36]   --->   Operation 1002 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1003 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431" [src/conv1.cpp:36]   --->   Operation 1003 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1004 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_356" [src/conv1.cpp:36]   --->   Operation 1004 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1005 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_437" [src/conv1.cpp:36]   --->   Operation 1005 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1006 [1/1] (0.42ns)   --->   "%tmp_99_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_548, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_549, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1006 'mux' 'tmp_99_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1007 [1/1] (0.35ns)   --->   "%select_ln36_32 = select i1 %icmp_ln39, i16 %tmp_99_mid1, i16 %tmp_99" [src/conv1.cpp:36]   --->   Operation 1007 'select' 'select_ln36_32' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1008 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_363" [src/conv1.cpp:36]   --->   Operation 1008 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1009 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_444" [src/conv1.cpp:36]   --->   Operation 1009 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_17 : Operation 1010 [1/1] (0.42ns)   --->   "%tmp_106_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_562, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_563, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1010 'mux' 'tmp_106_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1011 [1/1] (0.35ns)   --->   "%select_ln36_39 = select i1 %icmp_ln39, i16 %tmp_106_mid1, i16 %tmp_106" [src/conv1.cpp:36]   --->   Operation 1011 'select' 'select_ln36_39' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1012 [2/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 1012 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1013 [3/3] (0.99ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54_1 = mul i32 %sext_ln54_1, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 1013 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1014 [1/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 1014 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln54_45 = zext i9 %urem_ln54_3" [src/conv1.cpp:54]   --->   Operation 1015 'zext' 'zext_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1016 [1/1] (0.79ns)   --->   "%add_ln54_261 = add i11 %mul_ln54_243, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 1016 'add' 'add_ln54_261' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln54_46 = zext i11 %add_ln54_261" [src/conv1.cpp:54]   --->   Operation 1017 'zext' 'zext_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1018 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1018 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1019 [1/1] (0.79ns)   --->   "%add_ln54_262 = add i11 %mul_ln54_244, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 1019 'add' 'add_ln54_262' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln54_47 = zext i11 %add_ln54_262" [src/conv1.cpp:54]   --->   Operation 1020 'zext' 'zext_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1021 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 1021 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1022 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1022 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1023 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 1023 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1024 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1024 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1025 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 1025 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1026 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467" [src/conv1.cpp:54]   --->   Operation 1026 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1027 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476" [src/conv1.cpp:54]   --->   Operation 1027 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1028 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485" [src/conv1.cpp:54]   --->   Operation 1028 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1029 [2/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 1029 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1030 [4/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1030 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1031 [5/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1031 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1032 [6/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1032 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1033 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_376" [src/conv1.cpp:54]   --->   Operation 1033 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1034 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_385" [src/conv1.cpp:54]   --->   Operation 1034 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1035 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_394" [src/conv1.cpp:54]   --->   Operation 1035 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1036 [1/1] (0.47ns)   --->   "%tmp_163 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_318, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_319, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1036 'mux' 'tmp_163' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i16 %tmp_163" [src/conv1.cpp:54]   --->   Operation 1037 'sext' 'sext_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1038 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_438" [src/conv1.cpp:54]   --->   Operation 1038 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1039 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_447" [src/conv1.cpp:54]   --->   Operation 1039 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1040 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_456" [src/conv1.cpp:54]   --->   Operation 1040 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1041 [1/1] (0.47ns)   --->   "%tmp_165 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_323, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_324, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_325, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 1041 'mux' 'tmp_165' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln54_24 = sext i16 %tmp_165" [src/conv1.cpp:54]   --->   Operation 1042 'sext' 'sext_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1043 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468" [src/conv1.cpp:54]   --->   Operation 1043 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1044 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477" [src/conv1.cpp:54]   --->   Operation 1044 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1045 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486" [src/conv1.cpp:54]   --->   Operation 1045 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_17 : Operation 1046 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_77)   --->   "%mul_ln54_82 = mul i32 %sext_ln54_4, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 1046 'mul' 'mul_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%shl_ln54_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_339, i17 0" [src/conv1.cpp:54]   --->   Operation 1047 'bitconcatenate' 'shl_ln54_71' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln54_162 = sext i32 %shl_ln54_71" [src/conv1.cpp:54]   --->   Operation 1048 'sext' 'sext_ln54_162' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1049 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_77)   --->   "%sext_ln54_163 = sext i32 %mul_ln54_82" [src/conv1.cpp:54]   --->   Operation 1049 'sext' 'sext_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1050 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_77 = add i33 %sext_ln54_162, i33 %sext_ln54_163" [src/conv1.cpp:54]   --->   Operation 1050 'add' 'add_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1051 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_78)   --->   "%mul_ln54_83 = mul i32 %sext_ln54_6, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1051 'mul' 'mul_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1052 [7/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1052 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1053 [1/1] (2.38ns)   --->   "%mul_ln54_90 = mul i32 %sext_ln54_20, i32 %sext_ln36_9" [src/conv1.cpp:54]   --->   Operation 1053 'mul' 'mul_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1054 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_85)   --->   "%mul_ln54_91 = mul i32 %sext_ln54_22, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1054 'mul' 'mul_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_90, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 1055 'partselect' 'tmp_348' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln54_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_348, i17 0" [src/conv1.cpp:54]   --->   Operation 1056 'bitconcatenate' 'shl_ln54_79' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln54_172 = sext i32 %shl_ln54_79" [src/conv1.cpp:54]   --->   Operation 1057 'sext' 'sext_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1058 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_85)   --->   "%sext_ln54_173 = sext i32 %mul_ln54_91" [src/conv1.cpp:54]   --->   Operation 1058 'sext' 'sext_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1059 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_85 = add i33 %sext_ln54_172, i33 %sext_ln54_173" [src/conv1.cpp:54]   --->   Operation 1059 'add' 'add_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1060 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_86)   --->   "%mul_ln54_92 = mul i32 %sext_ln54_24, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1060 'mul' 'mul_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1061 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_149)   --->   "%mul_ln54_163 = mul i32 %sext_ln54_6, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 1061 'mul' 'mul_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1062 [8/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1062 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1063 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_157)   --->   "%mul_ln54_172 = mul i32 %sext_ln54_24, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1063 'mul' 'mul_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.92>
ST_18 : Operation 1064 [1/1] (0.77ns)   --->   "%empty_294 = add i9 %empty, i9 31" [src/conv1.cpp:36]   --->   Operation 1064 'add' 'empty_294' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1065 [1/1] (0.00ns)   --->   "%p_cast35 = zext i9 %empty_294" [src/conv1.cpp:36]   --->   Operation 1065 'zext' 'p_cast35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1066 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast35" [src/conv1.cpp:36]   --->   Operation 1066 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1067 [1/1] (0.77ns)   --->   "%empty_301 = add i9 %empty, i9 38" [src/conv1.cpp:36]   --->   Operation 1067 'add' 'empty_301' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1068 [1/1] (0.00ns)   --->   "%p_cast48 = zext i9 %empty_301" [src/conv1.cpp:36]   --->   Operation 1068 'zext' 'p_cast48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1069 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast48" [src/conv1.cpp:36]   --->   Operation 1069 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1070 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast35" [src/conv1.cpp:36]   --->   Operation 1070 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1071 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast48" [src/conv1.cpp:36]   --->   Operation 1071 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1072 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_19" [src/conv1.cpp:36]   --->   Operation 1072 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1073 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_100" [src/conv1.cpp:36]   --->   Operation 1073 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1074 [1/1] (0.42ns)   --->   "%tmp_86 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_198, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_199, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1074 'mux' 'tmp_86' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1075 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_26" [src/conv1.cpp:36]   --->   Operation 1075 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1076 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_107" [src/conv1.cpp:36]   --->   Operation 1076 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1077 [1/1] (0.42ns)   --->   "%tmp_93 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_212, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_213, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1077 'mux' 'tmp_93' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1078 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33" [src/conv1.cpp:36]   --->   Operation 1078 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1079 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114" [src/conv1.cpp:36]   --->   Operation 1079 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1080 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40" [src/conv1.cpp:36]   --->   Operation 1080 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1081 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121" [src/conv1.cpp:36]   --->   Operation 1081 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1082 [1/1] (0.77ns)   --->   "%empty_384 = add i9 %empty_352, i9 31" [src/conv1.cpp:36]   --->   Operation 1082 'add' 'empty_384' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1083 [1/1] (0.00ns)   --->   "%p_cast122 = zext i9 %empty_384" [src/conv1.cpp:36]   --->   Operation 1083 'zext' 'p_cast122' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1084 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast122" [src/conv1.cpp:36]   --->   Operation 1084 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1085 [1/1] (0.77ns)   --->   "%empty_391 = add i9 %empty_352, i9 38" [src/conv1.cpp:36]   --->   Operation 1085 'add' 'empty_391' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1086 [1/1] (0.00ns)   --->   "%p_cast129 = zext i9 %empty_391" [src/conv1.cpp:36]   --->   Operation 1086 'zext' 'p_cast129' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1087 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast129" [src/conv1.cpp:36]   --->   Operation 1087 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1088 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast122" [src/conv1.cpp:36]   --->   Operation 1088 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1089 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast129" [src/conv1.cpp:36]   --->   Operation 1089 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i16 %select_ln36_5" [src/conv1.cpp:36]   --->   Operation 1090 'sext' 'sext_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1091 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_343" [src/conv1.cpp:36]   --->   Operation 1091 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1092 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_424" [src/conv1.cpp:36]   --->   Operation 1092 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1093 [1/1] (0.42ns)   --->   "%tmp_86_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_522, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_523, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1093 'mux' 'tmp_86_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1094 [1/1] (0.35ns)   --->   "%select_ln36_19 = select i1 %icmp_ln39, i16 %tmp_86_mid1, i16 %tmp_86" [src/conv1.cpp:36]   --->   Operation 1094 'select' 'select_ln36_19' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1095 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_350" [src/conv1.cpp:36]   --->   Operation 1095 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1096 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_431" [src/conv1.cpp:36]   --->   Operation 1096 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1097 [1/1] (0.42ns)   --->   "%tmp_93_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_536, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_537, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1097 'mux' 'tmp_93_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1098 [1/1] (0.35ns)   --->   "%select_ln36_26 = select i1 %icmp_ln39, i16 %tmp_93_mid1, i16 %tmp_93" [src/conv1.cpp:36]   --->   Operation 1098 'select' 'select_ln36_26' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1099 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357" [src/conv1.cpp:36]   --->   Operation 1099 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1100 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438" [src/conv1.cpp:36]   --->   Operation 1100 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1101 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364" [src/conv1.cpp:36]   --->   Operation 1101 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1102 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445" [src/conv1.cpp:36]   --->   Operation 1102 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_18 : Operation 1103 [1/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 1103 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i8 %urem_ln40" [src/conv1.cpp:54]   --->   Operation 1104 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1105 [1/1] (0.79ns)   --->   "%add_ln54_225 = add i11 %mul_ln54_243, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1105 'add' 'add_ln54_225' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i11 %add_ln54_225" [src/conv1.cpp:54]   --->   Operation 1106 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1107 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 1107 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1108 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 1108 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1109 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 1109 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1110 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341" [src/conv1.cpp:54]   --->   Operation 1110 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1111 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350" [src/conv1.cpp:54]   --->   Operation 1111 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1112 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359" [src/conv1.cpp:54]   --->   Operation 1112 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1113 [2/3] (0.99ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54_1 = mul i32 %sext_ln54_1, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 1113 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1114 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_6)   --->   "%mul_ln54_2 = mul i32 %sext_ln54_4, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1114 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1115 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_467" [src/conv1.cpp:54]   --->   Operation 1115 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1116 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_476" [src/conv1.cpp:54]   --->   Operation 1116 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1117 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_485" [src/conv1.cpp:54]   --->   Operation 1117 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1118 [1/1] (0.47ns)   --->   "%tmp_154 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_494, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_495, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_496, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 1118 'mux' 'tmp_154' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i16 %tmp_154" [src/conv1.cpp:54]   --->   Operation 1119 'sext' 'sext_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1120 [1/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 1120 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln54_56 = zext i9 %urem_ln54_4" [src/conv1.cpp:54]   --->   Operation 1121 'zext' 'zext_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1122 [1/1] (0.79ns)   --->   "%add_ln54_270 = add i11 %mul_ln54_243, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1122 'add' 'add_ln54_270' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln54_57 = zext i11 %add_ln54_270" [src/conv1.cpp:54]   --->   Operation 1123 'zext' 'zext_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1124 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 1124 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1125 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 1125 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1126 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 1126 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1127 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497" [src/conv1.cpp:54]   --->   Operation 1127 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1128 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506" [src/conv1.cpp:54]   --->   Operation 1128 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1129 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515" [src/conv1.cpp:54]   --->   Operation 1129 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1130 [3/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1130 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1131 [4/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1131 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1132 [5/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1132 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1133 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_13)   --->   "%mul_ln54_10 = mul i32 %sext_ln54_20, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1133 'mul' 'mul_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1134 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_468" [src/conv1.cpp:54]   --->   Operation 1134 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1135 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_477" [src/conv1.cpp:54]   --->   Operation 1135 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1136 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_486" [src/conv1.cpp:54]   --->   Operation 1136 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_18 : Operation 1137 [1/1] (0.47ns)   --->   "%tmp_166 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_326, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_327, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_328, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 1137 'mux' 'tmp_166' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln54_26 = sext i16 %tmp_166" [src/conv1.cpp:54]   --->   Operation 1138 'sext' 'sext_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_77 = add i33 %sext_ln54_162, i33 %sext_ln54_163" [src/conv1.cpp:54]   --->   Operation 1139 'add' 'add_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1140 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_78)   --->   "%mul_ln54_83 = mul i32 %sext_ln54_6, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1140 'mul' 'mul_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_77, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1141 'partselect' 'tmp_340' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1142 [1/1] (0.00ns)   --->   "%shl_ln54_72 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_340, i17 0" [src/conv1.cpp:54]   --->   Operation 1142 'bitconcatenate' 'shl_ln54_72' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1143 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_78)   --->   "%sext_ln54_164 = sext i32 %mul_ln54_83" [src/conv1.cpp:54]   --->   Operation 1143 'sext' 'sext_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1144 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_78 = add i33 %shl_ln54_72, i33 %sext_ln54_164" [src/conv1.cpp:54]   --->   Operation 1144 'add' 'add_ln54_78' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1145 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_79)   --->   "%mul_ln54_84 = mul i32 %sext_ln54_8, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1145 'mul' 'mul_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1146 [6/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1146 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_85 = add i33 %sext_ln54_172, i33 %sext_ln54_173" [src/conv1.cpp:54]   --->   Operation 1147 'add' 'add_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1148 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_86)   --->   "%mul_ln54_92 = mul i32 %sext_ln54_24, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1148 'mul' 'mul_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_85, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1149 'partselect' 'tmp_349' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1150 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_149)   --->   "%mul_ln54_163 = mul i32 %sext_ln54_6, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 1150 'mul' 'mul_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1151 [1/1] (0.00ns)   --->   "%shl_ln54_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_421, i17 0" [src/conv1.cpp:54]   --->   Operation 1151 'bitconcatenate' 'shl_ln54_143' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln54_252 = sext i32 %shl_ln54_143" [src/conv1.cpp:54]   --->   Operation 1152 'sext' 'sext_ln54_252' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1153 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_149)   --->   "%sext_ln54_253 = sext i32 %mul_ln54_163" [src/conv1.cpp:54]   --->   Operation 1153 'sext' 'sext_ln54_253' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1154 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_149 = add i33 %sext_ln54_252, i33 %sext_ln54_253" [src/conv1.cpp:54]   --->   Operation 1154 'add' 'add_ln54_149' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1155 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_150)   --->   "%mul_ln54_164 = mul i32 %sext_ln54_8, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1155 'mul' 'mul_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1156 [7/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1156 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1157 [1/1] (2.38ns)   --->   "%mul_ln54_171 = mul i32 %sext_ln54_22, i32 %sext_ln36_9" [src/conv1.cpp:54]   --->   Operation 1157 'mul' 'mul_ln54_171' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1158 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_157)   --->   "%mul_ln54_172 = mul i32 %sext_ln54_24, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1158 'mul' 'mul_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_171, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 1159 'partselect' 'tmp_430' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1160 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_158)   --->   "%mul_ln54_173 = mul i32 %sext_ln54_26, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1160 'mul' 'mul_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.73>
ST_19 : Operation 1161 [1/1] (0.77ns)   --->   "%empty_288 = add i9 %empty, i9 25" [src/conv1.cpp:36]   --->   Operation 1161 'add' 'empty_288' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1162 [1/1] (0.00ns)   --->   "%p_cast29 = zext i9 %empty_288" [src/conv1.cpp:36]   --->   Operation 1162 'zext' 'p_cast29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast29" [src/conv1.cpp:36]   --->   Operation 1163 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1164 [1/1] (0.77ns)   --->   "%empty_295 = add i9 %empty, i9 32" [src/conv1.cpp:36]   --->   Operation 1164 'add' 'empty_295' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1165 [1/1] (0.00ns)   --->   "%p_cast42 = zext i9 %empty_295" [src/conv1.cpp:36]   --->   Operation 1165 'zext' 'p_cast42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1166 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast42" [src/conv1.cpp:36]   --->   Operation 1166 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1167 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast29" [src/conv1.cpp:36]   --->   Operation 1167 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1168 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast42" [src/conv1.cpp:36]   --->   Operation 1168 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1169 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27" [src/conv1.cpp:36]   --->   Operation 1169 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1170 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108" [src/conv1.cpp:36]   --->   Operation 1170 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1171 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_33" [src/conv1.cpp:36]   --->   Operation 1171 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1172 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_114" [src/conv1.cpp:36]   --->   Operation 1172 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1173 [1/1] (0.42ns)   --->   "%tmp_100 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_226, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_227, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1173 'mux' 'tmp_100' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1174 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34" [src/conv1.cpp:36]   --->   Operation 1174 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1175 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115" [src/conv1.cpp:36]   --->   Operation 1175 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1176 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_40" [src/conv1.cpp:36]   --->   Operation 1176 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1177 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_121" [src/conv1.cpp:36]   --->   Operation 1177 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1178 [1/1] (0.42ns)   --->   "%tmp_107 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_240, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_241, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1178 'mux' 'tmp_107' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1179 [1/1] (0.77ns)   --->   "%empty_378 = add i9 %empty_352, i9 25" [src/conv1.cpp:36]   --->   Operation 1179 'add' 'empty_378' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1180 [1/1] (0.00ns)   --->   "%p_cast116 = zext i9 %empty_378" [src/conv1.cpp:36]   --->   Operation 1180 'zext' 'p_cast116' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1181 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast116" [src/conv1.cpp:36]   --->   Operation 1181 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1182 [1/1] (0.77ns)   --->   "%empty_385 = add i9 %empty_352, i9 32" [src/conv1.cpp:36]   --->   Operation 1182 'add' 'empty_385' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1183 [1/1] (0.00ns)   --->   "%p_cast123 = zext i9 %empty_385" [src/conv1.cpp:36]   --->   Operation 1183 'zext' 'p_cast123' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1184 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast123" [src/conv1.cpp:36]   --->   Operation 1184 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1185 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast116" [src/conv1.cpp:36]   --->   Operation 1185 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1186 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast123" [src/conv1.cpp:36]   --->   Operation 1186 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i16 %select_ln36_6" [src/conv1.cpp:36]   --->   Operation 1187 'sext' 'sext_ln36_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i16 %select_ln36_14" [src/conv1.cpp:36]   --->   Operation 1188 'sext' 'sext_ln36_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1189 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351" [src/conv1.cpp:36]   --->   Operation 1189 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1190 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432" [src/conv1.cpp:36]   --->   Operation 1190 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1191 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_357" [src/conv1.cpp:36]   --->   Operation 1191 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1192 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_438" [src/conv1.cpp:36]   --->   Operation 1192 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1193 [1/1] (0.42ns)   --->   "%tmp_100_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_550, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_551, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1193 'mux' 'tmp_100_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1194 [1/1] (0.35ns)   --->   "%select_ln36_33 = select i1 %icmp_ln39, i16 %tmp_100_mid1, i16 %tmp_100" [src/conv1.cpp:36]   --->   Operation 1194 'select' 'select_ln36_33' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1195 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358" [src/conv1.cpp:36]   --->   Operation 1195 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1196 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439" [src/conv1.cpp:36]   --->   Operation 1196 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1197 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_364" [src/conv1.cpp:36]   --->   Operation 1197 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1198 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_445" [src/conv1.cpp:36]   --->   Operation 1198 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_19 : Operation 1199 [1/1] (0.42ns)   --->   "%tmp_107_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_564, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_565, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1199 'mux' 'tmp_107_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1200 [1/1] (0.35ns)   --->   "%select_ln36_40 = select i1 %icmp_ln39, i16 %tmp_107_mid1, i16 %tmp_107" [src/conv1.cpp:36]   --->   Operation 1200 'select' 'select_ln36_40' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1201 [1/1] (0.79ns)   --->   "%add_ln54_226 = add i11 %mul_ln54_244, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1201 'add' 'add_ln54_226' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i11 %add_ln54_226" [src/conv1.cpp:54]   --->   Operation 1202 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1203 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:54]   --->   Operation 1203 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1204 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:54]   --->   Operation 1204 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1205 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:54]   --->   Operation 1205 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1206 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341" [src/conv1.cpp:54]   --->   Operation 1206 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1207 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_350" [src/conv1.cpp:54]   --->   Operation 1207 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1208 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_359" [src/conv1.cpp:54]   --->   Operation 1208 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1209 [1/1] (0.47ns)   --->   "%tmp_150 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_371, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_372, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1209 'mux' 'tmp_150' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %tmp_150" [src/conv1.cpp:54]   --->   Operation 1210 'sext' 'sext_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1211 [1/1] (2.38ns)   --->   "%mul_ln54 = mul i32 %sext_ln54, i32 %sext_ln36" [src/conv1.cpp:54]   --->   Operation 1211 'mul' 'mul_ln54' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1212 [1/1] (0.79ns)   --->   "%add_ln54_236 = add i11 %mul_ln54_245, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 1212 'add' 'add_ln54_236' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i11 %add_ln54_236" [src/conv1.cpp:54]   --->   Operation 1213 'zext' 'zext_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1214 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1214 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1215 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1215 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1216 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1216 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1217 [1/3] (0.00ns) (grouped into DSP with root node add_ln54)   --->   "%mul_ln54_1 = mul i32 %sext_ln54_1, i32 %sext_ln36_1" [src/conv1.cpp:54]   --->   Operation 1217 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 1218 'partselect' 'tmp_256' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1219 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_256, i17 0" [src/conv1.cpp:54]   --->   Operation 1219 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i32 %shl_ln5" [src/conv1.cpp:54]   --->   Operation 1220 'sext' 'sext_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1221 [1/1] (0.00ns) (grouped into DSP with root node add_ln54)   --->   "%sext_ln54_3 = sext i32 %mul_ln54_1" [src/conv1.cpp:54]   --->   Operation 1221 'sext' 'sext_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1222 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54 = add i33 %sext_ln54_2, i33 %sext_ln54_3" [src/conv1.cpp:54]   --->   Operation 1222 'add' 'add_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1223 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_6)   --->   "%mul_ln54_2 = mul i32 %sext_ln54_4, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1223 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1224 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_7)   --->   "%mul_ln54_3 = mul i32 %sext_ln54_6, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1224 'mul' 'mul_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1225 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_497" [src/conv1.cpp:54]   --->   Operation 1225 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1226 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_506" [src/conv1.cpp:54]   --->   Operation 1226 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1227 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_515" [src/conv1.cpp:54]   --->   Operation 1227 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1228 [1/1] (0.47ns)   --->   "%tmp_155 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_524, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_525, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_526, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 1228 'mux' 'tmp_155' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i16 %tmp_155" [src/conv1.cpp:54]   --->   Operation 1229 'sext' 'sext_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1230 [2/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1230 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1231 [3/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1231 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1232 [4/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1232 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1233 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342" [src/conv1.cpp:54]   --->   Operation 1233 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1234 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351" [src/conv1.cpp:54]   --->   Operation 1234 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1235 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360" [src/conv1.cpp:54]   --->   Operation 1235 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1236 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_13)   --->   "%mul_ln54_10 = mul i32 %sext_ln54_20, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1236 'mul' 'mul_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1237 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_14)   --->   "%mul_ln54_11 = mul i32 %sext_ln54_22, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1237 'mul' 'mul_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1238 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377" [src/conv1.cpp:54]   --->   Operation 1238 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1239 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386" [src/conv1.cpp:54]   --->   Operation 1239 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1240 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395" [src/conv1.cpp:54]   --->   Operation 1240 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_19 : Operation 1241 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_78 = add i33 %shl_ln54_72, i33 %sext_ln54_164" [src/conv1.cpp:54]   --->   Operation 1241 'add' 'add_ln54_78' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1242 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_79)   --->   "%mul_ln54_84 = mul i32 %sext_ln54_8, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1242 'mul' 'mul_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_78, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1243 'partselect' 'tmp_341' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1244 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_80)   --->   "%mul_ln54_85 = mul i32 %sext_ln54_10, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1244 'mul' 'mul_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1245 [5/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1245 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1246 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_86)   --->   "%mul_ln54_92 = mul i32 %sext_ln54_24, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1246 'mul' 'mul_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1247 [1/1] (0.00ns)   --->   "%shl_ln54_80 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_349, i17 0" [src/conv1.cpp:54]   --->   Operation 1247 'bitconcatenate' 'shl_ln54_80' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1248 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_86)   --->   "%sext_ln54_174 = sext i32 %mul_ln54_92" [src/conv1.cpp:54]   --->   Operation 1248 'sext' 'sext_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1249 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_86 = add i33 %shl_ln54_80, i33 %sext_ln54_174" [src/conv1.cpp:54]   --->   Operation 1249 'add' 'add_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1250 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_87)   --->   "%mul_ln54_93 = mul i32 %sext_ln54_26, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1250 'mul' 'mul_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1251 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_149 = add i33 %sext_ln54_252, i33 %sext_ln54_253" [src/conv1.cpp:54]   --->   Operation 1251 'add' 'add_ln54_149' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1252 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_150)   --->   "%mul_ln54_164 = mul i32 %sext_ln54_8, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1252 'mul' 'mul_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_149, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1253 'partselect' 'tmp_422' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1254 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_151)   --->   "%mul_ln54_165 = mul i32 %sext_ln54_10, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1254 'mul' 'mul_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1255 [6/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1255 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1256 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_157)   --->   "%mul_ln54_172 = mul i32 %sext_ln54_24, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1256 'mul' 'mul_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1257 [1/1] (0.00ns)   --->   "%shl_ln54_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_430, i17 0" [src/conv1.cpp:54]   --->   Operation 1257 'bitconcatenate' 'shl_ln54_151' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln54_262 = sext i32 %shl_ln54_151" [src/conv1.cpp:54]   --->   Operation 1258 'sext' 'sext_ln54_262' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1259 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_157)   --->   "%sext_ln54_263 = sext i32 %mul_ln54_172" [src/conv1.cpp:54]   --->   Operation 1259 'sext' 'sext_ln54_263' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1260 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_157 = add i33 %sext_ln54_262, i33 %sext_ln54_263" [src/conv1.cpp:54]   --->   Operation 1260 'add' 'add_ln54_157' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1261 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_158)   --->   "%mul_ln54_173 = mul i32 %sext_ln54_26, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1261 'mul' 'mul_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 4.73>
ST_20 : Operation 1262 [1/1] (0.77ns)   --->   "%empty_299 = add i9 %empty, i9 36" [src/conv1.cpp:36]   --->   Operation 1262 'add' 'empty_299' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1263 [1/1] (0.00ns)   --->   "%p_cast46 = zext i9 %empty_299" [src/conv1.cpp:36]   --->   Operation 1263 'zext' 'p_cast46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1264 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast46" [src/conv1.cpp:36]   --->   Operation 1264 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1265 [1/1] (0.77ns)   --->   "%empty_302 = add i9 %empty, i9 39" [src/conv1.cpp:36]   --->   Operation 1265 'add' 'empty_302' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1266 [1/1] (0.00ns)   --->   "%p_cast49 = zext i9 %empty_302" [src/conv1.cpp:36]   --->   Operation 1266 'zext' 'p_cast49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1267 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast49" [src/conv1.cpp:36]   --->   Operation 1267 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1268 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast46" [src/conv1.cpp:36]   --->   Operation 1268 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1269 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast49" [src/conv1.cpp:36]   --->   Operation 1269 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1270 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_27" [src/conv1.cpp:36]   --->   Operation 1270 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1271 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_108" [src/conv1.cpp:36]   --->   Operation 1271 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1272 [1/1] (0.42ns)   --->   "%tmp_94 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_214, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_215, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1272 'mux' 'tmp_94' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1273 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_34" [src/conv1.cpp:36]   --->   Operation 1273 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1274 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_115" [src/conv1.cpp:36]   --->   Operation 1274 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1275 [1/1] (0.42ns)   --->   "%tmp_101 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_228, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_229, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1275 'mux' 'tmp_101' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1276 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38" [src/conv1.cpp:36]   --->   Operation 1276 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1277 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119" [src/conv1.cpp:36]   --->   Operation 1277 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1278 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41" [src/conv1.cpp:36]   --->   Operation 1278 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1279 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122" [src/conv1.cpp:36]   --->   Operation 1279 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1280 [1/1] (0.77ns)   --->   "%empty_389 = add i9 %empty_352, i9 36" [src/conv1.cpp:36]   --->   Operation 1280 'add' 'empty_389' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1281 [1/1] (0.00ns)   --->   "%p_cast127 = zext i9 %empty_389" [src/conv1.cpp:36]   --->   Operation 1281 'zext' 'p_cast127' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1282 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast127" [src/conv1.cpp:36]   --->   Operation 1282 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1283 [1/1] (0.77ns)   --->   "%empty_392 = add i9 %empty_352, i9 39" [src/conv1.cpp:36]   --->   Operation 1283 'add' 'empty_392' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1284 [1/1] (0.00ns)   --->   "%p_cast130 = zext i9 %empty_392" [src/conv1.cpp:36]   --->   Operation 1284 'zext' 'p_cast130' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1285 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast130" [src/conv1.cpp:36]   --->   Operation 1285 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1286 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast127" [src/conv1.cpp:36]   --->   Operation 1286 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1287 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast130" [src/conv1.cpp:36]   --->   Operation 1287 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1288 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_351" [src/conv1.cpp:36]   --->   Operation 1288 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1289 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_432" [src/conv1.cpp:36]   --->   Operation 1289 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1290 [1/1] (0.42ns)   --->   "%tmp_94_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_538, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_539, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1290 'mux' 'tmp_94_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1291 [1/1] (0.35ns)   --->   "%select_ln36_27 = select i1 %icmp_ln39, i16 %tmp_94_mid1, i16 %tmp_94" [src/conv1.cpp:36]   --->   Operation 1291 'select' 'select_ln36_27' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1292 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_358" [src/conv1.cpp:36]   --->   Operation 1292 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1293 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_439" [src/conv1.cpp:36]   --->   Operation 1293 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1294 [1/1] (0.42ns)   --->   "%tmp_101_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_552, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_553, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1294 'mux' 'tmp_101_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1295 [1/1] (0.35ns)   --->   "%select_ln36_34 = select i1 %icmp_ln39, i16 %tmp_101_mid1, i16 %tmp_101" [src/conv1.cpp:36]   --->   Operation 1295 'select' 'select_ln36_34' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1296 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362" [src/conv1.cpp:36]   --->   Operation 1296 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1297 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443" [src/conv1.cpp:36]   --->   Operation 1297 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1298 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365" [src/conv1.cpp:36]   --->   Operation 1298 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1299 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446" [src/conv1.cpp:36]   --->   Operation 1299 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_20 : Operation 1300 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54 = add i33 %sext_ln54_2, i33 %sext_ln54_3" [src/conv1.cpp:54]   --->   Operation 1300 'add' 'add_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1301 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_6)   --->   "%mul_ln54_2 = mul i32 %sext_ln54_4, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1301 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1302 'partselect' 'tmp_259' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1303 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_259, i17 0" [src/conv1.cpp:54]   --->   Operation 1303 'bitconcatenate' 'shl_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1304 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_6)   --->   "%sext_ln54_5 = sext i32 %mul_ln54_2" [src/conv1.cpp:54]   --->   Operation 1304 'sext' 'sext_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1305 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_6 = add i33 %shl_ln54_1, i33 %sext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1305 'add' 'add_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1306 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_7)   --->   "%mul_ln54_3 = mul i32 %sext_ln54_6, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1306 'mul' 'mul_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1307 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_8)   --->   "%mul_ln54_4 = mul i32 %sext_ln54_8, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1307 'mul' 'mul_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1308 [1/1] (0.79ns)   --->   "%add_ln54_271 = add i11 %mul_ln54_244, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1308 'add' 'add_ln54_271' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln54_58 = zext i11 %add_ln54_271" [src/conv1.cpp:54]   --->   Operation 1309 'zext' 'zext_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1310 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 1310 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1311 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 1311 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1312 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 1312 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1313 [1/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1313 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln54_67 = zext i9 %urem_ln54_5" [src/conv1.cpp:54]   --->   Operation 1314 'zext' 'zext_ln54_67' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1315 [1/1] (0.79ns)   --->   "%add_ln54_279 = add i11 %mul_ln54_243, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1315 'add' 'add_ln54_279' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln54_68 = zext i11 %add_ln54_279" [src/conv1.cpp:54]   --->   Operation 1316 'zext' 'zext_ln54_68' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1317 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 1317 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1318 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 1318 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1319 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 1319 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1320 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527" [src/conv1.cpp:54]   --->   Operation 1320 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1321 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536" [src/conv1.cpp:54]   --->   Operation 1321 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1322 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545" [src/conv1.cpp:54]   --->   Operation 1322 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1323 [2/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1323 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1324 [3/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1324 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1325 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_342" [src/conv1.cpp:54]   --->   Operation 1325 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1326 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_351" [src/conv1.cpp:54]   --->   Operation 1326 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1327 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_360" [src/conv1.cpp:54]   --->   Operation 1327 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1328 [1/1] (0.47ns)   --->   "%tmp_162 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_315, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_316, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1328 'mux' 'tmp_162' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln54_18 = sext i16 %tmp_162" [src/conv1.cpp:54]   --->   Operation 1329 'sext' 'sext_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1330 [1/1] (2.38ns)   --->   "%mul_ln54_9 = mul i32 %sext_ln54_18, i32 %sext_ln36_9" [src/conv1.cpp:54]   --->   Operation 1330 'mul' 'mul_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_9, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 1331 'partselect' 'tmp_267' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1332 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_267, i17 0" [src/conv1.cpp:54]   --->   Operation 1332 'bitconcatenate' 'shl_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i32 %shl_ln54_8" [src/conv1.cpp:54]   --->   Operation 1333 'sext' 'sext_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1334 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_13)   --->   "%mul_ln54_10 = mul i32 %sext_ln54_20, i32 %sext_ln36_10" [src/conv1.cpp:54]   --->   Operation 1334 'mul' 'mul_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1335 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_13)   --->   "%sext_ln54_21 = sext i32 %mul_ln54_10" [src/conv1.cpp:54]   --->   Operation 1335 'sext' 'sext_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1336 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_13 = add i33 %sext_ln54_19, i33 %sext_ln54_21" [src/conv1.cpp:54]   --->   Operation 1336 'add' 'add_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1337 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_14)   --->   "%mul_ln54_11 = mul i32 %sext_ln54_22, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1337 'mul' 'mul_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1338 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_15)   --->   "%mul_ln54_12 = mul i32 %sext_ln54_24, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1338 'mul' 'mul_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1339 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498" [src/conv1.cpp:54]   --->   Operation 1339 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1340 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507" [src/conv1.cpp:54]   --->   Operation 1340 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1341 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516" [src/conv1.cpp:54]   --->   Operation 1341 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1342 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_377" [src/conv1.cpp:54]   --->   Operation 1342 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1343 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_386" [src/conv1.cpp:54]   --->   Operation 1343 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1344 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_395" [src/conv1.cpp:54]   --->   Operation 1344 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_20 : Operation 1345 [1/1] (0.47ns)   --->   "%tmp_174 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_290, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_291, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_292, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1345 'mux' 'tmp_174' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1346 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_79)   --->   "%mul_ln54_84 = mul i32 %sext_ln54_8, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1346 'mul' 'mul_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1347 [1/1] (0.00ns)   --->   "%shl_ln54_73 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_341, i17 0" [src/conv1.cpp:54]   --->   Operation 1347 'bitconcatenate' 'shl_ln54_73' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1348 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_79)   --->   "%sext_ln54_165 = sext i32 %mul_ln54_84" [src/conv1.cpp:54]   --->   Operation 1348 'sext' 'sext_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1349 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_79 = add i33 %shl_ln54_73, i33 %sext_ln54_165" [src/conv1.cpp:54]   --->   Operation 1349 'add' 'add_ln54_79' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1350 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_80)   --->   "%mul_ln54_85 = mul i32 %sext_ln54_10, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1350 'mul' 'mul_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1351 [4/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1351 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1352 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_86 = add i33 %shl_ln54_80, i33 %sext_ln54_174" [src/conv1.cpp:54]   --->   Operation 1352 'add' 'add_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1353 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_87)   --->   "%mul_ln54_93 = mul i32 %sext_ln54_26, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1353 'mul' 'mul_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_86, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1354 'partselect' 'tmp_350' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1355 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_150)   --->   "%mul_ln54_164 = mul i32 %sext_ln54_8, i32 %sext_ln36_2" [src/conv1.cpp:54]   --->   Operation 1355 'mul' 'mul_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1356 [1/1] (0.00ns)   --->   "%shl_ln54_144 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_422, i17 0" [src/conv1.cpp:54]   --->   Operation 1356 'bitconcatenate' 'shl_ln54_144' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1357 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_150)   --->   "%sext_ln54_254 = sext i32 %mul_ln54_164" [src/conv1.cpp:54]   --->   Operation 1357 'sext' 'sext_ln54_254' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1358 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_150 = add i33 %shl_ln54_144, i33 %sext_ln54_254" [src/conv1.cpp:54]   --->   Operation 1358 'add' 'add_ln54_150' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1359 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_151)   --->   "%mul_ln54_165 = mul i32 %sext_ln54_10, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1359 'mul' 'mul_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1360 [5/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1360 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1361 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_157 = add i33 %sext_ln54_262, i33 %sext_ln54_263" [src/conv1.cpp:54]   --->   Operation 1361 'add' 'add_ln54_157' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1362 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_158)   --->   "%mul_ln54_173 = mul i32 %sext_ln54_26, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1362 'mul' 'mul_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_157, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1363 'partselect' 'tmp_431' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1364 [1/1] (0.00ns)   --->   "%shl_ln54_152 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_431, i17 0" [src/conv1.cpp:54]   --->   Operation 1364 'bitconcatenate' 'shl_ln54_152' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1365 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_158)   --->   "%sext_ln54_264 = sext i32 %mul_ln54_173" [src/conv1.cpp:54]   --->   Operation 1365 'sext' 'sext_ln54_264' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1366 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_158 = add i33 %shl_ln54_152, i33 %sext_ln54_264" [src/conv1.cpp:54]   --->   Operation 1366 'add' 'add_ln54_158' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.56>
ST_21 : Operation 1367 [1/1] (0.77ns)   --->   "%empty_289 = add i9 %empty, i9 26" [src/conv1.cpp:36]   --->   Operation 1367 'add' 'empty_289' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1368 [1/1] (0.00ns)   --->   "%p_cast30 = zext i9 %empty_289" [src/conv1.cpp:36]   --->   Operation 1368 'zext' 'p_cast30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1369 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast30" [src/conv1.cpp:36]   --->   Operation 1369 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1370 [1/1] (0.77ns)   --->   "%empty_309 = add i9 %empty, i9 46" [src/conv1.cpp:36]   --->   Operation 1370 'add' 'empty_309' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1371 [1/1] (0.00ns)   --->   "%p_cast56 = zext i9 %empty_309" [src/conv1.cpp:36]   --->   Operation 1371 'zext' 'p_cast56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1372 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast56" [src/conv1.cpp:36]   --->   Operation 1372 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast30" [src/conv1.cpp:36]   --->   Operation 1373 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1374 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast56" [src/conv1.cpp:36]   --->   Operation 1374 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1375 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28" [src/conv1.cpp:36]   --->   Operation 1375 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1376 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109" [src/conv1.cpp:36]   --->   Operation 1376 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1377 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_38" [src/conv1.cpp:36]   --->   Operation 1377 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1378 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_119" [src/conv1.cpp:36]   --->   Operation 1378 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1379 [1/1] (0.42ns)   --->   "%tmp_105 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_236, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_237, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1379 'mux' 'tmp_105' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1380 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_41" [src/conv1.cpp:36]   --->   Operation 1380 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1381 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_122" [src/conv1.cpp:36]   --->   Operation 1381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1382 [1/1] (0.42ns)   --->   "%tmp_108 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_242, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_243, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1382 'mux' 'tmp_108' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1383 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48" [src/conv1.cpp:36]   --->   Operation 1383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1384 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129" [src/conv1.cpp:36]   --->   Operation 1384 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1385 [1/1] (0.79ns)   --->   "%empty_345 = add i5 %zext_ln39, i5 3" [src/conv1.cpp:39]   --->   Operation 1385 'add' 'empty_345' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1386 [1/1] (0.77ns)   --->   "%empty_379 = add i9 %empty_352, i9 26" [src/conv1.cpp:36]   --->   Operation 1386 'add' 'empty_379' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1387 [1/1] (0.00ns)   --->   "%p_cast117 = zext i9 %empty_379" [src/conv1.cpp:36]   --->   Operation 1387 'zext' 'p_cast117' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast117" [src/conv1.cpp:36]   --->   Operation 1388 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1389 [1/1] (0.77ns)   --->   "%empty_399 = add i9 %empty_352, i9 46" [src/conv1.cpp:36]   --->   Operation 1389 'add' 'empty_399' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1390 [1/1] (0.00ns)   --->   "%p_cast137 = zext i9 %empty_399" [src/conv1.cpp:36]   --->   Operation 1390 'zext' 'p_cast137' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast137" [src/conv1.cpp:36]   --->   Operation 1391 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast117" [src/conv1.cpp:36]   --->   Operation 1392 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1393 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast137" [src/conv1.cpp:36]   --->   Operation 1393 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i16 %select_ln36_7" [src/conv1.cpp:36]   --->   Operation 1394 'sext' 'sext_ln36_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i16 %select_ln36_15" [src/conv1.cpp:36]   --->   Operation 1395 'sext' 'sext_ln36_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1396 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352" [src/conv1.cpp:36]   --->   Operation 1396 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1397 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433" [src/conv1.cpp:36]   --->   Operation 1397 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1398 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_362" [src/conv1.cpp:36]   --->   Operation 1398 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1399 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_443" [src/conv1.cpp:36]   --->   Operation 1399 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1400 [1/1] (0.42ns)   --->   "%tmp_105_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_560, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_561, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1400 'mux' 'tmp_105_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1401 [1/1] (0.35ns)   --->   "%select_ln36_38 = select i1 %icmp_ln39, i16 %tmp_105_mid1, i16 %tmp_105" [src/conv1.cpp:36]   --->   Operation 1401 'select' 'select_ln36_38' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1402 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_365" [src/conv1.cpp:36]   --->   Operation 1402 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1403 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_446" [src/conv1.cpp:36]   --->   Operation 1403 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1404 [1/1] (0.42ns)   --->   "%tmp_108_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_566, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_567, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1404 'mux' 'tmp_108_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1405 [1/1] (0.35ns)   --->   "%select_ln36_41 = select i1 %icmp_ln39, i16 %tmp_108_mid1, i16 %tmp_108" [src/conv1.cpp:36]   --->   Operation 1405 'select' 'select_ln36_41' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1406 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372" [src/conv1.cpp:36]   --->   Operation 1406 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1407 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453" [src/conv1.cpp:36]   --->   Operation 1407 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_21 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_12)   --->   "%select_ln36_85 = select i1 %icmp_ln39, i5 3, i5 %empty_345" [src/conv1.cpp:36]   --->   Operation 1408 'select' 'select_ln36_85' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1409 [1/1] (0.79ns)   --->   "%p_mid18 = add i5 %zext_ln39_3, i5 3" [src/conv1.cpp:39]   --->   Operation 1409 'add' 'p_mid18' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1410 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_12 = select i1 %and_ln36, i5 %p_mid18, i5 %select_ln36_85" [src/conv1.cpp:39]   --->   Operation 1410 'select' 'select_ln39_12' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1411 [1/1] (0.00ns)   --->   "%select_ln39_42_cast = zext i5 %select_ln39_12" [src/conv1.cpp:39]   --->   Operation 1411 'zext' 'select_ln39_42_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1412 [1/1] (1.65ns)   --->   "%mul_ln54_246 = mul i11 %select_ln39_42_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 1412 'mul' 'mul_ln54_246' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1413 [1/1] (0.79ns)   --->   "%add_ln54_245 = add i11 %mul_ln54_245, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1413 'add' 'add_ln54_245' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln54_26 = zext i11 %add_ln54_245" [src/conv1.cpp:54]   --->   Operation 1414 'zext' 'zext_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1415 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_26" [src/conv1.cpp:54]   --->   Operation 1415 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1416 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_26" [src/conv1.cpp:54]   --->   Operation 1416 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1417 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_26" [src/conv1.cpp:54]   --->   Operation 1417 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1418 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_6 = add i33 %shl_ln54_1, i33 %sext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1418 'add' 'add_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1419 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_7)   --->   "%mul_ln54_3 = mul i32 %sext_ln54_6, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1419 'mul' 'mul_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_6, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1420 'partselect' 'tmp_260' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1421 [1/1] (0.00ns)   --->   "%shl_ln54_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_260, i17 0" [src/conv1.cpp:54]   --->   Operation 1421 'bitconcatenate' 'shl_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1422 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_7)   --->   "%sext_ln54_7 = sext i32 %mul_ln54_3" [src/conv1.cpp:54]   --->   Operation 1422 'sext' 'sext_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1423 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_7 = add i33 %shl_ln54_2, i33 %sext_ln54_7" [src/conv1.cpp:54]   --->   Operation 1423 'add' 'add_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1424 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_8)   --->   "%mul_ln54_4 = mul i32 %sext_ln54_8, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1424 'mul' 'mul_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1425 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_9)   --->   "%mul_ln54_5 = mul i32 %sext_ln54_10, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1425 'mul' 'mul_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1426 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_527" [src/conv1.cpp:54]   --->   Operation 1426 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1427 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_536" [src/conv1.cpp:54]   --->   Operation 1427 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1428 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_545" [src/conv1.cpp:54]   --->   Operation 1428 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1429 [1/1] (0.47ns)   --->   "%tmp_156 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_554, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_555, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_556, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 1429 'mux' 'tmp_156' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i16 %tmp_156" [src/conv1.cpp:54]   --->   Operation 1430 'sext' 'sext_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1431 [1/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1431 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln54_78 = zext i9 %urem_ln54_6" [src/conv1.cpp:54]   --->   Operation 1432 'zext' 'zext_ln54_78' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1433 [1/1] (0.79ns)   --->   "%add_ln54_288 = add i11 %mul_ln54_243, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 1433 'add' 'add_ln54_288' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln54_79 = zext i11 %add_ln54_288" [src/conv1.cpp:54]   --->   Operation 1434 'zext' 'zext_ln54_79' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1435 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 1435 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1436 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 1436 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1437 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 1437 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1438 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557" [src/conv1.cpp:54]   --->   Operation 1438 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1439 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566" [src/conv1.cpp:54]   --->   Operation 1439 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1440 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575" [src/conv1.cpp:54]   --->   Operation 1440 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1441 [2/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1441 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1442 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_13 = add i33 %sext_ln54_19, i33 %sext_ln54_21" [src/conv1.cpp:54]   --->   Operation 1442 'add' 'add_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_13, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1443 'partselect' 'tmp_268' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1444 [1/1] (0.00ns)   --->   "%shl_ln54_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_268, i17 0" [src/conv1.cpp:54]   --->   Operation 1444 'bitconcatenate' 'shl_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1445 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_14)   --->   "%mul_ln54_11 = mul i32 %sext_ln54_22, i32 %sext_ln36_11" [src/conv1.cpp:54]   --->   Operation 1445 'mul' 'mul_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1446 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_14)   --->   "%sext_ln54_23 = sext i32 %mul_ln54_11" [src/conv1.cpp:54]   --->   Operation 1446 'sext' 'sext_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1447 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_14 = add i33 %shl_ln54_9, i33 %sext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1447 'add' 'add_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1448 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_15)   --->   "%mul_ln54_12 = mul i32 %sext_ln54_24, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1448 'mul' 'mul_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1449 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_16)   --->   "%mul_ln54_13 = mul i32 %sext_ln54_26, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1449 'mul' 'mul_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1450 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_498" [src/conv1.cpp:54]   --->   Operation 1450 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1451 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_507" [src/conv1.cpp:54]   --->   Operation 1451 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1452 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_516" [src/conv1.cpp:54]   --->   Operation 1452 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1453 [1/1] (0.47ns)   --->   "%tmp_167 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_329, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_330, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_331, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 1453 'mux' 'tmp_167' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln54_28 = sext i16 %tmp_167" [src/conv1.cpp:54]   --->   Operation 1454 'sext' 'sext_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1455 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409" [src/conv1.cpp:54]   --->   Operation 1455 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1456 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418" [src/conv1.cpp:54]   --->   Operation 1456 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1457 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427" [src/conv1.cpp:54]   --->   Operation 1457 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_21 : Operation 1458 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_79 = add i33 %shl_ln54_73, i33 %sext_ln54_165" [src/conv1.cpp:54]   --->   Operation 1458 'add' 'add_ln54_79' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1459 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_80)   --->   "%mul_ln54_85 = mul i32 %sext_ln54_10, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1459 'mul' 'mul_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_79, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1460 'partselect' 'tmp_342' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1461 [1/1] (0.00ns)   --->   "%shl_ln54_74 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_342, i17 0" [src/conv1.cpp:54]   --->   Operation 1461 'bitconcatenate' 'shl_ln54_74' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1462 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_80)   --->   "%sext_ln54_166 = sext i32 %mul_ln54_85" [src/conv1.cpp:54]   --->   Operation 1462 'sext' 'sext_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1463 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_80 = add i33 %shl_ln54_74, i33 %sext_ln54_166" [src/conv1.cpp:54]   --->   Operation 1463 'add' 'add_ln54_80' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1464 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_81)   --->   "%mul_ln54_86 = mul i32 %sext_ln54_12, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1464 'mul' 'mul_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1465 [3/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1465 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1466 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_87)   --->   "%mul_ln54_93 = mul i32 %sext_ln54_26, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1466 'mul' 'mul_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1467 [1/1] (0.00ns)   --->   "%shl_ln54_81 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_350, i17 0" [src/conv1.cpp:54]   --->   Operation 1467 'bitconcatenate' 'shl_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1468 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_87)   --->   "%sext_ln54_175 = sext i32 %mul_ln54_93" [src/conv1.cpp:54]   --->   Operation 1468 'sext' 'sext_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1469 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_87 = add i33 %shl_ln54_81, i33 %sext_ln54_175" [src/conv1.cpp:54]   --->   Operation 1469 'add' 'add_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1470 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_150 = add i33 %shl_ln54_144, i33 %sext_ln54_254" [src/conv1.cpp:54]   --->   Operation 1470 'add' 'add_ln54_150' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1471 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_151)   --->   "%mul_ln54_165 = mul i32 %sext_ln54_10, i32 %sext_ln36_3" [src/conv1.cpp:54]   --->   Operation 1471 'mul' 'mul_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_150, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1472 'partselect' 'tmp_423' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1473 [1/1] (0.00ns)   --->   "%shl_ln54_145 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_423, i17 0" [src/conv1.cpp:54]   --->   Operation 1473 'bitconcatenate' 'shl_ln54_145' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1474 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_151)   --->   "%sext_ln54_255 = sext i32 %mul_ln54_165" [src/conv1.cpp:54]   --->   Operation 1474 'sext' 'sext_ln54_255' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1475 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_151 = add i33 %shl_ln54_145, i33 %sext_ln54_255" [src/conv1.cpp:54]   --->   Operation 1475 'add' 'add_ln54_151' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1476 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_152)   --->   "%mul_ln54_166 = mul i32 %sext_ln54_12, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1476 'mul' 'mul_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1477 [4/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1477 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1478 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_158 = add i33 %shl_ln54_152, i33 %sext_ln54_264" [src/conv1.cpp:54]   --->   Operation 1478 'add' 'add_ln54_158' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1479 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_159)   --->   "%mul_ln54_174 = mul i32 %sext_ln54_28, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1479 'mul' 'mul_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_158, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1480 'partselect' 'tmp_432' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.56>
ST_22 : Operation 1481 [1/1] (0.77ns)   --->   "%empty_296 = add i9 %empty, i9 33" [src/conv1.cpp:36]   --->   Operation 1481 'add' 'empty_296' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1482 [1/1] (0.00ns)   --->   "%p_cast43 = zext i9 %empty_296" [src/conv1.cpp:36]   --->   Operation 1482 'zext' 'p_cast43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast43" [src/conv1.cpp:36]   --->   Operation 1483 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1484 [1/1] (0.77ns)   --->   "%empty_303 = add i9 %empty, i9 40" [src/conv1.cpp:36]   --->   Operation 1484 'add' 'empty_303' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1485 [1/1] (0.00ns)   --->   "%p_cast50 = zext i9 %empty_303" [src/conv1.cpp:36]   --->   Operation 1485 'zext' 'p_cast50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1486 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast50" [src/conv1.cpp:36]   --->   Operation 1486 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1487 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast43" [src/conv1.cpp:36]   --->   Operation 1487 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1488 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast50" [src/conv1.cpp:36]   --->   Operation 1488 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1489 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_28" [src/conv1.cpp:36]   --->   Operation 1489 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1490 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_109" [src/conv1.cpp:36]   --->   Operation 1490 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1491 [1/1] (0.42ns)   --->   "%tmp_95 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_216, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_217, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1491 'mux' 'tmp_95' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1492 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35" [src/conv1.cpp:36]   --->   Operation 1492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1493 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116" [src/conv1.cpp:36]   --->   Operation 1493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1494 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42" [src/conv1.cpp:36]   --->   Operation 1494 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123" [src/conv1.cpp:36]   --->   Operation 1495 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1496 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_48" [src/conv1.cpp:36]   --->   Operation 1496 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1497 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_129" [src/conv1.cpp:36]   --->   Operation 1497 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1498 [1/1] (0.42ns)   --->   "%tmp_115 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_256, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_257, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1498 'mux' 'tmp_115' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1499 [1/1] (0.77ns)   --->   "%empty_386 = add i9 %empty_352, i9 33" [src/conv1.cpp:36]   --->   Operation 1499 'add' 'empty_386' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1500 [1/1] (0.00ns)   --->   "%p_cast124 = zext i9 %empty_386" [src/conv1.cpp:36]   --->   Operation 1500 'zext' 'p_cast124' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast124" [src/conv1.cpp:36]   --->   Operation 1501 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1502 [1/1] (0.77ns)   --->   "%empty_393 = add i9 %empty_352, i9 40" [src/conv1.cpp:36]   --->   Operation 1502 'add' 'empty_393' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1503 [1/1] (0.00ns)   --->   "%p_cast131 = zext i9 %empty_393" [src/conv1.cpp:36]   --->   Operation 1503 'zext' 'p_cast131' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast131" [src/conv1.cpp:36]   --->   Operation 1504 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast124" [src/conv1.cpp:36]   --->   Operation 1505 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast131" [src/conv1.cpp:36]   --->   Operation 1506 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i16 %select_ln36_8" [src/conv1.cpp:36]   --->   Operation 1507 'sext' 'sext_ln36_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln36_19 = sext i16 %select_ln36_21" [src/conv1.cpp:36]   --->   Operation 1508 'sext' 'sext_ln36_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1509 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_352" [src/conv1.cpp:36]   --->   Operation 1509 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1510 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_433" [src/conv1.cpp:36]   --->   Operation 1510 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1511 [1/1] (0.42ns)   --->   "%tmp_95_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_540, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_541, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1511 'mux' 'tmp_95_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1512 [1/1] (0.35ns)   --->   "%select_ln36_28 = select i1 %icmp_ln39, i16 %tmp_95_mid1, i16 %tmp_95" [src/conv1.cpp:36]   --->   Operation 1512 'select' 'select_ln36_28' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1513 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359" [src/conv1.cpp:36]   --->   Operation 1513 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1514 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440" [src/conv1.cpp:36]   --->   Operation 1514 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1515 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366" [src/conv1.cpp:36]   --->   Operation 1515 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1516 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447" [src/conv1.cpp:36]   --->   Operation 1516 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_372" [src/conv1.cpp:36]   --->   Operation 1517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_453" [src/conv1.cpp:36]   --->   Operation 1518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_22 : Operation 1519 [1/1] (0.42ns)   --->   "%tmp_115_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_580, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_581, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1519 'mux' 'tmp_115_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1520 [1/1] (0.35ns)   --->   "%select_ln36_48 = select i1 %icmp_ln39, i16 %tmp_115_mid1, i16 %tmp_115" [src/conv1.cpp:36]   --->   Operation 1520 'select' 'select_ln36_48' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1521 [1/1] (0.79ns)   --->   "%add_ln54_254 = add i11 %mul_ln54_245, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 1521 'add' 'add_ln54_254' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln54_37 = zext i11 %add_ln54_254" [src/conv1.cpp:54]   --->   Operation 1522 'zext' 'zext_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1523 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_37" [src/conv1.cpp:54]   --->   Operation 1523 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1524 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_37" [src/conv1.cpp:54]   --->   Operation 1524 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1525 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_37" [src/conv1.cpp:54]   --->   Operation 1525 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1526 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_7 = add i33 %shl_ln54_2, i33 %sext_ln54_7" [src/conv1.cpp:54]   --->   Operation 1526 'add' 'add_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1527 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_8)   --->   "%mul_ln54_4 = mul i32 %sext_ln54_8, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1527 'mul' 'mul_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_7, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1528 'partselect' 'tmp_261' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1529 [1/1] (0.00ns)   --->   "%shl_ln54_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_261, i17 0" [src/conv1.cpp:54]   --->   Operation 1529 'bitconcatenate' 'shl_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1530 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_8)   --->   "%sext_ln54_9 = sext i32 %mul_ln54_4" [src/conv1.cpp:54]   --->   Operation 1530 'sext' 'sext_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1531 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_8 = add i33 %shl_ln54_3, i33 %sext_ln54_9" [src/conv1.cpp:54]   --->   Operation 1531 'add' 'add_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1532 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_9)   --->   "%mul_ln54_5 = mul i32 %sext_ln54_10, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1532 'mul' 'mul_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1533 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_10)   --->   "%mul_ln54_6 = mul i32 %sext_ln54_12, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1533 'mul' 'mul_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1534 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557" [src/conv1.cpp:54]   --->   Operation 1534 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1535 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_566" [src/conv1.cpp:54]   --->   Operation 1535 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1536 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_575" [src/conv1.cpp:54]   --->   Operation 1536 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1537 [1/1] (0.47ns)   --->   "%tmp_157 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_585, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_586, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1537 'mux' 'tmp_157' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i16 %tmp_157" [src/conv1.cpp:54]   --->   Operation 1538 'sext' 'sext_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1539 [1/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1539 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln54_89 = zext i9 %urem_ln54_7" [src/conv1.cpp:54]   --->   Operation 1540 'zext' 'zext_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1541 [1/1] (0.79ns)   --->   "%add_ln54_297 = add i11 %mul_ln54_243, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 1541 'add' 'add_ln54_297' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln54_90 = zext i11 %add_ln54_297" [src/conv1.cpp:54]   --->   Operation 1542 'zext' 'zext_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1543 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 1543 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1544 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 1544 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1545 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 1545 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln54_99 = zext i9 %add_ln52_6" [src/conv1.cpp:54]   --->   Operation 1546 'zext' 'zext_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1547 [1/1] (2.14ns)   --->   "%mul_ln54_258 = mul i19 %zext_ln54_99, i19 745" [src/conv1.cpp:54]   --->   Operation 1547 'mul' 'mul_ln54_258' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln54_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_258, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 1548 'partselect' 'trunc_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1549 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587" [src/conv1.cpp:54]   --->   Operation 1549 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1550 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596" [src/conv1.cpp:54]   --->   Operation 1550 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1551 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605" [src/conv1.cpp:54]   --->   Operation 1551 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1552 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_14 = add i33 %shl_ln54_9, i33 %sext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1552 'add' 'add_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_14, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1553 'partselect' 'tmp_269' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1554 [1/1] (0.00ns)   --->   "%shl_ln54_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_269, i17 0" [src/conv1.cpp:54]   --->   Operation 1554 'bitconcatenate' 'shl_ln54_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1555 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_15)   --->   "%mul_ln54_12 = mul i32 %sext_ln54_24, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1555 'mul' 'mul_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1556 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_15)   --->   "%sext_ln54_25 = sext i32 %mul_ln54_12" [src/conv1.cpp:54]   --->   Operation 1556 'sext' 'sext_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1557 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_15 = add i33 %shl_ln54_s, i33 %sext_ln54_25" [src/conv1.cpp:54]   --->   Operation 1557 'add' 'add_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1558 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_16)   --->   "%mul_ln54_13 = mul i32 %sext_ln54_26, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1558 'mul' 'mul_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1559 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_409" [src/conv1.cpp:54]   --->   Operation 1559 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1560 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_418" [src/conv1.cpp:54]   --->   Operation 1560 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1561 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_427" [src/conv1.cpp:54]   --->   Operation 1561 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1562 [1/1] (0.47ns)   --->   "%tmp_175 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_293, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_294, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_295, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1562 'mux' 'tmp_175' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln54_40 = sext i16 %tmp_175" [src/conv1.cpp:54]   --->   Operation 1563 'sext' 'sext_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1564 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439" [src/conv1.cpp:54]   --->   Operation 1564 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1565 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448" [src/conv1.cpp:54]   --->   Operation 1565 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1566 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457" [src/conv1.cpp:54]   --->   Operation 1566 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_22 : Operation 1567 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_80 = add i33 %shl_ln54_74, i33 %sext_ln54_166" [src/conv1.cpp:54]   --->   Operation 1567 'add' 'add_ln54_80' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1568 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_81)   --->   "%mul_ln54_86 = mul i32 %sext_ln54_12, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1568 'mul' 'mul_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_80, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1569 'partselect' 'tmp_343' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1570 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_82)   --->   "%mul_ln54_87 = mul i32 %sext_ln54_14, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1570 'mul' 'mul_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1571 [2/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1571 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1572 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_87 = add i33 %shl_ln54_81, i33 %sext_ln54_175" [src/conv1.cpp:54]   --->   Operation 1572 'add' 'add_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1573 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_88)   --->   "%mul_ln54_94 = mul i32 %sext_ln54_28, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1573 'mul' 'mul_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_87, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1574 'partselect' 'tmp_351' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1575 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_93)   --->   "%mul_ln54_100 = mul i32 %sext_ln54_40, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1575 'mul' 'mul_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1576 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_151 = add i33 %shl_ln54_145, i33 %sext_ln54_255" [src/conv1.cpp:54]   --->   Operation 1576 'add' 'add_ln54_151' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1577 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_152)   --->   "%mul_ln54_166 = mul i32 %sext_ln54_12, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1577 'mul' 'mul_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_151, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1578 'partselect' 'tmp_424' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1579 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_153)   --->   "%mul_ln54_167 = mul i32 %sext_ln54_14, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1579 'mul' 'mul_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1580 [3/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1580 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1581 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_159)   --->   "%mul_ln54_174 = mul i32 %sext_ln54_28, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1581 'mul' 'mul_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 2.70>
ST_23 : Operation 1582 [1/1] (0.77ns)   --->   "%empty_297 = add i9 %empty, i9 34" [src/conv1.cpp:36]   --->   Operation 1582 'add' 'empty_297' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1583 [1/1] (0.00ns)   --->   "%p_cast44 = zext i9 %empty_297" [src/conv1.cpp:36]   --->   Operation 1583 'zext' 'p_cast44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1584 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast44" [src/conv1.cpp:36]   --->   Operation 1584 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1585 [1/1] (0.77ns)   --->   "%empty_310 = add i9 %empty, i9 47" [src/conv1.cpp:36]   --->   Operation 1585 'add' 'empty_310' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1586 [1/1] (0.00ns)   --->   "%p_cast57 = zext i9 %empty_310" [src/conv1.cpp:36]   --->   Operation 1586 'zext' 'p_cast57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1587 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast57" [src/conv1.cpp:36]   --->   Operation 1587 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1588 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast44" [src/conv1.cpp:36]   --->   Operation 1588 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1589 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast57" [src/conv1.cpp:36]   --->   Operation 1589 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1590 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_35" [src/conv1.cpp:36]   --->   Operation 1590 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1591 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_116" [src/conv1.cpp:36]   --->   Operation 1591 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1592 [1/1] (0.42ns)   --->   "%tmp_102 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_230, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_231, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1592 'mux' 'tmp_102' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1593 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36" [src/conv1.cpp:36]   --->   Operation 1593 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1594 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117" [src/conv1.cpp:36]   --->   Operation 1594 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1595 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_42" [src/conv1.cpp:36]   --->   Operation 1595 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1596 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_123" [src/conv1.cpp:36]   --->   Operation 1596 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1597 [1/1] (0.42ns)   --->   "%tmp_109 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_244, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_245, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1597 'mux' 'tmp_109' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1598 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49" [src/conv1.cpp:36]   --->   Operation 1598 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1599 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130" [src/conv1.cpp:36]   --->   Operation 1599 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1600 [1/1] (0.77ns)   --->   "%empty_387 = add i9 %empty_352, i9 34" [src/conv1.cpp:36]   --->   Operation 1600 'add' 'empty_387' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1601 [1/1] (0.00ns)   --->   "%p_cast125 = zext i9 %empty_387" [src/conv1.cpp:36]   --->   Operation 1601 'zext' 'p_cast125' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1602 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast125" [src/conv1.cpp:36]   --->   Operation 1602 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1603 [1/1] (0.77ns)   --->   "%empty_400 = add i9 %empty_352, i9 47" [src/conv1.cpp:36]   --->   Operation 1603 'add' 'empty_400' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1604 [1/1] (0.00ns)   --->   "%p_cast138 = zext i9 %empty_400" [src/conv1.cpp:36]   --->   Operation 1604 'zext' 'p_cast138' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1605 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast138" [src/conv1.cpp:36]   --->   Operation 1605 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1606 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast125" [src/conv1.cpp:36]   --->   Operation 1606 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1607 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast138" [src/conv1.cpp:36]   --->   Operation 1607 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i16 %select_ln36_9" [src/conv1.cpp:36]   --->   Operation 1608 'sext' 'sext_ln36_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i16 %select_ln36_16" [src/conv1.cpp:36]   --->   Operation 1609 'sext' 'sext_ln36_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln36_20 = sext i16 %select_ln36_22" [src/conv1.cpp:36]   --->   Operation 1610 'sext' 'sext_ln36_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1611 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_359" [src/conv1.cpp:36]   --->   Operation 1611 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1612 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_440" [src/conv1.cpp:36]   --->   Operation 1612 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1613 [1/1] (0.42ns)   --->   "%tmp_102_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_554, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_555, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1613 'mux' 'tmp_102_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1614 [1/1] (0.35ns)   --->   "%select_ln36_35 = select i1 %icmp_ln39, i16 %tmp_102_mid1, i16 %tmp_102" [src/conv1.cpp:36]   --->   Operation 1614 'select' 'select_ln36_35' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1615 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360" [src/conv1.cpp:36]   --->   Operation 1615 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1616 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441" [src/conv1.cpp:36]   --->   Operation 1616 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1617 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_366" [src/conv1.cpp:36]   --->   Operation 1617 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1618 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_447" [src/conv1.cpp:36]   --->   Operation 1618 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1619 [1/1] (0.42ns)   --->   "%tmp_109_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_568, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_569, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1619 'mux' 'tmp_109_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1620 [1/1] (0.35ns)   --->   "%select_ln36_42 = select i1 %icmp_ln39, i16 %tmp_109_mid1, i16 %tmp_109" [src/conv1.cpp:36]   --->   Operation 1620 'select' 'select_ln36_42' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1621 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373" [src/conv1.cpp:36]   --->   Operation 1621 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1622 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454" [src/conv1.cpp:36]   --->   Operation 1622 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_23 : Operation 1623 [1/1] (0.79ns)   --->   "%add_ln54_263 = add i11 %mul_ln54_245, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 1623 'add' 'add_ln54_263' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln54_48 = zext i11 %add_ln54_263" [src/conv1.cpp:54]   --->   Operation 1624 'zext' 'zext_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1625 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 1625 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1626 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 1626 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1627 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 1627 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1628 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_8 = add i33 %shl_ln54_3, i33 %sext_ln54_9" [src/conv1.cpp:54]   --->   Operation 1628 'add' 'add_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1629 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_9)   --->   "%mul_ln54_5 = mul i32 %sext_ln54_10, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1629 'mul' 'mul_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_8, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1630 'partselect' 'tmp_262' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1631 [1/1] (0.00ns)   --->   "%shl_ln54_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_262, i17 0" [src/conv1.cpp:54]   --->   Operation 1631 'bitconcatenate' 'shl_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1632 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_9)   --->   "%sext_ln54_11 = sext i32 %mul_ln54_5" [src/conv1.cpp:54]   --->   Operation 1632 'sext' 'sext_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1633 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_9 = add i33 %shl_ln54_4, i33 %sext_ln54_11" [src/conv1.cpp:54]   --->   Operation 1633 'add' 'add_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1634 [1/1] (0.79ns)   --->   "%add_ln54_280 = add i11 %mul_ln54_244, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1634 'add' 'add_ln54_280' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln54_69 = zext i11 %add_ln54_280" [src/conv1.cpp:54]   --->   Operation 1635 'zext' 'zext_ln54_69' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1636 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 1636 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1637 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 1637 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1638 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 1638 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1639 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_10)   --->   "%mul_ln54_6 = mul i32 %sext_ln54_12, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1639 'mul' 'mul_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1640 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_11)   --->   "%mul_ln54_7 = mul i32 %sext_ln54_14, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 1640 'mul' 'mul_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1641 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587" [src/conv1.cpp:54]   --->   Operation 1641 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1642 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_596" [src/conv1.cpp:54]   --->   Operation 1642 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1643 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_605" [src/conv1.cpp:54]   --->   Operation 1643 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1644 [1/1] (0.47ns)   --->   "%tmp_158 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_615, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_616, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 1644 'mux' 'tmp_158' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln54_16 = sext i16 %tmp_158" [src/conv1.cpp:54]   --->   Operation 1645 'sext' 'sext_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1646 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_15 = add i33 %shl_ln54_s, i33 %sext_ln54_25" [src/conv1.cpp:54]   --->   Operation 1646 'add' 'add_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_15, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1647 'partselect' 'tmp_270' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1648 [1/1] (0.00ns)   --->   "%shl_ln54_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_270, i17 0" [src/conv1.cpp:54]   --->   Operation 1648 'bitconcatenate' 'shl_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1649 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_16)   --->   "%mul_ln54_13 = mul i32 %sext_ln54_26, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1649 'mul' 'mul_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1650 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_16)   --->   "%sext_ln54_27 = sext i32 %mul_ln54_13" [src/conv1.cpp:54]   --->   Operation 1650 'sext' 'sext_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1651 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_16 = add i33 %shl_ln54_10, i33 %sext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1651 'add' 'add_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1652 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_17)   --->   "%mul_ln54_14 = mul i32 %sext_ln54_28, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 1652 'mul' 'mul_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1653 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528" [src/conv1.cpp:54]   --->   Operation 1653 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1654 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537" [src/conv1.cpp:54]   --->   Operation 1654 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1655 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546" [src/conv1.cpp:54]   --->   Operation 1655 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln54_38 = sext i16 %tmp_174" [src/conv1.cpp:54]   --->   Operation 1656 'sext' 'sext_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1657 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_21)   --->   "%mul_ln54_19 = mul i32 %sext_ln54_38, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1657 'mul' 'mul_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1658 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_439" [src/conv1.cpp:54]   --->   Operation 1658 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1659 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_448" [src/conv1.cpp:54]   --->   Operation 1659 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1660 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_457" [src/conv1.cpp:54]   --->   Operation 1660 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1661 [1/1] (0.47ns)   --->   "%tmp_176 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_297, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_298, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 1661 'mux' 'tmp_176' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln54_42 = sext i16 %tmp_176" [src/conv1.cpp:54]   --->   Operation 1662 'sext' 'sext_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1663 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469" [src/conv1.cpp:54]   --->   Operation 1663 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1664 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478" [src/conv1.cpp:54]   --->   Operation 1664 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1665 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487" [src/conv1.cpp:54]   --->   Operation 1665 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_23 : Operation 1666 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_81)   --->   "%mul_ln54_86 = mul i32 %sext_ln54_12, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1666 'mul' 'mul_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1667 [1/1] (0.00ns)   --->   "%shl_ln54_75 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_343, i17 0" [src/conv1.cpp:54]   --->   Operation 1667 'bitconcatenate' 'shl_ln54_75' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1668 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_81)   --->   "%sext_ln54_167 = sext i32 %mul_ln54_86" [src/conv1.cpp:54]   --->   Operation 1668 'sext' 'sext_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1669 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_81 = add i33 %shl_ln54_75, i33 %sext_ln54_167" [src/conv1.cpp:54]   --->   Operation 1669 'add' 'add_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1670 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_82)   --->   "%mul_ln54_87 = mul i32 %sext_ln54_14, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1670 'mul' 'mul_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1671 [1/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1671 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln54_110 = zext i9 %add_ln52_7" [src/conv1.cpp:54]   --->   Operation 1672 'zext' 'zext_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1673 [1/1] (2.14ns)   --->   "%mul_ln54_259 = mul i19 %zext_ln54_110, i19 745" [src/conv1.cpp:54]   --->   Operation 1673 'mul' 'mul_ln54_259' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_259, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 1674 'partselect' 'trunc_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1675 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_88)   --->   "%mul_ln54_94 = mul i32 %sext_ln54_28, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1675 'mul' 'mul_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1676 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_93)   --->   "%mul_ln54_100 = mul i32 %sext_ln54_40, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1676 'mul' 'mul_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1677 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_94)   --->   "%mul_ln54_101 = mul i32 %sext_ln54_42, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1677 'mul' 'mul_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1678 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_152)   --->   "%mul_ln54_166 = mul i32 %sext_ln54_12, i32 %sext_ln36_4" [src/conv1.cpp:54]   --->   Operation 1678 'mul' 'mul_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1679 [1/1] (0.00ns)   --->   "%shl_ln54_146 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_424, i17 0" [src/conv1.cpp:54]   --->   Operation 1679 'bitconcatenate' 'shl_ln54_146' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1680 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_152)   --->   "%sext_ln54_256 = sext i32 %mul_ln54_166" [src/conv1.cpp:54]   --->   Operation 1680 'sext' 'sext_ln54_256' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1681 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_152 = add i33 %shl_ln54_146, i33 %sext_ln54_256" [src/conv1.cpp:54]   --->   Operation 1681 'add' 'add_ln54_152' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1682 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_153)   --->   "%mul_ln54_167 = mul i32 %sext_ln54_14, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1682 'mul' 'mul_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1683 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_154)   --->   "%mul_ln54_168 = mul i32 %sext_ln54_16, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1683 'mul' 'mul_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1684 [2/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1684 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1685 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_159)   --->   "%mul_ln54_174 = mul i32 %sext_ln54_28, i32 %sext_ln36_12" [src/conv1.cpp:54]   --->   Operation 1685 'mul' 'mul_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1686 [1/1] (0.00ns)   --->   "%shl_ln54_153 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_432, i17 0" [src/conv1.cpp:54]   --->   Operation 1686 'bitconcatenate' 'shl_ln54_153' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1687 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_159)   --->   "%sext_ln54_265 = sext i32 %mul_ln54_174" [src/conv1.cpp:54]   --->   Operation 1687 'sext' 'sext_ln54_265' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1688 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_159 = add i33 %shl_ln54_153, i33 %sext_ln54_265" [src/conv1.cpp:54]   --->   Operation 1688 'add' 'add_ln54_159' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.02>
ST_24 : Operation 1689 [1/1] (0.77ns)   --->   "%empty_304 = add i9 %empty, i9 41" [src/conv1.cpp:36]   --->   Operation 1689 'add' 'empty_304' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1690 [1/1] (0.00ns)   --->   "%p_cast51 = zext i9 %empty_304" [src/conv1.cpp:36]   --->   Operation 1690 'zext' 'p_cast51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1691 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast51" [src/conv1.cpp:36]   --->   Operation 1691 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1692 [1/1] (0.77ns)   --->   "%empty_308 = add i9 %empty, i9 45" [src/conv1.cpp:36]   --->   Operation 1692 'add' 'empty_308' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1693 [1/1] (0.00ns)   --->   "%p_cast55 = zext i9 %empty_308" [src/conv1.cpp:36]   --->   Operation 1693 'zext' 'p_cast55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1694 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast55" [src/conv1.cpp:36]   --->   Operation 1694 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1695 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast51" [src/conv1.cpp:36]   --->   Operation 1695 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1696 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast55" [src/conv1.cpp:36]   --->   Operation 1696 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1697 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_36" [src/conv1.cpp:36]   --->   Operation 1697 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1698 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_117" [src/conv1.cpp:36]   --->   Operation 1698 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1699 [1/1] (0.42ns)   --->   "%tmp_103 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_232, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_233, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1699 'mux' 'tmp_103' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1700 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43" [src/conv1.cpp:36]   --->   Operation 1700 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1701 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124" [src/conv1.cpp:36]   --->   Operation 1701 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1702 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47" [src/conv1.cpp:36]   --->   Operation 1702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1703 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128" [src/conv1.cpp:36]   --->   Operation 1703 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1704 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_49" [src/conv1.cpp:36]   --->   Operation 1704 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1705 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_130" [src/conv1.cpp:36]   --->   Operation 1705 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1706 [1/1] (0.42ns)   --->   "%tmp_116 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_258, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_259, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1706 'mux' 'tmp_116' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1707 [1/1] (0.77ns)   --->   "%empty_394 = add i9 %empty_352, i9 41" [src/conv1.cpp:36]   --->   Operation 1707 'add' 'empty_394' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1708 [1/1] (0.00ns)   --->   "%p_cast132 = zext i9 %empty_394" [src/conv1.cpp:36]   --->   Operation 1708 'zext' 'p_cast132' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1709 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast132" [src/conv1.cpp:36]   --->   Operation 1709 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1710 [1/1] (0.77ns)   --->   "%empty_398 = add i9 %empty_352, i9 45" [src/conv1.cpp:36]   --->   Operation 1710 'add' 'empty_398' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1711 [1/1] (0.00ns)   --->   "%p_cast136 = zext i9 %empty_398" [src/conv1.cpp:36]   --->   Operation 1711 'zext' 'p_cast136' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1712 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast136" [src/conv1.cpp:36]   --->   Operation 1712 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1713 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast132" [src/conv1.cpp:36]   --->   Operation 1713 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1714 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast136" [src/conv1.cpp:36]   --->   Operation 1714 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln36_18 = sext i16 %select_ln36_20" [src/conv1.cpp:36]   --->   Operation 1715 'sext' 'sext_ln36_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln36_21 = sext i16 %select_ln36_23" [src/conv1.cpp:36]   --->   Operation 1716 'sext' 'sext_ln36_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1717 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_360" [src/conv1.cpp:36]   --->   Operation 1717 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1718 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_441" [src/conv1.cpp:36]   --->   Operation 1718 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1719 [1/1] (0.42ns)   --->   "%tmp_103_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_556, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_557, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1719 'mux' 'tmp_103_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1720 [1/1] (0.35ns)   --->   "%select_ln36_36 = select i1 %icmp_ln39, i16 %tmp_103_mid1, i16 %tmp_103" [src/conv1.cpp:36]   --->   Operation 1720 'select' 'select_ln36_36' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1721 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367" [src/conv1.cpp:36]   --->   Operation 1721 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1722 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448" [src/conv1.cpp:36]   --->   Operation 1722 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1723 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371" [src/conv1.cpp:36]   --->   Operation 1723 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1724 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452" [src/conv1.cpp:36]   --->   Operation 1724 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1725 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_373" [src/conv1.cpp:36]   --->   Operation 1725 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1726 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_454" [src/conv1.cpp:36]   --->   Operation 1726 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_24 : Operation 1727 [1/1] (0.42ns)   --->   "%tmp_116_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_582, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_583, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1727 'mux' 'tmp_116_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1728 [1/1] (0.35ns)   --->   "%select_ln36_49 = select i1 %icmp_ln39, i16 %tmp_116_mid1, i16 %tmp_116" [src/conv1.cpp:36]   --->   Operation 1728 'select' 'select_ln36_49' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1729 [1/1] (0.79ns)   --->   "%add_ln54_227 = add i11 %mul_ln54_245, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1729 'add' 'add_ln54_227' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i11 %add_ln54_227" [src/conv1.cpp:54]   --->   Operation 1730 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1731 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1731 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1732 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1732 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1733 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1733 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1734 [1/1] (0.79ns)   --->   "%add_ln54_237 = add i11 %mul_ln54_246, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 1734 'add' 'add_ln54_237' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i11 %add_ln54_237" [src/conv1.cpp:54]   --->   Operation 1735 'zext' 'zext_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1736 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_16" [src/conv1.cpp:54]   --->   Operation 1736 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1737 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_16" [src/conv1.cpp:54]   --->   Operation 1737 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1738 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_16" [src/conv1.cpp:54]   --->   Operation 1738 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1739 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_9 = add i33 %shl_ln54_4, i33 %sext_ln54_11" [src/conv1.cpp:54]   --->   Operation 1739 'add' 'add_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1740 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_10)   --->   "%mul_ln54_6 = mul i32 %sext_ln54_12, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1740 'mul' 'mul_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_9, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1741 'partselect' 'tmp_263' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1742 [1/1] (0.00ns)   --->   "%shl_ln54_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_263, i17 0" [src/conv1.cpp:54]   --->   Operation 1742 'bitconcatenate' 'shl_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1743 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_10)   --->   "%sext_ln54_13 = sext i32 %mul_ln54_6" [src/conv1.cpp:54]   --->   Operation 1743 'sext' 'sext_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1744 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_10 = add i33 %shl_ln54_5, i33 %sext_ln54_13" [src/conv1.cpp:54]   --->   Operation 1744 'add' 'add_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1745 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_11)   --->   "%mul_ln54_7 = mul i32 %sext_ln54_14, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 1745 'mul' 'mul_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1746 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_16 = add i33 %shl_ln54_10, i33 %sext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1746 'add' 'add_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_16, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1747 'partselect' 'tmp_271' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1748 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_17)   --->   "%mul_ln54_14 = mul i32 %sext_ln54_28, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 1748 'mul' 'mul_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1749 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_528" [src/conv1.cpp:54]   --->   Operation 1749 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1750 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_537" [src/conv1.cpp:54]   --->   Operation 1750 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1751 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_546" [src/conv1.cpp:54]   --->   Operation 1751 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1752 [1/1] (0.47ns)   --->   "%tmp_168 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_332, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_333, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_334, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 1752 'mux' 'tmp_168' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln54_30 = sext i16 %tmp_168" [src/conv1.cpp:54]   --->   Operation 1753 'sext' 'sext_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1754 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343" [src/conv1.cpp:54]   --->   Operation 1754 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1755 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352" [src/conv1.cpp:54]   --->   Operation 1755 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1756 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361" [src/conv1.cpp:54]   --->   Operation 1756 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1757 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_21)   --->   "%mul_ln54_19 = mul i32 %sext_ln54_38, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1757 'mul' 'mul_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1758 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_22)   --->   "%mul_ln54_20 = mul i32 %sext_ln54_40, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1758 'mul' 'mul_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1759 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_469" [src/conv1.cpp:54]   --->   Operation 1759 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1760 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_478" [src/conv1.cpp:54]   --->   Operation 1760 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1761 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_487" [src/conv1.cpp:54]   --->   Operation 1761 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1762 [1/1] (0.47ns)   --->   "%tmp_177 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_299, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_300, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_301, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 1762 'mux' 'tmp_177' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln54_44 = sext i16 %tmp_177" [src/conv1.cpp:54]   --->   Operation 1763 'sext' 'sext_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1764 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378" [src/conv1.cpp:54]   --->   Operation 1764 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1765 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387" [src/conv1.cpp:54]   --->   Operation 1765 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1766 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396" [src/conv1.cpp:54]   --->   Operation 1766 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_24 : Operation 1767 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_81 = add i33 %shl_ln54_75, i33 %sext_ln54_167" [src/conv1.cpp:54]   --->   Operation 1767 'add' 'add_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1768 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_82)   --->   "%mul_ln54_87 = mul i32 %sext_ln54_14, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1768 'mul' 'mul_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_81, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1769 'partselect' 'tmp_344' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1770 [1/1] (0.00ns)   --->   "%shl_ln54_76 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_344, i17 0" [src/conv1.cpp:54]   --->   Operation 1770 'bitconcatenate' 'shl_ln54_76' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1771 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_82)   --->   "%sext_ln54_168 = sext i32 %mul_ln54_87" [src/conv1.cpp:54]   --->   Operation 1771 'sext' 'sext_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1772 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_82 = add i33 %shl_ln54_76, i33 %sext_ln54_168" [src/conv1.cpp:54]   --->   Operation 1772 'add' 'add_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1773 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_88)   --->   "%mul_ln54_94 = mul i32 %sext_ln54_28, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1773 'mul' 'mul_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1774 [1/1] (0.00ns)   --->   "%shl_ln54_82 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_351, i17 0" [src/conv1.cpp:54]   --->   Operation 1774 'bitconcatenate' 'shl_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1775 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_88)   --->   "%sext_ln54_176 = sext i32 %mul_ln54_94" [src/conv1.cpp:54]   --->   Operation 1775 'sext' 'sext_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1776 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_88 = add i33 %shl_ln54_82, i33 %sext_ln54_176" [src/conv1.cpp:54]   --->   Operation 1776 'add' 'add_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1777 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_89)   --->   "%mul_ln54_95 = mul i32 %sext_ln54_30, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 1777 'mul' 'mul_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1778 [1/1] (2.38ns)   --->   "%mul_ln54_99 = mul i32 %sext_ln54_38, i32 %sext_ln36_18" [src/conv1.cpp:54]   --->   Operation 1778 'mul' 'mul_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1779 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_93)   --->   "%mul_ln54_100 = mul i32 %sext_ln54_40, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1779 'mul' 'mul_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_99, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 1780 'partselect' 'tmp_357' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1781 [1/1] (0.00ns)   --->   "%shl_ln54_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_357, i17 0" [src/conv1.cpp:54]   --->   Operation 1781 'bitconcatenate' 'shl_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln54_182 = sext i32 %shl_ln54_87" [src/conv1.cpp:54]   --->   Operation 1782 'sext' 'sext_ln54_182' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1783 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_93)   --->   "%sext_ln54_183 = sext i32 %mul_ln54_100" [src/conv1.cpp:54]   --->   Operation 1783 'sext' 'sext_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1784 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_93 = add i33 %sext_ln54_182, i33 %sext_ln54_183" [src/conv1.cpp:54]   --->   Operation 1784 'add' 'add_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1785 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_94)   --->   "%mul_ln54_101 = mul i32 %sext_ln54_42, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1785 'mul' 'mul_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1786 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_95)   --->   "%mul_ln54_102 = mul i32 %sext_ln54_44, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 1786 'mul' 'mul_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1787 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_152 = add i33 %shl_ln54_146, i33 %sext_ln54_256" [src/conv1.cpp:54]   --->   Operation 1787 'add' 'add_ln54_152' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1788 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_153)   --->   "%mul_ln54_167 = mul i32 %sext_ln54_14, i32 %sext_ln36_5" [src/conv1.cpp:54]   --->   Operation 1788 'mul' 'mul_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_152, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1789 'partselect' 'tmp_425' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1790 [1/1] (0.00ns)   --->   "%shl_ln54_147 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_425, i17 0" [src/conv1.cpp:54]   --->   Operation 1790 'bitconcatenate' 'shl_ln54_147' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1791 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_153)   --->   "%sext_ln54_257 = sext i32 %mul_ln54_167" [src/conv1.cpp:54]   --->   Operation 1791 'sext' 'sext_ln54_257' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1792 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_153 = add i33 %shl_ln54_147, i33 %sext_ln54_257" [src/conv1.cpp:54]   --->   Operation 1792 'add' 'add_ln54_153' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1793 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_154)   --->   "%mul_ln54_168 = mul i32 %sext_ln54_16, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1793 'mul' 'mul_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1794 [1/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1794 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1795 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_159 = add i33 %shl_ln54_153, i33 %sext_ln54_265" [src/conv1.cpp:54]   --->   Operation 1795 'add' 'add_ln54_159' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1796 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_160)   --->   "%mul_ln54_175 = mul i32 %sext_ln54_30, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1796 'mul' 'mul_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_159, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1797 'partselect' 'tmp_433' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1798 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_165)   --->   "%mul_ln54_181 = mul i32 %sext_ln54_42, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1798 'mul' 'mul_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.73>
ST_25 : Operation 1799 [1/1] (0.77ns)   --->   "%empty_311 = add i9 %empty, i9 48" [src/conv1.cpp:36]   --->   Operation 1799 'add' 'empty_311' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1800 [1/1] (0.00ns)   --->   "%p_cast58 = zext i9 %empty_311" [src/conv1.cpp:36]   --->   Operation 1800 'zext' 'p_cast58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1801 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast58" [src/conv1.cpp:36]   --->   Operation 1801 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1802 [1/1] (0.77ns)   --->   "%empty_318 = add i9 %empty, i9 55" [src/conv1.cpp:36]   --->   Operation 1802 'add' 'empty_318' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1803 [1/1] (0.00ns)   --->   "%p_cast65 = zext i9 %empty_318" [src/conv1.cpp:36]   --->   Operation 1803 'zext' 'p_cast65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1804 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast65" [src/conv1.cpp:36]   --->   Operation 1804 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1805 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast58" [src/conv1.cpp:36]   --->   Operation 1805 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1806 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast65" [src/conv1.cpp:36]   --->   Operation 1806 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1807 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_43" [src/conv1.cpp:36]   --->   Operation 1807 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1808 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_124" [src/conv1.cpp:36]   --->   Operation 1808 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1809 [1/1] (0.42ns)   --->   "%tmp_110 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_246, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_247, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1809 'mux' 'tmp_110' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1810 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_47" [src/conv1.cpp:36]   --->   Operation 1810 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1811 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_128" [src/conv1.cpp:36]   --->   Operation 1811 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1812 [1/1] (0.42ns)   --->   "%tmp_114 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_254, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_255, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1812 'mux' 'tmp_114' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1813 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50" [src/conv1.cpp:36]   --->   Operation 1813 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1814 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131" [src/conv1.cpp:36]   --->   Operation 1814 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1815 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57" [src/conv1.cpp:36]   --->   Operation 1815 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1816 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138" [src/conv1.cpp:36]   --->   Operation 1816 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1817 [1/1] (0.77ns)   --->   "%empty_401 = add i9 %empty_352, i9 48" [src/conv1.cpp:36]   --->   Operation 1817 'add' 'empty_401' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1818 [1/1] (0.00ns)   --->   "%p_cast139 = zext i9 %empty_401" [src/conv1.cpp:36]   --->   Operation 1818 'zext' 'p_cast139' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1819 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast139" [src/conv1.cpp:36]   --->   Operation 1819 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1820 [1/1] (0.77ns)   --->   "%empty_408 = add i9 %empty_352, i9 55" [src/conv1.cpp:36]   --->   Operation 1820 'add' 'empty_408' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1821 [1/1] (0.00ns)   --->   "%p_cast146 = zext i9 %empty_408" [src/conv1.cpp:36]   --->   Operation 1821 'zext' 'p_cast146' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1822 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast146" [src/conv1.cpp:36]   --->   Operation 1822 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1823 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast139" [src/conv1.cpp:36]   --->   Operation 1823 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1824 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast146" [src/conv1.cpp:36]   --->   Operation 1824 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i16 %select_ln36_10" [src/conv1.cpp:36]   --->   Operation 1825 'sext' 'sext_ln36_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i16 %select_ln36_17" [src/conv1.cpp:36]   --->   Operation 1826 'sext' 'sext_ln36_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1827 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_367" [src/conv1.cpp:36]   --->   Operation 1827 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1828 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_448" [src/conv1.cpp:36]   --->   Operation 1828 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1829 [1/1] (0.42ns)   --->   "%tmp_110_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_570, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_571, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1829 'mux' 'tmp_110_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1830 [1/1] (0.35ns)   --->   "%select_ln36_43 = select i1 %icmp_ln39, i16 %tmp_110_mid1, i16 %tmp_110" [src/conv1.cpp:36]   --->   Operation 1830 'select' 'select_ln36_43' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1831 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_371" [src/conv1.cpp:36]   --->   Operation 1831 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1832 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_452" [src/conv1.cpp:36]   --->   Operation 1832 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1833 [1/1] (0.42ns)   --->   "%tmp_114_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_578, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_579, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1833 'mux' 'tmp_114_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1834 [1/1] (0.35ns)   --->   "%select_ln36_47 = select i1 %icmp_ln39, i16 %tmp_114_mid1, i16 %tmp_114" [src/conv1.cpp:36]   --->   Operation 1834 'select' 'select_ln36_47' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1835 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374" [src/conv1.cpp:36]   --->   Operation 1835 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1836 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455" [src/conv1.cpp:36]   --->   Operation 1836 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1837 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381" [src/conv1.cpp:36]   --->   Operation 1837 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1838 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462" [src/conv1.cpp:36]   --->   Operation 1838 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_25 : Operation 1839 [1/1] (0.79ns)   --->   "%add_ln54_272 = add i11 %mul_ln54_245, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1839 'add' 'add_ln54_272' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln54_59 = zext i11 %add_ln54_272" [src/conv1.cpp:54]   --->   Operation 1840 'zext' 'zext_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1841 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 1841 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1842 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 1842 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1843 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 1843 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1844 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_10 = add i33 %shl_ln54_5, i33 %sext_ln54_13" [src/conv1.cpp:54]   --->   Operation 1844 'add' 'add_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1845 [1/1] (0.79ns)   --->   "%add_ln54_289 = add i11 %mul_ln54_244, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 1845 'add' 'add_ln54_289' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln54_80 = zext i11 %add_ln54_289" [src/conv1.cpp:54]   --->   Operation 1846 'zext' 'zext_ln54_80' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1847 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 1847 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1848 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 1848 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1849 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 1849 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1850 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_11)   --->   "%mul_ln54_7 = mul i32 %sext_ln54_14, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 1850 'mul' 'mul_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_10, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1851 'partselect' 'tmp_264' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1852 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_264, i17 0" [src/conv1.cpp:54]   --->   Operation 1852 'bitconcatenate' 'shl_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1853 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_11)   --->   "%sext_ln54_15 = sext i32 %mul_ln54_7" [src/conv1.cpp:54]   --->   Operation 1853 'sext' 'sext_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1854 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_11 = add i33 %shl_ln54_6, i33 %sext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1854 'add' 'add_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1855 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_12)   --->   "%mul_ln54_8 = mul i32 %sext_ln54_16, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 1855 'mul' 'mul_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1856 [1/1] (0.00ns)   --->   "%shl_ln54_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_271, i17 0" [src/conv1.cpp:54]   --->   Operation 1856 'bitconcatenate' 'shl_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1857 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_17)   --->   "%mul_ln54_14 = mul i32 %sext_ln54_28, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 1857 'mul' 'mul_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1858 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_17)   --->   "%sext_ln54_29 = sext i32 %mul_ln54_14" [src/conv1.cpp:54]   --->   Operation 1858 'sext' 'sext_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1859 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_17 = add i33 %shl_ln54_11, i33 %sext_ln54_29" [src/conv1.cpp:54]   --->   Operation 1859 'add' 'add_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1860 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_18)   --->   "%mul_ln54_15 = mul i32 %sext_ln54_30, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 1860 'mul' 'mul_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1861 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558" [src/conv1.cpp:54]   --->   Operation 1861 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1862 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567" [src/conv1.cpp:54]   --->   Operation 1862 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1863 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576" [src/conv1.cpp:54]   --->   Operation 1863 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1864 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_343" [src/conv1.cpp:54]   --->   Operation 1864 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1865 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_352" [src/conv1.cpp:54]   --->   Operation 1865 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1866 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_361" [src/conv1.cpp:54]   --->   Operation 1866 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1867 [1/1] (0.47ns)   --->   "%tmp_173 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_288, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_289, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1867 'mux' 'tmp_173' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln54_36 = sext i16 %tmp_173" [src/conv1.cpp:54]   --->   Operation 1868 'sext' 'sext_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1869 [1/1] (2.38ns)   --->   "%mul_ln54_18 = mul i32 %sext_ln54_36, i32 %sext_ln36_18" [src/conv1.cpp:54]   --->   Operation 1869 'mul' 'mul_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_18, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 1870 'partselect' 'tmp_276' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1871 [1/1] (0.00ns)   --->   "%shl_ln54_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_276, i17 0" [src/conv1.cpp:54]   --->   Operation 1871 'bitconcatenate' 'shl_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln54_37 = sext i32 %shl_ln54_15" [src/conv1.cpp:54]   --->   Operation 1872 'sext' 'sext_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1873 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_21)   --->   "%mul_ln54_19 = mul i32 %sext_ln54_38, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1873 'mul' 'mul_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1874 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_21)   --->   "%sext_ln54_39 = sext i32 %mul_ln54_19" [src/conv1.cpp:54]   --->   Operation 1874 'sext' 'sext_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1875 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_21 = add i33 %sext_ln54_37, i33 %sext_ln54_39" [src/conv1.cpp:54]   --->   Operation 1875 'add' 'add_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1876 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_22)   --->   "%mul_ln54_20 = mul i32 %sext_ln54_40, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1876 'mul' 'mul_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1877 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_23)   --->   "%mul_ln54_21 = mul i32 %sext_ln54_42, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 1877 'mul' 'mul_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1878 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499" [src/conv1.cpp:54]   --->   Operation 1878 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1879 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508" [src/conv1.cpp:54]   --->   Operation 1879 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1880 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517" [src/conv1.cpp:54]   --->   Operation 1880 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1881 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_378" [src/conv1.cpp:54]   --->   Operation 1881 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1882 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_387" [src/conv1.cpp:54]   --->   Operation 1882 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1883 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_396" [src/conv1.cpp:54]   --->   Operation 1883 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_25 : Operation 1884 [1/1] (0.47ns)   --->   "%tmp_183 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_263, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_264, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_265, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1884 'mux' 'tmp_183' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1885 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_82 = add i33 %shl_ln54_76, i33 %sext_ln54_168" [src/conv1.cpp:54]   --->   Operation 1885 'add' 'add_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1886 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_83)   --->   "%mul_ln54_88 = mul i32 %sext_ln54_16, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 1886 'mul' 'mul_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_82, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1887 'partselect' 'tmp_345' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1888 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_88 = add i33 %shl_ln54_82, i33 %sext_ln54_176" [src/conv1.cpp:54]   --->   Operation 1888 'add' 'add_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1889 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_89)   --->   "%mul_ln54_95 = mul i32 %sext_ln54_30, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 1889 'mul' 'mul_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_88, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1890 'partselect' 'tmp_352' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1891 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_93 = add i33 %sext_ln54_182, i33 %sext_ln54_183" [src/conv1.cpp:54]   --->   Operation 1891 'add' 'add_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1892 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_94)   --->   "%mul_ln54_101 = mul i32 %sext_ln54_42, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1892 'mul' 'mul_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_93, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1893 'partselect' 'tmp_358' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1894 [1/1] (0.00ns)   --->   "%shl_ln54_88 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_358, i17 0" [src/conv1.cpp:54]   --->   Operation 1894 'bitconcatenate' 'shl_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1895 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_94)   --->   "%sext_ln54_184 = sext i32 %mul_ln54_101" [src/conv1.cpp:54]   --->   Operation 1895 'sext' 'sext_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1896 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_94 = add i33 %shl_ln54_88, i33 %sext_ln54_184" [src/conv1.cpp:54]   --->   Operation 1896 'add' 'add_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1897 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_95)   --->   "%mul_ln54_102 = mul i32 %sext_ln54_44, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 1897 'mul' 'mul_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1898 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_153 = add i33 %shl_ln54_147, i33 %sext_ln54_257" [src/conv1.cpp:54]   --->   Operation 1898 'add' 'add_ln54_153' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1899 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_154)   --->   "%mul_ln54_168 = mul i32 %sext_ln54_16, i32 %sext_ln36_6" [src/conv1.cpp:54]   --->   Operation 1899 'mul' 'mul_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_153, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1900 'partselect' 'tmp_427' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1901 [1/1] (0.00ns)   --->   "%shl_ln54_148 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_427, i17 0" [src/conv1.cpp:54]   --->   Operation 1901 'bitconcatenate' 'shl_ln54_148' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1902 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_154)   --->   "%sext_ln54_258 = sext i32 %mul_ln54_168" [src/conv1.cpp:54]   --->   Operation 1902 'sext' 'sext_ln54_258' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1903 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_154 = add i33 %shl_ln54_148, i33 %sext_ln54_258" [src/conv1.cpp:54]   --->   Operation 1903 'add' 'add_ln54_154' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1904 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_160)   --->   "%mul_ln54_175 = mul i32 %sext_ln54_30, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 1904 'mul' 'mul_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1905 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_165)   --->   "%mul_ln54_181 = mul i32 %sext_ln54_42, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 1905 'mul' 'mul_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1906 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_166)   --->   "%mul_ln54_182 = mul i32 %sext_ln54_44, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1906 'mul' 'mul_ln54_182' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 3.02>
ST_26 : Operation 1907 [1/1] (0.77ns)   --->   "%empty_298 = add i9 %empty, i9 35" [src/conv1.cpp:36]   --->   Operation 1907 'add' 'empty_298' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1908 [1/1] (0.00ns)   --->   "%p_cast45 = zext i9 %empty_298" [src/conv1.cpp:36]   --->   Operation 1908 'zext' 'p_cast45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1909 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast45" [src/conv1.cpp:36]   --->   Operation 1909 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1910 [1/1] (0.77ns)   --->   "%empty_305 = add i9 %empty, i9 42" [src/conv1.cpp:36]   --->   Operation 1910 'add' 'empty_305' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1911 [1/1] (0.00ns)   --->   "%p_cast52 = zext i9 %empty_305" [src/conv1.cpp:36]   --->   Operation 1911 'zext' 'p_cast52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1912 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast52" [src/conv1.cpp:36]   --->   Operation 1912 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1913 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast45" [src/conv1.cpp:36]   --->   Operation 1913 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1914 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast52" [src/conv1.cpp:36]   --->   Operation 1914 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1915 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37" [src/conv1.cpp:36]   --->   Operation 1915 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1916 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118" [src/conv1.cpp:36]   --->   Operation 1916 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1917 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44" [src/conv1.cpp:36]   --->   Operation 1917 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1918 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125" [src/conv1.cpp:36]   --->   Operation 1918 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1919 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_50" [src/conv1.cpp:36]   --->   Operation 1919 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1920 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_131" [src/conv1.cpp:36]   --->   Operation 1920 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1921 [1/1] (0.42ns)   --->   "%tmp_117 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_260, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_261, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1921 'mux' 'tmp_117' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1922 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_57" [src/conv1.cpp:36]   --->   Operation 1922 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1923 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_138" [src/conv1.cpp:36]   --->   Operation 1923 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1924 [1/1] (0.42ns)   --->   "%tmp_124 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_274, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_275, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1924 'mux' 'tmp_124' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1925 [1/1] (0.77ns)   --->   "%empty_388 = add i9 %empty_352, i9 35" [src/conv1.cpp:36]   --->   Operation 1925 'add' 'empty_388' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1926 [1/1] (0.00ns)   --->   "%p_cast126 = zext i9 %empty_388" [src/conv1.cpp:36]   --->   Operation 1926 'zext' 'p_cast126' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1927 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast126" [src/conv1.cpp:36]   --->   Operation 1927 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1928 [1/1] (0.77ns)   --->   "%empty_395 = add i9 %empty_352, i9 42" [src/conv1.cpp:36]   --->   Operation 1928 'add' 'empty_395' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1929 [1/1] (0.00ns)   --->   "%p_cast133 = zext i9 %empty_395" [src/conv1.cpp:36]   --->   Operation 1929 'zext' 'p_cast133' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1930 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast133" [src/conv1.cpp:36]   --->   Operation 1930 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1931 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast126" [src/conv1.cpp:36]   --->   Operation 1931 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1932 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast133" [src/conv1.cpp:36]   --->   Operation 1932 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln36_22 = sext i16 %select_ln36_24" [src/conv1.cpp:36]   --->   Operation 1933 'sext' 'sext_ln36_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1934 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361" [src/conv1.cpp:36]   --->   Operation 1934 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1935 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442" [src/conv1.cpp:36]   --->   Operation 1935 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1936 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368" [src/conv1.cpp:36]   --->   Operation 1936 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1937 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449" [src/conv1.cpp:36]   --->   Operation 1937 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1938 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_374" [src/conv1.cpp:36]   --->   Operation 1938 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1939 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_455" [src/conv1.cpp:36]   --->   Operation 1939 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1940 [1/1] (0.42ns)   --->   "%tmp_117_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_584, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_585, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1940 'mux' 'tmp_117_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1941 [1/1] (0.35ns)   --->   "%select_ln36_50 = select i1 %icmp_ln39, i16 %tmp_117_mid1, i16 %tmp_117" [src/conv1.cpp:36]   --->   Operation 1941 'select' 'select_ln36_50' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1942 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_381" [src/conv1.cpp:36]   --->   Operation 1942 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1943 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_462" [src/conv1.cpp:36]   --->   Operation 1943 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_26 : Operation 1944 [1/1] (0.42ns)   --->   "%tmp_124_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_598, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_599, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1944 'mux' 'tmp_124_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1945 [1/1] (0.35ns)   --->   "%select_ln36_57 = select i1 %icmp_ln39, i16 %tmp_124_mid1, i16 %tmp_124" [src/conv1.cpp:36]   --->   Operation 1945 'select' 'select_ln36_57' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1946 [1/1] (0.79ns)   --->   "%add_ln54_246 = add i11 %mul_ln54_246, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1946 'add' 'add_ln54_246' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln54_27 = zext i11 %add_ln54_246" [src/conv1.cpp:54]   --->   Operation 1947 'zext' 'zext_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1948 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1948 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1949 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1949 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1950 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1950 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1951 [1/1] (0.79ns)   --->   "%add_ln54_255 = add i11 %mul_ln54_246, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 1951 'add' 'add_ln54_255' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i11 %add_ln54_255" [src/conv1.cpp:54]   --->   Operation 1952 'zext' 'zext_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1953 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_38" [src/conv1.cpp:54]   --->   Operation 1953 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1954 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_38" [src/conv1.cpp:54]   --->   Operation 1954 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1955 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_38" [src/conv1.cpp:54]   --->   Operation 1955 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1956 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_11 = add i33 %shl_ln54_6, i33 %sext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1956 'add' 'add_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1957 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_12)   --->   "%mul_ln54_8 = mul i32 %sext_ln54_16, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 1957 'mul' 'mul_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_11, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1958 'partselect' 'tmp_265' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1959 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_17 = add i33 %shl_ln54_11, i33 %sext_ln54_29" [src/conv1.cpp:54]   --->   Operation 1959 'add' 'add_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_17, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1960 'partselect' 'tmp_272' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1961 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_18)   --->   "%mul_ln54_15 = mul i32 %sext_ln54_30, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 1961 'mul' 'mul_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1962 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_558" [src/conv1.cpp:54]   --->   Operation 1962 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1963 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_567" [src/conv1.cpp:54]   --->   Operation 1963 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1964 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_576" [src/conv1.cpp:54]   --->   Operation 1964 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1965 [1/1] (0.47ns)   --->   "%tmp_170 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_335, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_336, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_337, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1965 'mux' 'tmp_170' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln54_32 = sext i16 %tmp_170" [src/conv1.cpp:54]   --->   Operation 1966 'sext' 'sext_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1967 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_21 = add i33 %sext_ln54_37, i33 %sext_ln54_39" [src/conv1.cpp:54]   --->   Operation 1967 'add' 'add_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_21, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1968 'partselect' 'tmp_277' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1969 [1/1] (0.00ns)   --->   "%shl_ln54_16 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_277, i17 0" [src/conv1.cpp:54]   --->   Operation 1969 'bitconcatenate' 'shl_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1970 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_22)   --->   "%mul_ln54_20 = mul i32 %sext_ln54_40, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 1970 'mul' 'mul_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1971 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_22)   --->   "%sext_ln54_41 = sext i32 %mul_ln54_20" [src/conv1.cpp:54]   --->   Operation 1971 'sext' 'sext_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1972 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_22 = add i33 %shl_ln54_16, i33 %sext_ln54_41" [src/conv1.cpp:54]   --->   Operation 1972 'add' 'add_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1973 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_23)   --->   "%mul_ln54_21 = mul i32 %sext_ln54_42, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 1973 'mul' 'mul_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1974 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_24)   --->   "%mul_ln54_22 = mul i32 %sext_ln54_44, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 1974 'mul' 'mul_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1975 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_499" [src/conv1.cpp:54]   --->   Operation 1975 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1976 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_508" [src/conv1.cpp:54]   --->   Operation 1976 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1977 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_517" [src/conv1.cpp:54]   --->   Operation 1977 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1978 [1/1] (0.47ns)   --->   "%tmp_178 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_302, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_303, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_304, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 1978 'mux' 'tmp_178' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln54_46 = sext i16 %tmp_178" [src/conv1.cpp:54]   --->   Operation 1979 'sext' 'sext_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1980 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410" [src/conv1.cpp:54]   --->   Operation 1980 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1981 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419" [src/conv1.cpp:54]   --->   Operation 1981 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1982 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428" [src/conv1.cpp:54]   --->   Operation 1982 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1983 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440" [src/conv1.cpp:54]   --->   Operation 1983 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1984 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449" [src/conv1.cpp:54]   --->   Operation 1984 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1985 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458" [src/conv1.cpp:54]   --->   Operation 1985 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_26 : Operation 1986 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_83)   --->   "%mul_ln54_88 = mul i32 %sext_ln54_16, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 1986 'mul' 'mul_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1987 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_89)   --->   "%mul_ln54_95 = mul i32 %sext_ln54_30, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 1987 'mul' 'mul_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1988 [1/1] (0.00ns)   --->   "%shl_ln54_83 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_352, i17 0" [src/conv1.cpp:54]   --->   Operation 1988 'bitconcatenate' 'shl_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1989 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_89)   --->   "%sext_ln54_177 = sext i32 %mul_ln54_95" [src/conv1.cpp:54]   --->   Operation 1989 'sext' 'sext_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1990 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_89 = add i33 %shl_ln54_83, i33 %sext_ln54_177" [src/conv1.cpp:54]   --->   Operation 1990 'add' 'add_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1991 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_90)   --->   "%mul_ln54_96 = mul i32 %sext_ln54_32, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 1991 'mul' 'mul_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1992 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_94 = add i33 %shl_ln54_88, i33 %sext_ln54_184" [src/conv1.cpp:54]   --->   Operation 1992 'add' 'add_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1993 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_95)   --->   "%mul_ln54_102 = mul i32 %sext_ln54_44, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 1993 'mul' 'mul_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_94, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 1994 'partselect' 'tmp_359' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1995 [1/1] (0.00ns)   --->   "%shl_ln54_89 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_359, i17 0" [src/conv1.cpp:54]   --->   Operation 1995 'bitconcatenate' 'shl_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1996 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_95)   --->   "%sext_ln54_185 = sext i32 %mul_ln54_102" [src/conv1.cpp:54]   --->   Operation 1996 'sext' 'sext_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1997 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_95 = add i33 %shl_ln54_89, i33 %sext_ln54_185" [src/conv1.cpp:54]   --->   Operation 1997 'add' 'add_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1998 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_96)   --->   "%mul_ln54_103 = mul i32 %sext_ln54_46, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 1998 'mul' 'mul_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1999 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_154 = add i33 %shl_ln54_148, i33 %sext_ln54_258" [src/conv1.cpp:54]   --->   Operation 1999 'add' 'add_ln54_154' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_154, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2000 'partselect' 'tmp_428' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2001 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_160)   --->   "%mul_ln54_175 = mul i32 %sext_ln54_30, i32 %sext_ln36_13" [src/conv1.cpp:54]   --->   Operation 2001 'mul' 'mul_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2002 [1/1] (0.00ns)   --->   "%shl_ln54_154 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_433, i17 0" [src/conv1.cpp:54]   --->   Operation 2002 'bitconcatenate' 'shl_ln54_154' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2003 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_160)   --->   "%sext_ln54_266 = sext i32 %mul_ln54_175" [src/conv1.cpp:54]   --->   Operation 2003 'sext' 'sext_ln54_266' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2004 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_160 = add i33 %shl_ln54_154, i33 %sext_ln54_266" [src/conv1.cpp:54]   --->   Operation 2004 'add' 'add_ln54_160' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2005 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_161)   --->   "%mul_ln54_176 = mul i32 %sext_ln54_32, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 2005 'mul' 'mul_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2006 [1/1] (2.38ns)   --->   "%mul_ln54_180 = mul i32 %sext_ln54_40, i32 %sext_ln36_18" [src/conv1.cpp:54]   --->   Operation 2006 'mul' 'mul_ln54_180' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2007 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_165)   --->   "%mul_ln54_181 = mul i32 %sext_ln54_42, i32 %sext_ln36_19" [src/conv1.cpp:54]   --->   Operation 2007 'mul' 'mul_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_180, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 2008 'partselect' 'tmp_439' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2009 [1/1] (0.00ns)   --->   "%shl_ln54_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_439, i17 0" [src/conv1.cpp:54]   --->   Operation 2009 'bitconcatenate' 'shl_ln54_159' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln54_272 = sext i32 %shl_ln54_159" [src/conv1.cpp:54]   --->   Operation 2010 'sext' 'sext_ln54_272' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2011 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_165)   --->   "%sext_ln54_273 = sext i32 %mul_ln54_181" [src/conv1.cpp:54]   --->   Operation 2011 'sext' 'sext_ln54_273' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 2012 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_165 = add i33 %sext_ln54_272, i33 %sext_ln54_273" [src/conv1.cpp:54]   --->   Operation 2012 'add' 'add_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2013 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_166)   --->   "%mul_ln54_182 = mul i32 %sext_ln54_44, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 2013 'mul' 'mul_ln54_182' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2014 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_167)   --->   "%mul_ln54_183 = mul i32 %sext_ln54_46, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 2014 'mul' 'mul_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.86>
ST_27 : Operation 2015 [1/1] (0.77ns)   --->   "%empty_312 = add i9 %empty, i9 49" [src/conv1.cpp:36]   --->   Operation 2015 'add' 'empty_312' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2016 [1/1] (0.00ns)   --->   "%p_cast59 = zext i9 %empty_312" [src/conv1.cpp:36]   --->   Operation 2016 'zext' 'p_cast59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2017 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast59" [src/conv1.cpp:36]   --->   Operation 2017 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2018 [1/1] (0.77ns)   --->   "%empty_319 = add i9 %empty, i9 56" [src/conv1.cpp:36]   --->   Operation 2018 'add' 'empty_319' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2019 [1/1] (0.00ns)   --->   "%p_cast66 = zext i9 %empty_319" [src/conv1.cpp:36]   --->   Operation 2019 'zext' 'p_cast66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2020 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast66" [src/conv1.cpp:36]   --->   Operation 2020 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2021 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast59" [src/conv1.cpp:36]   --->   Operation 2021 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2022 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast66" [src/conv1.cpp:36]   --->   Operation 2022 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2023 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_37" [src/conv1.cpp:36]   --->   Operation 2023 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2024 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_118" [src/conv1.cpp:36]   --->   Operation 2024 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2025 [1/1] (0.42ns)   --->   "%tmp_104 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_234, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_235, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2025 'mux' 'tmp_104' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2026 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_44" [src/conv1.cpp:36]   --->   Operation 2026 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2027 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_125" [src/conv1.cpp:36]   --->   Operation 2027 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2028 [1/1] (0.42ns)   --->   "%tmp_111 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_248, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_249, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2028 'mux' 'tmp_111' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2029 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51" [src/conv1.cpp:36]   --->   Operation 2029 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2030 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132" [src/conv1.cpp:36]   --->   Operation 2030 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2031 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58" [src/conv1.cpp:36]   --->   Operation 2031 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2032 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139" [src/conv1.cpp:36]   --->   Operation 2032 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2033 [1/1] (0.79ns)   --->   "%empty_346 = add i5 %zext_ln39, i5 4" [src/conv1.cpp:39]   --->   Operation 2033 'add' 'empty_346' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2034 [1/1] (0.77ns)   --->   "%empty_402 = add i9 %empty_352, i9 49" [src/conv1.cpp:36]   --->   Operation 2034 'add' 'empty_402' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2035 [1/1] (0.00ns)   --->   "%p_cast140 = zext i9 %empty_402" [src/conv1.cpp:36]   --->   Operation 2035 'zext' 'p_cast140' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2036 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast140" [src/conv1.cpp:36]   --->   Operation 2036 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2037 [1/1] (0.77ns)   --->   "%empty_409 = add i9 %empty_352, i9 56" [src/conv1.cpp:36]   --->   Operation 2037 'add' 'empty_409' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2038 [1/1] (0.00ns)   --->   "%p_cast147 = zext i9 %empty_409" [src/conv1.cpp:36]   --->   Operation 2038 'zext' 'p_cast147' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2039 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast147" [src/conv1.cpp:36]   --->   Operation 2039 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2040 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast140" [src/conv1.cpp:36]   --->   Operation 2040 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2041 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast147" [src/conv1.cpp:36]   --->   Operation 2041 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln36_16 = sext i16 %select_ln36_18" [src/conv1.cpp:36]   --->   Operation 2042 'sext' 'sext_ln36_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2043 [1/1] (0.00ns)   --->   "%sext_ln36_23 = sext i16 %select_ln36_25" [src/conv1.cpp:36]   --->   Operation 2043 'sext' 'sext_ln36_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln36_28 = sext i16 %select_ln36_30" [src/conv1.cpp:36]   --->   Operation 2044 'sext' 'sext_ln36_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2045 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_361" [src/conv1.cpp:36]   --->   Operation 2045 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2046 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_442" [src/conv1.cpp:36]   --->   Operation 2046 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2047 [1/1] (0.42ns)   --->   "%tmp_104_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_558, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_559, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2047 'mux' 'tmp_104_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2048 [1/1] (0.35ns)   --->   "%select_ln36_37 = select i1 %icmp_ln39, i16 %tmp_104_mid1, i16 %tmp_104" [src/conv1.cpp:36]   --->   Operation 2048 'select' 'select_ln36_37' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2049 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_368" [src/conv1.cpp:36]   --->   Operation 2049 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2050 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_449" [src/conv1.cpp:36]   --->   Operation 2050 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2051 [1/1] (0.42ns)   --->   "%tmp_111_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_572, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_573, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2051 'mux' 'tmp_111_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2052 [1/1] (0.35ns)   --->   "%select_ln36_44 = select i1 %icmp_ln39, i16 %tmp_111_mid1, i16 %tmp_111" [src/conv1.cpp:36]   --->   Operation 2052 'select' 'select_ln36_44' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2053 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375" [src/conv1.cpp:36]   --->   Operation 2053 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2054 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456" [src/conv1.cpp:36]   --->   Operation 2054 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2055 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382" [src/conv1.cpp:36]   --->   Operation 2055 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2056 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463" [src/conv1.cpp:36]   --->   Operation 2056 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_27 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_13)   --->   "%select_ln36_86 = select i1 %icmp_ln39, i5 4, i5 %empty_346" [src/conv1.cpp:36]   --->   Operation 2057 'select' 'select_ln36_86' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2058 [1/1] (0.79ns)   --->   "%p_mid110 = add i5 %zext_ln39_3, i5 4" [src/conv1.cpp:39]   --->   Operation 2058 'add' 'p_mid110' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2059 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_13 = select i1 %and_ln36, i5 %p_mid110, i5 %select_ln36_86" [src/conv1.cpp:39]   --->   Operation 2059 'select' 'select_ln39_13' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2060 [1/1] (0.00ns)   --->   "%select_ln39_43_cast = zext i5 %select_ln39_13" [src/conv1.cpp:39]   --->   Operation 2060 'zext' 'select_ln39_43_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2061 [1/1] (1.65ns)   --->   "%mul_ln54_247 = mul i11 %select_ln39_43_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 2061 'mul' 'mul_ln54_247' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2062 [1/1] (0.79ns)   --->   "%add_ln54_298 = add i11 %mul_ln54_244, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 2062 'add' 'add_ln54_298' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln54_91 = zext i11 %add_ln54_298" [src/conv1.cpp:54]   --->   Operation 2063 'zext' 'zext_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2064 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 2064 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2065 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 2065 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2066 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 2066 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2067 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_12)   --->   "%mul_ln54_8 = mul i32 %sext_ln54_16, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2067 'mul' 'mul_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2068 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_265, i17 0" [src/conv1.cpp:54]   --->   Operation 2068 'bitconcatenate' 'shl_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2069 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_12)   --->   "%sext_ln54_17 = sext i32 %mul_ln54_8" [src/conv1.cpp:54]   --->   Operation 2069 'sext' 'sext_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2070 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_12 = add i33 %shl_ln54_7, i33 %sext_ln54_17" [src/conv1.cpp:54]   --->   Operation 2070 'add' 'add_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2071 [1/1] (0.00ns)   --->   "%shl_ln54_12 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_272, i17 0" [src/conv1.cpp:54]   --->   Operation 2071 'bitconcatenate' 'shl_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2072 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_18)   --->   "%mul_ln54_15 = mul i32 %sext_ln54_30, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 2072 'mul' 'mul_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2073 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_18)   --->   "%sext_ln54_31 = sext i32 %mul_ln54_15" [src/conv1.cpp:54]   --->   Operation 2073 'sext' 'sext_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2074 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_18 = add i33 %shl_ln54_12, i33 %sext_ln54_31" [src/conv1.cpp:54]   --->   Operation 2074 'add' 'add_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2075 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_19)   --->   "%mul_ln54_16 = mul i32 %sext_ln54_32, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2075 'mul' 'mul_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2076 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588" [src/conv1.cpp:54]   --->   Operation 2076 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2077 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597" [src/conv1.cpp:54]   --->   Operation 2077 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2078 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606" [src/conv1.cpp:54]   --->   Operation 2078 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2079 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_22 = add i33 %shl_ln54_16, i33 %sext_ln54_41" [src/conv1.cpp:54]   --->   Operation 2079 'add' 'add_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_22, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2080 'partselect' 'tmp_278' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2081 [1/1] (0.00ns)   --->   "%shl_ln54_17 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_278, i17 0" [src/conv1.cpp:54]   --->   Operation 2081 'bitconcatenate' 'shl_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2082 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_23)   --->   "%mul_ln54_21 = mul i32 %sext_ln54_42, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 2082 'mul' 'mul_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2083 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_23)   --->   "%sext_ln54_43 = sext i32 %mul_ln54_21" [src/conv1.cpp:54]   --->   Operation 2083 'sext' 'sext_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2084 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_23 = add i33 %shl_ln54_17, i33 %sext_ln54_43" [src/conv1.cpp:54]   --->   Operation 2084 'add' 'add_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2085 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_24)   --->   "%mul_ln54_22 = mul i32 %sext_ln54_44, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2085 'mul' 'mul_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2086 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_25)   --->   "%mul_ln54_23 = mul i32 %sext_ln54_46, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2086 'mul' 'mul_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2087 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_410" [src/conv1.cpp:54]   --->   Operation 2087 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2088 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_419" [src/conv1.cpp:54]   --->   Operation 2088 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2089 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_428" [src/conv1.cpp:54]   --->   Operation 2089 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2090 [1/1] (0.47ns)   --->   "%tmp_184 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_266, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_267, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_268, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 2090 'mux' 'tmp_184' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln54_58 = sext i16 %tmp_184" [src/conv1.cpp:54]   --->   Operation 2091 'sext' 'sext_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2092 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_440" [src/conv1.cpp:54]   --->   Operation 2092 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2093 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_449" [src/conv1.cpp:54]   --->   Operation 2093 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2094 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_458" [src/conv1.cpp:54]   --->   Operation 2094 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2095 [1/1] (0.47ns)   --->   "%tmp_185 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_269, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_270, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_271, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2095 'mux' 'tmp_185' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2096 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_83)   --->   "%mul_ln54_88 = mul i32 %sext_ln54_16, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 2096 'mul' 'mul_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln54_77 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_345, i17 0" [src/conv1.cpp:54]   --->   Operation 2097 'bitconcatenate' 'shl_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2098 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_83)   --->   "%sext_ln54_169 = sext i32 %mul_ln54_88" [src/conv1.cpp:54]   --->   Operation 2098 'sext' 'sext_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2099 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_83 = add i33 %shl_ln54_77, i33 %sext_ln54_169" [src/conv1.cpp:54]   --->   Operation 2099 'add' 'add_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln54_100 = zext i9 %urem_ln54_8" [src/conv1.cpp:54]   --->   Operation 2100 'zext' 'zext_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2101 [1/1] (0.79ns)   --->   "%add_ln54_307 = add i11 %mul_ln54_243, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 2101 'add' 'add_ln54_307' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln54_102 = zext i11 %add_ln54_307" [src/conv1.cpp:54]   --->   Operation 2102 'zext' 'zext_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2103 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 2103 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2104 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 2104 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2105 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 2105 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2106 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94" [src/conv1.cpp:54]   --->   Operation 2106 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2107 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103" [src/conv1.cpp:54]   --->   Operation 2107 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2108 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112" [src/conv1.cpp:54]   --->   Operation 2108 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_27 : Operation 2109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_89 = add i33 %shl_ln54_83, i33 %sext_ln54_177" [src/conv1.cpp:54]   --->   Operation 2109 'add' 'add_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2110 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_90)   --->   "%mul_ln54_96 = mul i32 %sext_ln54_32, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 2110 'mul' 'mul_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_89, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2111 'partselect' 'tmp_353' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_95 = add i33 %shl_ln54_89, i33 %sext_ln54_185" [src/conv1.cpp:54]   --->   Operation 2112 'add' 'add_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2113 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_96)   --->   "%mul_ln54_103 = mul i32 %sext_ln54_46, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2113 'mul' 'mul_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_95, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2114 'partselect' 'tmp_360' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2115 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_101)   --->   "%mul_ln54_109 = mul i32 %sext_ln54_58, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2115 'mul' 'mul_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2116 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_160 = add i33 %shl_ln54_154, i33 %sext_ln54_266" [src/conv1.cpp:54]   --->   Operation 2116 'add' 'add_ln54_160' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2117 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_161)   --->   "%mul_ln54_176 = mul i32 %sext_ln54_32, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 2117 'mul' 'mul_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_160, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2118 'partselect' 'tmp_435' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2119 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_165 = add i33 %sext_ln54_272, i33 %sext_ln54_273" [src/conv1.cpp:54]   --->   Operation 2119 'add' 'add_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2120 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_166)   --->   "%mul_ln54_182 = mul i32 %sext_ln54_44, i32 %sext_ln36_20" [src/conv1.cpp:54]   --->   Operation 2120 'mul' 'mul_ln54_182' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_165, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2121 'partselect' 'tmp_440' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2122 [1/1] (0.00ns)   --->   "%shl_ln54_160 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_440, i17 0" [src/conv1.cpp:54]   --->   Operation 2122 'bitconcatenate' 'shl_ln54_160' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2123 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_166)   --->   "%sext_ln54_274 = sext i32 %mul_ln54_182" [src/conv1.cpp:54]   --->   Operation 2123 'sext' 'sext_ln54_274' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 2124 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_166 = add i33 %shl_ln54_160, i33 %sext_ln54_274" [src/conv1.cpp:54]   --->   Operation 2124 'add' 'add_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2125 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_167)   --->   "%mul_ln54_183 = mul i32 %sext_ln54_46, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 2125 'mul' 'mul_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.95>
ST_28 : Operation 2126 [1/1] (0.77ns)   --->   "%empty_306 = add i9 %empty, i9 43" [src/conv1.cpp:36]   --->   Operation 2126 'add' 'empty_306' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2127 [1/1] (0.00ns)   --->   "%p_cast53 = zext i9 %empty_306" [src/conv1.cpp:36]   --->   Operation 2127 'zext' 'p_cast53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2128 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast53" [src/conv1.cpp:36]   --->   Operation 2128 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2129 [1/1] (0.77ns)   --->   "%empty_313 = add i9 %empty, i9 50" [src/conv1.cpp:36]   --->   Operation 2129 'add' 'empty_313' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2130 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %empty_313" [src/conv1.cpp:36]   --->   Operation 2130 'zext' 'p_cast60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2131 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast60" [src/conv1.cpp:36]   --->   Operation 2131 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2132 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast53" [src/conv1.cpp:36]   --->   Operation 2132 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2133 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast60" [src/conv1.cpp:36]   --->   Operation 2133 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2134 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45" [src/conv1.cpp:36]   --->   Operation 2134 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2135 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126" [src/conv1.cpp:36]   --->   Operation 2135 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2136 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_51" [src/conv1.cpp:36]   --->   Operation 2136 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2137 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_132" [src/conv1.cpp:36]   --->   Operation 2137 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2138 [1/1] (0.42ns)   --->   "%tmp_118 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_262, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_263, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2138 'mux' 'tmp_118' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2139 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52" [src/conv1.cpp:36]   --->   Operation 2139 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2140 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133" [src/conv1.cpp:36]   --->   Operation 2140 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2141 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_58" [src/conv1.cpp:36]   --->   Operation 2141 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2142 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_139" [src/conv1.cpp:36]   --->   Operation 2142 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2143 [1/1] (0.42ns)   --->   "%tmp_125 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_276, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_277, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2143 'mux' 'tmp_125' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2144 [1/1] (0.77ns)   --->   "%empty_396 = add i9 %empty_352, i9 43" [src/conv1.cpp:36]   --->   Operation 2144 'add' 'empty_396' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2145 [1/1] (0.00ns)   --->   "%p_cast134 = zext i9 %empty_396" [src/conv1.cpp:36]   --->   Operation 2145 'zext' 'p_cast134' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2146 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast134" [src/conv1.cpp:36]   --->   Operation 2146 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2147 [1/1] (0.77ns)   --->   "%empty_403 = add i9 %empty_352, i9 50" [src/conv1.cpp:36]   --->   Operation 2147 'add' 'empty_403' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2148 [1/1] (0.00ns)   --->   "%p_cast141 = zext i9 %empty_403" [src/conv1.cpp:36]   --->   Operation 2148 'zext' 'p_cast141' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2149 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast141" [src/conv1.cpp:36]   --->   Operation 2149 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2150 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast134" [src/conv1.cpp:36]   --->   Operation 2150 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2151 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast141" [src/conv1.cpp:36]   --->   Operation 2151 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln36_29 = sext i16 %select_ln36_31" [src/conv1.cpp:36]   --->   Operation 2152 'sext' 'sext_ln36_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2153 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369" [src/conv1.cpp:36]   --->   Operation 2153 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2154 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450" [src/conv1.cpp:36]   --->   Operation 2154 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2155 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_375" [src/conv1.cpp:36]   --->   Operation 2155 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2156 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_456" [src/conv1.cpp:36]   --->   Operation 2156 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2157 [1/1] (0.42ns)   --->   "%tmp_118_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_586, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_587, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2157 'mux' 'tmp_118_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2158 [1/1] (0.35ns)   --->   "%select_ln36_51 = select i1 %icmp_ln39, i16 %tmp_118_mid1, i16 %tmp_118" [src/conv1.cpp:36]   --->   Operation 2158 'select' 'select_ln36_51' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2159 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376" [src/conv1.cpp:36]   --->   Operation 2159 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2160 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457" [src/conv1.cpp:36]   --->   Operation 2160 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2161 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_382" [src/conv1.cpp:36]   --->   Operation 2161 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2162 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_463" [src/conv1.cpp:36]   --->   Operation 2162 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_28 : Operation 2163 [1/1] (0.42ns)   --->   "%tmp_125_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_600, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_601, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2163 'mux' 'tmp_125_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2164 [1/1] (0.35ns)   --->   "%select_ln36_58 = select i1 %icmp_ln39, i16 %tmp_125_mid1, i16 %tmp_125" [src/conv1.cpp:36]   --->   Operation 2164 'select' 'select_ln36_58' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2165 [1/1] (0.79ns)   --->   "%add_ln54_264 = add i11 %mul_ln54_246, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2165 'add' 'add_ln54_264' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln54_49 = zext i11 %add_ln54_264" [src/conv1.cpp:54]   --->   Operation 2166 'zext' 'zext_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2167 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2167 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2168 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2168 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2169 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2169 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2170 [1/1] (0.79ns)   --->   "%add_ln54_281 = add i11 %mul_ln54_245, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 2170 'add' 'add_ln54_281' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln54_70 = zext i11 %add_ln54_281" [src/conv1.cpp:54]   --->   Operation 2171 'zext' 'zext_ln54_70' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2172 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 2172 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2173 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 2173 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2174 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 2174 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2175 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_12 = add i33 %shl_ln54_7, i33 %sext_ln54_17" [src/conv1.cpp:54]   --->   Operation 2175 'add' 'add_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2176 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_12, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2176 'partselect' 'tmp_266' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i16 %tmp_159" [src/conv1.cpp:57]   --->   Operation 2177 'sext' 'sext_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i16 %tmp_266" [src/conv1.cpp:57]   --->   Operation 2178 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2179 [1/1] (0.85ns)   --->   "%sub_ln57 = sub i17 0, i17 %sext_ln57" [src/conv1.cpp:57]   --->   Operation 2179 'sub' 'sub_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2180 [1/1] (0.86ns)   --->   "%icmp_ln57 = icmp_eq  i17 %sext_ln57_1, i17 %sub_ln57" [src/conv1.cpp:57]   --->   Operation 2180 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2181 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.end.i.i, void %if.then.i.i" [src/conv1.cpp:57]   --->   Operation 2181 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2182 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01062, void %V32.i.i25.i.i86.case.11063" [src/conv1.cpp:57]   --->   Operation 2182 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 2183 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 2183 'store' 'store_ln57' <Predicate = (!icmp_ln36 & icmp_ln57 & !tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_28 : Operation 2184 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1061" [src/conv1.cpp:57]   --->   Operation 2184 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57 & !tmp_161)> <Delay = 0.00>
ST_28 : Operation 2185 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 2185 'store' 'store_ln57' <Predicate = (!icmp_ln36 & icmp_ln57 & tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_28 : Operation 2186 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1061" [src/conv1.cpp:57]   --->   Operation 2186 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57 & tmp_161)> <Delay = 0.00>
ST_28 : Operation 2187 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i" [src/conv1.cpp:57]   --->   Operation 2187 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 2188 [1/1] (0.85ns)   --->   "%add_ln57 = add i16 %tmp_266, i16 %tmp_159" [src/conv1.cpp:57]   --->   Operation 2188 'add' 'add_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2189 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0, void %V32.i.i25.i.i86.case.1" [src/conv1.cpp:57]   --->   Operation 2189 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2190 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_18 = add i33 %shl_ln54_12, i33 %sext_ln54_31" [src/conv1.cpp:54]   --->   Operation 2190 'add' 'add_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_18, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2191 'partselect' 'tmp_273' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2192 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_19)   --->   "%mul_ln54_16 = mul i32 %sext_ln54_32, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2192 'mul' 'mul_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2193 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_588" [src/conv1.cpp:54]   --->   Operation 2193 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2194 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_597" [src/conv1.cpp:54]   --->   Operation 2194 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2195 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_606" [src/conv1.cpp:54]   --->   Operation 2195 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2196 [1/1] (0.47ns)   --->   "%tmp_171 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_339, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_340, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2196 'mux' 'tmp_171' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln54_34 = sext i16 %tmp_171" [src/conv1.cpp:54]   --->   Operation 2197 'sext' 'sext_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_23 = add i33 %shl_ln54_17, i33 %sext_ln54_43" [src/conv1.cpp:54]   --->   Operation 2198 'add' 'add_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_23, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2199 'partselect' 'tmp_279' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2200 [1/1] (0.00ns)   --->   "%shl_ln54_18 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_279, i17 0" [src/conv1.cpp:54]   --->   Operation 2200 'bitconcatenate' 'shl_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2201 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_24)   --->   "%mul_ln54_22 = mul i32 %sext_ln54_44, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2201 'mul' 'mul_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2202 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_24)   --->   "%sext_ln54_45 = sext i32 %mul_ln54_22" [src/conv1.cpp:54]   --->   Operation 2202 'sext' 'sext_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2203 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_24 = add i33 %shl_ln54_18, i33 %sext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2203 'add' 'add_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2204 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_25)   --->   "%mul_ln54_23 = mul i32 %sext_ln54_46, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2204 'mul' 'mul_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2205 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529" [src/conv1.cpp:54]   --->   Operation 2205 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2206 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538" [src/conv1.cpp:54]   --->   Operation 2206 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2207 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547" [src/conv1.cpp:54]   --->   Operation 2207 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln54_56 = sext i16 %tmp_183" [src/conv1.cpp:54]   --->   Operation 2208 'sext' 'sext_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2209 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_29)   --->   "%mul_ln54_28 = mul i32 %sext_ln54_56, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2209 'mul' 'mul_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln54_60 = sext i16 %tmp_185" [src/conv1.cpp:54]   --->   Operation 2210 'sext' 'sext_ln54_60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2211 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470" [src/conv1.cpp:54]   --->   Operation 2211 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2212 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479" [src/conv1.cpp:54]   --->   Operation 2212 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2213 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488" [src/conv1.cpp:54]   --->   Operation 2213 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2214 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_83 = add i33 %shl_ln54_77, i33 %sext_ln54_169" [src/conv1.cpp:54]   --->   Operation 2214 'add' 'add_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2215 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_94" [src/conv1.cpp:54]   --->   Operation 2215 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2216 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_103" [src/conv1.cpp:54]   --->   Operation 2216 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2217 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_112" [src/conv1.cpp:54]   --->   Operation 2217 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_28 : Operation 2218 [1/1] (0.47ns)   --->   "%tmp_236 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_120, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_121, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_122, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 2218 'mux' 'tmp_236' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln54_170 = sext i16 %tmp_236" [src/conv1.cpp:54]   --->   Operation 2219 'sext' 'sext_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2220 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_84)   --->   "%mul_ln54_89 = mul i32 %sext_ln54_170, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2220 'mul' 'mul_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_83, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2221 'partselect' 'tmp_347' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2222 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_90)   --->   "%mul_ln54_96 = mul i32 %sext_ln54_32, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 2222 'mul' 'mul_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2223 [1/1] (0.00ns)   --->   "%shl_ln54_84 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_353, i17 0" [src/conv1.cpp:54]   --->   Operation 2223 'bitconcatenate' 'shl_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2224 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_90)   --->   "%sext_ln54_178 = sext i32 %mul_ln54_96" [src/conv1.cpp:54]   --->   Operation 2224 'sext' 'sext_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2225 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_90 = add i33 %shl_ln54_84, i33 %sext_ln54_178" [src/conv1.cpp:54]   --->   Operation 2225 'add' 'add_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2226 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_96)   --->   "%mul_ln54_103 = mul i32 %sext_ln54_46, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2226 'mul' 'mul_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2227 [1/1] (0.00ns)   --->   "%shl_ln54_90 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_360, i17 0" [src/conv1.cpp:54]   --->   Operation 2227 'bitconcatenate' 'shl_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2228 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_96)   --->   "%sext_ln54_186 = sext i32 %mul_ln54_103" [src/conv1.cpp:54]   --->   Operation 2228 'sext' 'sext_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2229 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_96 = add i33 %shl_ln54_90, i33 %sext_ln54_186" [src/conv1.cpp:54]   --->   Operation 2229 'add' 'add_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2230 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_101)   --->   "%mul_ln54_109 = mul i32 %sext_ln54_58, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2230 'mul' 'mul_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2231 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_102)   --->   "%mul_ln54_110 = mul i32 %sext_ln54_60, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2231 'mul' 'mul_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2232 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_155)   --->   "%mul_ln54_169 = mul i32 %sext_ln54_170, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 2232 'mul' 'mul_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln54_121 = zext i9 %add_ln52_8" [src/conv1.cpp:54]   --->   Operation 2233 'zext' 'zext_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2234 [1/1] (2.14ns)   --->   "%mul_ln54_260 = mul i19 %zext_ln54_121, i19 745" [src/conv1.cpp:54]   --->   Operation 2234 'mul' 'mul_ln54_260' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2235 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_260, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 2235 'partselect' 'trunc_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2236 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_161)   --->   "%mul_ln54_176 = mul i32 %sext_ln54_32, i32 %sext_ln36_14" [src/conv1.cpp:54]   --->   Operation 2236 'mul' 'mul_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2237 [1/1] (0.00ns)   --->   "%shl_ln54_155 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_435, i17 0" [src/conv1.cpp:54]   --->   Operation 2237 'bitconcatenate' 'shl_ln54_155' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2238 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_161)   --->   "%sext_ln54_267 = sext i32 %mul_ln54_176" [src/conv1.cpp:54]   --->   Operation 2238 'sext' 'sext_ln54_267' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2239 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_161 = add i33 %shl_ln54_155, i33 %sext_ln54_267" [src/conv1.cpp:54]   --->   Operation 2239 'add' 'add_ln54_161' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2240 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_162)   --->   "%mul_ln54_177 = mul i32 %sext_ln54_34, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 2240 'mul' 'mul_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2241 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_166 = add i33 %shl_ln54_160, i33 %sext_ln54_274" [src/conv1.cpp:54]   --->   Operation 2241 'add' 'add_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2242 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_167)   --->   "%mul_ln54_183 = mul i32 %sext_ln54_46, i32 %sext_ln36_21" [src/conv1.cpp:54]   --->   Operation 2242 'mul' 'mul_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_166, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2243 'partselect' 'tmp_441' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2244 [1/1] (0.00ns)   --->   "%shl_ln54_161 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_441, i17 0" [src/conv1.cpp:54]   --->   Operation 2244 'bitconcatenate' 'shl_ln54_161' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2245 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_167)   --->   "%sext_ln54_275 = sext i32 %mul_ln54_183" [src/conv1.cpp:54]   --->   Operation 2245 'sext' 'sext_ln54_275' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 2246 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_167 = add i33 %shl_ln54_161, i33 %sext_ln54_275" [src/conv1.cpp:54]   --->   Operation 2246 'add' 'add_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.02>
ST_29 : Operation 2247 [1/1] (0.77ns)   --->   "%empty_317 = add i9 %empty, i9 54" [src/conv1.cpp:36]   --->   Operation 2247 'add' 'empty_317' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2248 [1/1] (0.00ns)   --->   "%p_cast64 = zext i9 %empty_317" [src/conv1.cpp:36]   --->   Operation 2248 'zext' 'p_cast64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2249 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast64" [src/conv1.cpp:36]   --->   Operation 2249 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2250 [1/1] (0.77ns)   --->   "%empty_320 = add i9 %empty, i9 57" [src/conv1.cpp:36]   --->   Operation 2250 'add' 'empty_320' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2251 [1/1] (0.00ns)   --->   "%p_cast67 = zext i9 %empty_320" [src/conv1.cpp:36]   --->   Operation 2251 'zext' 'p_cast67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2252 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast67" [src/conv1.cpp:36]   --->   Operation 2252 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2253 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast64" [src/conv1.cpp:36]   --->   Operation 2253 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast67" [src/conv1.cpp:36]   --->   Operation 2254 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2255 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_45" [src/conv1.cpp:36]   --->   Operation 2255 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2256 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_126" [src/conv1.cpp:36]   --->   Operation 2256 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2257 [1/1] (0.42ns)   --->   "%tmp_112 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_250, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_251, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2257 'mux' 'tmp_112' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2258 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_52" [src/conv1.cpp:36]   --->   Operation 2258 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2259 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_133" [src/conv1.cpp:36]   --->   Operation 2259 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2260 [1/1] (0.42ns)   --->   "%tmp_119 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_264, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_265, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2260 'mux' 'tmp_119' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2261 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56" [src/conv1.cpp:36]   --->   Operation 2261 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2262 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137" [src/conv1.cpp:36]   --->   Operation 2262 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2263 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59" [src/conv1.cpp:36]   --->   Operation 2263 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2264 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140" [src/conv1.cpp:36]   --->   Operation 2264 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2265 [1/1] (0.77ns)   --->   "%empty_407 = add i9 %empty_352, i9 54" [src/conv1.cpp:36]   --->   Operation 2265 'add' 'empty_407' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2266 [1/1] (0.00ns)   --->   "%p_cast145 = zext i9 %empty_407" [src/conv1.cpp:36]   --->   Operation 2266 'zext' 'p_cast145' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2267 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast145" [src/conv1.cpp:36]   --->   Operation 2267 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2268 [1/1] (0.77ns)   --->   "%empty_410 = add i9 %empty_352, i9 57" [src/conv1.cpp:36]   --->   Operation 2268 'add' 'empty_410' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2269 [1/1] (0.00ns)   --->   "%p_cast148 = zext i9 %empty_410" [src/conv1.cpp:36]   --->   Operation 2269 'zext' 'p_cast148' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2270 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast148" [src/conv1.cpp:36]   --->   Operation 2270 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2271 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast145" [src/conv1.cpp:36]   --->   Operation 2271 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2272 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast148" [src/conv1.cpp:36]   --->   Operation 2272 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln36_27 = sext i16 %select_ln36_29" [src/conv1.cpp:36]   --->   Operation 2273 'sext' 'sext_ln36_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln36_30 = sext i16 %select_ln36_32" [src/conv1.cpp:36]   --->   Operation 2274 'sext' 'sext_ln36_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2275 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_369" [src/conv1.cpp:36]   --->   Operation 2275 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2276 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_450" [src/conv1.cpp:36]   --->   Operation 2276 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2277 [1/1] (0.42ns)   --->   "%tmp_112_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_574, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_575, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2277 'mux' 'tmp_112_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2278 [1/1] (0.35ns)   --->   "%select_ln36_45 = select i1 %icmp_ln39, i16 %tmp_112_mid1, i16 %tmp_112" [src/conv1.cpp:36]   --->   Operation 2278 'select' 'select_ln36_45' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2279 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_376" [src/conv1.cpp:36]   --->   Operation 2279 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2280 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_457" [src/conv1.cpp:36]   --->   Operation 2280 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2281 [1/1] (0.42ns)   --->   "%tmp_119_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_588, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_589, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2281 'mux' 'tmp_119_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2282 [1/1] (0.35ns)   --->   "%select_ln36_52 = select i1 %icmp_ln39, i16 %tmp_119_mid1, i16 %tmp_119" [src/conv1.cpp:36]   --->   Operation 2282 'select' 'select_ln36_52' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2283 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380" [src/conv1.cpp:36]   --->   Operation 2283 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2284 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461" [src/conv1.cpp:36]   --->   Operation 2284 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2285 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383" [src/conv1.cpp:36]   --->   Operation 2285 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2286 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464" [src/conv1.cpp:36]   --->   Operation 2286 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_29 : Operation 2287 [1/1] (0.79ns)   --->   "%add_ln54_228 = add i11 %mul_ln54_246, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 2287 'add' 'add_ln54_228' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i11 %add_ln54_228" [src/conv1.cpp:54]   --->   Operation 2288 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2289 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 2289 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2290 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 2290 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2291 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 2291 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2292 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 2292 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_29 : Operation 2293 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit" [src/conv1.cpp:57]   --->   Operation 2293 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 0.00>
ST_29 : Operation 2294 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 2294 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_29 : Operation 2295 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit" [src/conv1.cpp:57]   --->   Operation 2295 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 0.00>
ST_29 : Operation 2296 [1/1] (0.00ns)   --->   "%shl_ln54_13 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_273, i17 0" [src/conv1.cpp:54]   --->   Operation 2296 'bitconcatenate' 'shl_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2297 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_19)   --->   "%mul_ln54_16 = mul i32 %sext_ln54_32, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2297 'mul' 'mul_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2298 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_19)   --->   "%sext_ln54_33 = sext i32 %mul_ln54_16" [src/conv1.cpp:54]   --->   Operation 2298 'sext' 'sext_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2299 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_19 = add i33 %shl_ln54_13, i33 %sext_ln54_33" [src/conv1.cpp:54]   --->   Operation 2299 'add' 'add_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2300 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_24 = add i33 %shl_ln54_18, i33 %sext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2300 'add' 'add_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2301 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_24, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2301 'partselect' 'tmp_280' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2302 [1/1] (0.00ns)   --->   "%shl_ln54_19 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_280, i17 0" [src/conv1.cpp:54]   --->   Operation 2302 'bitconcatenate' 'shl_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2303 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_25)   --->   "%mul_ln54_23 = mul i32 %sext_ln54_46, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2303 'mul' 'mul_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2304 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_25)   --->   "%sext_ln54_47 = sext i32 %mul_ln54_23" [src/conv1.cpp:54]   --->   Operation 2304 'sext' 'sext_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2305 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_25 = add i33 %shl_ln54_19, i33 %sext_ln54_47" [src/conv1.cpp:54]   --->   Operation 2305 'add' 'add_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2306 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_529" [src/conv1.cpp:54]   --->   Operation 2306 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2307 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_538" [src/conv1.cpp:54]   --->   Operation 2307 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2308 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_547" [src/conv1.cpp:54]   --->   Operation 2308 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2309 [1/1] (0.47ns)   --->   "%tmp_179 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_305, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_306, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_307, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 2309 'mux' 'tmp_179' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln54_48 = sext i16 %tmp_179" [src/conv1.cpp:54]   --->   Operation 2310 'sext' 'sext_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2311 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344" [src/conv1.cpp:54]   --->   Operation 2311 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2312 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353" [src/conv1.cpp:54]   --->   Operation 2312 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2313 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362" [src/conv1.cpp:54]   --->   Operation 2313 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2314 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_29)   --->   "%mul_ln54_28 = mul i32 %sext_ln54_56, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2314 'mul' 'mul_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2315 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_30)   --->   "%mul_ln54_29 = mul i32 %sext_ln54_58, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2315 'mul' 'mul_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2316 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_470" [src/conv1.cpp:54]   --->   Operation 2316 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2317 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_479" [src/conv1.cpp:54]   --->   Operation 2317 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2318 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_488" [src/conv1.cpp:54]   --->   Operation 2318 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2319 [1/1] (0.47ns)   --->   "%tmp_186 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_272, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_273, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_274, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 2319 'mux' 'tmp_186' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln54_62 = sext i16 %tmp_186" [src/conv1.cpp:54]   --->   Operation 2320 'sext' 'sext_ln54_62' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2321 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_84)   --->   "%mul_ln54_89 = mul i32 %sext_ln54_170, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2321 'mul' 'mul_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2322 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_90 = add i33 %shl_ln54_84, i33 %sext_ln54_178" [src/conv1.cpp:54]   --->   Operation 2322 'add' 'add_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2323 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_90, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2323 'partselect' 'tmp_355' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_96 = add i33 %shl_ln54_90, i33 %sext_ln54_186" [src/conv1.cpp:54]   --->   Operation 2324 'add' 'add_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2325 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_97)   --->   "%mul_ln54_104 = mul i32 %sext_ln54_48, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2325 'mul' 'mul_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_96, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2326 'partselect' 'tmp_361' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2327 [1/1] (2.38ns)   --->   "%mul_ln54_108 = mul i32 %sext_ln54_56, i32 %sext_ln36_27" [src/conv1.cpp:54]   --->   Operation 2327 'mul' 'mul_ln54_108' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2328 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_101)   --->   "%mul_ln54_109 = mul i32 %sext_ln54_58, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2328 'mul' 'mul_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_108, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 2329 'partselect' 'tmp_366' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2330 [1/1] (0.00ns)   --->   "%shl_ln54_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_366, i17 0" [src/conv1.cpp:54]   --->   Operation 2330 'bitconcatenate' 'shl_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln54_192 = sext i32 %shl_ln54_95" [src/conv1.cpp:54]   --->   Operation 2331 'sext' 'sext_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2332 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_101)   --->   "%sext_ln54_193 = sext i32 %mul_ln54_109" [src/conv1.cpp:54]   --->   Operation 2332 'sext' 'sext_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2333 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_101 = add i33 %sext_ln54_192, i33 %sext_ln54_193" [src/conv1.cpp:54]   --->   Operation 2333 'add' 'add_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2334 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_102)   --->   "%mul_ln54_110 = mul i32 %sext_ln54_60, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2334 'mul' 'mul_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2335 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_103)   --->   "%mul_ln54_111 = mul i32 %sext_ln54_62, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2335 'mul' 'mul_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2336 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_155)   --->   "%mul_ln54_169 = mul i32 %sext_ln54_170, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 2336 'mul' 'mul_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln54_111 = zext i9 %urem_ln54_9" [src/conv1.cpp:54]   --->   Operation 2337 'zext' 'zext_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2338 [1/1] (0.79ns)   --->   "%add_ln54_316 = add i11 %mul_ln54_243, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 2338 'add' 'add_ln54_316' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln54_113 = zext i11 %add_ln54_316" [src/conv1.cpp:54]   --->   Operation 2339 'zext' 'zext_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2340 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 2340 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2341 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 2341 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2342 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 2342 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2343 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38" [src/conv1.cpp:54]   --->   Operation 2343 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2344 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47" [src/conv1.cpp:54]   --->   Operation 2344 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2345 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56" [src/conv1.cpp:54]   --->   Operation 2345 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_29 : Operation 2346 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_161 = add i33 %shl_ln54_155, i33 %sext_ln54_267" [src/conv1.cpp:54]   --->   Operation 2346 'add' 'add_ln54_161' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2347 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_162)   --->   "%mul_ln54_177 = mul i32 %sext_ln54_34, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 2347 'mul' 'mul_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_161, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2348 'partselect' 'tmp_436' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2349 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_167 = add i33 %shl_ln54_161, i33 %sext_ln54_275" [src/conv1.cpp:54]   --->   Operation 2349 'add' 'add_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2350 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_168)   --->   "%mul_ln54_184 = mul i32 %sext_ln54_48, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2350 'mul' 'mul_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_167, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2351 'partselect' 'tmp_443' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2352 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_173)   --->   "%mul_ln54_190 = mul i32 %sext_ln54_60, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2352 'mul' 'mul_ln54_190' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 4.73>
ST_30 : Operation 2353 [1/1] (0.77ns)   --->   "%empty_307 = add i9 %empty, i9 44" [src/conv1.cpp:36]   --->   Operation 2353 'add' 'empty_307' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2354 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_307" [src/conv1.cpp:36]   --->   Operation 2354 'zext' 'p_cast54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2355 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast54" [src/conv1.cpp:36]   --->   Operation 2355 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2356 [1/1] (0.77ns)   --->   "%empty_327 = add i9 %empty, i9 64" [src/conv1.cpp:36]   --->   Operation 2356 'add' 'empty_327' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2357 [1/1] (0.00ns)   --->   "%p_cast74 = zext i9 %empty_327" [src/conv1.cpp:36]   --->   Operation 2357 'zext' 'p_cast74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2358 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast74" [src/conv1.cpp:36]   --->   Operation 2358 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2359 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast54" [src/conv1.cpp:36]   --->   Operation 2359 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2360 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast74" [src/conv1.cpp:36]   --->   Operation 2360 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2361 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46" [src/conv1.cpp:36]   --->   Operation 2361 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2362 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127" [src/conv1.cpp:36]   --->   Operation 2362 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2363 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_56" [src/conv1.cpp:36]   --->   Operation 2363 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2364 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_137" [src/conv1.cpp:36]   --->   Operation 2364 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2365 [1/1] (0.42ns)   --->   "%tmp_123 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_272, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_273, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2365 'mux' 'tmp_123' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2366 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_59" [src/conv1.cpp:36]   --->   Operation 2366 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2367 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_140" [src/conv1.cpp:36]   --->   Operation 2367 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2368 [1/1] (0.42ns)   --->   "%tmp_126 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_278, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_279, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2368 'mux' 'tmp_126' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2369 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66" [src/conv1.cpp:36]   --->   Operation 2369 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2370 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147" [src/conv1.cpp:36]   --->   Operation 2370 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2371 [1/1] (0.77ns)   --->   "%empty_397 = add i9 %empty_352, i9 44" [src/conv1.cpp:36]   --->   Operation 2371 'add' 'empty_397' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2372 [1/1] (0.00ns)   --->   "%p_cast135 = zext i9 %empty_397" [src/conv1.cpp:36]   --->   Operation 2372 'zext' 'p_cast135' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2373 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast135" [src/conv1.cpp:36]   --->   Operation 2373 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2374 [1/1] (0.77ns)   --->   "%empty_417 = add i9 %empty_352, i9 64" [src/conv1.cpp:36]   --->   Operation 2374 'add' 'empty_417' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2375 [1/1] (0.00ns)   --->   "%p_cast155 = zext i9 %empty_417" [src/conv1.cpp:36]   --->   Operation 2375 'zext' 'p_cast155' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2376 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast155" [src/conv1.cpp:36]   --->   Operation 2376 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2377 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast135" [src/conv1.cpp:36]   --->   Operation 2377 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2378 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast155" [src/conv1.cpp:36]   --->   Operation 2378 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln36_24 = sext i16 %select_ln36_26" [src/conv1.cpp:36]   --->   Operation 2379 'sext' 'sext_ln36_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2380 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370" [src/conv1.cpp:36]   --->   Operation 2380 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2381 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451" [src/conv1.cpp:36]   --->   Operation 2381 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2382 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_380" [src/conv1.cpp:36]   --->   Operation 2382 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2383 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_461" [src/conv1.cpp:36]   --->   Operation 2383 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2384 [1/1] (0.42ns)   --->   "%tmp_123_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_596, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_597, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2384 'mux' 'tmp_123_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2385 [1/1] (0.35ns)   --->   "%select_ln36_56 = select i1 %icmp_ln39, i16 %tmp_123_mid1, i16 %tmp_123" [src/conv1.cpp:36]   --->   Operation 2385 'select' 'select_ln36_56' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2386 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_383" [src/conv1.cpp:36]   --->   Operation 2386 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2387 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_464" [src/conv1.cpp:36]   --->   Operation 2387 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2388 [1/1] (0.42ns)   --->   "%tmp_126_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_602, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_603, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2388 'mux' 'tmp_126_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2389 [1/1] (0.35ns)   --->   "%select_ln36_59 = select i1 %icmp_ln39, i16 %tmp_126_mid1, i16 %tmp_126" [src/conv1.cpp:36]   --->   Operation 2389 'select' 'select_ln36_59' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2390 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390" [src/conv1.cpp:36]   --->   Operation 2390 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2391 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471" [src/conv1.cpp:36]   --->   Operation 2391 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_30 : Operation 2392 [1/1] (0.79ns)   --->   "%add_ln54_238 = add i11 %mul_ln54_247, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 2392 'add' 'add_ln54_238' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i11 %add_ln54_238" [src/conv1.cpp:54]   --->   Operation 2393 'zext' 'zext_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2394 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_17" [src/conv1.cpp:54]   --->   Operation 2394 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2395 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_17" [src/conv1.cpp:54]   --->   Operation 2395 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2396 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_17" [src/conv1.cpp:54]   --->   Operation 2396 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2397 [1/1] (0.79ns)   --->   "%add_ln54_290 = add i11 %mul_ln54_245, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 2397 'add' 'add_ln54_290' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln54_81 = zext i11 %add_ln54_290" [src/conv1.cpp:54]   --->   Operation 2398 'zext' 'zext_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2399 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 2399 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2400 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 2400 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2401 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 2401 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2402 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_19 = add i33 %shl_ln54_13, i33 %sext_ln54_33" [src/conv1.cpp:54]   --->   Operation 2402 'add' 'add_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_19, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2403 'partselect' 'tmp_274' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2404 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_25 = add i33 %shl_ln54_19, i33 %sext_ln54_47" [src/conv1.cpp:54]   --->   Operation 2404 'add' 'add_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_25, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2405 'partselect' 'tmp_281' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2406 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_26)   --->   "%mul_ln54_24 = mul i32 %sext_ln54_48, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2406 'mul' 'mul_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2407 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559" [src/conv1.cpp:54]   --->   Operation 2407 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2408 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568" [src/conv1.cpp:54]   --->   Operation 2408 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2409 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577" [src/conv1.cpp:54]   --->   Operation 2409 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2410 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_344" [src/conv1.cpp:54]   --->   Operation 2410 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2411 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_353" [src/conv1.cpp:54]   --->   Operation 2411 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2412 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_362" [src/conv1.cpp:54]   --->   Operation 2412 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2413 [1/1] (0.47ns)   --->   "%tmp_182 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_261, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_262, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 2413 'mux' 'tmp_182' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln54_54 = sext i16 %tmp_182" [src/conv1.cpp:54]   --->   Operation 2414 'sext' 'sext_ln54_54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2415 [1/1] (2.38ns)   --->   "%mul_ln54_27 = mul i32 %sext_ln54_54, i32 %sext_ln36_27" [src/conv1.cpp:54]   --->   Operation 2415 'mul' 'mul_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_27, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 2416 'partselect' 'tmp_285' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2417 [1/1] (0.00ns)   --->   "%shl_ln54_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_285, i17 0" [src/conv1.cpp:54]   --->   Operation 2417 'bitconcatenate' 'shl_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln54_55 = sext i32 %shl_ln54_23" [src/conv1.cpp:54]   --->   Operation 2418 'sext' 'sext_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2419 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_29)   --->   "%mul_ln54_28 = mul i32 %sext_ln54_56, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2419 'mul' 'mul_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2420 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_29)   --->   "%sext_ln54_57 = sext i32 %mul_ln54_28" [src/conv1.cpp:54]   --->   Operation 2420 'sext' 'sext_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2421 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_29 = add i33 %sext_ln54_55, i33 %sext_ln54_57" [src/conv1.cpp:54]   --->   Operation 2421 'add' 'add_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2422 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_30)   --->   "%mul_ln54_29 = mul i32 %sext_ln54_58, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2422 'mul' 'mul_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2423 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_31)   --->   "%mul_ln54_30 = mul i32 %sext_ln54_60, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2423 'mul' 'mul_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2424 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379" [src/conv1.cpp:54]   --->   Operation 2424 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2425 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388" [src/conv1.cpp:54]   --->   Operation 2425 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2426 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397" [src/conv1.cpp:54]   --->   Operation 2426 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2427 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_84)   --->   "%mul_ln54_89 = mul i32 %sext_ln54_170, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2427 'mul' 'mul_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2428 [1/1] (0.00ns)   --->   "%shl_ln54_78 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_347, i17 0" [src/conv1.cpp:54]   --->   Operation 2428 'bitconcatenate' 'shl_ln54_78' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2429 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_84)   --->   "%sext_ln54_171 = sext i32 %mul_ln54_89" [src/conv1.cpp:54]   --->   Operation 2429 'sext' 'sext_ln54_171' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2430 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_84 = add i33 %shl_ln54_78, i33 %sext_ln54_171" [src/conv1.cpp:54]   --->   Operation 2430 'add' 'add_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2431 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_91)   --->   "%mul_ln54_97 = mul i32 %sext_ln54_34, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2431 'mul' 'mul_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2432 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_97)   --->   "%mul_ln54_104 = mul i32 %sext_ln54_48, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2432 'mul' 'mul_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2433 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_101 = add i33 %sext_ln54_192, i33 %sext_ln54_193" [src/conv1.cpp:54]   --->   Operation 2433 'add' 'add_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2434 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_102)   --->   "%mul_ln54_110 = mul i32 %sext_ln54_60, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2434 'mul' 'mul_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_101, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2435 'partselect' 'tmp_367' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2436 [1/1] (0.00ns)   --->   "%shl_ln54_96 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_367, i17 0" [src/conv1.cpp:54]   --->   Operation 2436 'bitconcatenate' 'shl_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2437 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_102)   --->   "%sext_ln54_194 = sext i32 %mul_ln54_110" [src/conv1.cpp:54]   --->   Operation 2437 'sext' 'sext_ln54_194' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2438 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_102 = add i33 %shl_ln54_96, i33 %sext_ln54_194" [src/conv1.cpp:54]   --->   Operation 2438 'add' 'add_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2439 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_103)   --->   "%mul_ln54_111 = mul i32 %sext_ln54_62, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2439 'mul' 'mul_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2440 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_155)   --->   "%mul_ln54_169 = mul i32 %sext_ln54_170, i32 %sext_ln36_7" [src/conv1.cpp:54]   --->   Operation 2440 'mul' 'mul_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2441 [1/1] (0.00ns)   --->   "%shl_ln54_149 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_428, i17 0" [src/conv1.cpp:54]   --->   Operation 2441 'bitconcatenate' 'shl_ln54_149' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2442 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_155)   --->   "%sext_ln54_259 = sext i32 %mul_ln54_169" [src/conv1.cpp:54]   --->   Operation 2442 'sext' 'sext_ln54_259' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2443 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_155 = add i33 %shl_ln54_149, i33 %sext_ln54_259" [src/conv1.cpp:54]   --->   Operation 2443 'add' 'add_ln54_155' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2444 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_38" [src/conv1.cpp:54]   --->   Operation 2444 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2445 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_47" [src/conv1.cpp:54]   --->   Operation 2445 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2446 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_56" [src/conv1.cpp:54]   --->   Operation 2446 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_30 : Operation 2447 [1/1] (0.47ns)   --->   "%tmp_246 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_64, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_65, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_66, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 2447 'mux' 'tmp_246' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln54_260 = sext i16 %tmp_246" [src/conv1.cpp:54]   --->   Operation 2448 'sext' 'sext_ln54_260' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2449 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_156)   --->   "%mul_ln54_170 = mul i32 %sext_ln54_260, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2449 'mul' 'mul_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2450 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_162)   --->   "%mul_ln54_177 = mul i32 %sext_ln54_34, i32 %sext_ln36_15" [src/conv1.cpp:54]   --->   Operation 2450 'mul' 'mul_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2451 [1/1] (0.00ns)   --->   "%shl_ln54_156 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_436, i17 0" [src/conv1.cpp:54]   --->   Operation 2451 'bitconcatenate' 'shl_ln54_156' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2452 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_162)   --->   "%sext_ln54_268 = sext i32 %mul_ln54_177" [src/conv1.cpp:54]   --->   Operation 2452 'sext' 'sext_ln54_268' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2453 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_162 = add i33 %shl_ln54_156, i33 %sext_ln54_268" [src/conv1.cpp:54]   --->   Operation 2453 'add' 'add_ln54_162' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2454 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_168)   --->   "%mul_ln54_184 = mul i32 %sext_ln54_48, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2454 'mul' 'mul_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2455 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_173)   --->   "%mul_ln54_190 = mul i32 %sext_ln54_60, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2455 'mul' 'mul_ln54_190' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2456 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_174)   --->   "%mul_ln54_191 = mul i32 %sext_ln54_62, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2456 'mul' 'mul_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 3.02>
ST_31 : Operation 2457 [1/1] (0.77ns)   --->   "%empty_314 = add i9 %empty, i9 51" [src/conv1.cpp:36]   --->   Operation 2457 'add' 'empty_314' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2458 [1/1] (0.00ns)   --->   "%p_cast61 = zext i9 %empty_314" [src/conv1.cpp:36]   --->   Operation 2458 'zext' 'p_cast61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2459 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast61" [src/conv1.cpp:36]   --->   Operation 2459 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2460 [1/1] (0.77ns)   --->   "%empty_321 = add i9 %empty, i9 58" [src/conv1.cpp:36]   --->   Operation 2460 'add' 'empty_321' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2461 [1/1] (0.00ns)   --->   "%p_cast68 = zext i9 %empty_321" [src/conv1.cpp:36]   --->   Operation 2461 'zext' 'p_cast68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2462 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast68" [src/conv1.cpp:36]   --->   Operation 2462 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2463 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast61" [src/conv1.cpp:36]   --->   Operation 2463 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2464 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast68" [src/conv1.cpp:36]   --->   Operation 2464 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2465 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_46" [src/conv1.cpp:36]   --->   Operation 2465 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2466 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_127" [src/conv1.cpp:36]   --->   Operation 2466 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2467 [1/1] (0.42ns)   --->   "%tmp_113 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_252, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_253, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2467 'mux' 'tmp_113' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2468 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53" [src/conv1.cpp:36]   --->   Operation 2468 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2469 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134" [src/conv1.cpp:36]   --->   Operation 2469 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2470 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60" [src/conv1.cpp:36]   --->   Operation 2470 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2471 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141" [src/conv1.cpp:36]   --->   Operation 2471 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2472 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_66" [src/conv1.cpp:36]   --->   Operation 2472 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2473 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_147" [src/conv1.cpp:36]   --->   Operation 2473 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2474 [1/1] (0.42ns)   --->   "%tmp_133 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_292, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_293, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2474 'mux' 'tmp_133' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2475 [1/1] (0.77ns)   --->   "%empty_404 = add i9 %empty_352, i9 51" [src/conv1.cpp:36]   --->   Operation 2475 'add' 'empty_404' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2476 [1/1] (0.00ns)   --->   "%p_cast142 = zext i9 %empty_404" [src/conv1.cpp:36]   --->   Operation 2476 'zext' 'p_cast142' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2477 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast142" [src/conv1.cpp:36]   --->   Operation 2477 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2478 [1/1] (0.77ns)   --->   "%empty_411 = add i9 %empty_352, i9 58" [src/conv1.cpp:36]   --->   Operation 2478 'add' 'empty_411' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2479 [1/1] (0.00ns)   --->   "%p_cast149 = zext i9 %empty_411" [src/conv1.cpp:36]   --->   Operation 2479 'zext' 'p_cast149' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2480 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast149" [src/conv1.cpp:36]   --->   Operation 2480 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2481 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast142" [src/conv1.cpp:36]   --->   Operation 2481 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2482 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast149" [src/conv1.cpp:36]   --->   Operation 2482 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln36_17 = sext i16 %select_ln36_19" [src/conv1.cpp:36]   --->   Operation 2483 'sext' 'sext_ln36_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln36_25 = sext i16 %select_ln36_27" [src/conv1.cpp:36]   --->   Operation 2484 'sext' 'sext_ln36_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln36_31 = sext i16 %select_ln36_33" [src/conv1.cpp:36]   --->   Operation 2485 'sext' 'sext_ln36_31' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2486 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_370" [src/conv1.cpp:36]   --->   Operation 2486 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_451" [src/conv1.cpp:36]   --->   Operation 2487 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2488 [1/1] (0.42ns)   --->   "%tmp_113_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_576, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_577, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2488 'mux' 'tmp_113_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2489 [1/1] (0.35ns)   --->   "%select_ln36_46 = select i1 %icmp_ln39, i16 %tmp_113_mid1, i16 %tmp_113" [src/conv1.cpp:36]   --->   Operation 2489 'select' 'select_ln36_46' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2490 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377" [src/conv1.cpp:36]   --->   Operation 2490 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2491 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458" [src/conv1.cpp:36]   --->   Operation 2491 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2492 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384" [src/conv1.cpp:36]   --->   Operation 2492 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2493 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465" [src/conv1.cpp:36]   --->   Operation 2493 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2494 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_390" [src/conv1.cpp:36]   --->   Operation 2494 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2495 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_471" [src/conv1.cpp:36]   --->   Operation 2495 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_31 : Operation 2496 [1/1] (0.42ns)   --->   "%tmp_133_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_616, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_617, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2496 'mux' 'tmp_133_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2497 [1/1] (0.35ns)   --->   "%select_ln36_66 = select i1 %icmp_ln39, i16 %tmp_133_mid1, i16 %tmp_133" [src/conv1.cpp:36]   --->   Operation 2497 'select' 'select_ln36_66' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2498 [1/1] (0.79ns)   --->   "%add_ln54_247 = add i11 %mul_ln54_247, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 2498 'add' 'add_ln54_247' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln54_28 = zext i11 %add_ln54_247" [src/conv1.cpp:54]   --->   Operation 2499 'zext' 'zext_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2500 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_28" [src/conv1.cpp:54]   --->   Operation 2500 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2501 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_28" [src/conv1.cpp:54]   --->   Operation 2501 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2502 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_28" [src/conv1.cpp:54]   --->   Operation 2502 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2503 [1/1] (0.79ns)   --->   "%add_ln54_273 = add i11 %mul_ln54_246, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 2503 'add' 'add_ln54_273' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln54_60 = zext i11 %add_ln54_273" [src/conv1.cpp:54]   --->   Operation 2504 'zext' 'zext_ln54_60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2505 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 2505 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2506 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 2506 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2507 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 2507 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2508 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_20)   --->   "%mul_ln54_17 = mul i32 %sext_ln54_34, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 2508 'mul' 'mul_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2509 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_26)   --->   "%mul_ln54_24 = mul i32 %sext_ln54_48, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2509 'mul' 'mul_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2510 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_559" [src/conv1.cpp:54]   --->   Operation 2510 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2511 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_568" [src/conv1.cpp:54]   --->   Operation 2511 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2512 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_577" [src/conv1.cpp:54]   --->   Operation 2512 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2513 [1/1] (0.47ns)   --->   "%tmp_180 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_308, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_309, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_310, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 2513 'mux' 'tmp_180' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln54_50 = sext i16 %tmp_180" [src/conv1.cpp:54]   --->   Operation 2514 'sext' 'sext_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2515 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_27)   --->   "%mul_ln54_25 = mul i32 %sext_ln54_50, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 2515 'mul' 'mul_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2516 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_29 = add i33 %sext_ln54_55, i33 %sext_ln54_57" [src/conv1.cpp:54]   --->   Operation 2516 'add' 'add_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_29, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2517 'partselect' 'tmp_286' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2518 [1/1] (0.00ns)   --->   "%shl_ln54_24 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_286, i17 0" [src/conv1.cpp:54]   --->   Operation 2518 'bitconcatenate' 'shl_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2519 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_30)   --->   "%mul_ln54_29 = mul i32 %sext_ln54_58, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2519 'mul' 'mul_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2520 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_30)   --->   "%sext_ln54_59 = sext i32 %mul_ln54_29" [src/conv1.cpp:54]   --->   Operation 2520 'sext' 'sext_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2521 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_30 = add i33 %shl_ln54_24, i33 %sext_ln54_59" [src/conv1.cpp:54]   --->   Operation 2521 'add' 'add_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2522 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_31)   --->   "%mul_ln54_30 = mul i32 %sext_ln54_60, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2522 'mul' 'mul_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2523 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_32)   --->   "%mul_ln54_31 = mul i32 %sext_ln54_62, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2523 'mul' 'mul_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2524 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500" [src/conv1.cpp:54]   --->   Operation 2524 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2525 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509" [src/conv1.cpp:54]   --->   Operation 2525 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2526 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518" [src/conv1.cpp:54]   --->   Operation 2526 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2527 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_379" [src/conv1.cpp:54]   --->   Operation 2527 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2528 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_388" [src/conv1.cpp:54]   --->   Operation 2528 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2529 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_397" [src/conv1.cpp:54]   --->   Operation 2529 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2530 [1/1] (0.47ns)   --->   "%tmp_192 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_236, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_237, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_238, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 2530 'mux' 'tmp_192' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2531 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411" [src/conv1.cpp:54]   --->   Operation 2531 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2532 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420" [src/conv1.cpp:54]   --->   Operation 2532 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2533 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429" [src/conv1.cpp:54]   --->   Operation 2533 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_31 : Operation 2534 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_84 = add i33 %shl_ln54_78, i33 %sext_ln54_171" [src/conv1.cpp:54]   --->   Operation 2534 'add' 'add_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2535 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_84, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2535 'partselect' 'tmp_346' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln57_18 = sext i16 %tmp_237" [src/conv1.cpp:57]   --->   Operation 2536 'sext' 'sext_ln57_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln57_19 = sext i16 %tmp_346" [src/conv1.cpp:57]   --->   Operation 2537 'sext' 'sext_ln57_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2538 [1/1] (0.85ns)   --->   "%sub_ln57_9 = sub i17 0, i17 %sext_ln57_18" [src/conv1.cpp:57]   --->   Operation 2538 'sub' 'sub_ln57_9' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2539 [1/1] (0.86ns)   --->   "%icmp_ln57_9 = icmp_eq  i17 %sext_ln57_19, i17 %sub_ln57_9" [src/conv1.cpp:57]   --->   Operation 2539 'icmp' 'icmp_ln57_9' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2540 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_9, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv1.cpp:57]   --->   Operation 2540 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2541 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01089, void %V32.i.i25.i.i86.1.case.11090" [src/conv1.cpp:57]   --->   Operation 2541 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_9)> <Delay = 0.00>
ST_31 : Operation 2542 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 2542 'store' 'store_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_9 & !tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_31 : Operation 2543 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1088" [src/conv1.cpp:57]   --->   Operation 2543 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_9 & !tmp_172)> <Delay = 0.00>
ST_31 : Operation 2544 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 2544 'store' 'store_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_9 & tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_31 : Operation 2545 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1088" [src/conv1.cpp:57]   --->   Operation 2545 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_9 & tmp_172)> <Delay = 0.00>
ST_31 : Operation 2546 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1" [src/conv1.cpp:57]   --->   Operation 2546 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_9)> <Delay = 0.00>
ST_31 : Operation 2547 [1/1] (0.85ns)   --->   "%add_ln57_9 = add i16 %tmp_346, i16 %tmp_237" [src/conv1.cpp:57]   --->   Operation 2547 'add' 'add_ln57_9' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2548 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0, void %V32.i.i25.i.i86.1.case.1" [src/conv1.cpp:57]   --->   Operation 2548 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2549 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_91)   --->   "%mul_ln54_97 = mul i32 %sext_ln54_34, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2549 'mul' 'mul_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2550 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_97)   --->   "%mul_ln54_104 = mul i32 %sext_ln54_48, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2550 'mul' 'mul_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2551 [1/1] (0.00ns)   --->   "%shl_ln54_91 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_361, i17 0" [src/conv1.cpp:54]   --->   Operation 2551 'bitconcatenate' 'shl_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2552 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_97)   --->   "%sext_ln54_187 = sext i32 %mul_ln54_104" [src/conv1.cpp:54]   --->   Operation 2552 'sext' 'sext_ln54_187' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2553 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_97 = add i33 %shl_ln54_91, i33 %sext_ln54_187" [src/conv1.cpp:54]   --->   Operation 2553 'add' 'add_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2554 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_98)   --->   "%mul_ln54_105 = mul i32 %sext_ln54_50, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2554 'mul' 'mul_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2555 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_102 = add i33 %shl_ln54_96, i33 %sext_ln54_194" [src/conv1.cpp:54]   --->   Operation 2555 'add' 'add_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2556 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_103)   --->   "%mul_ln54_111 = mul i32 %sext_ln54_62, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2556 'mul' 'mul_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_102, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2557 'partselect' 'tmp_368' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2558 [1/1] (0.00ns)   --->   "%shl_ln54_97 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_368, i17 0" [src/conv1.cpp:54]   --->   Operation 2558 'bitconcatenate' 'shl_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2559 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_103)   --->   "%sext_ln54_195 = sext i32 %mul_ln54_111" [src/conv1.cpp:54]   --->   Operation 2559 'sext' 'sext_ln54_195' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2560 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_103 = add i33 %shl_ln54_97, i33 %sext_ln54_195" [src/conv1.cpp:54]   --->   Operation 2560 'add' 'add_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2561 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_155 = add i33 %shl_ln54_149, i33 %sext_ln54_259" [src/conv1.cpp:54]   --->   Operation 2561 'add' 'add_ln54_155' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2562 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_156)   --->   "%mul_ln54_170 = mul i32 %sext_ln54_260, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2562 'mul' 'mul_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2563 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_155, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2563 'partselect' 'tmp_429' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2564 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_162 = add i33 %shl_ln54_156, i33 %sext_ln54_268" [src/conv1.cpp:54]   --->   Operation 2564 'add' 'add_ln54_162' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_162, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2565 'partselect' 'tmp_437' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2566 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_168)   --->   "%mul_ln54_184 = mul i32 %sext_ln54_48, i32 %sext_ln36_22" [src/conv1.cpp:54]   --->   Operation 2566 'mul' 'mul_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2567 [1/1] (0.00ns)   --->   "%shl_ln54_162 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_443, i17 0" [src/conv1.cpp:54]   --->   Operation 2567 'bitconcatenate' 'shl_ln54_162' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2568 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_168)   --->   "%sext_ln54_276 = sext i32 %mul_ln54_184" [src/conv1.cpp:54]   --->   Operation 2568 'sext' 'sext_ln54_276' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2569 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_168 = add i33 %shl_ln54_162, i33 %sext_ln54_276" [src/conv1.cpp:54]   --->   Operation 2569 'add' 'add_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2570 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_169)   --->   "%mul_ln54_185 = mul i32 %sext_ln54_50, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2570 'mul' 'mul_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2571 [1/1] (2.38ns)   --->   "%mul_ln54_189 = mul i32 %sext_ln54_58, i32 %sext_ln36_27" [src/conv1.cpp:54]   --->   Operation 2571 'mul' 'mul_ln54_189' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2572 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_173)   --->   "%mul_ln54_190 = mul i32 %sext_ln54_60, i32 %sext_ln36_28" [src/conv1.cpp:54]   --->   Operation 2572 'mul' 'mul_ln54_190' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_189, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 2573 'partselect' 'tmp_448' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2574 [1/1] (0.00ns)   --->   "%shl_ln54_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_448, i17 0" [src/conv1.cpp:54]   --->   Operation 2574 'bitconcatenate' 'shl_ln54_167' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln54_282 = sext i32 %shl_ln54_167" [src/conv1.cpp:54]   --->   Operation 2575 'sext' 'sext_ln54_282' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2576 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_173)   --->   "%sext_ln54_283 = sext i32 %mul_ln54_190" [src/conv1.cpp:54]   --->   Operation 2576 'sext' 'sext_ln54_283' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2577 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_173 = add i33 %sext_ln54_282, i33 %sext_ln54_283" [src/conv1.cpp:54]   --->   Operation 2577 'add' 'add_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2578 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_174)   --->   "%mul_ln54_191 = mul i32 %sext_ln54_62, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2578 'mul' 'mul_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 2.86>
ST_32 : Operation 2579 [1/1] (0.77ns)   --->   "%empty_315 = add i9 %empty, i9 52" [src/conv1.cpp:36]   --->   Operation 2579 'add' 'empty_315' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2580 [1/1] (0.00ns)   --->   "%p_cast62 = zext i9 %empty_315" [src/conv1.cpp:36]   --->   Operation 2580 'zext' 'p_cast62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2581 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast62" [src/conv1.cpp:36]   --->   Operation 2581 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2582 [1/1] (0.77ns)   --->   "%empty_328 = add i9 %empty, i9 65" [src/conv1.cpp:36]   --->   Operation 2582 'add' 'empty_328' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2583 [1/1] (0.00ns)   --->   "%p_cast75 = zext i9 %empty_328" [src/conv1.cpp:36]   --->   Operation 2583 'zext' 'p_cast75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2584 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast75" [src/conv1.cpp:36]   --->   Operation 2584 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2585 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast62" [src/conv1.cpp:36]   --->   Operation 2585 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast75" [src/conv1.cpp:36]   --->   Operation 2586 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2587 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_53" [src/conv1.cpp:36]   --->   Operation 2587 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2588 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_134" [src/conv1.cpp:36]   --->   Operation 2588 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2589 [1/1] (0.42ns)   --->   "%tmp_120 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_266, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_267, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2589 'mux' 'tmp_120' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2590 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54" [src/conv1.cpp:36]   --->   Operation 2590 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2591 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135" [src/conv1.cpp:36]   --->   Operation 2591 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2592 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_60" [src/conv1.cpp:36]   --->   Operation 2592 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2593 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_141" [src/conv1.cpp:36]   --->   Operation 2593 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2594 [1/1] (0.42ns)   --->   "%tmp_127 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_280, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_281, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2594 'mux' 'tmp_127' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2595 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67" [src/conv1.cpp:36]   --->   Operation 2595 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2596 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148" [src/conv1.cpp:36]   --->   Operation 2596 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2597 [1/1] (0.79ns)   --->   "%empty_347 = add i5 %zext_ln39, i5 5" [src/conv1.cpp:39]   --->   Operation 2597 'add' 'empty_347' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2598 [1/1] (0.77ns)   --->   "%empty_405 = add i9 %empty_352, i9 52" [src/conv1.cpp:36]   --->   Operation 2598 'add' 'empty_405' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2599 [1/1] (0.00ns)   --->   "%p_cast143 = zext i9 %empty_405" [src/conv1.cpp:36]   --->   Operation 2599 'zext' 'p_cast143' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2600 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast143" [src/conv1.cpp:36]   --->   Operation 2600 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2601 [1/1] (0.77ns)   --->   "%empty_418 = add i9 %empty_352, i9 65" [src/conv1.cpp:36]   --->   Operation 2601 'add' 'empty_418' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2602 [1/1] (0.00ns)   --->   "%p_cast156 = zext i9 %empty_418" [src/conv1.cpp:36]   --->   Operation 2602 'zext' 'p_cast156' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2603 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast156" [src/conv1.cpp:36]   --->   Operation 2603 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2604 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast143" [src/conv1.cpp:36]   --->   Operation 2604 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2605 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast156" [src/conv1.cpp:36]   --->   Operation 2605 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln36_32 = sext i16 %select_ln36_34" [src/conv1.cpp:36]   --->   Operation 2606 'sext' 'sext_ln36_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln36_37 = sext i16 %select_ln36_39" [src/conv1.cpp:36]   --->   Operation 2607 'sext' 'sext_ln36_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2608 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_377" [src/conv1.cpp:36]   --->   Operation 2608 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2609 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_458" [src/conv1.cpp:36]   --->   Operation 2609 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2610 [1/1] (0.42ns)   --->   "%tmp_120_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_590, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_591, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2610 'mux' 'tmp_120_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2611 [1/1] (0.35ns)   --->   "%select_ln36_53 = select i1 %icmp_ln39, i16 %tmp_120_mid1, i16 %tmp_120" [src/conv1.cpp:36]   --->   Operation 2611 'select' 'select_ln36_53' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2612 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378" [src/conv1.cpp:36]   --->   Operation 2612 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2613 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459" [src/conv1.cpp:36]   --->   Operation 2613 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2614 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_384" [src/conv1.cpp:36]   --->   Operation 2614 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2615 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_465" [src/conv1.cpp:36]   --->   Operation 2615 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2616 [1/1] (0.42ns)   --->   "%tmp_127_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_604, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_605, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2616 'mux' 'tmp_127_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2617 [1/1] (0.35ns)   --->   "%select_ln36_60 = select i1 %icmp_ln39, i16 %tmp_127_mid1, i16 %tmp_127" [src/conv1.cpp:36]   --->   Operation 2617 'select' 'select_ln36_60' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2618 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391" [src/conv1.cpp:36]   --->   Operation 2618 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2619 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472" [src/conv1.cpp:36]   --->   Operation 2619 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_32 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_14)   --->   "%select_ln36_87 = select i1 %icmp_ln39, i5 5, i5 %empty_347" [src/conv1.cpp:36]   --->   Operation 2620 'select' 'select_ln36_87' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2621 [1/1] (0.79ns)   --->   "%p_mid112 = add i5 %zext_ln39_3, i5 5" [src/conv1.cpp:39]   --->   Operation 2621 'add' 'p_mid112' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2622 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_14 = select i1 %and_ln36, i5 %p_mid112, i5 %select_ln36_87" [src/conv1.cpp:39]   --->   Operation 2622 'select' 'select_ln39_14' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2623 [1/1] (0.00ns)   --->   "%select_ln39_44_cast = zext i5 %select_ln39_14" [src/conv1.cpp:39]   --->   Operation 2623 'zext' 'select_ln39_44_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2624 [1/1] (1.65ns)   --->   "%mul_ln54_248 = mul i11 %select_ln39_44_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 2624 'mul' 'mul_ln54_248' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2625 [1/1] (0.79ns)   --->   "%add_ln54_256 = add i11 %mul_ln54_247, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 2625 'add' 'add_ln54_256' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i11 %add_ln54_256" [src/conv1.cpp:54]   --->   Operation 2626 'zext' 'zext_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2627 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_39" [src/conv1.cpp:54]   --->   Operation 2627 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2628 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_39" [src/conv1.cpp:54]   --->   Operation 2628 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2629 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_39" [src/conv1.cpp:54]   --->   Operation 2629 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2630 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_20)   --->   "%mul_ln54_17 = mul i32 %sext_ln54_34, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 2630 'mul' 'mul_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2631 [1/1] (0.00ns)   --->   "%shl_ln54_20 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_281, i17 0" [src/conv1.cpp:54]   --->   Operation 2631 'bitconcatenate' 'shl_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2632 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_26)   --->   "%mul_ln54_24 = mul i32 %sext_ln54_48, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2632 'mul' 'mul_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2633 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_26)   --->   "%sext_ln54_49 = sext i32 %mul_ln54_24" [src/conv1.cpp:54]   --->   Operation 2633 'sext' 'sext_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2634 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_26 = add i33 %shl_ln54_20, i33 %sext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2634 'add' 'add_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2635 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_27)   --->   "%mul_ln54_25 = mul i32 %sext_ln54_50, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 2635 'mul' 'mul_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2636 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_30 = add i33 %shl_ln54_24, i33 %sext_ln54_59" [src/conv1.cpp:54]   --->   Operation 2636 'add' 'add_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2637 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_30, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2637 'partselect' 'tmp_287' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2638 [1/1] (0.00ns)   --->   "%shl_ln54_25 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_287, i17 0" [src/conv1.cpp:54]   --->   Operation 2638 'bitconcatenate' 'shl_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2639 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_31)   --->   "%mul_ln54_30 = mul i32 %sext_ln54_60, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2639 'mul' 'mul_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2640 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_31)   --->   "%sext_ln54_61 = sext i32 %mul_ln54_30" [src/conv1.cpp:54]   --->   Operation 2640 'sext' 'sext_ln54_61' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2641 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_31 = add i33 %shl_ln54_25, i33 %sext_ln54_61" [src/conv1.cpp:54]   --->   Operation 2641 'add' 'add_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2642 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_32)   --->   "%mul_ln54_31 = mul i32 %sext_ln54_62, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2642 'mul' 'mul_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2643 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_500" [src/conv1.cpp:54]   --->   Operation 2643 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2644 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_509" [src/conv1.cpp:54]   --->   Operation 2644 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2645 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_518" [src/conv1.cpp:54]   --->   Operation 2645 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2646 [1/1] (0.47ns)   --->   "%tmp_187 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_275, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_276, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_277, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 2646 'mux' 'tmp_187' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln54_64 = sext i16 %tmp_187" [src/conv1.cpp:54]   --->   Operation 2647 'sext' 'sext_ln54_64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2648 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_33)   --->   "%mul_ln54_32 = mul i32 %sext_ln54_64, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 2648 'mul' 'mul_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2649 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_411" [src/conv1.cpp:54]   --->   Operation 2649 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2650 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_420" [src/conv1.cpp:54]   --->   Operation 2650 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2651 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_429" [src/conv1.cpp:54]   --->   Operation 2651 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2652 [1/1] (0.47ns)   --->   "%tmp_193 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_239, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_240, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_241, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 2652 'mux' 'tmp_193' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln54_76 = sext i16 %tmp_193" [src/conv1.cpp:54]   --->   Operation 2653 'sext' 'sext_ln54_76' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2654 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441" [src/conv1.cpp:54]   --->   Operation 2654 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2655 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450" [src/conv1.cpp:54]   --->   Operation 2655 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2656 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459" [src/conv1.cpp:54]   --->   Operation 2656 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2657 [1/1] (0.79ns)   --->   "%add_ln54_306 = add i11 %mul_ln54_244, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 2657 'add' 'add_ln54_306' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln54_101 = zext i11 %add_ln54_306" [src/conv1.cpp:54]   --->   Operation 2658 'zext' 'zext_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2659 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 2659 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2660 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 2660 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2661 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 2661 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2662 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_9, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 2662 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_32 : Operation 2663 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit" [src/conv1.cpp:57]   --->   Operation 2663 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 0.00>
ST_32 : Operation 2664 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_9, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 2664 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_32 : Operation 2665 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit" [src/conv1.cpp:57]   --->   Operation 2665 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 0.00>
ST_32 : Operation 2666 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_91)   --->   "%mul_ln54_97 = mul i32 %sext_ln54_34, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2666 'mul' 'mul_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2667 [1/1] (0.00ns)   --->   "%shl_ln54_85 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_355, i17 0" [src/conv1.cpp:54]   --->   Operation 2667 'bitconcatenate' 'shl_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2668 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_91)   --->   "%sext_ln54_179 = sext i32 %mul_ln54_97" [src/conv1.cpp:54]   --->   Operation 2668 'sext' 'sext_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2669 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_91 = add i33 %shl_ln54_85, i33 %sext_ln54_179" [src/conv1.cpp:54]   --->   Operation 2669 'add' 'add_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2670 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93" [src/conv1.cpp:54]   --->   Operation 2670 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2671 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102" [src/conv1.cpp:54]   --->   Operation 2671 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2672 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111" [src/conv1.cpp:54]   --->   Operation 2672 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_32 : Operation 2673 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_97 = add i33 %shl_ln54_91, i33 %sext_ln54_187" [src/conv1.cpp:54]   --->   Operation 2673 'add' 'add_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2674 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_98)   --->   "%mul_ln54_105 = mul i32 %sext_ln54_50, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2674 'mul' 'mul_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_97, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2675 'partselect' 'tmp_363' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2676 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_103 = add i33 %shl_ln54_97, i33 %sext_ln54_195" [src/conv1.cpp:54]   --->   Operation 2676 'add' 'add_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2677 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_104)   --->   "%mul_ln54_112 = mul i32 %sext_ln54_64, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2677 'mul' 'mul_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_103, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2678 'partselect' 'tmp_369' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2679 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_109)   --->   "%mul_ln54_118 = mul i32 %sext_ln54_76, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 2679 'mul' 'mul_ln54_118' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2680 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_156)   --->   "%mul_ln54_170 = mul i32 %sext_ln54_260, i32 %sext_ln36_8" [src/conv1.cpp:54]   --->   Operation 2680 'mul' 'mul_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2681 [1/1] (0.00ns)   --->   "%shl_ln54_150 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_429, i17 0" [src/conv1.cpp:54]   --->   Operation 2681 'bitconcatenate' 'shl_ln54_150' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2682 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_156)   --->   "%sext_ln54_261 = sext i32 %mul_ln54_170" [src/conv1.cpp:54]   --->   Operation 2682 'sext' 'sext_ln54_261' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2683 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_156 = add i33 %shl_ln54_150, i33 %sext_ln54_261" [src/conv1.cpp:54]   --->   Operation 2683 'add' 'add_ln54_156' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2684 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_168 = add i33 %shl_ln54_162, i33 %sext_ln54_276" [src/conv1.cpp:54]   --->   Operation 2684 'add' 'add_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2685 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_169)   --->   "%mul_ln54_185 = mul i32 %sext_ln54_50, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2685 'mul' 'mul_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2686 [1/1] (0.00ns)   --->   "%tmp_444 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_168, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2686 'partselect' 'tmp_444' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2687 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_173 = add i33 %sext_ln54_282, i33 %sext_ln54_283" [src/conv1.cpp:54]   --->   Operation 2687 'add' 'add_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2688 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_174)   --->   "%mul_ln54_191 = mul i32 %sext_ln54_62, i32 %sext_ln36_29" [src/conv1.cpp:54]   --->   Operation 2688 'mul' 'mul_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_173, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2689 'partselect' 'tmp_449' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2690 [1/1] (0.00ns)   --->   "%shl_ln54_168 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_449, i17 0" [src/conv1.cpp:54]   --->   Operation 2690 'bitconcatenate' 'shl_ln54_168' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2691 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_174)   --->   "%sext_ln54_284 = sext i32 %mul_ln54_191" [src/conv1.cpp:54]   --->   Operation 2691 'sext' 'sext_ln54_284' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2692 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_174 = add i33 %shl_ln54_168, i33 %sext_ln54_284" [src/conv1.cpp:54]   --->   Operation 2692 'add' 'add_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2693 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_175)   --->   "%mul_ln54_192 = mul i32 %sext_ln54_64, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2693 'mul' 'mul_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 2.95>
ST_33 : Operation 2694 [1/1] (0.77ns)   --->   "%empty_322 = add i9 %empty, i9 59" [src/conv1.cpp:36]   --->   Operation 2694 'add' 'empty_322' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2695 [1/1] (0.00ns)   --->   "%p_cast69 = zext i9 %empty_322" [src/conv1.cpp:36]   --->   Operation 2695 'zext' 'p_cast69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2696 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast69" [src/conv1.cpp:36]   --->   Operation 2696 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2697 [1/1] (0.77ns)   --->   "%empty_326 = add i9 %empty, i9 63" [src/conv1.cpp:36]   --->   Operation 2697 'add' 'empty_326' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2698 [1/1] (0.00ns)   --->   "%p_cast73 = zext i9 %empty_326" [src/conv1.cpp:36]   --->   Operation 2698 'zext' 'p_cast73' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2699 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast73" [src/conv1.cpp:36]   --->   Operation 2699 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2700 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast69" [src/conv1.cpp:36]   --->   Operation 2700 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2701 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast73" [src/conv1.cpp:36]   --->   Operation 2701 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2702 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_54" [src/conv1.cpp:36]   --->   Operation 2702 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2703 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_135" [src/conv1.cpp:36]   --->   Operation 2703 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2704 [1/1] (0.42ns)   --->   "%tmp_121 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_268, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_269, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2704 'mux' 'tmp_121' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2705 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61" [src/conv1.cpp:36]   --->   Operation 2705 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2706 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142" [src/conv1.cpp:36]   --->   Operation 2706 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2707 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65" [src/conv1.cpp:36]   --->   Operation 2707 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2708 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146" [src/conv1.cpp:36]   --->   Operation 2708 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2709 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_67" [src/conv1.cpp:36]   --->   Operation 2709 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2710 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_148" [src/conv1.cpp:36]   --->   Operation 2710 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2711 [1/1] (0.42ns)   --->   "%tmp_134 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_294, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_295, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2711 'mux' 'tmp_134' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2712 [1/1] (0.77ns)   --->   "%empty_412 = add i9 %empty_352, i9 59" [src/conv1.cpp:36]   --->   Operation 2712 'add' 'empty_412' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2713 [1/1] (0.00ns)   --->   "%p_cast150 = zext i9 %empty_412" [src/conv1.cpp:36]   --->   Operation 2713 'zext' 'p_cast150' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2714 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast150" [src/conv1.cpp:36]   --->   Operation 2714 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2715 [1/1] (0.77ns)   --->   "%empty_416 = add i9 %empty_352, i9 63" [src/conv1.cpp:36]   --->   Operation 2715 'add' 'empty_416' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2716 [1/1] (0.00ns)   --->   "%p_cast154 = zext i9 %empty_416" [src/conv1.cpp:36]   --->   Operation 2716 'zext' 'p_cast154' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2717 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast154" [src/conv1.cpp:36]   --->   Operation 2717 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2718 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast150" [src/conv1.cpp:36]   --->   Operation 2718 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2719 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast154" [src/conv1.cpp:36]   --->   Operation 2719 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln36_36 = sext i16 %select_ln36_38" [src/conv1.cpp:36]   --->   Operation 2720 'sext' 'sext_ln36_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln36_38 = sext i16 %select_ln36_40" [src/conv1.cpp:36]   --->   Operation 2721 'sext' 'sext_ln36_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2722 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_378" [src/conv1.cpp:36]   --->   Operation 2722 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2723 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_459" [src/conv1.cpp:36]   --->   Operation 2723 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2724 [1/1] (0.42ns)   --->   "%tmp_121_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_592, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_593, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2724 'mux' 'tmp_121_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2725 [1/1] (0.35ns)   --->   "%select_ln36_54 = select i1 %icmp_ln39, i16 %tmp_121_mid1, i16 %tmp_121" [src/conv1.cpp:36]   --->   Operation 2725 'select' 'select_ln36_54' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2726 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385" [src/conv1.cpp:36]   --->   Operation 2726 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2727 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466" [src/conv1.cpp:36]   --->   Operation 2727 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2728 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389" [src/conv1.cpp:36]   --->   Operation 2728 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2729 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470" [src/conv1.cpp:36]   --->   Operation 2729 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2730 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_391" [src/conv1.cpp:36]   --->   Operation 2730 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2731 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_472" [src/conv1.cpp:36]   --->   Operation 2731 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_33 : Operation 2732 [1/1] (0.42ns)   --->   "%tmp_134_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_618, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_619, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2732 'mux' 'tmp_134_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2733 [1/1] (0.35ns)   --->   "%select_ln36_67 = select i1 %icmp_ln39, i16 %tmp_134_mid1, i16 %tmp_134" [src/conv1.cpp:36]   --->   Operation 2733 'select' 'select_ln36_67' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2734 [1/1] (0.79ns)   --->   "%add_ln54_282 = add i11 %mul_ln54_246, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 2734 'add' 'add_ln54_282' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln54_71 = zext i11 %add_ln54_282" [src/conv1.cpp:54]   --->   Operation 2735 'zext' 'zext_ln54_71' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2736 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 2736 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2737 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 2737 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2738 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 2738 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2739 [1/1] (0.79ns)   --->   "%add_ln54_299 = add i11 %mul_ln54_245, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 2739 'add' 'add_ln54_299' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln54_92 = zext i11 %add_ln54_299" [src/conv1.cpp:54]   --->   Operation 2740 'zext' 'zext_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2741 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 2741 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2742 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 2742 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2743 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 2743 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2744 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_20)   --->   "%mul_ln54_17 = mul i32 %sext_ln54_34, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 2744 'mul' 'mul_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2745 [1/1] (0.00ns)   --->   "%shl_ln54_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_274, i17 0" [src/conv1.cpp:54]   --->   Operation 2745 'bitconcatenate' 'shl_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2746 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_20)   --->   "%sext_ln54_35 = sext i32 %mul_ln54_17" [src/conv1.cpp:54]   --->   Operation 2746 'sext' 'sext_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2747 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_20 = add i33 %shl_ln54_14, i33 %sext_ln54_35" [src/conv1.cpp:54]   --->   Operation 2747 'add' 'add_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2748 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_26 = add i33 %shl_ln54_20, i33 %sext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2748 'add' 'add_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2749 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_26, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2749 'partselect' 'tmp_282' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2750 [1/1] (0.00ns)   --->   "%shl_ln54_21 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_282, i17 0" [src/conv1.cpp:54]   --->   Operation 2750 'bitconcatenate' 'shl_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2751 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_27)   --->   "%mul_ln54_25 = mul i32 %sext_ln54_50, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 2751 'mul' 'mul_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2752 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_27)   --->   "%sext_ln54_51 = sext i32 %mul_ln54_25" [src/conv1.cpp:54]   --->   Operation 2752 'sext' 'sext_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2753 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_27 = add i33 %shl_ln54_21, i33 %sext_ln54_51" [src/conv1.cpp:54]   --->   Operation 2753 'add' 'add_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2754 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589" [src/conv1.cpp:54]   --->   Operation 2754 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2755 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598" [src/conv1.cpp:54]   --->   Operation 2755 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2756 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607" [src/conv1.cpp:54]   --->   Operation 2756 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2757 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_31 = add i33 %shl_ln54_25, i33 %sext_ln54_61" [src/conv1.cpp:54]   --->   Operation 2757 'add' 'add_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_31, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2758 'partselect' 'tmp_288' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2759 [1/1] (0.00ns)   --->   "%shl_ln54_26 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_288, i17 0" [src/conv1.cpp:54]   --->   Operation 2759 'bitconcatenate' 'shl_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2760 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_32)   --->   "%mul_ln54_31 = mul i32 %sext_ln54_62, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2760 'mul' 'mul_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2761 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_32)   --->   "%sext_ln54_63 = sext i32 %mul_ln54_31" [src/conv1.cpp:54]   --->   Operation 2761 'sext' 'sext_ln54_63' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2762 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_32 = add i33 %shl_ln54_26, i33 %sext_ln54_63" [src/conv1.cpp:54]   --->   Operation 2762 'add' 'add_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2763 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_33)   --->   "%mul_ln54_32 = mul i32 %sext_ln54_64, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 2763 'mul' 'mul_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2764 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530" [src/conv1.cpp:54]   --->   Operation 2764 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2765 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539" [src/conv1.cpp:54]   --->   Operation 2765 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2766 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548" [src/conv1.cpp:54]   --->   Operation 2766 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln54_74 = sext i16 %tmp_192" [src/conv1.cpp:54]   --->   Operation 2767 'sext' 'sext_ln54_74' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2768 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_441" [src/conv1.cpp:54]   --->   Operation 2768 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2769 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_450" [src/conv1.cpp:54]   --->   Operation 2769 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2770 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_459" [src/conv1.cpp:54]   --->   Operation 2770 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2771 [1/1] (0.47ns)   --->   "%tmp_194 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_243, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_244, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2771 'mux' 'tmp_194' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln54_78 = sext i16 %tmp_194" [src/conv1.cpp:54]   --->   Operation 2772 'sext' 'sext_ln54_78' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2773 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_91 = add i33 %shl_ln54_85, i33 %sext_ln54_179" [src/conv1.cpp:54]   --->   Operation 2773 'add' 'add_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2774 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_93" [src/conv1.cpp:54]   --->   Operation 2774 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2775 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_102" [src/conv1.cpp:54]   --->   Operation 2775 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2776 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_111" [src/conv1.cpp:54]   --->   Operation 2776 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_33 : Operation 2777 [1/1] (0.47ns)   --->   "%tmp_238 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_90, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_91, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_92, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 2777 'mux' 'tmp_238' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln54_180 = sext i16 %tmp_238" [src/conv1.cpp:54]   --->   Operation 2778 'sext' 'sext_ln54_180' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2779 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_92)   --->   "%mul_ln54_98 = mul i32 %sext_ln54_180, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 2779 'mul' 'mul_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_91, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2780 'partselect' 'tmp_356' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2781 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_98)   --->   "%mul_ln54_105 = mul i32 %sext_ln54_50, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2781 'mul' 'mul_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2782 [1/1] (0.00ns)   --->   "%shl_ln54_92 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_363, i17 0" [src/conv1.cpp:54]   --->   Operation 2782 'bitconcatenate' 'shl_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2783 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_98)   --->   "%sext_ln54_188 = sext i32 %mul_ln54_105" [src/conv1.cpp:54]   --->   Operation 2783 'sext' 'sext_ln54_188' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2784 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_98 = add i33 %shl_ln54_92, i33 %sext_ln54_188" [src/conv1.cpp:54]   --->   Operation 2784 'add' 'add_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2785 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_104)   --->   "%mul_ln54_112 = mul i32 %sext_ln54_64, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2785 'mul' 'mul_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2786 [1/1] (2.38ns)   --->   "%mul_ln54_117 = mul i32 %sext_ln54_74, i32 %sext_ln36_36" [src/conv1.cpp:54]   --->   Operation 2786 'mul' 'mul_ln54_117' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2787 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_109)   --->   "%mul_ln54_118 = mul i32 %sext_ln54_76, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 2787 'mul' 'mul_ln54_118' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2788 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_117, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 2788 'partselect' 'tmp_375' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2789 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_110)   --->   "%mul_ln54_119 = mul i32 %sext_ln54_78, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 2789 'mul' 'mul_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2790 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_156 = add i33 %shl_ln54_150, i33 %sext_ln54_261" [src/conv1.cpp:54]   --->   Operation 2790 'add' 'add_ln54_156' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2791 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_156, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2791 'partselect' 'tmp_418' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln57_36 = sext i16 %tmp_247" [src/conv1.cpp:57]   --->   Operation 2792 'sext' 'sext_ln57_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln57_37 = sext i16 %tmp_418" [src/conv1.cpp:57]   --->   Operation 2793 'sext' 'sext_ln57_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2794 [1/1] (0.85ns)   --->   "%sub_ln57_18 = sub i17 0, i17 %sext_ln57_36" [src/conv1.cpp:57]   --->   Operation 2794 'sub' 'sub_ln57_18' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2795 [1/1] (0.86ns)   --->   "%icmp_ln57_18 = icmp_eq  i17 %sext_ln57_37, i17 %sub_ln57_18" [src/conv1.cpp:57]   --->   Operation 2795 'icmp' 'icmp_ln57_18' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2796 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_18, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv1.cpp:57]   --->   Operation 2796 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2797 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01116, void %V32.i.i25.i.i86.2.case.11117" [src/conv1.cpp:57]   --->   Operation 2797 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_18)> <Delay = 0.00>
ST_33 : Operation 2798 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 2798 'store' 'store_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_18 & !tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_33 : Operation 2799 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1115" [src/conv1.cpp:57]   --->   Operation 2799 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_18 & !tmp_258)> <Delay = 0.00>
ST_33 : Operation 2800 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 2800 'store' 'store_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_18 & tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_33 : Operation 2801 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1115" [src/conv1.cpp:57]   --->   Operation 2801 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_18 & tmp_258)> <Delay = 0.00>
ST_33 : Operation 2802 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2" [src/conv1.cpp:57]   --->   Operation 2802 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_18)> <Delay = 0.00>
ST_33 : Operation 2803 [1/1] (0.85ns)   --->   "%add_ln57_18 = add i16 %tmp_418, i16 %tmp_247" [src/conv1.cpp:57]   --->   Operation 2803 'add' 'add_ln57_18' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2804 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.0, void %V32.i.i25.i.i86.2.case.1" [src/conv1.cpp:57]   --->   Operation 2804 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2805 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_163)   --->   "%mul_ln54_178 = mul i32 %sext_ln54_180, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2805 'mul' 'mul_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2806 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_169)   --->   "%mul_ln54_185 = mul i32 %sext_ln54_50, i32 %sext_ln36_23" [src/conv1.cpp:54]   --->   Operation 2806 'mul' 'mul_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2807 [1/1] (0.00ns)   --->   "%shl_ln54_163 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_444, i17 0" [src/conv1.cpp:54]   --->   Operation 2807 'bitconcatenate' 'shl_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2808 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_169)   --->   "%sext_ln54_277 = sext i32 %mul_ln54_185" [src/conv1.cpp:54]   --->   Operation 2808 'sext' 'sext_ln54_277' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2809 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_169 = add i33 %shl_ln54_163, i33 %sext_ln54_277" [src/conv1.cpp:54]   --->   Operation 2809 'add' 'add_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2810 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_174 = add i33 %shl_ln54_168, i33 %sext_ln54_284" [src/conv1.cpp:54]   --->   Operation 2810 'add' 'add_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2811 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_175)   --->   "%mul_ln54_192 = mul i32 %sext_ln54_64, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2811 'mul' 'mul_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_174, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2812 'partselect' 'tmp_451' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2813 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_181)   --->   "%mul_ln54_199 = mul i32 %sext_ln54_78, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 2813 'mul' 'mul_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 2.95>
ST_34 : Operation 2814 [1/1] (0.77ns)   --->   "%empty_329 = add i9 %empty, i9 66" [src/conv1.cpp:36]   --->   Operation 2814 'add' 'empty_329' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2815 [1/1] (0.00ns)   --->   "%p_cast76 = zext i9 %empty_329" [src/conv1.cpp:36]   --->   Operation 2815 'zext' 'p_cast76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2816 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast76" [src/conv1.cpp:36]   --->   Operation 2816 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2817 [1/1] (0.77ns)   --->   "%empty_336 = add i9 %empty, i9 73" [src/conv1.cpp:36]   --->   Operation 2817 'add' 'empty_336' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2818 [1/1] (0.00ns)   --->   "%p_cast83 = zext i9 %empty_336" [src/conv1.cpp:36]   --->   Operation 2818 'zext' 'p_cast83' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2819 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast83" [src/conv1.cpp:36]   --->   Operation 2819 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2820 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast76" [src/conv1.cpp:36]   --->   Operation 2820 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2821 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast83" [src/conv1.cpp:36]   --->   Operation 2821 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2822 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_61" [src/conv1.cpp:36]   --->   Operation 2822 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2823 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_142" [src/conv1.cpp:36]   --->   Operation 2823 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2824 [1/1] (0.42ns)   --->   "%tmp_128 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_282, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_283, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2824 'mux' 'tmp_128' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2825 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_65" [src/conv1.cpp:36]   --->   Operation 2825 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2826 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_146" [src/conv1.cpp:36]   --->   Operation 2826 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2827 [1/1] (0.42ns)   --->   "%tmp_132 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_290, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_291, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2827 'mux' 'tmp_132' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2828 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68" [src/conv1.cpp:36]   --->   Operation 2828 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2829 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149" [src/conv1.cpp:36]   --->   Operation 2829 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2830 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75" [src/conv1.cpp:36]   --->   Operation 2830 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2831 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156" [src/conv1.cpp:36]   --->   Operation 2831 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2832 [1/1] (0.77ns)   --->   "%empty_419 = add i9 %empty_352, i9 66" [src/conv1.cpp:36]   --->   Operation 2832 'add' 'empty_419' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2833 [1/1] (0.00ns)   --->   "%p_cast157 = zext i9 %empty_419" [src/conv1.cpp:36]   --->   Operation 2833 'zext' 'p_cast157' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast157" [src/conv1.cpp:36]   --->   Operation 2834 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2835 [1/1] (0.77ns)   --->   "%empty_426 = add i9 %empty_352, i9 73" [src/conv1.cpp:36]   --->   Operation 2835 'add' 'empty_426' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2836 [1/1] (0.00ns)   --->   "%p_cast164 = zext i9 %empty_426" [src/conv1.cpp:36]   --->   Operation 2836 'zext' 'p_cast164' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2837 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast164" [src/conv1.cpp:36]   --->   Operation 2837 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2838 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast157" [src/conv1.cpp:36]   --->   Operation 2838 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2839 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast164" [src/conv1.cpp:36]   --->   Operation 2839 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2840 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_385" [src/conv1.cpp:36]   --->   Operation 2840 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2841 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_466" [src/conv1.cpp:36]   --->   Operation 2841 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2842 [1/1] (0.42ns)   --->   "%tmp_128_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_606, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_607, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2842 'mux' 'tmp_128_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2843 [1/1] (0.35ns)   --->   "%select_ln36_61 = select i1 %icmp_ln39, i16 %tmp_128_mid1, i16 %tmp_128" [src/conv1.cpp:36]   --->   Operation 2843 'select' 'select_ln36_61' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2844 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_389" [src/conv1.cpp:36]   --->   Operation 2844 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2845 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_470" [src/conv1.cpp:36]   --->   Operation 2845 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2846 [1/1] (0.42ns)   --->   "%tmp_132_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_614, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_615, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2846 'mux' 'tmp_132_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2847 [1/1] (0.35ns)   --->   "%select_ln36_65 = select i1 %icmp_ln39, i16 %tmp_132_mid1, i16 %tmp_132" [src/conv1.cpp:36]   --->   Operation 2847 'select' 'select_ln36_65' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2848 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392" [src/conv1.cpp:36]   --->   Operation 2848 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2849 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473" [src/conv1.cpp:36]   --->   Operation 2849 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2850 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399" [src/conv1.cpp:36]   --->   Operation 2850 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2851 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480" [src/conv1.cpp:36]   --->   Operation 2851 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_34 : Operation 2852 [1/1] (0.79ns)   --->   "%add_ln54_265 = add i11 %mul_ln54_247, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2852 'add' 'add_ln54_265' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2853 [1/1] (0.00ns)   --->   "%zext_ln54_50 = zext i11 %add_ln54_265" [src/conv1.cpp:54]   --->   Operation 2853 'zext' 'zext_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2854 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 2854 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2855 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 2855 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2856 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 2856 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2857 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_20 = add i33 %shl_ln54_14, i33 %sext_ln54_35" [src/conv1.cpp:54]   --->   Operation 2857 'add' 'add_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_20, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2858 'partselect' 'tmp_275' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i16 %add_ln57" [src/conv1.cpp:57]   --->   Operation 2859 'sext' 'sext_ln57_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i16 %tmp_275" [src/conv1.cpp:57]   --->   Operation 2860 'sext' 'sext_ln57_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2861 [1/1] (0.85ns)   --->   "%sub_ln57_1 = sub i17 0, i17 %sext_ln57_2" [src/conv1.cpp:57]   --->   Operation 2861 'sub' 'sub_ln57_1' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2862 [1/1] (0.86ns)   --->   "%icmp_ln57_1 = icmp_eq  i17 %sext_ln57_3, i17 %sub_ln57_1" [src/conv1.cpp:57]   --->   Operation 2862 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2863 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_1, void %if.end.i.i.186, void %if.then.i.i.184" [src/conv1.cpp:57]   --->   Operation 2863 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2864 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01059, void %V32.i.i25.i.i86.case.11060" [src/conv1.cpp:57]   --->   Operation 2864 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_1)> <Delay = 0.00>
ST_34 : Operation 2865 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 2865 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_34 : Operation 2866 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1058" [src/conv1.cpp:57]   --->   Operation 2866 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_1)> <Delay = 0.00>
ST_34 : Operation 2867 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 2867 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_34 : Operation 2868 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1058" [src/conv1.cpp:57]   --->   Operation 2868 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_1)> <Delay = 0.00>
ST_34 : Operation 2869 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.186" [src/conv1.cpp:57]   --->   Operation 2869 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_1)> <Delay = 0.00>
ST_34 : Operation 2870 [1/1] (0.85ns)   --->   "%add_ln57_1 = add i16 %tmp_275, i16 %add_ln57" [src/conv1.cpp:57]   --->   Operation 2870 'add' 'add_ln57_1' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2871 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0455, void %V32.i.i25.i.i86.case.1456" [src/conv1.cpp:57]   --->   Operation 2871 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2872 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_27 = add i33 %shl_ln54_21, i33 %sext_ln54_51" [src/conv1.cpp:54]   --->   Operation 2872 'add' 'add_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2873 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_589" [src/conv1.cpp:54]   --->   Operation 2873 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2874 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_598" [src/conv1.cpp:54]   --->   Operation 2874 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2875 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_607" [src/conv1.cpp:54]   --->   Operation 2875 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2876 [1/1] (0.47ns)   --->   "%tmp_181 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_311, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_312, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_313, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2876 'mux' 'tmp_181' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln54_52 = sext i16 %tmp_181" [src/conv1.cpp:54]   --->   Operation 2877 'sext' 'sext_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_283 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_27, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2878 'partselect' 'tmp_283' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2879 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_32 = add i33 %shl_ln54_26, i33 %sext_ln54_63" [src/conv1.cpp:54]   --->   Operation 2879 'add' 'add_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2880 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_32, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2880 'partselect' 'tmp_289' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2881 [1/1] (0.00ns)   --->   "%shl_ln54_27 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_289, i17 0" [src/conv1.cpp:54]   --->   Operation 2881 'bitconcatenate' 'shl_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2882 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_33)   --->   "%mul_ln54_32 = mul i32 %sext_ln54_64, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 2882 'mul' 'mul_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2883 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_33)   --->   "%sext_ln54_65 = sext i32 %mul_ln54_32" [src/conv1.cpp:54]   --->   Operation 2883 'sext' 'sext_ln54_65' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2884 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_33 = add i33 %shl_ln54_27, i33 %sext_ln54_65" [src/conv1.cpp:54]   --->   Operation 2884 'add' 'add_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2885 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_530" [src/conv1.cpp:54]   --->   Operation 2885 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2886 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_539" [src/conv1.cpp:54]   --->   Operation 2886 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2887 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_548" [src/conv1.cpp:54]   --->   Operation 2887 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2888 [1/1] (0.47ns)   --->   "%tmp_188 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_279, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_280, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 2888 'mux' 'tmp_188' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln54_66 = sext i16 %tmp_188" [src/conv1.cpp:54]   --->   Operation 2889 'sext' 'sext_ln54_66' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2890 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_37)   --->   "%mul_ln54_37 = mul i32 %sext_ln54_74, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 2890 'mul' 'mul_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2891 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471" [src/conv1.cpp:54]   --->   Operation 2891 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2892 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480" [src/conv1.cpp:54]   --->   Operation 2892 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2893 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489" [src/conv1.cpp:54]   --->   Operation 2893 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2894 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_92)   --->   "%mul_ln54_98 = mul i32 %sext_ln54_180, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 2894 'mul' 'mul_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2895 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_98 = add i33 %shl_ln54_92, i33 %sext_ln54_188" [src/conv1.cpp:54]   --->   Operation 2895 'add' 'add_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2896 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_99)   --->   "%mul_ln54_106 = mul i32 %sext_ln54_52, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 2896 'mul' 'mul_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_98, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2897 'partselect' 'tmp_364' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2898 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_104)   --->   "%mul_ln54_112 = mul i32 %sext_ln54_64, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2898 'mul' 'mul_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2899 [1/1] (0.00ns)   --->   "%shl_ln54_98 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_369, i17 0" [src/conv1.cpp:54]   --->   Operation 2899 'bitconcatenate' 'shl_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2900 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_104)   --->   "%sext_ln54_196 = sext i32 %mul_ln54_112" [src/conv1.cpp:54]   --->   Operation 2900 'sext' 'sext_ln54_196' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2901 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_104 = add i33 %shl_ln54_98, i33 %sext_ln54_196" [src/conv1.cpp:54]   --->   Operation 2901 'add' 'add_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2902 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_105)   --->   "%mul_ln54_113 = mul i32 %sext_ln54_66, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 2902 'mul' 'mul_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2903 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_109)   --->   "%mul_ln54_118 = mul i32 %sext_ln54_76, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 2903 'mul' 'mul_ln54_118' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2904 [1/1] (0.00ns)   --->   "%shl_ln54_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_375, i17 0" [src/conv1.cpp:54]   --->   Operation 2904 'bitconcatenate' 'shl_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln54_202 = sext i32 %shl_ln54_103" [src/conv1.cpp:54]   --->   Operation 2905 'sext' 'sext_ln54_202' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2906 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_109)   --->   "%sext_ln54_203 = sext i32 %mul_ln54_118" [src/conv1.cpp:54]   --->   Operation 2906 'sext' 'sext_ln54_203' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2907 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_109 = add i33 %sext_ln54_202, i33 %sext_ln54_203" [src/conv1.cpp:54]   --->   Operation 2907 'add' 'add_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2908 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_110)   --->   "%mul_ln54_119 = mul i32 %sext_ln54_78, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 2908 'mul' 'mul_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2909 [1/1] (0.79ns)   --->   "%add_ln54_315 = add i11 %mul_ln54_244, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 2909 'add' 'add_ln54_315' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln54_112 = zext i11 %add_ln54_315" [src/conv1.cpp:54]   --->   Operation 2910 'zext' 'zext_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2911 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 2911 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2912 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 2912 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2913 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 2913 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2914 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 2914 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_34 : Operation 2915 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit" [src/conv1.cpp:57]   --->   Operation 2915 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 0.00>
ST_34 : Operation 2916 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_18, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 2916 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_34 : Operation 2917 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit" [src/conv1.cpp:57]   --->   Operation 2917 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 0.00>
ST_34 : Operation 2918 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_163)   --->   "%mul_ln54_178 = mul i32 %sext_ln54_180, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 2918 'mul' 'mul_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2919 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37" [src/conv1.cpp:54]   --->   Operation 2919 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2920 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46" [src/conv1.cpp:54]   --->   Operation 2920 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2921 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55" [src/conv1.cpp:54]   --->   Operation 2921 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_34 : Operation 2922 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_169 = add i33 %shl_ln54_163, i33 %sext_ln54_277" [src/conv1.cpp:54]   --->   Operation 2922 'add' 'add_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2923 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_170)   --->   "%mul_ln54_186 = mul i32 %sext_ln54_52, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 2923 'mul' 'mul_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_169, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 2924 'partselect' 'tmp_445' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2925 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_175)   --->   "%mul_ln54_192 = mul i32 %sext_ln54_64, i32 %sext_ln36_30" [src/conv1.cpp:54]   --->   Operation 2925 'mul' 'mul_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2926 [1/1] (0.00ns)   --->   "%shl_ln54_169 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_451, i17 0" [src/conv1.cpp:54]   --->   Operation 2926 'bitconcatenate' 'shl_ln54_169' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2927 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_175)   --->   "%sext_ln54_285 = sext i32 %mul_ln54_192" [src/conv1.cpp:54]   --->   Operation 2927 'sext' 'sext_ln54_285' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2928 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_175 = add i33 %shl_ln54_169, i33 %sext_ln54_285" [src/conv1.cpp:54]   --->   Operation 2928 'add' 'add_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2929 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_176)   --->   "%mul_ln54_193 = mul i32 %sext_ln54_66, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 2929 'mul' 'mul_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2930 [1/1] (2.38ns)   --->   "%mul_ln54_198 = mul i32 %sext_ln54_76, i32 %sext_ln36_36" [src/conv1.cpp:54]   --->   Operation 2930 'mul' 'mul_ln54_198' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2931 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_181)   --->   "%mul_ln54_199 = mul i32 %sext_ln54_78, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 2931 'mul' 'mul_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2932 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_198, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 2932 'partselect' 'tmp_457' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 2.86>
ST_35 : Operation 2933 [1/1] (0.77ns)   --->   "%empty_316 = add i9 %empty, i9 53" [src/conv1.cpp:36]   --->   Operation 2933 'add' 'empty_316' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2934 [1/1] (0.00ns)   --->   "%p_cast63 = zext i9 %empty_316" [src/conv1.cpp:36]   --->   Operation 2934 'zext' 'p_cast63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2935 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast63" [src/conv1.cpp:36]   --->   Operation 2935 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2936 [1/1] (0.77ns)   --->   "%empty_323 = add i9 %empty, i9 60" [src/conv1.cpp:36]   --->   Operation 2936 'add' 'empty_323' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2937 [1/1] (0.00ns)   --->   "%p_cast70 = zext i9 %empty_323" [src/conv1.cpp:36]   --->   Operation 2937 'zext' 'p_cast70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2938 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast70" [src/conv1.cpp:36]   --->   Operation 2938 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2939 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast63" [src/conv1.cpp:36]   --->   Operation 2939 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2940 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast70" [src/conv1.cpp:36]   --->   Operation 2940 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2941 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55" [src/conv1.cpp:36]   --->   Operation 2941 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2942 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136" [src/conv1.cpp:36]   --->   Operation 2942 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2943 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62" [src/conv1.cpp:36]   --->   Operation 2943 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2944 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143" [src/conv1.cpp:36]   --->   Operation 2944 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2945 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_68" [src/conv1.cpp:36]   --->   Operation 2945 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2946 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_149" [src/conv1.cpp:36]   --->   Operation 2946 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2947 [1/1] (0.42ns)   --->   "%tmp_135 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_296, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_297, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2947 'mux' 'tmp_135' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2948 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_75" [src/conv1.cpp:36]   --->   Operation 2948 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2949 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_156" [src/conv1.cpp:36]   --->   Operation 2949 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2950 [1/1] (0.42ns)   --->   "%tmp_142 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_310, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_311, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2950 'mux' 'tmp_142' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2951 [1/1] (0.79ns)   --->   "%empty_348 = add i5 %zext_ln39, i5 6" [src/conv1.cpp:39]   --->   Operation 2951 'add' 'empty_348' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2952 [1/1] (0.79ns)   --->   "%empty_349 = add i5 %zext_ln39, i5 7" [src/conv1.cpp:39]   --->   Operation 2952 'add' 'empty_349' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2953 [1/1] (0.78ns)   --->   "%empty_350 = add i5 %zext_ln39, i5 8" [src/conv1.cpp:39]   --->   Operation 2953 'add' 'empty_350' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2954 [1/1] (0.77ns)   --->   "%empty_406 = add i9 %empty_352, i9 53" [src/conv1.cpp:36]   --->   Operation 2954 'add' 'empty_406' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2955 [1/1] (0.00ns)   --->   "%p_cast144 = zext i9 %empty_406" [src/conv1.cpp:36]   --->   Operation 2955 'zext' 'p_cast144' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2956 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast144" [src/conv1.cpp:36]   --->   Operation 2956 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2957 [1/1] (0.77ns)   --->   "%empty_413 = add i9 %empty_352, i9 60" [src/conv1.cpp:36]   --->   Operation 2957 'add' 'empty_413' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2958 [1/1] (0.00ns)   --->   "%p_cast151 = zext i9 %empty_413" [src/conv1.cpp:36]   --->   Operation 2958 'zext' 'p_cast151' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2959 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast151" [src/conv1.cpp:36]   --->   Operation 2959 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2960 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast144" [src/conv1.cpp:36]   --->   Operation 2960 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2961 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast151" [src/conv1.cpp:36]   --->   Operation 2961 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln36_33 = sext i16 %select_ln36_35" [src/conv1.cpp:36]   --->   Operation 2962 'sext' 'sext_ln36_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln36_39 = sext i16 %select_ln36_41" [src/conv1.cpp:36]   --->   Operation 2963 'sext' 'sext_ln36_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2964 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379" [src/conv1.cpp:36]   --->   Operation 2964 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2965 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460" [src/conv1.cpp:36]   --->   Operation 2965 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2966 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386" [src/conv1.cpp:36]   --->   Operation 2966 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2967 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467" [src/conv1.cpp:36]   --->   Operation 2967 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2968 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_392" [src/conv1.cpp:36]   --->   Operation 2968 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2969 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_473" [src/conv1.cpp:36]   --->   Operation 2969 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2970 [1/1] (0.42ns)   --->   "%tmp_135_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_620, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_621, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2970 'mux' 'tmp_135_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2971 [1/1] (0.35ns)   --->   "%select_ln36_68 = select i1 %icmp_ln39, i16 %tmp_135_mid1, i16 %tmp_135" [src/conv1.cpp:36]   --->   Operation 2971 'select' 'select_ln36_68' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2972 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_399" [src/conv1.cpp:36]   --->   Operation 2972 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2973 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_480" [src/conv1.cpp:36]   --->   Operation 2973 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_35 : Operation 2974 [1/1] (0.42ns)   --->   "%tmp_142_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_634, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_635, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2974 'mux' 'tmp_142_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2975 [1/1] (0.35ns)   --->   "%select_ln36_75 = select i1 %icmp_ln39, i16 %tmp_142_mid1, i16 %tmp_142" [src/conv1.cpp:36]   --->   Operation 2975 'select' 'select_ln36_75' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_15)   --->   "%select_ln36_88 = select i1 %icmp_ln39, i5 6, i5 %empty_348" [src/conv1.cpp:36]   --->   Operation 2976 'select' 'select_ln36_88' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_16)   --->   "%select_ln36_89 = select i1 %icmp_ln39, i5 7, i5 %empty_349" [src/conv1.cpp:36]   --->   Operation 2977 'select' 'select_ln36_89' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_17)   --->   "%select_ln36_90 = select i1 %icmp_ln39, i5 8, i5 %empty_350" [src/conv1.cpp:36]   --->   Operation 2978 'select' 'select_ln36_90' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2979 [1/1] (0.79ns)   --->   "%p_mid114 = add i5 %zext_ln39_3, i5 6" [src/conv1.cpp:39]   --->   Operation 2979 'add' 'p_mid114' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2980 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_15 = select i1 %and_ln36, i5 %p_mid114, i5 %select_ln36_88" [src/conv1.cpp:39]   --->   Operation 2980 'select' 'select_ln39_15' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2981 [1/1] (0.00ns)   --->   "%select_ln39_45_cast = zext i5 %select_ln39_15" [src/conv1.cpp:39]   --->   Operation 2981 'zext' 'select_ln39_45_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2982 [1/1] (1.65ns)   --->   "%mul_ln54_249 = mul i11 %select_ln39_45_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 2982 'mul' 'mul_ln54_249' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2983 [1/1] (0.79ns)   --->   "%p_mid116 = add i5 %zext_ln39_3, i5 7" [src/conv1.cpp:39]   --->   Operation 2983 'add' 'p_mid116' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2984 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_16 = select i1 %and_ln36, i5 %p_mid116, i5 %select_ln36_89" [src/conv1.cpp:39]   --->   Operation 2984 'select' 'select_ln39_16' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2985 [1/1] (0.78ns)   --->   "%p_mid118 = add i5 %zext_ln39_3, i5 8" [src/conv1.cpp:39]   --->   Operation 2985 'add' 'p_mid118' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2986 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_17 = select i1 %and_ln36, i5 %p_mid118, i5 %select_ln36_90" [src/conv1.cpp:39]   --->   Operation 2986 'select' 'select_ln39_17' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2987 [1/1] (0.79ns)   --->   "%add_ln54_229 = add i11 %mul_ln54_247, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 2987 'add' 'add_ln54_229' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i11 %add_ln54_229" [src/conv1.cpp:54]   --->   Operation 2988 'zext' 'zext_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2989 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_7" [src/conv1.cpp:54]   --->   Operation 2989 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2990 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_7" [src/conv1.cpp:54]   --->   Operation 2990 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2991 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_7" [src/conv1.cpp:54]   --->   Operation 2991 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2992 [1/1] (0.79ns)   --->   "%add_ln54_239 = add i11 %mul_ln54_248, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 2992 'add' 'add_ln54_239' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln54_18 = zext i11 %add_ln54_239" [src/conv1.cpp:54]   --->   Operation 2993 'zext' 'zext_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2994 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_18" [src/conv1.cpp:54]   --->   Operation 2994 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2995 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_18" [src/conv1.cpp:54]   --->   Operation 2995 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2996 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_18" [src/conv1.cpp:54]   --->   Operation 2996 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2997 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 2997 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_35 : Operation 2998 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit454" [src/conv1.cpp:57]   --->   Operation 2998 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 0.00>
ST_35 : Operation 2999 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 2999 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_35 : Operation 3000 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit454" [src/conv1.cpp:57]   --->   Operation 3000 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 0.00>
ST_35 : Operation 3001 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_33 = add i33 %shl_ln54_27, i33 %sext_ln54_65" [src/conv1.cpp:54]   --->   Operation 3001 'add' 'add_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3002 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_33, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3002 'partselect' 'tmp_290' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3003 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_34)   --->   "%mul_ln54_33 = mul i32 %sext_ln54_66, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3003 'mul' 'mul_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3004 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345" [src/conv1.cpp:54]   --->   Operation 3004 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3005 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354" [src/conv1.cpp:54]   --->   Operation 3005 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3006 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363" [src/conv1.cpp:54]   --->   Operation 3006 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3007 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_37)   --->   "%mul_ln54_37 = mul i32 %sext_ln54_74, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 3007 'mul' 'mul_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3008 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_38)   --->   "%mul_ln54_38 = mul i32 %sext_ln54_76, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3008 'mul' 'mul_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3009 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_471" [src/conv1.cpp:54]   --->   Operation 3009 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3010 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_480" [src/conv1.cpp:54]   --->   Operation 3010 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3011 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_489" [src/conv1.cpp:54]   --->   Operation 3011 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3012 [1/1] (0.47ns)   --->   "%tmp_195 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_245, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_246, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_247, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3012 'mux' 'tmp_195' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln54_80 = sext i16 %tmp_195" [src/conv1.cpp:54]   --->   Operation 3013 'sext' 'sext_ln54_80' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3014 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380" [src/conv1.cpp:54]   --->   Operation 3014 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3015 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389" [src/conv1.cpp:54]   --->   Operation 3015 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3016 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398" [src/conv1.cpp:54]   --->   Operation 3016 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3017 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_92)   --->   "%mul_ln54_98 = mul i32 %sext_ln54_180, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 3017 'mul' 'mul_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3018 [1/1] (0.00ns)   --->   "%shl_ln54_86 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_356, i17 0" [src/conv1.cpp:54]   --->   Operation 3018 'bitconcatenate' 'shl_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3019 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_92)   --->   "%sext_ln54_181 = sext i32 %mul_ln54_98" [src/conv1.cpp:54]   --->   Operation 3019 'sext' 'sext_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3020 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_92 = add i33 %shl_ln54_86, i33 %sext_ln54_181" [src/conv1.cpp:54]   --->   Operation 3020 'add' 'add_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3021 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_99)   --->   "%mul_ln54_106 = mul i32 %sext_ln54_52, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 3021 'mul' 'mul_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3022 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_104 = add i33 %shl_ln54_98, i33 %sext_ln54_196" [src/conv1.cpp:54]   --->   Operation 3022 'add' 'add_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3023 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_105)   --->   "%mul_ln54_113 = mul i32 %sext_ln54_66, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 3023 'mul' 'mul_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3024 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_104, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3024 'partselect' 'tmp_371' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3025 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_109 = add i33 %sext_ln54_202, i33 %sext_ln54_203" [src/conv1.cpp:54]   --->   Operation 3025 'add' 'add_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3026 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_110)   --->   "%mul_ln54_119 = mul i32 %sext_ln54_78, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3026 'mul' 'mul_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3027 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_109, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3027 'partselect' 'tmp_376' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3028 [1/1] (0.00ns)   --->   "%shl_ln54_104 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_376, i17 0" [src/conv1.cpp:54]   --->   Operation 3028 'bitconcatenate' 'shl_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3029 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_110)   --->   "%sext_ln54_204 = sext i32 %mul_ln54_119" [src/conv1.cpp:54]   --->   Operation 3029 'sext' 'sext_ln54_204' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3030 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_110 = add i33 %shl_ln54_104, i33 %sext_ln54_204" [src/conv1.cpp:54]   --->   Operation 3030 'add' 'add_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3031 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_111)   --->   "%mul_ln54_120 = mul i32 %sext_ln54_80, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3031 'mul' 'mul_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3032 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_163)   --->   "%mul_ln54_178 = mul i32 %sext_ln54_180, i32 %sext_ln36_16" [src/conv1.cpp:54]   --->   Operation 3032 'mul' 'mul_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3033 [1/1] (0.00ns)   --->   "%shl_ln54_157 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_437, i17 0" [src/conv1.cpp:54]   --->   Operation 3033 'bitconcatenate' 'shl_ln54_157' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3034 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_163)   --->   "%sext_ln54_269 = sext i32 %mul_ln54_178" [src/conv1.cpp:54]   --->   Operation 3034 'sext' 'sext_ln54_269' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3035 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_163 = add i33 %shl_ln54_157, i33 %sext_ln54_269" [src/conv1.cpp:54]   --->   Operation 3035 'add' 'add_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3036 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_37" [src/conv1.cpp:54]   --->   Operation 3036 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3037 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_46" [src/conv1.cpp:54]   --->   Operation 3037 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3038 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_55" [src/conv1.cpp:54]   --->   Operation 3038 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_35 : Operation 3039 [1/1] (0.47ns)   --->   "%tmp_248 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_34, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_35, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_36, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 3039 'mux' 'tmp_248' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln54_270 = sext i16 %tmp_248" [src/conv1.cpp:54]   --->   Operation 3040 'sext' 'sext_ln54_270' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3041 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_164)   --->   "%mul_ln54_179 = mul i32 %sext_ln54_270, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 3041 'mul' 'mul_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3042 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_170)   --->   "%mul_ln54_186 = mul i32 %sext_ln54_52, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 3042 'mul' 'mul_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3043 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_175 = add i33 %shl_ln54_169, i33 %sext_ln54_285" [src/conv1.cpp:54]   --->   Operation 3043 'add' 'add_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3044 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_176)   --->   "%mul_ln54_193 = mul i32 %sext_ln54_66, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 3044 'mul' 'mul_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_175, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3045 'partselect' 'tmp_452' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3046 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_181)   --->   "%mul_ln54_199 = mul i32 %sext_ln54_78, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 3046 'mul' 'mul_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3047 [1/1] (0.00ns)   --->   "%shl_ln54_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_457, i17 0" [src/conv1.cpp:54]   --->   Operation 3047 'bitconcatenate' 'shl_ln54_175' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln54_292 = sext i32 %shl_ln54_175" [src/conv1.cpp:54]   --->   Operation 3048 'sext' 'sext_ln54_292' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3049 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_181)   --->   "%sext_ln54_293 = sext i32 %mul_ln54_199" [src/conv1.cpp:54]   --->   Operation 3049 'sext' 'sext_ln54_293' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 3050 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_181 = add i33 %sext_ln54_292, i33 %sext_ln54_293" [src/conv1.cpp:54]   --->   Operation 3050 'add' 'add_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3051 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_182)   --->   "%mul_ln54_200 = mul i32 %sext_ln54_80, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3051 'mul' 'mul_ln54_200' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 4.73>
ST_36 : Operation 3052 [1/1] (0.77ns)   --->   "%empty_330 = add i9 %empty, i9 67" [src/conv1.cpp:36]   --->   Operation 3052 'add' 'empty_330' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3053 [1/1] (0.00ns)   --->   "%p_cast77 = zext i9 %empty_330" [src/conv1.cpp:36]   --->   Operation 3053 'zext' 'p_cast77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3054 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast77" [src/conv1.cpp:36]   --->   Operation 3054 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3055 [1/1] (0.77ns)   --->   "%empty_337 = add i9 %empty, i9 74" [src/conv1.cpp:36]   --->   Operation 3055 'add' 'empty_337' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3056 [1/1] (0.00ns)   --->   "%p_cast84 = zext i9 %empty_337" [src/conv1.cpp:36]   --->   Operation 3056 'zext' 'p_cast84' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3057 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast84" [src/conv1.cpp:36]   --->   Operation 3057 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3058 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast77" [src/conv1.cpp:36]   --->   Operation 3058 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3059 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast84" [src/conv1.cpp:36]   --->   Operation 3059 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3060 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_55" [src/conv1.cpp:36]   --->   Operation 3060 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3061 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_136" [src/conv1.cpp:36]   --->   Operation 3061 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3062 [1/1] (0.42ns)   --->   "%tmp_122 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_270, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_271, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3062 'mux' 'tmp_122' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3063 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_62" [src/conv1.cpp:36]   --->   Operation 3063 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3064 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_143" [src/conv1.cpp:36]   --->   Operation 3064 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3065 [1/1] (0.42ns)   --->   "%tmp_129 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_284, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_285, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3065 'mux' 'tmp_129' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3066 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69" [src/conv1.cpp:36]   --->   Operation 3066 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3067 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150" [src/conv1.cpp:36]   --->   Operation 3067 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3068 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76" [src/conv1.cpp:36]   --->   Operation 3068 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3069 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157" [src/conv1.cpp:36]   --->   Operation 3069 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3070 [1/1] (0.77ns)   --->   "%empty_420 = add i9 %empty_352, i9 67" [src/conv1.cpp:36]   --->   Operation 3070 'add' 'empty_420' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3071 [1/1] (0.00ns)   --->   "%p_cast158 = zext i9 %empty_420" [src/conv1.cpp:36]   --->   Operation 3071 'zext' 'p_cast158' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3072 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast158" [src/conv1.cpp:36]   --->   Operation 3072 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3073 [1/1] (0.77ns)   --->   "%empty_427 = add i9 %empty_352, i9 74" [src/conv1.cpp:36]   --->   Operation 3073 'add' 'empty_427' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3074 [1/1] (0.00ns)   --->   "%p_cast165 = zext i9 %empty_427" [src/conv1.cpp:36]   --->   Operation 3074 'zext' 'p_cast165' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3075 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast165" [src/conv1.cpp:36]   --->   Operation 3075 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3076 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast158" [src/conv1.cpp:36]   --->   Operation 3076 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3077 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast165" [src/conv1.cpp:36]   --->   Operation 3077 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln36_26 = sext i16 %select_ln36_28" [src/conv1.cpp:36]   --->   Operation 3078 'sext' 'sext_ln36_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3079 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_379" [src/conv1.cpp:36]   --->   Operation 3079 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3080 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_460" [src/conv1.cpp:36]   --->   Operation 3080 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3081 [1/1] (0.42ns)   --->   "%tmp_122_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_594, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_595, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3081 'mux' 'tmp_122_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3082 [1/1] (0.35ns)   --->   "%select_ln36_55 = select i1 %icmp_ln39, i16 %tmp_122_mid1, i16 %tmp_122" [src/conv1.cpp:36]   --->   Operation 3082 'select' 'select_ln36_55' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3083 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_386" [src/conv1.cpp:36]   --->   Operation 3083 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3084 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_467" [src/conv1.cpp:36]   --->   Operation 3084 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3085 [1/1] (0.42ns)   --->   "%tmp_129_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_608, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_609, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3085 'mux' 'tmp_129_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3086 [1/1] (0.35ns)   --->   "%select_ln36_62 = select i1 %icmp_ln39, i16 %tmp_129_mid1, i16 %tmp_129" [src/conv1.cpp:36]   --->   Operation 3086 'select' 'select_ln36_62' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 3087 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393" [src/conv1.cpp:36]   --->   Operation 3087 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3088 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474" [src/conv1.cpp:36]   --->   Operation 3088 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3089 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400" [src/conv1.cpp:36]   --->   Operation 3089 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3090 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481" [src/conv1.cpp:36]   --->   Operation 3090 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_36 : Operation 3091 [1/1] (0.79ns)   --->   "%add_ln54_274 = add i11 %mul_ln54_247, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 3091 'add' 'add_ln54_274' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3092 [1/1] (0.00ns)   --->   "%zext_ln54_61 = zext i11 %add_ln54_274" [src/conv1.cpp:54]   --->   Operation 3092 'zext' 'zext_ln54_61' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3093 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 3093 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3094 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 3094 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3095 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 3095 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3096 [1/1] (0.79ns)   --->   "%add_ln54_291 = add i11 %mul_ln54_246, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3096 'add' 'add_ln54_291' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln54_82 = zext i11 %add_ln54_291" [src/conv1.cpp:54]   --->   Operation 3097 'zext' 'zext_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3098 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 3098 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3099 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 3099 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3100 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 3100 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3101 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_28)   --->   "%mul_ln54_26 = mul i32 %sext_ln54_52, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3101 'mul' 'mul_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3102 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_34)   --->   "%mul_ln54_33 = mul i32 %sext_ln54_66, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3102 'mul' 'mul_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3103 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560" [src/conv1.cpp:54]   --->   Operation 3103 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3104 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569" [src/conv1.cpp:54]   --->   Operation 3104 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3105 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578" [src/conv1.cpp:54]   --->   Operation 3105 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3106 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_345" [src/conv1.cpp:54]   --->   Operation 3106 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3107 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_354" [src/conv1.cpp:54]   --->   Operation 3107 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3108 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_363" [src/conv1.cpp:54]   --->   Operation 3108 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3109 [1/1] (0.47ns)   --->   "%tmp_191 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_234, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_235, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 3109 'mux' 'tmp_191' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln54_72 = sext i16 %tmp_191" [src/conv1.cpp:54]   --->   Operation 3110 'sext' 'sext_ln54_72' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3111 [1/1] (2.38ns)   --->   "%mul_ln54_36 = mul i32 %sext_ln54_72, i32 %sext_ln36_36" [src/conv1.cpp:54]   --->   Operation 3111 'mul' 'mul_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_36, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 3112 'partselect' 'tmp_294' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3113 [1/1] (0.00ns)   --->   "%shl_ln54_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_294, i17 0" [src/conv1.cpp:54]   --->   Operation 3113 'bitconcatenate' 'shl_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln54_73 = sext i32 %shl_ln54_31" [src/conv1.cpp:54]   --->   Operation 3114 'sext' 'sext_ln54_73' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3115 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_37)   --->   "%mul_ln54_37 = mul i32 %sext_ln54_74, i32 %sext_ln36_37" [src/conv1.cpp:54]   --->   Operation 3115 'mul' 'mul_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3116 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_37)   --->   "%sext_ln54_75 = sext i32 %mul_ln54_37" [src/conv1.cpp:54]   --->   Operation 3116 'sext' 'sext_ln54_75' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3117 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_37 = add i33 %sext_ln54_73, i33 %sext_ln54_75" [src/conv1.cpp:54]   --->   Operation 3117 'add' 'add_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3118 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_38)   --->   "%mul_ln54_38 = mul i32 %sext_ln54_76, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3118 'mul' 'mul_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3119 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_39)   --->   "%mul_ln54_39 = mul i32 %sext_ln54_78, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3119 'mul' 'mul_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3120 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501" [src/conv1.cpp:54]   --->   Operation 3120 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3121 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510" [src/conv1.cpp:54]   --->   Operation 3121 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3122 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519" [src/conv1.cpp:54]   --->   Operation 3122 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3123 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_380" [src/conv1.cpp:54]   --->   Operation 3123 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3124 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_389" [src/conv1.cpp:54]   --->   Operation 3124 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3125 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_398" [src/conv1.cpp:54]   --->   Operation 3125 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_36 : Operation 3126 [1/1] (0.47ns)   --->   "%tmp_201 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_209, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_210, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_211, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 3126 'mux' 'tmp_201' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3127 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_92 = add i33 %shl_ln54_86, i33 %sext_ln54_181" [src/conv1.cpp:54]   --->   Operation 3127 'add' 'add_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_92, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3128 'partselect' 'tmp_354' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln57_20 = sext i16 %add_ln57_9" [src/conv1.cpp:57]   --->   Operation 3129 'sext' 'sext_ln57_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln57_21 = sext i16 %tmp_354" [src/conv1.cpp:57]   --->   Operation 3130 'sext' 'sext_ln57_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3131 [1/1] (0.85ns)   --->   "%sub_ln57_10 = sub i17 0, i17 %sext_ln57_20" [src/conv1.cpp:57]   --->   Operation 3131 'sub' 'sub_ln57_10' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3132 [1/1] (0.86ns)   --->   "%icmp_ln57_10 = icmp_eq  i17 %sext_ln57_21, i17 %sub_ln57_10" [src/conv1.cpp:57]   --->   Operation 3132 'icmp' 'icmp_ln57_10' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3133 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_10, void %if.end.i.i.1.1, void %if.then.i.i.1.1" [src/conv1.cpp:57]   --->   Operation 3133 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3134 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01086, void %V32.i.i25.i.i86.1.case.11087" [src/conv1.cpp:57]   --->   Operation 3134 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_10)> <Delay = 0.00>
ST_36 : Operation 3135 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 3135 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172 & icmp_ln57_10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_36 : Operation 3136 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1085" [src/conv1.cpp:57]   --->   Operation 3136 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172 & icmp_ln57_10)> <Delay = 0.00>
ST_36 : Operation 3137 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 3137 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172 & icmp_ln57_10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_36 : Operation 3138 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1085" [src/conv1.cpp:57]   --->   Operation 3138 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172 & icmp_ln57_10)> <Delay = 0.00>
ST_36 : Operation 3139 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.1" [src/conv1.cpp:57]   --->   Operation 3139 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_10)> <Delay = 0.00>
ST_36 : Operation 3140 [1/1] (0.85ns)   --->   "%add_ln57_10 = add i16 %tmp_354, i16 %add_ln57_9" [src/conv1.cpp:57]   --->   Operation 3140 'add' 'add_ln57_10' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3141 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0873, void %V32.i.i25.i.i86.1.case.1874" [src/conv1.cpp:57]   --->   Operation 3141 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3142 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_99)   --->   "%mul_ln54_106 = mul i32 %sext_ln54_52, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 3142 'mul' 'mul_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln54_93 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_364, i17 0" [src/conv1.cpp:54]   --->   Operation 3143 'bitconcatenate' 'shl_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3144 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_99)   --->   "%sext_ln54_189 = sext i32 %mul_ln54_106" [src/conv1.cpp:54]   --->   Operation 3144 'sext' 'sext_ln54_189' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_99 = add i33 %shl_ln54_93, i33 %sext_ln54_189" [src/conv1.cpp:54]   --->   Operation 3145 'add' 'add_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3146 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_105)   --->   "%mul_ln54_113 = mul i32 %sext_ln54_66, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 3146 'mul' 'mul_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3147 [1/1] (0.00ns)   --->   "%shl_ln54_99 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_371, i17 0" [src/conv1.cpp:54]   --->   Operation 3147 'bitconcatenate' 'shl_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3148 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_105)   --->   "%sext_ln54_197 = sext i32 %mul_ln54_113" [src/conv1.cpp:54]   --->   Operation 3148 'sext' 'sext_ln54_197' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3149 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_105 = add i33 %shl_ln54_99, i33 %sext_ln54_197" [src/conv1.cpp:54]   --->   Operation 3149 'add' 'add_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3150 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_110 = add i33 %shl_ln54_104, i33 %sext_ln54_204" [src/conv1.cpp:54]   --->   Operation 3150 'add' 'add_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3151 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_111)   --->   "%mul_ln54_120 = mul i32 %sext_ln54_80, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3151 'mul' 'mul_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_110, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3152 'partselect' 'tmp_377' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3153 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_163 = add i33 %shl_ln54_157, i33 %sext_ln54_269" [src/conv1.cpp:54]   --->   Operation 3153 'add' 'add_ln54_163' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3154 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_164)   --->   "%mul_ln54_179 = mul i32 %sext_ln54_270, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 3154 'mul' 'mul_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_163, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3155 'partselect' 'tmp_438' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3156 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_170)   --->   "%mul_ln54_186 = mul i32 %sext_ln54_52, i32 %sext_ln36_24" [src/conv1.cpp:54]   --->   Operation 3156 'mul' 'mul_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3157 [1/1] (0.00ns)   --->   "%shl_ln54_164 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_445, i17 0" [src/conv1.cpp:54]   --->   Operation 3157 'bitconcatenate' 'shl_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3158 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_170)   --->   "%sext_ln54_278 = sext i32 %mul_ln54_186" [src/conv1.cpp:54]   --->   Operation 3158 'sext' 'sext_ln54_278' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_170 = add i33 %shl_ln54_164, i33 %sext_ln54_278" [src/conv1.cpp:54]   --->   Operation 3159 'add' 'add_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3160 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_176)   --->   "%mul_ln54_193 = mul i32 %sext_ln54_66, i32 %sext_ln36_31" [src/conv1.cpp:54]   --->   Operation 3160 'mul' 'mul_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3161 [1/1] (0.00ns)   --->   "%shl_ln54_170 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_452, i17 0" [src/conv1.cpp:54]   --->   Operation 3161 'bitconcatenate' 'shl_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3162 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_176)   --->   "%sext_ln54_286 = sext i32 %mul_ln54_193" [src/conv1.cpp:54]   --->   Operation 3162 'sext' 'sext_ln54_286' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 3163 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_176 = add i33 %shl_ln54_170, i33 %sext_ln54_286" [src/conv1.cpp:54]   --->   Operation 3163 'add' 'add_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3164 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_181 = add i33 %sext_ln54_292, i33 %sext_ln54_293" [src/conv1.cpp:54]   --->   Operation 3164 'add' 'add_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3165 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_182)   --->   "%mul_ln54_200 = mul i32 %sext_ln54_80, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3165 'mul' 'mul_ln54_200' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 3166 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_181, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3166 'partselect' 'tmp_459' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 2.70>
ST_37 : Operation 3167 [1/1] (0.77ns)   --->   "%empty_324 = add i9 %empty, i9 61" [src/conv1.cpp:36]   --->   Operation 3167 'add' 'empty_324' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3168 [1/1] (0.00ns)   --->   "%p_cast71 = zext i9 %empty_324" [src/conv1.cpp:36]   --->   Operation 3168 'zext' 'p_cast71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3169 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast71" [src/conv1.cpp:36]   --->   Operation 3169 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3170 [1/1] (0.77ns)   --->   "%empty_331 = add i9 %empty, i9 68" [src/conv1.cpp:36]   --->   Operation 3170 'add' 'empty_331' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3171 [1/1] (0.00ns)   --->   "%p_cast78 = zext i9 %empty_331" [src/conv1.cpp:36]   --->   Operation 3171 'zext' 'p_cast78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3172 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast78" [src/conv1.cpp:36]   --->   Operation 3172 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3173 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast71" [src/conv1.cpp:36]   --->   Operation 3173 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3174 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast78" [src/conv1.cpp:36]   --->   Operation 3174 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3175 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63" [src/conv1.cpp:36]   --->   Operation 3175 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3176 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144" [src/conv1.cpp:36]   --->   Operation 3176 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3177 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_69" [src/conv1.cpp:36]   --->   Operation 3177 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3178 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_150" [src/conv1.cpp:36]   --->   Operation 3178 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3179 [1/1] (0.42ns)   --->   "%tmp_136 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_298, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_299, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3179 'mux' 'tmp_136' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3180 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70" [src/conv1.cpp:36]   --->   Operation 3180 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3181 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151" [src/conv1.cpp:36]   --->   Operation 3181 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3182 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_76" [src/conv1.cpp:36]   --->   Operation 3182 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3183 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_157" [src/conv1.cpp:36]   --->   Operation 3183 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3184 [1/1] (0.42ns)   --->   "%tmp_143 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_312, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_313, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3184 'mux' 'tmp_143' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3185 [1/1] (0.77ns)   --->   "%empty_414 = add i9 %empty_352, i9 61" [src/conv1.cpp:36]   --->   Operation 3185 'add' 'empty_414' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3186 [1/1] (0.00ns)   --->   "%p_cast152 = zext i9 %empty_414" [src/conv1.cpp:36]   --->   Operation 3186 'zext' 'p_cast152' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3187 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast152" [src/conv1.cpp:36]   --->   Operation 3187 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3188 [1/1] (0.77ns)   --->   "%empty_421 = add i9 %empty_352, i9 68" [src/conv1.cpp:36]   --->   Operation 3188 'add' 'empty_421' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3189 [1/1] (0.00ns)   --->   "%p_cast159 = zext i9 %empty_421" [src/conv1.cpp:36]   --->   Operation 3189 'zext' 'p_cast159' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3190 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast159" [src/conv1.cpp:36]   --->   Operation 3190 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3191 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast152" [src/conv1.cpp:36]   --->   Operation 3191 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3192 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast159" [src/conv1.cpp:36]   --->   Operation 3192 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln36_40 = sext i16 %select_ln36_42" [src/conv1.cpp:36]   --->   Operation 3193 'sext' 'sext_ln36_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln36_45 = sext i16 %select_ln36_47" [src/conv1.cpp:36]   --->   Operation 3194 'sext' 'sext_ln36_45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3195 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387" [src/conv1.cpp:36]   --->   Operation 3195 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3196 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468" [src/conv1.cpp:36]   --->   Operation 3196 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3197 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_393" [src/conv1.cpp:36]   --->   Operation 3197 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3198 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_474" [src/conv1.cpp:36]   --->   Operation 3198 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3199 [1/1] (0.42ns)   --->   "%tmp_136_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_622, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_623, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3199 'mux' 'tmp_136_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3200 [1/1] (0.35ns)   --->   "%select_ln36_69 = select i1 %icmp_ln39, i16 %tmp_136_mid1, i16 %tmp_136" [src/conv1.cpp:36]   --->   Operation 3200 'select' 'select_ln36_69' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3201 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394" [src/conv1.cpp:36]   --->   Operation 3201 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3202 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475" [src/conv1.cpp:36]   --->   Operation 3202 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3203 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_400" [src/conv1.cpp:36]   --->   Operation 3203 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3204 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_481" [src/conv1.cpp:36]   --->   Operation 3204 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_37 : Operation 3205 [1/1] (0.42ns)   --->   "%tmp_143_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_636, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_637, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3205 'mux' 'tmp_143_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3206 [1/1] (0.35ns)   --->   "%select_ln36_76 = select i1 %icmp_ln39, i16 %tmp_143_mid1, i16 %tmp_143" [src/conv1.cpp:36]   --->   Operation 3206 'select' 'select_ln36_76' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 3207 [1/1] (0.79ns)   --->   "%add_ln54_248 = add i11 %mul_ln54_248, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 3207 'add' 'add_ln54_248' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln54_29 = zext i11 %add_ln54_248" [src/conv1.cpp:54]   --->   Operation 3208 'zext' 'zext_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3209 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_29" [src/conv1.cpp:54]   --->   Operation 3209 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3210 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_29" [src/conv1.cpp:54]   --->   Operation 3210 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3211 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_29" [src/conv1.cpp:54]   --->   Operation 3211 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3212 [1/1] (0.79ns)   --->   "%add_ln54_257 = add i11 %mul_ln54_248, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 3212 'add' 'add_ln54_257' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3213 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i11 %add_ln54_257" [src/conv1.cpp:54]   --->   Operation 3213 'zext' 'zext_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3214 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_40" [src/conv1.cpp:54]   --->   Operation 3214 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3215 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_40" [src/conv1.cpp:54]   --->   Operation 3215 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3216 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_40" [src/conv1.cpp:54]   --->   Operation 3216 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3217 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_28)   --->   "%mul_ln54_26 = mul i32 %sext_ln54_52, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3217 'mul' 'mul_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3218 [1/1] (0.00ns)   --->   "%shl_ln54_28 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_290, i17 0" [src/conv1.cpp:54]   --->   Operation 3218 'bitconcatenate' 'shl_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3219 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_34)   --->   "%mul_ln54_33 = mul i32 %sext_ln54_66, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3219 'mul' 'mul_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3220 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_34)   --->   "%sext_ln54_67 = sext i32 %mul_ln54_33" [src/conv1.cpp:54]   --->   Operation 3220 'sext' 'sext_ln54_67' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3221 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_34 = add i33 %shl_ln54_28, i33 %sext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3221 'add' 'add_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3222 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_560" [src/conv1.cpp:54]   --->   Operation 3222 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3223 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_569" [src/conv1.cpp:54]   --->   Operation 3223 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3224 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_578" [src/conv1.cpp:54]   --->   Operation 3224 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3225 [1/1] (0.47ns)   --->   "%tmp_189 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_281, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_282, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_283, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3225 'mux' 'tmp_189' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln54_68 = sext i16 %tmp_189" [src/conv1.cpp:54]   --->   Operation 3226 'sext' 'sext_ln54_68' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3227 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_37 = add i33 %sext_ln54_73, i33 %sext_ln54_75" [src/conv1.cpp:54]   --->   Operation 3227 'add' 'add_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3228 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_37, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3228 'partselect' 'tmp_295' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3229 [1/1] (0.00ns)   --->   "%shl_ln54_32 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_295, i17 0" [src/conv1.cpp:54]   --->   Operation 3229 'bitconcatenate' 'shl_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3230 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_38)   --->   "%mul_ln54_38 = mul i32 %sext_ln54_76, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3230 'mul' 'mul_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3231 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_38)   --->   "%sext_ln54_77 = sext i32 %mul_ln54_38" [src/conv1.cpp:54]   --->   Operation 3231 'sext' 'sext_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3232 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_38 = add i33 %shl_ln54_32, i33 %sext_ln54_77" [src/conv1.cpp:54]   --->   Operation 3232 'add' 'add_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3233 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_39)   --->   "%mul_ln54_39 = mul i32 %sext_ln54_78, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3233 'mul' 'mul_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3234 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_40)   --->   "%mul_ln54_40 = mul i32 %sext_ln54_80, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3234 'mul' 'mul_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3235 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_501" [src/conv1.cpp:54]   --->   Operation 3235 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3236 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_510" [src/conv1.cpp:54]   --->   Operation 3236 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3237 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_519" [src/conv1.cpp:54]   --->   Operation 3237 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3238 [1/1] (0.47ns)   --->   "%tmp_196 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_249, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_250, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 3238 'mux' 'tmp_196' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln54_82 = sext i16 %tmp_196" [src/conv1.cpp:54]   --->   Operation 3239 'sext' 'sext_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln54_92 = sext i16 %tmp_201" [src/conv1.cpp:54]   --->   Operation 3240 'sext' 'sext_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3241 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412" [src/conv1.cpp:54]   --->   Operation 3241 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3242 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421" [src/conv1.cpp:54]   --->   Operation 3242 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3243 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430" [src/conv1.cpp:54]   --->   Operation 3243 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3244 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442" [src/conv1.cpp:54]   --->   Operation 3244 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3245 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451" [src/conv1.cpp:54]   --->   Operation 3245 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3246 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460" [src/conv1.cpp:54]   --->   Operation 3246 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_37 : Operation 3247 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_10, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 3247 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_37 : Operation 3248 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit872" [src/conv1.cpp:57]   --->   Operation 3248 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 0.00>
ST_37 : Operation 3249 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_10, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 3249 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_37 : Operation 3250 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit872" [src/conv1.cpp:57]   --->   Operation 3250 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 0.00>
ST_37 : Operation 3251 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_99 = add i33 %shl_ln54_93, i33 %sext_ln54_189" [src/conv1.cpp:54]   --->   Operation 3251 'add' 'add_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3252 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_99, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3252 'partselect' 'tmp_365' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3253 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_105 = add i33 %shl_ln54_99, i33 %sext_ln54_197" [src/conv1.cpp:54]   --->   Operation 3253 'add' 'add_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3254 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_106)   --->   "%mul_ln54_114 = mul i32 %sext_ln54_68, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3254 'mul' 'mul_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3255 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_105, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3255 'partselect' 'tmp_372' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3256 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_111)   --->   "%mul_ln54_120 = mul i32 %sext_ln54_80, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3256 'mul' 'mul_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3257 [1/1] (0.00ns)   --->   "%shl_ln54_105 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_377, i17 0" [src/conv1.cpp:54]   --->   Operation 3257 'bitconcatenate' 'shl_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3258 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_111)   --->   "%sext_ln54_205 = sext i32 %mul_ln54_120" [src/conv1.cpp:54]   --->   Operation 3258 'sext' 'sext_ln54_205' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3259 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_111 = add i33 %shl_ln54_105, i33 %sext_ln54_205" [src/conv1.cpp:54]   --->   Operation 3259 'add' 'add_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3260 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_112)   --->   "%mul_ln54_121 = mul i32 %sext_ln54_82, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3260 'mul' 'mul_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3261 [1/1] (2.38ns)   --->   "%mul_ln54_126 = mul i32 %sext_ln54_92, i32 %sext_ln36_45" [src/conv1.cpp:54]   --->   Operation 3261 'mul' 'mul_ln54_126' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3262 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_126, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 3262 'partselect' 'tmp_384' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3263 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_164)   --->   "%mul_ln54_179 = mul i32 %sext_ln54_270, i32 %sext_ln36_17" [src/conv1.cpp:54]   --->   Operation 3263 'mul' 'mul_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3264 [1/1] (0.00ns)   --->   "%shl_ln54_158 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_438, i17 0" [src/conv1.cpp:54]   --->   Operation 3264 'bitconcatenate' 'shl_ln54_158' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3265 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_164)   --->   "%sext_ln54_271 = sext i32 %mul_ln54_179" [src/conv1.cpp:54]   --->   Operation 3265 'sext' 'sext_ln54_271' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3266 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_164 = add i33 %shl_ln54_158, i33 %sext_ln54_271" [src/conv1.cpp:54]   --->   Operation 3266 'add' 'add_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3267 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_170 = add i33 %shl_ln54_164, i33 %sext_ln54_278" [src/conv1.cpp:54]   --->   Operation 3267 'add' 'add_ln54_170' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_170, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3268 'partselect' 'tmp_446' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3269 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_176 = add i33 %shl_ln54_170, i33 %sext_ln54_286" [src/conv1.cpp:54]   --->   Operation 3269 'add' 'add_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3270 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_177)   --->   "%mul_ln54_194 = mul i32 %sext_ln54_68, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 3270 'mul' 'mul_ln54_194' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3271 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_176, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3271 'partselect' 'tmp_453' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3272 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_182)   --->   "%mul_ln54_200 = mul i32 %sext_ln54_80, i32 %sext_ln36_38" [src/conv1.cpp:54]   --->   Operation 3272 'mul' 'mul_ln54_200' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3273 [1/1] (0.00ns)   --->   "%shl_ln54_176 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_459, i17 0" [src/conv1.cpp:54]   --->   Operation 3273 'bitconcatenate' 'shl_ln54_176' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3274 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_182)   --->   "%sext_ln54_294 = sext i32 %mul_ln54_200" [src/conv1.cpp:54]   --->   Operation 3274 'sext' 'sext_ln54_294' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 3275 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_182 = add i33 %shl_ln54_176, i33 %sext_ln54_294" [src/conv1.cpp:54]   --->   Operation 3275 'add' 'add_ln54_182' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 3276 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_183)   --->   "%mul_ln54_201 = mul i32 %sext_ln54_82, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3276 'mul' 'mul_ln54_201' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 4.09>
ST_38 : Operation 3277 [1/1] (0.77ns)   --->   "%empty_335 = add i9 %empty, i9 72" [src/conv1.cpp:36]   --->   Operation 3277 'add' 'empty_335' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3278 [1/1] (0.00ns)   --->   "%p_cast82 = zext i9 %empty_335" [src/conv1.cpp:36]   --->   Operation 3278 'zext' 'p_cast82' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3279 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast82" [src/conv1.cpp:36]   --->   Operation 3279 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3280 [1/1] (0.77ns)   --->   "%empty_338 = add i9 %empty, i9 75" [src/conv1.cpp:36]   --->   Operation 3280 'add' 'empty_338' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3281 [1/1] (0.00ns)   --->   "%p_cast85 = zext i9 %empty_338" [src/conv1.cpp:36]   --->   Operation 3281 'zext' 'p_cast85' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3282 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast85" [src/conv1.cpp:36]   --->   Operation 3282 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3283 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast82" [src/conv1.cpp:36]   --->   Operation 3283 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3284 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast85" [src/conv1.cpp:36]   --->   Operation 3284 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3285 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_63" [src/conv1.cpp:36]   --->   Operation 3285 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3286 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_144" [src/conv1.cpp:36]   --->   Operation 3286 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3287 [1/1] (0.42ns)   --->   "%tmp_130 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_286, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_287, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3287 'mux' 'tmp_130' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3288 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_70" [src/conv1.cpp:36]   --->   Operation 3288 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3289 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_151" [src/conv1.cpp:36]   --->   Operation 3289 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3290 [1/1] (0.42ns)   --->   "%tmp_137 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_300, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_301, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3290 'mux' 'tmp_137' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3291 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74" [src/conv1.cpp:36]   --->   Operation 3291 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3292 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155" [src/conv1.cpp:36]   --->   Operation 3292 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3293 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77" [src/conv1.cpp:36]   --->   Operation 3293 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3294 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158" [src/conv1.cpp:36]   --->   Operation 3294 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3295 [1/1] (0.77ns)   --->   "%empty_425 = add i9 %empty_352, i9 72" [src/conv1.cpp:36]   --->   Operation 3295 'add' 'empty_425' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3296 [1/1] (0.00ns)   --->   "%p_cast163 = zext i9 %empty_425" [src/conv1.cpp:36]   --->   Operation 3296 'zext' 'p_cast163' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3297 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast163" [src/conv1.cpp:36]   --->   Operation 3297 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3298 [1/1] (0.77ns)   --->   "%empty_428 = add i9 %empty_352, i9 75" [src/conv1.cpp:36]   --->   Operation 3298 'add' 'empty_428' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3299 [1/1] (0.00ns)   --->   "%p_cast166 = zext i9 %empty_428" [src/conv1.cpp:36]   --->   Operation 3299 'zext' 'p_cast166' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3300 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast166" [src/conv1.cpp:36]   --->   Operation 3300 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3301 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast163" [src/conv1.cpp:36]   --->   Operation 3301 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3302 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast166" [src/conv1.cpp:36]   --->   Operation 3302 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln36_34 = sext i16 %select_ln36_36" [src/conv1.cpp:36]   --->   Operation 3303 'sext' 'sext_ln36_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln36_41 = sext i16 %select_ln36_43" [src/conv1.cpp:36]   --->   Operation 3304 'sext' 'sext_ln36_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln36_46 = sext i16 %select_ln36_48" [src/conv1.cpp:36]   --->   Operation 3305 'sext' 'sext_ln36_46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3306 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_387" [src/conv1.cpp:36]   --->   Operation 3306 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3307 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_468" [src/conv1.cpp:36]   --->   Operation 3307 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3308 [1/1] (0.42ns)   --->   "%tmp_130_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_610, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_611, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3308 'mux' 'tmp_130_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3309 [1/1] (0.35ns)   --->   "%select_ln36_63 = select i1 %icmp_ln39, i16 %tmp_130_mid1, i16 %tmp_130" [src/conv1.cpp:36]   --->   Operation 3309 'select' 'select_ln36_63' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3310 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_394" [src/conv1.cpp:36]   --->   Operation 3310 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3311 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_475" [src/conv1.cpp:36]   --->   Operation 3311 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3312 [1/1] (0.42ns)   --->   "%tmp_137_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_624, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_625, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3312 'mux' 'tmp_137_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3313 [1/1] (0.35ns)   --->   "%select_ln36_70 = select i1 %icmp_ln39, i16 %tmp_137_mid1, i16 %tmp_137" [src/conv1.cpp:36]   --->   Operation 3313 'select' 'select_ln36_70' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 3314 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398" [src/conv1.cpp:36]   --->   Operation 3314 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3315 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479" [src/conv1.cpp:36]   --->   Operation 3315 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3316 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401" [src/conv1.cpp:36]   --->   Operation 3316 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3317 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482" [src/conv1.cpp:36]   --->   Operation 3317 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_38 : Operation 3318 [1/1] (0.79ns)   --->   "%add_ln54_300 = add i11 %mul_ln54_246, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3318 'add' 'add_ln54_300' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln54_93 = zext i11 %add_ln54_300" [src/conv1.cpp:54]   --->   Operation 3319 'zext' 'zext_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3320 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3320 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3321 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3321 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3322 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3322 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3323 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_28)   --->   "%mul_ln54_26 = mul i32 %sext_ln54_52, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3323 'mul' 'mul_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3324 [1/1] (0.00ns)   --->   "%shl_ln54_22 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_283, i17 0" [src/conv1.cpp:54]   --->   Operation 3324 'bitconcatenate' 'shl_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3325 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_28)   --->   "%sext_ln54_53 = sext i32 %mul_ln54_26" [src/conv1.cpp:54]   --->   Operation 3325 'sext' 'sext_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3326 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_28 = add i33 %shl_ln54_22, i33 %sext_ln54_53" [src/conv1.cpp:54]   --->   Operation 3326 'add' 'add_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3327 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_34 = add i33 %shl_ln54_28, i33 %sext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3327 'add' 'add_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_34, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3328 'partselect' 'tmp_291' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3329 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_35)   --->   "%mul_ln54_34 = mul i32 %sext_ln54_68, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 3329 'mul' 'mul_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3330 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590" [src/conv1.cpp:54]   --->   Operation 3330 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3331 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599" [src/conv1.cpp:54]   --->   Operation 3331 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3332 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608" [src/conv1.cpp:54]   --->   Operation 3332 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3333 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_38 = add i33 %shl_ln54_32, i33 %sext_ln54_77" [src/conv1.cpp:54]   --->   Operation 3333 'add' 'add_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3334 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_38, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3334 'partselect' 'tmp_296' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3335 [1/1] (0.00ns)   --->   "%shl_ln54_33 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_296, i17 0" [src/conv1.cpp:54]   --->   Operation 3335 'bitconcatenate' 'shl_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3336 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_39)   --->   "%mul_ln54_39 = mul i32 %sext_ln54_78, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3336 'mul' 'mul_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3337 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_39)   --->   "%sext_ln54_79 = sext i32 %mul_ln54_39" [src/conv1.cpp:54]   --->   Operation 3337 'sext' 'sext_ln54_79' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3338 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_39 = add i33 %shl_ln54_33, i33 %sext_ln54_79" [src/conv1.cpp:54]   --->   Operation 3338 'add' 'add_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3339 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_40)   --->   "%mul_ln54_40 = mul i32 %sext_ln54_80, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3339 'mul' 'mul_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3340 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_41)   --->   "%mul_ln54_41 = mul i32 %sext_ln54_82, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3340 'mul' 'mul_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3341 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_412" [src/conv1.cpp:54]   --->   Operation 3341 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3342 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_421" [src/conv1.cpp:54]   --->   Operation 3342 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3343 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_430" [src/conv1.cpp:54]   --->   Operation 3343 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3344 [1/1] (0.47ns)   --->   "%tmp_202 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_213, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_214, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3344 'mux' 'tmp_202' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln54_94 = sext i16 %tmp_202" [src/conv1.cpp:54]   --->   Operation 3345 'sext' 'sext_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3346 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_442" [src/conv1.cpp:54]   --->   Operation 3346 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3347 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_451" [src/conv1.cpp:54]   --->   Operation 3347 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3348 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_460" [src/conv1.cpp:54]   --->   Operation 3348 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3349 [1/1] (0.47ns)   --->   "%tmp_203 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_215, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_216, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_217, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3349 'mux' 'tmp_203' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln54_96 = sext i16 %tmp_203" [src/conv1.cpp:54]   --->   Operation 3350 'sext' 'sext_ln54_96' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3351 [1/1] (0.79ns)   --->   "%add_ln54_308 = add i11 %mul_ln54_245, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3351 'add' 'add_ln54_308' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3352 [1/1] (0.00ns)   --->   "%zext_ln54_103 = zext i11 %add_ln54_308" [src/conv1.cpp:54]   --->   Operation 3352 'zext' 'zext_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3353 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 3353 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3354 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 3354 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3355 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 3355 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3356 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95" [src/conv1.cpp:54]   --->   Operation 3356 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3357 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104" [src/conv1.cpp:54]   --->   Operation 3357 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3358 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113" [src/conv1.cpp:54]   --->   Operation 3358 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_38 : Operation 3359 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_106)   --->   "%mul_ln54_114 = mul i32 %sext_ln54_68, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3359 'mul' 'mul_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3360 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_111 = add i33 %shl_ln54_105, i33 %sext_ln54_205" [src/conv1.cpp:54]   --->   Operation 3360 'add' 'add_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3361 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_112)   --->   "%mul_ln54_121 = mul i32 %sext_ln54_82, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3361 'mul' 'mul_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_111, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3362 'partselect' 'tmp_379' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3363 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_117)   --->   "%mul_ln54_127 = mul i32 %sext_ln54_94, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3363 'mul' 'mul_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3364 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_164 = add i33 %shl_ln54_158, i33 %sext_ln54_271" [src/conv1.cpp:54]   --->   Operation 3364 'add' 'add_ln54_164' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_164, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3365 'partselect' 'tmp_426' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln57_38 = sext i16 %add_ln57_18" [src/conv1.cpp:57]   --->   Operation 3366 'sext' 'sext_ln57_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln57_39 = sext i16 %tmp_426" [src/conv1.cpp:57]   --->   Operation 3367 'sext' 'sext_ln57_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3368 [1/1] (0.85ns)   --->   "%sub_ln57_19 = sub i17 0, i17 %sext_ln57_38" [src/conv1.cpp:57]   --->   Operation 3368 'sub' 'sub_ln57_19' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3369 [1/1] (0.86ns)   --->   "%icmp_ln57_19 = icmp_eq  i17 %sext_ln57_39, i17 %sub_ln57_19" [src/conv1.cpp:57]   --->   Operation 3369 'icmp' 'icmp_ln57_19' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3370 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_19, void %if.end.i.i.2.1, void %if.then.i.i.2.1" [src/conv1.cpp:57]   --->   Operation 3370 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3371 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01113, void %V32.i.i25.i.i86.2.case.11114" [src/conv1.cpp:57]   --->   Operation 3371 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_19)> <Delay = 0.00>
ST_38 : Operation 3372 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 3372 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258 & icmp_ln57_19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_38 : Operation 3373 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1112" [src/conv1.cpp:57]   --->   Operation 3373 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258 & icmp_ln57_19)> <Delay = 0.00>
ST_38 : Operation 3374 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 3374 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258 & icmp_ln57_19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_38 : Operation 3375 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1112" [src/conv1.cpp:57]   --->   Operation 3375 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258 & icmp_ln57_19)> <Delay = 0.00>
ST_38 : Operation 3376 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.1" [src/conv1.cpp:57]   --->   Operation 3376 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_19)> <Delay = 0.00>
ST_38 : Operation 3377 [1/1] (0.85ns)   --->   "%add_ln57_19 = add i16 %tmp_426, i16 %add_ln57_18" [src/conv1.cpp:57]   --->   Operation 3377 'add' 'add_ln57_19' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3378 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.0955, void %V32.i.i25.i.i86.2.case.1956" [src/conv1.cpp:57]   --->   Operation 3378 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3379 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_177)   --->   "%mul_ln54_194 = mul i32 %sext_ln54_68, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 3379 'mul' 'mul_ln54_194' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3380 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_182 = add i33 %shl_ln54_176, i33 %sext_ln54_294" [src/conv1.cpp:54]   --->   Operation 3380 'add' 'add_ln54_182' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3381 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_183)   --->   "%mul_ln54_201 = mul i32 %sext_ln54_82, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3381 'mul' 'mul_ln54_201' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_460 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_182, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3382 'partselect' 'tmp_460' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 3383 [1/1] (2.38ns)   --->   "%mul_ln54_207 = mul i32 %sext_ln54_94, i32 %sext_ln36_45" [src/conv1.cpp:54]   --->   Operation 3383 'mul' 'mul_ln54_207' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3384 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_189)   --->   "%mul_ln54_208 = mul i32 %sext_ln54_96, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3384 'mul' 'mul_ln54_208' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_207, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 3385 'partselect' 'tmp_467' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.95>
ST_39 : Operation 3386 [1/1] (0.77ns)   --->   "%empty_325 = add i9 %empty, i9 62" [src/conv1.cpp:36]   --->   Operation 3386 'add' 'empty_325' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3387 [1/1] (0.00ns)   --->   "%p_cast72 = zext i9 %empty_325" [src/conv1.cpp:36]   --->   Operation 3387 'zext' 'p_cast72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3388 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast72" [src/conv1.cpp:36]   --->   Operation 3388 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3389 [1/1] (0.77ns)   --->   "%empty_332 = add i9 %empty, i9 69" [src/conv1.cpp:36]   --->   Operation 3389 'add' 'empty_332' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3390 [1/1] (0.00ns)   --->   "%p_cast79 = zext i9 %empty_332" [src/conv1.cpp:36]   --->   Operation 3390 'zext' 'p_cast79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3391 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast79" [src/conv1.cpp:36]   --->   Operation 3391 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast72" [src/conv1.cpp:36]   --->   Operation 3392 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3393 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast79" [src/conv1.cpp:36]   --->   Operation 3393 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3394 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64" [src/conv1.cpp:36]   --->   Operation 3394 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3395 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145" [src/conv1.cpp:36]   --->   Operation 3395 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3396 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71" [src/conv1.cpp:36]   --->   Operation 3396 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3397 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152" [src/conv1.cpp:36]   --->   Operation 3397 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3398 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_74" [src/conv1.cpp:36]   --->   Operation 3398 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3399 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_155" [src/conv1.cpp:36]   --->   Operation 3399 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3400 [1/1] (0.42ns)   --->   "%tmp_141 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_308, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_309, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3400 'mux' 'tmp_141' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3401 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_77" [src/conv1.cpp:36]   --->   Operation 3401 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3402 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_158" [src/conv1.cpp:36]   --->   Operation 3402 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3403 [1/1] (0.42ns)   --->   "%tmp_144 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_314, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_315, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3403 'mux' 'tmp_144' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3404 [1/1] (0.77ns)   --->   "%empty_415 = add i9 %empty_352, i9 62" [src/conv1.cpp:36]   --->   Operation 3404 'add' 'empty_415' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3405 [1/1] (0.00ns)   --->   "%p_cast153 = zext i9 %empty_415" [src/conv1.cpp:36]   --->   Operation 3405 'zext' 'p_cast153' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3406 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast153" [src/conv1.cpp:36]   --->   Operation 3406 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3407 [1/1] (0.77ns)   --->   "%empty_422 = add i9 %empty_352, i9 69" [src/conv1.cpp:36]   --->   Operation 3407 'add' 'empty_422' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3408 [1/1] (0.00ns)   --->   "%p_cast160 = zext i9 %empty_422" [src/conv1.cpp:36]   --->   Operation 3408 'zext' 'p_cast160' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3409 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast160" [src/conv1.cpp:36]   --->   Operation 3409 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3410 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast153" [src/conv1.cpp:36]   --->   Operation 3410 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3411 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast160" [src/conv1.cpp:36]   --->   Operation 3411 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln36_47 = sext i16 %select_ln36_49" [src/conv1.cpp:36]   --->   Operation 3412 'sext' 'sext_ln36_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3413 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388" [src/conv1.cpp:36]   --->   Operation 3413 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3414 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469" [src/conv1.cpp:36]   --->   Operation 3414 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3415 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395" [src/conv1.cpp:36]   --->   Operation 3415 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3416 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476" [src/conv1.cpp:36]   --->   Operation 3416 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3417 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_398" [src/conv1.cpp:36]   --->   Operation 3417 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3418 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_479" [src/conv1.cpp:36]   --->   Operation 3418 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3419 [1/1] (0.42ns)   --->   "%tmp_141_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_632, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_633, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3419 'mux' 'tmp_141_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3420 [1/1] (0.35ns)   --->   "%select_ln36_74 = select i1 %icmp_ln39, i16 %tmp_141_mid1, i16 %tmp_141" [src/conv1.cpp:36]   --->   Operation 3420 'select' 'select_ln36_74' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3421 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_401" [src/conv1.cpp:36]   --->   Operation 3421 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3422 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_482" [src/conv1.cpp:36]   --->   Operation 3422 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_39 : Operation 3423 [1/1] (0.42ns)   --->   "%tmp_144_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_638, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_639, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3423 'mux' 'tmp_144_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3424 [1/1] (0.35ns)   --->   "%select_ln36_77 = select i1 %icmp_ln39, i16 %tmp_144_mid1, i16 %tmp_144" [src/conv1.cpp:36]   --->   Operation 3424 'select' 'select_ln36_77' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 3425 [1/1] (0.00ns)   --->   "%select_ln39_46_cast = zext i5 %select_ln39_16" [src/conv1.cpp:39]   --->   Operation 3425 'zext' 'select_ln39_46_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3426 [1/1] (1.65ns)   --->   "%mul_ln54_250 = mul i11 %select_ln39_46_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 3426 'mul' 'mul_ln54_250' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3427 [1/1] (0.79ns)   --->   "%add_ln54_266 = add i11 %mul_ln54_248, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 3427 'add' 'add_ln54_266' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln54_51 = zext i11 %add_ln54_266" [src/conv1.cpp:54]   --->   Operation 3428 'zext' 'zext_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3429 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 3429 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3430 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 3430 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3431 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 3431 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3432 [1/1] (0.79ns)   --->   "%add_ln54_283 = add i11 %mul_ln54_247, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3432 'add' 'add_ln54_283' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3433 [1/1] (0.00ns)   --->   "%zext_ln54_72 = zext i11 %add_ln54_283" [src/conv1.cpp:54]   --->   Operation 3433 'zext' 'zext_ln54_72' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3434 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 3434 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3435 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 3435 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3436 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 3436 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3437 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_28 = add i33 %shl_ln54_22, i33 %sext_ln54_53" [src/conv1.cpp:54]   --->   Operation 3437 'add' 'add_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3438 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_28, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3438 'partselect' 'tmp_284' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i16 %add_ln57_1" [src/conv1.cpp:57]   --->   Operation 3439 'sext' 'sext_ln57_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln57_5 = sext i16 %tmp_284" [src/conv1.cpp:57]   --->   Operation 3440 'sext' 'sext_ln57_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3441 [1/1] (0.85ns)   --->   "%sub_ln57_2 = sub i17 0, i17 %sext_ln57_4" [src/conv1.cpp:57]   --->   Operation 3441 'sub' 'sub_ln57_2' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3442 [1/1] (0.86ns)   --->   "%icmp_ln57_2 = icmp_eq  i17 %sext_ln57_5, i17 %sub_ln57_2" [src/conv1.cpp:57]   --->   Operation 3442 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3443 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_2, void %if.end.i.i.2167, void %if.then.i.i.2165" [src/conv1.cpp:57]   --->   Operation 3443 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3444 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01056, void %V32.i.i25.i.i86.case.11057" [src/conv1.cpp:57]   --->   Operation 3444 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_2)> <Delay = 0.00>
ST_39 : Operation 3445 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 3445 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_39 : Operation 3446 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1055" [src/conv1.cpp:57]   --->   Operation 3446 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_2)> <Delay = 0.00>
ST_39 : Operation 3447 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 3447 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_39 : Operation 3448 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1055" [src/conv1.cpp:57]   --->   Operation 3448 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_2)> <Delay = 0.00>
ST_39 : Operation 3449 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2167" [src/conv1.cpp:57]   --->   Operation 3449 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_2)> <Delay = 0.00>
ST_39 : Operation 3450 [1/1] (0.85ns)   --->   "%add_ln57_2 = add i16 %tmp_284, i16 %add_ln57_1" [src/conv1.cpp:57]   --->   Operation 3450 'add' 'add_ln57_2' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3451 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0512, void %V32.i.i25.i.i86.case.1513" [src/conv1.cpp:57]   --->   Operation 3451 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3452 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_35)   --->   "%mul_ln54_34 = mul i32 %sext_ln54_68, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 3452 'mul' 'mul_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3453 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_590" [src/conv1.cpp:54]   --->   Operation 3453 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3454 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_599" [src/conv1.cpp:54]   --->   Operation 3454 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3455 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_608" [src/conv1.cpp:54]   --->   Operation 3455 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3456 [1/1] (0.47ns)   --->   "%tmp_190 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_285, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_286, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 3456 'mux' 'tmp_190' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln54_70 = sext i16 %tmp_190" [src/conv1.cpp:54]   --->   Operation 3457 'sext' 'sext_ln54_70' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3458 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_39 = add i33 %shl_ln54_33, i33 %sext_ln54_79" [src/conv1.cpp:54]   --->   Operation 3458 'add' 'add_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3459 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_39, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3459 'partselect' 'tmp_297' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3460 [1/1] (0.00ns)   --->   "%shl_ln54_34 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_297, i17 0" [src/conv1.cpp:54]   --->   Operation 3460 'bitconcatenate' 'shl_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3461 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_40)   --->   "%mul_ln54_40 = mul i32 %sext_ln54_80, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3461 'mul' 'mul_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3462 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_40)   --->   "%sext_ln54_81 = sext i32 %mul_ln54_40" [src/conv1.cpp:54]   --->   Operation 3462 'sext' 'sext_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3463 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_40 = add i33 %shl_ln54_34, i33 %sext_ln54_81" [src/conv1.cpp:54]   --->   Operation 3463 'add' 'add_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3464 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_41)   --->   "%mul_ln54_41 = mul i32 %sext_ln54_82, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3464 'mul' 'mul_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3465 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531" [src/conv1.cpp:54]   --->   Operation 3465 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3466 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540" [src/conv1.cpp:54]   --->   Operation 3466 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3467 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549" [src/conv1.cpp:54]   --->   Operation 3467 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3468 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_45)   --->   "%mul_ln54_46 = mul i32 %sext_ln54_92, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3468 'mul' 'mul_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3469 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472" [src/conv1.cpp:54]   --->   Operation 3469 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3470 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481" [src/conv1.cpp:54]   --->   Operation 3470 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3471 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490" [src/conv1.cpp:54]   --->   Operation 3471 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3472 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_95" [src/conv1.cpp:54]   --->   Operation 3472 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3473 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_104" [src/conv1.cpp:54]   --->   Operation 3473 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3474 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_113" [src/conv1.cpp:54]   --->   Operation 3474 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_39 : Operation 3475 [1/1] (0.47ns)   --->   "%tmp_239 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_87, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_88, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_89, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 3475 'mux' 'tmp_239' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln54_190 = sext i16 %tmp_239" [src/conv1.cpp:54]   --->   Operation 3476 'sext' 'sext_ln54_190' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3477 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_100)   --->   "%mul_ln54_107 = mul i32 %sext_ln54_190, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3477 'mul' 'mul_ln54_107' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3478 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_106)   --->   "%mul_ln54_114 = mul i32 %sext_ln54_68, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3478 'mul' 'mul_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3479 [1/1] (0.00ns)   --->   "%shl_ln54_100 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_372, i17 0" [src/conv1.cpp:54]   --->   Operation 3479 'bitconcatenate' 'shl_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3480 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_106)   --->   "%sext_ln54_198 = sext i32 %mul_ln54_114" [src/conv1.cpp:54]   --->   Operation 3480 'sext' 'sext_ln54_198' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3481 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_106 = add i33 %shl_ln54_100, i33 %sext_ln54_198" [src/conv1.cpp:54]   --->   Operation 3481 'add' 'add_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3482 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_112)   --->   "%mul_ln54_121 = mul i32 %sext_ln54_82, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3482 'mul' 'mul_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3483 [1/1] (0.00ns)   --->   "%shl_ln54_106 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_379, i17 0" [src/conv1.cpp:54]   --->   Operation 3483 'bitconcatenate' 'shl_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3484 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_112)   --->   "%sext_ln54_206 = sext i32 %mul_ln54_121" [src/conv1.cpp:54]   --->   Operation 3484 'sext' 'sext_ln54_206' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3485 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_112 = add i33 %shl_ln54_106, i33 %sext_ln54_206" [src/conv1.cpp:54]   --->   Operation 3485 'add' 'add_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3486 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_117)   --->   "%mul_ln54_127 = mul i32 %sext_ln54_94, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3486 'mul' 'mul_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3487 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_118)   --->   "%mul_ln54_128 = mul i32 %sext_ln54_96, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3487 'mul' 'mul_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3488 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 3488 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_39 : Operation 3489 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit954" [src/conv1.cpp:57]   --->   Operation 3489 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 0.00>
ST_39 : Operation 3490 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_19, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 3490 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_39 : Operation 3491 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit954" [src/conv1.cpp:57]   --->   Operation 3491 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 0.00>
ST_39 : Operation 3492 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_171)   --->   "%mul_ln54_187 = mul i32 %sext_ln54_190, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 3492 'mul' 'mul_ln54_187' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3493 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_177)   --->   "%mul_ln54_194 = mul i32 %sext_ln54_68, i32 %sext_ln36_32" [src/conv1.cpp:54]   --->   Operation 3493 'mul' 'mul_ln54_194' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3494 [1/1] (0.00ns)   --->   "%shl_ln54_171 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_453, i17 0" [src/conv1.cpp:54]   --->   Operation 3494 'bitconcatenate' 'shl_ln54_171' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3495 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_177)   --->   "%sext_ln54_287 = sext i32 %mul_ln54_194" [src/conv1.cpp:54]   --->   Operation 3495 'sext' 'sext_ln54_287' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3496 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_177 = add i33 %shl_ln54_171, i33 %sext_ln54_287" [src/conv1.cpp:54]   --->   Operation 3496 'add' 'add_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3497 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_178)   --->   "%mul_ln54_195 = mul i32 %sext_ln54_70, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3497 'mul' 'mul_ln54_195' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3498 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_183)   --->   "%mul_ln54_201 = mul i32 %sext_ln54_82, i32 %sext_ln36_39" [src/conv1.cpp:54]   --->   Operation 3498 'mul' 'mul_ln54_201' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3499 [1/1] (0.00ns)   --->   "%shl_ln54_177 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_460, i17 0" [src/conv1.cpp:54]   --->   Operation 3499 'bitconcatenate' 'shl_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3500 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_183)   --->   "%sext_ln54_295 = sext i32 %mul_ln54_201" [src/conv1.cpp:54]   --->   Operation 3500 'sext' 'sext_ln54_295' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3501 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_183 = add i33 %shl_ln54_177, i33 %sext_ln54_295" [src/conv1.cpp:54]   --->   Operation 3501 'add' 'add_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 3502 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_189)   --->   "%mul_ln54_208 = mul i32 %sext_ln54_96, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3502 'mul' 'mul_ln54_208' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 2.70>
ST_40 : Operation 3503 [1/1] (0.77ns)   --->   "%empty_333 = add i9 %empty, i9 70" [src/conv1.cpp:36]   --->   Operation 3503 'add' 'empty_333' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3504 [1/1] (0.00ns)   --->   "%p_cast80 = zext i9 %empty_333" [src/conv1.cpp:36]   --->   Operation 3504 'zext' 'p_cast80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast80" [src/conv1.cpp:36]   --->   Operation 3505 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3506 [1/1] (0.77ns)   --->   "%empty_339 = add i9 %empty, i9 76" [src/conv1.cpp:36]   --->   Operation 3506 'add' 'empty_339' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3507 [1/1] (0.00ns)   --->   "%p_cast86 = zext i9 %empty_339" [src/conv1.cpp:36]   --->   Operation 3507 'zext' 'p_cast86' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast86" [src/conv1.cpp:36]   --->   Operation 3508 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast80" [src/conv1.cpp:36]   --->   Operation 3509 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3510 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast86" [src/conv1.cpp:36]   --->   Operation 3510 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3511 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_64" [src/conv1.cpp:36]   --->   Operation 3511 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3512 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_145" [src/conv1.cpp:36]   --->   Operation 3512 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3513 [1/1] (0.42ns)   --->   "%tmp_131 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_288, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_289, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3513 'mux' 'tmp_131' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3514 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_71" [src/conv1.cpp:36]   --->   Operation 3514 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3515 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_152" [src/conv1.cpp:36]   --->   Operation 3515 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3516 [1/1] (0.42ns)   --->   "%tmp_138 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_302, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_303, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3516 'mux' 'tmp_138' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3517 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72" [src/conv1.cpp:36]   --->   Operation 3517 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3518 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153" [src/conv1.cpp:36]   --->   Operation 3518 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3519 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78" [src/conv1.cpp:36]   --->   Operation 3519 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3520 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159" [src/conv1.cpp:36]   --->   Operation 3520 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3521 [1/1] (0.77ns)   --->   "%empty_423 = add i9 %empty_352, i9 70" [src/conv1.cpp:36]   --->   Operation 3521 'add' 'empty_423' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3522 [1/1] (0.00ns)   --->   "%p_cast161 = zext i9 %empty_423" [src/conv1.cpp:36]   --->   Operation 3522 'zext' 'p_cast161' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3523 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast161" [src/conv1.cpp:36]   --->   Operation 3523 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3524 [1/1] (0.77ns)   --->   "%empty_429 = add i9 %empty_352, i9 76" [src/conv1.cpp:36]   --->   Operation 3524 'add' 'empty_429' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3525 [1/1] (0.00ns)   --->   "%p_cast167 = zext i9 %empty_429" [src/conv1.cpp:36]   --->   Operation 3525 'zext' 'p_cast167' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3526 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast167" [src/conv1.cpp:36]   --->   Operation 3526 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3527 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast161" [src/conv1.cpp:36]   --->   Operation 3527 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3528 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast167" [src/conv1.cpp:36]   --->   Operation 3528 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln36_48 = sext i16 %select_ln36_50" [src/conv1.cpp:36]   --->   Operation 3529 'sext' 'sext_ln36_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3530 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_388" [src/conv1.cpp:36]   --->   Operation 3530 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3531 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_469" [src/conv1.cpp:36]   --->   Operation 3531 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3532 [1/1] (0.42ns)   --->   "%tmp_131_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_612, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_613, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3532 'mux' 'tmp_131_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3533 [1/1] (0.35ns)   --->   "%select_ln36_64 = select i1 %icmp_ln39, i16 %tmp_131_mid1, i16 %tmp_131" [src/conv1.cpp:36]   --->   Operation 3533 'select' 'select_ln36_64' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3534 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_395" [src/conv1.cpp:36]   --->   Operation 3534 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3535 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_476" [src/conv1.cpp:36]   --->   Operation 3535 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3536 [1/1] (0.42ns)   --->   "%tmp_138_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_626, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_627, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3536 'mux' 'tmp_138_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3537 [1/1] (0.35ns)   --->   "%select_ln36_71 = select i1 %icmp_ln39, i16 %tmp_138_mid1, i16 %tmp_138" [src/conv1.cpp:36]   --->   Operation 3537 'select' 'select_ln36_71' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3538 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396" [src/conv1.cpp:36]   --->   Operation 3538 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3539 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477" [src/conv1.cpp:36]   --->   Operation 3539 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3540 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402" [src/conv1.cpp:36]   --->   Operation 3540 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3541 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483" [src/conv1.cpp:36]   --->   Operation 3541 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_40 : Operation 3542 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %select_ln39_17" [src/conv1.cpp:39]   --->   Operation 3542 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3543 [1/1] (1.65ns)   --->   "%mul_ln39 = mul i11 %zext_ln39_4, i11 88" [src/conv1.cpp:39]   --->   Operation 3543 'mul' 'mul_ln39' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3544 [1/1] (0.79ns)   --->   "%add_ln54_230 = add i11 %mul_ln54_248, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 3544 'add' 'add_ln54_230' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i11 %add_ln54_230" [src/conv1.cpp:54]   --->   Operation 3545 'zext' 'zext_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3546 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 3546 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3547 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 3547 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3548 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 3548 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3549 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 3549 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_40 : Operation 3550 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit511" [src/conv1.cpp:57]   --->   Operation 3550 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 0.00>
ST_40 : Operation 3551 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_2, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 3551 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_40 : Operation 3552 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit511" [src/conv1.cpp:57]   --->   Operation 3552 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 0.00>
ST_40 : Operation 3553 [1/1] (0.00ns)   --->   "%shl_ln54_29 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_291, i17 0" [src/conv1.cpp:54]   --->   Operation 3553 'bitconcatenate' 'shl_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3554 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_35)   --->   "%mul_ln54_34 = mul i32 %sext_ln54_68, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 3554 'mul' 'mul_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3555 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_35)   --->   "%sext_ln54_69 = sext i32 %mul_ln54_34" [src/conv1.cpp:54]   --->   Operation 3555 'sext' 'sext_ln54_69' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3556 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_35 = add i33 %shl_ln54_29, i33 %sext_ln54_69" [src/conv1.cpp:54]   --->   Operation 3556 'add' 'add_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3557 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_40 = add i33 %shl_ln54_34, i33 %sext_ln54_81" [src/conv1.cpp:54]   --->   Operation 3557 'add' 'add_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3558 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_40, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3558 'partselect' 'tmp_298' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3559 [1/1] (0.00ns)   --->   "%shl_ln54_35 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_298, i17 0" [src/conv1.cpp:54]   --->   Operation 3559 'bitconcatenate' 'shl_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3560 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_41)   --->   "%mul_ln54_41 = mul i32 %sext_ln54_82, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3560 'mul' 'mul_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3561 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_41)   --->   "%sext_ln54_83 = sext i32 %mul_ln54_41" [src/conv1.cpp:54]   --->   Operation 3561 'sext' 'sext_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3562 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_41 = add i33 %shl_ln54_35, i33 %sext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3562 'add' 'add_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3563 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_531" [src/conv1.cpp:54]   --->   Operation 3563 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3564 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_540" [src/conv1.cpp:54]   --->   Operation 3564 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3565 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_549" [src/conv1.cpp:54]   --->   Operation 3565 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3566 [1/1] (0.47ns)   --->   "%tmp_197 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_251, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_252, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_253, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 3566 'mux' 'tmp_197' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln54_84 = sext i16 %tmp_197" [src/conv1.cpp:54]   --->   Operation 3567 'sext' 'sext_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3568 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346" [src/conv1.cpp:54]   --->   Operation 3568 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3569 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355" [src/conv1.cpp:54]   --->   Operation 3569 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3570 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364" [src/conv1.cpp:54]   --->   Operation 3570 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3571 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_45)   --->   "%mul_ln54_46 = mul i32 %sext_ln54_92, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3571 'mul' 'mul_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3572 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_46)   --->   "%mul_ln54_47 = mul i32 %sext_ln54_94, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3572 'mul' 'mul_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3573 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_472" [src/conv1.cpp:54]   --->   Operation 3573 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3574 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_481" [src/conv1.cpp:54]   --->   Operation 3574 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3575 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_490" [src/conv1.cpp:54]   --->   Operation 3575 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3576 [1/1] (0.47ns)   --->   "%tmp_204 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_219, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_220, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3576 'mux' 'tmp_204' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln54_98 = sext i16 %tmp_204" [src/conv1.cpp:54]   --->   Operation 3577 'sext' 'sext_ln54_98' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3578 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_100)   --->   "%mul_ln54_107 = mul i32 %sext_ln54_190, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3578 'mul' 'mul_ln54_107' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3579 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_106 = add i33 %shl_ln54_100, i33 %sext_ln54_198" [src/conv1.cpp:54]   --->   Operation 3579 'add' 'add_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3580 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_106, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3580 'partselect' 'tmp_373' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3581 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_112 = add i33 %shl_ln54_106, i33 %sext_ln54_206" [src/conv1.cpp:54]   --->   Operation 3581 'add' 'add_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3582 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_113)   --->   "%mul_ln54_122 = mul i32 %sext_ln54_84, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3582 'mul' 'mul_ln54_122' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3583 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_112, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3583 'partselect' 'tmp_380' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3584 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_117)   --->   "%mul_ln54_127 = mul i32 %sext_ln54_94, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3584 'mul' 'mul_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3585 [1/1] (0.00ns)   --->   "%shl_ln54_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_384, i17 0" [src/conv1.cpp:54]   --->   Operation 3585 'bitconcatenate' 'shl_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln54_212 = sext i32 %shl_ln54_111" [src/conv1.cpp:54]   --->   Operation 3586 'sext' 'sext_ln54_212' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3587 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_117)   --->   "%sext_ln54_213 = sext i32 %mul_ln54_127" [src/conv1.cpp:54]   --->   Operation 3587 'sext' 'sext_ln54_213' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3588 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_117 = add i33 %sext_ln54_212, i33 %sext_ln54_213" [src/conv1.cpp:54]   --->   Operation 3588 'add' 'add_ln54_117' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3589 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_118)   --->   "%mul_ln54_128 = mul i32 %sext_ln54_96, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3589 'mul' 'mul_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3590 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_119)   --->   "%mul_ln54_129 = mul i32 %sext_ln54_98, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3590 'mul' 'mul_ln54_129' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3591 [1/1] (0.79ns)   --->   "%add_ln54_317 = add i11 %mul_ln54_245, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 3591 'add' 'add_ln54_317' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3592 [1/1] (0.00ns)   --->   "%zext_ln54_114 = zext i11 %add_ln54_317" [src/conv1.cpp:54]   --->   Operation 3592 'zext' 'zext_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3593 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 3593 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3594 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 3594 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3595 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 3595 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3596 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_171)   --->   "%mul_ln54_187 = mul i32 %sext_ln54_190, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 3596 'mul' 'mul_ln54_187' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3597 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39" [src/conv1.cpp:54]   --->   Operation 3597 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3598 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48" [src/conv1.cpp:54]   --->   Operation 3598 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3599 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57" [src/conv1.cpp:54]   --->   Operation 3599 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_40 : Operation 3600 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_177 = add i33 %shl_ln54_171, i33 %sext_ln54_287" [src/conv1.cpp:54]   --->   Operation 3600 'add' 'add_ln54_177' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3601 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_178)   --->   "%mul_ln54_195 = mul i32 %sext_ln54_70, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3601 'mul' 'mul_ln54_195' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3602 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_177, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3602 'partselect' 'tmp_454' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3603 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_183 = add i33 %shl_ln54_177, i33 %sext_ln54_295" [src/conv1.cpp:54]   --->   Operation 3603 'add' 'add_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3604 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_184)   --->   "%mul_ln54_202 = mul i32 %sext_ln54_84, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3604 'mul' 'mul_ln54_202' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3605 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_183, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3605 'partselect' 'tmp_461' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3606 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_189)   --->   "%mul_ln54_208 = mul i32 %sext_ln54_96, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3606 'mul' 'mul_ln54_208' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3607 [1/1] (0.00ns)   --->   "%shl_ln54_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_467, i17 0" [src/conv1.cpp:54]   --->   Operation 3607 'bitconcatenate' 'shl_ln54_183' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln54_302 = sext i32 %shl_ln54_183" [src/conv1.cpp:54]   --->   Operation 3608 'sext' 'sext_ln54_302' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3609 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_189)   --->   "%sext_ln54_303 = sext i32 %mul_ln54_208" [src/conv1.cpp:54]   --->   Operation 3609 'sext' 'sext_ln54_303' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3610 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_189 = add i33 %sext_ln54_302, i33 %sext_ln54_303" [src/conv1.cpp:54]   --->   Operation 3610 'add' 'add_ln54_189' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 3611 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_190)   --->   "%mul_ln54_209 = mul i32 %sext_ln54_98, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3611 'mul' 'mul_ln54_209' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.73>
ST_41 : Operation 3612 [1/1] (0.77ns)   --->   "%empty_334 = add i9 %empty, i9 71" [src/conv1.cpp:36]   --->   Operation 3612 'add' 'empty_334' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3613 [1/1] (0.00ns)   --->   "%p_cast81 = zext i9 %empty_334" [src/conv1.cpp:36]   --->   Operation 3613 'zext' 'p_cast81' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3614 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast81" [src/conv1.cpp:36]   --->   Operation 3614 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3615 [1/1] (0.77ns)   --->   "%empty_340 = add i9 %empty, i9 77" [src/conv1.cpp:36]   --->   Operation 3615 'add' 'empty_340' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3616 [1/1] (0.00ns)   --->   "%p_cast87 = zext i9 %empty_340" [src/conv1.cpp:36]   --->   Operation 3616 'zext' 'p_cast87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3617 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast87" [src/conv1.cpp:36]   --->   Operation 3617 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3618 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast81" [src/conv1.cpp:36]   --->   Operation 3618 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3619 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast87" [src/conv1.cpp:36]   --->   Operation 3619 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3620 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_72" [src/conv1.cpp:36]   --->   Operation 3620 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3621 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_153" [src/conv1.cpp:36]   --->   Operation 3621 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3622 [1/1] (0.42ns)   --->   "%tmp_139 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_304, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_305, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3622 'mux' 'tmp_139' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3623 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73" [src/conv1.cpp:36]   --->   Operation 3623 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3624 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154" [src/conv1.cpp:36]   --->   Operation 3624 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3625 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_78" [src/conv1.cpp:36]   --->   Operation 3625 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3626 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_159" [src/conv1.cpp:36]   --->   Operation 3626 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3627 [1/1] (0.42ns)   --->   "%tmp_145 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_316, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_317, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3627 'mux' 'tmp_145' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3628 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79" [src/conv1.cpp:36]   --->   Operation 3628 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3629 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160" [src/conv1.cpp:36]   --->   Operation 3629 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3630 [1/1] (0.77ns)   --->   "%empty_424 = add i9 %empty_352, i9 71" [src/conv1.cpp:36]   --->   Operation 3630 'add' 'empty_424' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3631 [1/1] (0.00ns)   --->   "%p_cast162 = zext i9 %empty_424" [src/conv1.cpp:36]   --->   Operation 3631 'zext' 'p_cast162' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast162" [src/conv1.cpp:36]   --->   Operation 3632 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3633 [1/1] (0.77ns)   --->   "%empty_430 = add i9 %empty_352, i9 77" [src/conv1.cpp:36]   --->   Operation 3633 'add' 'empty_430' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3634 [1/1] (0.00ns)   --->   "%p_cast168 = zext i9 %empty_430" [src/conv1.cpp:36]   --->   Operation 3634 'zext' 'p_cast168' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3635 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast168" [src/conv1.cpp:36]   --->   Operation 3635 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3636 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast162" [src/conv1.cpp:36]   --->   Operation 3636 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3637 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast168" [src/conv1.cpp:36]   --->   Operation 3637 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln36_35 = sext i16 %select_ln36_37" [src/conv1.cpp:36]   --->   Operation 3638 'sext' 'sext_ln36_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln36_42 = sext i16 %select_ln36_44" [src/conv1.cpp:36]   --->   Operation 3639 'sext' 'sext_ln36_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3640 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_396" [src/conv1.cpp:36]   --->   Operation 3640 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3641 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_477" [src/conv1.cpp:36]   --->   Operation 3641 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3642 [1/1] (0.42ns)   --->   "%tmp_139_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_628, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_629, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3642 'mux' 'tmp_139_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3643 [1/1] (0.35ns)   --->   "%select_ln36_72 = select i1 %icmp_ln39, i16 %tmp_139_mid1, i16 %tmp_139" [src/conv1.cpp:36]   --->   Operation 3643 'select' 'select_ln36_72' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3644 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397" [src/conv1.cpp:36]   --->   Operation 3644 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3645 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478" [src/conv1.cpp:36]   --->   Operation 3645 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3646 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_402" [src/conv1.cpp:36]   --->   Operation 3646 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3647 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_483" [src/conv1.cpp:36]   --->   Operation 3647 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3648 [1/1] (0.42ns)   --->   "%tmp_145_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_640, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_641, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3648 'mux' 'tmp_145_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3649 [1/1] (0.35ns)   --->   "%select_ln36_78 = select i1 %icmp_ln39, i16 %tmp_145_mid1, i16 %tmp_145" [src/conv1.cpp:36]   --->   Operation 3649 'select' 'select_ln36_78' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3650 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403" [src/conv1.cpp:36]   --->   Operation 3650 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3651 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484" [src/conv1.cpp:36]   --->   Operation 3651 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_41 : Operation 3652 [1/1] (0.79ns)   --->   "%add_ln54_240 = add i11 %mul_ln54_249, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 3652 'add' 'add_ln54_240' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln54_19 = zext i11 %add_ln54_240" [src/conv1.cpp:54]   --->   Operation 3653 'zext' 'zext_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3654 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_19" [src/conv1.cpp:54]   --->   Operation 3654 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3655 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_19" [src/conv1.cpp:54]   --->   Operation 3655 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3656 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_19" [src/conv1.cpp:54]   --->   Operation 3656 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3657 [1/1] (0.79ns)   --->   "%add_ln54_292 = add i11 %mul_ln54_247, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3657 'add' 'add_ln54_292' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3658 [1/1] (0.00ns)   --->   "%zext_ln54_83 = zext i11 %add_ln54_292" [src/conv1.cpp:54]   --->   Operation 3658 'zext' 'zext_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3659 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3659 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3660 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3660 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3661 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3661 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3662 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_35 = add i33 %shl_ln54_29, i33 %sext_ln54_69" [src/conv1.cpp:54]   --->   Operation 3662 'add' 'add_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3663 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_36)   --->   "%mul_ln54_35 = mul i32 %sext_ln54_70, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 3663 'mul' 'mul_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3664 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_35, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3664 'partselect' 'tmp_292' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3665 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_41 = add i33 %shl_ln54_35, i33 %sext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3665 'add' 'add_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3666 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_41, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3666 'partselect' 'tmp_299' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3667 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_42)   --->   "%mul_ln54_42 = mul i32 %sext_ln54_84, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 3667 'mul' 'mul_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3668 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561" [src/conv1.cpp:54]   --->   Operation 3668 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3669 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570" [src/conv1.cpp:54]   --->   Operation 3669 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3670 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579" [src/conv1.cpp:54]   --->   Operation 3670 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3671 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_346" [src/conv1.cpp:54]   --->   Operation 3671 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3672 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_355" [src/conv1.cpp:54]   --->   Operation 3672 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3673 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_364" [src/conv1.cpp:54]   --->   Operation 3673 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3674 [1/1] (0.47ns)   --->   "%tmp_200 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_207, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_208, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 3674 'mux' 'tmp_200' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln54_90 = sext i16 %tmp_200" [src/conv1.cpp:54]   --->   Operation 3675 'sext' 'sext_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3676 [1/1] (2.38ns)   --->   "%mul_ln54_45 = mul i32 %sext_ln54_90, i32 %sext_ln36_45" [src/conv1.cpp:54]   --->   Operation 3676 'mul' 'mul_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_45, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 3677 'partselect' 'tmp_303' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3678 [1/1] (0.00ns)   --->   "%shl_ln54_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_303, i17 0" [src/conv1.cpp:54]   --->   Operation 3678 'bitconcatenate' 'shl_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln54_91 = sext i32 %shl_ln54_39" [src/conv1.cpp:54]   --->   Operation 3679 'sext' 'sext_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3680 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_45)   --->   "%mul_ln54_46 = mul i32 %sext_ln54_92, i32 %sext_ln36_46" [src/conv1.cpp:54]   --->   Operation 3680 'mul' 'mul_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3681 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_45)   --->   "%sext_ln54_93 = sext i32 %mul_ln54_46" [src/conv1.cpp:54]   --->   Operation 3681 'sext' 'sext_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3682 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_45 = add i33 %sext_ln54_91, i33 %sext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3682 'add' 'add_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3683 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_46)   --->   "%mul_ln54_47 = mul i32 %sext_ln54_94, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3683 'mul' 'mul_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3684 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_47)   --->   "%mul_ln54_48 = mul i32 %sext_ln54_96, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3684 'mul' 'mul_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3685 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381" [src/conv1.cpp:54]   --->   Operation 3685 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3686 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390" [src/conv1.cpp:54]   --->   Operation 3686 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3687 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399" [src/conv1.cpp:54]   --->   Operation 3687 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3688 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_100)   --->   "%mul_ln54_107 = mul i32 %sext_ln54_190, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3688 'mul' 'mul_ln54_107' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3689 [1/1] (0.00ns)   --->   "%shl_ln54_94 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_365, i17 0" [src/conv1.cpp:54]   --->   Operation 3689 'bitconcatenate' 'shl_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3690 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_100)   --->   "%sext_ln54_191 = sext i32 %mul_ln54_107" [src/conv1.cpp:54]   --->   Operation 3690 'sext' 'sext_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3691 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_100 = add i33 %shl_ln54_94, i33 %sext_ln54_191" [src/conv1.cpp:54]   --->   Operation 3691 'add' 'add_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3692 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_107)   --->   "%mul_ln54_115 = mul i32 %sext_ln54_70, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 3692 'mul' 'mul_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3693 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_113)   --->   "%mul_ln54_122 = mul i32 %sext_ln54_84, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3693 'mul' 'mul_ln54_122' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3694 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_117 = add i33 %sext_ln54_212, i33 %sext_ln54_213" [src/conv1.cpp:54]   --->   Operation 3694 'add' 'add_ln54_117' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3695 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_118)   --->   "%mul_ln54_128 = mul i32 %sext_ln54_96, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3695 'mul' 'mul_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3696 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_117, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3696 'partselect' 'tmp_385' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3697 [1/1] (0.00ns)   --->   "%shl_ln54_112 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_385, i17 0" [src/conv1.cpp:54]   --->   Operation 3697 'bitconcatenate' 'shl_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3698 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_118)   --->   "%sext_ln54_214 = sext i32 %mul_ln54_128" [src/conv1.cpp:54]   --->   Operation 3698 'sext' 'sext_ln54_214' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3699 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_118 = add i33 %shl_ln54_112, i33 %sext_ln54_214" [src/conv1.cpp:54]   --->   Operation 3699 'add' 'add_ln54_118' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3700 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_119)   --->   "%mul_ln54_129 = mul i32 %sext_ln54_98, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3700 'mul' 'mul_ln54_129' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3701 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_171)   --->   "%mul_ln54_187 = mul i32 %sext_ln54_190, i32 %sext_ln36_25" [src/conv1.cpp:54]   --->   Operation 3701 'mul' 'mul_ln54_187' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3702 [1/1] (0.00ns)   --->   "%shl_ln54_165 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_446, i17 0" [src/conv1.cpp:54]   --->   Operation 3702 'bitconcatenate' 'shl_ln54_165' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3703 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_171)   --->   "%sext_ln54_279 = sext i32 %mul_ln54_187" [src/conv1.cpp:54]   --->   Operation 3703 'sext' 'sext_ln54_279' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3704 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_171 = add i33 %shl_ln54_165, i33 %sext_ln54_279" [src/conv1.cpp:54]   --->   Operation 3704 'add' 'add_ln54_171' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3705 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_39" [src/conv1.cpp:54]   --->   Operation 3705 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3706 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_48" [src/conv1.cpp:54]   --->   Operation 3706 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3707 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_57" [src/conv1.cpp:54]   --->   Operation 3707 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_41 : Operation 3708 [1/1] (0.47ns)   --->   "%tmp_249 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_31, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_32, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_33, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 3708 'mux' 'tmp_249' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln54_280 = sext i16 %tmp_249" [src/conv1.cpp:54]   --->   Operation 3709 'sext' 'sext_ln54_280' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3710 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_172)   --->   "%mul_ln54_188 = mul i32 %sext_ln54_280, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3710 'mul' 'mul_ln54_188' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3711 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_178)   --->   "%mul_ln54_195 = mul i32 %sext_ln54_70, i32 %sext_ln36_33" [src/conv1.cpp:54]   --->   Operation 3711 'mul' 'mul_ln54_195' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3712 [1/1] (0.00ns)   --->   "%shl_ln54_172 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_454, i17 0" [src/conv1.cpp:54]   --->   Operation 3712 'bitconcatenate' 'shl_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3713 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_178)   --->   "%sext_ln54_288 = sext i32 %mul_ln54_195" [src/conv1.cpp:54]   --->   Operation 3713 'sext' 'sext_ln54_288' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3714 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_178 = add i33 %shl_ln54_172, i33 %sext_ln54_288" [src/conv1.cpp:54]   --->   Operation 3714 'add' 'add_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3715 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_184)   --->   "%mul_ln54_202 = mul i32 %sext_ln54_84, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3715 'mul' 'mul_ln54_202' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3716 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_189 = add i33 %sext_ln54_302, i33 %sext_ln54_303" [src/conv1.cpp:54]   --->   Operation 3716 'add' 'add_ln54_189' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3717 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_190)   --->   "%mul_ln54_209 = mul i32 %sext_ln54_98, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3717 'mul' 'mul_ln54_209' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 3718 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_189, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3718 'partselect' 'tmp_468' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 4.09>
ST_42 : Operation 3719 [1/1] (0.77ns)   --->   "%empty_341 = add i9 %empty, i9 78" [src/conv1.cpp:36]   --->   Operation 3719 'add' 'empty_341' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3720 [1/1] (0.00ns)   --->   "%p_cast88 = zext i9 %empty_341" [src/conv1.cpp:36]   --->   Operation 3720 'zext' 'p_cast88' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3721 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast88" [src/conv1.cpp:36]   --->   Operation 3721 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3722 [1/1] (0.77ns)   --->   "%empty_342 = add i9 %empty, i9 79" [src/conv1.cpp:36]   --->   Operation 3722 'add' 'empty_342' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3723 [1/1] (0.00ns)   --->   "%p_cast89 = zext i9 %empty_342" [src/conv1.cpp:36]   --->   Operation 3723 'zext' 'p_cast89' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3724 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast89" [src/conv1.cpp:36]   --->   Operation 3724 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3725 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast88" [src/conv1.cpp:36]   --->   Operation 3725 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3726 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast89" [src/conv1.cpp:36]   --->   Operation 3726 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3727 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_73" [src/conv1.cpp:36]   --->   Operation 3727 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3728 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_154" [src/conv1.cpp:36]   --->   Operation 3728 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3729 [1/1] (0.42ns)   --->   "%tmp_140 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_306, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_307, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3729 'mux' 'tmp_140' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3730 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_79" [src/conv1.cpp:36]   --->   Operation 3730 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3731 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_160" [src/conv1.cpp:36]   --->   Operation 3731 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3732 [1/1] (0.42ns)   --->   "%tmp_146 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_318, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_319, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3732 'mux' 'tmp_146' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3733 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80" [src/conv1.cpp:36]   --->   Operation 3733 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3734 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161" [src/conv1.cpp:36]   --->   Operation 3734 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3735 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81" [src/conv1.cpp:36]   --->   Operation 3735 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3736 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162" [src/conv1.cpp:36]   --->   Operation 3736 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3737 [1/1] (0.77ns)   --->   "%empty_431 = add i9 %empty_352, i9 78" [src/conv1.cpp:36]   --->   Operation 3737 'add' 'empty_431' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3738 [1/1] (0.00ns)   --->   "%p_cast169 = zext i9 %empty_431" [src/conv1.cpp:36]   --->   Operation 3738 'zext' 'p_cast169' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3739 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast169" [src/conv1.cpp:36]   --->   Operation 3739 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3740 [1/1] (0.77ns)   --->   "%empty_432 = add i9 %empty_352, i9 79" [src/conv1.cpp:36]   --->   Operation 3740 'add' 'empty_432' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3741 [1/1] (0.00ns)   --->   "%p_cast170 = zext i9 %empty_432" [src/conv1.cpp:36]   --->   Operation 3741 'zext' 'p_cast170' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3742 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast170" [src/conv1.cpp:36]   --->   Operation 3742 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3743 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast169" [src/conv1.cpp:36]   --->   Operation 3743 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3744 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast170" [src/conv1.cpp:36]   --->   Operation 3744 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln36_43 = sext i16 %select_ln36_45" [src/conv1.cpp:36]   --->   Operation 3745 'sext' 'sext_ln36_43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln36_49 = sext i16 %select_ln36_51" [src/conv1.cpp:36]   --->   Operation 3746 'sext' 'sext_ln36_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln36_54 = sext i16 %select_ln36_56" [src/conv1.cpp:36]   --->   Operation 3747 'sext' 'sext_ln36_54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3748 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_397" [src/conv1.cpp:36]   --->   Operation 3748 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3749 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_478" [src/conv1.cpp:36]   --->   Operation 3749 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3750 [1/1] (0.42ns)   --->   "%tmp_140_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_630, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_631, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3750 'mux' 'tmp_140_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3751 [1/1] (0.35ns)   --->   "%select_ln36_73 = select i1 %icmp_ln39, i16 %tmp_140_mid1, i16 %tmp_140" [src/conv1.cpp:36]   --->   Operation 3751 'select' 'select_ln36_73' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3752 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_403" [src/conv1.cpp:36]   --->   Operation 3752 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3753 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_484" [src/conv1.cpp:36]   --->   Operation 3753 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3754 [1/1] (0.42ns)   --->   "%tmp_146_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_642, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_643, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3754 'mux' 'tmp_146_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3755 [1/1] (0.35ns)   --->   "%select_ln36_79 = select i1 %icmp_ln39, i16 %tmp_146_mid1, i16 %tmp_146" [src/conv1.cpp:36]   --->   Operation 3755 'select' 'select_ln36_79' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3756 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404" [src/conv1.cpp:36]   --->   Operation 3756 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3757 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485" [src/conv1.cpp:36]   --->   Operation 3757 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3758 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405" [src/conv1.cpp:36]   --->   Operation 3758 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3759 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486" [src/conv1.cpp:36]   --->   Operation 3759 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_42 : Operation 3760 [1/1] (0.79ns)   --->   "%add_ln54_249 = add i11 %mul_ln54_249, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 3760 'add' 'add_ln54_249' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3761 [1/1] (0.00ns)   --->   "%zext_ln54_30 = zext i11 %add_ln54_249" [src/conv1.cpp:54]   --->   Operation 3761 'zext' 'zext_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3762 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_30" [src/conv1.cpp:54]   --->   Operation 3762 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3763 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_30" [src/conv1.cpp:54]   --->   Operation 3763 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3764 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_30" [src/conv1.cpp:54]   --->   Operation 3764 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3765 [1/1] (0.79ns)   --->   "%add_ln54_275 = add i11 %mul_ln54_248, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 3765 'add' 'add_ln54_275' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3766 [1/1] (0.00ns)   --->   "%zext_ln54_62 = zext i11 %add_ln54_275" [src/conv1.cpp:54]   --->   Operation 3766 'zext' 'zext_ln54_62' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3767 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 3767 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3768 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 3768 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3769 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 3769 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3770 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_36)   --->   "%mul_ln54_35 = mul i32 %sext_ln54_70, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 3770 'mul' 'mul_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3771 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_42)   --->   "%mul_ln54_42 = mul i32 %sext_ln54_84, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 3771 'mul' 'mul_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3772 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_561" [src/conv1.cpp:54]   --->   Operation 3772 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3773 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_570" [src/conv1.cpp:54]   --->   Operation 3773 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3774 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_579" [src/conv1.cpp:54]   --->   Operation 3774 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3775 [1/1] (0.47ns)   --->   "%tmp_198 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_254, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_255, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_256, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3775 'mux' 'tmp_198' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln54_86 = sext i16 %tmp_198" [src/conv1.cpp:54]   --->   Operation 3776 'sext' 'sext_ln54_86' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3777 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_43)   --->   "%mul_ln54_43 = mul i32 %sext_ln54_86, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 3777 'mul' 'mul_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3778 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_45 = add i33 %sext_ln54_91, i33 %sext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3778 'add' 'add_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_45, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3779 'partselect' 'tmp_304' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3780 [1/1] (0.00ns)   --->   "%shl_ln54_40 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_304, i17 0" [src/conv1.cpp:54]   --->   Operation 3780 'bitconcatenate' 'shl_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3781 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_46)   --->   "%mul_ln54_47 = mul i32 %sext_ln54_94, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3781 'mul' 'mul_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3782 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_46)   --->   "%sext_ln54_95 = sext i32 %mul_ln54_47" [src/conv1.cpp:54]   --->   Operation 3782 'sext' 'sext_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3783 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_46 = add i33 %shl_ln54_40, i33 %sext_ln54_95" [src/conv1.cpp:54]   --->   Operation 3783 'add' 'add_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3784 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_47)   --->   "%mul_ln54_48 = mul i32 %sext_ln54_96, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3784 'mul' 'mul_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3785 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_48)   --->   "%mul_ln54_49 = mul i32 %sext_ln54_98, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 3785 'mul' 'mul_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3786 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502" [src/conv1.cpp:54]   --->   Operation 3786 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3787 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511" [src/conv1.cpp:54]   --->   Operation 3787 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3788 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520" [src/conv1.cpp:54]   --->   Operation 3788 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3789 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_381" [src/conv1.cpp:54]   --->   Operation 3789 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3790 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_390" [src/conv1.cpp:54]   --->   Operation 3790 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3791 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_399" [src/conv1.cpp:54]   --->   Operation 3791 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3792 [1/1] (0.47ns)   --->   "%tmp_210 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_183, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_184, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 3792 'mux' 'tmp_210' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln54_110 = sext i16 %tmp_210" [src/conv1.cpp:54]   --->   Operation 3793 'sext' 'sext_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3794 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413" [src/conv1.cpp:54]   --->   Operation 3794 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3795 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422" [src/conv1.cpp:54]   --->   Operation 3795 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3796 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431" [src/conv1.cpp:54]   --->   Operation 3796 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_42 : Operation 3797 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_100 = add i33 %shl_ln54_94, i33 %sext_ln54_191" [src/conv1.cpp:54]   --->   Operation 3797 'add' 'add_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3798 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_100, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3798 'partselect' 'tmp_362' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln57_22 = sext i16 %add_ln57_10" [src/conv1.cpp:57]   --->   Operation 3799 'sext' 'sext_ln57_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln57_23 = sext i16 %tmp_362" [src/conv1.cpp:57]   --->   Operation 3800 'sext' 'sext_ln57_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3801 [1/1] (0.85ns)   --->   "%sub_ln57_11 = sub i17 0, i17 %sext_ln57_22" [src/conv1.cpp:57]   --->   Operation 3801 'sub' 'sub_ln57_11' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3802 [1/1] (0.86ns)   --->   "%icmp_ln57_11 = icmp_eq  i17 %sext_ln57_23, i17 %sub_ln57_11" [src/conv1.cpp:57]   --->   Operation 3802 'icmp' 'icmp_ln57_11' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3803 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_11, void %if.end.i.i.1.2, void %if.then.i.i.1.2" [src/conv1.cpp:57]   --->   Operation 3803 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3804 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01083, void %V32.i.i25.i.i86.1.case.11084" [src/conv1.cpp:57]   --->   Operation 3804 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_11)> <Delay = 0.00>
ST_42 : Operation 3805 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 3805 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172 & icmp_ln57_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_42 : Operation 3806 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1082" [src/conv1.cpp:57]   --->   Operation 3806 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172 & icmp_ln57_11)> <Delay = 0.00>
ST_42 : Operation 3807 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 3807 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172 & icmp_ln57_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_42 : Operation 3808 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1082" [src/conv1.cpp:57]   --->   Operation 3808 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172 & icmp_ln57_11)> <Delay = 0.00>
ST_42 : Operation 3809 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.2" [src/conv1.cpp:57]   --->   Operation 3809 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_11)> <Delay = 0.00>
ST_42 : Operation 3810 [1/1] (0.85ns)   --->   "%add_ln57_11 = add i16 %tmp_362, i16 %add_ln57_10" [src/conv1.cpp:57]   --->   Operation 3810 'add' 'add_ln57_11' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3811 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0882, void %V32.i.i25.i.i86.1.case.1883" [src/conv1.cpp:57]   --->   Operation 3811 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3812 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_107)   --->   "%mul_ln54_115 = mul i32 %sext_ln54_70, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 3812 'mul' 'mul_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3813 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_113)   --->   "%mul_ln54_122 = mul i32 %sext_ln54_84, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3813 'mul' 'mul_ln54_122' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3814 [1/1] (0.00ns)   --->   "%shl_ln54_107 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_380, i17 0" [src/conv1.cpp:54]   --->   Operation 3814 'bitconcatenate' 'shl_ln54_107' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3815 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_113)   --->   "%sext_ln54_207 = sext i32 %mul_ln54_122" [src/conv1.cpp:54]   --->   Operation 3815 'sext' 'sext_ln54_207' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3816 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_113 = add i33 %shl_ln54_107, i33 %sext_ln54_207" [src/conv1.cpp:54]   --->   Operation 3816 'add' 'add_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3817 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_114)   --->   "%mul_ln54_123 = mul i32 %sext_ln54_86, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 3817 'mul' 'mul_ln54_123' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3818 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_118 = add i33 %shl_ln54_112, i33 %sext_ln54_214" [src/conv1.cpp:54]   --->   Operation 3818 'add' 'add_ln54_118' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3819 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_119)   --->   "%mul_ln54_129 = mul i32 %sext_ln54_98, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3819 'mul' 'mul_ln54_129' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_118, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3820 'partselect' 'tmp_387' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3821 [1/1] (0.00ns)   --->   "%shl_ln54_113 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_387, i17 0" [src/conv1.cpp:54]   --->   Operation 3821 'bitconcatenate' 'shl_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3822 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_119)   --->   "%sext_ln54_215 = sext i32 %mul_ln54_129" [src/conv1.cpp:54]   --->   Operation 3822 'sext' 'sext_ln54_215' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3823 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_119 = add i33 %shl_ln54_113, i33 %sext_ln54_215" [src/conv1.cpp:54]   --->   Operation 3823 'add' 'add_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3824 [1/1] (2.38ns)   --->   "%mul_ln54_135 = mul i32 %sext_ln54_110, i32 %sext_ln36_54" [src/conv1.cpp:54]   --->   Operation 3824 'mul' 'mul_ln54_135' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3825 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_135, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 3825 'partselect' 'tmp_393' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3826 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_171 = add i33 %shl_ln54_165, i33 %sext_ln54_279" [src/conv1.cpp:54]   --->   Operation 3826 'add' 'add_ln54_171' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3827 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_172)   --->   "%mul_ln54_188 = mul i32 %sext_ln54_280, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3827 'mul' 'mul_ln54_188' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3828 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_171, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3828 'partselect' 'tmp_447' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3829 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_178 = add i33 %shl_ln54_172, i33 %sext_ln54_288" [src/conv1.cpp:54]   --->   Operation 3829 'add' 'add_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3830 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_178, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3830 'partselect' 'tmp_455' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3831 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_184)   --->   "%mul_ln54_202 = mul i32 %sext_ln54_84, i32 %sext_ln36_40" [src/conv1.cpp:54]   --->   Operation 3831 'mul' 'mul_ln54_202' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3832 [1/1] (0.00ns)   --->   "%shl_ln54_178 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_461, i17 0" [src/conv1.cpp:54]   --->   Operation 3832 'bitconcatenate' 'shl_ln54_178' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3833 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_184)   --->   "%sext_ln54_296 = sext i32 %mul_ln54_202" [src/conv1.cpp:54]   --->   Operation 3833 'sext' 'sext_ln54_296' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3834 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_184 = add i33 %shl_ln54_178, i33 %sext_ln54_296" [src/conv1.cpp:54]   --->   Operation 3834 'add' 'add_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3835 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_185)   --->   "%mul_ln54_203 = mul i32 %sext_ln54_86, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3835 'mul' 'mul_ln54_203' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3836 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_190)   --->   "%mul_ln54_209 = mul i32 %sext_ln54_98, i32 %sext_ln36_47" [src/conv1.cpp:54]   --->   Operation 3836 'mul' 'mul_ln54_209' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 3837 [1/1] (0.00ns)   --->   "%shl_ln54_184 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_468, i17 0" [src/conv1.cpp:54]   --->   Operation 3837 'bitconcatenate' 'shl_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3838 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_190)   --->   "%sext_ln54_304 = sext i32 %mul_ln54_209" [src/conv1.cpp:54]   --->   Operation 3838 'sext' 'sext_ln54_304' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3839 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_190 = add i33 %shl_ln54_184, i33 %sext_ln54_304" [src/conv1.cpp:54]   --->   Operation 3839 'add' 'add_ln54_190' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 4.09>
ST_43 : Operation 3840 [1/1] (0.77ns)   --->   "%empty_343 = add i9 %empty, i9 80" [src/conv1.cpp:36]   --->   Operation 3840 'add' 'empty_343' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3841 [1/1] (0.00ns)   --->   "%p_cast90 = zext i9 %empty_343" [src/conv1.cpp:36]   --->   Operation 3841 'zext' 'p_cast90' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3842 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast90" [src/conv1.cpp:36]   --->   Operation 3842 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3843 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast90" [src/conv1.cpp:36]   --->   Operation 3843 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3844 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_80" [src/conv1.cpp:36]   --->   Operation 3844 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3845 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_161" [src/conv1.cpp:36]   --->   Operation 3845 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3846 [1/1] (0.42ns)   --->   "%tmp_147 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_320, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_321, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3846 'mux' 'tmp_147' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3847 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_81" [src/conv1.cpp:36]   --->   Operation 3847 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3848 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_162" [src/conv1.cpp:36]   --->   Operation 3848 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3849 [1/1] (0.42ns)   --->   "%tmp_148 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_322, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_323, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3849 'mux' 'tmp_148' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3850 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82" [src/conv1.cpp:36]   --->   Operation 3850 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3851 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163" [src/conv1.cpp:36]   --->   Operation 3851 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3852 [1/1] (0.77ns)   --->   "%empty_433 = add i9 %empty_352, i9 80" [src/conv1.cpp:36]   --->   Operation 3852 'add' 'empty_433' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3853 [1/1] (0.00ns)   --->   "%p_cast171 = zext i9 %empty_433" [src/conv1.cpp:36]   --->   Operation 3853 'zext' 'p_cast171' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3854 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast171" [src/conv1.cpp:36]   --->   Operation 3854 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3855 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487 = getelementptr i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast171" [src/conv1.cpp:36]   --->   Operation 3855 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln36_50 = sext i16 %select_ln36_52" [src/conv1.cpp:36]   --->   Operation 3856 'sext' 'sext_ln36_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3857 [1/1] (0.00ns)   --->   "%sext_ln36_55 = sext i16 %select_ln36_57" [src/conv1.cpp:36]   --->   Operation 3857 'sext' 'sext_ln36_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3858 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_404" [src/conv1.cpp:36]   --->   Operation 3858 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3859 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_485" [src/conv1.cpp:36]   --->   Operation 3859 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3860 [1/1] (0.42ns)   --->   "%tmp_147_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_644, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_645, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3860 'mux' 'tmp_147_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3861 [1/1] (0.35ns)   --->   "%select_ln36_80 = select i1 %icmp_ln39, i16 %tmp_147_mid1, i16 %tmp_147" [src/conv1.cpp:36]   --->   Operation 3861 'select' 'select_ln36_80' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3862 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_405" [src/conv1.cpp:36]   --->   Operation 3862 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3863 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_486" [src/conv1.cpp:36]   --->   Operation 3863 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3864 [1/1] (0.42ns)   --->   "%tmp_148_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_646, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_647, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3864 'mux' 'tmp_148_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3865 [1/1] (0.35ns)   --->   "%select_ln36_81 = select i1 %icmp_ln39, i16 %tmp_148_mid1, i16 %tmp_148" [src/conv1.cpp:36]   --->   Operation 3865 'select' 'select_ln36_81' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406" [src/conv1.cpp:36]   --->   Operation 3866 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3867 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487" [src/conv1.cpp:36]   --->   Operation 3867 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_43 : Operation 3868 [1/1] (0.79ns)   --->   "%add_ln54_258 = add i11 %mul_ln54_249, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 3868 'add' 'add_ln54_258' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i11 %add_ln54_258" [src/conv1.cpp:54]   --->   Operation 3869 'zext' 'zext_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3870 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_41" [src/conv1.cpp:54]   --->   Operation 3870 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3871 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_41" [src/conv1.cpp:54]   --->   Operation 3871 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3872 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_41" [src/conv1.cpp:54]   --->   Operation 3872 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3873 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_36)   --->   "%mul_ln54_35 = mul i32 %sext_ln54_70, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 3873 'mul' 'mul_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3874 [1/1] (0.00ns)   --->   "%shl_ln54_30 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_292, i17 0" [src/conv1.cpp:54]   --->   Operation 3874 'bitconcatenate' 'shl_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3875 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_36)   --->   "%sext_ln54_71 = sext i32 %mul_ln54_35" [src/conv1.cpp:54]   --->   Operation 3875 'sext' 'sext_ln54_71' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3876 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_36 = add i33 %shl_ln54_30, i33 %sext_ln54_71" [src/conv1.cpp:54]   --->   Operation 3876 'add' 'add_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3877 [1/1] (0.00ns)   --->   "%shl_ln54_36 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_299, i17 0" [src/conv1.cpp:54]   --->   Operation 3877 'bitconcatenate' 'shl_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3878 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_42)   --->   "%mul_ln54_42 = mul i32 %sext_ln54_84, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 3878 'mul' 'mul_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3879 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_42)   --->   "%sext_ln54_85 = sext i32 %mul_ln54_42" [src/conv1.cpp:54]   --->   Operation 3879 'sext' 'sext_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3880 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_42 = add i33 %shl_ln54_36, i33 %sext_ln54_85" [src/conv1.cpp:54]   --->   Operation 3880 'add' 'add_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3881 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_43)   --->   "%mul_ln54_43 = mul i32 %sext_ln54_86, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 3881 'mul' 'mul_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3882 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_46 = add i33 %shl_ln54_40, i33 %sext_ln54_95" [src/conv1.cpp:54]   --->   Operation 3882 'add' 'add_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3883 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_46, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3883 'partselect' 'tmp_305' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3884 [1/1] (0.00ns)   --->   "%shl_ln54_41 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_305, i17 0" [src/conv1.cpp:54]   --->   Operation 3884 'bitconcatenate' 'shl_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3885 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_47)   --->   "%mul_ln54_48 = mul i32 %sext_ln54_96, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3885 'mul' 'mul_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3886 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_47)   --->   "%sext_ln54_97 = sext i32 %mul_ln54_48" [src/conv1.cpp:54]   --->   Operation 3886 'sext' 'sext_ln54_97' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3887 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_47 = add i33 %shl_ln54_41, i33 %sext_ln54_97" [src/conv1.cpp:54]   --->   Operation 3887 'add' 'add_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3888 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_48)   --->   "%mul_ln54_49 = mul i32 %sext_ln54_98, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 3888 'mul' 'mul_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3889 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_502" [src/conv1.cpp:54]   --->   Operation 3889 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3890 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_511" [src/conv1.cpp:54]   --->   Operation 3890 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3891 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_520" [src/conv1.cpp:54]   --->   Operation 3891 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3892 [1/1] (0.47ns)   --->   "%tmp_205 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_221, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_222, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_223, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 3892 'mux' 'tmp_205' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln54_100 = sext i16 %tmp_205" [src/conv1.cpp:54]   --->   Operation 3893 'sext' 'sext_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3894 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_49)   --->   "%mul_ln54_50 = mul i32 %sext_ln54_100, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 3894 'mul' 'mul_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3895 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_413" [src/conv1.cpp:54]   --->   Operation 3895 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3896 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_422" [src/conv1.cpp:54]   --->   Operation 3896 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3897 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_431" [src/conv1.cpp:54]   --->   Operation 3897 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3898 [1/1] (0.47ns)   --->   "%tmp_211 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_186, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_187, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3898 'mux' 'tmp_211' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln54_112 = sext i16 %tmp_211" [src/conv1.cpp:54]   --->   Operation 3899 'sext' 'sext_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3900 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443" [src/conv1.cpp:54]   --->   Operation 3900 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3901 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452" [src/conv1.cpp:54]   --->   Operation 3901 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3902 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461" [src/conv1.cpp:54]   --->   Operation 3902 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3903 [1/1] (0.79ns)   --->   "%add_ln54_309 = add i11 %mul_ln54_246, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3903 'add' 'add_ln54_309' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln54_104 = zext i11 %add_ln54_309" [src/conv1.cpp:54]   --->   Operation 3904 'zext' 'zext_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3905 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 3905 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3906 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 3906 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3907 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 3907 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3908 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_11, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 3908 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_43 : Operation 3909 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit881" [src/conv1.cpp:57]   --->   Operation 3909 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 0.00>
ST_43 : Operation 3910 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_11, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 3910 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_43 : Operation 3911 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit881" [src/conv1.cpp:57]   --->   Operation 3911 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 0.00>
ST_43 : Operation 3912 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_107)   --->   "%mul_ln54_115 = mul i32 %sext_ln54_70, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 3912 'mul' 'mul_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3913 [1/1] (0.00ns)   --->   "%shl_ln54_101 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_373, i17 0" [src/conv1.cpp:54]   --->   Operation 3913 'bitconcatenate' 'shl_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3914 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_107)   --->   "%sext_ln54_199 = sext i32 %mul_ln54_115" [src/conv1.cpp:54]   --->   Operation 3914 'sext' 'sext_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3915 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_107 = add i33 %shl_ln54_101, i33 %sext_ln54_199" [src/conv1.cpp:54]   --->   Operation 3915 'add' 'add_ln54_107' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3916 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96" [src/conv1.cpp:54]   --->   Operation 3916 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3917 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105" [src/conv1.cpp:54]   --->   Operation 3917 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3918 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114" [src/conv1.cpp:54]   --->   Operation 3918 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_43 : Operation 3919 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_113 = add i33 %shl_ln54_107, i33 %sext_ln54_207" [src/conv1.cpp:54]   --->   Operation 3919 'add' 'add_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3920 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_114)   --->   "%mul_ln54_123 = mul i32 %sext_ln54_86, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 3920 'mul' 'mul_ln54_123' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3921 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_113, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3921 'partselect' 'tmp_381' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3922 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_119 = add i33 %shl_ln54_113, i33 %sext_ln54_215" [src/conv1.cpp:54]   --->   Operation 3922 'add' 'add_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3923 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_120)   --->   "%mul_ln54_130 = mul i32 %sext_ln54_100, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 3923 'mul' 'mul_ln54_130' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3924 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_119, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3924 'partselect' 'tmp_388' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3925 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_125)   --->   "%mul_ln54_136 = mul i32 %sext_ln54_112, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 3925 'mul' 'mul_ln54_136' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3926 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_172)   --->   "%mul_ln54_188 = mul i32 %sext_ln54_280, i32 %sext_ln36_26" [src/conv1.cpp:54]   --->   Operation 3926 'mul' 'mul_ln54_188' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3927 [1/1] (0.00ns)   --->   "%shl_ln54_166 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_447, i17 0" [src/conv1.cpp:54]   --->   Operation 3927 'bitconcatenate' 'shl_ln54_166' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3928 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_172)   --->   "%sext_ln54_281 = sext i32 %mul_ln54_188" [src/conv1.cpp:54]   --->   Operation 3928 'sext' 'sext_ln54_281' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3929 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_172 = add i33 %shl_ln54_166, i33 %sext_ln54_281" [src/conv1.cpp:54]   --->   Operation 3929 'add' 'add_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3930 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_184 = add i33 %shl_ln54_178, i33 %sext_ln54_296" [src/conv1.cpp:54]   --->   Operation 3930 'add' 'add_ln54_184' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3931 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_185)   --->   "%mul_ln54_203 = mul i32 %sext_ln54_86, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 3931 'mul' 'mul_ln54_203' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_184, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3932 'partselect' 'tmp_462' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3933 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_190 = add i33 %shl_ln54_184, i33 %sext_ln54_304" [src/conv1.cpp:54]   --->   Operation 3933 'add' 'add_ln54_190' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3934 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_191)   --->   "%mul_ln54_210 = mul i32 %sext_ln54_100, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 3934 'mul' 'mul_ln54_210' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 3935 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_190, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3935 'partselect' 'tmp_469' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3936 [1/1] (2.38ns)   --->   "%mul_ln54_216 = mul i32 %sext_ln54_112, i32 %sext_ln36_54" [src/conv1.cpp:54]   --->   Operation 3936 'mul' 'mul_ln54_216' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3937 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_216, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 3937 'partselect' 'tmp_476' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.95>
ST_44 : Operation 3938 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_82" [src/conv1.cpp:36]   --->   Operation 3938 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_44 : Operation 3939 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_163" [src/conv1.cpp:36]   --->   Operation 3939 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_44 : Operation 3940 [1/1] (0.42ns)   --->   "%tmp_149 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_324, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_325, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3940 'mux' 'tmp_149' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln36_56 = sext i16 %select_ln36_58" [src/conv1.cpp:36]   --->   Operation 3941 'sext' 'sext_ln36_56' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3942 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_406" [src/conv1.cpp:36]   --->   Operation 3942 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_44 : Operation 3943 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649 = load i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_487" [src/conv1.cpp:36]   --->   Operation 3943 'load' 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 324> <RAM>
ST_44 : Operation 3944 [1/1] (0.42ns)   --->   "%tmp_149_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_648, i16 %p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_649, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3944 'mux' 'tmp_149_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3945 [1/1] (0.35ns)   --->   "%select_ln36_82 = select i1 %icmp_ln39, i16 %tmp_149_mid1, i16 %tmp_149" [src/conv1.cpp:36]   --->   Operation 3945 'select' 'select_ln36_82' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3946 [1/1] (0.79ns)   --->   "%add_ln54_284 = add i11 %mul_ln54_248, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3946 'add' 'add_ln54_284' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln54_73 = zext i11 %add_ln54_284" [src/conv1.cpp:54]   --->   Operation 3947 'zext' 'zext_ln54_73' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3948 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 3948 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3949 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 3949 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3950 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 3950 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3951 [1/1] (0.79ns)   --->   "%add_ln54_301 = add i11 %mul_ln54_247, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3951 'add' 'add_ln54_301' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3952 [1/1] (0.00ns)   --->   "%zext_ln54_94 = zext i11 %add_ln54_301" [src/conv1.cpp:54]   --->   Operation 3952 'zext' 'zext_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3953 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 3953 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3954 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 3954 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3955 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 3955 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3956 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_36 = add i33 %shl_ln54_30, i33 %sext_ln54_71" [src/conv1.cpp:54]   --->   Operation 3956 'add' 'add_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3957 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_36, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3957 'partselect' 'tmp_293' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln57_6 = sext i16 %add_ln57_2" [src/conv1.cpp:57]   --->   Operation 3958 'sext' 'sext_ln57_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln57_7 = sext i16 %tmp_293" [src/conv1.cpp:57]   --->   Operation 3959 'sext' 'sext_ln57_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3960 [1/1] (0.85ns)   --->   "%sub_ln57_3 = sub i17 0, i17 %sext_ln57_6" [src/conv1.cpp:57]   --->   Operation 3960 'sub' 'sub_ln57_3' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3961 [1/1] (0.86ns)   --->   "%icmp_ln57_3 = icmp_eq  i17 %sext_ln57_7, i17 %sub_ln57_3" [src/conv1.cpp:57]   --->   Operation 3961 'icmp' 'icmp_ln57_3' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3962 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_3, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv1.cpp:57]   --->   Operation 3962 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3963 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01053, void %V32.i.i25.i.i86.case.11054" [src/conv1.cpp:57]   --->   Operation 3963 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_3)> <Delay = 0.00>
ST_44 : Operation 3964 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 3964 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_44 : Operation 3965 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1052" [src/conv1.cpp:57]   --->   Operation 3965 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_3)> <Delay = 0.00>
ST_44 : Operation 3966 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 3966 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_44 : Operation 3967 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1052" [src/conv1.cpp:57]   --->   Operation 3967 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_3)> <Delay = 0.00>
ST_44 : Operation 3968 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.3" [src/conv1.cpp:57]   --->   Operation 3968 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_3)> <Delay = 0.00>
ST_44 : Operation 3969 [1/1] (0.85ns)   --->   "%add_ln57_3 = add i16 %tmp_293, i16 %add_ln57_2" [src/conv1.cpp:57]   --->   Operation 3969 'add' 'add_ln57_3' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3970 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0569, void %V32.i.i25.i.i86.case.1570" [src/conv1.cpp:57]   --->   Operation 3970 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3971 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_42 = add i33 %shl_ln54_36, i33 %sext_ln54_85" [src/conv1.cpp:54]   --->   Operation 3971 'add' 'add_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3972 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_42, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3972 'partselect' 'tmp_300' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3973 [1/1] (0.00ns)   --->   "%shl_ln54_37 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_300, i17 0" [src/conv1.cpp:54]   --->   Operation 3973 'bitconcatenate' 'shl_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3974 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_43)   --->   "%mul_ln54_43 = mul i32 %sext_ln54_86, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 3974 'mul' 'mul_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3975 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_43)   --->   "%sext_ln54_87 = sext i32 %mul_ln54_43" [src/conv1.cpp:54]   --->   Operation 3975 'sext' 'sext_ln54_87' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3976 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_43 = add i33 %shl_ln54_37, i33 %sext_ln54_87" [src/conv1.cpp:54]   --->   Operation 3976 'add' 'add_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3977 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591" [src/conv1.cpp:54]   --->   Operation 3977 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3978 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600" [src/conv1.cpp:54]   --->   Operation 3978 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3979 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609" [src/conv1.cpp:54]   --->   Operation 3979 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3980 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_47 = add i33 %shl_ln54_41, i33 %sext_ln54_97" [src/conv1.cpp:54]   --->   Operation 3980 'add' 'add_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3981 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_47, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 3981 'partselect' 'tmp_306' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3982 [1/1] (0.00ns)   --->   "%shl_ln54_42 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_306, i17 0" [src/conv1.cpp:54]   --->   Operation 3982 'bitconcatenate' 'shl_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3983 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_48)   --->   "%mul_ln54_49 = mul i32 %sext_ln54_98, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 3983 'mul' 'mul_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3984 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_48)   --->   "%sext_ln54_99 = sext i32 %mul_ln54_49" [src/conv1.cpp:54]   --->   Operation 3984 'sext' 'sext_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3985 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_48 = add i33 %shl_ln54_42, i33 %sext_ln54_99" [src/conv1.cpp:54]   --->   Operation 3985 'add' 'add_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3986 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_49)   --->   "%mul_ln54_50 = mul i32 %sext_ln54_100, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 3986 'mul' 'mul_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3987 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532" [src/conv1.cpp:54]   --->   Operation 3987 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3988 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541" [src/conv1.cpp:54]   --->   Operation 3988 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3989 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550" [src/conv1.cpp:54]   --->   Operation 3989 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3990 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_443" [src/conv1.cpp:54]   --->   Operation 3990 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3991 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_452" [src/conv1.cpp:54]   --->   Operation 3991 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3992 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_461" [src/conv1.cpp:54]   --->   Operation 3992 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3993 [1/1] (0.47ns)   --->   "%tmp_212 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_189, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_190, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3993 'mux' 'tmp_212' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln54_114 = sext i16 %tmp_212" [src/conv1.cpp:54]   --->   Operation 3994 'sext' 'sext_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3995 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_107 = add i33 %shl_ln54_101, i33 %sext_ln54_199" [src/conv1.cpp:54]   --->   Operation 3995 'add' 'add_ln54_107' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 3996 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_96" [src/conv1.cpp:54]   --->   Operation 3996 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3997 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_105" [src/conv1.cpp:54]   --->   Operation 3997 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3998 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_114" [src/conv1.cpp:54]   --->   Operation 3998 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_44 : Operation 3999 [1/1] (0.47ns)   --->   "%tmp_240 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_84, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_85, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_86, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 3999 'mux' 'tmp_240' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4000 [1/1] (0.00ns)   --->   "%sext_ln54_200 = sext i16 %tmp_240" [src/conv1.cpp:54]   --->   Operation 4000 'sext' 'sext_ln54_200' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4001 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_108)   --->   "%mul_ln54_116 = mul i32 %sext_ln54_200, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 4001 'mul' 'mul_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4002 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_107, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4002 'partselect' 'tmp_374' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4003 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_114)   --->   "%mul_ln54_123 = mul i32 %sext_ln54_86, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 4003 'mul' 'mul_ln54_123' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4004 [1/1] (0.00ns)   --->   "%shl_ln54_108 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_381, i17 0" [src/conv1.cpp:54]   --->   Operation 4004 'bitconcatenate' 'shl_ln54_108' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4005 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_114)   --->   "%sext_ln54_208 = sext i32 %mul_ln54_123" [src/conv1.cpp:54]   --->   Operation 4005 'sext' 'sext_ln54_208' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4006 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_114 = add i33 %shl_ln54_108, i33 %sext_ln54_208" [src/conv1.cpp:54]   --->   Operation 4006 'add' 'add_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4007 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_120)   --->   "%mul_ln54_130 = mul i32 %sext_ln54_100, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 4007 'mul' 'mul_ln54_130' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4008 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_125)   --->   "%mul_ln54_136 = mul i32 %sext_ln54_112, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4008 'mul' 'mul_ln54_136' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4009 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_126)   --->   "%mul_ln54_137 = mul i32 %sext_ln54_114, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4009 'mul' 'mul_ln54_137' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4010 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_172 = add i33 %shl_ln54_166, i33 %sext_ln54_281" [src/conv1.cpp:54]   --->   Operation 4010 'add' 'add_ln54_172' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4011 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_172, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4011 'partselect' 'tmp_434' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln57_40 = sext i16 %add_ln57_19" [src/conv1.cpp:57]   --->   Operation 4012 'sext' 'sext_ln57_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln57_41 = sext i16 %tmp_434" [src/conv1.cpp:57]   --->   Operation 4013 'sext' 'sext_ln57_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4014 [1/1] (0.85ns)   --->   "%sub_ln57_20 = sub i17 0, i17 %sext_ln57_40" [src/conv1.cpp:57]   --->   Operation 4014 'sub' 'sub_ln57_20' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4015 [1/1] (0.86ns)   --->   "%icmp_ln57_20 = icmp_eq  i17 %sext_ln57_41, i17 %sub_ln57_20" [src/conv1.cpp:57]   --->   Operation 4015 'icmp' 'icmp_ln57_20' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4016 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_20, void %if.end.i.i.2.2, void %if.then.i.i.2.2" [src/conv1.cpp:57]   --->   Operation 4016 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4017 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01110, void %V32.i.i25.i.i86.2.case.11111" [src/conv1.cpp:57]   --->   Operation 4017 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_20)> <Delay = 0.00>
ST_44 : Operation 4018 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 4018 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258 & icmp_ln57_20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_44 : Operation 4019 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1109" [src/conv1.cpp:57]   --->   Operation 4019 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258 & icmp_ln57_20)> <Delay = 0.00>
ST_44 : Operation 4020 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 4020 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258 & icmp_ln57_20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_44 : Operation 4021 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1109" [src/conv1.cpp:57]   --->   Operation 4021 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258 & icmp_ln57_20)> <Delay = 0.00>
ST_44 : Operation 4022 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.2" [src/conv1.cpp:57]   --->   Operation 4022 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_20)> <Delay = 0.00>
ST_44 : Operation 4023 [1/1] (0.85ns)   --->   "%add_ln57_20 = add i16 %tmp_434, i16 %add_ln57_19" [src/conv1.cpp:57]   --->   Operation 4023 'add' 'add_ln57_20' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4024 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.0964, void %V32.i.i25.i.i86.2.case.1965" [src/conv1.cpp:57]   --->   Operation 4024 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4025 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_179)   --->   "%mul_ln54_196 = mul i32 %sext_ln54_200, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 4025 'mul' 'mul_ln54_196' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4026 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_185)   --->   "%mul_ln54_203 = mul i32 %sext_ln54_86, i32 %sext_ln36_41" [src/conv1.cpp:54]   --->   Operation 4026 'mul' 'mul_ln54_203' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4027 [1/1] (0.00ns)   --->   "%shl_ln54_179 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_462, i17 0" [src/conv1.cpp:54]   --->   Operation 4027 'bitconcatenate' 'shl_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4028 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_185)   --->   "%sext_ln54_297 = sext i32 %mul_ln54_203" [src/conv1.cpp:54]   --->   Operation 4028 'sext' 'sext_ln54_297' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 4029 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_185 = add i33 %shl_ln54_179, i33 %sext_ln54_297" [src/conv1.cpp:54]   --->   Operation 4029 'add' 'add_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4030 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_191)   --->   "%mul_ln54_210 = mul i32 %sext_ln54_100, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 4030 'mul' 'mul_ln54_210' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4031 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_197)   --->   "%mul_ln54_217 = mul i32 %sext_ln54_114, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4031 'mul' 'mul_ln54_217' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 2.70>
ST_45 : Operation 4032 [1/1] (0.79ns)   --->   "%add_ln54_267 = add i11 %mul_ln54_249, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 4032 'add' 'add_ln54_267' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4033 [1/1] (0.00ns)   --->   "%zext_ln54_52 = zext i11 %add_ln54_267" [src/conv1.cpp:54]   --->   Operation 4033 'zext' 'zext_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4034 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 4034 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4035 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 4035 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4036 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 4036 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4037 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_3, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 4037 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_45 : Operation 4038 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit568" [src/conv1.cpp:57]   --->   Operation 4038 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 0.00>
ST_45 : Operation 4039 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_3, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 4039 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_45 : Operation 4040 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit568" [src/conv1.cpp:57]   --->   Operation 4040 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 0.00>
ST_45 : Operation 4041 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_43 = add i33 %shl_ln54_37, i33 %sext_ln54_87" [src/conv1.cpp:54]   --->   Operation 4041 'add' 'add_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4042 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_591" [src/conv1.cpp:54]   --->   Operation 4042 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4043 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_600" [src/conv1.cpp:54]   --->   Operation 4043 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4044 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_609" [src/conv1.cpp:54]   --->   Operation 4044 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4045 [1/1] (0.47ns)   --->   "%tmp_199 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_257, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_258, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_259, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4045 'mux' 'tmp_199' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln54_88 = sext i16 %tmp_199" [src/conv1.cpp:54]   --->   Operation 4046 'sext' 'sext_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4047 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_43, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4047 'partselect' 'tmp_301' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4048 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_48 = add i33 %shl_ln54_42, i33 %sext_ln54_99" [src/conv1.cpp:54]   --->   Operation 4048 'add' 'add_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4049 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_48, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4049 'partselect' 'tmp_307' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4050 [1/1] (0.00ns)   --->   "%shl_ln54_43 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_307, i17 0" [src/conv1.cpp:54]   --->   Operation 4050 'bitconcatenate' 'shl_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4051 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_49)   --->   "%mul_ln54_50 = mul i32 %sext_ln54_100, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4051 'mul' 'mul_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4052 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_49)   --->   "%sext_ln54_101 = sext i32 %mul_ln54_50" [src/conv1.cpp:54]   --->   Operation 4052 'sext' 'sext_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4053 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_49 = add i33 %shl_ln54_43, i33 %sext_ln54_101" [src/conv1.cpp:54]   --->   Operation 4053 'add' 'add_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4054 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_532" [src/conv1.cpp:54]   --->   Operation 4054 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4055 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_541" [src/conv1.cpp:54]   --->   Operation 4055 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4056 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_550" [src/conv1.cpp:54]   --->   Operation 4056 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4057 [1/1] (0.47ns)   --->   "%tmp_206 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_225, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_226, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4057 'mux' 'tmp_206' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln54_102 = sext i16 %tmp_206" [src/conv1.cpp:54]   --->   Operation 4058 'sext' 'sext_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4059 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_53)   --->   "%mul_ln54_55 = mul i32 %sext_ln54_110, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4059 'mul' 'mul_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4060 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473" [src/conv1.cpp:54]   --->   Operation 4060 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4061 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482" [src/conv1.cpp:54]   --->   Operation 4061 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4062 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491" [src/conv1.cpp:54]   --->   Operation 4062 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4063 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_108)   --->   "%mul_ln54_116 = mul i32 %sext_ln54_200, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 4063 'mul' 'mul_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4064 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_114 = add i33 %shl_ln54_108, i33 %sext_ln54_208" [src/conv1.cpp:54]   --->   Operation 4064 'add' 'add_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4065 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_115)   --->   "%mul_ln54_124 = mul i32 %sext_ln54_88, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 4065 'mul' 'mul_ln54_124' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4066 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_114, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4066 'partselect' 'tmp_382' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4067 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_120)   --->   "%mul_ln54_130 = mul i32 %sext_ln54_100, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 4067 'mul' 'mul_ln54_130' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4068 [1/1] (0.00ns)   --->   "%shl_ln54_114 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_388, i17 0" [src/conv1.cpp:54]   --->   Operation 4068 'bitconcatenate' 'shl_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4069 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_120)   --->   "%sext_ln54_216 = sext i32 %mul_ln54_130" [src/conv1.cpp:54]   --->   Operation 4069 'sext' 'sext_ln54_216' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4070 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_120 = add i33 %shl_ln54_114, i33 %sext_ln54_216" [src/conv1.cpp:54]   --->   Operation 4070 'add' 'add_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4071 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_121)   --->   "%mul_ln54_131 = mul i32 %sext_ln54_102, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4071 'mul' 'mul_ln54_131' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4072 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_125)   --->   "%mul_ln54_136 = mul i32 %sext_ln54_112, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4072 'mul' 'mul_ln54_136' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4073 [1/1] (0.00ns)   --->   "%shl_ln54_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_393, i17 0" [src/conv1.cpp:54]   --->   Operation 4073 'bitconcatenate' 'shl_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln54_222 = sext i32 %shl_ln54_119" [src/conv1.cpp:54]   --->   Operation 4074 'sext' 'sext_ln54_222' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4075 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_125)   --->   "%sext_ln54_223 = sext i32 %mul_ln54_136" [src/conv1.cpp:54]   --->   Operation 4075 'sext' 'sext_ln54_223' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4076 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_125 = add i33 %sext_ln54_222, i33 %sext_ln54_223" [src/conv1.cpp:54]   --->   Operation 4076 'add' 'add_ln54_125' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4077 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_126)   --->   "%mul_ln54_137 = mul i32 %sext_ln54_114, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4077 'mul' 'mul_ln54_137' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4078 [1/1] (0.79ns)   --->   "%add_ln54_318 = add i11 %mul_ln54_246, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4078 'add' 'add_ln54_318' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4079 [1/1] (0.00ns)   --->   "%zext_ln54_115 = zext i11 %add_ln54_318" [src/conv1.cpp:54]   --->   Operation 4079 'zext' 'zext_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4080 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4080 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4081 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4081 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4082 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4082 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4083 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 4083 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_45 : Operation 4084 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit963" [src/conv1.cpp:57]   --->   Operation 4084 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 0.00>
ST_45 : Operation 4085 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_20, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 4085 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_45 : Operation 4086 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit963" [src/conv1.cpp:57]   --->   Operation 4086 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 0.00>
ST_45 : Operation 4087 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_179)   --->   "%mul_ln54_196 = mul i32 %sext_ln54_200, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 4087 'mul' 'mul_ln54_196' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4088 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40" [src/conv1.cpp:54]   --->   Operation 4088 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4089 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49" [src/conv1.cpp:54]   --->   Operation 4089 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4090 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58" [src/conv1.cpp:54]   --->   Operation 4090 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_45 : Operation 4091 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_185 = add i33 %shl_ln54_179, i33 %sext_ln54_297" [src/conv1.cpp:54]   --->   Operation 4091 'add' 'add_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4092 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_186)   --->   "%mul_ln54_204 = mul i32 %sext_ln54_88, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 4092 'mul' 'mul_ln54_204' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_185, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4093 'partselect' 'tmp_463' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4094 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_191)   --->   "%mul_ln54_210 = mul i32 %sext_ln54_100, i32 %sext_ln36_48" [src/conv1.cpp:54]   --->   Operation 4094 'mul' 'mul_ln54_210' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4095 [1/1] (0.00ns)   --->   "%shl_ln54_185 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_469, i17 0" [src/conv1.cpp:54]   --->   Operation 4095 'bitconcatenate' 'shl_ln54_185' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4096 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_191)   --->   "%sext_ln54_305 = sext i32 %mul_ln54_210" [src/conv1.cpp:54]   --->   Operation 4096 'sext' 'sext_ln54_305' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 4097 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_191 = add i33 %shl_ln54_185, i33 %sext_ln54_305" [src/conv1.cpp:54]   --->   Operation 4097 'add' 'add_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4098 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_192)   --->   "%mul_ln54_211 = mul i32 %sext_ln54_102, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 4098 'mul' 'mul_ln54_211' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4099 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_197)   --->   "%mul_ln54_217 = mul i32 %sext_ln54_114, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4099 'mul' 'mul_ln54_217' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 2.70>
ST_46 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln36_51 = sext i16 %select_ln36_53" [src/conv1.cpp:36]   --->   Operation 4100 'sext' 'sext_ln36_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln36_57 = sext i16 %select_ln36_59" [src/conv1.cpp:36]   --->   Operation 4101 'sext' 'sext_ln36_57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4102 [1/1] (0.79ns)   --->   "%add_ln54_231 = add i11 %mul_ln54_249, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 4102 'add' 'add_ln54_231' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4103 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i11 %add_ln54_231" [src/conv1.cpp:54]   --->   Operation 4103 'zext' 'zext_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4104 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 4104 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4105 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 4105 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4106 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 4106 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4107 [1/1] (0.79ns)   --->   "%add_ln54_241 = add i11 %mul_ln54_250, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 4107 'add' 'add_ln54_241' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4108 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i11 %add_ln54_241" [src/conv1.cpp:54]   --->   Operation 4108 'zext' 'zext_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4109 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_20" [src/conv1.cpp:54]   --->   Operation 4109 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4110 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_20" [src/conv1.cpp:54]   --->   Operation 4110 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4111 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_20" [src/conv1.cpp:54]   --->   Operation 4111 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_49 = add i33 %shl_ln54_43, i33 %sext_ln54_101" [src/conv1.cpp:54]   --->   Operation 4112 'add' 'add_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4113 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_49, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4113 'partselect' 'tmp_308' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4114 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_50)   --->   "%mul_ln54_51 = mul i32 %sext_ln54_102, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4114 'mul' 'mul_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4115 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347" [src/conv1.cpp:54]   --->   Operation 4115 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4116 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356" [src/conv1.cpp:54]   --->   Operation 4116 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4117 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365" [src/conv1.cpp:54]   --->   Operation 4117 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4118 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_53)   --->   "%mul_ln54_55 = mul i32 %sext_ln54_110, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4118 'mul' 'mul_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4119 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_54)   --->   "%mul_ln54_56 = mul i32 %sext_ln54_112, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4119 'mul' 'mul_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4120 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_473" [src/conv1.cpp:54]   --->   Operation 4120 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4121 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_482" [src/conv1.cpp:54]   --->   Operation 4121 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4122 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_491" [src/conv1.cpp:54]   --->   Operation 4122 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4123 [1/1] (0.47ns)   --->   "%tmp_213 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_192, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_193, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4123 'mux' 'tmp_213' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln54_116 = sext i16 %tmp_213" [src/conv1.cpp:54]   --->   Operation 4124 'sext' 'sext_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4125 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382" [src/conv1.cpp:54]   --->   Operation 4125 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4126 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391" [src/conv1.cpp:54]   --->   Operation 4126 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4127 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400" [src/conv1.cpp:54]   --->   Operation 4127 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4128 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_108)   --->   "%mul_ln54_116 = mul i32 %sext_ln54_200, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 4128 'mul' 'mul_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4129 [1/1] (0.00ns)   --->   "%shl_ln54_102 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_374, i17 0" [src/conv1.cpp:54]   --->   Operation 4129 'bitconcatenate' 'shl_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4130 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_108)   --->   "%sext_ln54_201 = sext i32 %mul_ln54_116" [src/conv1.cpp:54]   --->   Operation 4130 'sext' 'sext_ln54_201' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4131 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_108 = add i33 %shl_ln54_102, i33 %sext_ln54_201" [src/conv1.cpp:54]   --->   Operation 4131 'add' 'add_ln54_108' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4132 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_115)   --->   "%mul_ln54_124 = mul i32 %sext_ln54_88, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 4132 'mul' 'mul_ln54_124' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4133 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_120 = add i33 %shl_ln54_114, i33 %sext_ln54_216" [src/conv1.cpp:54]   --->   Operation 4133 'add' 'add_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4134 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_121)   --->   "%mul_ln54_131 = mul i32 %sext_ln54_102, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4134 'mul' 'mul_ln54_131' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4135 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_120, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4135 'partselect' 'tmp_389' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4136 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_125 = add i33 %sext_ln54_222, i33 %sext_ln54_223" [src/conv1.cpp:54]   --->   Operation 4136 'add' 'add_ln54_125' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4137 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_126)   --->   "%mul_ln54_137 = mul i32 %sext_ln54_114, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4137 'mul' 'mul_ln54_137' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4138 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_125, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4138 'partselect' 'tmp_395' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4139 [1/1] (0.00ns)   --->   "%shl_ln54_120 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_395, i17 0" [src/conv1.cpp:54]   --->   Operation 4139 'bitconcatenate' 'shl_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4140 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_126)   --->   "%sext_ln54_224 = sext i32 %mul_ln54_137" [src/conv1.cpp:54]   --->   Operation 4140 'sext' 'sext_ln54_224' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4141 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_126 = add i33 %shl_ln54_120, i33 %sext_ln54_224" [src/conv1.cpp:54]   --->   Operation 4141 'add' 'add_ln54_126' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4142 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_127)   --->   "%mul_ln54_138 = mul i32 %sext_ln54_116, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4142 'mul' 'mul_ln54_138' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4143 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_179)   --->   "%mul_ln54_196 = mul i32 %sext_ln54_200, i32 %sext_ln36_34" [src/conv1.cpp:54]   --->   Operation 4143 'mul' 'mul_ln54_196' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4144 [1/1] (0.00ns)   --->   "%shl_ln54_173 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_455, i17 0" [src/conv1.cpp:54]   --->   Operation 4144 'bitconcatenate' 'shl_ln54_173' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4145 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_179)   --->   "%sext_ln54_289 = sext i32 %mul_ln54_196" [src/conv1.cpp:54]   --->   Operation 4145 'sext' 'sext_ln54_289' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4146 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_179 = add i33 %shl_ln54_173, i33 %sext_ln54_289" [src/conv1.cpp:54]   --->   Operation 4146 'add' 'add_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4147 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_40" [src/conv1.cpp:54]   --->   Operation 4147 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4148 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_49" [src/conv1.cpp:54]   --->   Operation 4148 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4149 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_58" [src/conv1.cpp:54]   --->   Operation 4149 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_46 : Operation 4150 [1/1] (0.47ns)   --->   "%tmp_250 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_28, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_29, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_30, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 4150 'mux' 'tmp_250' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln54_290 = sext i16 %tmp_250" [src/conv1.cpp:54]   --->   Operation 4151 'sext' 'sext_ln54_290' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4152 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_180)   --->   "%mul_ln54_197 = mul i32 %sext_ln54_290, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 4152 'mul' 'mul_ln54_197' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4153 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_186)   --->   "%mul_ln54_204 = mul i32 %sext_ln54_88, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 4153 'mul' 'mul_ln54_204' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_191 = add i33 %shl_ln54_185, i33 %sext_ln54_305" [src/conv1.cpp:54]   --->   Operation 4154 'add' 'add_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4155 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_192)   --->   "%mul_ln54_211 = mul i32 %sext_ln54_102, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 4155 'mul' 'mul_ln54_211' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4156 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_191, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4156 'partselect' 'tmp_470' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4157 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_197)   --->   "%mul_ln54_217 = mul i32 %sext_ln54_114, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4157 'mul' 'mul_ln54_217' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4158 [1/1] (0.00ns)   --->   "%shl_ln54_191 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_476, i17 0" [src/conv1.cpp:54]   --->   Operation 4158 'bitconcatenate' 'shl_ln54_191' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln54_312 = sext i32 %shl_ln54_191" [src/conv1.cpp:54]   --->   Operation 4159 'sext' 'sext_ln54_312' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4160 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_197)   --->   "%sext_ln54_313 = sext i32 %mul_ln54_217" [src/conv1.cpp:54]   --->   Operation 4160 'sext' 'sext_ln54_313' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 4161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_197 = add i33 %sext_ln54_312, i33 %sext_ln54_313" [src/conv1.cpp:54]   --->   Operation 4161 'add' 'add_ln54_197' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4162 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_198)   --->   "%mul_ln54_218 = mul i32 %sext_ln54_116, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4162 'mul' 'mul_ln54_218' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 4.73>
ST_47 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln36_44 = sext i16 %select_ln36_46" [src/conv1.cpp:36]   --->   Operation 4163 'sext' 'sext_ln36_44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4164 [1/1] (0.79ns)   --->   "%add_ln54_276 = add i11 %mul_ln54_249, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 4164 'add' 'add_ln54_276' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln54_63 = zext i11 %add_ln54_276" [src/conv1.cpp:54]   --->   Operation 4165 'zext' 'zext_ln54_63' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4166 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 4166 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4167 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 4167 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4168 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 4168 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4169 [1/1] (0.79ns)   --->   "%add_ln54_293 = add i11 %mul_ln54_248, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 4169 'add' 'add_ln54_293' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4170 [1/1] (0.00ns)   --->   "%zext_ln54_84 = zext i11 %add_ln54_293" [src/conv1.cpp:54]   --->   Operation 4170 'zext' 'zext_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4171 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 4171 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4172 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 4172 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4173 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 4173 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4174 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_44)   --->   "%mul_ln54_44 = mul i32 %sext_ln54_88, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4174 'mul' 'mul_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4175 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_50)   --->   "%mul_ln54_51 = mul i32 %sext_ln54_102, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4175 'mul' 'mul_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4176 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562" [src/conv1.cpp:54]   --->   Operation 4176 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4177 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571" [src/conv1.cpp:54]   --->   Operation 4177 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4178 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580" [src/conv1.cpp:54]   --->   Operation 4178 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4179 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_347" [src/conv1.cpp:54]   --->   Operation 4179 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4180 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_356" [src/conv1.cpp:54]   --->   Operation 4180 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4181 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_365" [src/conv1.cpp:54]   --->   Operation 4181 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4182 [1/1] (0.47ns)   --->   "%tmp_209 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_180, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_181, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 4182 'mux' 'tmp_209' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln54_108 = sext i16 %tmp_209" [src/conv1.cpp:54]   --->   Operation 4183 'sext' 'sext_ln54_108' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4184 [1/1] (2.38ns)   --->   "%mul_ln54_54 = mul i32 %sext_ln54_108, i32 %sext_ln36_54" [src/conv1.cpp:54]   --->   Operation 4184 'mul' 'mul_ln54_54' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4185 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_54, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 4185 'partselect' 'tmp_312' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4186 [1/1] (0.00ns)   --->   "%shl_ln54_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_312, i17 0" [src/conv1.cpp:54]   --->   Operation 4186 'bitconcatenate' 'shl_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4187 [1/1] (0.00ns)   --->   "%sext_ln54_109 = sext i32 %shl_ln54_47" [src/conv1.cpp:54]   --->   Operation 4187 'sext' 'sext_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4188 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_53)   --->   "%mul_ln54_55 = mul i32 %sext_ln54_110, i32 %sext_ln36_55" [src/conv1.cpp:54]   --->   Operation 4188 'mul' 'mul_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4189 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_53)   --->   "%sext_ln54_111 = sext i32 %mul_ln54_55" [src/conv1.cpp:54]   --->   Operation 4189 'sext' 'sext_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4190 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_53 = add i33 %sext_ln54_109, i33 %sext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4190 'add' 'add_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4191 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_54)   --->   "%mul_ln54_56 = mul i32 %sext_ln54_112, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4191 'mul' 'mul_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4192 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_55)   --->   "%mul_ln54_57 = mul i32 %sext_ln54_114, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4192 'mul' 'mul_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4193 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503" [src/conv1.cpp:54]   --->   Operation 4193 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4194 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512" [src/conv1.cpp:54]   --->   Operation 4194 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4195 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521" [src/conv1.cpp:54]   --->   Operation 4195 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4196 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_382" [src/conv1.cpp:54]   --->   Operation 4196 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4197 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_391" [src/conv1.cpp:54]   --->   Operation 4197 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4198 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_400" [src/conv1.cpp:54]   --->   Operation 4198 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_47 : Operation 4199 [1/1] (0.47ns)   --->   "%tmp_219 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_155, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_156, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_157, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 4199 'mux' 'tmp_219' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_108 = add i33 %shl_ln54_102, i33 %sext_ln54_201" [src/conv1.cpp:54]   --->   Operation 4200 'add' 'add_ln54_108' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4201 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_108, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4201 'partselect' 'tmp_370' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln57_24 = sext i16 %add_ln57_11" [src/conv1.cpp:57]   --->   Operation 4202 'sext' 'sext_ln57_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln57_25 = sext i16 %tmp_370" [src/conv1.cpp:57]   --->   Operation 4203 'sext' 'sext_ln57_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4204 [1/1] (0.85ns)   --->   "%sub_ln57_12 = sub i17 0, i17 %sext_ln57_24" [src/conv1.cpp:57]   --->   Operation 4204 'sub' 'sub_ln57_12' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4205 [1/1] (0.86ns)   --->   "%icmp_ln57_12 = icmp_eq  i17 %sext_ln57_25, i17 %sub_ln57_12" [src/conv1.cpp:57]   --->   Operation 4205 'icmp' 'icmp_ln57_12' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4206 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_12, void %if.end.i.i.1.3, void %if.then.i.i.1.3" [src/conv1.cpp:57]   --->   Operation 4206 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4207 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01080, void %V32.i.i25.i.i86.1.case.11081" [src/conv1.cpp:57]   --->   Operation 4207 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_12)> <Delay = 0.00>
ST_47 : Operation 4208 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 4208 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172 & icmp_ln57_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_47 : Operation 4209 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1079" [src/conv1.cpp:57]   --->   Operation 4209 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172 & icmp_ln57_12)> <Delay = 0.00>
ST_47 : Operation 4210 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 4210 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172 & icmp_ln57_12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_47 : Operation 4211 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1079" [src/conv1.cpp:57]   --->   Operation 4211 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172 & icmp_ln57_12)> <Delay = 0.00>
ST_47 : Operation 4212 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.3" [src/conv1.cpp:57]   --->   Operation 4212 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_12)> <Delay = 0.00>
ST_47 : Operation 4213 [1/1] (0.85ns)   --->   "%add_ln57_12 = add i16 %tmp_370, i16 %add_ln57_11" [src/conv1.cpp:57]   --->   Operation 4213 'add' 'add_ln57_12' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4214 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0891, void %V32.i.i25.i.i86.1.case.1892" [src/conv1.cpp:57]   --->   Operation 4214 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4215 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_115)   --->   "%mul_ln54_124 = mul i32 %sext_ln54_88, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 4215 'mul' 'mul_ln54_124' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4216 [1/1] (0.00ns)   --->   "%shl_ln54_109 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_382, i17 0" [src/conv1.cpp:54]   --->   Operation 4216 'bitconcatenate' 'shl_ln54_109' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4217 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_115)   --->   "%sext_ln54_209 = sext i32 %mul_ln54_124" [src/conv1.cpp:54]   --->   Operation 4217 'sext' 'sext_ln54_209' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4218 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_115 = add i33 %shl_ln54_109, i33 %sext_ln54_209" [src/conv1.cpp:54]   --->   Operation 4218 'add' 'add_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4219 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_121)   --->   "%mul_ln54_131 = mul i32 %sext_ln54_102, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4219 'mul' 'mul_ln54_131' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4220 [1/1] (0.00ns)   --->   "%shl_ln54_115 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_389, i17 0" [src/conv1.cpp:54]   --->   Operation 4220 'bitconcatenate' 'shl_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4221 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_121)   --->   "%sext_ln54_217 = sext i32 %mul_ln54_131" [src/conv1.cpp:54]   --->   Operation 4221 'sext' 'sext_ln54_217' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4222 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_121 = add i33 %shl_ln54_115, i33 %sext_ln54_217" [src/conv1.cpp:54]   --->   Operation 4222 'add' 'add_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4223 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_126 = add i33 %shl_ln54_120, i33 %sext_ln54_224" [src/conv1.cpp:54]   --->   Operation 4223 'add' 'add_ln54_126' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4224 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_127)   --->   "%mul_ln54_138 = mul i32 %sext_ln54_116, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4224 'mul' 'mul_ln54_138' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4225 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_126, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4225 'partselect' 'tmp_396' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4226 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_179 = add i33 %shl_ln54_173, i33 %sext_ln54_289" [src/conv1.cpp:54]   --->   Operation 4226 'add' 'add_ln54_179' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4227 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_180)   --->   "%mul_ln54_197 = mul i32 %sext_ln54_290, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 4227 'mul' 'mul_ln54_197' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4228 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_179, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4228 'partselect' 'tmp_456' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4229 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_186)   --->   "%mul_ln54_204 = mul i32 %sext_ln54_88, i32 %sext_ln36_42" [src/conv1.cpp:54]   --->   Operation 4229 'mul' 'mul_ln54_204' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4230 [1/1] (0.00ns)   --->   "%shl_ln54_180 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_463, i17 0" [src/conv1.cpp:54]   --->   Operation 4230 'bitconcatenate' 'shl_ln54_180' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4231 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_186)   --->   "%sext_ln54_298 = sext i32 %mul_ln54_204" [src/conv1.cpp:54]   --->   Operation 4231 'sext' 'sext_ln54_298' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4232 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_186 = add i33 %shl_ln54_180, i33 %sext_ln54_298" [src/conv1.cpp:54]   --->   Operation 4232 'add' 'add_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4233 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_192)   --->   "%mul_ln54_211 = mul i32 %sext_ln54_102, i32 %sext_ln36_49" [src/conv1.cpp:54]   --->   Operation 4233 'mul' 'mul_ln54_211' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4234 [1/1] (0.00ns)   --->   "%shl_ln54_186 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_470, i17 0" [src/conv1.cpp:54]   --->   Operation 4234 'bitconcatenate' 'shl_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4235 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_192)   --->   "%sext_ln54_306 = sext i32 %mul_ln54_211" [src/conv1.cpp:54]   --->   Operation 4235 'sext' 'sext_ln54_306' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 4236 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_192 = add i33 %shl_ln54_186, i33 %sext_ln54_306" [src/conv1.cpp:54]   --->   Operation 4236 'add' 'add_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4237 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_197 = add i33 %sext_ln54_312, i33 %sext_ln54_313" [src/conv1.cpp:54]   --->   Operation 4237 'add' 'add_ln54_197' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4238 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_198)   --->   "%mul_ln54_218 = mul i32 %sext_ln54_116, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4238 'mul' 'mul_ln54_218' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4239 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_197, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4239 'partselect' 'tmp_477' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 2.70>
ST_48 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln36_58 = sext i16 %select_ln36_60" [src/conv1.cpp:36]   --->   Operation 4240 'sext' 'sext_ln36_58' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4241 [1/1] (0.00ns)   --->   "%sext_ln36_63 = sext i16 %select_ln36_65" [src/conv1.cpp:36]   --->   Operation 4241 'sext' 'sext_ln36_63' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4242 [1/1] (0.79ns)   --->   "%add_ln54_250 = add i11 %mul_ln54_250, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 4242 'add' 'add_ln54_250' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln54_31 = zext i11 %add_ln54_250" [src/conv1.cpp:54]   --->   Operation 4243 'zext' 'zext_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4244 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_31" [src/conv1.cpp:54]   --->   Operation 4244 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4245 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_31" [src/conv1.cpp:54]   --->   Operation 4245 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4246 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_31" [src/conv1.cpp:54]   --->   Operation 4246 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4247 [1/1] (0.79ns)   --->   "%add_ln54_259 = add i11 %mul_ln54_250, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 4247 'add' 'add_ln54_259' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4248 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i11 %add_ln54_259" [src/conv1.cpp:54]   --->   Operation 4248 'zext' 'zext_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4249 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_42" [src/conv1.cpp:54]   --->   Operation 4249 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4250 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_42" [src/conv1.cpp:54]   --->   Operation 4250 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4251 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_42" [src/conv1.cpp:54]   --->   Operation 4251 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4252 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_44)   --->   "%mul_ln54_44 = mul i32 %sext_ln54_88, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4252 'mul' 'mul_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4253 [1/1] (0.00ns)   --->   "%shl_ln54_44 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_308, i17 0" [src/conv1.cpp:54]   --->   Operation 4253 'bitconcatenate' 'shl_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4254 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_50)   --->   "%mul_ln54_51 = mul i32 %sext_ln54_102, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4254 'mul' 'mul_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4255 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_50)   --->   "%sext_ln54_103 = sext i32 %mul_ln54_51" [src/conv1.cpp:54]   --->   Operation 4255 'sext' 'sext_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_50 = add i33 %shl_ln54_44, i33 %sext_ln54_103" [src/conv1.cpp:54]   --->   Operation 4256 'add' 'add_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4257 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_562" [src/conv1.cpp:54]   --->   Operation 4257 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4258 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_571" [src/conv1.cpp:54]   --->   Operation 4258 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4259 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_580" [src/conv1.cpp:54]   --->   Operation 4259 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4260 [1/1] (0.47ns)   --->   "%tmp_207 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_227, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_228, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_229, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 4260 'mux' 'tmp_207' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4261 [1/1] (0.00ns)   --->   "%sext_ln54_104 = sext i16 %tmp_207" [src/conv1.cpp:54]   --->   Operation 4261 'sext' 'sext_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4262 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_53 = add i33 %sext_ln54_109, i33 %sext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4262 'add' 'add_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_53, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4263 'partselect' 'tmp_313' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4264 [1/1] (0.00ns)   --->   "%shl_ln54_48 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_313, i17 0" [src/conv1.cpp:54]   --->   Operation 4264 'bitconcatenate' 'shl_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4265 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_54)   --->   "%mul_ln54_56 = mul i32 %sext_ln54_112, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4265 'mul' 'mul_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4266 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_54)   --->   "%sext_ln54_113 = sext i32 %mul_ln54_56" [src/conv1.cpp:54]   --->   Operation 4266 'sext' 'sext_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_54 = add i33 %shl_ln54_48, i33 %sext_ln54_113" [src/conv1.cpp:54]   --->   Operation 4267 'add' 'add_ln54_54' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4268 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_55)   --->   "%mul_ln54_57 = mul i32 %sext_ln54_114, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4268 'mul' 'mul_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4269 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_56)   --->   "%mul_ln54_58 = mul i32 %sext_ln54_116, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4269 'mul' 'mul_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4270 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_503" [src/conv1.cpp:54]   --->   Operation 4270 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4271 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_512" [src/conv1.cpp:54]   --->   Operation 4271 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4272 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_521" [src/conv1.cpp:54]   --->   Operation 4272 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4273 [1/1] (0.47ns)   --->   "%tmp_214 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_195, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_196, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4273 'mux' 'tmp_214' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln54_118 = sext i16 %tmp_214" [src/conv1.cpp:54]   --->   Operation 4274 'sext' 'sext_ln54_118' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4275 [1/1] (0.00ns)   --->   "%sext_ln54_128 = sext i16 %tmp_219" [src/conv1.cpp:54]   --->   Operation 4275 'sext' 'sext_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4276 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414" [src/conv1.cpp:54]   --->   Operation 4276 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4277 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423" [src/conv1.cpp:54]   --->   Operation 4277 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4278 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432" [src/conv1.cpp:54]   --->   Operation 4278 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4279 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444" [src/conv1.cpp:54]   --->   Operation 4279 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4280 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453" [src/conv1.cpp:54]   --->   Operation 4280 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4281 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462" [src/conv1.cpp:54]   --->   Operation 4281 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_48 : Operation 4282 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_12, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 4282 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_48 : Operation 4283 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit890" [src/conv1.cpp:57]   --->   Operation 4283 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_172)> <Delay = 0.00>
ST_48 : Operation 4284 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_12, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 4284 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_48 : Operation 4285 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit890" [src/conv1.cpp:57]   --->   Operation 4285 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_172)> <Delay = 0.00>
ST_48 : Operation 4286 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_115 = add i33 %shl_ln54_109, i33 %sext_ln54_209" [src/conv1.cpp:54]   --->   Operation 4286 'add' 'add_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4287 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_115, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4287 'partselect' 'tmp_383' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4288 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_121 = add i33 %shl_ln54_115, i33 %sext_ln54_217" [src/conv1.cpp:54]   --->   Operation 4288 'add' 'add_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4289 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_122)   --->   "%mul_ln54_132 = mul i32 %sext_ln54_104, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4289 'mul' 'mul_ln54_132' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_121, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4290 'partselect' 'tmp_390' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4291 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_127)   --->   "%mul_ln54_138 = mul i32 %sext_ln54_116, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4291 'mul' 'mul_ln54_138' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4292 [1/1] (0.00ns)   --->   "%shl_ln54_121 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_396, i17 0" [src/conv1.cpp:54]   --->   Operation 4292 'bitconcatenate' 'shl_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4293 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_127)   --->   "%sext_ln54_225 = sext i32 %mul_ln54_138" [src/conv1.cpp:54]   --->   Operation 4293 'sext' 'sext_ln54_225' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_127 = add i33 %shl_ln54_121, i33 %sext_ln54_225" [src/conv1.cpp:54]   --->   Operation 4294 'add' 'add_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4295 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_128)   --->   "%mul_ln54_139 = mul i32 %sext_ln54_118, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4295 'mul' 'mul_ln54_139' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4296 [1/1] (2.38ns)   --->   "%mul_ln54_144 = mul i32 %sext_ln54_128, i32 %sext_ln36_63" [src/conv1.cpp:54]   --->   Operation 4296 'mul' 'mul_ln54_144' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_144, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 4297 'partselect' 'tmp_403' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4298 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_180)   --->   "%mul_ln54_197 = mul i32 %sext_ln54_290, i32 %sext_ln36_35" [src/conv1.cpp:54]   --->   Operation 4298 'mul' 'mul_ln54_197' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4299 [1/1] (0.00ns)   --->   "%shl_ln54_174 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_456, i17 0" [src/conv1.cpp:54]   --->   Operation 4299 'bitconcatenate' 'shl_ln54_174' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4300 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_180)   --->   "%sext_ln54_291 = sext i32 %mul_ln54_197" [src/conv1.cpp:54]   --->   Operation 4300 'sext' 'sext_ln54_291' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4301 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_180 = add i33 %shl_ln54_174, i33 %sext_ln54_291" [src/conv1.cpp:54]   --->   Operation 4301 'add' 'add_ln54_180' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_186 = add i33 %shl_ln54_180, i33 %sext_ln54_298" [src/conv1.cpp:54]   --->   Operation 4302 'add' 'add_ln54_186' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4303 [1/1] (0.00ns)   --->   "%tmp_464 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_186, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4303 'partselect' 'tmp_464' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_192 = add i33 %shl_ln54_186, i33 %sext_ln54_306" [src/conv1.cpp:54]   --->   Operation 4304 'add' 'add_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4305 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_193)   --->   "%mul_ln54_212 = mul i32 %sext_ln54_104, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4305 'mul' 'mul_ln54_212' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4306 [1/1] (0.00ns)   --->   "%tmp_471 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_192, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4306 'partselect' 'tmp_471' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4307 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_198)   --->   "%mul_ln54_218 = mul i32 %sext_ln54_116, i32 %sext_ln36_56" [src/conv1.cpp:54]   --->   Operation 4307 'mul' 'mul_ln54_218' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4308 [1/1] (0.00ns)   --->   "%shl_ln54_192 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_477, i17 0" [src/conv1.cpp:54]   --->   Operation 4308 'bitconcatenate' 'shl_ln54_192' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4309 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_198)   --->   "%sext_ln54_314 = sext i32 %mul_ln54_218" [src/conv1.cpp:54]   --->   Operation 4309 'sext' 'sext_ln54_314' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 4310 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_198 = add i33 %shl_ln54_192, i33 %sext_ln54_314" [src/conv1.cpp:54]   --->   Operation 4310 'add' 'add_ln54_198' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 4311 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_199)   --->   "%mul_ln54_219 = mul i32 %sext_ln54_118, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4311 'mul' 'mul_ln54_219' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 4.09>
ST_49 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln36_52 = sext i16 %select_ln36_54" [src/conv1.cpp:36]   --->   Operation 4312 'sext' 'sext_ln36_52' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln36_59 = sext i16 %select_ln36_61" [src/conv1.cpp:36]   --->   Operation 4313 'sext' 'sext_ln36_59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln36_64 = sext i16 %select_ln36_66" [src/conv1.cpp:36]   --->   Operation 4314 'sext' 'sext_ln36_64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4315 [1/1] (0.79ns)   --->   "%add_ln54_302 = add i11 %mul_ln54_248, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4315 'add' 'add_ln54_302' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4316 [1/1] (0.00ns)   --->   "%zext_ln54_95 = zext i11 %add_ln54_302" [src/conv1.cpp:54]   --->   Operation 4316 'zext' 'zext_ln54_95' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4317 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 4317 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4318 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 4318 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4319 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 4319 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4320 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_44)   --->   "%mul_ln54_44 = mul i32 %sext_ln54_88, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4320 'mul' 'mul_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4321 [1/1] (0.00ns)   --->   "%shl_ln54_38 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_301, i17 0" [src/conv1.cpp:54]   --->   Operation 4321 'bitconcatenate' 'shl_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4322 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_44)   --->   "%sext_ln54_89 = sext i32 %mul_ln54_44" [src/conv1.cpp:54]   --->   Operation 4322 'sext' 'sext_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4323 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_44 = add i33 %shl_ln54_38, i33 %sext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4323 'add' 'add_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_50 = add i33 %shl_ln54_44, i33 %sext_ln54_103" [src/conv1.cpp:54]   --->   Operation 4324 'add' 'add_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4325 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_50, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4325 'partselect' 'tmp_309' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4326 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_51)   --->   "%mul_ln54_52 = mul i32 %sext_ln54_104, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4326 'mul' 'mul_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4327 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592" [src/conv1.cpp:54]   --->   Operation 4327 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4328 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601" [src/conv1.cpp:54]   --->   Operation 4328 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4329 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610" [src/conv1.cpp:54]   --->   Operation 4329 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4330 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_54 = add i33 %shl_ln54_48, i33 %sext_ln54_113" [src/conv1.cpp:54]   --->   Operation 4330 'add' 'add_ln54_54' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4331 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_54, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4331 'partselect' 'tmp_314' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4332 [1/1] (0.00ns)   --->   "%shl_ln54_49 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_314, i17 0" [src/conv1.cpp:54]   --->   Operation 4332 'bitconcatenate' 'shl_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4333 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_55)   --->   "%mul_ln54_57 = mul i32 %sext_ln54_114, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4333 'mul' 'mul_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4334 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_55)   --->   "%sext_ln54_115 = sext i32 %mul_ln54_57" [src/conv1.cpp:54]   --->   Operation 4334 'sext' 'sext_ln54_115' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4335 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_55 = add i33 %shl_ln54_49, i33 %sext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4335 'add' 'add_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4336 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_56)   --->   "%mul_ln54_58 = mul i32 %sext_ln54_116, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4336 'mul' 'mul_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4337 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_57)   --->   "%mul_ln54_59 = mul i32 %sext_ln54_118, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4337 'mul' 'mul_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4338 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_414" [src/conv1.cpp:54]   --->   Operation 4338 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4339 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_423" [src/conv1.cpp:54]   --->   Operation 4339 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4340 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_432" [src/conv1.cpp:54]   --->   Operation 4340 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4341 [1/1] (0.47ns)   --->   "%tmp_220 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_159, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_160, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 4341 'mux' 'tmp_220' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln54_130 = sext i16 %tmp_220" [src/conv1.cpp:54]   --->   Operation 4342 'sext' 'sext_ln54_130' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4343 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_444" [src/conv1.cpp:54]   --->   Operation 4343 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4344 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_453" [src/conv1.cpp:54]   --->   Operation 4344 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4345 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_462" [src/conv1.cpp:54]   --->   Operation 4345 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4346 [1/1] (0.47ns)   --->   "%tmp_221 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_161, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_162, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_163, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4346 'mux' 'tmp_221' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln54_132 = sext i16 %tmp_221" [src/conv1.cpp:54]   --->   Operation 4347 'sext' 'sext_ln54_132' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4348 [1/1] (0.79ns)   --->   "%add_ln54_310 = add i11 %mul_ln54_247, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4348 'add' 'add_ln54_310' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4349 [1/1] (0.00ns)   --->   "%zext_ln54_105 = zext i11 %add_ln54_310" [src/conv1.cpp:54]   --->   Operation 4349 'zext' 'zext_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4350 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4350 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4351 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4351 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4352 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4352 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4353 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97" [src/conv1.cpp:54]   --->   Operation 4353 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4354 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106" [src/conv1.cpp:54]   --->   Operation 4354 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4355 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115" [src/conv1.cpp:54]   --->   Operation 4355 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_49 : Operation 4356 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_122)   --->   "%mul_ln54_132 = mul i32 %sext_ln54_104, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4356 'mul' 'mul_ln54_132' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4357 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_127 = add i33 %shl_ln54_121, i33 %sext_ln54_225" [src/conv1.cpp:54]   --->   Operation 4357 'add' 'add_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4358 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_128)   --->   "%mul_ln54_139 = mul i32 %sext_ln54_118, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4358 'mul' 'mul_ln54_139' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4359 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_127, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4359 'partselect' 'tmp_397' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4360 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_133)   --->   "%mul_ln54_145 = mul i32 %sext_ln54_130, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4360 'mul' 'mul_ln54_145' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4361 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_180 = add i33 %shl_ln54_174, i33 %sext_ln54_291" [src/conv1.cpp:54]   --->   Operation 4361 'add' 'add_ln54_180' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4362 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_180, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4362 'partselect' 'tmp_442' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln57_42 = sext i16 %add_ln57_20" [src/conv1.cpp:57]   --->   Operation 4363 'sext' 'sext_ln57_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln57_43 = sext i16 %tmp_442" [src/conv1.cpp:57]   --->   Operation 4364 'sext' 'sext_ln57_43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4365 [1/1] (0.85ns)   --->   "%sub_ln57_21 = sub i17 0, i17 %sext_ln57_42" [src/conv1.cpp:57]   --->   Operation 4365 'sub' 'sub_ln57_21' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4366 [1/1] (0.86ns)   --->   "%icmp_ln57_21 = icmp_eq  i17 %sext_ln57_43, i17 %sub_ln57_21" [src/conv1.cpp:57]   --->   Operation 4366 'icmp' 'icmp_ln57_21' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4367 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_21, void %if.end.i.i.2.3, void %if.then.i.i.2.3" [src/conv1.cpp:57]   --->   Operation 4367 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4368 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01107, void %V32.i.i25.i.i86.2.case.11108" [src/conv1.cpp:57]   --->   Operation 4368 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_21)> <Delay = 0.00>
ST_49 : Operation 4369 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 4369 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258 & icmp_ln57_21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_49 : Operation 4370 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1106" [src/conv1.cpp:57]   --->   Operation 4370 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258 & icmp_ln57_21)> <Delay = 0.00>
ST_49 : Operation 4371 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 4371 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258 & icmp_ln57_21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_49 : Operation 4372 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1106" [src/conv1.cpp:57]   --->   Operation 4372 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258 & icmp_ln57_21)> <Delay = 0.00>
ST_49 : Operation 4373 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.3" [src/conv1.cpp:57]   --->   Operation 4373 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_21)> <Delay = 0.00>
ST_49 : Operation 4374 [1/1] (0.85ns)   --->   "%add_ln57_21 = add i16 %tmp_442, i16 %add_ln57_20" [src/conv1.cpp:57]   --->   Operation 4374 'add' 'add_ln57_21' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4375 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.0973, void %V32.i.i25.i.i86.2.case.1974" [src/conv1.cpp:57]   --->   Operation 4375 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4376 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_193)   --->   "%mul_ln54_212 = mul i32 %sext_ln54_104, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4376 'mul' 'mul_ln54_212' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4377 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_198 = add i33 %shl_ln54_192, i33 %sext_ln54_314" [src/conv1.cpp:54]   --->   Operation 4377 'add' 'add_ln54_198' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4378 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_199)   --->   "%mul_ln54_219 = mul i32 %sext_ln54_118, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4378 'mul' 'mul_ln54_219' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4379 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_198, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4379 'partselect' 'tmp_478' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 4380 [1/1] (2.38ns)   --->   "%mul_ln54_225 = mul i32 %sext_ln54_130, i32 %sext_ln36_63" [src/conv1.cpp:54]   --->   Operation 4380 'mul' 'mul_ln54_225' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4381 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_205)   --->   "%mul_ln54_226 = mul i32 %sext_ln54_132, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4381 'mul' 'mul_ln54_226' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 4382 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_225, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 4382 'partselect' 'tmp_485' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 2.95>
ST_50 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln36_65 = sext i16 %select_ln36_67" [src/conv1.cpp:36]   --->   Operation 4383 'sext' 'sext_ln36_65' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4384 [1/1] (0.79ns)   --->   "%add_ln54_268 = add i11 %mul_ln54_250, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 4384 'add' 'add_ln54_268' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4385 [1/1] (0.00ns)   --->   "%zext_ln54_53 = zext i11 %add_ln54_268" [src/conv1.cpp:54]   --->   Operation 4385 'zext' 'zext_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4386 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 4386 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4387 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 4387 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4388 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 4388 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4389 [1/1] (0.79ns)   --->   "%add_ln54_285 = add i11 %mul_ln54_249, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 4389 'add' 'add_ln54_285' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4390 [1/1] (0.00ns)   --->   "%zext_ln54_74 = zext i11 %add_ln54_285" [src/conv1.cpp:54]   --->   Operation 4390 'zext' 'zext_ln54_74' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4391 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 4391 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4392 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 4392 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4393 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 4393 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4394 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_44 = add i33 %shl_ln54_38, i33 %sext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4394 'add' 'add_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4395 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_44, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4395 'partselect' 'tmp_302' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln57_8 = sext i16 %add_ln57_3" [src/conv1.cpp:57]   --->   Operation 4396 'sext' 'sext_ln57_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln57_9 = sext i16 %tmp_302" [src/conv1.cpp:57]   --->   Operation 4397 'sext' 'sext_ln57_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4398 [1/1] (0.85ns)   --->   "%sub_ln57_4 = sub i17 0, i17 %sext_ln57_8" [src/conv1.cpp:57]   --->   Operation 4398 'sub' 'sub_ln57_4' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4399 [1/1] (0.86ns)   --->   "%icmp_ln57_4 = icmp_eq  i17 %sext_ln57_9, i17 %sub_ln57_4" [src/conv1.cpp:57]   --->   Operation 4399 'icmp' 'icmp_ln57_4' <Predicate = (!icmp_ln36)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4400 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_4, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv1.cpp:57]   --->   Operation 4400 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4401 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01050, void %V32.i.i25.i.i86.case.11051" [src/conv1.cpp:57]   --->   Operation 4401 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_4)> <Delay = 0.00>
ST_50 : Operation 4402 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 4402 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_50 : Operation 4403 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1049" [src/conv1.cpp:57]   --->   Operation 4403 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161 & icmp_ln57_4)> <Delay = 0.00>
ST_50 : Operation 4404 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 4404 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_50 : Operation 4405 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1049" [src/conv1.cpp:57]   --->   Operation 4405 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161 & icmp_ln57_4)> <Delay = 0.00>
ST_50 : Operation 4406 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.4" [src/conv1.cpp:57]   --->   Operation 4406 'br' 'br_ln57' <Predicate = (!icmp_ln36 & icmp_ln57_4)> <Delay = 0.00>
ST_50 : Operation 4407 [1/1] (0.85ns)   --->   "%add_ln57_4 = add i16 %tmp_302, i16 %add_ln57_3" [src/conv1.cpp:57]   --->   Operation 4407 'add' 'add_ln57_4' <Predicate = (!icmp_ln36)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4408 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0626, void %V32.i.i25.i.i86.case.1627" [src/conv1.cpp:57]   --->   Operation 4408 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4409 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_51)   --->   "%mul_ln54_52 = mul i32 %sext_ln54_104, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4409 'mul' 'mul_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4410 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_592" [src/conv1.cpp:54]   --->   Operation 4410 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4411 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_601" [src/conv1.cpp:54]   --->   Operation 4411 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4412 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_610" [src/conv1.cpp:54]   --->   Operation 4412 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4413 [1/1] (0.47ns)   --->   "%tmp_208 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_231, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_232, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4413 'mux' 'tmp_208' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln54_106 = sext i16 %tmp_208" [src/conv1.cpp:54]   --->   Operation 4414 'sext' 'sext_ln54_106' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4415 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_55 = add i33 %shl_ln54_49, i33 %sext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4415 'add' 'add_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_55, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4416 'partselect' 'tmp_315' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4417 [1/1] (0.00ns)   --->   "%shl_ln54_50 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_315, i17 0" [src/conv1.cpp:54]   --->   Operation 4417 'bitconcatenate' 'shl_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4418 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_56)   --->   "%mul_ln54_58 = mul i32 %sext_ln54_116, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4418 'mul' 'mul_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4419 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_56)   --->   "%sext_ln54_117 = sext i32 %mul_ln54_58" [src/conv1.cpp:54]   --->   Operation 4419 'sext' 'sext_ln54_117' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4420 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_56 = add i33 %shl_ln54_50, i33 %sext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4420 'add' 'add_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4421 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_57)   --->   "%mul_ln54_59 = mul i32 %sext_ln54_118, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4421 'mul' 'mul_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4422 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533" [src/conv1.cpp:54]   --->   Operation 4422 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4423 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542" [src/conv1.cpp:54]   --->   Operation 4423 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4424 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551" [src/conv1.cpp:54]   --->   Operation 4424 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4425 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_61)   --->   "%mul_ln54_64 = mul i32 %sext_ln54_128, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4425 'mul' 'mul_ln54_64' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4426 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474" [src/conv1.cpp:54]   --->   Operation 4426 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4427 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483" [src/conv1.cpp:54]   --->   Operation 4427 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4428 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492" [src/conv1.cpp:54]   --->   Operation 4428 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4429 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_97" [src/conv1.cpp:54]   --->   Operation 4429 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4430 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_106" [src/conv1.cpp:54]   --->   Operation 4430 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4431 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_115" [src/conv1.cpp:54]   --->   Operation 4431 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_50 : Operation 4432 [1/1] (0.47ns)   --->   "%tmp_241 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_81, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_82, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_83, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4432 'mux' 'tmp_241' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4433 [1/1] (0.00ns)   --->   "%sext_ln54_210 = sext i16 %tmp_241" [src/conv1.cpp:54]   --->   Operation 4433 'sext' 'sext_ln54_210' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4434 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_116)   --->   "%mul_ln54_125 = mul i32 %sext_ln54_210, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4434 'mul' 'mul_ln54_125' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4435 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_122)   --->   "%mul_ln54_132 = mul i32 %sext_ln54_104, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4435 'mul' 'mul_ln54_132' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4436 [1/1] (0.00ns)   --->   "%shl_ln54_116 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_390, i17 0" [src/conv1.cpp:54]   --->   Operation 4436 'bitconcatenate' 'shl_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4437 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_122)   --->   "%sext_ln54_218 = sext i32 %mul_ln54_132" [src/conv1.cpp:54]   --->   Operation 4437 'sext' 'sext_ln54_218' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4438 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_122 = add i33 %shl_ln54_116, i33 %sext_ln54_218" [src/conv1.cpp:54]   --->   Operation 4438 'add' 'add_ln54_122' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4439 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_128)   --->   "%mul_ln54_139 = mul i32 %sext_ln54_118, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4439 'mul' 'mul_ln54_139' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4440 [1/1] (0.00ns)   --->   "%shl_ln54_122 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_397, i17 0" [src/conv1.cpp:54]   --->   Operation 4440 'bitconcatenate' 'shl_ln54_122' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4441 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_128)   --->   "%sext_ln54_226 = sext i32 %mul_ln54_139" [src/conv1.cpp:54]   --->   Operation 4441 'sext' 'sext_ln54_226' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4442 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_128 = add i33 %shl_ln54_122, i33 %sext_ln54_226" [src/conv1.cpp:54]   --->   Operation 4442 'add' 'add_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4443 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_133)   --->   "%mul_ln54_145 = mul i32 %sext_ln54_130, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4443 'mul' 'mul_ln54_145' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4444 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_134)   --->   "%mul_ln54_146 = mul i32 %sext_ln54_132, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4444 'mul' 'mul_ln54_146' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4445 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 4445 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_50 : Operation 4446 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit972" [src/conv1.cpp:57]   --->   Operation 4446 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_258)> <Delay = 0.00>
ST_50 : Operation 4447 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_21, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 4447 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_50 : Operation 4448 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit972" [src/conv1.cpp:57]   --->   Operation 4448 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_258)> <Delay = 0.00>
ST_50 : Operation 4449 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_187)   --->   "%mul_ln54_205 = mul i32 %sext_ln54_210, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 4449 'mul' 'mul_ln54_205' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4450 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_193)   --->   "%mul_ln54_212 = mul i32 %sext_ln54_104, i32 %sext_ln36_50" [src/conv1.cpp:54]   --->   Operation 4450 'mul' 'mul_ln54_212' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4451 [1/1] (0.00ns)   --->   "%shl_ln54_187 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_471, i17 0" [src/conv1.cpp:54]   --->   Operation 4451 'bitconcatenate' 'shl_ln54_187' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4452 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_193)   --->   "%sext_ln54_307 = sext i32 %mul_ln54_212" [src/conv1.cpp:54]   --->   Operation 4452 'sext' 'sext_ln54_307' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4453 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_193 = add i33 %shl_ln54_187, i33 %sext_ln54_307" [src/conv1.cpp:54]   --->   Operation 4453 'add' 'add_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4454 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_194)   --->   "%mul_ln54_213 = mul i32 %sext_ln54_106, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4454 'mul' 'mul_ln54_213' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4455 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_199)   --->   "%mul_ln54_219 = mul i32 %sext_ln54_118, i32 %sext_ln36_57" [src/conv1.cpp:54]   --->   Operation 4455 'mul' 'mul_ln54_219' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4456 [1/1] (0.00ns)   --->   "%shl_ln54_193 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_478, i17 0" [src/conv1.cpp:54]   --->   Operation 4456 'bitconcatenate' 'shl_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4457 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_199)   --->   "%sext_ln54_315 = sext i32 %mul_ln54_219" [src/conv1.cpp:54]   --->   Operation 4457 'sext' 'sext_ln54_315' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 4458 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_199 = add i33 %shl_ln54_193, i33 %sext_ln54_315" [src/conv1.cpp:54]   --->   Operation 4458 'add' 'add_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 4459 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_205)   --->   "%mul_ln54_226 = mul i32 %sext_ln54_132, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4459 'mul' 'mul_ln54_226' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 2.70>
ST_51 : Operation 4460 [1/1] (0.00ns)   --->   "%sext_ln36_66 = sext i16 %select_ln36_68" [src/conv1.cpp:36]   --->   Operation 4460 'sext' 'sext_ln36_66' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4461 [1/1] (0.79ns)   --->   "%add_ln54_232 = add i11 %mul_ln54_250, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 4461 'add' 'add_ln54_232' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4462 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i11 %add_ln54_232" [src/conv1.cpp:54]   --->   Operation 4462 'zext' 'zext_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4463 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 4463 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4464 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 4464 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4465 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 4465 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4466 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_4, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 4466 'store' 'store_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_51 : Operation 4467 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit625" [src/conv1.cpp:57]   --->   Operation 4467 'br' 'br_ln57' <Predicate = (!icmp_ln36 & !tmp_161)> <Delay = 0.00>
ST_51 : Operation 4468 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_4, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 4468 'store' 'store_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_51 : Operation 4469 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit625" [src/conv1.cpp:57]   --->   Operation 4469 'br' 'br_ln57' <Predicate = (!icmp_ln36 & tmp_161)> <Delay = 0.00>
ST_51 : Operation 4470 [1/1] (0.00ns)   --->   "%shl_ln54_45 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_309, i17 0" [src/conv1.cpp:54]   --->   Operation 4470 'bitconcatenate' 'shl_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4471 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_51)   --->   "%mul_ln54_52 = mul i32 %sext_ln54_104, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4471 'mul' 'mul_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4472 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_51)   --->   "%sext_ln54_105 = sext i32 %mul_ln54_52" [src/conv1.cpp:54]   --->   Operation 4472 'sext' 'sext_ln54_105' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4473 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_51 = add i33 %shl_ln54_45, i33 %sext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4473 'add' 'add_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4474 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_56 = add i33 %shl_ln54_50, i33 %sext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4474 'add' 'add_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4475 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_56, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4475 'partselect' 'tmp_316' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4476 [1/1] (0.00ns)   --->   "%shl_ln54_51 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_316, i17 0" [src/conv1.cpp:54]   --->   Operation 4476 'bitconcatenate' 'shl_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4477 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_57)   --->   "%mul_ln54_59 = mul i32 %sext_ln54_118, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4477 'mul' 'mul_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4478 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_57)   --->   "%sext_ln54_119 = sext i32 %mul_ln54_59" [src/conv1.cpp:54]   --->   Operation 4478 'sext' 'sext_ln54_119' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4479 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_57 = add i33 %shl_ln54_51, i33 %sext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4479 'add' 'add_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4480 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_533" [src/conv1.cpp:54]   --->   Operation 4480 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4481 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_542" [src/conv1.cpp:54]   --->   Operation 4481 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4482 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_551" [src/conv1.cpp:54]   --->   Operation 4482 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4483 [1/1] (0.47ns)   --->   "%tmp_215 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_197, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_198, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_199, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4483 'mux' 'tmp_215' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln54_120 = sext i16 %tmp_215" [src/conv1.cpp:54]   --->   Operation 4484 'sext' 'sext_ln54_120' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4485 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348" [src/conv1.cpp:54]   --->   Operation 4485 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4486 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357" [src/conv1.cpp:54]   --->   Operation 4486 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4487 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366" [src/conv1.cpp:54]   --->   Operation 4487 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4488 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_61)   --->   "%mul_ln54_64 = mul i32 %sext_ln54_128, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4488 'mul' 'mul_ln54_64' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4489 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_62)   --->   "%mul_ln54_65 = mul i32 %sext_ln54_130, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4489 'mul' 'mul_ln54_65' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4490 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_474" [src/conv1.cpp:54]   --->   Operation 4490 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4491 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_483" [src/conv1.cpp:54]   --->   Operation 4491 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4492 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_492" [src/conv1.cpp:54]   --->   Operation 4492 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4493 [1/1] (0.47ns)   --->   "%tmp_222 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_165, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_166, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4493 'mux' 'tmp_222' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln54_134 = sext i16 %tmp_222" [src/conv1.cpp:54]   --->   Operation 4494 'sext' 'sext_ln54_134' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4495 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_116)   --->   "%mul_ln54_125 = mul i32 %sext_ln54_210, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4495 'mul' 'mul_ln54_125' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4496 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_122 = add i33 %shl_ln54_116, i33 %sext_ln54_218" [src/conv1.cpp:54]   --->   Operation 4496 'add' 'add_ln54_122' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4497 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_122, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4497 'partselect' 'tmp_391' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4498 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_128 = add i33 %shl_ln54_122, i33 %sext_ln54_226" [src/conv1.cpp:54]   --->   Operation 4498 'add' 'add_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4499 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_129)   --->   "%mul_ln54_140 = mul i32 %sext_ln54_120, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4499 'mul' 'mul_ln54_140' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4500 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_128, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4500 'partselect' 'tmp_398' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4501 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_133)   --->   "%mul_ln54_145 = mul i32 %sext_ln54_130, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4501 'mul' 'mul_ln54_145' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4502 [1/1] (0.00ns)   --->   "%shl_ln54_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_403, i17 0" [src/conv1.cpp:54]   --->   Operation 4502 'bitconcatenate' 'shl_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln54_232 = sext i32 %shl_ln54_127" [src/conv1.cpp:54]   --->   Operation 4503 'sext' 'sext_ln54_232' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4504 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_133)   --->   "%sext_ln54_233 = sext i32 %mul_ln54_145" [src/conv1.cpp:54]   --->   Operation 4504 'sext' 'sext_ln54_233' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4505 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_133 = add i33 %sext_ln54_232, i33 %sext_ln54_233" [src/conv1.cpp:54]   --->   Operation 4505 'add' 'add_ln54_133' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4506 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_134)   --->   "%mul_ln54_146 = mul i32 %sext_ln54_132, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4506 'mul' 'mul_ln54_146' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4507 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_135)   --->   "%mul_ln54_147 = mul i32 %sext_ln54_134, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4507 'mul' 'mul_ln54_147' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4508 [1/1] (0.79ns)   --->   "%add_ln54_319 = add i11 %mul_ln54_247, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4508 'add' 'add_ln54_319' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4509 [1/1] (0.00ns)   --->   "%zext_ln54_116 = zext i11 %add_ln54_319" [src/conv1.cpp:54]   --->   Operation 4509 'zext' 'zext_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4510 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 4510 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4511 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 4511 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4512 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 4512 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4513 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_187)   --->   "%mul_ln54_205 = mul i32 %sext_ln54_210, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 4513 'mul' 'mul_ln54_205' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4514 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41" [src/conv1.cpp:54]   --->   Operation 4514 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4515 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50" [src/conv1.cpp:54]   --->   Operation 4515 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4516 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59" [src/conv1.cpp:54]   --->   Operation 4516 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_51 : Operation 4517 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_193 = add i33 %shl_ln54_187, i33 %sext_ln54_307" [src/conv1.cpp:54]   --->   Operation 4517 'add' 'add_ln54_193' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4518 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_194)   --->   "%mul_ln54_213 = mul i32 %sext_ln54_106, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4518 'mul' 'mul_ln54_213' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4519 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_193, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4519 'partselect' 'tmp_472' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4520 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_199 = add i33 %shl_ln54_193, i33 %sext_ln54_315" [src/conv1.cpp:54]   --->   Operation 4520 'add' 'add_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4521 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_200)   --->   "%mul_ln54_220 = mul i32 %sext_ln54_120, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4521 'mul' 'mul_ln54_220' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4522 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_199, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4522 'partselect' 'tmp_479' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4523 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_205)   --->   "%mul_ln54_226 = mul i32 %sext_ln54_132, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4523 'mul' 'mul_ln54_226' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4524 [1/1] (0.00ns)   --->   "%shl_ln54_199 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_485, i17 0" [src/conv1.cpp:54]   --->   Operation 4524 'bitconcatenate' 'shl_ln54_199' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4525 [1/1] (0.00ns)   --->   "%sext_ln54_322 = sext i32 %shl_ln54_199" [src/conv1.cpp:54]   --->   Operation 4525 'sext' 'sext_ln54_322' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4526 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_205)   --->   "%sext_ln54_323 = sext i32 %mul_ln54_226" [src/conv1.cpp:54]   --->   Operation 4526 'sext' 'sext_ln54_323' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 4527 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_205 = add i33 %sext_ln54_322, i33 %sext_ln54_323" [src/conv1.cpp:54]   --->   Operation 4527 'add' 'add_ln54_205' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 4528 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_206)   --->   "%mul_ln54_227 = mul i32 %sext_ln54_134, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4528 'mul' 'mul_ln54_227' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 4.73>
ST_52 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln36_53 = sext i16 %select_ln36_55" [src/conv1.cpp:36]   --->   Operation 4529 'sext' 'sext_ln36_53' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln36_60 = sext i16 %select_ln36_62" [src/conv1.cpp:36]   --->   Operation 4530 'sext' 'sext_ln36_60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4531 [1/1] (0.79ns)   --->   "%add_ln54_242 = add i11 %mul_ln39, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 4531 'add' 'add_ln54_242' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4532 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i11 %add_ln54_242" [src/conv1.cpp:54]   --->   Operation 4532 'zext' 'zext_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4533 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_21" [src/conv1.cpp:54]   --->   Operation 4533 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4534 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_21" [src/conv1.cpp:54]   --->   Operation 4534 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4535 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_21" [src/conv1.cpp:54]   --->   Operation 4535 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4536 [1/1] (0.79ns)   --->   "%add_ln54_294 = add i11 %mul_ln54_249, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 4536 'add' 'add_ln54_294' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln54_85 = zext i11 %add_ln54_294" [src/conv1.cpp:54]   --->   Operation 4537 'zext' 'zext_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4538 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 4538 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4539 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 4539 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4540 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 4540 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4541 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_51 = add i33 %shl_ln54_45, i33 %sext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4541 'add' 'add_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4542 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_52)   --->   "%mul_ln54_53 = mul i32 %sext_ln54_106, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4542 'mul' 'mul_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4543 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_51, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4543 'partselect' 'tmp_310' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4544 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_57 = add i33 %shl_ln54_51, i33 %sext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4544 'add' 'add_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4545 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_57, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4545 'partselect' 'tmp_317' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4546 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_58)   --->   "%mul_ln54_60 = mul i32 %sext_ln54_120, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4546 'mul' 'mul_ln54_60' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4547 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563" [src/conv1.cpp:54]   --->   Operation 4547 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4548 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572" [src/conv1.cpp:54]   --->   Operation 4548 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4549 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581" [src/conv1.cpp:54]   --->   Operation 4549 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4550 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_348" [src/conv1.cpp:54]   --->   Operation 4550 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4551 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_357" [src/conv1.cpp:54]   --->   Operation 4551 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4552 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_366" [src/conv1.cpp:54]   --->   Operation 4552 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4553 [1/1] (0.47ns)   --->   "%tmp_218 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_153, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_154, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 4553 'mux' 'tmp_218' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln54_126 = sext i16 %tmp_218" [src/conv1.cpp:54]   --->   Operation 4554 'sext' 'sext_ln54_126' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4555 [1/1] (2.38ns)   --->   "%mul_ln54_63 = mul i32 %sext_ln54_126, i32 %sext_ln36_63" [src/conv1.cpp:54]   --->   Operation 4555 'mul' 'mul_ln54_63' <Predicate = (!icmp_ln36)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4556 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_63, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 4556 'partselect' 'tmp_321' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4557 [1/1] (0.00ns)   --->   "%shl_ln54_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_321, i17 0" [src/conv1.cpp:54]   --->   Operation 4557 'bitconcatenate' 'shl_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln54_127 = sext i32 %shl_ln54_55" [src/conv1.cpp:54]   --->   Operation 4558 'sext' 'sext_ln54_127' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4559 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_61)   --->   "%mul_ln54_64 = mul i32 %sext_ln54_128, i32 %sext_ln36_64" [src/conv1.cpp:54]   --->   Operation 4559 'mul' 'mul_ln54_64' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4560 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_61)   --->   "%sext_ln54_129 = sext i32 %mul_ln54_64" [src/conv1.cpp:54]   --->   Operation 4560 'sext' 'sext_ln54_129' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4561 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_61 = add i33 %sext_ln54_127, i33 %sext_ln54_129" [src/conv1.cpp:54]   --->   Operation 4561 'add' 'add_ln54_61' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4562 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_62)   --->   "%mul_ln54_65 = mul i32 %sext_ln54_130, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4562 'mul' 'mul_ln54_65' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4563 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_63)   --->   "%mul_ln54_66 = mul i32 %sext_ln54_132, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4563 'mul' 'mul_ln54_66' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4564 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383" [src/conv1.cpp:54]   --->   Operation 4564 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4565 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392" [src/conv1.cpp:54]   --->   Operation 4565 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4566 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401" [src/conv1.cpp:54]   --->   Operation 4566 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4567 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_116)   --->   "%mul_ln54_125 = mul i32 %sext_ln54_210, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4567 'mul' 'mul_ln54_125' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4568 [1/1] (0.00ns)   --->   "%shl_ln54_110 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_383, i17 0" [src/conv1.cpp:54]   --->   Operation 4568 'bitconcatenate' 'shl_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4569 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_116)   --->   "%sext_ln54_211 = sext i32 %mul_ln54_125" [src/conv1.cpp:54]   --->   Operation 4569 'sext' 'sext_ln54_211' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4570 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_116 = add i33 %shl_ln54_110, i33 %sext_ln54_211" [src/conv1.cpp:54]   --->   Operation 4570 'add' 'add_ln54_116' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4571 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_123)   --->   "%mul_ln54_133 = mul i32 %sext_ln54_106, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4571 'mul' 'mul_ln54_133' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4572 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_129)   --->   "%mul_ln54_140 = mul i32 %sext_ln54_120, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4572 'mul' 'mul_ln54_140' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4573 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_133 = add i33 %sext_ln54_232, i33 %sext_ln54_233" [src/conv1.cpp:54]   --->   Operation 4573 'add' 'add_ln54_133' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4574 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_134)   --->   "%mul_ln54_146 = mul i32 %sext_ln54_132, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4574 'mul' 'mul_ln54_146' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4575 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_133, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4575 'partselect' 'tmp_404' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4576 [1/1] (0.00ns)   --->   "%shl_ln54_128 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_404, i17 0" [src/conv1.cpp:54]   --->   Operation 4576 'bitconcatenate' 'shl_ln54_128' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4577 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_134)   --->   "%sext_ln54_234 = sext i32 %mul_ln54_146" [src/conv1.cpp:54]   --->   Operation 4577 'sext' 'sext_ln54_234' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4578 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_134 = add i33 %shl_ln54_128, i33 %sext_ln54_234" [src/conv1.cpp:54]   --->   Operation 4578 'add' 'add_ln54_134' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4579 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_135)   --->   "%mul_ln54_147 = mul i32 %sext_ln54_134, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4579 'mul' 'mul_ln54_147' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4580 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_187)   --->   "%mul_ln54_205 = mul i32 %sext_ln54_210, i32 %sext_ln36_43" [src/conv1.cpp:54]   --->   Operation 4580 'mul' 'mul_ln54_205' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4581 [1/1] (0.00ns)   --->   "%shl_ln54_181 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_464, i17 0" [src/conv1.cpp:54]   --->   Operation 4581 'bitconcatenate' 'shl_ln54_181' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4582 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_187)   --->   "%sext_ln54_299 = sext i32 %mul_ln54_205" [src/conv1.cpp:54]   --->   Operation 4582 'sext' 'sext_ln54_299' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4583 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_187 = add i33 %shl_ln54_181, i33 %sext_ln54_299" [src/conv1.cpp:54]   --->   Operation 4583 'add' 'add_ln54_187' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4584 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_41" [src/conv1.cpp:54]   --->   Operation 4584 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4585 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_50" [src/conv1.cpp:54]   --->   Operation 4585 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4586 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_59" [src/conv1.cpp:54]   --->   Operation 4586 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_52 : Operation 4587 [1/1] (0.47ns)   --->   "%tmp_251 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_25, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_26, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_27, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 4587 'mux' 'tmp_251' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln54_300 = sext i16 %tmp_251" [src/conv1.cpp:54]   --->   Operation 4588 'sext' 'sext_ln54_300' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4589 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_188)   --->   "%mul_ln54_206 = mul i32 %sext_ln54_300, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4589 'mul' 'mul_ln54_206' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4590 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_194)   --->   "%mul_ln54_213 = mul i32 %sext_ln54_106, i32 %sext_ln36_51" [src/conv1.cpp:54]   --->   Operation 4590 'mul' 'mul_ln54_213' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4591 [1/1] (0.00ns)   --->   "%shl_ln54_188 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_472, i17 0" [src/conv1.cpp:54]   --->   Operation 4591 'bitconcatenate' 'shl_ln54_188' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4592 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_194)   --->   "%sext_ln54_308 = sext i32 %mul_ln54_213" [src/conv1.cpp:54]   --->   Operation 4592 'sext' 'sext_ln54_308' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 4593 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_194 = add i33 %shl_ln54_188, i33 %sext_ln54_308" [src/conv1.cpp:54]   --->   Operation 4593 'add' 'add_ln54_194' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4594 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_200)   --->   "%mul_ln54_220 = mul i32 %sext_ln54_120, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4594 'mul' 'mul_ln54_220' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4595 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_205 = add i33 %sext_ln54_322, i33 %sext_ln54_323" [src/conv1.cpp:54]   --->   Operation 4595 'add' 'add_ln54_205' <Predicate = (!icmp_ln36)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4596 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_206)   --->   "%mul_ln54_227 = mul i32 %sext_ln54_134, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4596 'mul' 'mul_ln54_227' <Predicate = (!icmp_ln36)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_205, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4597 'partselect' 'tmp_486' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 2.70>
ST_53 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln36_67 = sext i16 %select_ln36_69" [src/conv1.cpp:36]   --->   Operation 4598 'sext' 'sext_ln36_67' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4599 [1/1] (0.79ns)   --->   "%add_ln54_251 = add i11 %mul_ln39, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 4599 'add' 'add_ln54_251' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4600 [1/1] (0.00ns)   --->   "%zext_ln54_32 = zext i11 %add_ln54_251" [src/conv1.cpp:54]   --->   Operation 4600 'zext' 'zext_ln54_32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4601 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_32" [src/conv1.cpp:54]   --->   Operation 4601 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4602 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_32" [src/conv1.cpp:54]   --->   Operation 4602 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4603 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_32" [src/conv1.cpp:54]   --->   Operation 4603 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4604 [1/1] (0.79ns)   --->   "%add_ln54_277 = add i11 %mul_ln54_250, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 4604 'add' 'add_ln54_277' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4605 [1/1] (0.00ns)   --->   "%zext_ln54_64 = zext i11 %add_ln54_277" [src/conv1.cpp:54]   --->   Operation 4605 'zext' 'zext_ln54_64' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4606 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 4606 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4607 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 4607 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4608 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 4608 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4609 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_52)   --->   "%mul_ln54_53 = mul i32 %sext_ln54_106, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4609 'mul' 'mul_ln54_53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4610 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_58)   --->   "%mul_ln54_60 = mul i32 %sext_ln54_120, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4610 'mul' 'mul_ln54_60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4611 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_563" [src/conv1.cpp:54]   --->   Operation 4611 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4612 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_572" [src/conv1.cpp:54]   --->   Operation 4612 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4613 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_581" [src/conv1.cpp:54]   --->   Operation 4613 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4614 [1/1] (0.47ns)   --->   "%tmp_216 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_201, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_202, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 4614 'mux' 'tmp_216' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln54_122 = sext i16 %tmp_216" [src/conv1.cpp:54]   --->   Operation 4615 'sext' 'sext_ln54_122' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4616 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_61 = add i33 %sext_ln54_127, i33 %sext_ln54_129" [src/conv1.cpp:54]   --->   Operation 4616 'add' 'add_ln54_61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4617 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_61, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4617 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4618 [1/1] (0.00ns)   --->   "%shl_ln54_56 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_322, i17 0" [src/conv1.cpp:54]   --->   Operation 4618 'bitconcatenate' 'shl_ln54_56' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4619 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_62)   --->   "%mul_ln54_65 = mul i32 %sext_ln54_130, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4619 'mul' 'mul_ln54_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4620 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_62)   --->   "%sext_ln54_131 = sext i32 %mul_ln54_65" [src/conv1.cpp:54]   --->   Operation 4620 'sext' 'sext_ln54_131' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4621 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_62 = add i33 %shl_ln54_56, i33 %sext_ln54_131" [src/conv1.cpp:54]   --->   Operation 4621 'add' 'add_ln54_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4622 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_63)   --->   "%mul_ln54_66 = mul i32 %sext_ln54_132, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4622 'mul' 'mul_ln54_66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4623 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_64)   --->   "%mul_ln54_67 = mul i32 %sext_ln54_134, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4623 'mul' 'mul_ln54_67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4624 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504" [src/conv1.cpp:54]   --->   Operation 4624 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4625 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513" [src/conv1.cpp:54]   --->   Operation 4625 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4626 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522" [src/conv1.cpp:54]   --->   Operation 4626 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4627 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_383" [src/conv1.cpp:54]   --->   Operation 4627 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4628 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_392" [src/conv1.cpp:54]   --->   Operation 4628 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4629 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_401" [src/conv1.cpp:54]   --->   Operation 4629 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4630 [1/1] (0.47ns)   --->   "%tmp_228 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_128, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_129, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_130, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 4630 'mux' 'tmp_228' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4631 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415" [src/conv1.cpp:54]   --->   Operation 4631 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4632 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424" [src/conv1.cpp:54]   --->   Operation 4632 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4633 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433" [src/conv1.cpp:54]   --->   Operation 4633 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_53 : Operation 4634 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_116 = add i33 %shl_ln54_110, i33 %sext_ln54_211" [src/conv1.cpp:54]   --->   Operation 4634 'add' 'add_ln54_116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4635 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_116, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4635 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4636 [1/1] (0.00ns)   --->   "%sext_ln57_26 = sext i16 %add_ln57_12" [src/conv1.cpp:57]   --->   Operation 4636 'sext' 'sext_ln57_26' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln57_27 = sext i16 %tmp_378" [src/conv1.cpp:57]   --->   Operation 4637 'sext' 'sext_ln57_27' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4638 [1/1] (0.85ns)   --->   "%sub_ln57_13 = sub i17 0, i17 %sext_ln57_26" [src/conv1.cpp:57]   --->   Operation 4638 'sub' 'sub_ln57_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4639 [1/1] (0.86ns)   --->   "%icmp_ln57_13 = icmp_eq  i17 %sext_ln57_27, i17 %sub_ln57_13" [src/conv1.cpp:57]   --->   Operation 4639 'icmp' 'icmp_ln57_13' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4640 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_13, void %if.end.i.i.1.4, void %if.then.i.i.1.4" [src/conv1.cpp:57]   --->   Operation 4640 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4641 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01077, void %V32.i.i25.i.i86.1.case.11078" [src/conv1.cpp:57]   --->   Operation 4641 'br' 'br_ln57' <Predicate = (icmp_ln57_13)> <Delay = 0.00>
ST_53 : Operation 4642 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.4" [src/conv1.cpp:57]   --->   Operation 4642 'br' 'br_ln57' <Predicate = (icmp_ln57_13)> <Delay = 0.00>
ST_53 : Operation 4643 [1/1] (0.85ns)   --->   "%add_ln57_13 = add i16 %tmp_378, i16 %add_ln57_12" [src/conv1.cpp:57]   --->   Operation 4643 'add' 'add_ln57_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4644 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0900, void %V32.i.i25.i.i86.1.case.1901" [src/conv1.cpp:57]   --->   Operation 4644 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4645 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_123)   --->   "%mul_ln54_133 = mul i32 %sext_ln54_106, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4645 'mul' 'mul_ln54_133' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4646 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_129)   --->   "%mul_ln54_140 = mul i32 %sext_ln54_120, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4646 'mul' 'mul_ln54_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4647 [1/1] (0.00ns)   --->   "%shl_ln54_123 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_398, i17 0" [src/conv1.cpp:54]   --->   Operation 4647 'bitconcatenate' 'shl_ln54_123' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4648 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_129)   --->   "%sext_ln54_227 = sext i32 %mul_ln54_140" [src/conv1.cpp:54]   --->   Operation 4648 'sext' 'sext_ln54_227' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4649 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_129 = add i33 %shl_ln54_123, i33 %sext_ln54_227" [src/conv1.cpp:54]   --->   Operation 4649 'add' 'add_ln54_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4650 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_130)   --->   "%mul_ln54_141 = mul i32 %sext_ln54_122, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4650 'mul' 'mul_ln54_141' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4651 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_134 = add i33 %shl_ln54_128, i33 %sext_ln54_234" [src/conv1.cpp:54]   --->   Operation 4651 'add' 'add_ln54_134' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4652 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_135)   --->   "%mul_ln54_147 = mul i32 %sext_ln54_134, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4652 'mul' 'mul_ln54_147' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4653 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_134, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4653 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4654 [1/1] (0.00ns)   --->   "%shl_ln54_129 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_405, i17 0" [src/conv1.cpp:54]   --->   Operation 4654 'bitconcatenate' 'shl_ln54_129' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4655 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_135)   --->   "%sext_ln54_235 = sext i32 %mul_ln54_147" [src/conv1.cpp:54]   --->   Operation 4655 'sext' 'sext_ln54_235' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4656 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_135 = add i33 %shl_ln54_129, i33 %sext_ln54_235" [src/conv1.cpp:54]   --->   Operation 4656 'add' 'add_ln54_135' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4657 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_187 = add i33 %shl_ln54_181, i33 %sext_ln54_299" [src/conv1.cpp:54]   --->   Operation 4657 'add' 'add_ln54_187' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4658 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_188)   --->   "%mul_ln54_206 = mul i32 %sext_ln54_300, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4658 'mul' 'mul_ln54_206' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4659 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_187, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4659 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4660 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_194 = add i33 %shl_ln54_188, i33 %sext_ln54_308" [src/conv1.cpp:54]   --->   Operation 4660 'add' 'add_ln54_194' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_194, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4661 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4662 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_200)   --->   "%mul_ln54_220 = mul i32 %sext_ln54_120, i32 %sext_ln36_58" [src/conv1.cpp:54]   --->   Operation 4662 'mul' 'mul_ln54_220' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4663 [1/1] (0.00ns)   --->   "%shl_ln54_194 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_479, i17 0" [src/conv1.cpp:54]   --->   Operation 4663 'bitconcatenate' 'shl_ln54_194' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4664 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_200)   --->   "%sext_ln54_316 = sext i32 %mul_ln54_220" [src/conv1.cpp:54]   --->   Operation 4664 'sext' 'sext_ln54_316' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4665 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_200 = add i33 %shl_ln54_194, i33 %sext_ln54_316" [src/conv1.cpp:54]   --->   Operation 4665 'add' 'add_ln54_200' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4666 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_201)   --->   "%mul_ln54_221 = mul i32 %sext_ln54_122, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4666 'mul' 'mul_ln54_221' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4667 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_206)   --->   "%mul_ln54_227 = mul i32 %sext_ln54_134, i32 %sext_ln36_65" [src/conv1.cpp:54]   --->   Operation 4667 'mul' 'mul_ln54_227' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4668 [1/1] (0.00ns)   --->   "%shl_ln54_200 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_486, i17 0" [src/conv1.cpp:54]   --->   Operation 4668 'bitconcatenate' 'shl_ln54_200' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4669 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_206)   --->   "%sext_ln54_324 = sext i32 %mul_ln54_227" [src/conv1.cpp:54]   --->   Operation 4669 'sext' 'sext_ln54_324' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4670 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_206 = add i33 %shl_ln54_200, i33 %sext_ln54_324" [src/conv1.cpp:54]   --->   Operation 4670 'add' 'add_ln54_206' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 2.70>
ST_54 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln36_61 = sext i16 %select_ln36_63" [src/conv1.cpp:36]   --->   Operation 4671 'sext' 'sext_ln36_61' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4672 [1/1] (0.00ns)   --->   "%sext_ln36_68 = sext i16 %select_ln36_70" [src/conv1.cpp:36]   --->   Operation 4672 'sext' 'sext_ln36_68' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4673 [1/1] (0.79ns)   --->   "%add_ln54_260 = add i11 %mul_ln39, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 4673 'add' 'add_ln54_260' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4674 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i11 %add_ln54_260" [src/conv1.cpp:54]   --->   Operation 4674 'zext' 'zext_ln54_43' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4675 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_43" [src/conv1.cpp:54]   --->   Operation 4675 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4676 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_43" [src/conv1.cpp:54]   --->   Operation 4676 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4677 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_43" [src/conv1.cpp:54]   --->   Operation 4677 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4678 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_52)   --->   "%mul_ln54_53 = mul i32 %sext_ln54_106, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4678 'mul' 'mul_ln54_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4679 [1/1] (0.00ns)   --->   "%shl_ln54_46 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_310, i17 0" [src/conv1.cpp:54]   --->   Operation 4679 'bitconcatenate' 'shl_ln54_46' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4680 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_52)   --->   "%sext_ln54_107 = sext i32 %mul_ln54_53" [src/conv1.cpp:54]   --->   Operation 4680 'sext' 'sext_ln54_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4681 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_52 = add i33 %shl_ln54_46, i33 %sext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4681 'add' 'add_ln54_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4682 [1/1] (0.00ns)   --->   "%shl_ln54_52 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_317, i17 0" [src/conv1.cpp:54]   --->   Operation 4682 'bitconcatenate' 'shl_ln54_52' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4683 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_58)   --->   "%mul_ln54_60 = mul i32 %sext_ln54_120, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4683 'mul' 'mul_ln54_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4684 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_58)   --->   "%sext_ln54_121 = sext i32 %mul_ln54_60" [src/conv1.cpp:54]   --->   Operation 4684 'sext' 'sext_ln54_121' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4685 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_58 = add i33 %shl_ln54_52, i33 %sext_ln54_121" [src/conv1.cpp:54]   --->   Operation 4685 'add' 'add_ln54_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4686 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_59)   --->   "%mul_ln54_61 = mul i32 %sext_ln54_122, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 4686 'mul' 'mul_ln54_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4687 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_62 = add i33 %shl_ln54_56, i33 %sext_ln54_131" [src/conv1.cpp:54]   --->   Operation 4687 'add' 'add_ln54_62' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4688 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_62, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4688 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4689 [1/1] (0.00ns)   --->   "%shl_ln54_57 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_323, i17 0" [src/conv1.cpp:54]   --->   Operation 4689 'bitconcatenate' 'shl_ln54_57' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4690 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_63)   --->   "%mul_ln54_66 = mul i32 %sext_ln54_132, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4690 'mul' 'mul_ln54_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4691 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_63)   --->   "%sext_ln54_133 = sext i32 %mul_ln54_66" [src/conv1.cpp:54]   --->   Operation 4691 'sext' 'sext_ln54_133' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4692 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_63 = add i33 %shl_ln54_57, i33 %sext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4692 'add' 'add_ln54_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4693 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_64)   --->   "%mul_ln54_67 = mul i32 %sext_ln54_134, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4693 'mul' 'mul_ln54_67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4694 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_504" [src/conv1.cpp:54]   --->   Operation 4694 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4695 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_513" [src/conv1.cpp:54]   --->   Operation 4695 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4696 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_522" [src/conv1.cpp:54]   --->   Operation 4696 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4697 [1/1] (0.47ns)   --->   "%tmp_223 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_168, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_169, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4697 'mux' 'tmp_223' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln54_136 = sext i16 %tmp_223" [src/conv1.cpp:54]   --->   Operation 4698 'sext' 'sext_ln54_136' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4699 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_65)   --->   "%mul_ln54_68 = mul i32 %sext_ln54_136, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 4699 'mul' 'mul_ln54_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4700 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_415" [src/conv1.cpp:54]   --->   Operation 4700 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4701 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_424" [src/conv1.cpp:54]   --->   Operation 4701 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4702 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_433" [src/conv1.cpp:54]   --->   Operation 4702 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4703 [1/1] (0.47ns)   --->   "%tmp_229 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_131, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_132, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_133, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 4703 'mux' 'tmp_229' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4704 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445" [src/conv1.cpp:54]   --->   Operation 4704 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4705 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454" [src/conv1.cpp:54]   --->   Operation 4705 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4706 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463" [src/conv1.cpp:54]   --->   Operation 4706 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4707 [1/1] (0.79ns)   --->   "%add_ln54_311 = add i11 %mul_ln54_248, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4707 'add' 'add_ln54_311' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4708 [1/1] (0.00ns)   --->   "%zext_ln54_106 = zext i11 %add_ln54_311" [src/conv1.cpp:54]   --->   Operation 4708 'zext' 'zext_ln54_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4709 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 4709 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4710 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 4710 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4711 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 4711 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4712 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 4712 'store' 'store_ln57' <Predicate = (!tmp_172 & icmp_ln57_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_54 : Operation 4713 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1076" [src/conv1.cpp:57]   --->   Operation 4713 'br' 'br_ln57' <Predicate = (!tmp_172 & icmp_ln57_13)> <Delay = 0.00>
ST_54 : Operation 4714 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 4714 'store' 'store_ln57' <Predicate = (tmp_172 & icmp_ln57_13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_54 : Operation 4715 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1076" [src/conv1.cpp:57]   --->   Operation 4715 'br' 'br_ln57' <Predicate = (tmp_172 & icmp_ln57_13)> <Delay = 0.00>
ST_54 : Operation 4716 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_123)   --->   "%mul_ln54_133 = mul i32 %sext_ln54_106, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4716 'mul' 'mul_ln54_133' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4717 [1/1] (0.00ns)   --->   "%shl_ln54_117 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_391, i17 0" [src/conv1.cpp:54]   --->   Operation 4717 'bitconcatenate' 'shl_ln54_117' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4718 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_123)   --->   "%sext_ln54_219 = sext i32 %mul_ln54_133" [src/conv1.cpp:54]   --->   Operation 4718 'sext' 'sext_ln54_219' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4719 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_123 = add i33 %shl_ln54_117, i33 %sext_ln54_219" [src/conv1.cpp:54]   --->   Operation 4719 'add' 'add_ln54_123' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4720 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98" [src/conv1.cpp:54]   --->   Operation 4720 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4721 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107" [src/conv1.cpp:54]   --->   Operation 4721 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4722 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116" [src/conv1.cpp:54]   --->   Operation 4722 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_54 : Operation 4723 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_129 = add i33 %shl_ln54_123, i33 %sext_ln54_227" [src/conv1.cpp:54]   --->   Operation 4723 'add' 'add_ln54_129' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4724 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_130)   --->   "%mul_ln54_141 = mul i32 %sext_ln54_122, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4724 'mul' 'mul_ln54_141' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4725 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_129, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4725 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4726 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_135 = add i33 %shl_ln54_129, i33 %sext_ln54_235" [src/conv1.cpp:54]   --->   Operation 4726 'add' 'add_ln54_135' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4727 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_136)   --->   "%mul_ln54_148 = mul i32 %sext_ln54_136, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4727 'mul' 'mul_ln54_148' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4728 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_135, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4728 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4729 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_188)   --->   "%mul_ln54_206 = mul i32 %sext_ln54_300, i32 %sext_ln36_44" [src/conv1.cpp:54]   --->   Operation 4729 'mul' 'mul_ln54_206' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4730 [1/1] (0.00ns)   --->   "%shl_ln54_182 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_465, i17 0" [src/conv1.cpp:54]   --->   Operation 4730 'bitconcatenate' 'shl_ln54_182' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4731 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_188)   --->   "%sext_ln54_301 = sext i32 %mul_ln54_206" [src/conv1.cpp:54]   --->   Operation 4731 'sext' 'sext_ln54_301' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4732 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_188 = add i33 %shl_ln54_182, i33 %sext_ln54_301" [src/conv1.cpp:54]   --->   Operation 4732 'add' 'add_ln54_188' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4733 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_200 = add i33 %shl_ln54_194, i33 %sext_ln54_316" [src/conv1.cpp:54]   --->   Operation 4733 'add' 'add_ln54_200' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4734 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_201)   --->   "%mul_ln54_221 = mul i32 %sext_ln54_122, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4734 'mul' 'mul_ln54_221' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4735 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_200, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4735 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4736 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_206 = add i33 %shl_ln54_200, i33 %sext_ln54_324" [src/conv1.cpp:54]   --->   Operation 4736 'add' 'add_ln54_206' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4737 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_207)   --->   "%mul_ln54_228 = mul i32 %sext_ln54_136, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4737 'mul' 'mul_ln54_228' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4738 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_206, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4738 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 2.95>
ST_55 : Operation 4739 [1/1] (0.79ns)   --->   "%add_ln54_286 = add i11 %mul_ln54_250, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 4739 'add' 'add_ln54_286' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4740 [1/1] (0.00ns)   --->   "%zext_ln54_75 = zext i11 %add_ln54_286" [src/conv1.cpp:54]   --->   Operation 4740 'zext' 'zext_ln54_75' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4741 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 4741 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4742 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 4742 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4743 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 4743 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4744 [1/1] (0.79ns)   --->   "%add_ln54_303 = add i11 %mul_ln54_249, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4744 'add' 'add_ln54_303' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4745 [1/1] (0.00ns)   --->   "%zext_ln54_96 = zext i11 %add_ln54_303" [src/conv1.cpp:54]   --->   Operation 4745 'zext' 'zext_ln54_96' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4746 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 4746 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4747 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 4747 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4748 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 4748 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4749 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_52 = add i33 %shl_ln54_46, i33 %sext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4749 'add' 'add_ln54_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4750 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_52, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4750 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4751 [1/1] (0.00ns)   --->   "%sext_ln57_10 = sext i16 %add_ln57_4" [src/conv1.cpp:57]   --->   Operation 4751 'sext' 'sext_ln57_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4752 [1/1] (0.00ns)   --->   "%sext_ln57_11 = sext i16 %tmp_311" [src/conv1.cpp:57]   --->   Operation 4752 'sext' 'sext_ln57_11' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4753 [1/1] (0.85ns)   --->   "%sub_ln57_5 = sub i17 0, i17 %sext_ln57_10" [src/conv1.cpp:57]   --->   Operation 4753 'sub' 'sub_ln57_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4754 [1/1] (0.86ns)   --->   "%icmp_ln57_5 = icmp_eq  i17 %sext_ln57_11, i17 %sub_ln57_5" [src/conv1.cpp:57]   --->   Operation 4754 'icmp' 'icmp_ln57_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4755 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_5, void %if.end.i.i.5, void %if.then.i.i.5" [src/conv1.cpp:57]   --->   Operation 4755 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4756 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01047, void %V32.i.i25.i.i86.case.11048" [src/conv1.cpp:57]   --->   Operation 4756 'br' 'br_ln57' <Predicate = (icmp_ln57_5)> <Delay = 0.00>
ST_55 : Operation 4757 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.5" [src/conv1.cpp:57]   --->   Operation 4757 'br' 'br_ln57' <Predicate = (icmp_ln57_5)> <Delay = 0.00>
ST_55 : Operation 4758 [1/1] (0.85ns)   --->   "%add_ln57_5 = add i16 %tmp_311, i16 %add_ln57_4" [src/conv1.cpp:57]   --->   Operation 4758 'add' 'add_ln57_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4759 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0683, void %V32.i.i25.i.i86.case.1684" [src/conv1.cpp:57]   --->   Operation 4759 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4760 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_58 = add i33 %shl_ln54_52, i33 %sext_ln54_121" [src/conv1.cpp:54]   --->   Operation 4760 'add' 'add_ln54_58' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4761 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_58, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4761 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4762 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_59)   --->   "%mul_ln54_61 = mul i32 %sext_ln54_122, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 4762 'mul' 'mul_ln54_61' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4763 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593" [src/conv1.cpp:54]   --->   Operation 4763 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4764 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602" [src/conv1.cpp:54]   --->   Operation 4764 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4765 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611" [src/conv1.cpp:54]   --->   Operation 4765 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4766 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_63 = add i33 %shl_ln54_57, i33 %sext_ln54_133" [src/conv1.cpp:54]   --->   Operation 4766 'add' 'add_ln54_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4767 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_63, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4767 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4768 [1/1] (0.00ns)   --->   "%shl_ln54_58 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_324, i17 0" [src/conv1.cpp:54]   --->   Operation 4768 'bitconcatenate' 'shl_ln54_58' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4769 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_64)   --->   "%mul_ln54_67 = mul i32 %sext_ln54_134, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4769 'mul' 'mul_ln54_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4770 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_64)   --->   "%sext_ln54_135 = sext i32 %mul_ln54_67" [src/conv1.cpp:54]   --->   Operation 4770 'sext' 'sext_ln54_135' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4771 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_64 = add i33 %shl_ln54_58, i33 %sext_ln54_135" [src/conv1.cpp:54]   --->   Operation 4771 'add' 'add_ln54_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4772 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_65)   --->   "%mul_ln54_68 = mul i32 %sext_ln54_136, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 4772 'mul' 'mul_ln54_68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4773 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534" [src/conv1.cpp:54]   --->   Operation 4773 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4774 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543" [src/conv1.cpp:54]   --->   Operation 4774 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4775 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552" [src/conv1.cpp:54]   --->   Operation 4775 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4776 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_445" [src/conv1.cpp:54]   --->   Operation 4776 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4777 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_454" [src/conv1.cpp:54]   --->   Operation 4777 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4778 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_463" [src/conv1.cpp:54]   --->   Operation 4778 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4779 [1/1] (0.47ns)   --->   "%tmp_230 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_134, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_135, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_136, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4779 'mux' 'tmp_230' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4780 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_13, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 4780 'store' 'store_ln57' <Predicate = (!tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_55 : Operation 4781 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit899" [src/conv1.cpp:57]   --->   Operation 4781 'br' 'br_ln57' <Predicate = (!tmp_172)> <Delay = 0.00>
ST_55 : Operation 4782 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_13, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 4782 'store' 'store_ln57' <Predicate = (tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_55 : Operation 4783 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit899" [src/conv1.cpp:57]   --->   Operation 4783 'br' 'br_ln57' <Predicate = (tmp_172)> <Delay = 0.00>
ST_55 : Operation 4784 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_123 = add i33 %shl_ln54_117, i33 %sext_ln54_219" [src/conv1.cpp:54]   --->   Operation 4784 'add' 'add_ln54_123' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4785 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_98" [src/conv1.cpp:54]   --->   Operation 4785 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4786 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_107" [src/conv1.cpp:54]   --->   Operation 4786 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4787 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_116" [src/conv1.cpp:54]   --->   Operation 4787 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_55 : Operation 4788 [1/1] (0.47ns)   --->   "%tmp_242 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_79, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_80, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4788 'mux' 'tmp_242' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4789 [1/1] (0.00ns)   --->   "%sext_ln54_220 = sext i16 %tmp_242" [src/conv1.cpp:54]   --->   Operation 4789 'sext' 'sext_ln54_220' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4790 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_124)   --->   "%mul_ln54_134 = mul i32 %sext_ln54_220, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4790 'mul' 'mul_ln54_134' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4791 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_123, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4791 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4792 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_130)   --->   "%mul_ln54_141 = mul i32 %sext_ln54_122, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4792 'mul' 'mul_ln54_141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4793 [1/1] (0.00ns)   --->   "%shl_ln54_124 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_399, i17 0" [src/conv1.cpp:54]   --->   Operation 4793 'bitconcatenate' 'shl_ln54_124' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4794 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_130)   --->   "%sext_ln54_228 = sext i32 %mul_ln54_141" [src/conv1.cpp:54]   --->   Operation 4794 'sext' 'sext_ln54_228' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4795 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_130 = add i33 %shl_ln54_124, i33 %sext_ln54_228" [src/conv1.cpp:54]   --->   Operation 4795 'add' 'add_ln54_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4796 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_136)   --->   "%mul_ln54_148 = mul i32 %sext_ln54_136, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4796 'mul' 'mul_ln54_148' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4797 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_188 = add i33 %shl_ln54_182, i33 %sext_ln54_301" [src/conv1.cpp:54]   --->   Operation 4797 'add' 'add_ln54_188' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4798 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_188, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4798 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln57_44 = sext i16 %add_ln57_21" [src/conv1.cpp:57]   --->   Operation 4799 'sext' 'sext_ln57_44' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4800 [1/1] (0.00ns)   --->   "%sext_ln57_45 = sext i16 %tmp_450" [src/conv1.cpp:57]   --->   Operation 4800 'sext' 'sext_ln57_45' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4801 [1/1] (0.85ns)   --->   "%sub_ln57_22 = sub i17 0, i17 %sext_ln57_44" [src/conv1.cpp:57]   --->   Operation 4801 'sub' 'sub_ln57_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4802 [1/1] (0.86ns)   --->   "%icmp_ln57_22 = icmp_eq  i17 %sext_ln57_45, i17 %sub_ln57_22" [src/conv1.cpp:57]   --->   Operation 4802 'icmp' 'icmp_ln57_22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4803 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_22, void %if.end.i.i.2.4, void %if.then.i.i.2.4" [src/conv1.cpp:57]   --->   Operation 4803 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4804 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01104, void %V32.i.i25.i.i86.2.case.11105" [src/conv1.cpp:57]   --->   Operation 4804 'br' 'br_ln57' <Predicate = (icmp_ln57_22)> <Delay = 0.00>
ST_55 : Operation 4805 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 4805 'store' 'store_ln57' <Predicate = (!tmp_258 & icmp_ln57_22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_55 : Operation 4806 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1103" [src/conv1.cpp:57]   --->   Operation 4806 'br' 'br_ln57' <Predicate = (!tmp_258 & icmp_ln57_22)> <Delay = 0.00>
ST_55 : Operation 4807 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 4807 'store' 'store_ln57' <Predicate = (tmp_258 & icmp_ln57_22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_55 : Operation 4808 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1103" [src/conv1.cpp:57]   --->   Operation 4808 'br' 'br_ln57' <Predicate = (tmp_258 & icmp_ln57_22)> <Delay = 0.00>
ST_55 : Operation 4809 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.4" [src/conv1.cpp:57]   --->   Operation 4809 'br' 'br_ln57' <Predicate = (icmp_ln57_22)> <Delay = 0.00>
ST_55 : Operation 4810 [1/1] (0.85ns)   --->   "%add_ln57_22 = add i16 %tmp_450, i16 %add_ln57_21" [src/conv1.cpp:57]   --->   Operation 4810 'add' 'add_ln57_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4811 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.0982, void %V32.i.i25.i.i86.2.case.1983" [src/conv1.cpp:57]   --->   Operation 4811 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4812 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_195)   --->   "%mul_ln54_214 = mul i32 %sext_ln54_220, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4812 'mul' 'mul_ln54_214' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4813 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_201)   --->   "%mul_ln54_221 = mul i32 %sext_ln54_122, i32 %sext_ln36_59" [src/conv1.cpp:54]   --->   Operation 4813 'mul' 'mul_ln54_221' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4814 [1/1] (0.00ns)   --->   "%shl_ln54_195 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_480, i17 0" [src/conv1.cpp:54]   --->   Operation 4814 'bitconcatenate' 'shl_ln54_195' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4815 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_201)   --->   "%sext_ln54_317 = sext i32 %mul_ln54_221" [src/conv1.cpp:54]   --->   Operation 4815 'sext' 'sext_ln54_317' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4816 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_201 = add i33 %shl_ln54_195, i33 %sext_ln54_317" [src/conv1.cpp:54]   --->   Operation 4816 'add' 'add_ln54_201' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4817 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_207)   --->   "%mul_ln54_228 = mul i32 %sext_ln54_136, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4817 'mul' 'mul_ln54_228' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.70>
ST_56 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln36_69 = sext i16 %select_ln36_71" [src/conv1.cpp:36]   --->   Operation 4818 'sext' 'sext_ln36_69' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4819 [1/1] (0.79ns)   --->   "%add_ln54_269 = add i11 %mul_ln39, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 4819 'add' 'add_ln54_269' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4820 [1/1] (0.00ns)   --->   "%zext_ln54_54 = zext i11 %add_ln54_269" [src/conv1.cpp:54]   --->   Operation 4820 'zext' 'zext_ln54_54' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4821 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 4821 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4822 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 4822 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4823 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 4823 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4824 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 4824 'store' 'store_ln57' <Predicate = (!tmp_161 & icmp_ln57_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_56 : Operation 4825 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1046" [src/conv1.cpp:57]   --->   Operation 4825 'br' 'br_ln57' <Predicate = (!tmp_161 & icmp_ln57_5)> <Delay = 0.00>
ST_56 : Operation 4826 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 4826 'store' 'store_ln57' <Predicate = (tmp_161 & icmp_ln57_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_56 : Operation 4827 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1046" [src/conv1.cpp:57]   --->   Operation 4827 'br' 'br_ln57' <Predicate = (tmp_161 & icmp_ln57_5)> <Delay = 0.00>
ST_56 : Operation 4828 [1/1] (0.00ns)   --->   "%shl_ln54_53 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_318, i17 0" [src/conv1.cpp:54]   --->   Operation 4828 'bitconcatenate' 'shl_ln54_53' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4829 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_59)   --->   "%mul_ln54_61 = mul i32 %sext_ln54_122, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 4829 'mul' 'mul_ln54_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4830 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_59)   --->   "%sext_ln54_123 = sext i32 %mul_ln54_61" [src/conv1.cpp:54]   --->   Operation 4830 'sext' 'sext_ln54_123' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4831 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_59 = add i33 %shl_ln54_53, i33 %sext_ln54_123" [src/conv1.cpp:54]   --->   Operation 4831 'add' 'add_ln54_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4832 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_593" [src/conv1.cpp:54]   --->   Operation 4832 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4833 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_602" [src/conv1.cpp:54]   --->   Operation 4833 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4834 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_611" [src/conv1.cpp:54]   --->   Operation 4834 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4835 [1/1] (0.47ns)   --->   "%tmp_217 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_203, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_204, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_205, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4835 'mux' 'tmp_217' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln54_124 = sext i16 %tmp_217" [src/conv1.cpp:54]   --->   Operation 4836 'sext' 'sext_ln54_124' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4837 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_64 = add i33 %shl_ln54_58, i33 %sext_ln54_135" [src/conv1.cpp:54]   --->   Operation 4837 'add' 'add_ln54_64' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4838 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_64, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4838 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4839 [1/1] (0.00ns)   --->   "%shl_ln54_59 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_325, i17 0" [src/conv1.cpp:54]   --->   Operation 4839 'bitconcatenate' 'shl_ln54_59' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4840 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_65)   --->   "%mul_ln54_68 = mul i32 %sext_ln54_136, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 4840 'mul' 'mul_ln54_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4841 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_65)   --->   "%sext_ln54_137 = sext i32 %mul_ln54_68" [src/conv1.cpp:54]   --->   Operation 4841 'sext' 'sext_ln54_137' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4842 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_65 = add i33 %shl_ln54_59, i33 %sext_ln54_137" [src/conv1.cpp:54]   --->   Operation 4842 'add' 'add_ln54_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4843 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_534" [src/conv1.cpp:54]   --->   Operation 4843 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4844 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_543" [src/conv1.cpp:54]   --->   Operation 4844 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4845 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_552" [src/conv1.cpp:54]   --->   Operation 4845 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4846 [1/1] (0.47ns)   --->   "%tmp_224 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_171, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_172, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4846 'mux' 'tmp_224' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4847 [1/1] (0.00ns)   --->   "%sext_ln54_138 = sext i16 %tmp_224" [src/conv1.cpp:54]   --->   Operation 4847 'sext' 'sext_ln54_138' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4848 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_66)   --->   "%mul_ln54_69 = mul i32 %sext_ln54_138, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 4848 'mul' 'mul_ln54_69' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4849 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475" [src/conv1.cpp:54]   --->   Operation 4849 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4850 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484" [src/conv1.cpp:54]   --->   Operation 4850 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4851 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493" [src/conv1.cpp:54]   --->   Operation 4851 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4852 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_124)   --->   "%mul_ln54_134 = mul i32 %sext_ln54_220, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4852 'mul' 'mul_ln54_134' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4853 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_130 = add i33 %shl_ln54_124, i33 %sext_ln54_228" [src/conv1.cpp:54]   --->   Operation 4853 'add' 'add_ln54_130' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4854 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_131)   --->   "%mul_ln54_142 = mul i32 %sext_ln54_124, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 4854 'mul' 'mul_ln54_142' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4855 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_130, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4855 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4856 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_136)   --->   "%mul_ln54_148 = mul i32 %sext_ln54_136, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4856 'mul' 'mul_ln54_148' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4857 [1/1] (0.00ns)   --->   "%shl_ln54_130 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_406, i17 0" [src/conv1.cpp:54]   --->   Operation 4857 'bitconcatenate' 'shl_ln54_130' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4858 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_136)   --->   "%sext_ln54_236 = sext i32 %mul_ln54_148" [src/conv1.cpp:54]   --->   Operation 4858 'sext' 'sext_ln54_236' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4859 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_136 = add i33 %shl_ln54_130, i33 %sext_ln54_236" [src/conv1.cpp:54]   --->   Operation 4859 'add' 'add_ln54_136' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4860 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_137)   --->   "%mul_ln54_149 = mul i32 %sext_ln54_138, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 4860 'mul' 'mul_ln54_149' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4861 [1/1] (0.79ns)   --->   "%add_ln54_320 = add i11 %mul_ln54_248, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4861 'add' 'add_ln54_320' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4862 [1/1] (0.00ns)   --->   "%zext_ln54_117 = zext i11 %add_ln54_320" [src/conv1.cpp:54]   --->   Operation 4862 'zext' 'zext_ln54_117' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4863 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4863 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4864 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4864 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4865 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4865 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4866 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 4866 'store' 'store_ln57' <Predicate = (!tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_56 : Operation 4867 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit981" [src/conv1.cpp:57]   --->   Operation 4867 'br' 'br_ln57' <Predicate = (!tmp_258)> <Delay = 0.00>
ST_56 : Operation 4868 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_22, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 4868 'store' 'store_ln57' <Predicate = (tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_56 : Operation 4869 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit981" [src/conv1.cpp:57]   --->   Operation 4869 'br' 'br_ln57' <Predicate = (tmp_258)> <Delay = 0.00>
ST_56 : Operation 4870 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_195)   --->   "%mul_ln54_214 = mul i32 %sext_ln54_220, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4870 'mul' 'mul_ln54_214' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4871 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42" [src/conv1.cpp:54]   --->   Operation 4871 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4872 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51" [src/conv1.cpp:54]   --->   Operation 4872 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4873 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60" [src/conv1.cpp:54]   --->   Operation 4873 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_56 : Operation 4874 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_201 = add i33 %shl_ln54_195, i33 %sext_ln54_317" [src/conv1.cpp:54]   --->   Operation 4874 'add' 'add_ln54_201' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4875 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_202)   --->   "%mul_ln54_222 = mul i32 %sext_ln54_124, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4875 'mul' 'mul_ln54_222' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4876 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_201, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4876 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4877 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_207)   --->   "%mul_ln54_228 = mul i32 %sext_ln54_136, i32 %sext_ln36_66" [src/conv1.cpp:54]   --->   Operation 4877 'mul' 'mul_ln54_228' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4878 [1/1] (0.00ns)   --->   "%shl_ln54_201 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_487, i17 0" [src/conv1.cpp:54]   --->   Operation 4878 'bitconcatenate' 'shl_ln54_201' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4879 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_207)   --->   "%sext_ln54_325 = sext i32 %mul_ln54_228" [src/conv1.cpp:54]   --->   Operation 4879 'sext' 'sext_ln54_325' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4880 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_207 = add i33 %shl_ln54_201, i33 %sext_ln54_325" [src/conv1.cpp:54]   --->   Operation 4880 'add' 'add_ln54_207' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4881 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_208)   --->   "%mul_ln54_229 = mul i32 %sext_ln54_138, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4881 'mul' 'mul_ln54_229' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 2.70>
ST_57 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln36_62 = sext i16 %select_ln36_64" [src/conv1.cpp:36]   --->   Operation 4882 'sext' 'sext_ln36_62' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4883 [1/1] (0.79ns)   --->   "%add_ln54_233 = add i11 %mul_ln39, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 4883 'add' 'add_ln54_233' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4884 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i11 %add_ln54_233" [src/conv1.cpp:54]   --->   Operation 4884 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4885 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 4885 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4886 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 4886 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4887 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 4887 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4888 [1/1] (0.79ns)   --->   "%add_ln54_295 = add i11 %mul_ln54_250, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 4888 'add' 'add_ln54_295' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4889 [1/1] (0.00ns)   --->   "%zext_ln54_86 = zext i11 %add_ln54_295" [src/conv1.cpp:54]   --->   Operation 4889 'zext' 'zext_ln54_86' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4890 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 4890 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4891 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 4891 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4892 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 4892 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4893 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_5, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 4893 'store' 'store_ln57' <Predicate = (!tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_57 : Operation 4894 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit682" [src/conv1.cpp:57]   --->   Operation 4894 'br' 'br_ln57' <Predicate = (!tmp_161)> <Delay = 0.00>
ST_57 : Operation 4895 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_5, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 4895 'store' 'store_ln57' <Predicate = (tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_57 : Operation 4896 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit682" [src/conv1.cpp:57]   --->   Operation 4896 'br' 'br_ln57' <Predicate = (tmp_161)> <Delay = 0.00>
ST_57 : Operation 4897 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_59 = add i33 %shl_ln54_53, i33 %sext_ln54_123" [src/conv1.cpp:54]   --->   Operation 4897 'add' 'add_ln54_59' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4898 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_60)   --->   "%mul_ln54_62 = mul i32 %sext_ln54_124, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 4898 'mul' 'mul_ln54_62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4899 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_59, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4899 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4900 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_65 = add i33 %shl_ln54_59, i33 %sext_ln54_137" [src/conv1.cpp:54]   --->   Operation 4900 'add' 'add_ln54_65' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4901 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_65, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4901 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4902 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_66)   --->   "%mul_ln54_69 = mul i32 %sext_ln54_138, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 4902 'mul' 'mul_ln54_69' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4903 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564" [src/conv1.cpp:54]   --->   Operation 4903 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4904 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573" [src/conv1.cpp:54]   --->   Operation 4904 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4905 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582" [src/conv1.cpp:54]   --->   Operation 4905 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4906 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349" [src/conv1.cpp:54]   --->   Operation 4906 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4907 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358" [src/conv1.cpp:54]   --->   Operation 4907 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4908 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367" [src/conv1.cpp:54]   --->   Operation 4908 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4909 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_475" [src/conv1.cpp:54]   --->   Operation 4909 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4910 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_484" [src/conv1.cpp:54]   --->   Operation 4910 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4911 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_493" [src/conv1.cpp:54]   --->   Operation 4911 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4912 [1/1] (0.47ns)   --->   "%tmp_231 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_137, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_138, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_139, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4912 'mux' 'tmp_231' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4913 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_124)   --->   "%mul_ln54_134 = mul i32 %sext_ln54_220, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4913 'mul' 'mul_ln54_134' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4914 [1/1] (0.00ns)   --->   "%shl_ln54_118 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_392, i17 0" [src/conv1.cpp:54]   --->   Operation 4914 'bitconcatenate' 'shl_ln54_118' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4915 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_124)   --->   "%sext_ln54_221 = sext i32 %mul_ln54_134" [src/conv1.cpp:54]   --->   Operation 4915 'sext' 'sext_ln54_221' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4916 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_124 = add i33 %shl_ln54_118, i33 %sext_ln54_221" [src/conv1.cpp:54]   --->   Operation 4916 'add' 'add_ln54_124' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4917 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_131)   --->   "%mul_ln54_142 = mul i32 %sext_ln54_124, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 4917 'mul' 'mul_ln54_142' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4918 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_136 = add i33 %shl_ln54_130, i33 %sext_ln54_236" [src/conv1.cpp:54]   --->   Operation 4918 'add' 'add_ln54_136' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4919 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_137)   --->   "%mul_ln54_149 = mul i32 %sext_ln54_138, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 4919 'mul' 'mul_ln54_149' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4920 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_136, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4920 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4921 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_195)   --->   "%mul_ln54_214 = mul i32 %sext_ln54_220, i32 %sext_ln36_52" [src/conv1.cpp:54]   --->   Operation 4921 'mul' 'mul_ln54_214' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4922 [1/1] (0.00ns)   --->   "%shl_ln54_189 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_473, i17 0" [src/conv1.cpp:54]   --->   Operation 4922 'bitconcatenate' 'shl_ln54_189' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4923 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_195)   --->   "%sext_ln54_309 = sext i32 %mul_ln54_214" [src/conv1.cpp:54]   --->   Operation 4923 'sext' 'sext_ln54_309' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4924 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_195 = add i33 %shl_ln54_189, i33 %sext_ln54_309" [src/conv1.cpp:54]   --->   Operation 4924 'add' 'add_ln54_195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4925 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_42" [src/conv1.cpp:54]   --->   Operation 4925 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4926 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_51" [src/conv1.cpp:54]   --->   Operation 4926 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4927 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_60" [src/conv1.cpp:54]   --->   Operation 4927 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_57 : Operation 4928 [1/1] (0.47ns)   --->   "%tmp_252 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_23, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_24, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 4928 'mux' 'tmp_252' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4929 [1/1] (0.00ns)   --->   "%sext_ln54_310 = sext i16 %tmp_252" [src/conv1.cpp:54]   --->   Operation 4929 'sext' 'sext_ln54_310' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4930 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_196)   --->   "%mul_ln54_215 = mul i32 %sext_ln54_310, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4930 'mul' 'mul_ln54_215' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4931 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_202)   --->   "%mul_ln54_222 = mul i32 %sext_ln54_124, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4931 'mul' 'mul_ln54_222' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4932 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_207 = add i33 %shl_ln54_201, i33 %sext_ln54_325" [src/conv1.cpp:54]   --->   Operation 4932 'add' 'add_ln54_207' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4933 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_208)   --->   "%mul_ln54_229 = mul i32 %sext_ln54_138, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4933 'mul' 'mul_ln54_229' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 4934 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_207, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4934 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 2.95>
ST_58 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln36_70 = sext i16 %select_ln36_72" [src/conv1.cpp:36]   --->   Operation 4935 'sext' 'sext_ln36_70' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4936 [1/1] (0.79ns)   --->   "%add_ln54_278 = add i11 %mul_ln39, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 4936 'add' 'add_ln54_278' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4937 [1/1] (0.00ns)   --->   "%zext_ln54_65 = zext i11 %add_ln54_278" [src/conv1.cpp:54]   --->   Operation 4937 'zext' 'zext_ln54_65' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4938 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 4938 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4939 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 4939 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4940 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 4940 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4941 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_60)   --->   "%mul_ln54_62 = mul i32 %sext_ln54_124, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 4941 'mul' 'mul_ln54_62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4942 [1/1] (0.00ns)   --->   "%shl_ln54_60 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_326, i17 0" [src/conv1.cpp:54]   --->   Operation 4942 'bitconcatenate' 'shl_ln54_60' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4943 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_66)   --->   "%mul_ln54_69 = mul i32 %sext_ln54_138, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 4943 'mul' 'mul_ln54_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4944 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_66)   --->   "%sext_ln54_139 = sext i32 %mul_ln54_69" [src/conv1.cpp:54]   --->   Operation 4944 'sext' 'sext_ln54_139' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4945 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_66 = add i33 %shl_ln54_60, i33 %sext_ln54_139" [src/conv1.cpp:54]   --->   Operation 4945 'add' 'add_ln54_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4946 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_564" [src/conv1.cpp:54]   --->   Operation 4946 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4947 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_573" [src/conv1.cpp:54]   --->   Operation 4947 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4948 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_582" [src/conv1.cpp:54]   --->   Operation 4948 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4949 [1/1] (0.47ns)   --->   "%tmp_225 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_174, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_175, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 4949 'mux' 'tmp_225' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln54_140 = sext i16 %tmp_225" [src/conv1.cpp:54]   --->   Operation 4950 'sext' 'sext_ln54_140' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4951 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_67)   --->   "%mul_ln54_70 = mul i32 %sext_ln54_140, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 4951 'mul' 'mul_ln54_70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4952 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_349" [src/conv1.cpp:54]   --->   Operation 4952 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4953 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_358" [src/conv1.cpp:54]   --->   Operation 4953 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4954 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_367" [src/conv1.cpp:54]   --->   Operation 4954 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4955 [1/1] (0.47ns)   --->   "%tmp_227 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_125, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_126, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_127, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 4955 'mux' 'tmp_227' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4956 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505" [src/conv1.cpp:54]   --->   Operation 4956 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4957 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514" [src/conv1.cpp:54]   --->   Operation 4957 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4958 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523" [src/conv1.cpp:54]   --->   Operation 4958 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4959 [1/1] (0.79ns)   --->   "%add_ln54_312 = add i11 %mul_ln54_249, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4959 'add' 'add_ln54_312' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4960 [1/1] (0.00ns)   --->   "%zext_ln54_107 = zext i11 %add_ln54_312" [src/conv1.cpp:54]   --->   Operation 4960 'zext' 'zext_ln54_107' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4961 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4961 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4962 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4962 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4963 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4963 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4964 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_124 = add i33 %shl_ln54_118, i33 %sext_ln54_221" [src/conv1.cpp:54]   --->   Operation 4964 'add' 'add_ln54_124' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4965 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_124, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4965 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4966 [1/1] (0.00ns)   --->   "%sext_ln57_28 = sext i16 %add_ln57_13" [src/conv1.cpp:57]   --->   Operation 4966 'sext' 'sext_ln57_28' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4967 [1/1] (0.00ns)   --->   "%sext_ln57_29 = sext i16 %tmp_386" [src/conv1.cpp:57]   --->   Operation 4967 'sext' 'sext_ln57_29' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4968 [1/1] (0.85ns)   --->   "%sub_ln57_14 = sub i17 0, i17 %sext_ln57_28" [src/conv1.cpp:57]   --->   Operation 4968 'sub' 'sub_ln57_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4969 [1/1] (0.86ns)   --->   "%icmp_ln57_14 = icmp_eq  i17 %sext_ln57_29, i17 %sub_ln57_14" [src/conv1.cpp:57]   --->   Operation 4969 'icmp' 'icmp_ln57_14' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4970 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_14, void %if.end.i.i.1.5, void %if.then.i.i.1.5" [src/conv1.cpp:57]   --->   Operation 4970 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4971 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01074, void %V32.i.i25.i.i86.1.case.11075" [src/conv1.cpp:57]   --->   Operation 4971 'br' 'br_ln57' <Predicate = (icmp_ln57_14)> <Delay = 0.00>
ST_58 : Operation 4972 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 4972 'store' 'store_ln57' <Predicate = (!tmp_172 & icmp_ln57_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_58 : Operation 4973 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1073" [src/conv1.cpp:57]   --->   Operation 4973 'br' 'br_ln57' <Predicate = (!tmp_172 & icmp_ln57_14)> <Delay = 0.00>
ST_58 : Operation 4974 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 4974 'store' 'store_ln57' <Predicate = (tmp_172 & icmp_ln57_14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_58 : Operation 4975 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1073" [src/conv1.cpp:57]   --->   Operation 4975 'br' 'br_ln57' <Predicate = (tmp_172 & icmp_ln57_14)> <Delay = 0.00>
ST_58 : Operation 4976 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.5" [src/conv1.cpp:57]   --->   Operation 4976 'br' 'br_ln57' <Predicate = (icmp_ln57_14)> <Delay = 0.00>
ST_58 : Operation 4977 [1/1] (0.85ns)   --->   "%add_ln57_14 = add i16 %tmp_386, i16 %add_ln57_13" [src/conv1.cpp:57]   --->   Operation 4977 'add' 'add_ln57_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4978 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0909, void %V32.i.i25.i.i86.1.case.1910" [src/conv1.cpp:57]   --->   Operation 4978 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4979 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_131)   --->   "%mul_ln54_142 = mul i32 %sext_ln54_124, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 4979 'mul' 'mul_ln54_142' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4980 [1/1] (0.00ns)   --->   "%shl_ln54_125 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_400, i17 0" [src/conv1.cpp:54]   --->   Operation 4980 'bitconcatenate' 'shl_ln54_125' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4981 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_131)   --->   "%sext_ln54_229 = sext i32 %mul_ln54_142" [src/conv1.cpp:54]   --->   Operation 4981 'sext' 'sext_ln54_229' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4982 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_131 = add i33 %shl_ln54_125, i33 %sext_ln54_229" [src/conv1.cpp:54]   --->   Operation 4982 'add' 'add_ln54_131' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4983 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99" [src/conv1.cpp:54]   --->   Operation 4983 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4984 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108" [src/conv1.cpp:54]   --->   Operation 4984 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4985 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117" [src/conv1.cpp:54]   --->   Operation 4985 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_58 : Operation 4986 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_137)   --->   "%mul_ln54_149 = mul i32 %sext_ln54_138, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 4986 'mul' 'mul_ln54_149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4987 [1/1] (0.00ns)   --->   "%shl_ln54_131 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_407, i17 0" [src/conv1.cpp:54]   --->   Operation 4987 'bitconcatenate' 'shl_ln54_131' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4988 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_137)   --->   "%sext_ln54_237 = sext i32 %mul_ln54_149" [src/conv1.cpp:54]   --->   Operation 4988 'sext' 'sext_ln54_237' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4989 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_137 = add i33 %shl_ln54_131, i33 %sext_ln54_237" [src/conv1.cpp:54]   --->   Operation 4989 'add' 'add_ln54_137' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4990 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_138)   --->   "%mul_ln54_150 = mul i32 %sext_ln54_140, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 4990 'mul' 'mul_ln54_150' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4991 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_195 = add i33 %shl_ln54_189, i33 %sext_ln54_309" [src/conv1.cpp:54]   --->   Operation 4991 'add' 'add_ln54_195' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4992 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_196)   --->   "%mul_ln54_215 = mul i32 %sext_ln54_310, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 4992 'mul' 'mul_ln54_215' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4993 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_195, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 4993 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4994 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_202)   --->   "%mul_ln54_222 = mul i32 %sext_ln54_124, i32 %sext_ln36_60" [src/conv1.cpp:54]   --->   Operation 4994 'mul' 'mul_ln54_222' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4995 [1/1] (0.00ns)   --->   "%shl_ln54_196 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_481, i17 0" [src/conv1.cpp:54]   --->   Operation 4995 'bitconcatenate' 'shl_ln54_196' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4996 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_202)   --->   "%sext_ln54_318 = sext i32 %mul_ln54_222" [src/conv1.cpp:54]   --->   Operation 4996 'sext' 'sext_ln54_318' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4997 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_202 = add i33 %shl_ln54_196, i33 %sext_ln54_318" [src/conv1.cpp:54]   --->   Operation 4997 'add' 'add_ln54_202' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4998 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_208)   --->   "%mul_ln54_229 = mul i32 %sext_ln54_138, i32 %sext_ln36_67" [src/conv1.cpp:54]   --->   Operation 4998 'mul' 'mul_ln54_229' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 4999 [1/1] (0.00ns)   --->   "%shl_ln54_202 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_488, i17 0" [src/conv1.cpp:54]   --->   Operation 4999 'bitconcatenate' 'shl_ln54_202' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 5000 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_208)   --->   "%sext_ln54_326 = sext i32 %mul_ln54_229" [src/conv1.cpp:54]   --->   Operation 5000 'sext' 'sext_ln54_326' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 5001 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_208 = add i33 %shl_ln54_202, i33 %sext_ln54_326" [src/conv1.cpp:54]   --->   Operation 5001 'add' 'add_ln54_208' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 5002 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_209)   --->   "%mul_ln54_230 = mul i32 %sext_ln54_140, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 5002 'mul' 'mul_ln54_230' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 2.70>
ST_59 : Operation 5003 [1/1] (0.79ns)   --->   "%add_ln54_287 = add i11 %mul_ln39, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 5003 'add' 'add_ln54_287' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5004 [1/1] (0.00ns)   --->   "%zext_ln54_76 = zext i11 %add_ln54_287" [src/conv1.cpp:54]   --->   Operation 5004 'zext' 'zext_ln54_76' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5005 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 5005 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5006 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 5006 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5007 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 5007 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5008 [1/1] (0.79ns)   --->   "%add_ln54_304 = add i11 %mul_ln54_250, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 5008 'add' 'add_ln54_304' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5009 [1/1] (0.00ns)   --->   "%zext_ln54_97 = zext i11 %add_ln54_304" [src/conv1.cpp:54]   --->   Operation 5009 'zext' 'zext_ln54_97' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5010 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 5010 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5011 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 5011 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5012 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 5012 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5013 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_60)   --->   "%mul_ln54_62 = mul i32 %sext_ln54_124, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5013 'mul' 'mul_ln54_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5014 [1/1] (0.00ns)   --->   "%shl_ln54_54 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_319, i17 0" [src/conv1.cpp:54]   --->   Operation 5014 'bitconcatenate' 'shl_ln54_54' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5015 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_60)   --->   "%sext_ln54_125 = sext i32 %mul_ln54_62" [src/conv1.cpp:54]   --->   Operation 5015 'sext' 'sext_ln54_125' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5016 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_60 = add i33 %shl_ln54_54, i33 %sext_ln54_125" [src/conv1.cpp:54]   --->   Operation 5016 'add' 'add_ln54_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5017 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_66 = add i33 %shl_ln54_60, i33 %sext_ln54_139" [src/conv1.cpp:54]   --->   Operation 5017 'add' 'add_ln54_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5018 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_66, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5018 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5019 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_67)   --->   "%mul_ln54_70 = mul i32 %sext_ln54_140, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5019 'mul' 'mul_ln54_70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5020 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594" [src/conv1.cpp:54]   --->   Operation 5020 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5021 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603" [src/conv1.cpp:54]   --->   Operation 5021 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5022 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612" [src/conv1.cpp:54]   --->   Operation 5022 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5023 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_505" [src/conv1.cpp:54]   --->   Operation 5023 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5024 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_514" [src/conv1.cpp:54]   --->   Operation 5024 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5025 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_523" [src/conv1.cpp:54]   --->   Operation 5025 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5026 [1/1] (0.47ns)   --->   "%tmp_232 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_140, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_141, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_142, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 5026 'mux' 'tmp_232' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5027 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535" [src/conv1.cpp:54]   --->   Operation 5027 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5028 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544" [src/conv1.cpp:54]   --->   Operation 5028 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5029 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553" [src/conv1.cpp:54]   --->   Operation 5029 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5030 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_14, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5030 'store' 'store_ln57' <Predicate = (!tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_59 : Operation 5031 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit908" [src/conv1.cpp:57]   --->   Operation 5031 'br' 'br_ln57' <Predicate = (!tmp_172)> <Delay = 0.00>
ST_59 : Operation 5032 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_14, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5032 'store' 'store_ln57' <Predicate = (tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_59 : Operation 5033 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit908" [src/conv1.cpp:57]   --->   Operation 5033 'br' 'br_ln57' <Predicate = (tmp_172)> <Delay = 0.00>
ST_59 : Operation 5034 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_131 = add i33 %shl_ln54_125, i33 %sext_ln54_229" [src/conv1.cpp:54]   --->   Operation 5034 'add' 'add_ln54_131' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5035 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_99" [src/conv1.cpp:54]   --->   Operation 5035 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5036 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_108" [src/conv1.cpp:54]   --->   Operation 5036 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5037 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_117" [src/conv1.cpp:54]   --->   Operation 5037 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_59 : Operation 5038 [1/1] (0.47ns)   --->   "%tmp_243 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_76, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_77, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5038 'mux' 'tmp_243' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 5039 [1/1] (0.00ns)   --->   "%sext_ln54_230 = sext i16 %tmp_243" [src/conv1.cpp:54]   --->   Operation 5039 'sext' 'sext_ln54_230' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5040 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_132)   --->   "%mul_ln54_143 = mul i32 %sext_ln54_230, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5040 'mul' 'mul_ln54_143' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5041 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_131, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5041 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5042 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_137 = add i33 %shl_ln54_131, i33 %sext_ln54_237" [src/conv1.cpp:54]   --->   Operation 5042 'add' 'add_ln54_137' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5043 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_138)   --->   "%mul_ln54_150 = mul i32 %sext_ln54_140, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 5043 'mul' 'mul_ln54_150' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5044 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_137, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5044 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5045 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_196)   --->   "%mul_ln54_215 = mul i32 %sext_ln54_310, i32 %sext_ln36_53" [src/conv1.cpp:54]   --->   Operation 5045 'mul' 'mul_ln54_215' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5046 [1/1] (0.00ns)   --->   "%shl_ln54_190 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_475, i17 0" [src/conv1.cpp:54]   --->   Operation 5046 'bitconcatenate' 'shl_ln54_190' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5047 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_196)   --->   "%sext_ln54_311 = sext i32 %mul_ln54_215" [src/conv1.cpp:54]   --->   Operation 5047 'sext' 'sext_ln54_311' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5048 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_196 = add i33 %shl_ln54_190, i33 %sext_ln54_311" [src/conv1.cpp:54]   --->   Operation 5048 'add' 'add_ln54_196' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5049 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_202 = add i33 %shl_ln54_196, i33 %sext_ln54_318" [src/conv1.cpp:54]   --->   Operation 5049 'add' 'add_ln54_202' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5050 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_203)   --->   "%mul_ln54_223 = mul i32 %sext_ln54_230, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 5050 'mul' 'mul_ln54_223' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5051 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_202, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5051 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 5052 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_208 = add i33 %shl_ln54_202, i33 %sext_ln54_326" [src/conv1.cpp:54]   --->   Operation 5052 'add' 'add_ln54_208' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5053 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_209)   --->   "%mul_ln54_230 = mul i32 %sext_ln54_140, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 5053 'mul' 'mul_ln54_230' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 5054 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_208, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5054 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 2.95>
ST_60 : Operation 5055 [1/1] (0.00ns)   --->   "%sext_ln36_71 = sext i16 %select_ln36_73" [src/conv1.cpp:36]   --->   Operation 5055 'sext' 'sext_ln36_71' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5056 [1/1] (0.79ns)   --->   "%add_ln54_296 = add i11 %mul_ln39, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 5056 'add' 'add_ln54_296' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5057 [1/1] (0.00ns)   --->   "%zext_ln54_87 = zext i11 %add_ln54_296" [src/conv1.cpp:54]   --->   Operation 5057 'zext' 'zext_ln54_87' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5058 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 5058 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5059 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 5059 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5060 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 5060 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5061 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_60 = add i33 %shl_ln54_54, i33 %sext_ln54_125" [src/conv1.cpp:54]   --->   Operation 5061 'add' 'add_ln54_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5062 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_60, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5062 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5063 [1/1] (0.00ns)   --->   "%sext_ln57_12 = sext i16 %add_ln57_5" [src/conv1.cpp:57]   --->   Operation 5063 'sext' 'sext_ln57_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln57_13 = sext i16 %tmp_320" [src/conv1.cpp:57]   --->   Operation 5064 'sext' 'sext_ln57_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5065 [1/1] (0.85ns)   --->   "%sub_ln57_6 = sub i17 0, i17 %sext_ln57_12" [src/conv1.cpp:57]   --->   Operation 5065 'sub' 'sub_ln57_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5066 [1/1] (0.86ns)   --->   "%icmp_ln57_6 = icmp_eq  i17 %sext_ln57_13, i17 %sub_ln57_6" [src/conv1.cpp:57]   --->   Operation 5066 'icmp' 'icmp_ln57_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5067 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_6, void %if.end.i.i.6, void %if.then.i.i.6" [src/conv1.cpp:57]   --->   Operation 5067 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5068 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01044, void %V32.i.i25.i.i86.case.11045" [src/conv1.cpp:57]   --->   Operation 5068 'br' 'br_ln57' <Predicate = (icmp_ln57_6)> <Delay = 0.00>
ST_60 : Operation 5069 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 5069 'store' 'store_ln57' <Predicate = (!tmp_161 & icmp_ln57_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_60 : Operation 5070 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1043" [src/conv1.cpp:57]   --->   Operation 5070 'br' 'br_ln57' <Predicate = (!tmp_161 & icmp_ln57_6)> <Delay = 0.00>
ST_60 : Operation 5071 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 5071 'store' 'store_ln57' <Predicate = (tmp_161 & icmp_ln57_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_60 : Operation 5072 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1043" [src/conv1.cpp:57]   --->   Operation 5072 'br' 'br_ln57' <Predicate = (tmp_161 & icmp_ln57_6)> <Delay = 0.00>
ST_60 : Operation 5073 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.6" [src/conv1.cpp:57]   --->   Operation 5073 'br' 'br_ln57' <Predicate = (icmp_ln57_6)> <Delay = 0.00>
ST_60 : Operation 5074 [1/1] (0.85ns)   --->   "%add_ln57_6 = add i16 %tmp_320, i16 %add_ln57_5" [src/conv1.cpp:57]   --->   Operation 5074 'add' 'add_ln57_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5075 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0740, void %V32.i.i25.i.i86.case.1741" [src/conv1.cpp:57]   --->   Operation 5075 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5076 [1/1] (0.00ns)   --->   "%shl_ln54_61 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_327, i17 0" [src/conv1.cpp:54]   --->   Operation 5076 'bitconcatenate' 'shl_ln54_61' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5077 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_67)   --->   "%mul_ln54_70 = mul i32 %sext_ln54_140, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5077 'mul' 'mul_ln54_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5078 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_67)   --->   "%sext_ln54_141 = sext i32 %mul_ln54_70" [src/conv1.cpp:54]   --->   Operation 5078 'sext' 'sext_ln54_141' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5079 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_67 = add i33 %shl_ln54_61, i33 %sext_ln54_141" [src/conv1.cpp:54]   --->   Operation 5079 'add' 'add_ln54_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5080 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_594" [src/conv1.cpp:54]   --->   Operation 5080 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5081 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_603" [src/conv1.cpp:54]   --->   Operation 5081 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5082 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_612" [src/conv1.cpp:54]   --->   Operation 5082 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5083 [1/1] (0.47ns)   --->   "%tmp_226 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_177, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_178, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 5083 'mux' 'tmp_226' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5084 [1/1] (0.00ns)   --->   "%sext_ln54_142 = sext i16 %tmp_226" [src/conv1.cpp:54]   --->   Operation 5084 'sext' 'sext_ln54_142' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5085 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_68)   --->   "%mul_ln54_71 = mul i32 %sext_ln54_142, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5085 'mul' 'mul_ln54_71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5086 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_535" [src/conv1.cpp:54]   --->   Operation 5086 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5087 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_544" [src/conv1.cpp:54]   --->   Operation 5087 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5088 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_553" [src/conv1.cpp:54]   --->   Operation 5088 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5089 [1/1] (0.47ns)   --->   "%tmp_233 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_143, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_144, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_145, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 5089 'mux' 'tmp_233' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5090 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565" [src/conv1.cpp:54]   --->   Operation 5090 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5091 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574" [src/conv1.cpp:54]   --->   Operation 5091 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5092 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583" [src/conv1.cpp:54]   --->   Operation 5092 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5093 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_132)   --->   "%mul_ln54_143 = mul i32 %sext_ln54_230, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5093 'mul' 'mul_ln54_143' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5094 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_138)   --->   "%mul_ln54_150 = mul i32 %sext_ln54_140, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 5094 'mul' 'mul_ln54_150' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5095 [1/1] (0.00ns)   --->   "%shl_ln54_132 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_408, i17 0" [src/conv1.cpp:54]   --->   Operation 5095 'bitconcatenate' 'shl_ln54_132' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5096 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_138)   --->   "%sext_ln54_238 = sext i32 %mul_ln54_150" [src/conv1.cpp:54]   --->   Operation 5096 'sext' 'sext_ln54_238' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5097 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_138 = add i33 %shl_ln54_132, i33 %sext_ln54_238" [src/conv1.cpp:54]   --->   Operation 5097 'add' 'add_ln54_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5098 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_139)   --->   "%mul_ln54_151 = mul i32 %sext_ln54_142, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5098 'mul' 'mul_ln54_151' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5099 [1/1] (0.79ns)   --->   "%add_ln54_321 = add i11 %mul_ln54_249, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 5099 'add' 'add_ln54_321' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5100 [1/1] (0.00ns)   --->   "%zext_ln54_118 = zext i11 %add_ln54_321" [src/conv1.cpp:54]   --->   Operation 5100 'zext' 'zext_ln54_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5101 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 5101 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5102 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 5102 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5103 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 5103 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_196 = add i33 %shl_ln54_190, i33 %sext_ln54_311" [src/conv1.cpp:54]   --->   Operation 5104 'add' 'add_ln54_196' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5105 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_196, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5105 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln57_46 = sext i16 %add_ln57_22" [src/conv1.cpp:57]   --->   Operation 5106 'sext' 'sext_ln57_46' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5107 [1/1] (0.00ns)   --->   "%sext_ln57_47 = sext i16 %tmp_458" [src/conv1.cpp:57]   --->   Operation 5107 'sext' 'sext_ln57_47' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5108 [1/1] (0.85ns)   --->   "%sub_ln57_23 = sub i17 0, i17 %sext_ln57_46" [src/conv1.cpp:57]   --->   Operation 5108 'sub' 'sub_ln57_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5109 [1/1] (0.86ns)   --->   "%icmp_ln57_23 = icmp_eq  i17 %sext_ln57_47, i17 %sub_ln57_23" [src/conv1.cpp:57]   --->   Operation 5109 'icmp' 'icmp_ln57_23' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5110 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_23, void %if.end.i.i.2.5, void %if.then.i.i.2.5" [src/conv1.cpp:57]   --->   Operation 5110 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5111 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01101, void %V32.i.i25.i.i86.2.case.11102" [src/conv1.cpp:57]   --->   Operation 5111 'br' 'br_ln57' <Predicate = (icmp_ln57_23)> <Delay = 0.00>
ST_60 : Operation 5112 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5112 'store' 'store_ln57' <Predicate = (!tmp_258 & icmp_ln57_23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_60 : Operation 5113 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1100" [src/conv1.cpp:57]   --->   Operation 5113 'br' 'br_ln57' <Predicate = (!tmp_258 & icmp_ln57_23)> <Delay = 0.00>
ST_60 : Operation 5114 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5114 'store' 'store_ln57' <Predicate = (tmp_258 & icmp_ln57_23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_60 : Operation 5115 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1100" [src/conv1.cpp:57]   --->   Operation 5115 'br' 'br_ln57' <Predicate = (tmp_258 & icmp_ln57_23)> <Delay = 0.00>
ST_60 : Operation 5116 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.5" [src/conv1.cpp:57]   --->   Operation 5116 'br' 'br_ln57' <Predicate = (icmp_ln57_23)> <Delay = 0.00>
ST_60 : Operation 5117 [1/1] (0.85ns)   --->   "%add_ln57_23 = add i16 %tmp_458, i16 %add_ln57_22" [src/conv1.cpp:57]   --->   Operation 5117 'add' 'add_ln57_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 5118 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.0991, void %V32.i.i25.i.i86.2.case.1992" [src/conv1.cpp:57]   --->   Operation 5118 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5119 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_203)   --->   "%mul_ln54_223 = mul i32 %sext_ln54_230, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 5119 'mul' 'mul_ln54_223' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5120 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43" [src/conv1.cpp:54]   --->   Operation 5120 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5121 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52" [src/conv1.cpp:54]   --->   Operation 5121 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5122 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61" [src/conv1.cpp:54]   --->   Operation 5122 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_60 : Operation 5123 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_209)   --->   "%mul_ln54_230 = mul i32 %sext_ln54_140, i32 %sext_ln36_68" [src/conv1.cpp:54]   --->   Operation 5123 'mul' 'mul_ln54_230' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5124 [1/1] (0.00ns)   --->   "%shl_ln54_203 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_489, i17 0" [src/conv1.cpp:54]   --->   Operation 5124 'bitconcatenate' 'shl_ln54_203' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5125 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_209)   --->   "%sext_ln54_327 = sext i32 %mul_ln54_230" [src/conv1.cpp:54]   --->   Operation 5125 'sext' 'sext_ln54_327' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 5126 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_209 = add i33 %shl_ln54_203, i33 %sext_ln54_327" [src/conv1.cpp:54]   --->   Operation 5126 'add' 'add_ln54_209' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 5127 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_210)   --->   "%mul_ln54_231 = mul i32 %sext_ln54_142, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 5127 'mul' 'mul_ln54_231' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 2.70>
ST_61 : Operation 5128 [1/1] (0.79ns)   --->   "%add_ln54_305 = add i11 %mul_ln39, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 5128 'add' 'add_ln54_305' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln54_98 = zext i11 %add_ln54_305" [src/conv1.cpp:54]   --->   Operation 5129 'zext' 'zext_ln54_98' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5130 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 5130 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5131 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 5131 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5132 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 5132 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5133 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_6, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 5133 'store' 'store_ln57' <Predicate = (!tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_61 : Operation 5134 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit739" [src/conv1.cpp:57]   --->   Operation 5134 'br' 'br_ln57' <Predicate = (!tmp_161)> <Delay = 0.00>
ST_61 : Operation 5135 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_6, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 5135 'store' 'store_ln57' <Predicate = (tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_61 : Operation 5136 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit739" [src/conv1.cpp:57]   --->   Operation 5136 'br' 'br_ln57' <Predicate = (tmp_161)> <Delay = 0.00>
ST_61 : Operation 5137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_67 = add i33 %shl_ln54_61, i33 %sext_ln54_141" [src/conv1.cpp:54]   --->   Operation 5137 'add' 'add_ln54_67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5138 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_68)   --->   "%mul_ln54_71 = mul i32 %sext_ln54_142, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5138 'mul' 'mul_ln54_71' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5139 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_67, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5139 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5140 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_565" [src/conv1.cpp:54]   --->   Operation 5140 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5141 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_574" [src/conv1.cpp:54]   --->   Operation 5141 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5142 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_583" [src/conv1.cpp:54]   --->   Operation 5142 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5143 [1/1] (0.47ns)   --->   "%tmp_234 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_146, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_147, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_148, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 5143 'mux' 'tmp_234' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5144 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595" [src/conv1.cpp:54]   --->   Operation 5144 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5145 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604" [src/conv1.cpp:54]   --->   Operation 5145 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5146 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613" [src/conv1.cpp:54]   --->   Operation 5146 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5147 [1/1] (0.79ns)   --->   "%add_ln54_313 = add i11 %mul_ln54_250, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 5147 'add' 'add_ln54_313' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5148 [1/1] (0.00ns)   --->   "%zext_ln54_108 = zext i11 %add_ln54_313" [src/conv1.cpp:54]   --->   Operation 5148 'zext' 'zext_ln54_108' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5149 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 5149 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5150 [1/1] (0.79ns)   --->   "%add_ln54_314 = add i11 %mul_ln39, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 5150 'add' 'add_ln54_314' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5151 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 5151 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5152 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 5152 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5153 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_132)   --->   "%mul_ln54_143 = mul i32 %sext_ln54_230, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5153 'mul' 'mul_ln54_143' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5154 [1/1] (0.00ns)   --->   "%shl_ln54_126 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_401, i17 0" [src/conv1.cpp:54]   --->   Operation 5154 'bitconcatenate' 'shl_ln54_126' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5155 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_132)   --->   "%sext_ln54_231 = sext i32 %mul_ln54_143" [src/conv1.cpp:54]   --->   Operation 5155 'sext' 'sext_ln54_231' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_132 = add i33 %shl_ln54_126, i33 %sext_ln54_231" [src/conv1.cpp:54]   --->   Operation 5156 'add' 'add_ln54_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5157 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_138 = add i33 %shl_ln54_132, i33 %sext_ln54_238" [src/conv1.cpp:54]   --->   Operation 5157 'add' 'add_ln54_138' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5158 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_139)   --->   "%mul_ln54_151 = mul i32 %sext_ln54_142, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5158 'mul' 'mul_ln54_151' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5159 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_138, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5159 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5160 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100" [src/conv1.cpp:54]   --->   Operation 5160 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5161 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109" [src/conv1.cpp:54]   --->   Operation 5161 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5162 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118" [src/conv1.cpp:54]   --->   Operation 5162 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5163 [1/1] (0.79ns)   --->   "%add_ln54_322 = add i11 %mul_ln54_250, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 5163 'add' 'add_ln54_322' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5164 [1/1] (0.79ns)   --->   "%add_ln54_323 = add i11 %mul_ln39, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 5164 'add' 'add_ln54_323' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5165 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_23, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5165 'store' 'store_ln57' <Predicate = (!tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_61 : Operation 5166 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit990" [src/conv1.cpp:57]   --->   Operation 5166 'br' 'br_ln57' <Predicate = (!tmp_258)> <Delay = 0.00>
ST_61 : Operation 5167 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_23, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5167 'store' 'store_ln57' <Predicate = (tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_61 : Operation 5168 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit990" [src/conv1.cpp:57]   --->   Operation 5168 'br' 'br_ln57' <Predicate = (tmp_258)> <Delay = 0.00>
ST_61 : Operation 5169 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_203)   --->   "%mul_ln54_223 = mul i32 %sext_ln54_230, i32 %sext_ln36_61" [src/conv1.cpp:54]   --->   Operation 5169 'mul' 'mul_ln54_223' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5170 [1/1] (0.00ns)   --->   "%shl_ln54_197 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_483, i17 0" [src/conv1.cpp:54]   --->   Operation 5170 'bitconcatenate' 'shl_ln54_197' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5171 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_203)   --->   "%sext_ln54_319 = sext i32 %mul_ln54_223" [src/conv1.cpp:54]   --->   Operation 5171 'sext' 'sext_ln54_319' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5172 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_203 = add i33 %shl_ln54_197, i33 %sext_ln54_319" [src/conv1.cpp:54]   --->   Operation 5172 'add' 'add_ln54_203' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5173 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_43" [src/conv1.cpp:54]   --->   Operation 5173 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5174 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_52" [src/conv1.cpp:54]   --->   Operation 5174 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5175 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_61" [src/conv1.cpp:54]   --->   Operation 5175 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_61 : Operation 5176 [1/1] (0.47ns)   --->   "%tmp_253 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_20, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_21, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 5176 'mux' 'tmp_253' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln54_320 = sext i16 %tmp_253" [src/conv1.cpp:54]   --->   Operation 5177 'sext' 'sext_ln54_320' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 5178 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_204)   --->   "%mul_ln54_224 = mul i32 %sext_ln54_320, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5178 'mul' 'mul_ln54_224' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_209 = add i33 %shl_ln54_203, i33 %sext_ln54_327" [src/conv1.cpp:54]   --->   Operation 5179 'add' 'add_ln54_209' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5180 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_210)   --->   "%mul_ln54_231 = mul i32 %sext_ln54_142, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 5180 'mul' 'mul_ln54_231' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 5181 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_209, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5181 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 2.95>
ST_62 : Operation 5182 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_68)   --->   "%mul_ln54_71 = mul i32 %sext_ln54_142, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5182 'mul' 'mul_ln54_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5183 [1/1] (0.00ns)   --->   "%shl_ln54_62 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_328, i17 0" [src/conv1.cpp:54]   --->   Operation 5183 'bitconcatenate' 'shl_ln54_62' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5184 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_68)   --->   "%sext_ln54_143 = sext i32 %mul_ln54_71" [src/conv1.cpp:54]   --->   Operation 5184 'sext' 'sext_ln54_143' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5185 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_68 = add i33 %shl_ln54_62, i33 %sext_ln54_143" [src/conv1.cpp:54]   --->   Operation 5185 'add' 'add_ln54_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5186 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_595" [src/conv1.cpp:54]   --->   Operation 5186 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5187 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_604" [src/conv1.cpp:54]   --->   Operation 5187 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5188 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_613" [src/conv1.cpp:54]   --->   Operation 5188 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5189 [1/1] (0.47ns)   --->   "%tmp_235 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_149, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_150, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_151, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 5189 'mux' 'tmp_235' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5190 [1/1] (0.00ns)   --->   "%zext_ln54_109 = zext i11 %add_ln54_314" [src/conv1.cpp:54]   --->   Operation 5190 'zext' 'zext_ln54_109' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5191 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 5191 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5192 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 5192 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5193 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 5193 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5194 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_132 = add i33 %shl_ln54_126, i33 %sext_ln54_231" [src/conv1.cpp:54]   --->   Operation 5194 'add' 'add_ln54_132' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5195 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_132, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5195 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5196 [1/1] (0.00ns)   --->   "%sext_ln57_30 = sext i16 %add_ln57_14" [src/conv1.cpp:57]   --->   Operation 5196 'sext' 'sext_ln57_30' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln57_31 = sext i16 %tmp_394" [src/conv1.cpp:57]   --->   Operation 5197 'sext' 'sext_ln57_31' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5198 [1/1] (0.85ns)   --->   "%sub_ln57_15 = sub i17 0, i17 %sext_ln57_30" [src/conv1.cpp:57]   --->   Operation 5198 'sub' 'sub_ln57_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5199 [1/1] (0.86ns)   --->   "%icmp_ln57_15 = icmp_eq  i17 %sext_ln57_31, i17 %sub_ln57_15" [src/conv1.cpp:57]   --->   Operation 5199 'icmp' 'icmp_ln57_15' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5200 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_15, void %if.end.i.i.1.6, void %if.then.i.i.1.6" [src/conv1.cpp:57]   --->   Operation 5200 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5201 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01071, void %V32.i.i25.i.i86.1.case.11072" [src/conv1.cpp:57]   --->   Operation 5201 'br' 'br_ln57' <Predicate = (icmp_ln57_15)> <Delay = 0.00>
ST_62 : Operation 5202 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5202 'store' 'store_ln57' <Predicate = (!tmp_172 & icmp_ln57_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_62 : Operation 5203 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1070" [src/conv1.cpp:57]   --->   Operation 5203 'br' 'br_ln57' <Predicate = (!tmp_172 & icmp_ln57_15)> <Delay = 0.00>
ST_62 : Operation 5204 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5204 'store' 'store_ln57' <Predicate = (tmp_172 & icmp_ln57_15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_62 : Operation 5205 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1070" [src/conv1.cpp:57]   --->   Operation 5205 'br' 'br_ln57' <Predicate = (tmp_172 & icmp_ln57_15)> <Delay = 0.00>
ST_62 : Operation 5206 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.6" [src/conv1.cpp:57]   --->   Operation 5206 'br' 'br_ln57' <Predicate = (icmp_ln57_15)> <Delay = 0.00>
ST_62 : Operation 5207 [1/1] (0.85ns)   --->   "%add_ln57_15 = add i16 %tmp_394, i16 %add_ln57_14" [src/conv1.cpp:57]   --->   Operation 5207 'add' 'add_ln57_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5208 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0918, void %V32.i.i25.i.i86.1.case.1919" [src/conv1.cpp:57]   --->   Operation 5208 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5209 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_139)   --->   "%mul_ln54_151 = mul i32 %sext_ln54_142, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5209 'mul' 'mul_ln54_151' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5210 [1/1] (0.00ns)   --->   "%shl_ln54_133 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_409, i17 0" [src/conv1.cpp:54]   --->   Operation 5210 'bitconcatenate' 'shl_ln54_133' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5211 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_139)   --->   "%sext_ln54_239 = sext i32 %mul_ln54_151" [src/conv1.cpp:54]   --->   Operation 5211 'sext' 'sext_ln54_239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5212 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_139 = add i33 %shl_ln54_133, i33 %sext_ln54_239" [src/conv1.cpp:54]   --->   Operation 5212 'add' 'add_ln54_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5213 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_100" [src/conv1.cpp:54]   --->   Operation 5213 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5214 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_109" [src/conv1.cpp:54]   --->   Operation 5214 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5215 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_118" [src/conv1.cpp:54]   --->   Operation 5215 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5216 [1/1] (0.47ns)   --->   "%tmp_244 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_73, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_74, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5216 'mux' 'tmp_244' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 5217 [1/1] (0.00ns)   --->   "%sext_ln54_240 = sext i16 %tmp_244" [src/conv1.cpp:54]   --->   Operation 5217 'sext' 'sext_ln54_240' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5218 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_140)   --->   "%mul_ln54_152 = mul i32 %sext_ln54_240, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5218 'mul' 'mul_ln54_152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5219 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101" [src/conv1.cpp:54]   --->   Operation 5219 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5220 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110" [src/conv1.cpp:54]   --->   Operation 5220 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5221 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119" [src/conv1.cpp:54]   --->   Operation 5221 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5222 [1/1] (0.00ns)   --->   "%zext_ln54_119 = zext i11 %add_ln54_322" [src/conv1.cpp:54]   --->   Operation 5222 'zext' 'zext_ln54_119' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5223 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 5223 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5224 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 5224 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5225 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 5225 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5226 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_203 = add i33 %shl_ln54_197, i33 %sext_ln54_319" [src/conv1.cpp:54]   --->   Operation 5226 'add' 'add_ln54_203' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5227 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_204)   --->   "%mul_ln54_224 = mul i32 %sext_ln54_320, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5227 'mul' 'mul_ln54_224' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5228 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_203, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5228 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5229 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_210)   --->   "%mul_ln54_231 = mul i32 %sext_ln54_142, i32 %sext_ln36_69" [src/conv1.cpp:54]   --->   Operation 5229 'mul' 'mul_ln54_231' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5230 [1/1] (0.00ns)   --->   "%shl_ln54_204 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_490, i17 0" [src/conv1.cpp:54]   --->   Operation 5230 'bitconcatenate' 'shl_ln54_204' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5231 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_210)   --->   "%sext_ln54_328 = sext i32 %mul_ln54_231" [src/conv1.cpp:54]   --->   Operation 5231 'sext' 'sext_ln54_328' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 5232 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_210 = add i33 %shl_ln54_204, i33 %sext_ln54_328" [src/conv1.cpp:54]   --->   Operation 5232 'add' 'add_ln54_210' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5233 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_211)   --->   "%mul_ln54_232 = mul i32 %sext_ln54_240, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5233 'mul' 'mul_ln54_232' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 5234 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44" [src/conv1.cpp:54]   --->   Operation 5234 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5235 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53" [src/conv1.cpp:54]   --->   Operation 5235 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_62 : Operation 5236 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62" [src/conv1.cpp:54]   --->   Operation 5236 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>

State 63 <SV = 62> <Delay = 2.95>
ST_63 : Operation 5237 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_68 = add i33 %shl_ln54_62, i33 %sext_ln54_143" [src/conv1.cpp:54]   --->   Operation 5237 'add' 'add_ln54_68' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5238 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_68, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5238 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5239 [1/1] (0.00ns)   --->   "%sext_ln57_14 = sext i16 %add_ln57_6" [src/conv1.cpp:57]   --->   Operation 5239 'sext' 'sext_ln57_14' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5240 [1/1] (0.00ns)   --->   "%sext_ln57_15 = sext i16 %tmp_329" [src/conv1.cpp:57]   --->   Operation 5240 'sext' 'sext_ln57_15' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5241 [1/1] (0.85ns)   --->   "%sub_ln57_7 = sub i17 0, i17 %sext_ln57_14" [src/conv1.cpp:57]   --->   Operation 5241 'sub' 'sub_ln57_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5242 [1/1] (0.86ns)   --->   "%icmp_ln57_7 = icmp_eq  i17 %sext_ln57_15, i17 %sub_ln57_7" [src/conv1.cpp:57]   --->   Operation 5242 'icmp' 'icmp_ln57_7' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5243 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_7, void %if.end.i.i.7, void %if.then.i.i.7" [src/conv1.cpp:57]   --->   Operation 5243 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5244 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01041, void %V32.i.i25.i.i86.case.11042" [src/conv1.cpp:57]   --->   Operation 5244 'br' 'br_ln57' <Predicate = (icmp_ln57_7)> <Delay = 0.00>
ST_63 : Operation 5245 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 5245 'store' 'store_ln57' <Predicate = (!tmp_161 & icmp_ln57_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_63 : Operation 5246 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1040" [src/conv1.cpp:57]   --->   Operation 5246 'br' 'br_ln57' <Predicate = (!tmp_161 & icmp_ln57_7)> <Delay = 0.00>
ST_63 : Operation 5247 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 5247 'store' 'store_ln57' <Predicate = (tmp_161 & icmp_ln57_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_63 : Operation 5248 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1040" [src/conv1.cpp:57]   --->   Operation 5248 'br' 'br_ln57' <Predicate = (tmp_161 & icmp_ln57_7)> <Delay = 0.00>
ST_63 : Operation 5249 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.7" [src/conv1.cpp:57]   --->   Operation 5249 'br' 'br_ln57' <Predicate = (icmp_ln57_7)> <Delay = 0.00>
ST_63 : Operation 5250 [1/1] (0.85ns)   --->   "%add_ln57_7 = add i16 %tmp_329, i16 %add_ln57_6" [src/conv1.cpp:57]   --->   Operation 5250 'add' 'add_ln57_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5251 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.0797, void %V32.i.i25.i.i86.case.1798" [src/conv1.cpp:57]   --->   Operation 5251 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5252 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5252 'store' 'store_ln57' <Predicate = (!tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_63 : Operation 5253 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit917" [src/conv1.cpp:57]   --->   Operation 5253 'br' 'br_ln57' <Predicate = (!tmp_172)> <Delay = 0.00>
ST_63 : Operation 5254 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_15, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5254 'store' 'store_ln57' <Predicate = (tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_63 : Operation 5255 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit917" [src/conv1.cpp:57]   --->   Operation 5255 'br' 'br_ln57' <Predicate = (tmp_172)> <Delay = 0.00>
ST_63 : Operation 5256 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_139 = add i33 %shl_ln54_133, i33 %sext_ln54_239" [src/conv1.cpp:54]   --->   Operation 5256 'add' 'add_ln54_139' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5257 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_140)   --->   "%mul_ln54_152 = mul i32 %sext_ln54_240, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5257 'mul' 'mul_ln54_152' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5258 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_139, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5258 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5259 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_101" [src/conv1.cpp:54]   --->   Operation 5259 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5260 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_110" [src/conv1.cpp:54]   --->   Operation 5260 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5261 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_119" [src/conv1.cpp:54]   --->   Operation 5261 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5262 [1/1] (0.47ns)   --->   "%tmp_245 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_69, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_70, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_71, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 5262 'mux' 'tmp_245' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5263 [1/1] (0.00ns)   --->   "%zext_ln54_120 = zext i11 %add_ln54_323" [src/conv1.cpp:54]   --->   Operation 5263 'zext' 'zext_ln54_120' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5264 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 5264 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5265 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 5265 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5266 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 5266 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5267 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_204)   --->   "%mul_ln54_224 = mul i32 %sext_ln54_320, i32 %sext_ln36_62" [src/conv1.cpp:54]   --->   Operation 5267 'mul' 'mul_ln54_224' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5268 [1/1] (0.00ns)   --->   "%shl_ln54_198 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_484, i17 0" [src/conv1.cpp:54]   --->   Operation 5268 'bitconcatenate' 'shl_ln54_198' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5269 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_204)   --->   "%sext_ln54_321 = sext i32 %mul_ln54_224" [src/conv1.cpp:54]   --->   Operation 5269 'sext' 'sext_ln54_321' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_204 = add i33 %shl_ln54_198, i33 %sext_ln54_321" [src/conv1.cpp:54]   --->   Operation 5270 'add' 'add_ln54_204' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_210 = add i33 %shl_ln54_204, i33 %sext_ln54_328" [src/conv1.cpp:54]   --->   Operation 5271 'add' 'add_ln54_210' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5272 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_211)   --->   "%mul_ln54_232 = mul i32 %sext_ln54_240, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5272 'mul' 'mul_ln54_232' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_210, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5273 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5274 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_44" [src/conv1.cpp:54]   --->   Operation 5274 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5275 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_53" [src/conv1.cpp:54]   --->   Operation 5275 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5276 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_62" [src/conv1.cpp:54]   --->   Operation 5276 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5277 [1/1] (0.47ns)   --->   "%tmp_254 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_17, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_18, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 5277 'mux' 'tmp_254' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 5278 [1/1] (0.00ns)   --->   "%sext_ln54_330 = sext i16 %tmp_254" [src/conv1.cpp:54]   --->   Operation 5278 'sext' 'sext_ln54_330' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 5279 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_212)   --->   "%mul_ln54_233 = mul i32 %sext_ln54_330, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5279 'mul' 'mul_ln54_233' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 5280 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45" [src/conv1.cpp:54]   --->   Operation 5280 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5281 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54" [src/conv1.cpp:54]   --->   Operation 5281 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_63 : Operation 5282 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63" [src/conv1.cpp:54]   --->   Operation 5282 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>

State 64 <SV = 63> <Delay = 2.95>
ST_64 : Operation 5283 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_7, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 5283 'store' 'store_ln57' <Predicate = (!tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_64 : Operation 5284 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit796" [src/conv1.cpp:57]   --->   Operation 5284 'br' 'br_ln57' <Predicate = (!tmp_161)> <Delay = 0.00>
ST_64 : Operation 5285 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_7, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 5285 'store' 'store_ln57' <Predicate = (tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_64 : Operation 5286 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit796" [src/conv1.cpp:57]   --->   Operation 5286 'br' 'br_ln57' <Predicate = (tmp_161)> <Delay = 0.00>
ST_64 : Operation 5287 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_140)   --->   "%mul_ln54_152 = mul i32 %sext_ln54_240, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5287 'mul' 'mul_ln54_152' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5288 [1/1] (0.00ns)   --->   "%shl_ln54_134 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_411, i17 0" [src/conv1.cpp:54]   --->   Operation 5288 'bitconcatenate' 'shl_ln54_134' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5289 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_140)   --->   "%sext_ln54_241 = sext i32 %mul_ln54_152" [src/conv1.cpp:54]   --->   Operation 5289 'sext' 'sext_ln54_241' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5290 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_140 = add i33 %shl_ln54_134, i33 %sext_ln54_241" [src/conv1.cpp:54]   --->   Operation 5290 'add' 'add_ln54_140' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5291 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_204 = add i33 %shl_ln54_198, i33 %sext_ln54_321" [src/conv1.cpp:54]   --->   Operation 5291 'add' 'add_ln54_204' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5292 [1/1] (0.00ns)   --->   "%tmp_466 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_204, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5292 'partselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5293 [1/1] (0.00ns)   --->   "%sext_ln57_48 = sext i16 %add_ln57_23" [src/conv1.cpp:57]   --->   Operation 5293 'sext' 'sext_ln57_48' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln57_49 = sext i16 %tmp_466" [src/conv1.cpp:57]   --->   Operation 5294 'sext' 'sext_ln57_49' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5295 [1/1] (0.85ns)   --->   "%sub_ln57_24 = sub i17 0, i17 %sext_ln57_48" [src/conv1.cpp:57]   --->   Operation 5295 'sub' 'sub_ln57_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5296 [1/1] (0.86ns)   --->   "%icmp_ln57_24 = icmp_eq  i17 %sext_ln57_49, i17 %sub_ln57_24" [src/conv1.cpp:57]   --->   Operation 5296 'icmp' 'icmp_ln57_24' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5297 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_24, void %if.end.i.i.2.6, void %if.then.i.i.2.6" [src/conv1.cpp:57]   --->   Operation 5297 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5298 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01098, void %V32.i.i25.i.i86.2.case.11099" [src/conv1.cpp:57]   --->   Operation 5298 'br' 'br_ln57' <Predicate = (icmp_ln57_24)> <Delay = 0.00>
ST_64 : Operation 5299 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5299 'store' 'store_ln57' <Predicate = (!tmp_258 & icmp_ln57_24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_64 : Operation 5300 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1097" [src/conv1.cpp:57]   --->   Operation 5300 'br' 'br_ln57' <Predicate = (!tmp_258 & icmp_ln57_24)> <Delay = 0.00>
ST_64 : Operation 5301 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5301 'store' 'store_ln57' <Predicate = (tmp_258 & icmp_ln57_24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_64 : Operation 5302 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1097" [src/conv1.cpp:57]   --->   Operation 5302 'br' 'br_ln57' <Predicate = (tmp_258 & icmp_ln57_24)> <Delay = 0.00>
ST_64 : Operation 5303 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.6" [src/conv1.cpp:57]   --->   Operation 5303 'br' 'br_ln57' <Predicate = (icmp_ln57_24)> <Delay = 0.00>
ST_64 : Operation 5304 [1/1] (0.85ns)   --->   "%add_ln57_24 = add i16 %tmp_466, i16 %add_ln57_23" [src/conv1.cpp:57]   --->   Operation 5304 'add' 'add_ln57_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 5305 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01000, void %V32.i.i25.i.i86.2.case.11001" [src/conv1.cpp:57]   --->   Operation 5305 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5306 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_211)   --->   "%mul_ln54_232 = mul i32 %sext_ln54_240, i32 %sext_ln36_70" [src/conv1.cpp:54]   --->   Operation 5306 'mul' 'mul_ln54_232' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5307 [1/1] (0.00ns)   --->   "%shl_ln54_205 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_491, i17 0" [src/conv1.cpp:54]   --->   Operation 5307 'bitconcatenate' 'shl_ln54_205' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5308 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_211)   --->   "%sext_ln54_329 = sext i32 %mul_ln54_232" [src/conv1.cpp:54]   --->   Operation 5308 'sext' 'sext_ln54_329' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 5309 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_211 = add i33 %shl_ln54_205, i33 %sext_ln54_329" [src/conv1.cpp:54]   --->   Operation 5309 'add' 'add_ln54_211' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5310 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_212)   --->   "%mul_ln54_233 = mul i32 %sext_ln54_330, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5310 'mul' 'mul_ln54_233' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 5311 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_45" [src/conv1.cpp:54]   --->   Operation 5311 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_64 : Operation 5312 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_54" [src/conv1.cpp:54]   --->   Operation 5312 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_64 : Operation 5313 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15 = load i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_63" [src/conv1.cpp:54]   --->   Operation 5313 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2024> <RAM>
ST_64 : Operation 5314 [1/1] (0.47ns)   --->   "%tmp_255 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_13, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_14, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_15, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 5314 'mux' 'tmp_255' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.95>
ST_65 : Operation 5315 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_140 = add i33 %shl_ln54_134, i33 %sext_ln54_241" [src/conv1.cpp:54]   --->   Operation 5315 'add' 'add_ln54_140' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5316 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_140, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5316 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5317 [1/1] (0.00ns)   --->   "%sext_ln57_32 = sext i16 %add_ln57_15" [src/conv1.cpp:57]   --->   Operation 5317 'sext' 'sext_ln57_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5318 [1/1] (0.00ns)   --->   "%sext_ln57_33 = sext i16 %tmp_402" [src/conv1.cpp:57]   --->   Operation 5318 'sext' 'sext_ln57_33' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5319 [1/1] (0.85ns)   --->   "%sub_ln57_16 = sub i17 0, i17 %sext_ln57_32" [src/conv1.cpp:57]   --->   Operation 5319 'sub' 'sub_ln57_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5320 [1/1] (0.86ns)   --->   "%icmp_ln57_16 = icmp_eq  i17 %sext_ln57_33, i17 %sub_ln57_16" [src/conv1.cpp:57]   --->   Operation 5320 'icmp' 'icmp_ln57_16' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5321 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_16, void %if.end.i.i.1.7, void %if.then.i.i.1.7" [src/conv1.cpp:57]   --->   Operation 5321 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5322 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01068, void %V32.i.i25.i.i86.1.case.11069" [src/conv1.cpp:57]   --->   Operation 5322 'br' 'br_ln57' <Predicate = (icmp_ln57_16)> <Delay = 0.00>
ST_65 : Operation 5323 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5323 'store' 'store_ln57' <Predicate = (!tmp_172 & icmp_ln57_16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_65 : Operation 5324 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1067" [src/conv1.cpp:57]   --->   Operation 5324 'br' 'br_ln57' <Predicate = (!tmp_172 & icmp_ln57_16)> <Delay = 0.00>
ST_65 : Operation 5325 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5325 'store' 'store_ln57' <Predicate = (tmp_172 & icmp_ln57_16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_65 : Operation 5326 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1067" [src/conv1.cpp:57]   --->   Operation 5326 'br' 'br_ln57' <Predicate = (tmp_172 & icmp_ln57_16)> <Delay = 0.00>
ST_65 : Operation 5327 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.7" [src/conv1.cpp:57]   --->   Operation 5327 'br' 'br_ln57' <Predicate = (icmp_ln57_16)> <Delay = 0.00>
ST_65 : Operation 5328 [1/1] (0.85ns)   --->   "%add_ln57_16 = add i16 %tmp_402, i16 %add_ln57_15" [src/conv1.cpp:57]   --->   Operation 5328 'add' 'add_ln57_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 5329 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.0927, void %V32.i.i25.i.i86.1.case.1928" [src/conv1.cpp:57]   --->   Operation 5329 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5330 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_24, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5330 'store' 'store_ln57' <Predicate = (!tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_65 : Operation 5331 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit999" [src/conv1.cpp:57]   --->   Operation 5331 'br' 'br_ln57' <Predicate = (!tmp_258)> <Delay = 0.00>
ST_65 : Operation 5332 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_24, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5332 'store' 'store_ln57' <Predicate = (tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_65 : Operation 5333 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit999" [src/conv1.cpp:57]   --->   Operation 5333 'br' 'br_ln57' <Predicate = (tmp_258)> <Delay = 0.00>
ST_65 : Operation 5334 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_211 = add i33 %shl_ln54_205, i33 %sext_ln54_329" [src/conv1.cpp:54]   --->   Operation 5334 'add' 'add_ln54_211' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5335 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_212)   --->   "%mul_ln54_233 = mul i32 %sext_ln54_330, i32 %sext_ln36_71" [src/conv1.cpp:54]   --->   Operation 5335 'mul' 'mul_ln54_233' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 5336 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_211, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5336 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5337 [1/1] (0.00ns)   --->   "%shl_ln54_206 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_492, i17 0" [src/conv1.cpp:54]   --->   Operation 5337 'bitconcatenate' 'shl_ln54_206' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5338 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_212)   --->   "%sext_ln54_331 = sext i32 %mul_ln54_233" [src/conv1.cpp:54]   --->   Operation 5338 'sext' 'sext_ln54_331' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 5339 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_212 = add i33 %shl_ln54_206, i33 %sext_ln54_331" [src/conv1.cpp:54]   --->   Operation 5339 'add' 'add_ln54_212' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 66 <SV = 65> <Delay = 2.95>
ST_66 : Operation 5340 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5340 'store' 'store_ln57' <Predicate = (!tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_66 : Operation 5341 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit926" [src/conv1.cpp:57]   --->   Operation 5341 'br' 'br_ln57' <Predicate = (!tmp_172)> <Delay = 0.00>
ST_66 : Operation 5342 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_16, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5342 'store' 'store_ln57' <Predicate = (tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_66 : Operation 5343 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit926" [src/conv1.cpp:57]   --->   Operation 5343 'br' 'br_ln57' <Predicate = (tmp_172)> <Delay = 0.00>
ST_66 : Operation 5344 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_212 = add i33 %shl_ln54_206, i33 %sext_ln54_331" [src/conv1.cpp:54]   --->   Operation 5344 'add' 'add_ln54_212' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 5345 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_212, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5345 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 5346 [1/1] (0.00ns)   --->   "%sext_ln57_50 = sext i16 %add_ln57_24" [src/conv1.cpp:57]   --->   Operation 5346 'sext' 'sext_ln57_50' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 5347 [1/1] (0.00ns)   --->   "%sext_ln57_51 = sext i16 %tmp_474" [src/conv1.cpp:57]   --->   Operation 5347 'sext' 'sext_ln57_51' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 5348 [1/1] (0.85ns)   --->   "%sub_ln57_25 = sub i17 0, i17 %sext_ln57_50" [src/conv1.cpp:57]   --->   Operation 5348 'sub' 'sub_ln57_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5349 [1/1] (0.86ns)   --->   "%icmp_ln57_25 = icmp_eq  i17 %sext_ln57_51, i17 %sub_ln57_25" [src/conv1.cpp:57]   --->   Operation 5349 'icmp' 'icmp_ln57_25' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5350 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_25, void %if.end.i.i.2.7, void %if.then.i.i.2.7" [src/conv1.cpp:57]   --->   Operation 5350 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 5351 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01095, void %V32.i.i25.i.i86.2.case.11096" [src/conv1.cpp:57]   --->   Operation 5351 'br' 'br_ln57' <Predicate = (icmp_ln57_25)> <Delay = 0.00>
ST_66 : Operation 5352 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5352 'store' 'store_ln57' <Predicate = (!tmp_258 & icmp_ln57_25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_66 : Operation 5353 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1094" [src/conv1.cpp:57]   --->   Operation 5353 'br' 'br_ln57' <Predicate = (!tmp_258 & icmp_ln57_25)> <Delay = 0.00>
ST_66 : Operation 5354 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5354 'store' 'store_ln57' <Predicate = (tmp_258 & icmp_ln57_25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_66 : Operation 5355 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1094" [src/conv1.cpp:57]   --->   Operation 5355 'br' 'br_ln57' <Predicate = (tmp_258 & icmp_ln57_25)> <Delay = 0.00>
ST_66 : Operation 5356 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.7" [src/conv1.cpp:57]   --->   Operation 5356 'br' 'br_ln57' <Predicate = (icmp_ln57_25)> <Delay = 0.00>
ST_66 : Operation 5357 [1/1] (0.85ns)   --->   "%add_ln57_25 = add i16 %tmp_474, i16 %add_ln57_24" [src/conv1.cpp:57]   --->   Operation 5357 'add' 'add_ln57_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 5358 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01009, void %V32.i.i25.i.i86.2.case.11010" [src/conv1.cpp:57]   --->   Operation 5358 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 1.23>
ST_67 : Operation 5359 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_25, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5359 'store' 'store_ln57' <Predicate = (!tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_67 : Operation 5360 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1008" [src/conv1.cpp:57]   --->   Operation 5360 'br' 'br_ln57' <Predicate = (!tmp_258)> <Delay = 0.00>
ST_67 : Operation 5361 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_25, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5361 'store' 'store_ln57' <Predicate = (tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_67 : Operation 5362 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1008" [src/conv1.cpp:57]   --->   Operation 5362 'br' 'br_ln57' <Predicate = (tmp_258)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 0.00>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 5638 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 5638 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.00>

State 72 <SV = 71> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.00>

State 74 <SV = 73> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.00>

State 77 <SV = 76> <Delay = 0.00>

State 78 <SV = 77> <Delay = 0.00>

State 79 <SV = 78> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.00>

State 81 <SV = 80> <Delay = 0.00>

State 82 <SV = 81> <Delay = 0.00>

State 83 <SV = 82> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.00>

State 85 <SV = 84> <Delay = 0.00>

State 86 <SV = 85> <Delay = 0.00>

State 87 <SV = 86> <Delay = 0.00>

State 88 <SV = 87> <Delay = 0.00>

State 89 <SV = 88> <Delay = 0.00>

State 90 <SV = 89> <Delay = 0.00>

State 91 <SV = 90> <Delay = 0.00>

State 92 <SV = 91> <Delay = 0.00>

State 93 <SV = 92> <Delay = 0.99>
ST_93 : Operation 5363 [1/1] (0.00ns)   --->   "%sext_ln36_73 = sext i16 %select_ln36_75" [src/conv1.cpp:36]   --->   Operation 5363 'sext' 'sext_ln36_73' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 5364 [1/1] (0.00ns)   --->   "%sext_ln54_146 = sext i16 %tmp_228" [src/conv1.cpp:54]   --->   Operation 5364 'sext' 'sext_ln54_146' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 5365 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_69)   --->   "%mul_ln54_73 = mul i32 %sext_ln54_146, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5365 'mul' 'mul_ln54_73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 93> <Delay = 0.99>
ST_94 : Operation 5366 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_69)   --->   "%mul_ln54_73 = mul i32 %sext_ln54_146, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5366 'mul' 'mul_ln54_73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 5367 [1/1] (0.00ns)   --->   "%sext_ln54_148 = sext i16 %tmp_229" [src/conv1.cpp:54]   --->   Operation 5367 'sext' 'sext_ln54_148' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 5368 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_141)   --->   "%mul_ln54_154 = mul i32 %sext_ln54_148, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5368 'mul' 'mul_ln54_154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 3.02>
ST_95 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln36_72 = sext i16 %select_ln36_74" [src/conv1.cpp:36]   --->   Operation 5369 'sext' 'sext_ln36_72' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5370 [1/1] (0.00ns)   --->   "%sext_ln54_144 = sext i16 %tmp_227" [src/conv1.cpp:54]   --->   Operation 5370 'sext' 'sext_ln54_144' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5371 [1/1] (2.38ns)   --->   "%mul_ln54_72 = mul i32 %sext_ln54_144, i32 %sext_ln36_72" [src/conv1.cpp:54]   --->   Operation 5371 'mul' 'mul_ln54_72' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5372 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_72, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 5372 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5373 [1/1] (0.00ns)   --->   "%shl_ln54_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_330, i17 0" [src/conv1.cpp:54]   --->   Operation 5373 'bitconcatenate' 'shl_ln54_63' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5374 [1/1] (0.00ns)   --->   "%sext_ln54_145 = sext i32 %shl_ln54_63" [src/conv1.cpp:54]   --->   Operation 5374 'sext' 'sext_ln54_145' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5375 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_69)   --->   "%mul_ln54_73 = mul i32 %sext_ln54_146, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5375 'mul' 'mul_ln54_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 5376 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_69)   --->   "%sext_ln54_147 = sext i32 %mul_ln54_73" [src/conv1.cpp:54]   --->   Operation 5376 'sext' 'sext_ln54_147' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5377 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_69 = add i33 %sext_ln54_145, i33 %sext_ln54_147" [src/conv1.cpp:54]   --->   Operation 5377 'add' 'add_ln54_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 5378 [1/1] (0.00ns)   --->   "%sext_ln54_150 = sext i16 %tmp_230" [src/conv1.cpp:54]   --->   Operation 5378 'sext' 'sext_ln54_150' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 5379 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_141)   --->   "%mul_ln54_154 = mul i32 %sext_ln54_148, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5379 'mul' 'mul_ln54_154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 5380 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_213)   --->   "%mul_ln54_235 = mul i32 %sext_ln54_150, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5380 'mul' 'mul_ln54_235' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 3.02>
ST_96 : Operation 5381 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_69 = add i33 %sext_ln54_145, i33 %sext_ln54_147" [src/conv1.cpp:54]   --->   Operation 5381 'add' 'add_ln54_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 5382 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_69, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5382 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 5383 [1/1] (2.38ns)   --->   "%mul_ln54_153 = mul i32 %sext_ln54_146, i32 %sext_ln36_72" [src/conv1.cpp:54]   --->   Operation 5383 'mul' 'mul_ln54_153' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 5384 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_141)   --->   "%mul_ln54_154 = mul i32 %sext_ln54_148, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5384 'mul' 'mul_ln54_154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 5385 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_153, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 5385 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 5386 [1/1] (0.00ns)   --->   "%shl_ln54_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_412, i17 0" [src/conv1.cpp:54]   --->   Operation 5386 'bitconcatenate' 'shl_ln54_135' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 5387 [1/1] (0.00ns)   --->   "%sext_ln54_242 = sext i32 %shl_ln54_135" [src/conv1.cpp:54]   --->   Operation 5387 'sext' 'sext_ln54_242' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 5388 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_141)   --->   "%sext_ln54_243 = sext i32 %mul_ln54_154" [src/conv1.cpp:54]   --->   Operation 5388 'sext' 'sext_ln54_243' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 5389 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_141 = add i33 %sext_ln54_242, i33 %sext_ln54_243" [src/conv1.cpp:54]   --->   Operation 5389 'add' 'add_ln54_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 5390 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_213)   --->   "%mul_ln54_235 = mul i32 %sext_ln54_150, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5390 'mul' 'mul_ln54_235' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 3.02>
ST_97 : Operation 5391 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_141 = add i33 %sext_ln54_242, i33 %sext_ln54_243" [src/conv1.cpp:54]   --->   Operation 5391 'add' 'add_ln54_141' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 5392 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_141, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5392 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 5393 [1/1] (2.38ns)   --->   "%mul_ln54_234 = mul i32 %sext_ln54_148, i32 %sext_ln36_72" [src/conv1.cpp:54]   --->   Operation 5393 'mul' 'mul_ln54_234' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 5394 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_213)   --->   "%mul_ln54_235 = mul i32 %sext_ln54_150, i32 %sext_ln36_73" [src/conv1.cpp:54]   --->   Operation 5394 'mul' 'mul_ln54_235' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 5395 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %mul_ln54_234, i32 17, i32 31" [src/conv1.cpp:54]   --->   Operation 5395 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 5396 [1/1] (0.00ns)   --->   "%shl_ln54_207 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_493, i17 0" [src/conv1.cpp:54]   --->   Operation 5396 'bitconcatenate' 'shl_ln54_207' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln54_332 = sext i32 %shl_ln54_207" [src/conv1.cpp:54]   --->   Operation 5397 'sext' 'sext_ln54_332' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 5398 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_213)   --->   "%sext_ln54_333 = sext i32 %mul_ln54_235" [src/conv1.cpp:54]   --->   Operation 5398 'sext' 'sext_ln54_333' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 5399 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_213 = add i33 %sext_ln54_332, i33 %sext_ln54_333" [src/conv1.cpp:54]   --->   Operation 5399 'add' 'add_ln54_213' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 97> <Delay = 0.99>
ST_98 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln36_74 = sext i16 %select_ln36_76" [src/conv1.cpp:36]   --->   Operation 5400 'sext' 'sext_ln36_74' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 5401 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_70)   --->   "%mul_ln54_74 = mul i32 %sext_ln54_148, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5401 'mul' 'mul_ln54_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 5402 [1/1] (0.00ns)   --->   "%sext_ln54_152 = sext i16 %tmp_231" [src/conv1.cpp:54]   --->   Operation 5402 'sext' 'sext_ln54_152' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 5403 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_142)   --->   "%mul_ln54_155 = mul i32 %sext_ln54_150, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5403 'mul' 'mul_ln54_155' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 5404 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_213 = add i33 %sext_ln54_332, i33 %sext_ln54_333" [src/conv1.cpp:54]   --->   Operation 5404 'add' 'add_ln54_213' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 5405 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_214)   --->   "%mul_ln54_236 = mul i32 %sext_ln54_152, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5405 'mul' 'mul_ln54_236' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 5406 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_213, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5406 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>

State 99 <SV = 98> <Delay = 0.99>
ST_99 : Operation 5407 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_70)   --->   "%mul_ln54_74 = mul i32 %sext_ln54_148, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5407 'mul' 'mul_ln54_74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 5408 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_142)   --->   "%mul_ln54_155 = mul i32 %sext_ln54_150, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5408 'mul' 'mul_ln54_155' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 5409 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_214)   --->   "%mul_ln54_236 = mul i32 %sext_ln54_152, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5409 'mul' 'mul_ln54_236' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 0.99>
ST_100 : Operation 5410 [1/1] (0.00ns)   --->   "%sext_ln36_75 = sext i16 %select_ln36_77" [src/conv1.cpp:36]   --->   Operation 5410 'sext' 'sext_ln36_75' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5411 [1/1] (0.00ns)   --->   "%shl_ln54_64 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_331, i17 0" [src/conv1.cpp:54]   --->   Operation 5411 'bitconcatenate' 'shl_ln54_64' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5412 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_70)   --->   "%mul_ln54_74 = mul i32 %sext_ln54_148, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5412 'mul' 'mul_ln54_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 5413 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_70)   --->   "%sext_ln54_149 = sext i32 %mul_ln54_74" [src/conv1.cpp:54]   --->   Operation 5413 'sext' 'sext_ln54_149' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5414 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_70 = add i33 %shl_ln54_64, i33 %sext_ln54_149" [src/conv1.cpp:54]   --->   Operation 5414 'add' 'add_ln54_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 5415 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_71)   --->   "%mul_ln54_75 = mul i32 %sext_ln54_150, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5415 'mul' 'mul_ln54_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 5416 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_142)   --->   "%mul_ln54_155 = mul i32 %sext_ln54_150, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5416 'mul' 'mul_ln54_155' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 5417 [1/1] (0.00ns)   --->   "%shl_ln54_136 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_413, i17 0" [src/conv1.cpp:54]   --->   Operation 5417 'bitconcatenate' 'shl_ln54_136' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5418 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_142)   --->   "%sext_ln54_244 = sext i32 %mul_ln54_155" [src/conv1.cpp:54]   --->   Operation 5418 'sext' 'sext_ln54_244' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5419 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_142 = add i33 %shl_ln54_136, i33 %sext_ln54_244" [src/conv1.cpp:54]   --->   Operation 5419 'add' 'add_ln54_142' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 5420 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_214)   --->   "%mul_ln54_236 = mul i32 %sext_ln54_152, i32 %sext_ln36_74" [src/conv1.cpp:54]   --->   Operation 5420 'mul' 'mul_ln54_236' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 5421 [1/1] (0.00ns)   --->   "%shl_ln54_208 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_494, i17 0" [src/conv1.cpp:54]   --->   Operation 5421 'bitconcatenate' 'shl_ln54_208' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5422 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_214)   --->   "%sext_ln54_334 = sext i32 %mul_ln54_236" [src/conv1.cpp:54]   --->   Operation 5422 'sext' 'sext_ln54_334' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5423 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_214 = add i33 %shl_ln54_208, i33 %sext_ln54_334" [src/conv1.cpp:54]   --->   Operation 5423 'add' 'add_ln54_214' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 0.99>
ST_101 : Operation 5424 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_70 = add i33 %shl_ln54_64, i33 %sext_ln54_149" [src/conv1.cpp:54]   --->   Operation 5424 'add' 'add_ln54_70' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 5425 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_70, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5425 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5426 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_71)   --->   "%mul_ln54_75 = mul i32 %sext_ln54_150, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5426 'mul' 'mul_ln54_75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 5427 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_142 = add i33 %shl_ln54_136, i33 %sext_ln54_244" [src/conv1.cpp:54]   --->   Operation 5427 'add' 'add_ln54_142' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 5428 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_142, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5428 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5429 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_214 = add i33 %shl_ln54_208, i33 %sext_ln54_334" [src/conv1.cpp:54]   --->   Operation 5429 'add' 'add_ln54_214' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 5430 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_214, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5430 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>

State 102 <SV = 101> <Delay = 0.64>
ST_102 : Operation 5431 [1/1] (0.00ns)   --->   "%shl_ln54_65 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_332, i17 0" [src/conv1.cpp:54]   --->   Operation 5431 'bitconcatenate' 'shl_ln54_65' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5432 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_71)   --->   "%mul_ln54_75 = mul i32 %sext_ln54_150, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5432 'mul' 'mul_ln54_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 5433 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_71)   --->   "%sext_ln54_151 = sext i32 %mul_ln54_75" [src/conv1.cpp:54]   --->   Operation 5433 'sext' 'sext_ln54_151' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5434 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_71 = add i33 %shl_ln54_65, i33 %sext_ln54_151" [src/conv1.cpp:54]   --->   Operation 5434 'add' 'add_ln54_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 102> <Delay = 0.64>
ST_103 : Operation 5435 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_71 = add i33 %shl_ln54_65, i33 %sext_ln54_151" [src/conv1.cpp:54]   --->   Operation 5435 'add' 'add_ln54_71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 5436 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_71, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5436 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>

State 104 <SV = 103> <Delay = 0.99>
ST_104 : Operation 5437 [1/1] (0.00ns)   --->   "%sext_ln54_154 = sext i16 %tmp_232" [src/conv1.cpp:54]   --->   Operation 5437 'sext' 'sext_ln54_154' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5438 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_143)   --->   "%mul_ln54_156 = mul i32 %sext_ln54_152, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5438 'mul' 'mul_ln54_156' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 5439 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_215)   --->   "%mul_ln54_237 = mul i32 %sext_ln54_154, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5439 'mul' 'mul_ln54_237' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 104> <Delay = 0.99>
ST_105 : Operation 5440 [1/1] (0.00ns)   --->   "%sext_ln36_76 = sext i16 %select_ln36_78" [src/conv1.cpp:36]   --->   Operation 5440 'sext' 'sext_ln36_76' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5441 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_72)   --->   "%mul_ln54_76 = mul i32 %sext_ln54_152, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5441 'mul' 'mul_ln54_76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 5442 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_143)   --->   "%mul_ln54_156 = mul i32 %sext_ln54_152, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5442 'mul' 'mul_ln54_156' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 5443 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_215)   --->   "%mul_ln54_237 = mul i32 %sext_ln54_154, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5443 'mul' 'mul_ln54_237' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 105> <Delay = 0.99>
ST_106 : Operation 5444 [1/1] (0.00ns)   --->   "%sext_ln36_77 = sext i16 %select_ln36_79" [src/conv1.cpp:36]   --->   Operation 5444 'sext' 'sext_ln36_77' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5445 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_72)   --->   "%mul_ln54_76 = mul i32 %sext_ln54_152, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5445 'mul' 'mul_ln54_76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5446 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_73)   --->   "%mul_ln54_77 = mul i32 %sext_ln54_154, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5446 'mul' 'mul_ln54_77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5447 [1/1] (0.00ns)   --->   "%sext_ln54_156 = sext i16 %tmp_233" [src/conv1.cpp:54]   --->   Operation 5447 'sext' 'sext_ln54_156' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5448 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_143)   --->   "%mul_ln54_156 = mul i32 %sext_ln54_152, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5448 'mul' 'mul_ln54_156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5449 [1/1] (0.00ns)   --->   "%shl_ln54_137 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_414, i17 0" [src/conv1.cpp:54]   --->   Operation 5449 'bitconcatenate' 'shl_ln54_137' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5450 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_143)   --->   "%sext_ln54_245 = sext i32 %mul_ln54_156" [src/conv1.cpp:54]   --->   Operation 5450 'sext' 'sext_ln54_245' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5451 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_143 = add i33 %shl_ln54_137, i33 %sext_ln54_245" [src/conv1.cpp:54]   --->   Operation 5451 'add' 'add_ln54_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5452 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_144)   --->   "%mul_ln54_157 = mul i32 %sext_ln54_154, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5452 'mul' 'mul_ln54_157' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5453 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_215)   --->   "%mul_ln54_237 = mul i32 %sext_ln54_154, i32 %sext_ln36_75" [src/conv1.cpp:54]   --->   Operation 5453 'mul' 'mul_ln54_237' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5454 [1/1] (0.00ns)   --->   "%shl_ln54_209 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_495, i17 0" [src/conv1.cpp:54]   --->   Operation 5454 'bitconcatenate' 'shl_ln54_209' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5455 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_215)   --->   "%sext_ln54_335 = sext i32 %mul_ln54_237" [src/conv1.cpp:54]   --->   Operation 5455 'sext' 'sext_ln54_335' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5456 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_215 = add i33 %shl_ln54_209, i33 %sext_ln54_335" [src/conv1.cpp:54]   --->   Operation 5456 'add' 'add_ln54_215' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 5457 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_216)   --->   "%mul_ln54_238 = mul i32 %sext_ln54_156, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5457 'mul' 'mul_ln54_238' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 107 <SV = 106> <Delay = 0.99>
ST_107 : Operation 5458 [1/1] (0.00ns)   --->   "%shl_ln54_66 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_333, i17 0" [src/conv1.cpp:54]   --->   Operation 5458 'bitconcatenate' 'shl_ln54_66' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5459 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_72)   --->   "%mul_ln54_76 = mul i32 %sext_ln54_152, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5459 'mul' 'mul_ln54_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5460 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_72)   --->   "%sext_ln54_153 = sext i32 %mul_ln54_76" [src/conv1.cpp:54]   --->   Operation 5460 'sext' 'sext_ln54_153' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5461 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_72 = add i33 %shl_ln54_66, i33 %sext_ln54_153" [src/conv1.cpp:54]   --->   Operation 5461 'add' 'add_ln54_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5462 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_73)   --->   "%mul_ln54_77 = mul i32 %sext_ln54_154, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5462 'mul' 'mul_ln54_77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5463 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_143 = add i33 %shl_ln54_137, i33 %sext_ln54_245" [src/conv1.cpp:54]   --->   Operation 5463 'add' 'add_ln54_143' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5464 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_144)   --->   "%mul_ln54_157 = mul i32 %sext_ln54_154, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5464 'mul' 'mul_ln54_157' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5465 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_143, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5465 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5466 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_215 = add i33 %shl_ln54_209, i33 %sext_ln54_335" [src/conv1.cpp:54]   --->   Operation 5466 'add' 'add_ln54_215' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5467 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_216)   --->   "%mul_ln54_238 = mul i32 %sext_ln54_156, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5467 'mul' 'mul_ln54_238' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 5468 [1/1] (0.00ns)   --->   "%tmp_496 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_215, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5468 'partselect' 'tmp_496' <Predicate = true> <Delay = 0.00>

State 108 <SV = 107> <Delay = 1.29>
ST_108 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln36_78 = sext i16 %select_ln36_80" [src/conv1.cpp:36]   --->   Operation 5469 'sext' 'sext_ln36_78' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5470 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_72 = add i33 %shl_ln54_66, i33 %sext_ln54_153" [src/conv1.cpp:54]   --->   Operation 5470 'add' 'add_ln54_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5471 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_72, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5471 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5472 [1/1] (0.00ns)   --->   "%shl_ln54_67 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_334, i17 0" [src/conv1.cpp:54]   --->   Operation 5472 'bitconcatenate' 'shl_ln54_67' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5473 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_73)   --->   "%mul_ln54_77 = mul i32 %sext_ln54_154, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5473 'mul' 'mul_ln54_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5474 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_73)   --->   "%sext_ln54_155 = sext i32 %mul_ln54_77" [src/conv1.cpp:54]   --->   Operation 5474 'sext' 'sext_ln54_155' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5475 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_73 = add i33 %shl_ln54_67, i33 %sext_ln54_155" [src/conv1.cpp:54]   --->   Operation 5475 'add' 'add_ln54_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5476 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_74)   --->   "%mul_ln54_78 = mul i32 %sext_ln54_156, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5476 'mul' 'mul_ln54_78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5477 [1/1] (0.00ns)   --->   "%sext_ln54_158 = sext i16 %tmp_234" [src/conv1.cpp:54]   --->   Operation 5477 'sext' 'sext_ln54_158' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5478 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_144)   --->   "%mul_ln54_157 = mul i32 %sext_ln54_154, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5478 'mul' 'mul_ln54_157' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5479 [1/1] (0.00ns)   --->   "%shl_ln54_138 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_415, i17 0" [src/conv1.cpp:54]   --->   Operation 5479 'bitconcatenate' 'shl_ln54_138' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5480 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_144)   --->   "%sext_ln54_246 = sext i32 %mul_ln54_157" [src/conv1.cpp:54]   --->   Operation 5480 'sext' 'sext_ln54_246' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5481 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_144 = add i33 %shl_ln54_138, i33 %sext_ln54_246" [src/conv1.cpp:54]   --->   Operation 5481 'add' 'add_ln54_144' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5482 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_145)   --->   "%mul_ln54_158 = mul i32 %sext_ln54_156, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5482 'mul' 'mul_ln54_158' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5483 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_216)   --->   "%mul_ln54_238 = mul i32 %sext_ln54_156, i32 %sext_ln36_76" [src/conv1.cpp:54]   --->   Operation 5483 'mul' 'mul_ln54_238' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5484 [1/1] (0.00ns)   --->   "%shl_ln54_210 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_496, i17 0" [src/conv1.cpp:54]   --->   Operation 5484 'bitconcatenate' 'shl_ln54_210' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5485 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_216)   --->   "%sext_ln54_336 = sext i32 %mul_ln54_238" [src/conv1.cpp:54]   --->   Operation 5485 'sext' 'sext_ln54_336' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5486 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_216 = add i33 %shl_ln54_210, i33 %sext_ln54_336" [src/conv1.cpp:54]   --->   Operation 5486 'add' 'add_ln54_216' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 5487 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_217)   --->   "%mul_ln54_239 = mul i32 %sext_ln54_158, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5487 'mul' 'mul_ln54_239' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 109 <SV = 108> <Delay = 0.99>
ST_109 : Operation 5488 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_73 = add i33 %shl_ln54_67, i33 %sext_ln54_155" [src/conv1.cpp:54]   --->   Operation 5488 'add' 'add_ln54_73' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5489 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_73, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5489 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5490 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_74)   --->   "%mul_ln54_78 = mul i32 %sext_ln54_156, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5490 'mul' 'mul_ln54_78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5491 [1/1] (0.00ns)   --->   "%sext_ln54_160 = sext i16 %tmp_235" [src/conv1.cpp:54]   --->   Operation 5491 'sext' 'sext_ln54_160' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5492 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_144 = add i33 %shl_ln54_138, i33 %sext_ln54_246" [src/conv1.cpp:54]   --->   Operation 5492 'add' 'add_ln54_144' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5493 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_145)   --->   "%mul_ln54_158 = mul i32 %sext_ln54_156, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5493 'mul' 'mul_ln54_158' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5494 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_144, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5494 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5495 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_146)   --->   "%mul_ln54_159 = mul i32 %sext_ln54_158, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5495 'mul' 'mul_ln54_159' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5496 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_216 = add i33 %shl_ln54_210, i33 %sext_ln54_336" [src/conv1.cpp:54]   --->   Operation 5496 'add' 'add_ln54_216' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5497 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_217)   --->   "%mul_ln54_239 = mul i32 %sext_ln54_158, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5497 'mul' 'mul_ln54_239' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 5498 [1/1] (0.00ns)   --->   "%tmp_497 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_216, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5498 'partselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5499 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_218)   --->   "%mul_ln54_240 = mul i32 %sext_ln54_160, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5499 'mul' 'mul_ln54_240' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 110 <SV = 109> <Delay = 0.99>
ST_110 : Operation 5500 [1/1] (0.00ns)   --->   "%sext_ln36_79 = sext i16 %select_ln36_81" [src/conv1.cpp:36]   --->   Operation 5500 'sext' 'sext_ln36_79' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5501 [1/1] (0.00ns)   --->   "%shl_ln54_68 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_335, i17 0" [src/conv1.cpp:54]   --->   Operation 5501 'bitconcatenate' 'shl_ln54_68' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5502 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_74)   --->   "%mul_ln54_78 = mul i32 %sext_ln54_156, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5502 'mul' 'mul_ln54_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5503 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_74)   --->   "%sext_ln54_157 = sext i32 %mul_ln54_78" [src/conv1.cpp:54]   --->   Operation 5503 'sext' 'sext_ln54_157' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5504 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_74 = add i33 %shl_ln54_68, i33 %sext_ln54_157" [src/conv1.cpp:54]   --->   Operation 5504 'add' 'add_ln54_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5505 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_75)   --->   "%mul_ln54_79 = mul i32 %sext_ln54_158, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5505 'mul' 'mul_ln54_79' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5506 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_145)   --->   "%mul_ln54_158 = mul i32 %sext_ln54_156, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5506 'mul' 'mul_ln54_158' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5507 [1/1] (0.00ns)   --->   "%shl_ln54_139 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_416, i17 0" [src/conv1.cpp:54]   --->   Operation 5507 'bitconcatenate' 'shl_ln54_139' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5508 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_145)   --->   "%sext_ln54_247 = sext i32 %mul_ln54_158" [src/conv1.cpp:54]   --->   Operation 5508 'sext' 'sext_ln54_247' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5509 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_145 = add i33 %shl_ln54_139, i33 %sext_ln54_247" [src/conv1.cpp:54]   --->   Operation 5509 'add' 'add_ln54_145' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5510 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_146)   --->   "%mul_ln54_159 = mul i32 %sext_ln54_158, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5510 'mul' 'mul_ln54_159' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5511 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_147)   --->   "%mul_ln54_160 = mul i32 %sext_ln54_160, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5511 'mul' 'mul_ln54_160' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5512 [1/1] (0.00ns)   --->   "%sext_ln54_250 = sext i16 %tmp_245" [src/conv1.cpp:54]   --->   Operation 5512 'sext' 'sext_ln54_250' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5513 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_217)   --->   "%mul_ln54_239 = mul i32 %sext_ln54_158, i32 %sext_ln36_77" [src/conv1.cpp:54]   --->   Operation 5513 'mul' 'mul_ln54_239' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5514 [1/1] (0.00ns)   --->   "%shl_ln54_211 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_497, i17 0" [src/conv1.cpp:54]   --->   Operation 5514 'bitconcatenate' 'shl_ln54_211' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5515 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_217)   --->   "%sext_ln54_337 = sext i32 %mul_ln54_239" [src/conv1.cpp:54]   --->   Operation 5515 'sext' 'sext_ln54_337' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5516 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_217 = add i33 %shl_ln54_211, i33 %sext_ln54_337" [src/conv1.cpp:54]   --->   Operation 5516 'add' 'add_ln54_217' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5517 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_218)   --->   "%mul_ln54_240 = mul i32 %sext_ln54_160, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5517 'mul' 'mul_ln54_240' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5518 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_219)   --->   "%mul_ln54_241 = mul i32 %sext_ln54_250, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5518 'mul' 'mul_ln54_241' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 110> <Delay = 1.29>
ST_111 : Operation 5519 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 5519 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5520 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10200, i64 10200, i64 10200"   --->   Operation 5520 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5521 [1/1] (0.00ns)   --->   "%sext_ln36_80 = sext i16 %select_ln36_82" [src/conv1.cpp:36]   --->   Operation 5521 'sext' 'sext_ln36_80' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5522 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 5522 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5523 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 51, i32 0, i32 0, i32 0, void @empty_21" [src/conv1.cpp:42]   --->   Operation 5523 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5524 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv1.cpp:40]   --->   Operation 5524 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5525 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_74 = add i33 %shl_ln54_68, i33 %sext_ln54_157" [src/conv1.cpp:54]   --->   Operation 5525 'add' 'add_ln54_74' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5526 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_74, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5526 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5527 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_75)   --->   "%mul_ln54_79 = mul i32 %sext_ln54_158, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5527 'mul' 'mul_ln54_79' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5528 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_76)   --->   "%mul_ln54_80 = mul i32 %sext_ln54_160, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5528 'mul' 'mul_ln54_80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5529 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_145 = add i33 %shl_ln54_139, i33 %sext_ln54_247" [src/conv1.cpp:54]   --->   Operation 5529 'add' 'add_ln54_145' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5530 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_146)   --->   "%mul_ln54_159 = mul i32 %sext_ln54_158, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5530 'mul' 'mul_ln54_159' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5531 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_145, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5531 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5532 [1/1] (0.00ns)   --->   "%shl_ln54_140 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_417, i17 0" [src/conv1.cpp:54]   --->   Operation 5532 'bitconcatenate' 'shl_ln54_140' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5533 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_146)   --->   "%sext_ln54_248 = sext i32 %mul_ln54_159" [src/conv1.cpp:54]   --->   Operation 5533 'sext' 'sext_ln54_248' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5534 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_146 = add i33 %shl_ln54_140, i33 %sext_ln54_248" [src/conv1.cpp:54]   --->   Operation 5534 'add' 'add_ln54_146' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5535 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_147)   --->   "%mul_ln54_160 = mul i32 %sext_ln54_160, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5535 'mul' 'mul_ln54_160' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5536 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_148)   --->   "%mul_ln54_161 = mul i32 %sext_ln54_250, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5536 'mul' 'mul_ln54_161' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5537 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_217 = add i33 %shl_ln54_211, i33 %sext_ln54_337" [src/conv1.cpp:54]   --->   Operation 5537 'add' 'add_ln54_217' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5538 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_218)   --->   "%mul_ln54_240 = mul i32 %sext_ln54_160, i32 %sext_ln36_78" [src/conv1.cpp:54]   --->   Operation 5538 'mul' 'mul_ln54_240' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5539 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_217, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5539 'partselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5540 [1/1] (0.00ns)   --->   "%shl_ln54_212 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_498, i17 0" [src/conv1.cpp:54]   --->   Operation 5540 'bitconcatenate' 'shl_ln54_212' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5541 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_218)   --->   "%sext_ln54_338 = sext i32 %mul_ln54_240" [src/conv1.cpp:54]   --->   Operation 5541 'sext' 'sext_ln54_338' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5542 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_218 = add i33 %shl_ln54_212, i33 %sext_ln54_338" [src/conv1.cpp:54]   --->   Operation 5542 'add' 'add_ln54_218' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5543 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_219)   --->   "%mul_ln54_241 = mul i32 %sext_ln54_250, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5543 'mul' 'mul_ln54_241' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 111> <Delay = 1.29>
ST_112 : Operation 5544 [1/1] (0.00ns)   --->   "%shl_ln54_69 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_336, i17 0" [src/conv1.cpp:54]   --->   Operation 5544 'bitconcatenate' 'shl_ln54_69' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5545 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_75)   --->   "%mul_ln54_79 = mul i32 %sext_ln54_158, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5545 'mul' 'mul_ln54_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5546 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_75)   --->   "%sext_ln54_159 = sext i32 %mul_ln54_79" [src/conv1.cpp:54]   --->   Operation 5546 'sext' 'sext_ln54_159' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5547 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_75 = add i33 %shl_ln54_69, i33 %sext_ln54_159" [src/conv1.cpp:54]   --->   Operation 5547 'add' 'add_ln54_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5548 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_76)   --->   "%mul_ln54_80 = mul i32 %sext_ln54_160, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5548 'mul' 'mul_ln54_80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5549 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_146 = add i33 %shl_ln54_140, i33 %sext_ln54_248" [src/conv1.cpp:54]   --->   Operation 5549 'add' 'add_ln54_146' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5550 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_147)   --->   "%mul_ln54_160 = mul i32 %sext_ln54_160, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5550 'mul' 'mul_ln54_160' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5551 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_146, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5551 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5552 [1/1] (0.00ns)   --->   "%shl_ln54_141 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_419, i17 0" [src/conv1.cpp:54]   --->   Operation 5552 'bitconcatenate' 'shl_ln54_141' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5553 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_147)   --->   "%sext_ln54_249 = sext i32 %mul_ln54_160" [src/conv1.cpp:54]   --->   Operation 5553 'sext' 'sext_ln54_249' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5554 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_147 = add i33 %shl_ln54_141, i33 %sext_ln54_249" [src/conv1.cpp:54]   --->   Operation 5554 'add' 'add_ln54_147' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5555 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_148)   --->   "%mul_ln54_161 = mul i32 %sext_ln54_250, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5555 'mul' 'mul_ln54_161' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5556 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_218 = add i33 %shl_ln54_212, i33 %sext_ln54_338" [src/conv1.cpp:54]   --->   Operation 5556 'add' 'add_ln54_218' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5557 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_219)   --->   "%mul_ln54_241 = mul i32 %sext_ln54_250, i32 %sext_ln36_79" [src/conv1.cpp:54]   --->   Operation 5557 'mul' 'mul_ln54_241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5558 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_218, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5558 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5559 [1/1] (0.00ns)   --->   "%shl_ln54_213 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_499, i17 0" [src/conv1.cpp:54]   --->   Operation 5559 'bitconcatenate' 'shl_ln54_213' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5560 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_219)   --->   "%sext_ln54_339 = sext i32 %mul_ln54_241" [src/conv1.cpp:54]   --->   Operation 5560 'sext' 'sext_ln54_339' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5561 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_219 = add i33 %shl_ln54_213, i33 %sext_ln54_339" [src/conv1.cpp:54]   --->   Operation 5561 'add' 'add_ln54_219' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln54_340 = sext i16 %tmp_255" [src/conv1.cpp:54]   --->   Operation 5562 'sext' 'sext_ln54_340' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5563 [3/3] (0.99ns) (grouped into DSP with root node add_ln54_220)   --->   "%mul_ln54_242 = mul i32 %sext_ln54_340, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5563 'mul' 'mul_ln54_242' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 112> <Delay = 1.29>
ST_113 : Operation 5564 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_75 = add i33 %shl_ln54_69, i33 %sext_ln54_159" [src/conv1.cpp:54]   --->   Operation 5564 'add' 'add_ln54_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5565 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_76)   --->   "%mul_ln54_80 = mul i32 %sext_ln54_160, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5565 'mul' 'mul_ln54_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5566 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_75, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5566 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5567 [1/1] (0.00ns)   --->   "%shl_ln54_70 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_337, i17 0" [src/conv1.cpp:54]   --->   Operation 5567 'bitconcatenate' 'shl_ln54_70' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5568 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_76)   --->   "%sext_ln54_161 = sext i32 %mul_ln54_80" [src/conv1.cpp:54]   --->   Operation 5568 'sext' 'sext_ln54_161' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5569 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_76 = add i33 %shl_ln54_70, i33 %sext_ln54_161" [src/conv1.cpp:54]   --->   Operation 5569 'add' 'add_ln54_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5570 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_147 = add i33 %shl_ln54_141, i33 %sext_ln54_249" [src/conv1.cpp:54]   --->   Operation 5570 'add' 'add_ln54_147' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5571 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_148)   --->   "%mul_ln54_161 = mul i32 %sext_ln54_250, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5571 'mul' 'mul_ln54_161' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5572 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_147, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5572 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5573 [1/1] (0.00ns)   --->   "%shl_ln54_142 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_420, i17 0" [src/conv1.cpp:54]   --->   Operation 5573 'bitconcatenate' 'shl_ln54_142' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5574 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_148)   --->   "%sext_ln54_251 = sext i32 %mul_ln54_161" [src/conv1.cpp:54]   --->   Operation 5574 'sext' 'sext_ln54_251' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5575 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_148 = add i33 %shl_ln54_142, i33 %sext_ln54_251" [src/conv1.cpp:54]   --->   Operation 5575 'add' 'add_ln54_148' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5576 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_219 = add i33 %shl_ln54_213, i33 %sext_ln54_339" [src/conv1.cpp:54]   --->   Operation 5576 'add' 'add_ln54_219' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5577 [2/3] (0.99ns) (grouped into DSP with root node add_ln54_220)   --->   "%mul_ln54_242 = mul i32 %sext_ln54_340, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5577 'mul' 'mul_ln54_242' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5578 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_219, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5578 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>

State 114 <SV = 113> <Delay = 1.71>
ST_114 : Operation 5579 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_76 = add i33 %shl_ln54_70, i33 %sext_ln54_161" [src/conv1.cpp:54]   --->   Operation 5579 'add' 'add_ln54_76' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5580 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_76, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5580 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln57_16 = sext i16 %add_ln57_7" [src/conv1.cpp:57]   --->   Operation 5581 'sext' 'sext_ln57_16' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5582 [1/1] (0.00ns)   --->   "%sext_ln57_17 = sext i16 %tmp_338" [src/conv1.cpp:57]   --->   Operation 5582 'sext' 'sext_ln57_17' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5583 [1/1] (0.85ns)   --->   "%sub_ln57_8 = sub i17 0, i17 %sext_ln57_16" [src/conv1.cpp:57]   --->   Operation 5583 'sub' 'sub_ln57_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5584 [1/1] (0.86ns)   --->   "%icmp_ln57_8 = icmp_eq  i17 %sext_ln57_17, i17 %sub_ln57_8" [src/conv1.cpp:57]   --->   Operation 5584 'icmp' 'icmp_ln57_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5585 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_8, void %if.end.i.i.8, void %if.then.i.i.8" [src/conv1.cpp:57]   --->   Operation 5585 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5586 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_161, void %V32.i.i25.i.i86.case.01038, void %V32.i.i25.i.i86.case.11039" [src/conv1.cpp:57]   --->   Operation 5586 'br' 'br_ln57' <Predicate = (icmp_ln57_8)> <Delay = 0.00>
ST_114 : Operation 5587 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.8" [src/conv1.cpp:57]   --->   Operation 5587 'br' 'br_ln57' <Predicate = (icmp_ln57_8)> <Delay = 0.00>
ST_114 : Operation 5588 [1/1] (0.85ns)   --->   "%add_ln57_8 = add i16 %tmp_338, i16 %add_ln57_7" [src/conv1.cpp:57]   --->   Operation 5588 'add' 'add_ln57_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5589 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_148 = add i33 %shl_ln54_142, i33 %sext_ln54_251" [src/conv1.cpp:54]   --->   Operation 5589 'add' 'add_ln54_148' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5590 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_148, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5590 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln57_34 = sext i16 %add_ln57_16" [src/conv1.cpp:57]   --->   Operation 5591 'sext' 'sext_ln57_34' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5592 [1/1] (0.00ns)   --->   "%sext_ln57_35 = sext i16 %tmp_410" [src/conv1.cpp:57]   --->   Operation 5592 'sext' 'sext_ln57_35' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5593 [1/1] (0.85ns)   --->   "%sub_ln57_17 = sub i17 0, i17 %sext_ln57_34" [src/conv1.cpp:57]   --->   Operation 5593 'sub' 'sub_ln57_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5594 [1/1] (0.86ns)   --->   "%icmp_ln57_17 = icmp_eq  i17 %sext_ln57_35, i17 %sub_ln57_17" [src/conv1.cpp:57]   --->   Operation 5594 'icmp' 'icmp_ln57_17' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5595 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_17, void %if.end.i.i.1.8, void %if.then.i.i.1.8" [src/conv1.cpp:57]   --->   Operation 5595 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5596 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_172, void %V32.i.i25.i.i86.1.case.01065, void %V32.i.i25.i.i86.1.case.11066" [src/conv1.cpp:57]   --->   Operation 5596 'br' 'br_ln57' <Predicate = (icmp_ln57_17)> <Delay = 0.00>
ST_114 : Operation 5597 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.1.8" [src/conv1.cpp:57]   --->   Operation 5597 'br' 'br_ln57' <Predicate = (icmp_ln57_17)> <Delay = 0.00>
ST_114 : Operation 5598 [1/1] (0.85ns)   --->   "%add_ln57_17 = add i16 %tmp_410, i16 %add_ln57_16" [src/conv1.cpp:57]   --->   Operation 5598 'add' 'add_ln57_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5599 [1/3] (0.00ns) (grouped into DSP with root node add_ln54_220)   --->   "%mul_ln54_242 = mul i32 %sext_ln54_340, i32 %sext_ln36_80" [src/conv1.cpp:54]   --->   Operation 5599 'mul' 'mul_ln54_242' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5600 [1/1] (0.00ns)   --->   "%shl_ln54_214 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i16.i17, i16 %tmp_500, i17 0" [src/conv1.cpp:54]   --->   Operation 5600 'bitconcatenate' 'shl_ln54_214' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5601 [1/1] (0.00ns) (grouped into DSP with root node add_ln54_220)   --->   "%sext_ln54_341 = sext i32 %mul_ln54_242" [src/conv1.cpp:54]   --->   Operation 5601 'sext' 'sext_ln54_341' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5602 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_220 = add i33 %shl_ln54_214, i33 %sext_ln54_341" [src/conv1.cpp:54]   --->   Operation 5602 'add' 'add_ln54_220' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 117> <Delay = 1.23>
ST_115 : Operation 5603 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 5603 'store' 'store_ln57' <Predicate = (!tmp_161 & icmp_ln57_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_115 : Operation 5604 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1037" [src/conv1.cpp:57]   --->   Operation 5604 'br' 'br_ln57' <Predicate = (!tmp_161 & icmp_ln57_8)> <Delay = 0.00>
ST_115 : Operation 5605 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 5605 'store' 'store_ln57' <Predicate = (tmp_161 & icmp_ln57_8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_115 : Operation 5606 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit1037" [src/conv1.cpp:57]   --->   Operation 5606 'br' 'br_ln57' <Predicate = (tmp_161 & icmp_ln57_8)> <Delay = 0.00>

State 116 <SV = 119> <Delay = 1.23>
ST_116 : Operation 5607 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_8, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368" [src/conv1.cpp:57]   --->   Operation 5607 'store' 'store_ln57' <Predicate = (!tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_116 : Operation 5608 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit863" [src/conv1.cpp:57]   --->   Operation 5608 'br' 'br_ln57' <Predicate = (!tmp_161)> <Delay = 0.00>
ST_116 : Operation 5609 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_8, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_369" [src/conv1.cpp:57]   --->   Operation 5609 'store' 'store_ln57' <Predicate = (tmp_161)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_116 : Operation 5610 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.exit863" [src/conv1.cpp:57]   --->   Operation 5610 'br' 'br_ln57' <Predicate = (tmp_161)> <Delay = 0.00>
ST_116 : Operation 5611 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5611 'store' 'store_ln57' <Predicate = (!tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_116 : Operation 5612 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit945" [src/conv1.cpp:57]   --->   Operation 5612 'br' 'br_ln57' <Predicate = (!tmp_172)> <Delay = 0.00>
ST_116 : Operation 5613 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_17, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5613 'store' 'store_ln57' <Predicate = (tmp_172)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_116 : Operation 5614 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit945" [src/conv1.cpp:57]   --->   Operation 5614 'br' 'br_ln57' <Predicate = (tmp_172)> <Delay = 0.00>

State 117 <SV = 118> <Delay = 1.23>
ST_117 : Operation 5615 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373" [src/conv1.cpp:57]   --->   Operation 5615 'store' 'store_ln57' <Predicate = (!tmp_172 & icmp_ln57_17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_117 : Operation 5616 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1064" [src/conv1.cpp:57]   --->   Operation 5616 'br' 'br_ln57' <Predicate = (!tmp_172 & icmp_ln57_17)> <Delay = 0.00>
ST_117 : Operation 5617 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_374" [src/conv1.cpp:57]   --->   Operation 5617 'store' 'store_ln57' <Predicate = (tmp_172 & icmp_ln57_17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_117 : Operation 5618 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.1.exit1064" [src/conv1.cpp:57]   --->   Operation 5618 'br' 'br_ln57' <Predicate = (tmp_172 & icmp_ln57_17)> <Delay = 0.00>
ST_117 : Operation 5619 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5619 'store' 'store_ln57' <Predicate = (!tmp_258 & icmp_ln57_26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_117 : Operation 5620 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1091" [src/conv1.cpp:57]   --->   Operation 5620 'br' 'br_ln57' <Predicate = (!tmp_258 & icmp_ln57_26)> <Delay = 0.00>
ST_117 : Operation 5621 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 0, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5621 'store' 'store_ln57' <Predicate = (tmp_258 & icmp_ln57_26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_117 : Operation 5622 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1091" [src/conv1.cpp:57]   --->   Operation 5622 'br' 'br_ln57' <Predicate = (tmp_258 & icmp_ln57_26)> <Delay = 0.00>

State 118 <SV = 114> <Delay = 1.71>
ST_118 : Operation 5623 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln54_220 = add i33 %shl_ln54_214, i33 %sext_ln54_341" [src/conv1.cpp:54]   --->   Operation 5623 'add' 'add_ln54_220' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5624 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %add_ln54_220, i32 17, i32 32" [src/conv1.cpp:54]   --->   Operation 5624 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln57_52 = sext i16 %add_ln57_25" [src/conv1.cpp:57]   --->   Operation 5625 'sext' 'sext_ln57_52' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5626 [1/1] (0.00ns)   --->   "%sext_ln57_53 = sext i16 %tmp_482" [src/conv1.cpp:57]   --->   Operation 5626 'sext' 'sext_ln57_53' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5627 [1/1] (0.85ns)   --->   "%sub_ln57_26 = sub i17 0, i17 %sext_ln57_52" [src/conv1.cpp:57]   --->   Operation 5627 'sub' 'sub_ln57_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5628 [1/1] (0.86ns)   --->   "%icmp_ln57_26 = icmp_eq  i17 %sext_ln57_53, i17 %sub_ln57_26" [src/conv1.cpp:57]   --->   Operation 5628 'icmp' 'icmp_ln57_26' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5629 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57_26, void %if.end.i.i.2.8, void %if.then.i.i.2.8" [src/conv1.cpp:57]   --->   Operation 5629 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5630 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01092, void %V32.i.i25.i.i86.2.case.11093" [src/conv1.cpp:57]   --->   Operation 5630 'br' 'br_ln57' <Predicate = (icmp_ln57_26)> <Delay = 0.00>
ST_118 : Operation 5631 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i.i.2.8" [src/conv1.cpp:57]   --->   Operation 5631 'br' 'br_ln57' <Predicate = (icmp_ln57_26)> <Delay = 0.00>
ST_118 : Operation 5632 [1/1] (0.85ns)   --->   "%add_ln57_26 = add i16 %tmp_482, i16 %add_ln57_25" [src/conv1.cpp:57]   --->   Operation 5632 'add' 'add_ln57_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5633 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_258, void %V32.i.i25.i.i86.2.case.01018, void %V32.i.i25.i.i86.2.case.11019" [src/conv1.cpp:57]   --->   Operation 5633 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 119 <SV = 120> <Delay = 1.23>
ST_119 : Operation 5634 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_26, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_405" [src/conv1.cpp:57]   --->   Operation 5634 'store' 'store_ln57' <Predicate = (!tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_119 : Operation 5635 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1017" [src/conv1.cpp:57]   --->   Operation 5635 'br' 'br_ln57' <Predicate = (!tmp_258)> <Delay = 0.00>
ST_119 : Operation 5636 [1/1] (1.23ns)   --->   "%store_ln57 = store i16 %add_ln57_26, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_406" [src/conv1.cpp:57]   --->   Operation 5636 'store' 'store_ln57' <Predicate = (tmp_258)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_119 : Operation 5637 [1/1] (0.00ns)   --->   "%br_ln57 = br void %V32.i.i25.i.i86.2.exit1017" [src/conv1.cpp:57]   --->   Operation 5637 'br' 'br_ln57' <Predicate = (tmp_258)> <Delay = 0.00>

State 120 <SV = 115> <Delay = 0.00>

State 121 <SV = 116> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten226') [12]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten226' [15]  (0.427 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/conv1.cpp:39) on local variable 'indvar_flatten' [23]  (0.000 ns)
	'icmp' operation ('icmp_ln39', src/conv1.cpp:39) [614]  (0.798 ns)
	'select' operation ('select_ln36', src/conv1.cpp:36) [615]  (0.391 ns)
	'add' operation ('indvars_iv_next1037_dup', src/conv1.cpp:36) [1365]  (0.797 ns)
	'select' operation ('select_ln39_9', src/conv1.cpp:39) [1369]  (0.391 ns)
	'add' operation ('add_ln39_27', src/conv1.cpp:39) [1373]  (0.905 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_373', src/conv1.cpp:39) [1476]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_123', src/conv1.cpp:57) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [2999]  (1.237 ns)

 <State 3>: 3.092ns
The critical path consists of the following:
	'mul' operation ('empty_352', src/conv1.cpp:36) [624]  (1.650 ns)
	'add' operation ('empty_354', src/conv1.cpp:36) [628]  (0.765 ns)
	'getelementptr' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_327', src/conv1.cpp:36) [630]  (0.000 ns)
	'load' operation ('p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_490', src/conv1.cpp:36) on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1' [954]  (0.677 ns)

 <State 4>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln54', src/conv1.cpp:54) [1479]  (1.890 ns)

 <State 5>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln52_2', src/conv1.cpp:52) [1670]  (0.765 ns)
	'urem' operation ('urem_ln54_3', src/conv1.cpp:54) [1671]  (1.531 ns)

 <State 6>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln52_3', src/conv1.cpp:52) [1731]  (0.765 ns)
	'urem' operation ('urem_ln54_4', src/conv1.cpp:54) [1732]  (1.531 ns)

 <State 7>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_253', src/conv1.cpp:54) [1658]  (2.140 ns)

 <State 8>: 2.838ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next1037') [598]  (0.797 ns)
	'select' operation ('select_ln36_83', src/conv1.cpp:36) [1354]  (0.000 ns)
	'select' operation ('select_ln39_10', src/conv1.cpp:39) [1376]  (0.391 ns)
	'mul' operation ('mul_ln54_244', src/conv1.cpp:54) [1378]  (1.650 ns)

 <State 9>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln52_5', src/conv1.cpp:52) [1853]  (0.765 ns)
	'urem' operation ('urem_ln54_6', src/conv1.cpp:54) [1854]  (1.531 ns)

 <State 10>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln52_6', src/conv1.cpp:52) [1914]  (0.765 ns)
	'urem' operation ('urem_ln54_7', src/conv1.cpp:54) [1915]  (1.531 ns)

 <State 11>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln52_7', src/conv1.cpp:52) [2937]  (0.765 ns)
	'urem' operation ('urem_ln54_8', src/conv1.cpp:54) [2938]  (1.531 ns)

 <State 12>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_344', src/conv1.cpp:39) [599]  (0.797 ns)
	'select' operation ('select_ln36_84', src/conv1.cpp:36) [1355]  (0.000 ns)
	'select' operation ('select_ln39_11', src/conv1.cpp:39) [1380]  (0.414 ns)
	'mul' operation ('mul_ln54_245', src/conv1.cpp:39) [1382]  (1.650 ns)

 <State 13>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_256', src/conv1.cpp:54) [1841]  (2.140 ns)

 <State 14>: 3.567ns
The critical path consists of the following:
	'urem' operation ('urem_ln54_1', src/conv1.cpp:54) [1548]  (1.531 ns)
	'add' operation ('add_ln54_244', src/conv1.cpp:54) [1553]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_408', src/conv1.cpp:54) [1555]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_320', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2023]  (1.237 ns)

 <State 15>: 4.093ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_434', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1598]  (1.237 ns)
	'mux' operation ('tmp_152', src/conv1.cpp:54) [1601]  (0.476 ns)
	'mul' operation ('mul_ln54_162', src/conv1.cpp:54) [3611]  (2.380 ns)

 <State 16>: 4.093ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_402', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1529]  (1.237 ns)
	'mux' operation ('tmp_151', src/conv1.cpp:54) [1532]  (0.476 ns)
	'mul' operation ('mul_ln54_81', src/conv1.cpp:54) [2900]  (2.380 ns)

 <State 17>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_317', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2013]  (1.237 ns)
	'mux' operation ('tmp_163', src/conv1.cpp:54) [2016]  (0.476 ns)
	'mul' operation ('mul_ln54_90', src/conv1.cpp:54) [3035]  (2.380 ns)
	'add' operation of DSP[3041] ('add_ln54_85', src/conv1.cpp:54) [3041]  (0.645 ns)

 <State 18>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln40', src/conv1.cpp:40) [1411]  (1.890 ns)
	'add' operation ('add_ln54_225', src/conv1.cpp:54) [1413]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_341', src/conv1.cpp:54) [1415]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1466]  (1.237 ns)

 <State 19>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_370', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1466]  (1.237 ns)
	'mux' operation ('tmp_150', src/conv1.cpp:54) [1469]  (0.476 ns)
	'mul' operation ('mul_ln54', src/conv1.cpp:54) [1471]  (2.380 ns)
	'add' operation of DSP[1539] ('add_ln54', src/conv1.cpp:54) [1539]  (0.645 ns)

 <State 20>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_314', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2004]  (1.237 ns)
	'mux' operation ('tmp_162', src/conv1.cpp:54) [2007]  (0.476 ns)
	'mul' operation ('mul_ln54_9', src/conv1.cpp:54) [2009]  (2.380 ns)
	'add' operation of DSP[2020] ('add_ln54_13', src/conv1.cpp:54) [2020]  (0.645 ns)

 <State 21>: 3.567ns
The critical path consists of the following:
	'urem' operation ('urem_ln54_6', src/conv1.cpp:54) [1854]  (1.531 ns)
	'add' operation ('add_ln54_288', src/conv1.cpp:54) [1856]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_557', src/conv1.cpp:54) [1858]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_584', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1904]  (1.237 ns)

 <State 22>: 3.567ns
The critical path consists of the following:
	'urem' operation ('urem_ln54_7', src/conv1.cpp:54) [1915]  (1.531 ns)
	'add' operation ('add_ln54_297', src/conv1.cpp:54) [1917]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_587', src/conv1.cpp:54) [1919]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_614', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [1965]  (1.237 ns)

 <State 23>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_296', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2146]  (1.237 ns)
	'mux' operation ('tmp_176', src/conv1.cpp:54) [2149]  (0.476 ns)
	'mul' operation of DSP[3119] ('mul_ln54_101', src/conv1.cpp:54) [3115]  (0.996 ns)

 <State 24>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_99', src/conv1.cpp:54) [3108]  (2.380 ns)
	'add' operation of DSP[3114] ('add_ln54_93', src/conv1.cpp:54) [3114]  (0.645 ns)

 <State 25>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_287', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2117]  (1.237 ns)
	'mux' operation ('tmp_173', src/conv1.cpp:54) [2120]  (0.476 ns)
	'mul' operation ('mul_ln54_18', src/conv1.cpp:54) [2122]  (2.380 ns)
	'add' operation of DSP[2133] ('add_ln54_21', src/conv1.cpp:54) [2133]  (0.645 ns)

 <State 26>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_180', src/conv1.cpp:54) [3819]  (2.380 ns)
	'add' operation of DSP[3825] ('add_ln54_165', src/conv1.cpp:54) [3825]  (0.645 ns)

 <State 27>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_346', src/conv1.cpp:39) [601]  (0.797 ns)
	'select' operation ('select_ln36_86', src/conv1.cpp:36) [1357]  (0.000 ns)
	'select' operation ('select_ln39_13', src/conv1.cpp:39) [1388]  (0.414 ns)
	'mul' operation ('mul_ln54_247', src/conv1.cpp:39) [1390]  (1.650 ns)

 <State 28>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_338', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2081]  (1.237 ns)
	'mux' operation ('tmp_171', src/conv1.cpp:54) [2084]  (0.476 ns)
	'mul' operation of DSP[3777] ('mul_ln54_177', src/conv1.cpp:54) [3773]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 29>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_108', src/conv1.cpp:54) [3181]  (2.380 ns)
	'add' operation of DSP[3187] ('add_ln54_101', src/conv1.cpp:54) [3187]  (0.645 ns)

 <State 30>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_260', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2230]  (1.237 ns)
	'mux' operation ('tmp_182', src/conv1.cpp:54) [2233]  (0.476 ns)
	'mul' operation ('mul_ln54_27', src/conv1.cpp:54) [2235]  (2.380 ns)
	'add' operation of DSP[2246] ('add_ln54_29', src/conv1.cpp:54) [2246]  (0.645 ns)

 <State 31>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_189', src/conv1.cpp:54) [3892]  (2.380 ns)
	'add' operation of DSP[3898] ('add_ln54_173', src/conv1.cpp:54) [3898]  (0.645 ns)

 <State 32>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_347', src/conv1.cpp:39) [602]  (0.797 ns)
	'select' operation ('select_ln36_87', src/conv1.cpp:36) [1358]  (0.000 ns)
	'select' operation ('select_ln39_14', src/conv1.cpp:39) [1392]  (0.414 ns)
	'mul' operation ('mul_ln54_248', src/conv1.cpp:39) [1394]  (1.650 ns)

 <State 33>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_242', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2372]  (1.237 ns)
	'mux' operation ('tmp_194', src/conv1.cpp:54) [2375]  (0.476 ns)
	'mul' operation of DSP[3971] ('mul_ln54_199', src/conv1.cpp:54) [3966]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 34>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_278', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2289]  (1.237 ns)
	'mux' operation ('tmp_188', src/conv1.cpp:54) [2292]  (0.476 ns)
	'mul' operation of DSP[3913] ('mul_ln54_193', src/conv1.cpp:54) [3909]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 35>: 2.861ns
The critical path consists of the following:
	'add' operation ('empty_348', src/conv1.cpp:39) [603]  (0.797 ns)
	'select' operation ('select_ln36_88', src/conv1.cpp:36) [1359]  (0.000 ns)
	'select' operation ('select_ln39_15', src/conv1.cpp:39) [1396]  (0.414 ns)
	'mul' operation ('mul_ln54_249', src/conv1.cpp:39) [1398]  (1.650 ns)

 <State 36>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_233', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2343]  (1.237 ns)
	'mux' operation ('tmp_191', src/conv1.cpp:54) [2346]  (0.476 ns)
	'mul' operation ('mul_ln54_36', src/conv1.cpp:54) [2348]  (2.380 ns)
	'add' operation of DSP[2359] ('add_ln54_37', src/conv1.cpp:54) [2359]  (0.645 ns)

 <State 37>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_248', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2392]  (1.237 ns)
	'mux' operation ('tmp_196', src/conv1.cpp:54) [2395]  (0.476 ns)
	'mul' operation of DSP[3981] ('mul_ln54_201', src/conv1.cpp:54) [3977]  (0.996 ns)

 <State 38>: 4.093ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_212', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2475]  (1.237 ns)
	'mux' operation ('tmp_202', src/conv1.cpp:54) [2478]  (0.476 ns)
	'mul' operation ('mul_ln54_207', src/conv1.cpp:54) [4038]  (2.380 ns)

 <State 39>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_284', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2307]  (1.237 ns)
	'mux' operation ('tmp_190', src/conv1.cpp:54) [2310]  (0.476 ns)
	'mul' operation of DSP[3923] ('mul_ln54_195', src/conv1.cpp:54) [3919]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 40>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_218', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2495]  (1.237 ns)
	'mux' operation ('tmp_204', src/conv1.cpp:54) [2498]  (0.476 ns)
	'mul' operation of DSP[4049] ('mul_ln54_209', src/conv1.cpp:54) [4045]  (0.996 ns)

 <State 41>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_206', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2456]  (1.237 ns)
	'mux' operation ('tmp_200', src/conv1.cpp:54) [2459]  (0.476 ns)
	'mul' operation ('mul_ln54_45', src/conv1.cpp:54) [2461]  (2.380 ns)
	'add' operation of DSP[2472] ('add_ln54_45', src/conv1.cpp:54) [2472]  (0.645 ns)

 <State 42>: 4.093ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_182', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2578]  (1.237 ns)
	'mux' operation ('tmp_210', src/conv1.cpp:54) [2581]  (0.476 ns)
	'mul' operation ('mul_ln54_135', src/conv1.cpp:54) [3400]  (2.380 ns)

 <State 43>: 4.093ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_185', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2588]  (1.237 ns)
	'mux' operation ('tmp_211', src/conv1.cpp:54) [2591]  (0.476 ns)
	'mul' operation ('mul_ln54_216', src/conv1.cpp:54) [4111]  (2.380 ns)

 <State 44>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_188', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2598]  (1.237 ns)
	'mux' operation ('tmp_212', src/conv1.cpp:54) [2601]  (0.476 ns)
	'mul' operation of DSP[4117] ('mul_ln54_217', src/conv1.cpp:54) [4112]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 45>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_224', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2515]  (1.237 ns)
	'mux' operation ('tmp_206', src/conv1.cpp:54) [2518]  (0.476 ns)
	'mul' operation of DSP[4059] ('mul_ln54_211', src/conv1.cpp:54) [4055]  (0.996 ns)

 <State 46>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_191', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2608]  (1.237 ns)
	'mux' operation ('tmp_213', src/conv1.cpp:54) [2611]  (0.476 ns)
	'mul' operation of DSP[4122] ('mul_ln54_218', src/conv1.cpp:54) [4118]  (0.996 ns)

 <State 47>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_179', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2569]  (1.237 ns)
	'mux' operation ('tmp_209', src/conv1.cpp:54) [2572]  (0.476 ns)
	'mul' operation ('mul_ln54_54', src/conv1.cpp:54) [2574]  (2.380 ns)
	'add' operation of DSP[2585] ('add_ln54_53', src/conv1.cpp:54) [2585]  (0.645 ns)

 <State 48>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_194', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2618]  (1.237 ns)
	'mux' operation ('tmp_214', src/conv1.cpp:54) [2621]  (0.476 ns)
	'mul' operation of DSP[4127] ('mul_ln54_219', src/conv1.cpp:54) [4123]  (0.996 ns)

 <State 49>: 4.093ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_158', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2701]  (1.237 ns)
	'mux' operation ('tmp_220', src/conv1.cpp:54) [2704]  (0.476 ns)
	'mul' operation ('mul_ln54_225', src/conv1.cpp:54) [4184]  (2.380 ns)

 <State 50>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_230', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2533]  (1.237 ns)
	'mux' operation ('tmp_208', src/conv1.cpp:54) [2536]  (0.476 ns)
	'mul' operation of DSP[4069] ('mul_ln54_213', src/conv1.cpp:54) [4065]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 51>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_164', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2721]  (1.237 ns)
	'mux' operation ('tmp_222', src/conv1.cpp:54) [2724]  (0.476 ns)
	'mul' operation of DSP[4195] ('mul_ln54_227', src/conv1.cpp:54) [4191]  (0.996 ns)

 <State 52>: 4.738ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_152', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2682]  (1.237 ns)
	'mux' operation ('tmp_218', src/conv1.cpp:54) [2685]  (0.476 ns)
	'mul' operation ('mul_ln54_63', src/conv1.cpp:54) [2687]  (2.380 ns)
	'add' operation of DSP[2698] ('add_ln54_61', src/conv1.cpp:54) [2698]  (0.645 ns)

 <State 53>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_200', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2638]  (1.237 ns)
	'mux' operation ('tmp_216', src/conv1.cpp:54) [2641]  (0.476 ns)
	'mul' operation of DSP[4137] ('mul_ln54_221', src/conv1.cpp:54) [4133]  (0.996 ns)

 <State 54>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_167', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2731]  (1.237 ns)
	'mux' operation ('tmp_223', src/conv1.cpp:54) [2734]  (0.476 ns)
	'mul' operation of DSP[4200] ('mul_ln54_228', src/conv1.cpp:54) [4196]  (0.996 ns)

 <State 55>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_78', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3364]  (1.237 ns)
	'mux' operation ('tmp_242', src/conv1.cpp:54) [3367]  (0.476 ns)
	'mul' operation of DSP[4074] ('mul_ln54_214', src/conv1.cpp:54) [4070]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 56>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_170', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2741]  (1.237 ns)
	'mux' operation ('tmp_224', src/conv1.cpp:54) [2744]  (0.476 ns)
	'mul' operation of DSP[4205] ('mul_ln54_229', src/conv1.cpp:54) [4201]  (0.996 ns)

 <State 57>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_22', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [4075]  (1.237 ns)
	'mux' operation ('tmp_252', src/conv1.cpp:54) [4078]  (0.476 ns)
	'mul' operation of DSP[4084] ('mul_ln54_215', src/conv1.cpp:54) [4080]  (0.996 ns)

 <State 58>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_173', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2751]  (1.237 ns)
	'mux' operation ('tmp_225', src/conv1.cpp:54) [2754]  (0.476 ns)
	'mul' operation of DSP[4210] ('mul_ln54_230', src/conv1.cpp:54) [4206]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 59>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_75', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3437]  (1.237 ns)
	'mux' operation ('tmp_243', src/conv1.cpp:54) [3440]  (0.476 ns)
	'mul' operation of DSP[4147] ('mul_ln54_223', src/conv1.cpp:54) [4143]  (0.996 ns)

 <State 60>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_176', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [2759]  (1.237 ns)
	'mux' operation ('tmp_226', src/conv1.cpp:54) [2762]  (0.476 ns)
	'mul' operation of DSP[4215] ('mul_ln54_231', src/conv1.cpp:54) [4211]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 61>: 2.709ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_19', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [4148]  (1.237 ns)
	'mux' operation ('tmp_253', src/conv1.cpp:54) [4151]  (0.476 ns)
	'mul' operation of DSP[4157] ('mul_ln54_224', src/conv1.cpp:54) [4153]  (0.996 ns)

 <State 62>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_72', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [3510]  (1.237 ns)
	'mux' operation ('tmp_244', src/conv1.cpp:54) [3513]  (0.476 ns)
	'mul' operation of DSP[4220] ('mul_ln54_232', src/conv1.cpp:54) [4216]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 63>: 2.953ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_16', src/conv1.cpp:54) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [4221]  (1.237 ns)
	'mux' operation ('tmp_254', src/conv1.cpp:54) [4224]  (0.476 ns)
	'mul' operation of DSP[4230] ('mul_ln54_233', src/conv1.cpp:54) [4226]  (0.996 ns)
	blocking operation 0.244188 ns on control path)

 <State 64>: 2.953ns
The critical path consists of the following:
	'sub' operation ('sub_ln57_24', src/conv1.cpp:57) [4161]  (0.853 ns)
	'icmp' operation ('icmp_ln57_24', src/conv1.cpp:57) [4162]  (0.863 ns)
	blocking operation 1.237 ns on control path)

 <State 65>: 2.953ns
The critical path consists of the following:
	'sub' operation ('sub_ln57_16', src/conv1.cpp:57) [3523]  (0.853 ns)
	'icmp' operation ('icmp_ln57_16', src/conv1.cpp:57) [3524]  (0.863 ns)
	blocking operation 1.237 ns on control path)

 <State 66>: 2.953ns
The critical path consists of the following:
	'sub' operation ('sub_ln57_25', src/conv1.cpp:57) [4234]  (0.853 ns)
	'icmp' operation ('icmp_ln57_25', src/conv1.cpp:57) [4235]  (0.863 ns)
	blocking operation 1.237 ns on control path)

 <State 67>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add_ln57_25', src/conv1.cpp:57 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [4251]  (1.237 ns)

 <State 68>: 0.000ns
The critical path consists of the following:

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 0.000ns
The critical path consists of the following:

 <State 71>: 0.000ns
The critical path consists of the following:

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.000ns
The critical path consists of the following:

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 0.000ns
The critical path consists of the following:

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.000ns
The critical path consists of the following:

 <State 82>: 0.000ns
The critical path consists of the following:

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 0.000ns
The critical path consists of the following:

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 0.000ns
The critical path consists of the following:

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 0.000ns
The critical path consists of the following:

 <State 90>: 0.000ns
The critical path consists of the following:

 <State 91>: 0.000ns
The critical path consists of the following:

 <State 92>: 0.000ns
The critical path consists of the following:

 <State 93>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[2811] ('mul_ln54_73', src/conv1.cpp:54) [2809]  (0.996 ns)

 <State 94>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3552] ('mul_ln54_154', src/conv1.cpp:54) [3547]  (0.996 ns)

 <State 95>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_72', src/conv1.cpp:54) [2800]  (2.380 ns)
	'add' operation of DSP[2811] ('add_ln54_69', src/conv1.cpp:54) [2811]  (0.645 ns)

 <State 96>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_153', src/conv1.cpp:54) [3546]  (2.380 ns)
	'add' operation of DSP[3552] ('add_ln54_141', src/conv1.cpp:54) [3552]  (0.645 ns)

 <State 97>: 3.025ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_234', src/conv1.cpp:54) [4257]  (2.380 ns)
	'add' operation of DSP[4263] ('add_ln54_213', src/conv1.cpp:54) [4263]  (0.645 ns)

 <State 98>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3557] ('mul_ln54_155', src/conv1.cpp:54) [3553]  (0.996 ns)

 <State 99>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3557] ('mul_ln54_155', src/conv1.cpp:54) [3553]  (0.996 ns)

 <State 100>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[2831] ('mul_ln54_75', src/conv1.cpp:54) [2829]  (0.996 ns)

 <State 101>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[2831] ('mul_ln54_75', src/conv1.cpp:54) [2829]  (0.996 ns)

 <State 102>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[2831] ('add_ln54_71', src/conv1.cpp:54) [2831]  (0.645 ns)

 <State 103>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[2831] ('add_ln54_71', src/conv1.cpp:54) [2831]  (0.645 ns)

 <State 104>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3562] ('mul_ln54_156', src/conv1.cpp:54) [3558]  (0.996 ns)

 <State 105>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[4273] ('mul_ln54_237', src/conv1.cpp:54) [4269]  (0.996 ns)

 <State 106>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3567] ('mul_ln54_157', src/conv1.cpp:54) [3563]  (0.996 ns)

 <State 107>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3567] ('mul_ln54_157', src/conv1.cpp:54) [3563]  (0.996 ns)

 <State 108>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[2841] ('add_ln54_72', src/conv1.cpp:54) [2841]  (0.645 ns)
	'add' operation of DSP[2851] ('add_ln54_73', src/conv1.cpp:54) [2851]  (0.645 ns)

 <State 109>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[4283] ('mul_ln54_239', src/conv1.cpp:54) [4279]  (0.996 ns)

 <State 110>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[4288] ('mul_ln54_240', src/conv1.cpp:54) [4284]  (0.996 ns)

 <State 111>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4283] ('add_ln54_217', src/conv1.cpp:54) [4283]  (0.645 ns)
	'add' operation of DSP[4288] ('add_ln54_218', src/conv1.cpp:54) [4288]  (0.645 ns)

 <State 112>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[4288] ('add_ln54_218', src/conv1.cpp:54) [4288]  (0.645 ns)
	'add' operation of DSP[4293] ('add_ln54_219', src/conv1.cpp:54) [4293]  (0.645 ns)

 <State 113>: 1.290ns
The critical path consists of the following:
	'add' operation of DSP[3582] ('add_ln54_147', src/conv1.cpp:54) [3582]  (0.645 ns)
	'add' operation of DSP[3592] ('add_ln54_148', src/conv1.cpp:54) [3592]  (0.645 ns)

 <State 114>: 1.716ns
The critical path consists of the following:
	'sub' operation ('sub_ln57_17', src/conv1.cpp:57) [3596]  (0.853 ns)
	'icmp' operation ('icmp_ln57_17', src/conv1.cpp:57) [3597]  (0.863 ns)

 <State 115>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of constant 0 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [2891]  (1.237 ns)

 <State 116>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add_ln57_17', src/conv1.cpp:57 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [3718]  (1.237 ns)

 <State 117>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of constant 0 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [4313]  (1.237 ns)

 <State 118>: 1.716ns
The critical path consists of the following:
	'sub' operation ('sub_ln57_26', src/conv1.cpp:57) [4307]  (0.853 ns)
	'icmp' operation ('icmp_ln57_26', src/conv1.cpp:57) [4308]  (0.863 ns)

 <State 119>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add_ln57_26', src/conv1.cpp:57 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [4327]  (1.237 ns)

 <State 120>: 0.000ns
The critical path consists of the following:

 <State 121>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
