{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730233289912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730233289912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 16:21:29 2024 " "Processing started: Tue Oct 29 16:21:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730233289912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233289912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game_Trinity -c Game_trinity " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game_Trinity -c Game_trinity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233289912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730233290408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730233290408 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GM1_test.v " "Can't analyze file -- file GM1_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730233296019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "game_trinity.v(301) " "Verilog HDL warning at game_trinity.v(301): extended using \"x\" or \"z\"" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 301 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730233296095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_trinity.v(283) " "Verilog HDL information at game_trinity.v(283): always construct contains both blocking and non-blocking assignments" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730233296095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game_trinity.v 5 5 " "Using design file game_trinity.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Game_trinity " "Found entity 1: Game_trinity" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730233296096 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730233296096 ""} { "Info" "ISGN_ENTITY_NAME" "3 randomV " "Found entity 3: randomV" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730233296096 ""} { "Info" "ISGN_ENTITY_NAME" "4 timer " "Found entity 4: timer" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730233296096 ""} { "Info" "ISGN_ENTITY_NAME" "5 GM1 " "Found entity 5: GM1" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730233296096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730233296096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game_trinity " "Elaborating entity \"Game_trinity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730233296099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomV randomV:vector " "Elaborating entity \"randomV\" for hierarchy \"randomV:vector\"" {  } { { "game_trinity.v" "vector" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730233296137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_trinity.v(286) " "Verilog HDL assignment warning at game_trinity.v(286): truncated value with size 32 to match size of target (4)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730233296160 "|Game_trinity|randomV:vector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t " "Elaborating entity \"timer\" for hierarchy \"timer:t\"" {  } { { "game_trinity.v" "t" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730233296161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GM1 GM1:G " "Elaborating entity \"GM1\" for hierarchy \"GM1:G\"" {  } { { "game_trinity.v" "G" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730233296193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CC " "Elaborating entity \"controller\" for hierarchy \"controller:CC\"" {  } { { "game_trinity.v" "CC" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730233296218 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x game_trinity.v(33) " "Verilog HDL Always Construct warning at game_trinity.v(33): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d game_trinity.v(33) " "Verilog HDL Always Construct warning at game_trinity.v(33): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read game_trinity.v(93) " "Verilog HDL Always Construct warning at game_trinity.v(93): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS game_trinity.v(102) " "Verilog HDL Always Construct warning at game_trinity.v(102): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S3 game_trinity.v(102) " "Inferred latch for \"NS.S3\" at game_trinity.v(102)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S2 game_trinity.v(102) " "Inferred latch for \"NS.S2\" at game_trinity.v(102)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296230 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S1 game_trinity.v(102) " "Inferred latch for \"NS.S1\" at game_trinity.v(102)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S0 game_trinity.v(102) " "Inferred latch for \"NS.S0\" at game_trinity.v(102)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read\[0\] game_trinity.v(96) " "Inferred latch for \"read\[0\]\" at game_trinity.v(96)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read\[1\] game_trinity.v(96) " "Inferred latch for \"read\[1\]\" at game_trinity.v(96)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read\[2\] game_trinity.v(96) " "Inferred latch for \"read\[2\]\" at game_trinity.v(96)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read\[3\] game_trinity.v(96) " "Inferred latch for \"read\[3\]\" at game_trinity.v(96)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] game_trinity.v(36) " "Inferred latch for \"d\[0\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] game_trinity.v(36) " "Inferred latch for \"d\[1\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] game_trinity.v(36) " "Inferred latch for \"d\[2\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] game_trinity.v(36) " "Inferred latch for \"d\[3\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] game_trinity.v(36) " "Inferred latch for \"x\[0\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] game_trinity.v(36) " "Inferred latch for \"x\[1\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] game_trinity.v(36) " "Inferred latch for \"x\[2\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] game_trinity.v(36) " "Inferred latch for \"x\[3\]\" at game_trinity.v(36)" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233296231 "|Game_trinity|controller:CC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[1\] " "LATCH primitive \"controller:CC\|read\[1\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[2\] " "LATCH primitive \"controller:CC\|read\[2\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[3\] " "LATCH primitive \"controller:CC\|read\[3\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[0\] " "LATCH primitive \"controller:CC\|read\[0\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[1\] " "LATCH primitive \"controller:CC\|read\[1\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[2\] " "LATCH primitive \"controller:CC\|read\[2\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[3\] " "LATCH primitive \"controller:CC\|read\[3\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CC\|read\[0\] " "LATCH primitive \"controller:CC\|read\[0\]\" is permanently enabled" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 96 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730233296578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CC\|NS.S2_1583 " "Latch controller:CC\|NS.S2_1583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CC\|cp " "Ports D and ENA on the latch are fed by the same signal controller:CC\|cp" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730233297082 ""}  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730233297082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CC\|NS.S3_1570 " "Latch controller:CC\|NS.S3_1570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CC\|cp " "Ports D and ENA on the latch are fed by the same signal controller:CC\|cp" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730233297082 ""}  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730233297082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CC\|NS.S1_1596 " "Latch controller:CC\|NS.S1_1596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GM1:G\|W " "Ports D and ENA on the latch are fed by the same signal GM1:G\|W" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 429 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730233297083 ""}  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730233297083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CC\|NS.S0_1609 " "Latch controller:CC\|NS.S0_1609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CC\|PS.S1 " "Ports D and ENA on the latch are fed by the same signal controller:CC\|PS.S1" {  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730233297083 ""}  } { { "game_trinity.v" "" { Text "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/game_trinity.v" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730233297083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730233297637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730233298565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/output_files/Game_trinity.map.smsg " "Generated suppressed messages file D:/Chris/Documents/Work/Engineering stuff/digital system design/game_trinity/output_files/Game_trinity.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233298684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730233298881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730233298881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1362 " "Implemented 1362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730233299087 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730233299087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1297 " "Implemented 1297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730233299087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730233299087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730233299106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 16:21:39 2024 " "Processing ended: Tue Oct 29 16:21:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730233299106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730233299106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730233299106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730233299106 ""}
