# RISC-V_Processor
a 5 stage pipelined RISC-V Processor done in Verilog for an FPGA
