{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_scrambler.v@80:93@HdlStmProcess", "  end else begin\n    swizzle_out = feedback;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= 'h7f80;\n  end else begin\n    state <= full_state[14:0];\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[85, "always @(posedge clk) begin\n"], [86, "  if (reset == 1'b1) begin\n"], [87, "    state <= 'h7f80;\n"], [88, "  end else begin\n"], [89, "    state <= full_state[14:0];\n"], [91, "end\n"]], "Add": [[89, "  always @(posedge clk) begin\n"], [89, "    if (reset == 1'b1) begin\n"], [89, "      state <= 'h7f80;\n"], [89, "    end else begin\n"], [89, "      state <= full_state[14:0];\n"], [89, "    end\n"]]}}