============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Nov 08 2024  10:19:30 pm
  Module:                 fpga_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (14 ps) Path Delay Check
     Startpoint: (R) grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad[0]
       Endpoint: (R) grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]

                  Capture    Launch  
     Path Delay:+      14         -  
        Arrival:=      14            
                                     
  Required Time:=      14            
      Data Path:-       0            
          Slack:=      14            

Exceptions/Constraints:
  max_delay              14             zipped_path_delay_6 

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                            Timing Point                                              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  grid_io_left_0__1_/logical_tile_io_mode_io__0/io_outpad[0]                                           (b)     -     R     (arrival)      1  0.7     0     0       0    (-,-) 
  grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0] <<< (b) -     R     (hpin)         -    -     -     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

