
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 4.96

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rotate (input port clocked by core_clock)
Endpoint: data_out[10] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rotate (in)
                                         rotate (net)
                  0.00    0.00    0.20 ^ input33/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.19    0.19    0.19    0.39 ^ input33/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net33 (net)
                  0.19    0.00    0.39 ^ _0827_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.08    0.15    0.12    0.52 v _0827_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0792_ (net)
                  0.15    0.00    0.52 v _0998_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.19    0.16    0.68 ^ _0998_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _0161_ (net)
                  0.19    0.00    0.68 ^ _1034_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.16    0.30    0.30    0.97 ^ _1034_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net40 (net)
                  0.30    0.00    0.97 ^ output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.57    1.55 ^ output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[10] (net)
                  0.08    0.00    1.55 ^ data_out[10] (out)
                                  1.55   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  1.75   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.20    0.00    0.00    0.20 ^ shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.00    0.00    0.20 ^ _0812_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.29    0.28    0.23    0.43 ^ _0812_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0641_ (net)
                  0.28    0.00    0.43 ^ _0813_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     6    0.14    0.19    0.15    0.58 v _0813_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0651_ (net)
                  0.19    0.00    0.58 v _0814_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    0.81 v _0814_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0662_ (net)
                  0.18    0.00    0.82 v _0815_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.23    0.14    0.22    1.04 v _0815_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0672_ (net)
                  0.14    0.00    1.04 v _0816_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.22    1.27 v _0816_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0808_ (net)
                  0.18    0.00    1.27 v _1654_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.09    0.40    1.67 ^ _1654_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0811_ (net)
                  0.09    0.00    1.67 ^ _0832_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.16    0.17    0.19    1.86 ^ _0832_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0804_ (net)
                  0.17    0.00    1.86 ^ _0843_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.22    2.08 ^ _0843_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0007_ (net)
                  0.18    0.00    2.08 ^ _0852_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.22    2.30 ^ _0852_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0016_ (net)
                  0.17    0.00    2.30 ^ _1049_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.20    0.27    2.57 v _1049_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0211_ (net)
                  0.20    0.00    2.57 v _1051_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.05    0.16    0.32    2.89 v _1051_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0213_ (net)
                  0.16    0.00    2.89 v _1318_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.15    0.30    3.19 v _1318_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0472_ (net)
                  0.15    0.00    3.19 v _1586_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.28    3.47 v _1586_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0733_ (net)
                  0.13    0.00    3.47 v _1587_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.03    0.37    0.25    3.72 ^ _1587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0734_ (net)
                  0.37    0.00    3.72 ^ _1588_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.19    0.38    0.30    4.02 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net64 (net)
                  0.38    0.00    4.03 v output64/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.81    4.84 v output64/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[3] (net)
                  0.16    0.00    4.84 v data_out[3] (out)
                                  4.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                  4.96   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.20    0.00    0.00    0.20 ^ shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.00    0.00    0.20 ^ _0812_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.29    0.28    0.23    0.43 ^ _0812_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0641_ (net)
                  0.28    0.00    0.43 ^ _0813_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     6    0.14    0.19    0.15    0.58 v _0813_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _0651_ (net)
                  0.19    0.00    0.58 v _0814_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.23    0.81 v _0814_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0662_ (net)
                  0.18    0.00    0.82 v _0815_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.23    0.14    0.22    1.04 v _0815_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0672_ (net)
                  0.14    0.00    1.04 v _0816_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.22    1.27 v _0816_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0808_ (net)
                  0.18    0.00    1.27 v _1654_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.02    0.09    0.40    1.67 ^ _1654_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _0811_ (net)
                  0.09    0.00    1.67 ^ _0832_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     8    0.16    0.17    0.19    1.86 ^ _0832_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0804_ (net)
                  0.17    0.00    1.86 ^ _0843_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.22    2.08 ^ _0843_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0007_ (net)
                  0.18    0.00    2.08 ^ _0852_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.17    0.17    0.22    2.30 ^ _0852_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0016_ (net)
                  0.17    0.00    2.30 ^ _1049_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.20    0.27    2.57 v _1049_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0211_ (net)
                  0.20    0.00    2.57 v _1051_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.05    0.16    0.32    2.89 v _1051_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0213_ (net)
                  0.16    0.00    2.89 v _1318_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.15    0.30    3.19 v _1318_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0472_ (net)
                  0.15    0.00    3.19 v _1586_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.28    3.47 v _1586_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0733_ (net)
                  0.13    0.00    3.47 v _1587_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.03    0.37    0.25    3.72 ^ _1587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0734_ (net)
                  0.37    0.00    3.72 ^ _1588_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.19    0.38    0.30    4.02 v _1588_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net64 (net)
                  0.38    0.00    4.03 v output64/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.81    4.84 v output64/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         data_out[3] (net)
                  0.16    0.00    4.84 v data_out[3] (out)
                                  4.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                  4.96   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.6816351413726807

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6006

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.24363824725151062

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9037

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.8424

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
4.9576

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
102.378986

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.56e-02   1.43e-02   2.86e-07   2.99e-02 100.0%
Clock                 -2.87e-10   0.00e+00   4.47e-07   4.46e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-02   1.43e-02   7.33e-07   2.99e-02 100.0%
                          52.3%      47.7%       0.0%
