/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [41:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  reg [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = ~((celloutsig_0_19z | celloutsig_0_7z) & (in_data[77] | celloutsig_0_10z));
  assign celloutsig_1_3z = celloutsig_1_1z[0] | ~(celloutsig_1_0z[0]);
  assign celloutsig_0_8z = { celloutsig_0_0z[5:4], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } + { celloutsig_0_0z[5:0], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[67:61] / { 1'h1, in_data[16:11] };
  assign celloutsig_1_11z = celloutsig_1_8z[10:3] === in_data[113:106];
  assign celloutsig_0_1z = in_data[42:40] === celloutsig_0_0z[5:3];
  assign celloutsig_0_13z = { in_data[67:58], celloutsig_0_5z, celloutsig_0_7z } === { celloutsig_0_0z[4:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_0z >= celloutsig_0_0z;
  assign celloutsig_0_6z = in_data[34:19] >= { in_data[11:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } >= in_data[29:21];
  assign celloutsig_0_15z = { celloutsig_0_14z[24:19], celloutsig_0_6z } >= { in_data[23], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z } >= { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_4z = { celloutsig_1_1z[9:3], celloutsig_1_3z } && { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[89:87], celloutsig_0_7z, celloutsig_0_5z } && { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_0z[1:0], celloutsig_0_1z } && { celloutsig_0_8z[3:2], celloutsig_0_6z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3], celloutsig_0_0z, celloutsig_0_1z } < { in_data[21:15], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_0_19z = celloutsig_0_8z[2] & ~(celloutsig_0_9z);
  assign celloutsig_1_16z = { in_data[117], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z } != celloutsig_1_8z[11:2];
  assign celloutsig_0_20z = { celloutsig_0_12z[0], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_16z } != { celloutsig_0_14z[40:3], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_1z;
  assign celloutsig_0_30z = celloutsig_0_6z & celloutsig_0_24z;
  assign celloutsig_1_1z = { in_data[97:96], celloutsig_1_0z, celloutsig_1_0z } >> in_data[189:176];
  assign celloutsig_1_19z = { celloutsig_1_2z[5], celloutsig_1_16z, celloutsig_1_3z } >> celloutsig_1_1z[6:4];
  assign celloutsig_0_12z = { celloutsig_0_0z[5], celloutsig_0_10z, celloutsig_0_10z } >> { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[13:7] <<< celloutsig_1_1z[12:6];
  assign celloutsig_1_5z = { celloutsig_1_0z[4:3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } <<< celloutsig_1_0z[5:1];
  assign celloutsig_1_8z = { celloutsig_1_1z[6:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } <<< { in_data[110:98], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_8z[2:0], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } <<< { in_data[66:32], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[176:171] <<< in_data[166:161];
  assign celloutsig_1_18z = { celloutsig_1_5z[2:0], celloutsig_1_4z } ~^ in_data[153:150];
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_29z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_4z };
  assign { out_data[131:128], out_data[98:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
