setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/vinays/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32hvt_"
saed32hvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_hvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/vinays/ECE581-2024/lab2-Vinaysshetty/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_sramb.sv }. (AUTOREAD-303)
Compiling source file /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Error: could not open script file "../../fifo1_sramb.add_ios.tcl" (CMD-015)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_clock_transition 0.33 {rclk wclk wclk2x}
1
set_clock_latency 0.05 {rclk wclk wclk2x}
1
set_clock_uncertainty 0.2 {rclk wclk wclk2x}
1
# set_load
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc]
1
set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc]
1
set_output_delay 0.00001 -max -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.00001 -min -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.00001 -max -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.00001 -min -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.00001 -max -clock wclk -add_delay [get_ports wfull]
1
set_output_delay 0.00001 -min -clock wclk -add_delay [get_ports wfull]
1
set_drive 0.000001 [get_ports wdata*]
1
set_drive 0.000001 [get_ports winc]
1
set_drive 0.000001 [get_ports rinc]
1
set_load 0.00001 [get_ports rdata*]
1
set_load 0.00001 [get_ports rempty]
1
set_load 0.00001 [get_ports wfull]
1
#set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -max -clock wclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock wclk -add_delay [all_inputs]
#set_output_delay 0.00001 -min -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -min -clock rclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock rclk -add_delay [all_outputs]
#set_drive 0.00001 [all_inputs]
#set_load 0.000001 [all_outputs]
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30  211310.2      0.00       0.0      28.7                           28093624.0000
    0:00:30  211310.2      0.00       0.0      28.7                           28093624.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:31  211185.7      0.00       0.0      28.7                           21573724.0000
    0:00:31  211185.7      0.00       0.0      28.7                           21573724.0000
    0:00:31  211185.7      0.00       0.0      28.7                           21573724.0000
    0:00:31  211185.7      0.00       0.0      28.7                           21573724.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%
    0:00:31  211185.7      0.00       0.0      28.7                           21573724.0000
    0:00:31  211185.7      0.00       0.0      28.7                           21573724.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:31  211182.9      0.00       0.0      28.7                           21389508.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21389508.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21389508.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31  211182.9      0.00       0.0      28.7                           21260610.0000
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:32  211199.1      0.00       0.0      23.2                           21558208.0000
    0:00:32  211199.1      0.00       0.0      23.2                           21558208.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:32  211199.1      0.00       0.0      23.2                           21558208.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
    0:00:32  211195.8      0.00       0.0      23.2                           21083898.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Tue Jan 23 17:05:16 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  input external delay                                    0.00       0.05 f
  rinc (in)                                               0.00       0.05 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                 0.00       0.05 f
  rptr_empty/U4/Y (NAND2X0_HVT)                           0.04       0.09 r
  rptr_empty/U16/Y (OR3X1_HVT)                            0.12       0.21 r
  rptr_empty/U17/Y (OR2X1_HVT)                            0.09       0.30 r
  rptr_empty/U11/Y (OR2X1_HVT)                            0.09       0.39 r
  rptr_empty/U18/Y (OR2X1_HVT)                            0.09       0.47 r
  rptr_empty/U19/Y (OR2X1_HVT)                            0.08       0.56 r
  rptr_empty/U10/Y (INVX0_HVT)                            0.04       0.59 f
  rptr_empty/U20/Y (NAND2X0_HVT)                          0.05       0.64 r
  rptr_empty/U21/Y (XOR2X1_HVT)                           0.18       0.82 f
  rptr_empty/U40/Y (MUX21X1_HVT)                          0.14       0.96 f
  rptr_empty/U57/Y (XOR2X1_HVT)                           0.15       1.11 r
  rptr_empty/U70/Y (NOR3X0_HVT)                           0.14       1.25 f
  rptr_empty/rempty_reg/D (SDFFASX1_HVT)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       1.85 r
  library setup time                                     -0.12       1.73
  data required time                                                 1.73
  --------------------------------------------------------------------------
  data required time                                                 1.73
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.05 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.23       0.28 r
  fifomem/U16/Y (NAND4X1_HVT)                             0.19       0.48 f
  fifomem/U46/Y (NOR2X0_HVT)                              0.10       0.57 r
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.57 r
  rdata[0] (out)                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  output external delay                                   0.00       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)               0.00       0.05 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_HVT)                 0.35       0.40 f
  rptr_empty/U4/Y (NAND2X0_HVT)                           0.06       0.46 r
  rptr_empty/U16/Y (OR3X1_HVT)                            0.12       0.58 r
  rptr_empty/U17/Y (OR2X1_HVT)                            0.09       0.67 r
  rptr_empty/U11/Y (OR2X1_HVT)                            0.09       0.76 r
  rptr_empty/U18/Y (OR2X1_HVT)                            0.09       0.84 r
  rptr_empty/U19/Y (OR2X1_HVT)                            0.08       0.93 r
  rptr_empty/U10/Y (INVX0_HVT)                            0.04       0.96 f
  rptr_empty/U20/Y (NAND2X0_HVT)                          0.05       1.01 r
  rptr_empty/U21/Y (XOR2X1_HVT)                           0.18       1.19 f
  rptr_empty/U40/Y (MUX21X1_HVT)                          0.14       1.33 f
  rptr_empty/U57/Y (XOR2X1_HVT)                           0.15       1.48 r
  rptr_empty/U70/Y (NOR3X0_HVT)                           0.14       1.62 f
  rptr_empty/rempty_reg/D (SDFFASX1_HVT)                  0.00       1.62 f
  data arrival time                                                  1.62

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       1.85 r
  library setup time                                     -0.12       1.73
  data required time                                                 1.73
  --------------------------------------------------------------------------
  data required time                                                 1.73
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_HVT)                0.00       0.05 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_HVT)                  0.36       0.41 r
  wptr_full/U13/Y (NAND2X0_HVT)                           0.07       0.48 f
  wptr_full/U19/Y (OR3X1_HVT)                             0.13       0.61 f
  wptr_full/U20/Y (OR2X1_HVT)                             0.08       0.69 f
  wptr_full/U21/Y (OR2X1_HVT)                             0.08       0.76 f
  wptr_full/U3/Y (INVX0_HVT)                              0.03       0.80 r
  wptr_full/U22/Y (AND2X1_HVT)                            0.08       0.87 r
  wptr_full/U5/Y (AND2X1_HVT)                             0.09       0.96 r
  wptr_full/U23/Y (NAND2X0_HVT)                           0.06       1.02 f
  wptr_full/U24/Y (XOR2X1_HVT)                            0.17       1.20 r
  wptr_full/U45/Y (MUX21X1_HVT)                           0.14       1.33 r
  wptr_full/U7/Y (INVX0_HVT)                              0.05       1.38 f
  wptr_full/U73/Y (XOR2X1_HVT)                            0.15       1.52 r
  wptr_full/U74/Y (NOR3X0_HVT)                            0.12       1.64 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.64 f
  data arrival time                                                  1.64

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.85 r
  library setup time                                     -0.08       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
dc_shell> help *clock*
 all_clock_gates      # create a collection of clock gating cells or pins
 all_clocks           # return all clocks in the current design
 apply_clock_gate_latency # Spread and annotate clock latencies on the existing clock gates
 create_clock         # create clock
 create_generated_clock # create generated clock
 create_qtm_clock     # Create a quick timing model clock
 create_qtm_generated_clock # Create a generated clock in quick timing model
 get_clocks           # create a collection of design clocks
 get_generated_clocks # create a collection of generated clocks
 identify_clock_gating # identify_clock_gating
 insert_clock_gating  # insert_clock_gating
 remove_clock         # remove clock
 remove_clock_gating  # remove_clock_gating
 remove_clock_gating_check # remove clock_gating_check
 remove_clock_gating_style # remove_clock_gating_style
 remove_clock_groups  # remove clock_groups
 remove_clock_latency # remove clock_latency
 remove_clock_sense   # remove_clock_sense
 remove_clock_transition # remove clock_transition
 remove_clock_uncertainty # remove clock_uncertainty
 remove_dft_clock_gating_pin # Remove DFT clock gating pin specification
 remove_disable_clock_gating_check # remove_disable_clock_gating_check
 remove_generated_clock # remove generated clock
 remove_propagated_clock # remove_propagated_clock
 replace_clock_gates  # replace_clock_gates
 report_clock         # report clock
 report_clock_gating  # report clock gating
 report_clock_gating_check # report clock gating check
 report_clock_timing  # report clock timing
 report_clock_tree    # report clocktree
 report_dft_clock_controller # report dft clock controller configuration for a mode
 report_dft_clock_gating_configuration # Report existing DFT clock gating Specification(s)
 report_dft_clock_gating_pin # Report existing DFT clock gating Specification(s)
 report_interclock_relation # report interclock relation
 reset_clock_gate_latency # Remove clock latency from CG cells and reset values specified by set_clock_gate_latency
 reset_dft_clock_controller # remove dft clock controller specification
 reset_dft_clock_gating_configuration # Reset DFT clock gating configuration
 rewire_clock_gating  # rewire_clock_gating
 set_clock_gate_latency # Specifies clock latency values to be applied to CG for each CG stage and fanout range
 set_clock_gating_check # set clock_gating_check
 set_clock_gating_enable # Controls signals to be used as clock gating enable
 set_clock_gating_objects # set_clock_gating_objects
 set_clock_gating_registers # set_clock_gating_registers
 set_clock_gating_style # set_clock_gating_style
 set_clock_groups     # set clock groups
 set_clock_latency    # set clock_latency
 set_clock_sense      # set clock_sense
 set_clock_transition # set clock_transition
 set_clock_uncertainty # set clock_uncertainty
 set_dft_clock_controller # set dft clock controller for a mode
 set_dft_clock_gating_configuration # Specify clock gating configuration specification
 set_dft_clock_gating_pin # Specify clock gating configuration specification
 set_disable_clock_gating_check # set_disable_clock_gating_check
 set_output_clock_port_type # set_output_clock_port_type
 set_power_clock_scaling # set clock frequency scaling parameters
 set_preserve_clock_gate # set pwr_cg_preservation_type
 set_propagated_clock # set propagated_clock
 set_replace_clock_gates # set_replace_clock_gates
dc_shell> man create_clock
2.  Synopsys Commands                                        Command Reference
                                 create_clock

NAME
       create_clock
              Creates  a  clock object and defines its waveform in the current
              design.

SYNTAX
       status create_clock
               [-name clock_name]
               [-add]
               [source_objects]
               [-period period_value]
               [-waveform edge_list]
               [-comment comment_string]

   Data Types
       clock_name         string
       source_objects     list
       period_value       float
       edge_list          list
       comment_string     string

ARGUMENTS
       -name clock_name
              Specifies the name of the clock being created.  If  you  do  not
              use  this  option, the clock is given the same name as the first
              clock source specified in source_objects.  If  you  do  not  use
              source_objects,  you  must use this option, which creates a vir-
              tual clock not associated with a port or pin.  Use  this  option
              along  with  source_objects to give the clock a more descriptive
              name than that of the pin or port where it is applied.

              If you specify the -add option, you must use  the  -name  option
              and the clocks with the same source must have different names.

       -add   Specifies  whether to add this clock to the existing clock or to
              overwrite the existing clock.  Use this option  to  capture  the
              case  where multiple clocks must be specified on the same source
              for simultaneous analysis with different clock waveforms.   When
              you  specify  this  option,  you must also use the -name option.
              Defining multiple clocks on the same source pin or  port  causes
              longer  runtime  and  higher  memory  usage than a single clock,
              because the synthesis timing engine must  explore  all  possible
              combinations   of   launch   and   capture   clocks.    Use  the
              set_false_path command to disable unwanted  clock  combinations.
              This  option  is  ignored  (the default), unless multiple clocks
              analysis  is  enabled  by   setting   the   timing_enable_multi-
              ple_clocks_per_reg variable to true.

       source_objects
              Specifies  a list of pins or ports on which to apply this clock.
              If you do not use this option, you must  use  -name  clock_name,
              which creates a virtual clock not associated with a port or pin.
              If you specify a clock on a pin that already has  a  clock,  the
              new clock replaces the old clock unless you use the -add option.

       -period period_value
              Specifies the period of  the  clock  waveform  in  library  time
              units.

       -waveform edge_list
              Specifies  the  rise and fall edge times, in library time units,
              of the clock over an entire clock period.  The first time in the
              list  is a rising transition, typically the first rising transi-
              tion after time zero.  There must be an even number of  increas-
              ing  times, and they are assumed to be alternating rise and fall
              times.  The numbers must represent one full  clock  period.   If
              -waveform  edge_list  is not specified, but -period period_value
              is, a default waveform with a rise edge of 0.0 and a  fall  edge
              of period_value/2 is assumed.

       -comment comment_string
              Allows  the  command to accept a comment string. The tool honors
              the annotation and preserves it with the SDC object so that  the
              exact  string  is written out when the constraint is written out
              when you use the write_sdc or write_script command. The  comment
              remains  intact through the synthesis, place-and-route, and tim-
              ing-analysis flows.

DESCRIPTION
       The create_clock command creates a clock object in the current  design.
       The  command  defines  the specified source_objects as clock sources in
       the current design.  A pin or port can be a source for a single  clock.
       If  source_objects  is not specified, but a clock_name is given, a vir-
       tual clock is created.  A virtual clock can be created to represent  an
       off-chip  clock  for  input  or  output  delay specification.  For more
       information about input and output delay, refer to the  set_input_delay
       and set_output_delay command man pages.

       Clock  objects  hold  attributes that affect the clock network, such as
       dont_touch_network, fix_hold, and propagated_clock.  Using create_clock
       on an existing clock object overwrites the attributes previously set on
       the clock object.  The create_clock command also defines  the  waveform
       for  the  clock.  The clock can have multiple pulses per period.  Setup
       and hold path delays are automatically derived from the clock waveforms
       of  the  path  startpoint and endpoint.  The fix_hold attribute (set by
       the set_fix_hold command) directs compile to fix hold violations for  a
       clock.

       By  default,  a  new  path group is created for the clock.  This groups
       together the endpoints related to this clock for cost function calcula-
       tion.   To remove the clock from its assigned group, use the group_path
       command to reassign the clock to another group or to the  default  path
       group.  For more information, refer to the group_path command man page.

       The new clock has ideal timing, so no  propagation  delay  through  the
       clock  network  is  assumed.   To  enable propagation delay through the
       clock network, use the set_propagated_clock command.  To  add  skew  or
       uncertainty  to  the  ideal  waveform,  use  the  set_clock_latency  or
       set_clock_uncertainty command.

       To show information about all  clock  sources  in  a  design,  use  the
       report_clock  command.   To  get  a  list  of  clock  sources,  use the
       get_clocks command.  To return sequential  cells  related  to  a  given
       clock,  use  the  all_registers command.  To undo create_clock, use the
       remove_clock command.

   Multicorner-Multimode Support
       This command uses information from the current scenario only.

EXAMPLES
       The following example creates a clock on port PHI1  with  a  period  of
       10.0, rise at 5.0, and fall at 9.5:

         prompt> create_clock "PHI1" -period 10 -waveform {5.0 9.5}

       In  the following example, the clock has a falling edge at 5 and a ris-
       ing edge at 10, with a period of  10.   Because  the  -waveform  option
       expects  the  edges to be ordered first rise then fall, and to increase
       in value, the fall edge can be given as 15; that is, the  next  falling
       edge after the first rise edge at 10.

         prompt> create_clock "PHI2" -period 10 -waveform {10 15}

       The  following  example  creates a clock named CLK on pin u13/Z, with a
       period of 25, fall at 0.0, rise at 5.0, fall at 10.0, rise at 15.0, and
       so forth:

         prompt> create_clock "u13/Z" -name "CLK" -period 25 -waveform {5 10 15 25}

       The  following  example creates a virtual clock named HI2 with a period
       of 10.0, rise at 0.0, and fall at 5.0:

         prompt> create_clock -name "PHI2" -period 10 -waveform {0.0 5.0}

       The following example creates a clock with multiple sources and a  com-
       plex waveform:

         prompt> create_clock -name "clk2" -period 10 -waveform {0.0 2.0 4.0 6.0} \
                 {clkgen1/Z clkgen2/Z clkgen3/Z}

SEE ALSO
       all_clocks(2)
       all_registers(2)
       check_timing(2)
       compile(2)
       current_design(2)
       get_clocks(2)
       group_path(2)
       remove_clock(2)
       report_clock(2)
       reset_design(2)
       set_clock_latency(2)
       set_clock_uncertainty(2)
       set_dont_touch_network(2)
       set_fix_hold(2)
       set_max_delay(2)
       set_min_delay(2)
       set_output_delay(2)
       set_propagated_clock(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> 
dc_shell> report_clock
 
****************************************
Report : clocks
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Tue Jan 23 17:13:26 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
rclk             2.00   {0 1}                         {rclk}
wclk             2.00   {0 1}                         {wclk}
wclk2x           1.00   {0 0.5}                       {wclk2x}
--------------------------------------------------------------------------------
1
dc_shell> create_clock -name "wclk" -period 1.5  wclk
1
dc_shell> report_clock
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Tue Jan 23 17:14:05 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
rclk             2.00   {0 1}                         {rclk}
wclk             1.50   {0 0.75}                      {wclk}
wclk2x           1.00   {0 0.5}                       {wclk2x}
--------------------------------------------------------------------------------
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Tue Jan 23 17:14:25 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  input external delay                                    0.00       0.05 f
  winc (in)                                               0.00       0.05 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.05 f
  wptr_full/U13/Y (NAND2X0_HVT)                           0.04       0.09 r
  wptr_full/U19/Y (OR3X1_HVT)                             0.12       0.21 r
  wptr_full/U20/Y (OR2X1_HVT)                             0.09       0.30 r
  wptr_full/U21/Y (OR2X1_HVT)                             0.08       0.38 r
  wptr_full/U3/Y (INVX0_HVT)                              0.03       0.41 f
  wptr_full/U22/Y (AND2X1_HVT)                            0.07       0.49 f
  wptr_full/U5/Y (AND2X1_HVT)                             0.08       0.57 f
  wptr_full/U23/Y (NAND2X0_HVT)                           0.06       0.63 r
  wptr_full/U24/Y (XOR2X1_HVT)                            0.18       0.81 f
  wptr_full/U45/Y (MUX21X1_HVT)                           0.13       0.95 f
  wptr_full/U7/Y (INVX0_HVT)                              0.04       0.99 r
  wptr_full/U73/Y (XOR2X1_HVT)                            0.15       1.14 f
  wptr_full/U74/Y (NOR3X0_HVT)                            0.11       1.26 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.26 r
  data arrival time                                                  1.26

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.05       1.55
  clock uncertainty                                      -0.20       1.35
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.35 r
  library setup time                                     -0.10       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       0.05 r
  wptr_full/wfull_reg/Q (SDFFARX1_HVT)                    0.36       0.41 r
  wptr_full/wfull (wptr_full_ADDRSIZE10)                  0.00       0.41 r
  wfull (out)                                             0.00       0.41 r
  data arrival time                                                  0.41

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.05       1.55
  clock uncertainty                                      -0.20       1.35
  output external delay                                   0.00       1.35
  data required time                                                 1.35
  --------------------------------------------------------------------------
  data required time                                                 1.35
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)               0.00       0.05 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_HVT)                 0.35       0.40 f
  rptr_empty/U4/Y (NAND2X0_HVT)                           0.06       0.46 r
  rptr_empty/U16/Y (OR3X1_HVT)                            0.12       0.58 r
  rptr_empty/U17/Y (OR2X1_HVT)                            0.09       0.67 r
  rptr_empty/U11/Y (OR2X1_HVT)                            0.09       0.76 r
  rptr_empty/U18/Y (OR2X1_HVT)                            0.09       0.84 r
  rptr_empty/U19/Y (OR2X1_HVT)                            0.08       0.93 r
  rptr_empty/U10/Y (INVX0_HVT)                            0.04       0.96 f
  rptr_empty/U20/Y (NAND2X0_HVT)                          0.05       1.01 r
  rptr_empty/U21/Y (XOR2X1_HVT)                           0.18       1.19 f
  rptr_empty/U40/Y (MUX21X1_HVT)                          0.14       1.33 f
  rptr_empty/U57/Y (XOR2X1_HVT)                           0.15       1.48 r
  rptr_empty/U70/Y (NOR3X0_HVT)                           0.14       1.62 f
  rptr_empty/rempty_reg/D (SDFFASX1_HVT)                  0.00       1.62 f
  data arrival time                                                  1.62

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX1_HVT)                0.00       1.85 r
  library setup time                                     -0.12       1.73
  data required time                                                 1.73
  --------------------------------------------------------------------------
  data required time                                                 1.73
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_HVT)                0.00       0.05 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_HVT)                  0.36       0.41 r
  wptr_full/U13/Y (NAND2X0_HVT)                           0.07       0.48 f
  wptr_full/U19/Y (OR3X1_HVT)                             0.13       0.61 f
  wptr_full/U20/Y (OR2X1_HVT)                             0.08       0.69 f
  wptr_full/U21/Y (OR2X1_HVT)                             0.08       0.76 f
  wptr_full/U3/Y (INVX0_HVT)                              0.03       0.80 r
  wptr_full/U22/Y (AND2X1_HVT)                            0.08       0.87 r
  wptr_full/U5/Y (AND2X1_HVT)                             0.09       0.96 r
  wptr_full/U23/Y (NAND2X0_HVT)                           0.06       1.02 f
  wptr_full/U24/Y (XOR2X1_HVT)                            0.17       1.20 r
  wptr_full/U45/Y (MUX21X1_HVT)                           0.14       1.33 r
  wptr_full/U7/Y (INVX0_HVT)                              0.05       1.38 f
  wptr_full/U73/Y (XOR2X1_HVT)                            0.15       1.52 r
  wptr_full/U74/Y (NOR3X0_HVT)                            0.12       1.64 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.64 f
  data arrival time                                                  1.64

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.05       1.55
  clock uncertainty                                      -0.20       1.35
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.35 r
  library setup time                                     -0.08       1.27
  data required time                                                 1.27
  --------------------------------------------------------------------------
  data required time                                                 1.27
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


1
dc_shell> exit

Memory usage for this session 198 Mbytes.
Memory usage for this session including child processes 198 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).
Elapsed time for this session 711 seconds ( 0.20 hours ).

Thank you...

