\doxysection{File List}
Here is a list of all files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{components/\mbox{\hyperlink{gerador__pulso_8vhd}{gerador\+\_\+pulso.\+vhd}} }{\pageref{gerador__pulso_8vhd}}{}
\item\contentsline{section}{components/\mbox{\hyperlink{hexa7seg_8vhd}{hexa7seg.\+vhd}} }{\pageref{hexa7seg_8vhd}}{}
\item\contentsline{section}{components/\mbox{\hyperlink{register__d_8vhdl}{register\+\_\+d.\+vhdl}} }{\pageref{register__d_8vhdl}}{}
\item\contentsline{section}{components/adder/\mbox{\hyperlink{prefix__operator_8vhdl}{prefix\+\_\+operator.\+vhdl}} }{\pageref{prefix__operator_8vhdl}}{}
\item\contentsline{section}{components/adder/\mbox{\hyperlink{sklansky__adder_8vhdl}{sklansky\+\_\+adder.\+vhdl}} }{\pageref{sklansky__adder_8vhdl}}{}
\item\contentsline{section}{components/counter/\mbox{\hyperlink{sync__par__counter_8vhdl}{sync\+\_\+par\+\_\+counter.\+vhdl}} }{\pageref{sync__par__counter_8vhdl}}{}
\item\contentsline{section}{components/counter/\mbox{\hyperlink{t__flip__flop_8vhdl}{t\+\_\+flip\+\_\+flop.\+vhdl}} }{\pageref{t__flip__flop_8vhdl}}{}
\item\contentsline{section}{components/fifo/\mbox{\hyperlink{fifo_8vhdl}{fifo.\+vhdl}} }{\pageref{fifo_8vhdl}}{}
\item\contentsline{section}{components/fifo/\mbox{\hyperlink{fifo__ctrl_8vhdl}{fifo\+\_\+ctrl.\+vhdl}} }{\pageref{fifo__ctrl_8vhdl}}{}
\item\contentsline{section}{components/fifo/\mbox{\hyperlink{reg__file_8vhdl}{reg\+\_\+file.\+vhdl}} }{\pageref{reg__file_8vhdl}}{}
\item\contentsline{section}{components/fpu/adder/\mbox{\hyperlink{fp__sp__adder__dp_8vhdl}{fp\+\_\+sp\+\_\+adder\+\_\+dp.\+vhdl}} }{\pageref{fp__sp__adder__dp_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{baud__gen_8vhdl}{baud\+\_\+gen.\+vhdl}} }{\pageref{baud__gen_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{uart_8vhdl}{uart.\+vhdl}} }{\pageref{uart_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{uart__rx_8vhdl}{uart\+\_\+rx.\+vhdl}} }{\pageref{uart__rx_8vhdl}}{}
\item\contentsline{section}{components/uart/\mbox{\hyperlink{uart__tx_8vhdl}{uart\+\_\+tx.\+vhdl}} }{\pageref{uart__tx_8vhdl}}{}
\item\contentsline{section}{week2/rtl/\mbox{\hyperlink{comm__interface_8vhdl}{comm\+\_\+interface.\+vhdl}} }{\pageref{comm__interface_8vhdl}}{}
\item\contentsline{section}{week2/rtl/\mbox{\hyperlink{hcsr04_8vhdl}{hcsr04.\+vhdl}} }{\pageref{hcsr04_8vhdl}}{}
\item\contentsline{section}{week2/rtl/\mbox{\hyperlink{hcsr04__ctrl_8vhdl}{hcsr04\+\_\+ctrl.\+vhdl}} }{\pageref{hcsr04__ctrl_8vhdl}}{}
\item\contentsline{section}{week2/rtl/\mbox{\hyperlink{hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.\+vhdl}} }{\pageref{hcsr04__interface_8vhdl}}{}
\item\contentsline{section}{week2/rtl/\mbox{\hyperlink{main_8vhdl}{main.\+vhdl}} }{\pageref{main_8vhdl}}{}
\item\contentsline{section}{week2/rtl/\mbox{\hyperlink{tb__comm__interface_8vhdl}{tb\+\_\+comm\+\_\+interface.\+vhdl}} }{\pageref{tb__comm__interface_8vhdl}}{}
\item\contentsline{section}{week2/simulation/\mbox{\hyperlink{tb__hcsr04_8vhdl}{tb\+\_\+hcsr04.\+vhdl}} }{\pageref{tb__hcsr04_8vhdl}}{}
\item\contentsline{section}{week2/simulation/\mbox{\hyperlink{tb__hcsr04__ctrl_8vhdl}{tb\+\_\+hcsr04\+\_\+ctrl.\+vhdl}} }{\pageref{tb__hcsr04__ctrl_8vhdl}}{}
\item\contentsline{section}{week2/simulation/\mbox{\hyperlink{tb__hcsr04__interface_8vhdl}{tb\+\_\+hcsr04\+\_\+interface.\+vhdl}} }{\pageref{tb__hcsr04__interface_8vhdl}}{}
\end{DoxyCompactList}
