Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Feb 14 17:15:53 2026
| Host         : Vidyadheesha running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_cpu_timing_summary_routed.rpt -pb top_cpu_timing_summary_routed.pb -rpx top_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : top_cpu
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.657        0.000                      0                  510        0.068        0.000                      0                  510        8.870        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            11.657        0.000                      0                  510        0.068        0.000                      0                  510        8.870        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.657ns  (required time - arrival time)
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IFID/instr_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 0.609ns (7.588%)  route 7.417ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.766     9.138    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I2_O)        0.125     9.263 r  PC1/dbg_instr_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           3.584    12.847    IFID/dbg_instr_OBUF[2]
    SLICE_X4Y134         FDCE                                         r  IFID/instr_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.452    24.582    IFID/clk_IBUF_BUFG
    SLICE_X4Y134         FDCE                                         r  IFID/instr_out_reg[15]/C
                         clock pessimism              0.163    24.745    
                         clock uncertainty           -0.035    24.710    
    SLICE_X4Y134         FDCE (Setup_fdce_C_D)       -0.206    24.504    IFID/instr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         24.504    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                 11.657    

Slack (MET) :             12.103ns  (required time - arrival time)
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IFID/instr_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 0.589ns (7.643%)  route 7.117ns (92.357%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.891     9.263    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I0_O)        0.105     9.368 r  PC1/dbg_instr_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           3.159    12.527    IFID/dbg_instr_OBUF[4]
    SLICE_X22Y136        FDCE                                         r  IFID/instr_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.384    24.514    IFID/clk_IBUF_BUFG
    SLICE_X22Y136        FDCE                                         r  IFID/instr_out_reg[20]/C
                         clock pessimism              0.163    24.677    
                         clock uncertainty           -0.035    24.642    
    SLICE_X22Y136        FDCE (Setup_fdce_C_D)       -0.012    24.630    IFID/instr_out_reg[20]
  -------------------------------------------------------------------
                         required time                         24.630    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                 12.103    

Slack (MET) :             12.469ns  (required time - arrival time)
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IFID/instr_out_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.589ns (8.024%)  route 6.751ns (91.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.766     9.138    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I2_O)        0.105     9.243 r  PC1/dbg_instr_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           2.918    12.161    IFID/dbg_instr_OBUF[3]
    SLICE_X22Y136        FDCE                                         r  IFID/instr_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.384    24.514    IFID/clk_IBUF_BUFG
    SLICE_X22Y136        FDCE                                         r  IFID/instr_out_reg[16]/C
                         clock pessimism              0.163    24.677    
                         clock uncertainty           -0.035    24.642    
    SLICE_X22Y136        FDCE (Setup_fdce_C_D)       -0.012    24.630    IFID/instr_out_reg[16]
  -------------------------------------------------------------------
                         required time                         24.630    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                 12.469    

Slack (MET) :             13.238ns  (required time - arrival time)
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IFID/instr_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.589ns (9.120%)  route 5.869ns (90.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 24.431 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.903     9.275    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT2 (Prop_lut2_I0_O)        0.105     9.380 r  PC1/dbg_instr_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.899    11.279    IFID/dbg_instr_OBUF[0]
    SLICE_X54Y142        FDCE                                         r  IFID/instr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.301    24.431    IFID/clk_IBUF_BUFG
    SLICE_X54Y142        FDCE                                         r  IFID/instr_out_reg[7]/C
                         clock pessimism              0.163    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X54Y142        FDCE (Setup_fdce_C_D)       -0.042    24.517    IFID/instr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         24.517    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                 13.238    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            IFID/instr_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 0.600ns (10.071%)  route 5.358ns (89.929%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 24.431 - 20.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.891     9.263    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I0_O)        0.116     9.379 r  PC1/dbg_instr_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           1.400    10.778    IFID/dbg_instr_OBUF[1]
    SLICE_X54Y142        FDCE                                         r  IFID/instr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.301    24.431    IFID/clk_IBUF_BUFG
    SLICE_X54Y142        FDCE                                         r  IFID/instr_out_reg[8]/C
                         clock pessimism              0.163    24.594    
                         clock uncertainty           -0.035    24.559    
    SLICE_X54Y142        FDCE (Setup_fdce_C_D)       -0.217    24.342    IFID/instr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         24.342    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             14.735ns  (required time - arrival time)
  Source:                 MEMWB/rd_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EXMEM/alu_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.004ns (38.081%)  route 3.258ns (61.919%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.558     4.851    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.379     5.230 r  MEMWB/rd_out_reg[0]/Q
                         net (fo=95, routed)          1.347     6.577    MEMWB/rd_out_reg[1]_1[0]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.105     6.682 r  MEMWB/i__carry_i_12/O
                         net (fo=32, routed)          1.099     7.780    MEMWB/rs2_out_reg[0]
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.105     7.885 r  MEMWB/i__carry_i_4/O
                         net (fo=2, routed)           0.813     8.698    MEMWB/p_1_in[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.105     8.803 r  MEMWB/i__carry_i_7/O
                         net (fo=1, routed)           0.000     8.803    EX_STAGE/ALU1/S[0]
    SLICE_X5Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.260 r  EX_STAGE/ALU1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.260    EX_STAGE/ALU1/_inferred__1/i__carry_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.358 r  EX_STAGE/ALU1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.358    EX_STAGE/ALU1/_inferred__1/i__carry__0_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.456 r  EX_STAGE/ALU1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.456    EX_STAGE/ALU1/_inferred__1/i__carry__1_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.554 r  EX_STAGE/ALU1/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.554    EX_STAGE/ALU1/_inferred__1/i__carry__2_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.652 r  EX_STAGE/ALU1/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.652    EX_STAGE/ALU1/_inferred__1/i__carry__3_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.750 r  EX_STAGE/ALU1/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.750    EX_STAGE/ALU1/_inferred__1/i__carry__4_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.848 r  EX_STAGE/ALU1/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.848    EX_STAGE/ALU1/_inferred__1/i__carry__5_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.113 r  EX_STAGE/ALU1/_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    10.113    EXMEM/D[29]
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.451    24.581    EXMEM/clk_IBUF_BUFG
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[29]/C
                         clock pessimism              0.244    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X5Y132         FDCE (Setup_fdce_C_D)        0.059    24.849    EXMEM/alu_out_reg[29]
  -------------------------------------------------------------------
                         required time                         24.849    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                 14.735    

Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 MEMWB/rd_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EXMEM/alu_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.999ns (38.022%)  route 3.258ns (61.978%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.558     4.851    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.379     5.230 r  MEMWB/rd_out_reg[0]/Q
                         net (fo=95, routed)          1.347     6.577    MEMWB/rd_out_reg[1]_1[0]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.105     6.682 r  MEMWB/i__carry_i_12/O
                         net (fo=32, routed)          1.099     7.780    MEMWB/rs2_out_reg[0]
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.105     7.885 r  MEMWB/i__carry_i_4/O
                         net (fo=2, routed)           0.813     8.698    MEMWB/p_1_in[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.105     8.803 r  MEMWB/i__carry_i_7/O
                         net (fo=1, routed)           0.000     8.803    EX_STAGE/ALU1/S[0]
    SLICE_X5Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.260 r  EX_STAGE/ALU1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.260    EX_STAGE/ALU1/_inferred__1/i__carry_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.358 r  EX_STAGE/ALU1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.358    EX_STAGE/ALU1/_inferred__1/i__carry__0_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.456 r  EX_STAGE/ALU1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.456    EX_STAGE/ALU1/_inferred__1/i__carry__1_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.554 r  EX_STAGE/ALU1/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.554    EX_STAGE/ALU1/_inferred__1/i__carry__2_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.652 r  EX_STAGE/ALU1/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.652    EX_STAGE/ALU1/_inferred__1/i__carry__3_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.750 r  EX_STAGE/ALU1/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.750    EX_STAGE/ALU1/_inferred__1/i__carry__4_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.848 r  EX_STAGE/ALU1/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.848    EX_STAGE/ALU1/_inferred__1/i__carry__5_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.108 r  EX_STAGE/ALU1/_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    10.108    EXMEM/D[31]
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.451    24.581    EXMEM/clk_IBUF_BUFG
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[31]/C
                         clock pessimism              0.244    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X5Y132         FDCE (Setup_fdce_C_D)        0.059    24.849    EXMEM/alu_out_reg[31]
  -------------------------------------------------------------------
                         required time                         24.849    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 14.740    

Slack (MET) :             14.800ns  (required time - arrival time)
  Source:                 MEMWB/rd_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EXMEM/alu_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.939ns (37.307%)  route 3.258ns (62.693%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.558     4.851    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.379     5.230 r  MEMWB/rd_out_reg[0]/Q
                         net (fo=95, routed)          1.347     6.577    MEMWB/rd_out_reg[1]_1[0]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.105     6.682 r  MEMWB/i__carry_i_12/O
                         net (fo=32, routed)          1.099     7.780    MEMWB/rs2_out_reg[0]
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.105     7.885 r  MEMWB/i__carry_i_4/O
                         net (fo=2, routed)           0.813     8.698    MEMWB/p_1_in[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.105     8.803 r  MEMWB/i__carry_i_7/O
                         net (fo=1, routed)           0.000     8.803    EX_STAGE/ALU1/S[0]
    SLICE_X5Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.260 r  EX_STAGE/ALU1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.260    EX_STAGE/ALU1/_inferred__1/i__carry_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.358 r  EX_STAGE/ALU1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.358    EX_STAGE/ALU1/_inferred__1/i__carry__0_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.456 r  EX_STAGE/ALU1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.456    EX_STAGE/ALU1/_inferred__1/i__carry__1_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.554 r  EX_STAGE/ALU1/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.554    EX_STAGE/ALU1/_inferred__1/i__carry__2_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.652 r  EX_STAGE/ALU1/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.652    EX_STAGE/ALU1/_inferred__1/i__carry__3_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.750 r  EX_STAGE/ALU1/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.750    EX_STAGE/ALU1/_inferred__1/i__carry__4_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.848 r  EX_STAGE/ALU1/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.848    EX_STAGE/ALU1/_inferred__1/i__carry__5_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.048 r  EX_STAGE/ALU1/_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    10.048    EXMEM/D[30]
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.451    24.581    EXMEM/clk_IBUF_BUFG
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[30]/C
                         clock pessimism              0.244    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X5Y132         FDCE (Setup_fdce_C_D)        0.059    24.849    EXMEM/alu_out_reg[30]
  -------------------------------------------------------------------
                         required time                         24.849    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 14.800    

Slack (MET) :             14.819ns  (required time - arrival time)
  Source:                 MEMWB/rd_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EXMEM/alu_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.920ns (37.077%)  route 3.258ns (62.923%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.558     4.851    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.379     5.230 r  MEMWB/rd_out_reg[0]/Q
                         net (fo=95, routed)          1.347     6.577    MEMWB/rd_out_reg[1]_1[0]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.105     6.682 r  MEMWB/i__carry_i_12/O
                         net (fo=32, routed)          1.099     7.780    MEMWB/rs2_out_reg[0]
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.105     7.885 r  MEMWB/i__carry_i_4/O
                         net (fo=2, routed)           0.813     8.698    MEMWB/p_1_in[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.105     8.803 r  MEMWB/i__carry_i_7/O
                         net (fo=1, routed)           0.000     8.803    EX_STAGE/ALU1/S[0]
    SLICE_X5Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.260 r  EX_STAGE/ALU1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.260    EX_STAGE/ALU1/_inferred__1/i__carry_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.358 r  EX_STAGE/ALU1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.358    EX_STAGE/ALU1/_inferred__1/i__carry__0_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.456 r  EX_STAGE/ALU1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.456    EX_STAGE/ALU1/_inferred__1/i__carry__1_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.554 r  EX_STAGE/ALU1/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.554    EX_STAGE/ALU1/_inferred__1/i__carry__2_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.652 r  EX_STAGE/ALU1/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.652    EX_STAGE/ALU1/_inferred__1/i__carry__3_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.750 r  EX_STAGE/ALU1/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.750    EX_STAGE/ALU1/_inferred__1/i__carry__4_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.848 r  EX_STAGE/ALU1/_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.848    EX_STAGE/ALU1/_inferred__1/i__carry__5_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.029 r  EX_STAGE/ALU1/_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    10.029    EXMEM/D[28]
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.451    24.581    EXMEM/clk_IBUF_BUFG
    SLICE_X5Y132         FDCE                                         r  EXMEM/alu_out_reg[28]/C
                         clock pessimism              0.244    24.825    
                         clock uncertainty           -0.035    24.790    
    SLICE_X5Y132         FDCE (Setup_fdce_C_D)        0.059    24.849    EXMEM/alu_out_reg[28]
  -------------------------------------------------------------------
                         required time                         24.849    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 14.819    

Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 MEMWB/rd_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EXMEM/alu_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.906ns (36.906%)  route 3.258ns (63.094%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 24.580 - 20.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.558     4.851    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.379     5.230 r  MEMWB/rd_out_reg[0]/Q
                         net (fo=95, routed)          1.347     6.577    MEMWB/rd_out_reg[1]_1[0]
    SLICE_X4Y129         LUT4 (Prop_lut4_I2_O)        0.105     6.682 r  MEMWB/i__carry_i_12/O
                         net (fo=32, routed)          1.099     7.780    MEMWB/rs2_out_reg[0]
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.105     7.885 r  MEMWB/i__carry_i_4/O
                         net (fo=2, routed)           0.813     8.698    MEMWB/p_1_in[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I1_O)        0.105     8.803 r  MEMWB/i__carry_i_7/O
                         net (fo=1, routed)           0.000     8.803    EX_STAGE/ALU1/S[0]
    SLICE_X5Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.260 r  EX_STAGE/ALU1/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.260    EX_STAGE/ALU1/_inferred__1/i__carry_n_0
    SLICE_X5Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.358 r  EX_STAGE/ALU1/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.358    EX_STAGE/ALU1/_inferred__1/i__carry__0_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.456 r  EX_STAGE/ALU1/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.456    EX_STAGE/ALU1/_inferred__1/i__carry__1_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.554 r  EX_STAGE/ALU1/_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.554    EX_STAGE/ALU1/_inferred__1/i__carry__2_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.652 r  EX_STAGE/ALU1/_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.652    EX_STAGE/ALU1/_inferred__1/i__carry__3_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.750 r  EX_STAGE/ALU1/_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.750    EX_STAGE/ALU1/_inferred__1/i__carry__4_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.015 r  EX_STAGE/ALU1/_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    10.015    EXMEM/D[25]
    SLICE_X5Y131         FDCE                                         r  EXMEM/alu_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354    21.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    23.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.450    24.580    EXMEM/clk_IBUF_BUFG
    SLICE_X5Y131         FDCE                                         r  EXMEM/alu_out_reg[25]/C
                         clock pessimism              0.244    24.824    
                         clock uncertainty           -0.035    24.789    
    SLICE_X5Y131         FDCE (Setup_fdce_C_D)        0.059    24.848    EXMEM/alu_out_reg[25]
  -------------------------------------------------------------------
                         required time                         24.848    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                 14.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMD32                                       r  RF/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMS32                                       r  RF/regs_reg_r1_0_31_24_29/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMS32                                       r  RF/regs_reg_r1_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_24_29/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.856%)  route 0.275ns (66.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.275     2.024    RF/regs_reg_r1_0_31_24_29/ADDRD1
    SLICE_X2Y133         RAMS32                                       r  RF/regs_reg_r1_0_31_24_29/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.922     2.129    RF/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X2Y133         RAMS32                                       r  RF/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.483     1.647    
    SLICE_X2Y133         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.956    RF/regs_reg_r1_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_30_31/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.982%)  route 0.287ns (67.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.287     2.035    RF/regs_reg_r1_0_31_30_31/A1
    SLICE_X2Y134         RAMD32                                       r  RF/regs_reg_r1_0_31_30_31/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.923     2.130    RF/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y134         RAMD32                                       r  RF/regs_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism             -0.483     1.648    
    SLICE_X2Y134         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.957    RF/regs_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MEMWB/rd_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RF/regs_reg_r1_0_31_30_31/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.982%)  route 0.287ns (67.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.649     1.608    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y133         FDCE                                         r  MEMWB/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  MEMWB/rd_out_reg[1]/Q
                         net (fo=95, routed)          0.287     2.035    RF/regs_reg_r1_0_31_30_31/A1
    SLICE_X2Y134         RAMD32                                       r  RF/regs_reg_r1_0_31_30_31/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.923     2.130    RF/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y134         RAMD32                                       r  RF/regs_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism             -0.483     1.648    
    SLICE_X2Y134         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.957    RF/regs_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y125   EXMEM/alu_out_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y127   EXMEM/alu_out_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y127   EXMEM/alu_out_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y128   EXMEM/alu_out_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y128   EXMEM/alu_out_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y128   EXMEM/alu_out_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y128   EXMEM/alu_out_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y129   EXMEM/alu_out_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X5Y129   EXMEM/alu_out_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y125   RF/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_instr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.443ns  (logic 2.974ns (23.905%)  route 9.468ns (76.095%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.903     9.275    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT2 (Prop_lut2_I0_O)        0.105     9.380 r  PC1/dbg_instr_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           5.498    14.878    dbg_instr_OBUF[7]
    T23                  OBUF (Prop_obuf_I_O)         2.385    17.263 r  dbg_instr_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.263    dbg_instr[7]
    T23                                                               r  dbg_instr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_instr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.375ns  (logic 3.166ns (25.582%)  route 9.209ns (74.418%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.766     9.138    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I2_O)        0.125     9.263 r  PC1/dbg_instr_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           5.376    14.638    dbg_instr_OBUF[15]
    N26                  OBUF (Prop_obuf_I_O)         2.557    17.195 r  dbg_instr_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.195    dbg_instr[15]
    N26                                                               r  dbg_instr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_instr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.117ns  (logic 3.153ns (26.023%)  route 8.964ns (73.977%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.891     9.263    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I0_O)        0.116     9.379 r  PC1/dbg_instr_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           5.006    14.384    dbg_instr_OBUF[8]
    R22                  OBUF (Prop_obuf_I_O)         2.553    16.938 r  dbg_instr_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.938    dbg_instr[8]
    R22                                                               r  dbg_instr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_instr[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 3.024ns (30.510%)  route 6.889ns (69.490%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.891     9.263    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I0_O)        0.105     9.368 r  PC1/dbg_instr_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           2.930    12.298    dbg_instr_OBUF[20]
    C1                   OBUF (Prop_obuf_I_O)         2.435    14.734 r  dbg_instr_OBUF[20]_inst/O
                         net (fo=0)                   0.000    14.734    dbg_instr[20]
    C1                                                                r  dbg_instr[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_instr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 3.016ns (30.607%)  route 6.838ns (69.393%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.527     4.820    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y181       FDCE (Prop_fdce_C_Q)         0.379     5.199 f  PC1/pc_out_reg[6]/Q
                         net (fo=3, routed)           1.068     6.267    PC1/dbg_pc_OBUF[4]
    SLICE_X163Y175       LUT6 (Prop_lut6_I0_O)        0.105     6.372 r  PC1/dbg_instr_OBUF[20]_inst_i_2/O
                         net (fo=5, routed)           2.766     9.138    PC1/dbg_instr_OBUF[20]_inst_i_2_n_0
    SLICE_X100Y153       LUT3 (Prop_lut3_I2_O)        0.105     9.243 r  PC1/dbg_instr_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           3.005    12.248    dbg_instr_OBUF[16]
    E1                   OBUF (Prop_obuf_I_O)         2.427    14.675 r  dbg_instr_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.675    dbg_instr[16]
    E1                                                                r  dbg_instr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMWB/alu_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_wb_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.925ns  (logic 2.786ns (56.574%)  route 2.139ns (43.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.549     4.842    MEMWB/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  MEMWB/alu_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.433     5.275 r  MEMWB/alu_out_reg[1]/Q
                         net (fo=5, routed)           2.139     7.414    dbg_wb_data_OBUF[1]
    R20                  OBUF (Prop_obuf_I_O)         2.353     9.767 r  dbg_wb_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.767    dbg_wb_data[1]
    R20                                                               r  dbg_wb_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMWB/alu_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_wb_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.874ns  (logic 2.757ns (56.573%)  route 2.116ns (43.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.549     4.842    MEMWB/clk_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  MEMWB/alu_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.379     5.221 r  MEMWB/alu_out_reg[2]/Q
                         net (fo=5, routed)           2.116     7.337    dbg_wb_data_OBUF[2]
    P24                  OBUF (Prop_obuf_I_O)         2.378     9.716 r  dbg_wb_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.716    dbg_wb_data[2]
    P24                                                               r  dbg_wb_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMWB/alu_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_wb_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.804ns  (logic 2.736ns (56.962%)  route 2.067ns (43.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.549     4.842    MEMWB/clk_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  MEMWB/alu_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.379     5.221 r  MEMWB/alu_out_reg[0]/Q
                         net (fo=5, routed)           2.067     7.288    dbg_wb_data_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.357     9.646 r  dbg_wb_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.646    dbg_wb_data[0]
    R21                                                               r  dbg_wb_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 2.795ns (58.643%)  route 1.971ns (41.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.526     4.819    PC1/clk_IBUF_BUFG
    SLICE_X163Y180       FDCE                                         r  PC1/pc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y180       FDCE (Prop_fdce_C_Q)         0.379     5.198 r  PC1/pc_out_reg[5]/Q
                         net (fo=3, routed)           1.971     7.169    dbg_pc_OBUF[5]
    D5                   OBUF (Prop_obuf_I_O)         2.416     9.585 r  dbg_pc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.585    dbg_pc[5]
    D5                                                                r  dbg_pc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEMWB/alu_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_wb_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.681ns  (logic 2.803ns (59.883%)  route 1.878ns (40.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     3.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.293 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.552     4.845    MEMWB/clk_IBUF_BUFG
    SLICE_X6Y128         FDCE                                         r  MEMWB/alu_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.433     5.278 r  MEMWB/alu_out_reg[13]/Q
                         net (fo=5, routed)           1.878     7.156    dbg_wb_data_OBUF[13]
    M21                  OBUF (Prop_obuf_I_O)         2.370     9.526 r  dbg_wb_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.526    dbg_wb_data[13]
    M21                                                               r  dbg_wb_data[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1/pc_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.566ns  (logic 1.280ns (81.759%)  route 0.286ns (18.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.641     1.600    PC1/clk_IBUF_BUFG
    SLICE_X163Y183       FDCE                                         r  PC1/pc_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y183       FDCE (Prop_fdce_C_Q)         0.141     1.741 r  PC1/pc_out_reg[15]/Q
                         net (fo=2, routed)           0.286     2.026    dbg_pc_OBUF[15]
    K8                   OBUF (Prop_obuf_I_O)         1.139     3.165 r  dbg_pc_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.165    dbg_pc[15]
    K8                                                                r  dbg_pc[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.605ns  (logic 1.278ns (79.633%)  route 0.327ns (20.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.641     1.600    PC1/clk_IBUF_BUFG
    SLICE_X163Y183       FDCE                                         r  PC1/pc_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y183       FDCE (Prop_fdce_C_Q)         0.141     1.741 r  PC1/pc_out_reg[16]/Q
                         net (fo=2, routed)           0.327     2.068    dbg_pc_OBUF[16]
    L8                   OBUF (Prop_obuf_I_O)         1.137     3.205 r  dbg_pc_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.205    dbg_pc[16]
    L8                                                                r  dbg_pc[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.285ns (79.456%)  route 0.332ns (20.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.641     1.600    PC1/clk_IBUF_BUFG
    SLICE_X163Y183       FDCE                                         r  PC1/pc_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y183       FDCE (Prop_fdce_C_Q)         0.141     1.741 r  PC1/pc_out_reg[14]/Q
                         net (fo=2, routed)           0.332     2.073    dbg_pc_OBUF[14]
    J4                   OBUF (Prop_obuf_I_O)         1.144     3.217 r  dbg_pc_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.217    dbg_pc[14]
    J4                                                                r  dbg_pc[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 1.275ns (77.798%)  route 0.364ns (22.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.640     1.599    PC1/clk_IBUF_BUFG
    SLICE_X163Y182       FDCE                                         r  PC1/pc_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y182       FDCE (Prop_fdce_C_Q)         0.141     1.740 r  PC1/pc_out_reg[11]/Q
                         net (fo=2, routed)           0.364     2.104    dbg_pc_OBUF[11]
    K6                   OBUF (Prop_obuf_I_O)         1.134     3.238 r  dbg_pc_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.238    dbg_pc[11]
    K6                                                                r  dbg_pc[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.272ns (77.367%)  route 0.372ns (22.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.640     1.599    PC1/clk_IBUF_BUFG
    SLICE_X163Y182       FDCE                                         r  PC1/pc_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y182       FDCE (Prop_fdce_C_Q)         0.141     1.740 r  PC1/pc_out_reg[12]/Q
                         net (fo=2, routed)           0.372     2.112    dbg_pc_OBUF[12]
    K7                   OBUF (Prop_obuf_I_O)         1.131     3.243 r  dbg_pc_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.243    dbg_pc[12]
    K7                                                                r  dbg_pc[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.282ns (77.729%)  route 0.367ns (22.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.642     1.601    PC1/clk_IBUF_BUFG
    SLICE_X163Y185       FDCE                                         r  PC1/pc_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y185       FDCE (Prop_fdce_C_Q)         0.141     1.742 r  PC1/pc_out_reg[23]/Q
                         net (fo=2, routed)           0.367     2.109    dbg_pc_OBUF[23]
    F7                   OBUF (Prop_obuf_I_O)         1.141     3.250 r  dbg_pc_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.250    dbg_pc[23]
    F7                                                                r  dbg_pc[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.650ns  (logic 1.293ns (78.327%)  route 0.358ns (21.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.642     1.601    PC1/clk_IBUF_BUFG
    SLICE_X163Y184       FDCE                                         r  PC1/pc_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y184       FDCE (Prop_fdce_C_Q)         0.141     1.742 r  PC1/pc_out_reg[20]/Q
                         net (fo=2, routed)           0.358     2.100    dbg_pc_OBUF[20]
    H9                   OBUF (Prop_obuf_I_O)         1.152     3.251 r  dbg_pc_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.251    dbg_pc[20]
    H9                                                                r  dbg_pc[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.294ns (78.194%)  route 0.361ns (21.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.642     1.601    PC1/clk_IBUF_BUFG
    SLICE_X163Y184       FDCE                                         r  PC1/pc_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y184       FDCE (Prop_fdce_C_Q)         0.141     1.742 r  PC1/pc_out_reg[19]/Q
                         net (fo=2, routed)           0.361     2.103    dbg_pc_OBUF[19]
    G9                   OBUF (Prop_obuf_I_O)         1.153     3.256 r  dbg_pc_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.256    dbg_pc[19]
    G9                                                                r  dbg_pc[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.302ns (78.389%)  route 0.359ns (21.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.640     1.599    PC1/clk_IBUF_BUFG
    SLICE_X163Y182       FDCE                                         r  PC1/pc_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y182       FDCE (Prop_fdce_C_Q)         0.141     1.740 r  PC1/pc_out_reg[10]/Q
                         net (fo=2, routed)           0.359     2.099    dbg_pc_OBUF[10]
    G4                   OBUF (Prop_obuf_I_O)         1.161     3.260 r  dbg_pc_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.260    dbg_pc[10]
    G4                                                                r  dbg_pc[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1/pc_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_pc[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.273ns (76.318%)  route 0.395ns (23.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.933    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.642     1.601    PC1/clk_IBUF_BUFG
    SLICE_X163Y184       FDCE                                         r  PC1/pc_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y184       FDCE (Prop_fdce_C_Q)         0.141     1.742 r  PC1/pc_out_reg[18]/Q
                         net (fo=2, routed)           0.395     2.137    dbg_pc_OBUF[18]
    J6                   OBUF (Prop_obuf_I_O)         1.132     3.269 r  dbg_pc_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.269    dbg_pc[18]
    J6                                                                r  dbg_pc[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IDEX/rd2_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    IDEX/reset_IBUF
    SLICE_X6Y126         FDCE                                         f  IDEX/rd2_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    IDEX/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  IDEX/rd2_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IDEX/rd2_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    IDEX/reset_IBUF
    SLICE_X7Y126         FDCE                                         f  IDEX/rd2_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    IDEX/clk_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  IDEX/rd2_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IDEX/rd2_out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    IDEX/reset_IBUF
    SLICE_X6Y126         FDCE                                         f  IDEX/rd2_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    IDEX/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  IDEX/rd2_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IDEX/rd2_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    IDEX/reset_IBUF
    SLICE_X7Y126         FDCE                                         f  IDEX/rd2_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    IDEX/clk_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  IDEX/rd2_out_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEMWB/alu_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    MEMWB/reset_IBUF
    SLICE_X6Y126         FDCE                                         f  MEMWB/alu_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    MEMWB/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  MEMWB/alu_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEMWB/alu_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    MEMWB/reset_IBUF
    SLICE_X7Y126         FDCE                                         f  MEMWB/alu_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    MEMWB/clk_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  MEMWB/alu_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEMWB/alu_out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    MEMWB/reset_IBUF
    SLICE_X6Y126         FDCE                                         f  MEMWB/alu_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    MEMWB/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  MEMWB/alu_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEMWB/alu_out_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    MEMWB/reset_IBUF
    SLICE_X6Y126         FDCE                                         f  MEMWB/alu_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    MEMWB/clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  MEMWB/alu_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEMWB/alu_out_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.416ns (18.598%)  route 6.196ns (81.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.196     7.612    MEMWB/reset_IBUF
    SLICE_X7Y126         FDCE                                         f  MEMWB/alu_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.444     4.574    MEMWB/clk_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  MEMWB/alu_out_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IDEX/rd1_out_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.492ns  (logic 1.416ns (18.897%)  route 6.076ns (81.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  reset_IBUF_inst/O
                         net (fo=179, routed)         6.076     7.492    IDEX/reset_IBUF
    SLICE_X4Y125         FDCE                                         f  IDEX/rd1_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         1.354     1.354 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     3.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.130 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.443     4.573    IDEX/clk_IBUF_BUFG
    SLICE_X4Y125         FDCE                                         r  IDEX/rd1_out_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.253ns (17.779%)  route 1.168ns (82.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.168     1.420    PC1/reset_IBUF
    SLICE_X163Y180       FDCE                                         f  PC1/pc_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.908     2.116    PC1/clk_IBUF_BUFG
    SLICE_X163Y180       FDCE                                         r  PC1/pc_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.253ns (17.779%)  route 1.168ns (82.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.168     1.420    PC1/reset_IBUF
    SLICE_X163Y180       FDCE                                         f  PC1/pc_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.908     2.116    PC1/clk_IBUF_BUFG
    SLICE_X163Y180       FDCE                                         r  PC1/pc_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.253ns (17.779%)  route 1.168ns (82.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.168     1.420    PC1/reset_IBUF
    SLICE_X163Y180       FDCE                                         f  PC1/pc_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.908     2.116    PC1/clk_IBUF_BUFG
    SLICE_X163Y180       FDCE                                         r  PC1/pc_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.253ns (17.779%)  route 1.168ns (82.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.168     1.420    PC1/reset_IBUF
    SLICE_X163Y180       FDCE                                         f  PC1/pc_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.908     2.116    PC1/clk_IBUF_BUFG
    SLICE_X163Y180       FDCE                                         r  PC1/pc_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.253ns (17.044%)  route 1.229ns (82.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.229     1.482    PC1/reset_IBUF
    SLICE_X163Y181       FDCE                                         f  PC1/pc_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.910     2.117    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.253ns (17.044%)  route 1.229ns (82.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.229     1.482    PC1/reset_IBUF
    SLICE_X163Y181       FDCE                                         f  PC1/pc_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.910     2.117    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.253ns (17.044%)  route 1.229ns (82.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.229     1.482    PC1/reset_IBUF
    SLICE_X163Y181       FDCE                                         f  PC1/pc_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.910     2.117    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.253ns (17.044%)  route 1.229ns (82.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.229     1.482    PC1/reset_IBUF
    SLICE_X163Y181       FDCE                                         f  PC1/pc_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.910     2.117    PC1/clk_IBUF_BUFG
    SLICE_X163Y181       FDCE                                         r  PC1/pc_out_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.253ns (16.367%)  route 1.290ns (83.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.290     1.543    PC1/reset_IBUF
    SLICE_X163Y182       FDCE                                         f  PC1/pc_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.910     2.118    PC1/clk_IBUF_BUFG
    SLICE_X163Y182       FDCE                                         r  PC1/pc_out_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1/pc_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.253ns (16.367%)  route 1.290ns (83.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  reset_IBUF_inst/O
                         net (fo=179, routed)         1.290     1.543    PC1/reset_IBUF
    SLICE_X163Y182       FDCE                                         f  PC1/pc_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.208 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.910     2.118    PC1/clk_IBUF_BUFG
    SLICE_X163Y182       FDCE                                         r  PC1/pc_out_reg[11]/C





