xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Arty_A7.gen/sources_1/ip/ila_0_1/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Arty_A7.gen/sources_1/ip/ila_0_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Arty_A7.gen/sources_1/ip/ila_0_1/hdl/verilog"
ila_0.v,verilog,xil_defaultlib,../../../../Arty_A7.gen/sources_1/ip/ila_0_1/sim/ila_0.v,incdir="../../../../Arty_A7.gen/sources_1/ip/ila_0_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
