.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Opamp_cy_psoc4_abuf */
.set Opamp_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM1_COMP_STAT
.set Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM1_CTB_CTRL
.set Opamp_cy_psoc4_abuf__INTR, CYREG_CTBM1_INTR
.set Opamp_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM1_INTR_MASK
.set Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM1_INTR_MASKED
.set Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_cy_psoc4_abuf__INTR_SET, CYREG_CTBM1_INTR_SET
.set Opamp_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM1_OA0_COMP_TRIM
.set Opamp_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM1_OA0_OFFSET_TRIM
.set Opamp_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM1_OA_RES0_CTRL
.set Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM

/* ADC_IN */
.set ADC_IN__0__DR, CYREG_GPIO_PRT3_DR
.set ADC_IN__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ADC_IN__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ADC_IN__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ADC_IN__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ADC_IN__0__HSIOM_MASK, 0x0000000F
.set ADC_IN__0__HSIOM_SHIFT, 0
.set ADC_IN__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_IN__0__INTR, CYREG_GPIO_PRT3_INTR
.set ADC_IN__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_IN__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ADC_IN__0__MASK, 0x01
.set ADC_IN__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ADC_IN__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ADC_IN__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ADC_IN__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ADC_IN__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ADC_IN__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ADC_IN__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ADC_IN__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ADC_IN__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ADC_IN__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ADC_IN__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ADC_IN__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ADC_IN__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ADC_IN__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ADC_IN__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ADC_IN__0__PC, CYREG_GPIO_PRT3_PC
.set ADC_IN__0__PC2, CYREG_GPIO_PRT3_PC2
.set ADC_IN__0__PORT, 3
.set ADC_IN__0__PS, CYREG_GPIO_PRT3_PS
.set ADC_IN__0__SHIFT, 0
.set ADC_IN__DR, CYREG_GPIO_PRT3_DR
.set ADC_IN__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ADC_IN__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ADC_IN__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ADC_IN__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_IN__INTR, CYREG_GPIO_PRT3_INTR
.set ADC_IN__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ADC_IN__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ADC_IN__MASK, 0x01
.set ADC_IN__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ADC_IN__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ADC_IN__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ADC_IN__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ADC_IN__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ADC_IN__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ADC_IN__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ADC_IN__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ADC_IN__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ADC_IN__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ADC_IN__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ADC_IN__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ADC_IN__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ADC_IN__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ADC_IN__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ADC_IN__PC, CYREG_GPIO_PRT3_PC
.set ADC_IN__PC2, CYREG_GPIO_PRT3_PC2
.set ADC_IN__PORT, 3
.set ADC_IN__PS, CYREG_GPIO_PRT3_PS
.set ADC_IN__SHIFT, 0

/* ADC_SAR_cy_psoc4_sar */
.set ADC_SAR_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_SAR_intClock */
.set ADC_SAR_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL06
.set ADC_SAR_intClock__DIV_ID, 0x00000041
.set ADC_SAR_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL01
.set ADC_SAR_intClock__PA_DIV_ID, 0x000000FF

/* ADC_SAR_IRQ */
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_IRQ__INTC_NUMBER, 15
.set ADC_SAR_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL00
.set Clock_1__PA_DIV_ID, 0x000000FF

/* IR_DRIVE */
.set IR_DRIVE__0__DR, CYREG_GPIO_PRT0_DR
.set IR_DRIVE__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set IR_DRIVE__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set IR_DRIVE__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set IR_DRIVE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set IR_DRIVE__0__HSIOM_MASK, 0x0000F000
.set IR_DRIVE__0__HSIOM_SHIFT, 12
.set IR_DRIVE__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR_DRIVE__0__INTR, CYREG_GPIO_PRT0_INTR
.set IR_DRIVE__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR_DRIVE__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set IR_DRIVE__0__MASK, 0x08
.set IR_DRIVE__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set IR_DRIVE__0__OUT_SEL_SHIFT, 6
.set IR_DRIVE__0__OUT_SEL_VAL, 2
.set IR_DRIVE__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IR_DRIVE__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IR_DRIVE__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IR_DRIVE__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IR_DRIVE__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IR_DRIVE__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IR_DRIVE__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IR_DRIVE__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IR_DRIVE__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IR_DRIVE__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IR_DRIVE__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IR_DRIVE__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IR_DRIVE__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IR_DRIVE__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IR_DRIVE__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IR_DRIVE__0__PC, CYREG_GPIO_PRT0_PC
.set IR_DRIVE__0__PC2, CYREG_GPIO_PRT0_PC2
.set IR_DRIVE__0__PORT, 0
.set IR_DRIVE__0__PS, CYREG_GPIO_PRT0_PS
.set IR_DRIVE__0__SHIFT, 3
.set IR_DRIVE__DR, CYREG_GPIO_PRT0_DR
.set IR_DRIVE__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set IR_DRIVE__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set IR_DRIVE__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set IR_DRIVE__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR_DRIVE__INTR, CYREG_GPIO_PRT0_INTR
.set IR_DRIVE__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR_DRIVE__INTSTAT, CYREG_GPIO_PRT0_INTR
.set IR_DRIVE__MASK, 0x08
.set IR_DRIVE__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IR_DRIVE__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IR_DRIVE__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IR_DRIVE__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IR_DRIVE__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IR_DRIVE__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IR_DRIVE__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IR_DRIVE__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IR_DRIVE__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IR_DRIVE__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IR_DRIVE__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IR_DRIVE__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IR_DRIVE__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IR_DRIVE__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IR_DRIVE__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IR_DRIVE__PC, CYREG_GPIO_PRT0_PC
.set IR_DRIVE__PC2, CYREG_GPIO_PRT0_PC2
.set IR_DRIVE__PORT, 0
.set IR_DRIVE__PS, CYREG_GPIO_PRT0_PS
.set IR_DRIVE__SHIFT, 3

/* PWM_NIR1_PWMUDB */
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_NIR1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_NIR1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00

/* UART_DEB_rx */
.set UART_DEB_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_DEB_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_DEB_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_DEB_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_DEB_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_DEB_rx__0__HSIOM_MASK, 0x000F0000
.set UART_DEB_rx__0__HSIOM_SHIFT, 16
.set UART_DEB_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_DEB_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_DEB_rx__0__MASK, 0x10
.set UART_DEB_rx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_DEB_rx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_DEB_rx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_DEB_rx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_DEB_rx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_DEB_rx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_DEB_rx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_DEB_rx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_DEB_rx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_DEB_rx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_DEB_rx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_DEB_rx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_DEB_rx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_DEB_rx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_DEB_rx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_DEB_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_DEB_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_DEB_rx__0__PORT, 1
.set UART_DEB_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_DEB_rx__0__SHIFT, 4
.set UART_DEB_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_DEB_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_DEB_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_DEB_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_DEB_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_DEB_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_DEB_rx__MASK, 0x10
.set UART_DEB_rx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_DEB_rx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_DEB_rx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_DEB_rx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_DEB_rx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_DEB_rx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_DEB_rx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_DEB_rx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_DEB_rx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_DEB_rx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_DEB_rx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_DEB_rx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_DEB_rx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_DEB_rx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_DEB_rx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_DEB_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_DEB_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_DEB_rx__PORT, 1
.set UART_DEB_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_DEB_rx__SHIFT, 4

/* UART_DEB_SCB */
.set UART_DEB_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_DEB_SCB__EZ_DATA000, CYREG_SCB0_EZ_DATA000
.set UART_DEB_SCB__EZ_DATA001, CYREG_SCB0_EZ_DATA001
.set UART_DEB_SCB__EZ_DATA002, CYREG_SCB0_EZ_DATA002
.set UART_DEB_SCB__EZ_DATA003, CYREG_SCB0_EZ_DATA003
.set UART_DEB_SCB__EZ_DATA004, CYREG_SCB0_EZ_DATA004
.set UART_DEB_SCB__EZ_DATA005, CYREG_SCB0_EZ_DATA005
.set UART_DEB_SCB__EZ_DATA006, CYREG_SCB0_EZ_DATA006
.set UART_DEB_SCB__EZ_DATA007, CYREG_SCB0_EZ_DATA007
.set UART_DEB_SCB__EZ_DATA008, CYREG_SCB0_EZ_DATA008
.set UART_DEB_SCB__EZ_DATA009, CYREG_SCB0_EZ_DATA009
.set UART_DEB_SCB__EZ_DATA010, CYREG_SCB0_EZ_DATA010
.set UART_DEB_SCB__EZ_DATA011, CYREG_SCB0_EZ_DATA011
.set UART_DEB_SCB__EZ_DATA012, CYREG_SCB0_EZ_DATA012
.set UART_DEB_SCB__EZ_DATA013, CYREG_SCB0_EZ_DATA013
.set UART_DEB_SCB__EZ_DATA014, CYREG_SCB0_EZ_DATA014
.set UART_DEB_SCB__EZ_DATA015, CYREG_SCB0_EZ_DATA015
.set UART_DEB_SCB__EZ_DATA016, CYREG_SCB0_EZ_DATA016
.set UART_DEB_SCB__EZ_DATA017, CYREG_SCB0_EZ_DATA017
.set UART_DEB_SCB__EZ_DATA018, CYREG_SCB0_EZ_DATA018
.set UART_DEB_SCB__EZ_DATA019, CYREG_SCB0_EZ_DATA019
.set UART_DEB_SCB__EZ_DATA020, CYREG_SCB0_EZ_DATA020
.set UART_DEB_SCB__EZ_DATA021, CYREG_SCB0_EZ_DATA021
.set UART_DEB_SCB__EZ_DATA022, CYREG_SCB0_EZ_DATA022
.set UART_DEB_SCB__EZ_DATA023, CYREG_SCB0_EZ_DATA023
.set UART_DEB_SCB__EZ_DATA024, CYREG_SCB0_EZ_DATA024
.set UART_DEB_SCB__EZ_DATA025, CYREG_SCB0_EZ_DATA025
.set UART_DEB_SCB__EZ_DATA026, CYREG_SCB0_EZ_DATA026
.set UART_DEB_SCB__EZ_DATA027, CYREG_SCB0_EZ_DATA027
.set UART_DEB_SCB__EZ_DATA028, CYREG_SCB0_EZ_DATA028
.set UART_DEB_SCB__EZ_DATA029, CYREG_SCB0_EZ_DATA029
.set UART_DEB_SCB__EZ_DATA030, CYREG_SCB0_EZ_DATA030
.set UART_DEB_SCB__EZ_DATA031, CYREG_SCB0_EZ_DATA031
.set UART_DEB_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_DEB_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_DEB_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_DEB_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_DEB_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_DEB_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_DEB_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_DEB_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_DEB_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_DEB_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_DEB_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_DEB_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_DEB_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_DEB_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_DEB_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_DEB_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_DEB_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_DEB_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_DEB_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_DEB_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_DEB_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_DEB_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_DEB_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_DEB_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_DEB_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_DEB_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_DEB_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_DEB_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_DEB_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_DEB_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_DEB_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_DEB_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_DEB_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_DEB_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_DEB_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_DEB_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_DEB_SCB__SS0_POSISTION, 0
.set UART_DEB_SCB__SS1_POSISTION, 1
.set UART_DEB_SCB__SS2_POSISTION, 2
.set UART_DEB_SCB__SS3_POSISTION, 3
.set UART_DEB_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_DEB_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_DEB_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_DEB_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_DEB_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_DEB_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_DEB_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_DEB_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_DEB_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_DEB_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* UART_DEB_SCB_IRQ */
.set UART_DEB_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_DEB_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_DEB_SCB_IRQ__INTC_MASK, 0x200
.set UART_DEB_SCB_IRQ__INTC_NUMBER, 9
.set UART_DEB_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set UART_DEB_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_DEB_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_DEB_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_DEB_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_DEB_SCBCLK */
.set UART_DEB_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL01
.set UART_DEB_SCBCLK__DIV_ID, 0x00000042
.set UART_DEB_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL02
.set UART_DEB_SCBCLK__PA_DIV_ID, 0x000000FF

/* UART_DEB_tx */
.set UART_DEB_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_DEB_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_DEB_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_DEB_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_DEB_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_DEB_tx__0__HSIOM_MASK, 0x00F00000
.set UART_DEB_tx__0__HSIOM_SHIFT, 20
.set UART_DEB_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_DEB_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_DEB_tx__0__MASK, 0x20
.set UART_DEB_tx__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set UART_DEB_tx__0__OUT_SEL_SHIFT, 10
.set UART_DEB_tx__0__OUT_SEL_VAL, -1
.set UART_DEB_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_DEB_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_DEB_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_DEB_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_DEB_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_DEB_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_DEB_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_DEB_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_DEB_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_DEB_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_DEB_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_DEB_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_DEB_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_DEB_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_DEB_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_DEB_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_DEB_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_DEB_tx__0__PORT, 1
.set UART_DEB_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_DEB_tx__0__SHIFT, 5
.set UART_DEB_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_DEB_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_DEB_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_DEB_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_DEB_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_DEB_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_DEB_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_DEB_tx__MASK, 0x20
.set UART_DEB_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set UART_DEB_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set UART_DEB_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set UART_DEB_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set UART_DEB_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set UART_DEB_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set UART_DEB_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set UART_DEB_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set UART_DEB_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set UART_DEB_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set UART_DEB_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set UART_DEB_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set UART_DEB_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set UART_DEB_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set UART_DEB_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set UART_DEB_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_DEB_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_DEB_tx__PORT, 1
.set UART_DEB_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_DEB_tx__SHIFT, 5

/* PWM_GREEN_PWMUDB */
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_GREEN_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set PWM_GREEN_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* RED_DRIVE */
.set RED_DRIVE__0__DR, CYREG_GPIO_PRT0_DR
.set RED_DRIVE__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RED_DRIVE__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RED_DRIVE__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RED_DRIVE__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RED_DRIVE__0__HSIOM_MASK, 0x00000F00
.set RED_DRIVE__0__HSIOM_SHIFT, 8
.set RED_DRIVE__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RED_DRIVE__0__INTR, CYREG_GPIO_PRT0_INTR
.set RED_DRIVE__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RED_DRIVE__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RED_DRIVE__0__MASK, 0x04
.set RED_DRIVE__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set RED_DRIVE__0__OUT_SEL_SHIFT, 4
.set RED_DRIVE__0__OUT_SEL_VAL, 1
.set RED_DRIVE__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RED_DRIVE__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RED_DRIVE__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RED_DRIVE__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RED_DRIVE__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RED_DRIVE__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RED_DRIVE__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RED_DRIVE__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RED_DRIVE__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RED_DRIVE__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RED_DRIVE__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RED_DRIVE__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RED_DRIVE__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RED_DRIVE__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RED_DRIVE__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RED_DRIVE__0__PC, CYREG_GPIO_PRT0_PC
.set RED_DRIVE__0__PC2, CYREG_GPIO_PRT0_PC2
.set RED_DRIVE__0__PORT, 0
.set RED_DRIVE__0__PS, CYREG_GPIO_PRT0_PS
.set RED_DRIVE__0__SHIFT, 2
.set RED_DRIVE__DR, CYREG_GPIO_PRT0_DR
.set RED_DRIVE__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RED_DRIVE__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RED_DRIVE__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RED_DRIVE__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RED_DRIVE__INTR, CYREG_GPIO_PRT0_INTR
.set RED_DRIVE__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RED_DRIVE__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RED_DRIVE__MASK, 0x04
.set RED_DRIVE__PA__CFG0, CYREG_UDB_PA0_CFG0
.set RED_DRIVE__PA__CFG1, CYREG_UDB_PA0_CFG1
.set RED_DRIVE__PA__CFG10, CYREG_UDB_PA0_CFG10
.set RED_DRIVE__PA__CFG11, CYREG_UDB_PA0_CFG11
.set RED_DRIVE__PA__CFG12, CYREG_UDB_PA0_CFG12
.set RED_DRIVE__PA__CFG13, CYREG_UDB_PA0_CFG13
.set RED_DRIVE__PA__CFG14, CYREG_UDB_PA0_CFG14
.set RED_DRIVE__PA__CFG2, CYREG_UDB_PA0_CFG2
.set RED_DRIVE__PA__CFG3, CYREG_UDB_PA0_CFG3
.set RED_DRIVE__PA__CFG4, CYREG_UDB_PA0_CFG4
.set RED_DRIVE__PA__CFG5, CYREG_UDB_PA0_CFG5
.set RED_DRIVE__PA__CFG6, CYREG_UDB_PA0_CFG6
.set RED_DRIVE__PA__CFG7, CYREG_UDB_PA0_CFG7
.set RED_DRIVE__PA__CFG8, CYREG_UDB_PA0_CFG8
.set RED_DRIVE__PA__CFG9, CYREG_UDB_PA0_CFG9
.set RED_DRIVE__PC, CYREG_GPIO_PRT0_PC
.set RED_DRIVE__PC2, CYREG_GPIO_PRT0_PC2
.set RED_DRIVE__PORT, 0
.set RED_DRIVE__PS, CYREG_GPIO_PRT0_PS
.set RED_DRIVE__SHIFT, 2

/* GA_SENSORN */
.set GA_SENSORN__0__DR, CYREG_GPIO_PRT1_DR
.set GA_SENSORN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GA_SENSORN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GA_SENSORN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GA_SENSORN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GA_SENSORN__0__HSIOM_MASK, 0x000000F0
.set GA_SENSORN__0__HSIOM_SHIFT, 4
.set GA_SENSORN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORN__0__INTR, CYREG_GPIO_PRT1_INTR
.set GA_SENSORN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GA_SENSORN__0__MASK, 0x02
.set GA_SENSORN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GA_SENSORN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GA_SENSORN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GA_SENSORN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GA_SENSORN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GA_SENSORN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GA_SENSORN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GA_SENSORN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GA_SENSORN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GA_SENSORN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GA_SENSORN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GA_SENSORN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GA_SENSORN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GA_SENSORN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GA_SENSORN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GA_SENSORN__0__PC, CYREG_GPIO_PRT1_PC
.set GA_SENSORN__0__PC2, CYREG_GPIO_PRT1_PC2
.set GA_SENSORN__0__PORT, 1
.set GA_SENSORN__0__PS, CYREG_GPIO_PRT1_PS
.set GA_SENSORN__0__SHIFT, 1
.set GA_SENSORN__DR, CYREG_GPIO_PRT1_DR
.set GA_SENSORN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GA_SENSORN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GA_SENSORN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GA_SENSORN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORN__INTR, CYREG_GPIO_PRT1_INTR
.set GA_SENSORN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GA_SENSORN__MASK, 0x02
.set GA_SENSORN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GA_SENSORN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GA_SENSORN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GA_SENSORN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GA_SENSORN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GA_SENSORN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GA_SENSORN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GA_SENSORN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GA_SENSORN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GA_SENSORN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GA_SENSORN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GA_SENSORN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GA_SENSORN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GA_SENSORN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GA_SENSORN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GA_SENSORN__PC, CYREG_GPIO_PRT1_PC
.set GA_SENSORN__PC2, CYREG_GPIO_PRT1_PC2
.set GA_SENSORN__PORT, 1
.set GA_SENSORN__PS, CYREG_GPIO_PRT1_PS
.set GA_SENSORN__SHIFT, 1

/* GA_SENSORP */
.set GA_SENSORP__0__DR, CYREG_GPIO_PRT1_DR
.set GA_SENSORP__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GA_SENSORP__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GA_SENSORP__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GA_SENSORP__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GA_SENSORP__0__HSIOM_MASK, 0x0000000F
.set GA_SENSORP__0__HSIOM_SHIFT, 0
.set GA_SENSORP__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORP__0__INTR, CYREG_GPIO_PRT1_INTR
.set GA_SENSORP__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORP__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GA_SENSORP__0__MASK, 0x01
.set GA_SENSORP__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GA_SENSORP__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GA_SENSORP__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GA_SENSORP__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GA_SENSORP__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GA_SENSORP__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GA_SENSORP__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GA_SENSORP__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GA_SENSORP__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GA_SENSORP__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GA_SENSORP__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GA_SENSORP__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GA_SENSORP__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GA_SENSORP__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GA_SENSORP__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GA_SENSORP__0__PC, CYREG_GPIO_PRT1_PC
.set GA_SENSORP__0__PC2, CYREG_GPIO_PRT1_PC2
.set GA_SENSORP__0__PORT, 1
.set GA_SENSORP__0__PS, CYREG_GPIO_PRT1_PS
.set GA_SENSORP__0__SHIFT, 0
.set GA_SENSORP__DR, CYREG_GPIO_PRT1_DR
.set GA_SENSORP__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GA_SENSORP__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GA_SENSORP__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GA_SENSORP__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORP__INTR, CYREG_GPIO_PRT1_INTR
.set GA_SENSORP__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSORP__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GA_SENSORP__MASK, 0x01
.set GA_SENSORP__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GA_SENSORP__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GA_SENSORP__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GA_SENSORP__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GA_SENSORP__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GA_SENSORP__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GA_SENSORP__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GA_SENSORP__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GA_SENSORP__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GA_SENSORP__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GA_SENSORP__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GA_SENSORP__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GA_SENSORP__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GA_SENSORP__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GA_SENSORP__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GA_SENSORP__PC, CYREG_GPIO_PRT1_PC
.set GA_SENSORP__PC2, CYREG_GPIO_PRT1_PC2
.set GA_SENSORP__PORT, 1
.set GA_SENSORP__PS, CYREG_GPIO_PRT1_PS
.set GA_SENSORP__SHIFT, 0

/* NIR_DRIVE1 */
.set NIR_DRIVE1__0__DR, CYREG_GPIO_PRT0_DR
.set NIR_DRIVE1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set NIR_DRIVE1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set NIR_DRIVE1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set NIR_DRIVE1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set NIR_DRIVE1__0__HSIOM_MASK, 0x0000000F
.set NIR_DRIVE1__0__HSIOM_SHIFT, 0
.set NIR_DRIVE1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE1__0__INTR, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE1__0__MASK, 0x01
.set NIR_DRIVE1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set NIR_DRIVE1__0__OUT_SEL_SHIFT, 0
.set NIR_DRIVE1__0__OUT_SEL_VAL, 0
.set NIR_DRIVE1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set NIR_DRIVE1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set NIR_DRIVE1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set NIR_DRIVE1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set NIR_DRIVE1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set NIR_DRIVE1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set NIR_DRIVE1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set NIR_DRIVE1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set NIR_DRIVE1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set NIR_DRIVE1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set NIR_DRIVE1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set NIR_DRIVE1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set NIR_DRIVE1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set NIR_DRIVE1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set NIR_DRIVE1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set NIR_DRIVE1__0__PC, CYREG_GPIO_PRT0_PC
.set NIR_DRIVE1__0__PC2, CYREG_GPIO_PRT0_PC2
.set NIR_DRIVE1__0__PORT, 0
.set NIR_DRIVE1__0__PS, CYREG_GPIO_PRT0_PS
.set NIR_DRIVE1__0__SHIFT, 0
.set NIR_DRIVE1__DR, CYREG_GPIO_PRT0_DR
.set NIR_DRIVE1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set NIR_DRIVE1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set NIR_DRIVE1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set NIR_DRIVE1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE1__INTR, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE1__MASK, 0x01
.set NIR_DRIVE1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set NIR_DRIVE1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set NIR_DRIVE1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set NIR_DRIVE1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set NIR_DRIVE1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set NIR_DRIVE1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set NIR_DRIVE1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set NIR_DRIVE1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set NIR_DRIVE1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set NIR_DRIVE1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set NIR_DRIVE1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set NIR_DRIVE1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set NIR_DRIVE1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set NIR_DRIVE1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set NIR_DRIVE1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set NIR_DRIVE1__PC, CYREG_GPIO_PRT0_PC
.set NIR_DRIVE1__PC2, CYREG_GPIO_PRT0_PC2
.set NIR_DRIVE1__PORT, 0
.set NIR_DRIVE1__PS, CYREG_GPIO_PRT0_PS
.set NIR_DRIVE1__SHIFT, 0

/* NIR_DRIVE2 */
.set NIR_DRIVE2__0__DR, CYREG_GPIO_PRT0_DR
.set NIR_DRIVE2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set NIR_DRIVE2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set NIR_DRIVE2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set NIR_DRIVE2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set NIR_DRIVE2__0__HSIOM_MASK, 0x000000F0
.set NIR_DRIVE2__0__HSIOM_SHIFT, 4
.set NIR_DRIVE2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE2__0__INTR, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE2__0__MASK, 0x02
.set NIR_DRIVE2__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set NIR_DRIVE2__0__OUT_SEL_SHIFT, 2
.set NIR_DRIVE2__0__OUT_SEL_VAL, 3
.set NIR_DRIVE2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set NIR_DRIVE2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set NIR_DRIVE2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set NIR_DRIVE2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set NIR_DRIVE2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set NIR_DRIVE2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set NIR_DRIVE2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set NIR_DRIVE2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set NIR_DRIVE2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set NIR_DRIVE2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set NIR_DRIVE2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set NIR_DRIVE2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set NIR_DRIVE2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set NIR_DRIVE2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set NIR_DRIVE2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set NIR_DRIVE2__0__PC, CYREG_GPIO_PRT0_PC
.set NIR_DRIVE2__0__PC2, CYREG_GPIO_PRT0_PC2
.set NIR_DRIVE2__0__PORT, 0
.set NIR_DRIVE2__0__PS, CYREG_GPIO_PRT0_PS
.set NIR_DRIVE2__0__SHIFT, 1
.set NIR_DRIVE2__DR, CYREG_GPIO_PRT0_DR
.set NIR_DRIVE2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set NIR_DRIVE2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set NIR_DRIVE2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set NIR_DRIVE2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE2__INTR, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set NIR_DRIVE2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set NIR_DRIVE2__MASK, 0x02
.set NIR_DRIVE2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set NIR_DRIVE2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set NIR_DRIVE2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set NIR_DRIVE2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set NIR_DRIVE2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set NIR_DRIVE2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set NIR_DRIVE2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set NIR_DRIVE2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set NIR_DRIVE2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set NIR_DRIVE2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set NIR_DRIVE2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set NIR_DRIVE2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set NIR_DRIVE2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set NIR_DRIVE2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set NIR_DRIVE2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set NIR_DRIVE2__PC, CYREG_GPIO_PRT0_PC
.set NIR_DRIVE2__PC2, CYREG_GPIO_PRT0_PC2
.set NIR_DRIVE2__PORT, 0
.set NIR_DRIVE2__PS, CYREG_GPIO_PRT0_PS
.set NIR_DRIVE2__SHIFT, 1

/* GREEN_DRIVE */
.set GREEN_DRIVE__0__DR, CYREG_GPIO_PRT1_DR
.set GREEN_DRIVE__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GREEN_DRIVE__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GREEN_DRIVE__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GREEN_DRIVE__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GREEN_DRIVE__0__HSIOM_MASK, 0x0F000000
.set GREEN_DRIVE__0__HSIOM_SHIFT, 24
.set GREEN_DRIVE__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GREEN_DRIVE__0__INTR, CYREG_GPIO_PRT1_INTR
.set GREEN_DRIVE__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GREEN_DRIVE__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GREEN_DRIVE__0__MASK, 0x40
.set GREEN_DRIVE__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set GREEN_DRIVE__0__OUT_SEL_SHIFT, 12
.set GREEN_DRIVE__0__OUT_SEL_VAL, 2
.set GREEN_DRIVE__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GREEN_DRIVE__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GREEN_DRIVE__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GREEN_DRIVE__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GREEN_DRIVE__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GREEN_DRIVE__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GREEN_DRIVE__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GREEN_DRIVE__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GREEN_DRIVE__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GREEN_DRIVE__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GREEN_DRIVE__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GREEN_DRIVE__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GREEN_DRIVE__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GREEN_DRIVE__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GREEN_DRIVE__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GREEN_DRIVE__0__PC, CYREG_GPIO_PRT1_PC
.set GREEN_DRIVE__0__PC2, CYREG_GPIO_PRT1_PC2
.set GREEN_DRIVE__0__PORT, 1
.set GREEN_DRIVE__0__PS, CYREG_GPIO_PRT1_PS
.set GREEN_DRIVE__0__SHIFT, 6
.set GREEN_DRIVE__DR, CYREG_GPIO_PRT1_DR
.set GREEN_DRIVE__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GREEN_DRIVE__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GREEN_DRIVE__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GREEN_DRIVE__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GREEN_DRIVE__INTR, CYREG_GPIO_PRT1_INTR
.set GREEN_DRIVE__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GREEN_DRIVE__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GREEN_DRIVE__MASK, 0x40
.set GREEN_DRIVE__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GREEN_DRIVE__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GREEN_DRIVE__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GREEN_DRIVE__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GREEN_DRIVE__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GREEN_DRIVE__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GREEN_DRIVE__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GREEN_DRIVE__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GREEN_DRIVE__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GREEN_DRIVE__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GREEN_DRIVE__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GREEN_DRIVE__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GREEN_DRIVE__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GREEN_DRIVE__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GREEN_DRIVE__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GREEN_DRIVE__PC, CYREG_GPIO_PRT1_PC
.set GREEN_DRIVE__PC2, CYREG_GPIO_PRT1_PC2
.set GREEN_DRIVE__PORT, 1
.set GREEN_DRIVE__PS, CYREG_GPIO_PRT1_PS
.set GREEN_DRIVE__SHIFT, 6

/* GA_SENSOR_OUT */
.set GA_SENSOR_OUT__0__DR, CYREG_GPIO_PRT1_DR
.set GA_SENSOR_OUT__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GA_SENSOR_OUT__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GA_SENSOR_OUT__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GA_SENSOR_OUT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set GA_SENSOR_OUT__0__HSIOM_MASK, 0x00000F00
.set GA_SENSOR_OUT__0__HSIOM_SHIFT, 8
.set GA_SENSOR_OUT__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSOR_OUT__0__INTR, CYREG_GPIO_PRT1_INTR
.set GA_SENSOR_OUT__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSOR_OUT__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GA_SENSOR_OUT__0__MASK, 0x04
.set GA_SENSOR_OUT__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GA_SENSOR_OUT__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GA_SENSOR_OUT__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GA_SENSOR_OUT__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GA_SENSOR_OUT__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GA_SENSOR_OUT__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GA_SENSOR_OUT__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GA_SENSOR_OUT__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GA_SENSOR_OUT__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GA_SENSOR_OUT__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GA_SENSOR_OUT__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GA_SENSOR_OUT__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GA_SENSOR_OUT__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GA_SENSOR_OUT__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GA_SENSOR_OUT__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GA_SENSOR_OUT__0__PC, CYREG_GPIO_PRT1_PC
.set GA_SENSOR_OUT__0__PC2, CYREG_GPIO_PRT1_PC2
.set GA_SENSOR_OUT__0__PORT, 1
.set GA_SENSOR_OUT__0__PS, CYREG_GPIO_PRT1_PS
.set GA_SENSOR_OUT__0__SHIFT, 2
.set GA_SENSOR_OUT__DR, CYREG_GPIO_PRT1_DR
.set GA_SENSOR_OUT__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set GA_SENSOR_OUT__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set GA_SENSOR_OUT__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set GA_SENSOR_OUT__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSOR_OUT__INTR, CYREG_GPIO_PRT1_INTR
.set GA_SENSOR_OUT__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set GA_SENSOR_OUT__INTSTAT, CYREG_GPIO_PRT1_INTR
.set GA_SENSOR_OUT__MASK, 0x04
.set GA_SENSOR_OUT__PA__CFG0, CYREG_UDB_PA1_CFG0
.set GA_SENSOR_OUT__PA__CFG1, CYREG_UDB_PA1_CFG1
.set GA_SENSOR_OUT__PA__CFG10, CYREG_UDB_PA1_CFG10
.set GA_SENSOR_OUT__PA__CFG11, CYREG_UDB_PA1_CFG11
.set GA_SENSOR_OUT__PA__CFG12, CYREG_UDB_PA1_CFG12
.set GA_SENSOR_OUT__PA__CFG13, CYREG_UDB_PA1_CFG13
.set GA_SENSOR_OUT__PA__CFG14, CYREG_UDB_PA1_CFG14
.set GA_SENSOR_OUT__PA__CFG2, CYREG_UDB_PA1_CFG2
.set GA_SENSOR_OUT__PA__CFG3, CYREG_UDB_PA1_CFG3
.set GA_SENSOR_OUT__PA__CFG4, CYREG_UDB_PA1_CFG4
.set GA_SENSOR_OUT__PA__CFG5, CYREG_UDB_PA1_CFG5
.set GA_SENSOR_OUT__PA__CFG6, CYREG_UDB_PA1_CFG6
.set GA_SENSOR_OUT__PA__CFG7, CYREG_UDB_PA1_CFG7
.set GA_SENSOR_OUT__PA__CFG8, CYREG_UDB_PA1_CFG8
.set GA_SENSOR_OUT__PA__CFG9, CYREG_UDB_PA1_CFG9
.set GA_SENSOR_OUT__PC, CYREG_GPIO_PRT1_PC
.set GA_SENSOR_OUT__PC2, CYREG_GPIO_PRT1_PC2
.set GA_SENSOR_OUT__PORT, 1
.set GA_SENSOR_OUT__PS, CYREG_GPIO_PRT1_PS
.set GA_SENSOR_OUT__SHIFT, 2

/* PWM_IR_AND_RED_PWMUDB */
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x400
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
