// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config25_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [17:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [17:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] layer_in_V_7_address0;
reg    layer_in_V_7_ce0;
reg    layer_in_V_7_we0;
wire   [17:0] layer_in_V_7_q0;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
wire   [9:0] w25_V_address0;
reg    w25_V_ce0;
wire   [895:0] w25_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_2115_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [17:0] acc_V_63_0_reg_1229;
reg   [17:0] acc_V_62_0_reg_1242;
reg   [17:0] acc_V_61_0_reg_1255;
reg   [17:0] acc_V_60_0_reg_1268;
reg   [17:0] acc_V_59_0_reg_1281;
reg   [17:0] acc_V_58_0_reg_1294;
reg   [17:0] acc_V_57_0_reg_1307;
reg   [17:0] acc_V_56_0_reg_1320;
reg   [17:0] acc_V_55_0_reg_1333;
reg   [17:0] acc_V_54_0_reg_1346;
reg   [17:0] acc_V_53_0_reg_1359;
reg   [17:0] acc_V_52_0_reg_1372;
reg   [17:0] acc_V_51_0_reg_1385;
reg   [17:0] acc_V_50_0_reg_1398;
reg   [17:0] acc_V_49_0_reg_1411;
reg   [17:0] acc_V_48_0_reg_1424;
reg   [17:0] acc_V_47_0_reg_1437;
reg   [17:0] acc_V_46_0_reg_1450;
reg   [17:0] acc_V_45_0_reg_1463;
reg   [17:0] acc_V_44_0_reg_1476;
reg   [17:0] acc_V_43_0_reg_1489;
reg   [17:0] acc_V_42_0_reg_1502;
reg   [17:0] acc_V_41_0_reg_1515;
reg   [17:0] acc_V_40_0_reg_1528;
reg   [17:0] acc_V_39_0_reg_1541;
reg   [17:0] acc_V_38_0_reg_1554;
reg   [17:0] acc_V_37_0_reg_1567;
reg   [17:0] acc_V_36_0_reg_1580;
reg   [17:0] acc_V_35_0_reg_1593;
reg   [17:0] acc_V_34_0_reg_1606;
reg   [17:0] acc_V_33_0_reg_1619;
reg   [17:0] acc_V_32_0_reg_1632;
reg   [17:0] acc_V_31_0_reg_1645;
reg   [17:0] acc_V_30_0_reg_1658;
reg   [17:0] acc_V_29_0_reg_1671;
reg   [17:0] acc_V_28_0_reg_1684;
reg   [17:0] acc_V_27_0_reg_1697;
reg   [17:0] acc_V_26_0_reg_1710;
reg   [17:0] acc_V_25_0_reg_1723;
reg   [17:0] acc_V_24_0_reg_1736;
reg   [17:0] acc_V_23_0_reg_1749;
reg   [17:0] acc_V_22_0_reg_1762;
reg   [17:0] acc_V_21_0_reg_1775;
reg   [17:0] acc_V_20_0_reg_1788;
reg   [17:0] acc_V_19_0_reg_1801;
reg   [17:0] acc_V_18_0_reg_1814;
reg   [17:0] acc_V_17_0_reg_1827;
reg   [17:0] acc_V_16_0_reg_1840;
reg   [17:0] acc_V_15_0_reg_1853;
reg   [17:0] acc_V_14_0_reg_1866;
reg   [17:0] acc_V_13_0_reg_1879;
reg   [17:0] acc_V_12_0_reg_1892;
reg   [17:0] acc_V_11_0_reg_1905;
reg   [17:0] acc_V_10_0_reg_1918;
reg   [17:0] acc_V_9_0_reg_1931;
reg   [17:0] acc_V_8_0_reg_1944;
reg   [17:0] acc_V_7_0_reg_1957;
reg   [17:0] acc_V_6_0_reg_1970;
reg   [17:0] acc_V_5_0_reg_1983;
reg   [17:0] acc_V_4_0_reg_1996;
reg   [17:0] acc_V_3_0_reg_2009;
reg   [17:0] acc_V_2_0_reg_2022;
reg   [17:0] acc_V_1_0_reg_2035;
reg   [17:0] acc_V_0_0_reg_2048;
reg   [9:0] in_index_reg_2061;
reg    ap_block_state1;
wire   [6:0] i_fu_2109_p2;
reg   [6:0] i_reg_4956;
wire    ap_CS_fsm_state2;
wire   [6:0] i1_fu_2121_p2;
reg    ap_block_state3;
reg   [31:0] sX_2_load_reg_4969;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done;
wire   [0:0] icmp_ln326_fu_2136_p2;
reg   [0:0] icmp_ln326_reg_4974;
reg   [31:0] sY_2_load_reg_4979;
wire   [0:0] icmp_ln326_7_fu_2146_p2;
reg   [0:0] icmp_ln326_7_reg_4984;
reg   [31:0] pY_2_load_reg_4989;
reg   [31:0] pX_2_load_reg_4995;
wire   [0:0] and_ln326_6_fu_2204_p2;
reg   [0:0] and_ln326_6_reg_5001;
wire   [0:0] icmp_ln324_fu_2210_p2;
reg   [0:0] icmp_ln324_reg_5005;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] ir_fu_2216_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [17:0] acc_0_V_fu_3698_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [17:0] acc_1_V_fu_3704_p2;
wire   [17:0] acc_2_V_fu_3710_p2;
wire   [17:0] acc_3_V_fu_3716_p2;
wire   [17:0] acc_4_V_fu_3722_p2;
wire   [17:0] acc_5_V_fu_3728_p2;
wire   [17:0] acc_6_V_fu_3734_p2;
wire   [17:0] acc_7_V_fu_3740_p2;
wire   [17:0] acc_8_V_fu_3746_p2;
wire   [17:0] acc_9_V_fu_3752_p2;
wire   [17:0] acc_10_V_fu_3758_p2;
wire   [17:0] acc_11_V_fu_3764_p2;
wire   [17:0] acc_12_V_fu_3770_p2;
wire   [17:0] acc_13_V_fu_3776_p2;
wire   [17:0] acc_14_V_fu_3782_p2;
wire   [17:0] acc_15_V_fu_3788_p2;
wire   [17:0] acc_16_V_fu_3794_p2;
wire   [17:0] acc_17_V_fu_3800_p2;
wire   [17:0] acc_18_V_fu_3806_p2;
wire   [17:0] acc_19_V_fu_3812_p2;
wire   [17:0] acc_20_V_fu_3818_p2;
wire   [17:0] acc_21_V_fu_3824_p2;
wire   [17:0] acc_22_V_fu_3830_p2;
wire   [17:0] acc_23_V_fu_3836_p2;
wire   [17:0] acc_24_V_fu_3842_p2;
wire   [17:0] acc_25_V_fu_3848_p2;
wire   [17:0] acc_26_V_fu_3854_p2;
wire   [17:0] acc_27_V_fu_3860_p2;
wire   [17:0] acc_28_V_fu_3866_p2;
wire   [17:0] acc_29_V_fu_3872_p2;
wire   [17:0] acc_30_V_fu_3878_p2;
wire   [17:0] acc_31_V_fu_3884_p2;
wire   [17:0] acc_32_V_fu_3890_p2;
wire   [17:0] acc_33_V_fu_3896_p2;
wire   [17:0] acc_34_V_fu_3902_p2;
wire   [17:0] acc_35_V_fu_3908_p2;
wire   [17:0] acc_36_V_fu_3914_p2;
wire   [17:0] acc_37_V_fu_3920_p2;
wire   [17:0] acc_38_V_fu_3926_p2;
wire   [17:0] acc_39_V_fu_3932_p2;
wire   [17:0] acc_40_V_fu_3938_p2;
wire   [17:0] acc_41_V_fu_3944_p2;
wire   [17:0] acc_42_V_fu_3950_p2;
wire   [17:0] acc_43_V_fu_3956_p2;
wire   [17:0] acc_44_V_fu_3962_p2;
wire   [17:0] acc_45_V_fu_3968_p2;
wire   [17:0] acc_46_V_fu_3974_p2;
wire   [17:0] acc_47_V_fu_3980_p2;
wire   [17:0] acc_48_V_fu_3986_p2;
wire   [17:0] acc_49_V_fu_3992_p2;
wire   [17:0] acc_50_V_fu_3998_p2;
wire   [17:0] acc_51_V_fu_4004_p2;
wire   [17:0] acc_52_V_fu_4010_p2;
wire   [17:0] acc_53_V_fu_4016_p2;
wire   [17:0] acc_54_V_fu_4022_p2;
wire   [17:0] acc_55_V_fu_4028_p2;
wire   [17:0] acc_56_V_fu_4034_p2;
wire   [17:0] acc_57_V_fu_4040_p2;
wire   [17:0] acc_58_V_fu_4046_p2;
wire   [17:0] acc_59_V_fu_4052_p2;
wire   [17:0] acc_60_V_fu_4058_p2;
wire   [17:0] acc_61_V_fu_4064_p2;
wire   [17:0] acc_62_V_fu_4070_p2;
wire   [17:0] acc_63_V_fu_4076_p2;
wire   [6:0] i_ic_fu_4088_p2;
reg   [6:0] i_ic_reg_5347;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln338_fu_4082_p2;
wire   [0:0] icmp_ln346_fu_4099_p2;
reg   [0:0] icmp_ln346_reg_5357;
wire   [31:0] select_ln356_fu_4166_p3;
wire   [0:0] icmp_ln350_fu_4145_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [17:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [17:0] layer_out_i_d0;
wire   [17:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [17:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_data_V_ce0;
wire   [9:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_we0;
wire   [17:0] grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_d0;
reg   [6:0] i_0_i_reg_1207;
wire    ap_CS_fsm_state41;
reg   [6:0] i1_0_i_reg_1218;
wire   [0:0] icmp_ln313_fu_2103_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_2072;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_2083;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_2127_p1;
wire   [63:0] zext_ln332_fu_2222_p1;
wire   [63:0] zext_ln340_fu_4094_p1;
wire   [31:0] select_ln361_fu_4120_p3;
wire   [31:0] add_ln354_fu_4150_p2;
wire   [31:0] add_ln359_fu_4104_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_7_fu_2156_p4;
wire   [30:0] tmp_8_fu_2176_p4;
wire   [0:0] icmp_ln326_8_fu_2166_p2;
wire   [0:0] icmp_ln326_9_fu_2186_p2;
wire   [0:0] and_ln326_5_fu_2198_p2;
wire   [0:0] and_ln326_fu_2192_p2;
wire  signed [13:0] trunc_ln332_fu_2228_p1;
wire  signed [28:0] mul_ln1118_fu_4185_p2;
wire  signed [13:0] tmp_111_fu_2249_p4;
wire  signed [28:0] mul_ln1118_67_fu_4192_p2;
wire  signed [13:0] tmp_112_fu_2272_p4;
wire  signed [28:0] mul_ln1118_68_fu_4199_p2;
wire  signed [13:0] tmp_113_fu_2295_p4;
wire  signed [28:0] mul_ln1118_69_fu_4206_p2;
wire  signed [13:0] tmp_114_fu_2318_p4;
wire  signed [28:0] mul_ln1118_70_fu_4213_p2;
wire  signed [13:0] tmp_115_fu_2341_p4;
wire  signed [28:0] mul_ln1118_71_fu_4220_p2;
wire  signed [13:0] tmp_116_fu_2364_p4;
wire  signed [28:0] mul_ln1118_72_fu_4227_p2;
wire  signed [13:0] tmp_117_fu_2387_p4;
wire  signed [28:0] mul_ln1118_73_fu_4234_p2;
wire  signed [13:0] tmp_118_fu_2410_p4;
wire  signed [28:0] mul_ln1118_74_fu_4241_p2;
wire  signed [13:0] tmp_119_fu_2433_p4;
wire  signed [28:0] mul_ln1118_75_fu_4248_p2;
wire  signed [13:0] tmp_120_fu_2456_p4;
wire  signed [28:0] mul_ln1118_76_fu_4255_p2;
wire  signed [13:0] tmp_121_fu_2479_p4;
wire  signed [28:0] mul_ln1118_77_fu_4262_p2;
wire  signed [13:0] tmp_122_fu_2502_p4;
wire  signed [28:0] mul_ln1118_78_fu_4269_p2;
wire  signed [13:0] tmp_123_fu_2525_p4;
wire  signed [28:0] mul_ln1118_79_fu_4276_p2;
wire  signed [13:0] tmp_124_fu_2548_p4;
wire  signed [28:0] mul_ln1118_80_fu_4283_p2;
wire  signed [13:0] tmp_125_fu_2571_p4;
wire  signed [28:0] mul_ln1118_81_fu_4290_p2;
wire  signed [13:0] tmp_126_fu_2594_p4;
wire  signed [28:0] mul_ln1118_82_fu_4297_p2;
wire  signed [13:0] tmp_127_fu_2617_p4;
wire  signed [28:0] mul_ln1118_83_fu_4304_p2;
wire  signed [13:0] tmp_128_fu_2640_p4;
wire  signed [28:0] mul_ln1118_84_fu_4311_p2;
wire  signed [13:0] tmp_129_fu_2663_p4;
wire  signed [28:0] mul_ln1118_85_fu_4318_p2;
wire  signed [13:0] tmp_130_fu_2686_p4;
wire  signed [28:0] mul_ln1118_86_fu_4325_p2;
wire  signed [13:0] tmp_131_fu_2709_p4;
wire  signed [28:0] mul_ln1118_87_fu_4332_p2;
wire  signed [13:0] tmp_132_fu_2732_p4;
wire  signed [28:0] mul_ln1118_88_fu_4339_p2;
wire  signed [13:0] tmp_133_fu_2755_p4;
wire  signed [28:0] mul_ln1118_89_fu_4346_p2;
wire  signed [13:0] tmp_134_fu_2778_p4;
wire  signed [28:0] mul_ln1118_90_fu_4353_p2;
wire  signed [13:0] tmp_135_fu_2801_p4;
wire  signed [28:0] mul_ln1118_91_fu_4360_p2;
wire  signed [13:0] tmp_136_fu_2824_p4;
wire  signed [28:0] mul_ln1118_92_fu_4367_p2;
wire  signed [13:0] tmp_137_fu_2847_p4;
wire  signed [28:0] mul_ln1118_93_fu_4374_p2;
wire  signed [13:0] tmp_138_fu_2870_p4;
wire  signed [28:0] mul_ln1118_94_fu_4381_p2;
wire  signed [13:0] tmp_139_fu_2893_p4;
wire  signed [28:0] mul_ln1118_95_fu_4388_p2;
wire  signed [13:0] tmp_140_fu_2916_p4;
wire  signed [28:0] mul_ln1118_96_fu_4395_p2;
wire  signed [13:0] tmp_141_fu_2939_p4;
wire  signed [28:0] mul_ln1118_97_fu_4402_p2;
wire  signed [13:0] tmp_142_fu_2962_p4;
wire  signed [28:0] mul_ln1118_98_fu_4409_p2;
wire  signed [13:0] tmp_143_fu_2985_p4;
wire  signed [28:0] mul_ln1118_99_fu_4416_p2;
wire  signed [13:0] tmp_144_fu_3008_p4;
wire  signed [28:0] mul_ln1118_100_fu_4423_p2;
wire  signed [13:0] tmp_145_fu_3031_p4;
wire  signed [28:0] mul_ln1118_101_fu_4430_p2;
wire  signed [13:0] tmp_146_fu_3054_p4;
wire  signed [28:0] mul_ln1118_102_fu_4437_p2;
wire  signed [13:0] tmp_147_fu_3077_p4;
wire  signed [28:0] mul_ln1118_103_fu_4444_p2;
wire  signed [13:0] tmp_148_fu_3100_p4;
wire  signed [28:0] mul_ln1118_104_fu_4451_p2;
wire  signed [13:0] tmp_149_fu_3123_p4;
wire  signed [28:0] mul_ln1118_105_fu_4458_p2;
wire  signed [13:0] tmp_150_fu_3146_p4;
wire  signed [28:0] mul_ln1118_106_fu_4465_p2;
wire  signed [13:0] tmp_151_fu_3169_p4;
wire  signed [28:0] mul_ln1118_107_fu_4472_p2;
wire  signed [13:0] tmp_152_fu_3192_p4;
wire  signed [28:0] mul_ln1118_108_fu_4479_p2;
wire  signed [13:0] tmp_153_fu_3215_p4;
wire  signed [28:0] mul_ln1118_109_fu_4486_p2;
wire  signed [13:0] tmp_154_fu_3238_p4;
wire  signed [28:0] mul_ln1118_110_fu_4493_p2;
wire  signed [13:0] tmp_155_fu_3261_p4;
wire  signed [28:0] mul_ln1118_111_fu_4500_p2;
wire  signed [13:0] tmp_156_fu_3284_p4;
wire  signed [28:0] mul_ln1118_112_fu_4507_p2;
wire  signed [13:0] tmp_157_fu_3307_p4;
wire  signed [28:0] mul_ln1118_113_fu_4514_p2;
wire  signed [13:0] tmp_158_fu_3330_p4;
wire  signed [28:0] mul_ln1118_114_fu_4521_p2;
wire  signed [13:0] tmp_159_fu_3353_p4;
wire  signed [28:0] mul_ln1118_115_fu_4528_p2;
wire  signed [13:0] tmp_160_fu_3376_p4;
wire  signed [28:0] mul_ln1118_116_fu_4535_p2;
wire  signed [13:0] tmp_161_fu_3399_p4;
wire  signed [28:0] mul_ln1118_117_fu_4542_p2;
wire  signed [13:0] tmp_162_fu_3422_p4;
wire  signed [28:0] mul_ln1118_118_fu_4549_p2;
wire  signed [13:0] tmp_163_fu_3445_p4;
wire  signed [28:0] mul_ln1118_119_fu_4556_p2;
wire  signed [13:0] tmp_164_fu_3468_p4;
wire  signed [28:0] mul_ln1118_120_fu_4563_p2;
wire  signed [13:0] tmp_165_fu_3491_p4;
wire  signed [28:0] mul_ln1118_121_fu_4570_p2;
wire  signed [13:0] tmp_166_fu_3514_p4;
wire  signed [28:0] mul_ln1118_122_fu_4577_p2;
wire  signed [13:0] tmp_167_fu_3537_p4;
wire  signed [28:0] mul_ln1118_123_fu_4584_p2;
wire  signed [13:0] tmp_168_fu_3560_p4;
wire  signed [28:0] mul_ln1118_124_fu_4591_p2;
wire  signed [13:0] tmp_169_fu_3583_p4;
wire  signed [28:0] mul_ln1118_125_fu_4598_p2;
wire  signed [13:0] tmp_170_fu_3606_p4;
wire  signed [28:0] mul_ln1118_126_fu_4605_p2;
wire  signed [13:0] tmp_171_fu_3629_p4;
wire  signed [28:0] mul_ln1118_127_fu_4612_p2;
wire  signed [13:0] tmp_172_fu_3652_p4;
wire  signed [28:0] mul_ln1118_128_fu_4619_p2;
wire  signed [13:0] tmp_173_fu_3675_p4;
wire  signed [28:0] mul_ln1118_129_fu_4626_p2;
wire   [17:0] trunc_ln_fu_2240_p4;
wire   [17:0] trunc_ln708_s_fu_2263_p4;
wire   [17:0] trunc_ln708_61_fu_2286_p4;
wire   [17:0] trunc_ln708_62_fu_2309_p4;
wire   [17:0] trunc_ln708_63_fu_2332_p4;
wire   [17:0] trunc_ln708_64_fu_2355_p4;
wire   [17:0] trunc_ln708_65_fu_2378_p4;
wire   [17:0] trunc_ln708_66_fu_2401_p4;
wire   [17:0] trunc_ln708_67_fu_2424_p4;
wire   [17:0] trunc_ln708_68_fu_2447_p4;
wire   [17:0] trunc_ln708_69_fu_2470_p4;
wire   [17:0] trunc_ln708_70_fu_2493_p4;
wire   [17:0] trunc_ln708_71_fu_2516_p4;
wire   [17:0] trunc_ln708_72_fu_2539_p4;
wire   [17:0] trunc_ln708_73_fu_2562_p4;
wire   [17:0] trunc_ln708_74_fu_2585_p4;
wire   [17:0] trunc_ln708_75_fu_2608_p4;
wire   [17:0] trunc_ln708_76_fu_2631_p4;
wire   [17:0] trunc_ln708_77_fu_2654_p4;
wire   [17:0] trunc_ln708_78_fu_2677_p4;
wire   [17:0] trunc_ln708_79_fu_2700_p4;
wire   [17:0] trunc_ln708_80_fu_2723_p4;
wire   [17:0] trunc_ln708_81_fu_2746_p4;
wire   [17:0] trunc_ln708_82_fu_2769_p4;
wire   [17:0] trunc_ln708_83_fu_2792_p4;
wire   [17:0] trunc_ln708_84_fu_2815_p4;
wire   [17:0] trunc_ln708_85_fu_2838_p4;
wire   [17:0] trunc_ln708_86_fu_2861_p4;
wire   [17:0] trunc_ln708_87_fu_2884_p4;
wire   [17:0] trunc_ln708_88_fu_2907_p4;
wire   [17:0] trunc_ln708_89_fu_2930_p4;
wire   [17:0] trunc_ln708_90_fu_2953_p4;
wire   [17:0] trunc_ln708_91_fu_2976_p4;
wire   [17:0] trunc_ln708_92_fu_2999_p4;
wire   [17:0] trunc_ln708_93_fu_3022_p4;
wire   [17:0] trunc_ln708_94_fu_3045_p4;
wire   [17:0] trunc_ln708_95_fu_3068_p4;
wire   [17:0] trunc_ln708_96_fu_3091_p4;
wire   [17:0] trunc_ln708_97_fu_3114_p4;
wire   [17:0] trunc_ln708_98_fu_3137_p4;
wire   [17:0] trunc_ln708_99_fu_3160_p4;
wire   [17:0] trunc_ln708_100_fu_3183_p4;
wire   [17:0] trunc_ln708_101_fu_3206_p4;
wire   [17:0] trunc_ln708_102_fu_3229_p4;
wire   [17:0] trunc_ln708_103_fu_3252_p4;
wire   [17:0] trunc_ln708_104_fu_3275_p4;
wire   [17:0] trunc_ln708_105_fu_3298_p4;
wire   [17:0] trunc_ln708_106_fu_3321_p4;
wire   [17:0] trunc_ln708_107_fu_3344_p4;
wire   [17:0] trunc_ln708_108_fu_3367_p4;
wire   [17:0] trunc_ln708_109_fu_3390_p4;
wire   [17:0] trunc_ln708_110_fu_3413_p4;
wire   [17:0] trunc_ln708_111_fu_3436_p4;
wire   [17:0] trunc_ln708_112_fu_3459_p4;
wire   [17:0] trunc_ln708_113_fu_3482_p4;
wire   [17:0] trunc_ln708_114_fu_3505_p4;
wire   [17:0] trunc_ln708_115_fu_3528_p4;
wire   [17:0] trunc_ln708_116_fu_3551_p4;
wire   [17:0] trunc_ln708_117_fu_3574_p4;
wire   [17:0] trunc_ln708_118_fu_3597_p4;
wire   [17:0] trunc_ln708_119_fu_3620_p4;
wire   [17:0] trunc_ln708_120_fu_3643_p4;
wire   [17:0] trunc_ln708_121_fu_3666_p4;
wire   [17:0] trunc_ln708_122_fu_3689_p4;
wire   [31:0] add_ln361_fu_4115_p2;
wire   [31:0] add_ln356_fu_4161_p2;
wire  signed [17:0] mul_ln1118_fu_4185_p1;
wire  signed [28:0] sext_ln1116_cast_fu_2232_p1;
wire  signed [17:0] mul_ln1118_67_fu_4192_p1;
wire  signed [17:0] mul_ln1118_68_fu_4199_p1;
wire  signed [17:0] mul_ln1118_69_fu_4206_p1;
wire  signed [17:0] mul_ln1118_70_fu_4213_p1;
wire  signed [17:0] mul_ln1118_71_fu_4220_p1;
wire  signed [17:0] mul_ln1118_72_fu_4227_p1;
wire  signed [17:0] mul_ln1118_73_fu_4234_p1;
wire  signed [17:0] mul_ln1118_74_fu_4241_p1;
wire  signed [17:0] mul_ln1118_75_fu_4248_p1;
wire  signed [17:0] mul_ln1118_76_fu_4255_p1;
wire  signed [17:0] mul_ln1118_77_fu_4262_p1;
wire  signed [17:0] mul_ln1118_78_fu_4269_p1;
wire  signed [17:0] mul_ln1118_79_fu_4276_p1;
wire  signed [17:0] mul_ln1118_80_fu_4283_p1;
wire  signed [17:0] mul_ln1118_81_fu_4290_p1;
wire  signed [17:0] mul_ln1118_82_fu_4297_p1;
wire  signed [17:0] mul_ln1118_83_fu_4304_p1;
wire  signed [17:0] mul_ln1118_84_fu_4311_p1;
wire  signed [17:0] mul_ln1118_85_fu_4318_p1;
wire  signed [17:0] mul_ln1118_86_fu_4325_p1;
wire  signed [17:0] mul_ln1118_87_fu_4332_p1;
wire  signed [17:0] mul_ln1118_88_fu_4339_p1;
wire  signed [17:0] mul_ln1118_89_fu_4346_p1;
wire  signed [17:0] mul_ln1118_90_fu_4353_p1;
wire  signed [17:0] mul_ln1118_91_fu_4360_p1;
wire  signed [17:0] mul_ln1118_92_fu_4367_p1;
wire  signed [17:0] mul_ln1118_93_fu_4374_p1;
wire  signed [17:0] mul_ln1118_94_fu_4381_p1;
wire  signed [17:0] mul_ln1118_95_fu_4388_p1;
wire  signed [17:0] mul_ln1118_96_fu_4395_p1;
wire  signed [17:0] mul_ln1118_97_fu_4402_p1;
wire  signed [17:0] mul_ln1118_98_fu_4409_p1;
wire  signed [17:0] mul_ln1118_99_fu_4416_p1;
wire  signed [17:0] mul_ln1118_100_fu_4423_p1;
wire  signed [17:0] mul_ln1118_101_fu_4430_p1;
wire  signed [17:0] mul_ln1118_102_fu_4437_p1;
wire  signed [17:0] mul_ln1118_103_fu_4444_p1;
wire  signed [17:0] mul_ln1118_104_fu_4451_p1;
wire  signed [17:0] mul_ln1118_105_fu_4458_p1;
wire  signed [17:0] mul_ln1118_106_fu_4465_p1;
wire  signed [17:0] mul_ln1118_107_fu_4472_p1;
wire  signed [17:0] mul_ln1118_108_fu_4479_p1;
wire  signed [17:0] mul_ln1118_109_fu_4486_p1;
wire  signed [17:0] mul_ln1118_110_fu_4493_p1;
wire  signed [17:0] mul_ln1118_111_fu_4500_p1;
wire  signed [17:0] mul_ln1118_112_fu_4507_p1;
wire  signed [17:0] mul_ln1118_113_fu_4514_p1;
wire  signed [17:0] mul_ln1118_114_fu_4521_p1;
wire  signed [17:0] mul_ln1118_115_fu_4528_p1;
wire  signed [17:0] mul_ln1118_116_fu_4535_p1;
wire  signed [17:0] mul_ln1118_117_fu_4542_p1;
wire  signed [17:0] mul_ln1118_118_fu_4549_p1;
wire  signed [17:0] mul_ln1118_119_fu_4556_p1;
wire  signed [17:0] mul_ln1118_120_fu_4563_p1;
wire  signed [17:0] mul_ln1118_121_fu_4570_p1;
wire  signed [17:0] mul_ln1118_122_fu_4577_p1;
wire  signed [17:0] mul_ln1118_123_fu_4584_p1;
wire  signed [17:0] mul_ln1118_124_fu_4591_p1;
wire  signed [17:0] mul_ln1118_125_fu_4598_p1;
wire  signed [17:0] mul_ln1118_126_fu_4605_p1;
wire  signed [17:0] mul_ln1118_127_fu_4612_p1;
wire  signed [17:0] mul_ln1118_128_fu_4619_p1;
wire  signed [17:0] mul_ln1118_129_fu_4626_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_918;
reg    ap_condition_920;
reg    ap_condition_613;
reg    ap_condition_824;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_layCeG #(
    .DataWidth( 18 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer_in_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_7_address0),
    .ce0(layer_in_V_7_ce0),
    .we0(layer_in_V_7_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_d0),
    .q0(layer_in_V_7_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_w25_V #(
    .DataWidth( 896 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
w25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w25_V_address0),
    .ce0(w25_V_ce0),
    .q0(w25_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_tmpDeQ #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config21_s_layzec #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_d0),
    .output_V_q0(layer_in_V_7_q0)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U304(
    .din0(trunc_ln332_fu_2228_p1),
    .din1(mul_ln1118_fu_4185_p1),
    .dout(mul_ln1118_fu_4185_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U305(
    .din0(tmp_111_fu_2249_p4),
    .din1(mul_ln1118_67_fu_4192_p1),
    .dout(mul_ln1118_67_fu_4192_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U306(
    .din0(tmp_112_fu_2272_p4),
    .din1(mul_ln1118_68_fu_4199_p1),
    .dout(mul_ln1118_68_fu_4199_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U307(
    .din0(tmp_113_fu_2295_p4),
    .din1(mul_ln1118_69_fu_4206_p1),
    .dout(mul_ln1118_69_fu_4206_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U308(
    .din0(tmp_114_fu_2318_p4),
    .din1(mul_ln1118_70_fu_4213_p1),
    .dout(mul_ln1118_70_fu_4213_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U309(
    .din0(tmp_115_fu_2341_p4),
    .din1(mul_ln1118_71_fu_4220_p1),
    .dout(mul_ln1118_71_fu_4220_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U310(
    .din0(tmp_116_fu_2364_p4),
    .din1(mul_ln1118_72_fu_4227_p1),
    .dout(mul_ln1118_72_fu_4227_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U311(
    .din0(tmp_117_fu_2387_p4),
    .din1(mul_ln1118_73_fu_4234_p1),
    .dout(mul_ln1118_73_fu_4234_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U312(
    .din0(tmp_118_fu_2410_p4),
    .din1(mul_ln1118_74_fu_4241_p1),
    .dout(mul_ln1118_74_fu_4241_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U313(
    .din0(tmp_119_fu_2433_p4),
    .din1(mul_ln1118_75_fu_4248_p1),
    .dout(mul_ln1118_75_fu_4248_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U314(
    .din0(tmp_120_fu_2456_p4),
    .din1(mul_ln1118_76_fu_4255_p1),
    .dout(mul_ln1118_76_fu_4255_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U315(
    .din0(tmp_121_fu_2479_p4),
    .din1(mul_ln1118_77_fu_4262_p1),
    .dout(mul_ln1118_77_fu_4262_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U316(
    .din0(tmp_122_fu_2502_p4),
    .din1(mul_ln1118_78_fu_4269_p1),
    .dout(mul_ln1118_78_fu_4269_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U317(
    .din0(tmp_123_fu_2525_p4),
    .din1(mul_ln1118_79_fu_4276_p1),
    .dout(mul_ln1118_79_fu_4276_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U318(
    .din0(tmp_124_fu_2548_p4),
    .din1(mul_ln1118_80_fu_4283_p1),
    .dout(mul_ln1118_80_fu_4283_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U319(
    .din0(tmp_125_fu_2571_p4),
    .din1(mul_ln1118_81_fu_4290_p1),
    .dout(mul_ln1118_81_fu_4290_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U320(
    .din0(tmp_126_fu_2594_p4),
    .din1(mul_ln1118_82_fu_4297_p1),
    .dout(mul_ln1118_82_fu_4297_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U321(
    .din0(tmp_127_fu_2617_p4),
    .din1(mul_ln1118_83_fu_4304_p1),
    .dout(mul_ln1118_83_fu_4304_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U322(
    .din0(tmp_128_fu_2640_p4),
    .din1(mul_ln1118_84_fu_4311_p1),
    .dout(mul_ln1118_84_fu_4311_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U323(
    .din0(tmp_129_fu_2663_p4),
    .din1(mul_ln1118_85_fu_4318_p1),
    .dout(mul_ln1118_85_fu_4318_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U324(
    .din0(tmp_130_fu_2686_p4),
    .din1(mul_ln1118_86_fu_4325_p1),
    .dout(mul_ln1118_86_fu_4325_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U325(
    .din0(tmp_131_fu_2709_p4),
    .din1(mul_ln1118_87_fu_4332_p1),
    .dout(mul_ln1118_87_fu_4332_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U326(
    .din0(tmp_132_fu_2732_p4),
    .din1(mul_ln1118_88_fu_4339_p1),
    .dout(mul_ln1118_88_fu_4339_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U327(
    .din0(tmp_133_fu_2755_p4),
    .din1(mul_ln1118_89_fu_4346_p1),
    .dout(mul_ln1118_89_fu_4346_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U328(
    .din0(tmp_134_fu_2778_p4),
    .din1(mul_ln1118_90_fu_4353_p1),
    .dout(mul_ln1118_90_fu_4353_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U329(
    .din0(tmp_135_fu_2801_p4),
    .din1(mul_ln1118_91_fu_4360_p1),
    .dout(mul_ln1118_91_fu_4360_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U330(
    .din0(tmp_136_fu_2824_p4),
    .din1(mul_ln1118_92_fu_4367_p1),
    .dout(mul_ln1118_92_fu_4367_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U331(
    .din0(tmp_137_fu_2847_p4),
    .din1(mul_ln1118_93_fu_4374_p1),
    .dout(mul_ln1118_93_fu_4374_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U332(
    .din0(tmp_138_fu_2870_p4),
    .din1(mul_ln1118_94_fu_4381_p1),
    .dout(mul_ln1118_94_fu_4381_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U333(
    .din0(tmp_139_fu_2893_p4),
    .din1(mul_ln1118_95_fu_4388_p1),
    .dout(mul_ln1118_95_fu_4388_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U334(
    .din0(tmp_140_fu_2916_p4),
    .din1(mul_ln1118_96_fu_4395_p1),
    .dout(mul_ln1118_96_fu_4395_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U335(
    .din0(tmp_141_fu_2939_p4),
    .din1(mul_ln1118_97_fu_4402_p1),
    .dout(mul_ln1118_97_fu_4402_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U336(
    .din0(tmp_142_fu_2962_p4),
    .din1(mul_ln1118_98_fu_4409_p1),
    .dout(mul_ln1118_98_fu_4409_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U337(
    .din0(tmp_143_fu_2985_p4),
    .din1(mul_ln1118_99_fu_4416_p1),
    .dout(mul_ln1118_99_fu_4416_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U338(
    .din0(tmp_144_fu_3008_p4),
    .din1(mul_ln1118_100_fu_4423_p1),
    .dout(mul_ln1118_100_fu_4423_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U339(
    .din0(tmp_145_fu_3031_p4),
    .din1(mul_ln1118_101_fu_4430_p1),
    .dout(mul_ln1118_101_fu_4430_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U340(
    .din0(tmp_146_fu_3054_p4),
    .din1(mul_ln1118_102_fu_4437_p1),
    .dout(mul_ln1118_102_fu_4437_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U341(
    .din0(tmp_147_fu_3077_p4),
    .din1(mul_ln1118_103_fu_4444_p1),
    .dout(mul_ln1118_103_fu_4444_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U342(
    .din0(tmp_148_fu_3100_p4),
    .din1(mul_ln1118_104_fu_4451_p1),
    .dout(mul_ln1118_104_fu_4451_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U343(
    .din0(tmp_149_fu_3123_p4),
    .din1(mul_ln1118_105_fu_4458_p1),
    .dout(mul_ln1118_105_fu_4458_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U344(
    .din0(tmp_150_fu_3146_p4),
    .din1(mul_ln1118_106_fu_4465_p1),
    .dout(mul_ln1118_106_fu_4465_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U345(
    .din0(tmp_151_fu_3169_p4),
    .din1(mul_ln1118_107_fu_4472_p1),
    .dout(mul_ln1118_107_fu_4472_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U346(
    .din0(tmp_152_fu_3192_p4),
    .din1(mul_ln1118_108_fu_4479_p1),
    .dout(mul_ln1118_108_fu_4479_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U347(
    .din0(tmp_153_fu_3215_p4),
    .din1(mul_ln1118_109_fu_4486_p1),
    .dout(mul_ln1118_109_fu_4486_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U348(
    .din0(tmp_154_fu_3238_p4),
    .din1(mul_ln1118_110_fu_4493_p1),
    .dout(mul_ln1118_110_fu_4493_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U349(
    .din0(tmp_155_fu_3261_p4),
    .din1(mul_ln1118_111_fu_4500_p1),
    .dout(mul_ln1118_111_fu_4500_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U350(
    .din0(tmp_156_fu_3284_p4),
    .din1(mul_ln1118_112_fu_4507_p1),
    .dout(mul_ln1118_112_fu_4507_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U351(
    .din0(tmp_157_fu_3307_p4),
    .din1(mul_ln1118_113_fu_4514_p1),
    .dout(mul_ln1118_113_fu_4514_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U352(
    .din0(tmp_158_fu_3330_p4),
    .din1(mul_ln1118_114_fu_4521_p1),
    .dout(mul_ln1118_114_fu_4521_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U353(
    .din0(tmp_159_fu_3353_p4),
    .din1(mul_ln1118_115_fu_4528_p1),
    .dout(mul_ln1118_115_fu_4528_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U354(
    .din0(tmp_160_fu_3376_p4),
    .din1(mul_ln1118_116_fu_4535_p1),
    .dout(mul_ln1118_116_fu_4535_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U355(
    .din0(tmp_161_fu_3399_p4),
    .din1(mul_ln1118_117_fu_4542_p1),
    .dout(mul_ln1118_117_fu_4542_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U356(
    .din0(tmp_162_fu_3422_p4),
    .din1(mul_ln1118_118_fu_4549_p1),
    .dout(mul_ln1118_118_fu_4549_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U357(
    .din0(tmp_163_fu_3445_p4),
    .din1(mul_ln1118_119_fu_4556_p1),
    .dout(mul_ln1118_119_fu_4556_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U358(
    .din0(tmp_164_fu_3468_p4),
    .din1(mul_ln1118_120_fu_4563_p1),
    .dout(mul_ln1118_120_fu_4563_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U359(
    .din0(tmp_165_fu_3491_p4),
    .din1(mul_ln1118_121_fu_4570_p1),
    .dout(mul_ln1118_121_fu_4570_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U360(
    .din0(tmp_166_fu_3514_p4),
    .din1(mul_ln1118_122_fu_4577_p1),
    .dout(mul_ln1118_122_fu_4577_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U361(
    .din0(tmp_167_fu_3537_p4),
    .din1(mul_ln1118_123_fu_4584_p1),
    .dout(mul_ln1118_123_fu_4584_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U362(
    .din0(tmp_168_fu_3560_p4),
    .din1(mul_ln1118_124_fu_4591_p1),
    .dout(mul_ln1118_124_fu_4591_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U363(
    .din0(tmp_169_fu_3583_p4),
    .din1(mul_ln1118_125_fu_4598_p1),
    .dout(mul_ln1118_125_fu_4598_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U364(
    .din0(tmp_170_fu_3606_p4),
    .din1(mul_ln1118_126_fu_4605_p1),
    .dout(mul_ln1118_126_fu_4605_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U365(
    .din0(tmp_171_fu_3629_p4),
    .din1(mul_ln1118_127_fu_4612_p1),
    .dout(mul_ln1118_127_fu_4612_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U366(
    .din0(tmp_172_fu_3652_p4),
    .din1(mul_ln1118_128_fu_4619_p1),
    .dout(mul_ln1118_128_fu_4619_p2)
);

myproject_mul_mul_14s_18s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_14s_18s_29_1_1_U367(
    .din0(tmp_173_fu_3675_p4),
    .din1(mul_ln1118_129_fu_4626_p1),
    .dout(mul_ln1118_129_fu_4626_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_2103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_0_0_reg_2048 <= acc_0_V_fu_3698_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_2048 <= 18'd194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_10_0_reg_1918 <= acc_10_V_fu_3758_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1918 <= 18'd115;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_11_0_reg_1905 <= acc_11_V_fu_3764_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1905 <= 18'd321;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_12_0_reg_1892 <= acc_12_V_fu_3770_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1892 <= 18'd262013;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_13_0_reg_1879 <= acc_13_V_fu_3776_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1879 <= 18'd426;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_14_0_reg_1866 <= acc_14_V_fu_3782_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1866 <= 18'd189;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_15_0_reg_1853 <= acc_15_V_fu_3788_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1853 <= 18'd53;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_16_0_reg_1840 <= acc_16_V_fu_3794_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1840 <= 18'd455;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_17_0_reg_1827 <= acc_17_V_fu_3800_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1827 <= 18'd253;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_18_0_reg_1814 <= acc_18_V_fu_3806_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1814 <= 18'd224;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_19_0_reg_1801 <= acc_19_V_fu_3812_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1801 <= 18'd698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_1_0_reg_2035 <= acc_1_V_fu_3704_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_2035 <= 18'd261940;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_20_0_reg_1788 <= acc_20_V_fu_3818_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1788 <= 18'd261686;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_21_0_reg_1775 <= acc_21_V_fu_3824_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1775 <= 18'd665;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_22_0_reg_1762 <= acc_22_V_fu_3830_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1762 <= 18'd567;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_23_0_reg_1749 <= acc_23_V_fu_3836_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1749 <= 18'd262045;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_24_0_reg_1736 <= acc_24_V_fu_3842_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1736 <= 18'd853;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_25_0_reg_1723 <= acc_25_V_fu_3848_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1723 <= 18'd253;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_26_0_reg_1710 <= acc_26_V_fu_3854_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1710 <= 18'd410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_27_0_reg_1697 <= acc_27_V_fu_3860_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1697 <= 18'd325;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_28_0_reg_1684 <= acc_28_V_fu_3866_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1684 <= 18'd261502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_29_0_reg_1671 <= acc_29_V_fu_3872_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1671 <= 18'd609;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_2_0_reg_2022 <= acc_2_V_fu_3710_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_2022 <= 18'd262084;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_30_0_reg_1658 <= acc_30_V_fu_3878_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1658 <= 18'd452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_31_0_reg_1645 <= acc_31_V_fu_3884_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1645 <= 18'd390;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_32_0_reg_1632 <= acc_32_V_fu_3890_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1632 <= 18'd358;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_33_0_reg_1619 <= acc_33_V_fu_3896_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1619 <= 18'd279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_34_0_reg_1606 <= acc_34_V_fu_3902_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1606 <= 18'd550;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_35_0_reg_1593 <= acc_35_V_fu_3908_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1593 <= 18'd261867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_36_0_reg_1580 <= acc_36_V_fu_3914_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1580 <= 18'd349;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_37_0_reg_1567 <= acc_37_V_fu_3920_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1567 <= 18'd481;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_38_0_reg_1554 <= acc_38_V_fu_3926_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1554 <= 18'd261888;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_39_0_reg_1541 <= acc_39_V_fu_3932_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1541 <= 18'd299;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_3_0_reg_2009 <= acc_3_V_fu_3716_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_2009 <= 18'd261720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_40_0_reg_1528 <= acc_40_V_fu_3938_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1528 <= 18'd439;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_41_0_reg_1515 <= acc_41_V_fu_3944_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1515 <= 18'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_42_0_reg_1502 <= acc_42_V_fu_3950_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1502 <= 18'd204;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_43_0_reg_1489 <= acc_43_V_fu_3956_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1489 <= 18'd190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_44_0_reg_1476 <= acc_44_V_fu_3962_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1476 <= 18'd235;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_45_0_reg_1463 <= acc_45_V_fu_3968_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1463 <= 18'd484;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_46_0_reg_1450 <= acc_46_V_fu_3974_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1450 <= 18'd400;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_47_0_reg_1437 <= acc_47_V_fu_3980_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1437 <= 18'd262005;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_48_0_reg_1424 <= acc_48_V_fu_3986_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1424 <= 18'd261767;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_49_0_reg_1411 <= acc_49_V_fu_3992_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1411 <= 18'd262082;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_4_0_reg_1996 <= acc_4_V_fu_3722_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1996 <= 18'd242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_50_0_reg_1398 <= acc_50_V_fu_3998_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1398 <= 18'd305;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_51_0_reg_1385 <= acc_51_V_fu_4004_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1385 <= 18'd261954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_52_0_reg_1372 <= acc_52_V_fu_4010_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1372 <= 18'd262084;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_53_0_reg_1359 <= acc_53_V_fu_4016_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1359 <= 18'd251;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_54_0_reg_1346 <= acc_54_V_fu_4022_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1346 <= 18'd180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_55_0_reg_1333 <= acc_55_V_fu_4028_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1333 <= 18'd261995;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_56_0_reg_1320 <= acc_56_V_fu_4034_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1320 <= 18'd182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_57_0_reg_1307 <= acc_57_V_fu_4040_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1307 <= 18'd285;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_58_0_reg_1294 <= acc_58_V_fu_4046_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1294 <= 18'd224;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_59_0_reg_1281 <= acc_59_V_fu_4052_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1281 <= 18'd274;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_5_0_reg_1983 <= acc_5_V_fu_3728_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1983 <= 18'd631;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_60_0_reg_1268 <= acc_60_V_fu_4058_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1268 <= 18'd341;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_61_0_reg_1255 <= acc_61_V_fu_4064_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1255 <= 18'd626;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_62_0_reg_1242 <= acc_62_V_fu_4070_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1242 <= 18'd392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_63_0_reg_1229 <= acc_63_V_fu_4076_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1229 <= 18'd310;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_6_0_reg_1970 <= acc_6_V_fu_3734_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1970 <= 18'd230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_7_0_reg_1957 <= acc_7_V_fu_3740_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1957 <= 18'd223;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_8_0_reg_1944 <= acc_8_V_fu_3746_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1944 <= 18'd249;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_5005 == 1'd0))) begin
        acc_V_9_0_reg_1931 <= acc_9_V_fu_3752_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1931 <= 18'd426;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
        i1_0_i_reg_1218 <= i1_fu_2121_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_2103_p2 == 1'd0))) begin
        i1_0_i_reg_1218 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1207 <= i_reg_4956;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1207 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_2072 <= i_ic_reg_5347;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_2072 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2210_p2 == 1'd0))) begin
        in_index_reg_2061 <= ir_fu_2216_p2;
    end else if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_2061 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_920)) begin
            pX_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_918)) begin
            pX_2 <= add_ln359_fu_4104_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_824)) begin
            pY_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            pY_2 <= add_ln354_fu_4150_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_920)) begin
            sX_2 <= 32'd0;
        end else if ((1'b1 == ap_condition_918)) begin
            sX_2 <= select_ln361_fu_4120_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_824)) begin
            storemerge_i_reg_2083 <= 32'd0;
        end else if ((1'b1 == ap_condition_613)) begin
            storemerge_i_reg_2083 <= select_ln356_fu_4166_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_6_reg_5001 <= and_ln326_6_fu_2204_p2;
        icmp_ln326_7_reg_4984 <= icmp_ln326_7_fu_2146_p2;
        icmp_ln326_reg_4974 <= icmp_ln326_fu_2136_p2;
        pX_2_load_reg_4995 <= pX_2;
        pY_2_load_reg_4989 <= pY_2;
        sX_2_load_reg_4969 <= sX_2;
        sY_2_load_reg_4979 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_6_reg_5001) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5347 <= i_ic_fu_4088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4956 <= i_fu_2109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_5005 <= icmp_ln324_fu_2210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_4082_p2 == 1'd1) | (1'd0 == and_ln326_6_reg_5001)))) begin
        icmp_ln346_reg_5357 <= icmp_ln346_fu_4099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_5357 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_2 <= storemerge_i_reg_2083;
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2210_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_2103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_7_address0 = zext_ln332_fu_2222_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_7_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_address0;
    end else begin
        layer_in_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_7_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_ce0;
    end else begin
        layer_in_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_7_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_output_V_we0;
    end else begin
        layer_in_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln340_fu_4094_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1242;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1268;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1294;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1320;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1346;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1372;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1398;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1424;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1450;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1476;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1502;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1528;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1554;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1580;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1606;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1632;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1658;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1684;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1710;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1736;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1762;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1788;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1814;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1840;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1892;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1918;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1944;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1970;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1996;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = acc_V_2_0_reg_2022;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = acc_V_0_0_reg_2048;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1229;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1255;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1281;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1307;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1333;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1359;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1385;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1411;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1437;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1463;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1489;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1515;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1541;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1567;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1593;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1619;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1645;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1671;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1697;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1723;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1749;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1775;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1801;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1827;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1853;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1879;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1905;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1931;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1957;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1983;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = acc_V_3_0_reg_2009;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = acc_V_1_0_reg_2035;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_2127_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w25_V_ce0 = 1'b1;
    end else begin
        w25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_2103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_2115_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_6_fu_2204_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_6_fu_2204_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2210_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2210_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_4082_p2 == 1'd1) | (1'd0 == and_ln326_6_reg_5001)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3698_p2 = (acc_V_0_0_reg_2048 + trunc_ln_fu_2240_p4);

assign acc_10_V_fu_3758_p2 = (acc_V_10_0_reg_1918 + trunc_ln708_69_fu_2470_p4);

assign acc_11_V_fu_3764_p2 = (acc_V_11_0_reg_1905 + trunc_ln708_70_fu_2493_p4);

assign acc_12_V_fu_3770_p2 = (acc_V_12_0_reg_1892 + trunc_ln708_71_fu_2516_p4);

assign acc_13_V_fu_3776_p2 = (acc_V_13_0_reg_1879 + trunc_ln708_72_fu_2539_p4);

assign acc_14_V_fu_3782_p2 = (acc_V_14_0_reg_1866 + trunc_ln708_73_fu_2562_p4);

assign acc_15_V_fu_3788_p2 = (acc_V_15_0_reg_1853 + trunc_ln708_74_fu_2585_p4);

assign acc_16_V_fu_3794_p2 = (acc_V_16_0_reg_1840 + trunc_ln708_75_fu_2608_p4);

assign acc_17_V_fu_3800_p2 = (acc_V_17_0_reg_1827 + trunc_ln708_76_fu_2631_p4);

assign acc_18_V_fu_3806_p2 = (acc_V_18_0_reg_1814 + trunc_ln708_77_fu_2654_p4);

assign acc_19_V_fu_3812_p2 = (acc_V_19_0_reg_1801 + trunc_ln708_78_fu_2677_p4);

assign acc_1_V_fu_3704_p2 = (acc_V_1_0_reg_2035 + trunc_ln708_s_fu_2263_p4);

assign acc_20_V_fu_3818_p2 = (acc_V_20_0_reg_1788 + trunc_ln708_79_fu_2700_p4);

assign acc_21_V_fu_3824_p2 = (acc_V_21_0_reg_1775 + trunc_ln708_80_fu_2723_p4);

assign acc_22_V_fu_3830_p2 = (acc_V_22_0_reg_1762 + trunc_ln708_81_fu_2746_p4);

assign acc_23_V_fu_3836_p2 = (acc_V_23_0_reg_1749 + trunc_ln708_82_fu_2769_p4);

assign acc_24_V_fu_3842_p2 = (acc_V_24_0_reg_1736 + trunc_ln708_83_fu_2792_p4);

assign acc_25_V_fu_3848_p2 = (acc_V_25_0_reg_1723 + trunc_ln708_84_fu_2815_p4);

assign acc_26_V_fu_3854_p2 = (acc_V_26_0_reg_1710 + trunc_ln708_85_fu_2838_p4);

assign acc_27_V_fu_3860_p2 = (acc_V_27_0_reg_1697 + trunc_ln708_86_fu_2861_p4);

assign acc_28_V_fu_3866_p2 = (acc_V_28_0_reg_1684 + trunc_ln708_87_fu_2884_p4);

assign acc_29_V_fu_3872_p2 = (acc_V_29_0_reg_1671 + trunc_ln708_88_fu_2907_p4);

assign acc_2_V_fu_3710_p2 = (acc_V_2_0_reg_2022 + trunc_ln708_61_fu_2286_p4);

assign acc_30_V_fu_3878_p2 = (acc_V_30_0_reg_1658 + trunc_ln708_89_fu_2930_p4);

assign acc_31_V_fu_3884_p2 = (acc_V_31_0_reg_1645 + trunc_ln708_90_fu_2953_p4);

assign acc_32_V_fu_3890_p2 = (acc_V_32_0_reg_1632 + trunc_ln708_91_fu_2976_p4);

assign acc_33_V_fu_3896_p2 = (acc_V_33_0_reg_1619 + trunc_ln708_92_fu_2999_p4);

assign acc_34_V_fu_3902_p2 = (acc_V_34_0_reg_1606 + trunc_ln708_93_fu_3022_p4);

assign acc_35_V_fu_3908_p2 = (acc_V_35_0_reg_1593 + trunc_ln708_94_fu_3045_p4);

assign acc_36_V_fu_3914_p2 = (acc_V_36_0_reg_1580 + trunc_ln708_95_fu_3068_p4);

assign acc_37_V_fu_3920_p2 = (acc_V_37_0_reg_1567 + trunc_ln708_96_fu_3091_p4);

assign acc_38_V_fu_3926_p2 = (acc_V_38_0_reg_1554 + trunc_ln708_97_fu_3114_p4);

assign acc_39_V_fu_3932_p2 = (acc_V_39_0_reg_1541 + trunc_ln708_98_fu_3137_p4);

assign acc_3_V_fu_3716_p2 = (acc_V_3_0_reg_2009 + trunc_ln708_62_fu_2309_p4);

assign acc_40_V_fu_3938_p2 = (acc_V_40_0_reg_1528 + trunc_ln708_99_fu_3160_p4);

assign acc_41_V_fu_3944_p2 = (acc_V_41_0_reg_1515 + trunc_ln708_100_fu_3183_p4);

assign acc_42_V_fu_3950_p2 = (acc_V_42_0_reg_1502 + trunc_ln708_101_fu_3206_p4);

assign acc_43_V_fu_3956_p2 = (acc_V_43_0_reg_1489 + trunc_ln708_102_fu_3229_p4);

assign acc_44_V_fu_3962_p2 = (acc_V_44_0_reg_1476 + trunc_ln708_103_fu_3252_p4);

assign acc_45_V_fu_3968_p2 = (acc_V_45_0_reg_1463 + trunc_ln708_104_fu_3275_p4);

assign acc_46_V_fu_3974_p2 = (acc_V_46_0_reg_1450 + trunc_ln708_105_fu_3298_p4);

assign acc_47_V_fu_3980_p2 = (acc_V_47_0_reg_1437 + trunc_ln708_106_fu_3321_p4);

assign acc_48_V_fu_3986_p2 = (acc_V_48_0_reg_1424 + trunc_ln708_107_fu_3344_p4);

assign acc_49_V_fu_3992_p2 = (acc_V_49_0_reg_1411 + trunc_ln708_108_fu_3367_p4);

assign acc_4_V_fu_3722_p2 = (acc_V_4_0_reg_1996 + trunc_ln708_63_fu_2332_p4);

assign acc_50_V_fu_3998_p2 = (acc_V_50_0_reg_1398 + trunc_ln708_109_fu_3390_p4);

assign acc_51_V_fu_4004_p2 = (acc_V_51_0_reg_1385 + trunc_ln708_110_fu_3413_p4);

assign acc_52_V_fu_4010_p2 = (acc_V_52_0_reg_1372 + trunc_ln708_111_fu_3436_p4);

assign acc_53_V_fu_4016_p2 = (acc_V_53_0_reg_1359 + trunc_ln708_112_fu_3459_p4);

assign acc_54_V_fu_4022_p2 = (acc_V_54_0_reg_1346 + trunc_ln708_113_fu_3482_p4);

assign acc_55_V_fu_4028_p2 = (acc_V_55_0_reg_1333 + trunc_ln708_114_fu_3505_p4);

assign acc_56_V_fu_4034_p2 = (acc_V_56_0_reg_1320 + trunc_ln708_115_fu_3528_p4);

assign acc_57_V_fu_4040_p2 = (acc_V_57_0_reg_1307 + trunc_ln708_116_fu_3551_p4);

assign acc_58_V_fu_4046_p2 = (acc_V_58_0_reg_1294 + trunc_ln708_117_fu_3574_p4);

assign acc_59_V_fu_4052_p2 = (acc_V_59_0_reg_1281 + trunc_ln708_118_fu_3597_p4);

assign acc_5_V_fu_3728_p2 = (acc_V_5_0_reg_1983 + trunc_ln708_64_fu_2355_p4);

assign acc_60_V_fu_4058_p2 = (acc_V_60_0_reg_1268 + trunc_ln708_119_fu_3620_p4);

assign acc_61_V_fu_4064_p2 = (acc_V_61_0_reg_1255 + trunc_ln708_120_fu_3643_p4);

assign acc_62_V_fu_4070_p2 = (acc_V_62_0_reg_1242 + trunc_ln708_121_fu_3666_p4);

assign acc_63_V_fu_4076_p2 = (acc_V_63_0_reg_1229 + trunc_ln708_122_fu_3689_p4);

assign acc_6_V_fu_3734_p2 = (acc_V_6_0_reg_1970 + trunc_ln708_65_fu_2378_p4);

assign acc_7_V_fu_3740_p2 = (acc_V_7_0_reg_1957 + trunc_ln708_66_fu_2401_p4);

assign acc_8_V_fu_3746_p2 = (acc_V_8_0_reg_1944 + trunc_ln708_67_fu_2424_p4);

assign acc_9_V_fu_3752_p2 = (acc_V_9_0_reg_1931 + trunc_ln708_68_fu_2447_p4);

assign add_ln354_fu_4150_p2 = (pY_2_load_reg_4989 + 32'd1);

assign add_ln356_fu_4161_p2 = (sY_2_load_reg_4979 + 32'd1);

assign add_ln359_fu_4104_p2 = (pX_2_load_reg_4995 + 32'd1);

assign add_ln361_fu_4115_p2 = (sX_2_load_reg_4969 + 32'd1);

assign and_ln326_5_fu_2198_p2 = (icmp_ln326_9_fu_2186_p2 & icmp_ln326_8_fu_2166_p2);

assign and_ln326_6_fu_2204_p2 = (and_ln326_fu_2192_p2 & and_ln326_5_fu_2198_p2);

assign and_ln326_fu_2192_p2 = (icmp_ln326_fu_2136_p2 & icmp_ln326_7_fu_2146_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_2115_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_613 = (((icmp_ln346_fu_4099_p2 == 1'd1) & (icmp_ln350_fu_4145_p2 == 1'd0) & (1'd0 == and_ln326_6_reg_5001)) | ((icmp_ln346_fu_4099_p2 == 1'd1) & (icmp_ln338_fu_4082_p2 == 1'd1) & (icmp_ln350_fu_4145_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_824 = (((icmp_ln350_fu_4145_p2 == 1'd1) & (icmp_ln346_fu_4099_p2 == 1'd1) & (1'd0 == and_ln326_6_reg_5001)) | ((icmp_ln350_fu_4145_p2 == 1'd1) & (icmp_ln346_fu_4099_p2 == 1'd1) & (icmp_ln338_fu_4082_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_918 = (((icmp_ln346_fu_4099_p2 == 1'd0) & (1'd0 == and_ln326_6_reg_5001)) | ((icmp_ln338_fu_4082_p2 == 1'd1) & (icmp_ln346_fu_4099_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_920 = (((icmp_ln346_fu_4099_p2 == 1'd1) & (1'd0 == and_ln326_6_reg_5001)) | ((icmp_ln346_fu_4099_p2 == 1'd1) & (icmp_ln338_fu_4082_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_18_8_5_3_0_config25_s_fu_2094_ap_start_reg;

assign i1_fu_2121_p2 = (i1_0_i_reg_1218 + 7'd1);

assign i_fu_2109_p2 = (i_0_i_reg_1207 + 7'd1);

assign i_ic_fu_4088_p2 = (i_ic_0_i_reg_2072 + 7'd1);

assign icmp_ln313_fu_2103_p2 = ((i_0_i_reg_1207 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_2115_p2 = ((i1_0_i_reg_1218 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2210_p2 = ((in_index_reg_2061 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln326_7_fu_2146_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_8_fu_2166_p2 = (($signed(tmp_7_fu_2156_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_9_fu_2186_p2 = (($signed(tmp_8_fu_2176_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_2136_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_4082_p2 = ((i_ic_0_i_reg_2072 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_4099_p2 = ((pX_2_load_reg_4995 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_4145_p2 = ((pY_2_load_reg_4989 == 32'd9) ? 1'b1 : 1'b0);

assign ir_fu_2216_p2 = (in_index_reg_2061 + 10'd1);

assign mul_ln1118_100_fu_4423_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_101_fu_4430_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_102_fu_4437_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_103_fu_4444_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_104_fu_4451_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_105_fu_4458_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_106_fu_4465_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_107_fu_4472_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_108_fu_4479_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_109_fu_4486_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_110_fu_4493_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_111_fu_4500_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_112_fu_4507_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_113_fu_4514_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_114_fu_4521_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_115_fu_4528_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_116_fu_4535_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_117_fu_4542_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_118_fu_4549_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_119_fu_4556_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_120_fu_4563_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_121_fu_4570_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_122_fu_4577_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_123_fu_4584_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_124_fu_4591_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_125_fu_4598_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_126_fu_4605_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_127_fu_4612_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_128_fu_4619_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_129_fu_4626_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_67_fu_4192_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_68_fu_4199_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_69_fu_4206_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_70_fu_4213_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_71_fu_4220_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_72_fu_4227_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_73_fu_4234_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_74_fu_4241_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_75_fu_4248_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_76_fu_4255_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_77_fu_4262_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_78_fu_4269_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_79_fu_4276_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_80_fu_4283_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_81_fu_4290_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_82_fu_4297_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_83_fu_4304_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_84_fu_4311_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_85_fu_4318_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_86_fu_4325_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_87_fu_4332_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_88_fu_4339_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_89_fu_4346_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_90_fu_4353_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_91_fu_4360_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_92_fu_4367_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_93_fu_4374_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_94_fu_4381_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_95_fu_4388_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_96_fu_4395_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_97_fu_4402_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_98_fu_4409_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_99_fu_4416_p1 = sext_ln1116_cast_fu_2232_p1;

assign mul_ln1118_fu_4185_p1 = sext_ln1116_cast_fu_2232_p1;

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_4166_p3 = ((icmp_ln326_7_reg_4984[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_4161_p2);

assign select_ln361_fu_4120_p3 = ((icmp_ln326_reg_4974[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_4115_p2);

assign sext_ln1116_cast_fu_2232_p1 = $signed(layer_in_V_7_q0);

assign start_out = real_start;

assign tmp_111_fu_2249_p4 = {{w25_V_q0[27:14]}};

assign tmp_112_fu_2272_p4 = {{w25_V_q0[41:28]}};

assign tmp_113_fu_2295_p4 = {{w25_V_q0[55:42]}};

assign tmp_114_fu_2318_p4 = {{w25_V_q0[69:56]}};

assign tmp_115_fu_2341_p4 = {{w25_V_q0[83:70]}};

assign tmp_116_fu_2364_p4 = {{w25_V_q0[97:84]}};

assign tmp_117_fu_2387_p4 = {{w25_V_q0[111:98]}};

assign tmp_118_fu_2410_p4 = {{w25_V_q0[125:112]}};

assign tmp_119_fu_2433_p4 = {{w25_V_q0[139:126]}};

assign tmp_120_fu_2456_p4 = {{w25_V_q0[153:140]}};

assign tmp_121_fu_2479_p4 = {{w25_V_q0[167:154]}};

assign tmp_122_fu_2502_p4 = {{w25_V_q0[181:168]}};

assign tmp_123_fu_2525_p4 = {{w25_V_q0[195:182]}};

assign tmp_124_fu_2548_p4 = {{w25_V_q0[209:196]}};

assign tmp_125_fu_2571_p4 = {{w25_V_q0[223:210]}};

assign tmp_126_fu_2594_p4 = {{w25_V_q0[237:224]}};

assign tmp_127_fu_2617_p4 = {{w25_V_q0[251:238]}};

assign tmp_128_fu_2640_p4 = {{w25_V_q0[265:252]}};

assign tmp_129_fu_2663_p4 = {{w25_V_q0[279:266]}};

assign tmp_130_fu_2686_p4 = {{w25_V_q0[293:280]}};

assign tmp_131_fu_2709_p4 = {{w25_V_q0[307:294]}};

assign tmp_132_fu_2732_p4 = {{w25_V_q0[321:308]}};

assign tmp_133_fu_2755_p4 = {{w25_V_q0[335:322]}};

assign tmp_134_fu_2778_p4 = {{w25_V_q0[349:336]}};

assign tmp_135_fu_2801_p4 = {{w25_V_q0[363:350]}};

assign tmp_136_fu_2824_p4 = {{w25_V_q0[377:364]}};

assign tmp_137_fu_2847_p4 = {{w25_V_q0[391:378]}};

assign tmp_138_fu_2870_p4 = {{w25_V_q0[405:392]}};

assign tmp_139_fu_2893_p4 = {{w25_V_q0[419:406]}};

assign tmp_140_fu_2916_p4 = {{w25_V_q0[433:420]}};

assign tmp_141_fu_2939_p4 = {{w25_V_q0[447:434]}};

assign tmp_142_fu_2962_p4 = {{w25_V_q0[461:448]}};

assign tmp_143_fu_2985_p4 = {{w25_V_q0[475:462]}};

assign tmp_144_fu_3008_p4 = {{w25_V_q0[489:476]}};

assign tmp_145_fu_3031_p4 = {{w25_V_q0[503:490]}};

assign tmp_146_fu_3054_p4 = {{w25_V_q0[517:504]}};

assign tmp_147_fu_3077_p4 = {{w25_V_q0[531:518]}};

assign tmp_148_fu_3100_p4 = {{w25_V_q0[545:532]}};

assign tmp_149_fu_3123_p4 = {{w25_V_q0[559:546]}};

assign tmp_150_fu_3146_p4 = {{w25_V_q0[573:560]}};

assign tmp_151_fu_3169_p4 = {{w25_V_q0[587:574]}};

assign tmp_152_fu_3192_p4 = {{w25_V_q0[601:588]}};

assign tmp_153_fu_3215_p4 = {{w25_V_q0[615:602]}};

assign tmp_154_fu_3238_p4 = {{w25_V_q0[629:616]}};

assign tmp_155_fu_3261_p4 = {{w25_V_q0[643:630]}};

assign tmp_156_fu_3284_p4 = {{w25_V_q0[657:644]}};

assign tmp_157_fu_3307_p4 = {{w25_V_q0[671:658]}};

assign tmp_158_fu_3330_p4 = {{w25_V_q0[685:672]}};

assign tmp_159_fu_3353_p4 = {{w25_V_q0[699:686]}};

assign tmp_160_fu_3376_p4 = {{w25_V_q0[713:700]}};

assign tmp_161_fu_3399_p4 = {{w25_V_q0[727:714]}};

assign tmp_162_fu_3422_p4 = {{w25_V_q0[741:728]}};

assign tmp_163_fu_3445_p4 = {{w25_V_q0[755:742]}};

assign tmp_164_fu_3468_p4 = {{w25_V_q0[769:756]}};

assign tmp_165_fu_3491_p4 = {{w25_V_q0[783:770]}};

assign tmp_166_fu_3514_p4 = {{w25_V_q0[797:784]}};

assign tmp_167_fu_3537_p4 = {{w25_V_q0[811:798]}};

assign tmp_168_fu_3560_p4 = {{w25_V_q0[825:812]}};

assign tmp_169_fu_3583_p4 = {{w25_V_q0[839:826]}};

assign tmp_170_fu_3606_p4 = {{w25_V_q0[853:840]}};

assign tmp_171_fu_3629_p4 = {{w25_V_q0[867:854]}};

assign tmp_172_fu_3652_p4 = {{w25_V_q0[881:868]}};

assign tmp_173_fu_3675_p4 = {{w25_V_q0[895:882]}};

assign tmp_7_fu_2156_p4 = {{pY_2[31:1]}};

assign tmp_8_fu_2176_p4 = {{pX_2[31:1]}};

assign trunc_ln332_fu_2228_p1 = w25_V_q0[13:0];

assign trunc_ln708_100_fu_3183_p4 = {{mul_ln1118_107_fu_4472_p2[28:11]}};

assign trunc_ln708_101_fu_3206_p4 = {{mul_ln1118_108_fu_4479_p2[28:11]}};

assign trunc_ln708_102_fu_3229_p4 = {{mul_ln1118_109_fu_4486_p2[28:11]}};

assign trunc_ln708_103_fu_3252_p4 = {{mul_ln1118_110_fu_4493_p2[28:11]}};

assign trunc_ln708_104_fu_3275_p4 = {{mul_ln1118_111_fu_4500_p2[28:11]}};

assign trunc_ln708_105_fu_3298_p4 = {{mul_ln1118_112_fu_4507_p2[28:11]}};

assign trunc_ln708_106_fu_3321_p4 = {{mul_ln1118_113_fu_4514_p2[28:11]}};

assign trunc_ln708_107_fu_3344_p4 = {{mul_ln1118_114_fu_4521_p2[28:11]}};

assign trunc_ln708_108_fu_3367_p4 = {{mul_ln1118_115_fu_4528_p2[28:11]}};

assign trunc_ln708_109_fu_3390_p4 = {{mul_ln1118_116_fu_4535_p2[28:11]}};

assign trunc_ln708_110_fu_3413_p4 = {{mul_ln1118_117_fu_4542_p2[28:11]}};

assign trunc_ln708_111_fu_3436_p4 = {{mul_ln1118_118_fu_4549_p2[28:11]}};

assign trunc_ln708_112_fu_3459_p4 = {{mul_ln1118_119_fu_4556_p2[28:11]}};

assign trunc_ln708_113_fu_3482_p4 = {{mul_ln1118_120_fu_4563_p2[28:11]}};

assign trunc_ln708_114_fu_3505_p4 = {{mul_ln1118_121_fu_4570_p2[28:11]}};

assign trunc_ln708_115_fu_3528_p4 = {{mul_ln1118_122_fu_4577_p2[28:11]}};

assign trunc_ln708_116_fu_3551_p4 = {{mul_ln1118_123_fu_4584_p2[28:11]}};

assign trunc_ln708_117_fu_3574_p4 = {{mul_ln1118_124_fu_4591_p2[28:11]}};

assign trunc_ln708_118_fu_3597_p4 = {{mul_ln1118_125_fu_4598_p2[28:11]}};

assign trunc_ln708_119_fu_3620_p4 = {{mul_ln1118_126_fu_4605_p2[28:11]}};

assign trunc_ln708_120_fu_3643_p4 = {{mul_ln1118_127_fu_4612_p2[28:11]}};

assign trunc_ln708_121_fu_3666_p4 = {{mul_ln1118_128_fu_4619_p2[28:11]}};

assign trunc_ln708_122_fu_3689_p4 = {{mul_ln1118_129_fu_4626_p2[28:11]}};

assign trunc_ln708_61_fu_2286_p4 = {{mul_ln1118_68_fu_4199_p2[28:11]}};

assign trunc_ln708_62_fu_2309_p4 = {{mul_ln1118_69_fu_4206_p2[28:11]}};

assign trunc_ln708_63_fu_2332_p4 = {{mul_ln1118_70_fu_4213_p2[28:11]}};

assign trunc_ln708_64_fu_2355_p4 = {{mul_ln1118_71_fu_4220_p2[28:11]}};

assign trunc_ln708_65_fu_2378_p4 = {{mul_ln1118_72_fu_4227_p2[28:11]}};

assign trunc_ln708_66_fu_2401_p4 = {{mul_ln1118_73_fu_4234_p2[28:11]}};

assign trunc_ln708_67_fu_2424_p4 = {{mul_ln1118_74_fu_4241_p2[28:11]}};

assign trunc_ln708_68_fu_2447_p4 = {{mul_ln1118_75_fu_4248_p2[28:11]}};

assign trunc_ln708_69_fu_2470_p4 = {{mul_ln1118_76_fu_4255_p2[28:11]}};

assign trunc_ln708_70_fu_2493_p4 = {{mul_ln1118_77_fu_4262_p2[28:11]}};

assign trunc_ln708_71_fu_2516_p4 = {{mul_ln1118_78_fu_4269_p2[28:11]}};

assign trunc_ln708_72_fu_2539_p4 = {{mul_ln1118_79_fu_4276_p2[28:11]}};

assign trunc_ln708_73_fu_2562_p4 = {{mul_ln1118_80_fu_4283_p2[28:11]}};

assign trunc_ln708_74_fu_2585_p4 = {{mul_ln1118_81_fu_4290_p2[28:11]}};

assign trunc_ln708_75_fu_2608_p4 = {{mul_ln1118_82_fu_4297_p2[28:11]}};

assign trunc_ln708_76_fu_2631_p4 = {{mul_ln1118_83_fu_4304_p2[28:11]}};

assign trunc_ln708_77_fu_2654_p4 = {{mul_ln1118_84_fu_4311_p2[28:11]}};

assign trunc_ln708_78_fu_2677_p4 = {{mul_ln1118_85_fu_4318_p2[28:11]}};

assign trunc_ln708_79_fu_2700_p4 = {{mul_ln1118_86_fu_4325_p2[28:11]}};

assign trunc_ln708_80_fu_2723_p4 = {{mul_ln1118_87_fu_4332_p2[28:11]}};

assign trunc_ln708_81_fu_2746_p4 = {{mul_ln1118_88_fu_4339_p2[28:11]}};

assign trunc_ln708_82_fu_2769_p4 = {{mul_ln1118_89_fu_4346_p2[28:11]}};

assign trunc_ln708_83_fu_2792_p4 = {{mul_ln1118_90_fu_4353_p2[28:11]}};

assign trunc_ln708_84_fu_2815_p4 = {{mul_ln1118_91_fu_4360_p2[28:11]}};

assign trunc_ln708_85_fu_2838_p4 = {{mul_ln1118_92_fu_4367_p2[28:11]}};

assign trunc_ln708_86_fu_2861_p4 = {{mul_ln1118_93_fu_4374_p2[28:11]}};

assign trunc_ln708_87_fu_2884_p4 = {{mul_ln1118_94_fu_4381_p2[28:11]}};

assign trunc_ln708_88_fu_2907_p4 = {{mul_ln1118_95_fu_4388_p2[28:11]}};

assign trunc_ln708_89_fu_2930_p4 = {{mul_ln1118_96_fu_4395_p2[28:11]}};

assign trunc_ln708_90_fu_2953_p4 = {{mul_ln1118_97_fu_4402_p2[28:11]}};

assign trunc_ln708_91_fu_2976_p4 = {{mul_ln1118_98_fu_4409_p2[28:11]}};

assign trunc_ln708_92_fu_2999_p4 = {{mul_ln1118_99_fu_4416_p2[28:11]}};

assign trunc_ln708_93_fu_3022_p4 = {{mul_ln1118_100_fu_4423_p2[28:11]}};

assign trunc_ln708_94_fu_3045_p4 = {{mul_ln1118_101_fu_4430_p2[28:11]}};

assign trunc_ln708_95_fu_3068_p4 = {{mul_ln1118_102_fu_4437_p2[28:11]}};

assign trunc_ln708_96_fu_3091_p4 = {{mul_ln1118_103_fu_4444_p2[28:11]}};

assign trunc_ln708_97_fu_3114_p4 = {{mul_ln1118_104_fu_4451_p2[28:11]}};

assign trunc_ln708_98_fu_3137_p4 = {{mul_ln1118_105_fu_4458_p2[28:11]}};

assign trunc_ln708_99_fu_3160_p4 = {{mul_ln1118_106_fu_4465_p2[28:11]}};

assign trunc_ln708_s_fu_2263_p4 = {{mul_ln1118_67_fu_4192_p2[28:11]}};

assign trunc_ln_fu_2240_p4 = {{mul_ln1118_fu_4185_p2[28:11]}};

assign w25_V_address0 = zext_ln332_fu_2222_p1;

assign zext_ln317_fu_2127_p1 = i1_0_i_reg_1218;

assign zext_ln332_fu_2222_p1 = in_index_reg_2061;

assign zext_ln340_fu_4094_p1 = i_ic_0_i_reg_2072;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_18_8_5_3_0_config25_s
