static int F_1 ( unsigned long V_1 )\r\n{\r\nF_2 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_3 ( void )\r\n{}\r\nstatic void F_4 ( unsigned int V_2 , unsigned int V_1 )\r\n{}\r\nstatic inline void F_5 ( unsigned int V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nif ( V_5 -> V_7 )\r\nF_7 ( V_3 , V_5 -> V_7 ) ;\r\n}\r\nstatic void F_8 ( unsigned int V_2 , unsigned int V_1 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nT_1 V_8 ;\r\nswitch ( V_1 ) {\r\ncase V_9 :\r\nV_8 = V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_8 = V_12 ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\ndefault:\r\nV_8 = V_15 ;\r\nbreak;\r\n}\r\nif ( V_5 -> V_16 )\r\nF_7 ( V_8 , V_5 -> V_16 ) ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\nT_1 V_17 ;\r\nV_17 = F_10 ( V_18 ,\r\nV_19 , V_20 ) ;\r\nF_11 ( V_17 , V_18 ,\r\nV_19 , V_20 ) ;\r\n}\r\nstatic inline void F_12 ( unsigned int V_2 )\r\n{\r\nT_1 V_17 ;\r\nif ( V_2 ) {\r\nV_17 = F_13 ( V_21 ,\r\nV_22 ) ;\r\nF_14 ( V_17 , V_21 ,\r\nV_22 ) ;\r\n} else {\r\nV_17 = F_13 ( V_23 ,\r\nV_22 ) ;\r\nF_14 ( V_17 , V_23 ,\r\nV_22 ) ;\r\n}\r\n}\r\nstatic void F_15 ( unsigned int V_2 , unsigned int V_24 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nif ( V_5 -> V_25 )\r\nF_7 ( V_24 , V_5 -> V_25 ) ;\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{\r\nvoid T_3 * V_26 = F_17 () ;\r\nif ( V_26 && V_27 ) {\r\nF_7 ( V_28 . V_29 ,\r\nV_27 + V_30 ) ;\r\nF_7 ( V_28 . V_31 ,\r\nV_27 + V_32 ) ;\r\n}\r\n}\r\nstatic void T_2 F_16 ( void )\r\n{}\r\nint F_18 ( unsigned int V_33 , unsigned int V_34 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_33 ) ;\r\nunsigned int V_24 = 0 , V_35 = V_9 ;\r\nunsigned int V_36 ;\r\nif ( F_19 () == V_37 )\r\nreturn - V_38 ;\r\nswitch ( V_34 ) {\r\ncase V_13 :\r\ncase V_14 :\r\nV_24 = 0 ;\r\nbreak;\r\ncase V_11 :\r\nV_35 = V_11 ;\r\nV_24 = 1 ;\r\nbreak;\r\ncase V_9 :\r\nif ( F_20 ( V_39 ) )\r\nV_24 = 0 ;\r\nbreak;\r\ndefault:\r\nF_21 ( 1 ) ;\r\nreturn - V_38 ;\r\n}\r\nF_22 ( NULL ) ;\r\nF_9 () ;\r\nif ( ( F_23 ( V_40 ) == V_9 ) &&\r\n( F_24 ( V_40 ) == V_11 ) )\r\nV_24 = 2 ;\r\nF_12 ( V_33 ) ;\r\nF_25 ( V_5 -> V_41 , V_34 ) ;\r\nF_26 ( V_5 -> V_41 , V_35 ) ;\r\nF_5 ( V_33 , F_27 ( V_42 . V_43 ) ) ;\r\nV_42 . V_44 ( V_33 , V_34 ) ;\r\nF_15 ( V_33 , V_24 ) ;\r\nif ( V_24 )\r\nF_28 ( V_24 , V_42 . V_45 ) ;\r\nelse\r\nV_42 . V_45 ( V_24 ) ;\r\nif ( F_20 ( V_46 ) && V_33 )\r\nF_29 () ;\r\nV_36 = F_30 () ;\r\nF_25 ( V_5 -> V_41 , V_13 ) ;\r\nF_31 ( NULL ) ;\r\nreturn 0 ;\r\n}\r\nint F_32 ( unsigned int V_33 , unsigned int V_34 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_33 ) ;\r\nunsigned int V_1 = 0 ;\r\nif ( F_19 () == V_37 )\r\nreturn - V_38 ;\r\nV_34 = F_33 ( V_5 -> V_41 ,\r\nfalse , V_34 ) ;\r\nif ( V_34 == V_11 )\r\nV_1 = 1 ;\r\nF_34 ( V_5 -> V_41 ) ;\r\nF_25 ( V_5 -> V_41 , V_34 ) ;\r\nF_5 ( V_33 , F_27 ( V_42 . V_47 ) ) ;\r\nV_42 . V_44 ( V_33 , V_34 ) ;\r\nV_42 . V_45 ( V_1 ) ;\r\nF_25 ( V_5 -> V_41 , V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nT_1 V_17 ;\r\nV_17 = F_13 ( V_48 ,\r\nV_49 ) ;\r\nV_17 |= F_36 ( 24 ) | F_36 ( 25 ) ;\r\nF_14 ( V_17 , V_48 ,\r\nV_49 ) ;\r\n}\r\nint T_2 F_37 ( void )\r\n{\r\nstruct V_4 * V_5 ;\r\nif ( F_19 () == V_37 ) {\r\nF_38 ( 1 , L_1 ) ;\r\nreturn - V_50 ;\r\n}\r\nV_5 = & F_6 ( V_6 , 0x0 ) ;\r\nif ( V_27 ) {\r\nV_5 -> V_16 = V_27 + V_51 ;\r\nif ( F_39 () )\r\nV_5 -> V_7 = V_27 +\r\nV_52 ;\r\nelse\r\nV_5 -> V_7 = V_27 +\r\nV_53 ;\r\nV_5 -> V_25 = V_27 + V_54 ;\r\n}\r\nV_5 -> V_41 = F_40 ( L_2 ) ;\r\nif ( ! V_5 -> V_41 ) {\r\nF_41 ( L_3 ) ;\r\nreturn - V_50 ;\r\n}\r\nF_34 ( V_5 -> V_41 ) ;\r\nF_12 ( 0 ) ;\r\nF_25 ( V_5 -> V_41 , V_13 ) ;\r\nV_5 = & F_6 ( V_6 , 0x1 ) ;\r\nif ( V_27 ) {\r\nV_5 -> V_16 = V_27 + V_55 ;\r\nif ( F_39 () )\r\nV_5 -> V_7 = V_27 +\r\nV_56 ;\r\nelse\r\nV_5 -> V_7 = V_27 +\r\nV_57 ;\r\nV_5 -> V_25 = V_27 + V_58 ;\r\n}\r\nV_5 -> V_41 = F_40 ( L_4 ) ;\r\nif ( ! V_5 -> V_41 ) {\r\nF_41 ( L_5 ) ;\r\nreturn - V_50 ;\r\n}\r\nF_34 ( V_5 -> V_41 ) ;\r\nF_12 ( 1 ) ;\r\nF_25 ( V_5 -> V_41 , V_13 ) ;\r\nV_40 = F_40 ( L_6 ) ;\r\nif ( ! V_40 ) {\r\nF_41 ( L_7 ) ;\r\nreturn - V_50 ;\r\n}\r\nF_34 ( V_40 ) ;\r\nF_9 () ;\r\nif ( V_27 ) {\r\nF_7 ( ( F_42 () != V_59 ) ? 1 : 0 ,\r\nV_27 + V_60 ) ;\r\nF_16 () ;\r\n}\r\nif ( F_39 () ) {\r\nV_42 . V_45 = V_61 ;\r\nV_42 . V_43 = V_62 ;\r\nV_42 . V_44 = F_8 ;\r\nV_42 . V_47 = V_63 ;\r\nV_22 = V_64 ;\r\n} else if ( F_43 () || F_44 () ) {\r\nV_22 = V_65 ;\r\nF_35 () ;\r\n}\r\nif ( F_45 () )\r\nV_42 . V_47 = V_66 ;\r\nreturn 0 ;\r\n}\r\nT_1 F_46 ( void )\r\n{\r\nreturn V_67 ;\r\n}\r\nvoid T_2 F_47 ( void )\r\n{\r\nunsigned long V_68 ;\r\nvoid T_3 * V_69 ;\r\nif ( ! ( F_48 () || F_43 () ) )\r\nreturn;\r\nV_27 = F_49 () ;\r\nif ( F_48 () )\r\nV_69 = V_27 + V_56 ;\r\nelse\r\nV_69 = V_27 + V_57 ;\r\nV_67 = F_50 ( V_69 ) ;\r\nif ( F_51 () )\r\nV_68 = F_27 ( V_63 ) ;\r\nelse if ( F_52 () )\r\nV_68 = F_27 ( V_66 ) ;\r\nelse if ( ( V_70 & V_71 ) == V_72 )\r\nV_68 = F_27 ( V_73 ) ;\r\nelse\r\nV_68 = F_27 ( V_74 ) ;\r\nif ( F_48 () )\r\nF_7 ( V_68 , V_27 +\r\nV_56 ) ;\r\nelse\r\nF_7 ( V_68 , V_27 +\r\nV_57 ) ;\r\n}
