(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_1 (_ BitVec 8)) (StartBool_4 Bool) (StartBool_5 Bool) (StartBool_6 Bool) (StartBool_3 Bool) (Start_2 (_ BitVec 8)) (Start_13 (_ BitVec 8)) (Start_14 (_ BitVec 8)) (StartBool_1 Bool) (Start_11 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_12 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (StartBool_2 Bool))
  ((Start (_ BitVec 8) (#b00000001 #b10100101 (bvnot Start_1) (bvmul Start Start_2) (bvudiv Start Start_3) (bvurem Start_3 Start_1) (ite StartBool_1 Start_2 Start)))
   (StartBool Bool (false true))
   (Start_1 (_ BitVec 8) (#b00000000 (bvnot Start_1) (bvneg Start_10) (bvand Start_12 Start_1) (bvor Start_13 Start_10) (bvadd Start_11 Start) (bvudiv Start_1 Start_5) (bvshl Start_2 Start_14)))
   (StartBool_4 Bool (false true (or StartBool_1 StartBool_3) (bvult Start_5 Start_12)))
   (StartBool_5 Bool (false true (and StartBool_1 StartBool_2) (bvult Start Start_8)))
   (StartBool_6 Bool (true false))
   (StartBool_3 Bool (true (and StartBool_4 StartBool_5) (or StartBool_1 StartBool_6)))
   (Start_2 (_ BitVec 8) (#b00000000 #b00000001 #b10100101 (bvnot Start_7) (bvor Start_5 Start_4) (bvadd Start Start_6) (bvudiv Start Start) (bvurem Start_8 Start_5) (ite StartBool_3 Start_12 Start_10)))
   (Start_13 (_ BitVec 8) (#b00000001 (bvor Start_10 Start_8) (bvurem Start_4 Start_10) (bvlshr Start_3 Start_3) (ite StartBool_2 Start Start)))
   (Start_14 (_ BitVec 8) (#b10100101 (bvudiv Start_11 Start_8) (bvshl Start_12 Start_1) (bvlshr Start_14 Start_13) (ite StartBool_3 Start_7 Start_7)))
   (StartBool_1 Bool (true (bvult Start_3 Start_1)))
   (Start_11 (_ BitVec 8) (#b10100101 #b00000000 (bvnot Start_10) (bvor Start_7 Start_10) (bvmul Start_11 Start_4) (bvshl Start_7 Start_3) (bvlshr Start_11 Start_7)))
   (Start_4 (_ BitVec 8) (#b00000000 #b00000001 (bvneg Start) (bvand Start Start) (bvudiv Start_5 Start_3) (bvurem Start_5 Start)))
   (Start_5 (_ BitVec 8) (#b00000001 (bvnot Start_4) (bvand Start_3 Start_3) (bvor Start_6 Start_3) (bvmul Start_1 Start) (bvudiv Start_5 Start_4) (bvshl Start_4 Start_3) (bvlshr Start_6 Start_4) (ite StartBool_1 Start_4 Start_3)))
   (Start_6 (_ BitVec 8) (x #b10100101 #b00000000 #b00000001 (bvneg Start_4) (bvand Start_4 Start_3) (bvor Start_2 Start_1) (bvadd Start_7 Start_3) (bvudiv Start_4 Start_6) (bvurem Start_8 Start_9) (bvlshr Start_5 Start_7)))
   (Start_9 (_ BitVec 8) (#b00000000 (bvnot Start_7) (bvneg Start_9) (bvand Start_3 Start_10) (bvmul Start_1 Start_9) (bvudiv Start_2 Start_9)))
   (Start_3 (_ BitVec 8) (x y #b00000001 (bvadd Start Start_3) (bvmul Start Start_4) (bvshl Start_1 Start_3) (ite StartBool_1 Start_1 Start_1)))
   (Start_10 (_ BitVec 8) (#b00000001 y x #b00000000 (bvnot Start_7) (bvneg Start_5) (bvand Start_7 Start_2) (bvadd Start_3 Start_10) (bvshl Start_11 Start_4) (bvlshr Start_10 Start_6)))
   (Start_8 (_ BitVec 8) (#b10100101 (bvnot Start_9) (bvneg Start_10) (bvand Start_1 Start_2) (bvor Start_3 Start_3) (bvudiv Start_11 Start_4) (bvurem Start_2 Start_3) (bvshl Start_9 Start_7) (bvlshr Start_12 Start_1) (ite StartBool_1 Start Start_4)))
   (Start_12 (_ BitVec 8) (#b00000000 (bvneg Start_12) (bvand Start_6 Start_3) (ite StartBool_1 Start_4 Start_3)))
   (Start_7 (_ BitVec 8) (#b00000000 #b10100101 (bvadd Start_13 Start_1) (bvudiv Start_7 Start_7) (bvurem Start_2 Start_3) (bvshl Start_12 Start) (ite StartBool_2 Start_9 Start)))
   (StartBool_2 Bool (true false (not StartBool_1)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvshl x (bvshl (bvnot y) #b00000001))))

(check-synth)
