{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/re4/git/csc258-final/search_mode.v " "Source file: /home/re4/git/csc258-final/search_mode.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1565558737954 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1565558737954 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/re4/git/csc258-final/search_mode.v " "Source file: /home/re4/git/csc258-final/search_mode.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1565558737979 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1565558737979 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/re4/git/csc258-final/search_mode.v " "Source file: /home/re4/git/csc258-final/search_mode.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1565558738004 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1565558738004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565558739376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565558739382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 17:25:39 2019 " "Processing started: Sun Aug 11 17:25:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565558739382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558739382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbuff -c tbuff " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbuff -c tbuff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558739382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565558739832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756666 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "/home/re4/git/csc258-final/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "/home/re4/git/csc258-final/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756669 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "/home/re4/git/csc258-final/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/home/re4/git/csc258-final/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756670 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_render.v(71) " "Verilog HDL information at vga_render.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1565558756672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_render.v 13 13 " "Found 13 design units, including 13 entities, in source file vga_render.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_render " "Found entity 1: vga_render" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "2 getcharindexS " "Found entity 2: getcharindexS" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "3 getcharindexL " "Found entity 3: getcharindexL" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "4 getnextCharandRowS " "Found entity 4: getnextCharandRowS" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "5 getnextCharandRowL " "Found entity 5: getnextCharandRowL" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux6 " "Found entity 6: mux6" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "7 m48 " "Found entity 7: m48" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "8 m96 " "Found entity 8: m96" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "9 access8bit " "Found entity 9: access8bit" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "10 access6bitf48 " "Found entity 10: access6bitf48" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "11 access6bitf96 " "Found entity 11: access6bitf96" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "12 access16bit " "Found entity 12: access16bit" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""} { "Info" "ISGN_ENTITY_NAME" "13 l25c " "Found entity 13: l25c" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/home/re4/git/csc258-final/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756676 ""} { "Info" "ISGN_ENTITY_NAME" "2 smallcoordstoaddr " "Found entity 2: smallcoordstoaddr" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756676 ""} { "Info" "ISGN_ENTITY_NAME" "3 largecoordstoaddr " "Found entity 3: largecoordstoaddr" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756677 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edit_mode.v 7 7 " "Found 7 design units, including 7 entities, in source file edit_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 edit_mode " "Found entity 1: edit_mode" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""} { "Info" "ISGN_ENTITY_NAME" "2 backspaceS " "Found entity 2: backspaceS" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""} { "Info" "ISGN_ENTITY_NAME" "3 backspaceL " "Found entity 3: backspaceL" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""} { "Info" "ISGN_ENTITY_NAME" "4 nextS " "Found entity 4: nextS" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""} { "Info" "ISGN_ENTITY_NAME" "5 nextL " "Found entity 5: nextL" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""} { "Info" "ISGN_ENTITY_NAME" "6 enterS " "Found entity 6: enterS" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""} { "Info" "ISGN_ENTITY_NAME" "7 enterL " "Found entity 7: enterL" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "search_mode.v 3 3 " "Found 3 design units, including 3 entities, in source file search_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 search_mode " "Found entity 1: search_mode" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756681 ""} { "Info" "ISGN_ENTITY_NAME" "2 matchS " "Found entity 2: matchS" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756681 ""} { "Info" "ISGN_ENTITY_NAME" "3 matchL " "Found entity 3: matchL" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756681 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnd search_mode.v(164) " "Verilog HDL Implicit Net warning at search_mode.v(164): created implicit net for \"gnd\"" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756682 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "search_mode.v(73) " "Verilog HDL Instantiation warning at search_mode.v(73): instance has no name" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1565558756687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "search_mode.v(78) " "Verilog HDL Instantiation warning at search_mode.v(78): instance has no name" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 78 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1565558756687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565558756763 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] main.v(4) " "Output port \"LEDR\[6\]\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565558756766 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l25c l25c:delay " "Elaborating entity \"l25c\" for hierarchy \"l25c:delay\"" {  } { { "main.v" "delay" { Text "/home/re4/git/csc258-final/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_controller:memctrl " "Elaborating entity \"memory_controller\" for hierarchy \"memory_controller:memctrl\"" {  } { { "main.v" "memctrl" { Text "/home/re4/git/csc258-final/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756769 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DEBUG memory_controller.v(33) " "Output port \"DEBUG\" at memory_controller.v(33) has no driver" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565558756771 "|main|memory_controller:memctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallcoordstoaddr memory_controller:memctrl\|smallcoordstoaddr:wcs " "Elaborating entity \"smallcoordstoaddr\" for hierarchy \"memory_controller:memctrl\|smallcoordstoaddr:wcs\"" {  } { { "memory_controller.v" "wcs" { Text "/home/re4/git/csc258-final/memory_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "largecoordstoaddr memory_controller:memctrl\|largecoordstoaddr:wcl " "Elaborating entity \"largecoordstoaddr\" for hierarchy \"memory_controller:memctrl\|largecoordstoaddr:wcl\"" {  } { { "memory_controller.v" "wcl" { Text "/home/re4/git/csc258-final/memory_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:TextMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryS\"" {  } { { "memory_controller.v" "TextMemoryS" { Text "/home/re4/git/csc258-final/memory_controller.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:TextMemoryS " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:TextMemoryS\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:TextMemoryS " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:TextMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_text.mif " "Parameter \"INIT_FILE\" = \"s_initial_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756843 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558756843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2n1 " "Found entity 1: altsyncram_t2n1" {  } { { "db/altsyncram_t2n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_t2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2n1 memory_controller:memctrl\|altsyncram:TextMemoryS\|altsyncram_t2n1:auto_generated " "Elaborating entity \"altsyncram_t2n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryS\|altsyncram_t2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:ColourMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryS\"" {  } { { "memory_controller.v" "ColourMemoryS" { Text "/home/re4/git/csc258-final/memory_controller.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:ColourMemoryS " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:ColourMemoryS\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:ColourMemoryS " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:ColourMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_colour.mif " "Parameter \"INIT_FILE\" = \"s_initial_colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756899 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558756899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9n1 " "Found entity 1: altsyncram_a9n1" {  } { { "db/altsyncram_a9n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_a9n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a9n1 memory_controller:memctrl\|altsyncram:ColourMemoryS\|altsyncram_a9n1:auto_generated " "Elaborating entity \"altsyncram_a9n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryS\|altsyncram_a9n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:HighlightMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\"" {  } { { "memory_controller.v" "HighlightMemoryS" { Text "/home/re4/git/csc258-final/memory_controller.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:HighlightMemoryS " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 194 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:HighlightMemoryS " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_highlight.mif " "Parameter \"INIT_FILE\" = \"s_initial_highlight.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558756953 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 194 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558756953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4in1 " "Found entity 1: altsyncram_4in1" {  } { { "db/altsyncram_4in1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_4in1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558756995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558756995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4in1 memory_controller:memctrl\|altsyncram:HighlightMemoryS\|altsyncram_4in1:auto_generated " "Elaborating entity \"altsyncram_4in1\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryS\|altsyncram_4in1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558756995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:TextMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryL\"" {  } { { "memory_controller.v" "TextMemoryL" { Text "/home/re4/git/csc258-final/memory_controller.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:TextMemoryL " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:TextMemoryL\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 223 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:TextMemoryL " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:TextMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_text.mif " "Parameter \"INIT_FILE\" = \"l_initial_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757004 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 223 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558757004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02n1 " "Found entity 1: altsyncram_02n1" {  } { { "db/altsyncram_02n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_02n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558757050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02n1 memory_controller:memctrl\|altsyncram:TextMemoryL\|altsyncram_02n1:auto_generated " "Elaborating entity \"altsyncram_02n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:TextMemoryL\|altsyncram_02n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:ColourMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryL\"" {  } { { "memory_controller.v" "ColourMemoryL" { Text "/home/re4/git/csc258-final/memory_controller.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:ColourMemoryL " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:ColourMemoryL\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:ColourMemoryL " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:ColourMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_colour.mif " "Parameter \"INIT_FILE\" = \"l_initial_colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757061 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558757061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8n1 " "Found entity 1: altsyncram_d8n1" {  } { { "db/altsyncram_d8n1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_d8n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558757103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8n1 memory_controller:memctrl\|altsyncram:ColourMemoryL\|altsyncram_d8n1:auto_generated " "Elaborating entity \"altsyncram_d8n1\" for hierarchy \"memory_controller:memctrl\|altsyncram:ColourMemoryL\|altsyncram_d8n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_controller:memctrl\|altsyncram:HighlightMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\"" {  } { { "memory_controller.v" "HighlightMemoryL" { Text "/home/re4/git/csc258-final/memory_controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_controller:memctrl\|altsyncram:HighlightMemoryL " "Elaborated megafunction instantiation \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\"" {  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 283 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_controller:memctrl\|altsyncram:HighlightMemoryL " "Instantiated megafunction \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_highlight.mif " "Parameter \"INIT_FILE\" = \"l_initial_highlight.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757114 ""}  } { { "memory_controller.v" "" { Text "/home/re4/git/csc258-final/memory_controller.v" 283 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558757114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_7hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558757158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 memory_controller:memctrl\|altsyncram:HighlightMemoryL\|altsyncram_7hn1:auto_generated " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"memory_controller:memctrl\|altsyncram:HighlightMemoryL\|altsyncram_7hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h5 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h5\"" {  } { { "main.v" "h5" { Text "/home/re4/git/csc258-final/main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_render vga_render:va " "Elaborating entity \"vga_render\" for hierarchy \"vga_render:va\"" {  } { { "main.v" "va" { Text "/home/re4/git/csc258-final/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toutcol vga_render.v(45) " "Verilog HDL or VHDL warning at vga_render.v(45): object \"toutcol\" assigned a value but never read" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565558757167 "|main|vga_render:va"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access6bitf48 vga_render:va\|access6bitf48:a6b48l " "Elaborating entity \"access6bitf48\" for hierarchy \"vga_render:va\|access6bitf48:a6b48l\"" {  } { { "vga_render.v" "a6b48l" { Text "/home/re4/git/csc258-final/vga_render.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access6bitf96 vga_render:va\|access6bitf96:a6b96l " "Elaborating entity \"access6bitf96\" for hierarchy \"vga_render:va\|access6bitf96:a6b96l\"" {  } { { "vga_render.v" "a6b96l" { Text "/home/re4/git/csc258-final/vga_render.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getcharindexL vga_render:va\|getcharindexL:gciL " "Elaborating entity \"getcharindexL\" for hierarchy \"vga_render:va\|getcharindexL:gciL\"" {  } { { "vga_render.v" "gciL" { Text "/home/re4/git/csc258-final/vga_render.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getcharindexS vga_render:va\|getcharindexS:gciS " "Elaborating entity \"getcharindexS\" for hierarchy \"vga_render:va\|getcharindexS:gciS\"" {  } { { "vga_render.v" "gciS" { Text "/home/re4/git/csc258-final/vga_render.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getnextCharandRowL vga_render:va\|getnextCharandRowL:nCaRL " "Elaborating entity \"getnextCharandRowL\" for hierarchy \"vga_render:va\|getnextCharandRowL:nCaRL\"" {  } { { "vga_render.v" "nCaRL" { Text "/home/re4/git/csc258-final/vga_render.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getnextCharandRowS vga_render:va\|getnextCharandRowS:nCaRS " "Elaborating entity \"getnextCharandRowS\" for hierarchy \"vga_render:va\|getnextCharandRowS:nCaRS\"" {  } { { "vga_render.v" "nCaRS" { Text "/home/re4/git/csc258-final/vga_render.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_render.v(167) " "Verilog HDL assignment warning at vga_render.v(167): truncated value with size 32 to match size of target (6)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757172 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_render.v(181) " "Verilog HDL assignment warning at vga_render.v(181): truncated value with size 32 to match size of target (7)" {  } { { "vga_render.v" "" { Text "/home/re4/git/csc258-final/vga_render.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757172 "|main|vga_render:va|getnextCharandRowS:nCaRS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access8bit vga_render:va\|access8bit:a8b " "Elaborating entity \"access8bit\" for hierarchy \"vga_render:va\|access8bit:a8b\"" {  } { { "vga_render.v" "a8b" { Text "/home/re4/git/csc258-final/vga_render.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access16bit vga_render:va\|access16bit:a16b " "Elaborating entity \"access16bit\" for hierarchy \"vga_render:va\|access16bit:a16b\"" {  } { { "vga_render.v" "a16b" { Text "/home/re4/git/csc258-final/vga_render.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m96 vga_render:va\|m96:m96l " "Elaborating entity \"m96\" for hierarchy \"vga_render:va\|m96:m96l\"" {  } { { "vga_render.v" "m96l" { Text "/home/re4/git/csc258-final/vga_render.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 vga_render:va\|m96:m96l\|mux6:m0 " "Elaborating entity \"mux6\" for hierarchy \"vga_render:va\|m96:m96l\|mux6:m0\"" {  } { { "vga_render.v" "m0" { Text "/home/re4/git/csc258-final/vga_render.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m48 vga_render:va\|m48:m48s " "Elaborating entity \"m48\" for hierarchy \"vga_render:va\|m48:m48s\"" {  } { { "vga_render.v" "m48s" { Text "/home/re4/git/csc258-final/vga_render.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom vga_render:va\|char_rom:cr " "Elaborating entity \"char_rom\" for hierarchy \"vga_render:va\|char_rom:cr\"" {  } { { "vga_render.v" "cr" { Text "/home/re4/git/csc258-final/vga_render.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_render:va\|char_rom:cr\|altsyncram:CharInfoS " "Elaborating entity \"altsyncram\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\"" {  } { { "char_rom.v" "CharInfoS" { Text "/home/re4/git/csc258-final/char_rom.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoS " "Elaborated megafunction instantiation \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\"" {  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoS " "Instantiated megafunction \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE char_data_s.mif " "Parameter \"INIT_FILE\" = \"char_data_s.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757197 ""}  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558757197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g731 " "Found entity 1: altsyncram_g731" {  } { { "db/altsyncram_g731.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_g731.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558757256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g731 vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\|altsyncram_g731:auto_generated " "Elaborating entity \"altsyncram_g731\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoS\|altsyncram_g731:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_render:va\|char_rom:cr\|altsyncram:CharInfoL " "Elaborating entity \"altsyncram\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\"" {  } { { "char_rom.v" "CharInfoL" { Text "/home/re4/git/csc258-final/char_rom.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoL " "Elaborated megafunction instantiation \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\"" {  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 34 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_render:va\|char_rom:cr\|altsyncram:CharInfoL " "Instantiated megafunction \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE char_data_l.mif " "Parameter \"INIT_FILE\" = \"char_data_l.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558757271 ""}  } { { "char_rom.v" "" { Text "/home/re4/git/csc258-final/char_rom.v" 34 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558757271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s831 " "Found entity 1: altsyncram_s831" {  } { { "db/altsyncram_s831.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_s831.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558757367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s831 vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\|altsyncram_s831:auto_generated " "Elaborating entity \"altsyncram_s831\" for hierarchy \"vga_render:va\|char_rom:cr\|altsyncram:CharInfoL\|altsyncram_s831:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_render:va\|vga_controller:vcontrol " "Elaborating entity \"vga_controller\" for hierarchy \"vga_render:va\|vga_controller:vcontrol\"" {  } { { "vga_render.v" "vcontrol" { Text "/home/re4/git/csc258-final/vga_render.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:vdhl_kb " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:vdhl_kb\"" {  } { { "main.v" "vdhl_kb" { Text "/home/re4/git/csc258-final/main.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "/home/re4/git/csc258-final/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "/home/re4/git/csc258-final/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edit_mode edit_mode:em " "Elaborating entity \"edit_mode\" for hierarchy \"edit_mode:em\"" {  } { { "main.v" "em" { Text "/home/re4/git/csc258-final/main.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757385 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter edit_mode.v(43) " "Verilog HDL or VHDL warning at edit_mode.v(43): object \"counter\" assigned a value but never read" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565558757387 "|main|edit_mode:em"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 edit_mode.v(74) " "Verilog HDL assignment warning at edit_mode.v(74): truncated value with size 2 to match size of target (1)" {  } { { "edit_mode.v" "" { Text "/home/re4/git/csc258-final/edit_mode.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757387 "|main|edit_mode:em"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backspaceS edit_mode:em\|backspaceS:bss " "Elaborating entity \"backspaceS\" for hierarchy \"edit_mode:em\|backspaceS:bss\"" {  } { { "edit_mode.v" "bss" { Text "/home/re4/git/csc258-final/edit_mode.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backspaceL edit_mode:em\|backspaceL:bsl " "Elaborating entity \"backspaceL\" for hierarchy \"edit_mode:em\|backspaceL:bsl\"" {  } { { "edit_mode.v" "bsl" { Text "/home/re4/git/csc258-final/edit_mode.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextS edit_mode:em\|nextS:nes " "Elaborating entity \"nextS\" for hierarchy \"edit_mode:em\|nextS:nes\"" {  } { { "edit_mode.v" "nes" { Text "/home/re4/git/csc258-final/edit_mode.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextL edit_mode:em\|nextL:nel " "Elaborating entity \"nextL\" for hierarchy \"edit_mode:em\|nextL:nel\"" {  } { { "edit_mode.v" "nel" { Text "/home/re4/git/csc258-final/edit_mode.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enterS edit_mode:em\|enterS:ens " "Elaborating entity \"enterS\" for hierarchy \"edit_mode:em\|enterS:ens\"" {  } { { "edit_mode.v" "ens" { Text "/home/re4/git/csc258-final/edit_mode.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enterL edit_mode:em\|enterL:enl " "Elaborating entity \"enterL\" for hierarchy \"edit_mode:em\|enterL:enl\"" {  } { { "edit_mode.v" "enl" { Text "/home/re4/git/csc258-final/edit_mode.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "search_mode search_mode:sm " "Elaborating entity \"search_mode\" for hierarchy \"search_mode:sm\"" {  } { { "main.v" "sm" { Text "/home/re4/git/csc258-final/main.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558757392 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "search_mode.v(51) " "Verilog HDL or VHDL warning at the search_mode.v(51): index expression is not wide enough to address all of the elements in the array" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 51 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1565558757398 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "search_mode.v(55) " "Verilog HDL or VHDL warning at the search_mode.v(55): index expression is not wide enough to address all of the elements in the array" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1565558757398 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 search_mode.v(265) " "Verilog HDL assignment warning at search_mode.v(265): truncated value with size 32 to match size of target (7)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757462 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 search_mode.v(268) " "Verilog HDL assignment warning at search_mode.v(268): truncated value with size 32 to match size of target (7)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757463 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 search_mode.v(288) " "Verilog HDL assignment warning at search_mode.v(288): truncated value with size 32 to match size of target (7)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757473 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 search_mode.v(289) " "Verilog HDL assignment warning at search_mode.v(289): truncated value with size 32 to match size of target (7)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565558757474 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "queryS search_mode.v(242) " "Verilog HDL Always Construct warning at search_mode.v(242): inferring latch(es) for variable \"queryS\", which holds its previous value in one or more paths through the always construct" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565558757490 "|main|search_mode:sm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "queryL search_mode.v(242) " "Verilog HDL Always Construct warning at search_mode.v(242): inferring latch(es) for variable \"queryL\", which holds its previous value in one or more paths through the always construct" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565558757491 "|main|search_mode:sm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hlL\[127..103\] 0 search_mode.v(44) " "Net \"hlL\[127..103\]\" at search_mode.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1565558757536 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[134\] search_mode.v(242) " "Inferred latch for \"queryL\[134\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757569 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[135\] search_mode.v(242) " "Inferred latch for \"queryL\[135\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757569 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[136\] search_mode.v(242) " "Inferred latch for \"queryL\[136\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757569 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[137\] search_mode.v(242) " "Inferred latch for \"queryL\[137\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757569 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[138\] search_mode.v(242) " "Inferred latch for \"queryL\[138\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[139\] search_mode.v(242) " "Inferred latch for \"queryL\[139\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[140\] search_mode.v(242) " "Inferred latch for \"queryL\[140\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[141\] search_mode.v(242) " "Inferred latch for \"queryL\[141\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[142\] search_mode.v(242) " "Inferred latch for \"queryL\[142\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[143\] search_mode.v(242) " "Inferred latch for \"queryL\[143\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[144\] search_mode.v(242) " "Inferred latch for \"queryL\[144\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[145\] search_mode.v(242) " "Inferred latch for \"queryL\[145\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[146\] search_mode.v(242) " "Inferred latch for \"queryL\[146\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[147\] search_mode.v(242) " "Inferred latch for \"queryL\[147\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[148\] search_mode.v(242) " "Inferred latch for \"queryL\[148\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[149\] search_mode.v(242) " "Inferred latch for \"queryL\[149\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[150\] search_mode.v(242) " "Inferred latch for \"queryL\[150\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[151\] search_mode.v(242) " "Inferred latch for \"queryL\[151\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[152\] search_mode.v(242) " "Inferred latch for \"queryL\[152\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757570 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[153\] search_mode.v(242) " "Inferred latch for \"queryL\[153\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[154\] search_mode.v(242) " "Inferred latch for \"queryL\[154\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[155\] search_mode.v(242) " "Inferred latch for \"queryL\[155\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[156\] search_mode.v(242) " "Inferred latch for \"queryL\[156\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[157\] search_mode.v(242) " "Inferred latch for \"queryL\[157\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[158\] search_mode.v(242) " "Inferred latch for \"queryL\[158\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[159\] search_mode.v(242) " "Inferred latch for \"queryL\[159\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[160\] search_mode.v(242) " "Inferred latch for \"queryL\[160\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[161\] search_mode.v(242) " "Inferred latch for \"queryL\[161\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[162\] search_mode.v(242) " "Inferred latch for \"queryL\[162\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[163\] search_mode.v(242) " "Inferred latch for \"queryL\[163\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[164\] search_mode.v(242) " "Inferred latch for \"queryL\[164\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[165\] search_mode.v(242) " "Inferred latch for \"queryL\[165\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[166\] search_mode.v(242) " "Inferred latch for \"queryL\[166\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[167\] search_mode.v(242) " "Inferred latch for \"queryL\[167\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[168\] search_mode.v(242) " "Inferred latch for \"queryL\[168\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757571 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[169\] search_mode.v(242) " "Inferred latch for \"queryL\[169\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[170\] search_mode.v(242) " "Inferred latch for \"queryL\[170\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[171\] search_mode.v(242) " "Inferred latch for \"queryL\[171\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[172\] search_mode.v(242) " "Inferred latch for \"queryL\[172\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[173\] search_mode.v(242) " "Inferred latch for \"queryL\[173\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[174\] search_mode.v(242) " "Inferred latch for \"queryL\[174\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[175\] search_mode.v(242) " "Inferred latch for \"queryL\[175\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[176\] search_mode.v(242) " "Inferred latch for \"queryL\[176\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[177\] search_mode.v(242) " "Inferred latch for \"queryL\[177\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[178\] search_mode.v(242) " "Inferred latch for \"queryL\[178\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[179\] search_mode.v(242) " "Inferred latch for \"queryL\[179\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[180\] search_mode.v(242) " "Inferred latch for \"queryL\[180\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[181\] search_mode.v(242) " "Inferred latch for \"queryL\[181\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[182\] search_mode.v(242) " "Inferred latch for \"queryL\[182\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[183\] search_mode.v(242) " "Inferred latch for \"queryL\[183\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[184\] search_mode.v(242) " "Inferred latch for \"queryL\[184\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757572 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[185\] search_mode.v(242) " "Inferred latch for \"queryL\[185\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[186\] search_mode.v(242) " "Inferred latch for \"queryL\[186\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[187\] search_mode.v(242) " "Inferred latch for \"queryL\[187\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[188\] search_mode.v(242) " "Inferred latch for \"queryL\[188\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[189\] search_mode.v(242) " "Inferred latch for \"queryL\[189\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[190\] search_mode.v(242) " "Inferred latch for \"queryL\[190\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[191\] search_mode.v(242) " "Inferred latch for \"queryL\[191\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[192\] search_mode.v(242) " "Inferred latch for \"queryL\[192\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[193\] search_mode.v(242) " "Inferred latch for \"queryL\[193\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[194\] search_mode.v(242) " "Inferred latch for \"queryL\[194\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[195\] search_mode.v(242) " "Inferred latch for \"queryL\[195\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[196\] search_mode.v(242) " "Inferred latch for \"queryL\[196\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[197\] search_mode.v(242) " "Inferred latch for \"queryL\[197\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[198\] search_mode.v(242) " "Inferred latch for \"queryL\[198\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[199\] search_mode.v(242) " "Inferred latch for \"queryL\[199\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757573 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[200\] search_mode.v(242) " "Inferred latch for \"queryL\[200\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[201\] search_mode.v(242) " "Inferred latch for \"queryL\[201\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[202\] search_mode.v(242) " "Inferred latch for \"queryL\[202\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[203\] search_mode.v(242) " "Inferred latch for \"queryL\[203\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[204\] search_mode.v(242) " "Inferred latch for \"queryL\[204\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[205\] search_mode.v(242) " "Inferred latch for \"queryL\[205\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[206\] search_mode.v(242) " "Inferred latch for \"queryL\[206\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[207\] search_mode.v(242) " "Inferred latch for \"queryL\[207\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[208\] search_mode.v(242) " "Inferred latch for \"queryL\[208\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[209\] search_mode.v(242) " "Inferred latch for \"queryL\[209\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[210\] search_mode.v(242) " "Inferred latch for \"queryL\[210\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[211\] search_mode.v(242) " "Inferred latch for \"queryL\[211\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[212\] search_mode.v(242) " "Inferred latch for \"queryL\[212\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[213\] search_mode.v(242) " "Inferred latch for \"queryL\[213\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[214\] search_mode.v(242) " "Inferred latch for \"queryL\[214\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[215\] search_mode.v(242) " "Inferred latch for \"queryL\[215\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757574 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[216\] search_mode.v(242) " "Inferred latch for \"queryL\[216\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[217\] search_mode.v(242) " "Inferred latch for \"queryL\[217\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[218\] search_mode.v(242) " "Inferred latch for \"queryL\[218\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[219\] search_mode.v(242) " "Inferred latch for \"queryL\[219\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[220\] search_mode.v(242) " "Inferred latch for \"queryL\[220\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[221\] search_mode.v(242) " "Inferred latch for \"queryL\[221\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[222\] search_mode.v(242) " "Inferred latch for \"queryL\[222\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[223\] search_mode.v(242) " "Inferred latch for \"queryL\[223\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[224\] search_mode.v(242) " "Inferred latch for \"queryL\[224\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[225\] search_mode.v(242) " "Inferred latch for \"queryL\[225\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[226\] search_mode.v(242) " "Inferred latch for \"queryL\[226\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[227\] search_mode.v(242) " "Inferred latch for \"queryL\[227\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[228\] search_mode.v(242) " "Inferred latch for \"queryL\[228\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[229\] search_mode.v(242) " "Inferred latch for \"queryL\[229\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[230\] search_mode.v(242) " "Inferred latch for \"queryL\[230\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757575 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[231\] search_mode.v(242) " "Inferred latch for \"queryL\[231\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[232\] search_mode.v(242) " "Inferred latch for \"queryL\[232\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[233\] search_mode.v(242) " "Inferred latch for \"queryL\[233\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[234\] search_mode.v(242) " "Inferred latch for \"queryL\[234\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[235\] search_mode.v(242) " "Inferred latch for \"queryL\[235\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[236\] search_mode.v(242) " "Inferred latch for \"queryL\[236\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[237\] search_mode.v(242) " "Inferred latch for \"queryL\[237\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[238\] search_mode.v(242) " "Inferred latch for \"queryL\[238\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[239\] search_mode.v(242) " "Inferred latch for \"queryL\[239\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[240\] search_mode.v(242) " "Inferred latch for \"queryL\[240\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[241\] search_mode.v(242) " "Inferred latch for \"queryL\[241\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[242\] search_mode.v(242) " "Inferred latch for \"queryL\[242\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[243\] search_mode.v(242) " "Inferred latch for \"queryL\[243\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[244\] search_mode.v(242) " "Inferred latch for \"queryL\[244\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[245\] search_mode.v(242) " "Inferred latch for \"queryL\[245\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[246\] search_mode.v(242) " "Inferred latch for \"queryL\[246\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757576 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[247\] search_mode.v(242) " "Inferred latch for \"queryL\[247\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[248\] search_mode.v(242) " "Inferred latch for \"queryL\[248\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[249\] search_mode.v(242) " "Inferred latch for \"queryL\[249\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[250\] search_mode.v(242) " "Inferred latch for \"queryL\[250\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[251\] search_mode.v(242) " "Inferred latch for \"queryL\[251\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[252\] search_mode.v(242) " "Inferred latch for \"queryL\[252\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[253\] search_mode.v(242) " "Inferred latch for \"queryL\[253\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[254\] search_mode.v(242) " "Inferred latch for \"queryL\[254\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[255\] search_mode.v(242) " "Inferred latch for \"queryL\[255\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[256\] search_mode.v(242) " "Inferred latch for \"queryL\[256\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[257\] search_mode.v(242) " "Inferred latch for \"queryL\[257\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[258\] search_mode.v(242) " "Inferred latch for \"queryL\[258\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[259\] search_mode.v(242) " "Inferred latch for \"queryL\[259\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[260\] search_mode.v(242) " "Inferred latch for \"queryL\[260\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[261\] search_mode.v(242) " "Inferred latch for \"queryL\[261\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[262\] search_mode.v(242) " "Inferred latch for \"queryL\[262\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757577 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[263\] search_mode.v(242) " "Inferred latch for \"queryL\[263\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[264\] search_mode.v(242) " "Inferred latch for \"queryL\[264\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[265\] search_mode.v(242) " "Inferred latch for \"queryL\[265\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[266\] search_mode.v(242) " "Inferred latch for \"queryL\[266\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[267\] search_mode.v(242) " "Inferred latch for \"queryL\[267\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[268\] search_mode.v(242) " "Inferred latch for \"queryL\[268\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[269\] search_mode.v(242) " "Inferred latch for \"queryL\[269\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[270\] search_mode.v(242) " "Inferred latch for \"queryL\[270\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[271\] search_mode.v(242) " "Inferred latch for \"queryL\[271\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[272\] search_mode.v(242) " "Inferred latch for \"queryL\[272\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[273\] search_mode.v(242) " "Inferred latch for \"queryL\[273\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[274\] search_mode.v(242) " "Inferred latch for \"queryL\[274\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[275\] search_mode.v(242) " "Inferred latch for \"queryL\[275\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[276\] search_mode.v(242) " "Inferred latch for \"queryL\[276\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[277\] search_mode.v(242) " "Inferred latch for \"queryL\[277\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757578 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[278\] search_mode.v(242) " "Inferred latch for \"queryL\[278\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757579 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryL\[279\] search_mode.v(242) " "Inferred latch for \"queryL\[279\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757579 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[134\] search_mode.v(242) " "Inferred latch for \"queryS\[134\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757585 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[135\] search_mode.v(242) " "Inferred latch for \"queryS\[135\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757585 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[136\] search_mode.v(242) " "Inferred latch for \"queryS\[136\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757585 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[137\] search_mode.v(242) " "Inferred latch for \"queryS\[137\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[138\] search_mode.v(242) " "Inferred latch for \"queryS\[138\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[139\] search_mode.v(242) " "Inferred latch for \"queryS\[139\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[140\] search_mode.v(242) " "Inferred latch for \"queryS\[140\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[141\] search_mode.v(242) " "Inferred latch for \"queryS\[141\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[142\] search_mode.v(242) " "Inferred latch for \"queryS\[142\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[143\] search_mode.v(242) " "Inferred latch for \"queryS\[143\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[144\] search_mode.v(242) " "Inferred latch for \"queryS\[144\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[145\] search_mode.v(242) " "Inferred latch for \"queryS\[145\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[146\] search_mode.v(242) " "Inferred latch for \"queryS\[146\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[147\] search_mode.v(242) " "Inferred latch for \"queryS\[147\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[148\] search_mode.v(242) " "Inferred latch for \"queryS\[148\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[149\] search_mode.v(242) " "Inferred latch for \"queryS\[149\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757586 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[150\] search_mode.v(242) " "Inferred latch for \"queryS\[150\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[151\] search_mode.v(242) " "Inferred latch for \"queryS\[151\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[152\] search_mode.v(242) " "Inferred latch for \"queryS\[152\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[153\] search_mode.v(242) " "Inferred latch for \"queryS\[153\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[154\] search_mode.v(242) " "Inferred latch for \"queryS\[154\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[155\] search_mode.v(242) " "Inferred latch for \"queryS\[155\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[156\] search_mode.v(242) " "Inferred latch for \"queryS\[156\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[157\] search_mode.v(242) " "Inferred latch for \"queryS\[157\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[158\] search_mode.v(242) " "Inferred latch for \"queryS\[158\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[159\] search_mode.v(242) " "Inferred latch for \"queryS\[159\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[160\] search_mode.v(242) " "Inferred latch for \"queryS\[160\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[161\] search_mode.v(242) " "Inferred latch for \"queryS\[161\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[162\] search_mode.v(242) " "Inferred latch for \"queryS\[162\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[163\] search_mode.v(242) " "Inferred latch for \"queryS\[163\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[164\] search_mode.v(242) " "Inferred latch for \"queryS\[164\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[165\] search_mode.v(242) " "Inferred latch for \"queryS\[165\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757587 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[166\] search_mode.v(242) " "Inferred latch for \"queryS\[166\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[167\] search_mode.v(242) " "Inferred latch for \"queryS\[167\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[168\] search_mode.v(242) " "Inferred latch for \"queryS\[168\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[169\] search_mode.v(242) " "Inferred latch for \"queryS\[169\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[170\] search_mode.v(242) " "Inferred latch for \"queryS\[170\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[171\] search_mode.v(242) " "Inferred latch for \"queryS\[171\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[172\] search_mode.v(242) " "Inferred latch for \"queryS\[172\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[173\] search_mode.v(242) " "Inferred latch for \"queryS\[173\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[174\] search_mode.v(242) " "Inferred latch for \"queryS\[174\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[175\] search_mode.v(242) " "Inferred latch for \"queryS\[175\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[176\] search_mode.v(242) " "Inferred latch for \"queryS\[176\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[177\] search_mode.v(242) " "Inferred latch for \"queryS\[177\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[178\] search_mode.v(242) " "Inferred latch for \"queryS\[178\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[179\] search_mode.v(242) " "Inferred latch for \"queryS\[179\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[180\] search_mode.v(242) " "Inferred latch for \"queryS\[180\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757588 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[181\] search_mode.v(242) " "Inferred latch for \"queryS\[181\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[182\] search_mode.v(242) " "Inferred latch for \"queryS\[182\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[183\] search_mode.v(242) " "Inferred latch for \"queryS\[183\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[184\] search_mode.v(242) " "Inferred latch for \"queryS\[184\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[185\] search_mode.v(242) " "Inferred latch for \"queryS\[185\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[186\] search_mode.v(242) " "Inferred latch for \"queryS\[186\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[187\] search_mode.v(242) " "Inferred latch for \"queryS\[187\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[188\] search_mode.v(242) " "Inferred latch for \"queryS\[188\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[189\] search_mode.v(242) " "Inferred latch for \"queryS\[189\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[190\] search_mode.v(242) " "Inferred latch for \"queryS\[190\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[191\] search_mode.v(242) " "Inferred latch for \"queryS\[191\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[192\] search_mode.v(242) " "Inferred latch for \"queryS\[192\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[193\] search_mode.v(242) " "Inferred latch for \"queryS\[193\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[194\] search_mode.v(242) " "Inferred latch for \"queryS\[194\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[195\] search_mode.v(242) " "Inferred latch for \"queryS\[195\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757589 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[196\] search_mode.v(242) " "Inferred latch for \"queryS\[196\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[197\] search_mode.v(242) " "Inferred latch for \"queryS\[197\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[198\] search_mode.v(242) " "Inferred latch for \"queryS\[198\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[199\] search_mode.v(242) " "Inferred latch for \"queryS\[199\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[200\] search_mode.v(242) " "Inferred latch for \"queryS\[200\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[201\] search_mode.v(242) " "Inferred latch for \"queryS\[201\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[202\] search_mode.v(242) " "Inferred latch for \"queryS\[202\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[203\] search_mode.v(242) " "Inferred latch for \"queryS\[203\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[204\] search_mode.v(242) " "Inferred latch for \"queryS\[204\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[205\] search_mode.v(242) " "Inferred latch for \"queryS\[205\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[206\] search_mode.v(242) " "Inferred latch for \"queryS\[206\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[207\] search_mode.v(242) " "Inferred latch for \"queryS\[207\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[208\] search_mode.v(242) " "Inferred latch for \"queryS\[208\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[209\] search_mode.v(242) " "Inferred latch for \"queryS\[209\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757590 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[210\] search_mode.v(242) " "Inferred latch for \"queryS\[210\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[211\] search_mode.v(242) " "Inferred latch for \"queryS\[211\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[212\] search_mode.v(242) " "Inferred latch for \"queryS\[212\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[213\] search_mode.v(242) " "Inferred latch for \"queryS\[213\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[214\] search_mode.v(242) " "Inferred latch for \"queryS\[214\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[215\] search_mode.v(242) " "Inferred latch for \"queryS\[215\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[216\] search_mode.v(242) " "Inferred latch for \"queryS\[216\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[217\] search_mode.v(242) " "Inferred latch for \"queryS\[217\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[218\] search_mode.v(242) " "Inferred latch for \"queryS\[218\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[219\] search_mode.v(242) " "Inferred latch for \"queryS\[219\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[220\] search_mode.v(242) " "Inferred latch for \"queryS\[220\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[221\] search_mode.v(242) " "Inferred latch for \"queryS\[221\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[222\] search_mode.v(242) " "Inferred latch for \"queryS\[222\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[223\] search_mode.v(242) " "Inferred latch for \"queryS\[223\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[224\] search_mode.v(242) " "Inferred latch for \"queryS\[224\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757591 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[225\] search_mode.v(242) " "Inferred latch for \"queryS\[225\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[226\] search_mode.v(242) " "Inferred latch for \"queryS\[226\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[227\] search_mode.v(242) " "Inferred latch for \"queryS\[227\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[228\] search_mode.v(242) " "Inferred latch for \"queryS\[228\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[229\] search_mode.v(242) " "Inferred latch for \"queryS\[229\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[230\] search_mode.v(242) " "Inferred latch for \"queryS\[230\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[231\] search_mode.v(242) " "Inferred latch for \"queryS\[231\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[232\] search_mode.v(242) " "Inferred latch for \"queryS\[232\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[233\] search_mode.v(242) " "Inferred latch for \"queryS\[233\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[234\] search_mode.v(242) " "Inferred latch for \"queryS\[234\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[235\] search_mode.v(242) " "Inferred latch for \"queryS\[235\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[236\] search_mode.v(242) " "Inferred latch for \"queryS\[236\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[237\] search_mode.v(242) " "Inferred latch for \"queryS\[237\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[238\] search_mode.v(242) " "Inferred latch for \"queryS\[238\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[239\] search_mode.v(242) " "Inferred latch for \"queryS\[239\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757592 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[240\] search_mode.v(242) " "Inferred latch for \"queryS\[240\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[241\] search_mode.v(242) " "Inferred latch for \"queryS\[241\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[242\] search_mode.v(242) " "Inferred latch for \"queryS\[242\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[243\] search_mode.v(242) " "Inferred latch for \"queryS\[243\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[244\] search_mode.v(242) " "Inferred latch for \"queryS\[244\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[245\] search_mode.v(242) " "Inferred latch for \"queryS\[245\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[246\] search_mode.v(242) " "Inferred latch for \"queryS\[246\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[247\] search_mode.v(242) " "Inferred latch for \"queryS\[247\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[248\] search_mode.v(242) " "Inferred latch for \"queryS\[248\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[249\] search_mode.v(242) " "Inferred latch for \"queryS\[249\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[250\] search_mode.v(242) " "Inferred latch for \"queryS\[250\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[251\] search_mode.v(242) " "Inferred latch for \"queryS\[251\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[252\] search_mode.v(242) " "Inferred latch for \"queryS\[252\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[253\] search_mode.v(242) " "Inferred latch for \"queryS\[253\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757593 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[254\] search_mode.v(242) " "Inferred latch for \"queryS\[254\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[255\] search_mode.v(242) " "Inferred latch for \"queryS\[255\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[256\] search_mode.v(242) " "Inferred latch for \"queryS\[256\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[257\] search_mode.v(242) " "Inferred latch for \"queryS\[257\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[258\] search_mode.v(242) " "Inferred latch for \"queryS\[258\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[259\] search_mode.v(242) " "Inferred latch for \"queryS\[259\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[260\] search_mode.v(242) " "Inferred latch for \"queryS\[260\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[261\] search_mode.v(242) " "Inferred latch for \"queryS\[261\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[262\] search_mode.v(242) " "Inferred latch for \"queryS\[262\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[263\] search_mode.v(242) " "Inferred latch for \"queryS\[263\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[264\] search_mode.v(242) " "Inferred latch for \"queryS\[264\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[265\] search_mode.v(242) " "Inferred latch for \"queryS\[265\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[266\] search_mode.v(242) " "Inferred latch for \"queryS\[266\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[267\] search_mode.v(242) " "Inferred latch for \"queryS\[267\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[268\] search_mode.v(242) " "Inferred latch for \"queryS\[268\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757594 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[269\] search_mode.v(242) " "Inferred latch for \"queryS\[269\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[270\] search_mode.v(242) " "Inferred latch for \"queryS\[270\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[271\] search_mode.v(242) " "Inferred latch for \"queryS\[271\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[272\] search_mode.v(242) " "Inferred latch for \"queryS\[272\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[273\] search_mode.v(242) " "Inferred latch for \"queryS\[273\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[274\] search_mode.v(242) " "Inferred latch for \"queryS\[274\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[275\] search_mode.v(242) " "Inferred latch for \"queryS\[275\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[276\] search_mode.v(242) " "Inferred latch for \"queryS\[276\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[277\] search_mode.v(242) " "Inferred latch for \"queryS\[277\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[278\] search_mode.v(242) " "Inferred latch for \"queryS\[278\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[279\] search_mode.v(242) " "Inferred latch for \"queryS\[279\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[280\] search_mode.v(242) " "Inferred latch for \"queryS\[280\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[281\] search_mode.v(242) " "Inferred latch for \"queryS\[281\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[282\] search_mode.v(242) " "Inferred latch for \"queryS\[282\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757595 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[283\] search_mode.v(242) " "Inferred latch for \"queryS\[283\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[284\] search_mode.v(242) " "Inferred latch for \"queryS\[284\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[285\] search_mode.v(242) " "Inferred latch for \"queryS\[285\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[286\] search_mode.v(242) " "Inferred latch for \"queryS\[286\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[287\] search_mode.v(242) " "Inferred latch for \"queryS\[287\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[288\] search_mode.v(242) " "Inferred latch for \"queryS\[288\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[289\] search_mode.v(242) " "Inferred latch for \"queryS\[289\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[290\] search_mode.v(242) " "Inferred latch for \"queryS\[290\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[291\] search_mode.v(242) " "Inferred latch for \"queryS\[291\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[292\] search_mode.v(242) " "Inferred latch for \"queryS\[292\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[293\] search_mode.v(242) " "Inferred latch for \"queryS\[293\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[294\] search_mode.v(242) " "Inferred latch for \"queryS\[294\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[295\] search_mode.v(242) " "Inferred latch for \"queryS\[295\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[296\] search_mode.v(242) " "Inferred latch for \"queryS\[296\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[297\] search_mode.v(242) " "Inferred latch for \"queryS\[297\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757596 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[298\] search_mode.v(242) " "Inferred latch for \"queryS\[298\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[299\] search_mode.v(242) " "Inferred latch for \"queryS\[299\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[300\] search_mode.v(242) " "Inferred latch for \"queryS\[300\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[301\] search_mode.v(242) " "Inferred latch for \"queryS\[301\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[302\] search_mode.v(242) " "Inferred latch for \"queryS\[302\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[303\] search_mode.v(242) " "Inferred latch for \"queryS\[303\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[304\] search_mode.v(242) " "Inferred latch for \"queryS\[304\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[305\] search_mode.v(242) " "Inferred latch for \"queryS\[305\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[306\] search_mode.v(242) " "Inferred latch for \"queryS\[306\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[307\] search_mode.v(242) " "Inferred latch for \"queryS\[307\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[308\] search_mode.v(242) " "Inferred latch for \"queryS\[308\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[309\] search_mode.v(242) " "Inferred latch for \"queryS\[309\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[310\] search_mode.v(242) " "Inferred latch for \"queryS\[310\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[311\] search_mode.v(242) " "Inferred latch for \"queryS\[311\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[312\] search_mode.v(242) " "Inferred latch for \"queryS\[312\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757597 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[313\] search_mode.v(242) " "Inferred latch for \"queryS\[313\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[314\] search_mode.v(242) " "Inferred latch for \"queryS\[314\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[315\] search_mode.v(242) " "Inferred latch for \"queryS\[315\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[316\] search_mode.v(242) " "Inferred latch for \"queryS\[316\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[317\] search_mode.v(242) " "Inferred latch for \"queryS\[317\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[318\] search_mode.v(242) " "Inferred latch for \"queryS\[318\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[319\] search_mode.v(242) " "Inferred latch for \"queryS\[319\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[320\] search_mode.v(242) " "Inferred latch for \"queryS\[320\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[321\] search_mode.v(242) " "Inferred latch for \"queryS\[321\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[322\] search_mode.v(242) " "Inferred latch for \"queryS\[322\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[323\] search_mode.v(242) " "Inferred latch for \"queryS\[323\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[324\] search_mode.v(242) " "Inferred latch for \"queryS\[324\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[325\] search_mode.v(242) " "Inferred latch for \"queryS\[325\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[326\] search_mode.v(242) " "Inferred latch for \"queryS\[326\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757598 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[327\] search_mode.v(242) " "Inferred latch for \"queryS\[327\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[328\] search_mode.v(242) " "Inferred latch for \"queryS\[328\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[329\] search_mode.v(242) " "Inferred latch for \"queryS\[329\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[330\] search_mode.v(242) " "Inferred latch for \"queryS\[330\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[331\] search_mode.v(242) " "Inferred latch for \"queryS\[331\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[332\] search_mode.v(242) " "Inferred latch for \"queryS\[332\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[333\] search_mode.v(242) " "Inferred latch for \"queryS\[333\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[334\] search_mode.v(242) " "Inferred latch for \"queryS\[334\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[335\] search_mode.v(242) " "Inferred latch for \"queryS\[335\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[336\] search_mode.v(242) " "Inferred latch for \"queryS\[336\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[337\] search_mode.v(242) " "Inferred latch for \"queryS\[337\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[338\] search_mode.v(242) " "Inferred latch for \"queryS\[338\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[339\] search_mode.v(242) " "Inferred latch for \"queryS\[339\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[340\] search_mode.v(242) " "Inferred latch for \"queryS\[340\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757599 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[341\] search_mode.v(242) " "Inferred latch for \"queryS\[341\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[342\] search_mode.v(242) " "Inferred latch for \"queryS\[342\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[343\] search_mode.v(242) " "Inferred latch for \"queryS\[343\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[344\] search_mode.v(242) " "Inferred latch for \"queryS\[344\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[345\] search_mode.v(242) " "Inferred latch for \"queryS\[345\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[346\] search_mode.v(242) " "Inferred latch for \"queryS\[346\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[347\] search_mode.v(242) " "Inferred latch for \"queryS\[347\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[348\] search_mode.v(242) " "Inferred latch for \"queryS\[348\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[349\] search_mode.v(242) " "Inferred latch for \"queryS\[349\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[350\] search_mode.v(242) " "Inferred latch for \"queryS\[350\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[351\] search_mode.v(242) " "Inferred latch for \"queryS\[351\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[352\] search_mode.v(242) " "Inferred latch for \"queryS\[352\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[353\] search_mode.v(242) " "Inferred latch for \"queryS\[353\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[354\] search_mode.v(242) " "Inferred latch for \"queryS\[354\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757600 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[355\] search_mode.v(242) " "Inferred latch for \"queryS\[355\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[356\] search_mode.v(242) " "Inferred latch for \"queryS\[356\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[357\] search_mode.v(242) " "Inferred latch for \"queryS\[357\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[358\] search_mode.v(242) " "Inferred latch for \"queryS\[358\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[359\] search_mode.v(242) " "Inferred latch for \"queryS\[359\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[360\] search_mode.v(242) " "Inferred latch for \"queryS\[360\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[361\] search_mode.v(242) " "Inferred latch for \"queryS\[361\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[362\] search_mode.v(242) " "Inferred latch for \"queryS\[362\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[363\] search_mode.v(242) " "Inferred latch for \"queryS\[363\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[364\] search_mode.v(242) " "Inferred latch for \"queryS\[364\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[365\] search_mode.v(242) " "Inferred latch for \"queryS\[365\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[366\] search_mode.v(242) " "Inferred latch for \"queryS\[366\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[367\] search_mode.v(242) " "Inferred latch for \"queryS\[367\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[368\] search_mode.v(242) " "Inferred latch for \"queryS\[368\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[369\] search_mode.v(242) " "Inferred latch for \"queryS\[369\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757601 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[370\] search_mode.v(242) " "Inferred latch for \"queryS\[370\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[371\] search_mode.v(242) " "Inferred latch for \"queryS\[371\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[372\] search_mode.v(242) " "Inferred latch for \"queryS\[372\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[373\] search_mode.v(242) " "Inferred latch for \"queryS\[373\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[374\] search_mode.v(242) " "Inferred latch for \"queryS\[374\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[375\] search_mode.v(242) " "Inferred latch for \"queryS\[375\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[376\] search_mode.v(242) " "Inferred latch for \"queryS\[376\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[377\] search_mode.v(242) " "Inferred latch for \"queryS\[377\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[378\] search_mode.v(242) " "Inferred latch for \"queryS\[378\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[379\] search_mode.v(242) " "Inferred latch for \"queryS\[379\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[380\] search_mode.v(242) " "Inferred latch for \"queryS\[380\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[381\] search_mode.v(242) " "Inferred latch for \"queryS\[381\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[382\] search_mode.v(242) " "Inferred latch for \"queryS\[382\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[383\] search_mode.v(242) " "Inferred latch for \"queryS\[383\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757602 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[384\] search_mode.v(242) " "Inferred latch for \"queryS\[384\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[385\] search_mode.v(242) " "Inferred latch for \"queryS\[385\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[386\] search_mode.v(242) " "Inferred latch for \"queryS\[386\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[387\] search_mode.v(242) " "Inferred latch for \"queryS\[387\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[388\] search_mode.v(242) " "Inferred latch for \"queryS\[388\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[389\] search_mode.v(242) " "Inferred latch for \"queryS\[389\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[390\] search_mode.v(242) " "Inferred latch for \"queryS\[390\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[391\] search_mode.v(242) " "Inferred latch for \"queryS\[391\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[392\] search_mode.v(242) " "Inferred latch for \"queryS\[392\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[393\] search_mode.v(242) " "Inferred latch for \"queryS\[393\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[394\] search_mode.v(242) " "Inferred latch for \"queryS\[394\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[395\] search_mode.v(242) " "Inferred latch for \"queryS\[395\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[396\] search_mode.v(242) " "Inferred latch for \"queryS\[396\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[397\] search_mode.v(242) " "Inferred latch for \"queryS\[397\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757603 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[398\] search_mode.v(242) " "Inferred latch for \"queryS\[398\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[399\] search_mode.v(242) " "Inferred latch for \"queryS\[399\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[400\] search_mode.v(242) " "Inferred latch for \"queryS\[400\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[401\] search_mode.v(242) " "Inferred latch for \"queryS\[401\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[402\] search_mode.v(242) " "Inferred latch for \"queryS\[402\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[403\] search_mode.v(242) " "Inferred latch for \"queryS\[403\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[404\] search_mode.v(242) " "Inferred latch for \"queryS\[404\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[405\] search_mode.v(242) " "Inferred latch for \"queryS\[405\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[406\] search_mode.v(242) " "Inferred latch for \"queryS\[406\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[407\] search_mode.v(242) " "Inferred latch for \"queryS\[407\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[408\] search_mode.v(242) " "Inferred latch for \"queryS\[408\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[409\] search_mode.v(242) " "Inferred latch for \"queryS\[409\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[410\] search_mode.v(242) " "Inferred latch for \"queryS\[410\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[411\] search_mode.v(242) " "Inferred latch for \"queryS\[411\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757604 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[412\] search_mode.v(242) " "Inferred latch for \"queryS\[412\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[413\] search_mode.v(242) " "Inferred latch for \"queryS\[413\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[414\] search_mode.v(242) " "Inferred latch for \"queryS\[414\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[415\] search_mode.v(242) " "Inferred latch for \"queryS\[415\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[416\] search_mode.v(242) " "Inferred latch for \"queryS\[416\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[417\] search_mode.v(242) " "Inferred latch for \"queryS\[417\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[418\] search_mode.v(242) " "Inferred latch for \"queryS\[418\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[419\] search_mode.v(242) " "Inferred latch for \"queryS\[419\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[420\] search_mode.v(242) " "Inferred latch for \"queryS\[420\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[421\] search_mode.v(242) " "Inferred latch for \"queryS\[421\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[422\] search_mode.v(242) " "Inferred latch for \"queryS\[422\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[423\] search_mode.v(242) " "Inferred latch for \"queryS\[423\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[424\] search_mode.v(242) " "Inferred latch for \"queryS\[424\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[425\] search_mode.v(242) " "Inferred latch for \"queryS\[425\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757605 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[426\] search_mode.v(242) " "Inferred latch for \"queryS\[426\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[427\] search_mode.v(242) " "Inferred latch for \"queryS\[427\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[428\] search_mode.v(242) " "Inferred latch for \"queryS\[428\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[429\] search_mode.v(242) " "Inferred latch for \"queryS\[429\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[430\] search_mode.v(242) " "Inferred latch for \"queryS\[430\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[431\] search_mode.v(242) " "Inferred latch for \"queryS\[431\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[432\] search_mode.v(242) " "Inferred latch for \"queryS\[432\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[433\] search_mode.v(242) " "Inferred latch for \"queryS\[433\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[434\] search_mode.v(242) " "Inferred latch for \"queryS\[434\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[435\] search_mode.v(242) " "Inferred latch for \"queryS\[435\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[436\] search_mode.v(242) " "Inferred latch for \"queryS\[436\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[437\] search_mode.v(242) " "Inferred latch for \"queryS\[437\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[438\] search_mode.v(242) " "Inferred latch for \"queryS\[438\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757606 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[439\] search_mode.v(242) " "Inferred latch for \"queryS\[439\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[440\] search_mode.v(242) " "Inferred latch for \"queryS\[440\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[441\] search_mode.v(242) " "Inferred latch for \"queryS\[441\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[442\] search_mode.v(242) " "Inferred latch for \"queryS\[442\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[443\] search_mode.v(242) " "Inferred latch for \"queryS\[443\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[444\] search_mode.v(242) " "Inferred latch for \"queryS\[444\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[445\] search_mode.v(242) " "Inferred latch for \"queryS\[445\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[446\] search_mode.v(242) " "Inferred latch for \"queryS\[446\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[447\] search_mode.v(242) " "Inferred latch for \"queryS\[447\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[448\] search_mode.v(242) " "Inferred latch for \"queryS\[448\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[449\] search_mode.v(242) " "Inferred latch for \"queryS\[449\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[450\] search_mode.v(242) " "Inferred latch for \"queryS\[450\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[451\] search_mode.v(242) " "Inferred latch for \"queryS\[451\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[452\] search_mode.v(242) " "Inferred latch for \"queryS\[452\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757607 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[453\] search_mode.v(242) " "Inferred latch for \"queryS\[453\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[454\] search_mode.v(242) " "Inferred latch for \"queryS\[454\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[455\] search_mode.v(242) " "Inferred latch for \"queryS\[455\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[456\] search_mode.v(242) " "Inferred latch for \"queryS\[456\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[457\] search_mode.v(242) " "Inferred latch for \"queryS\[457\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[458\] search_mode.v(242) " "Inferred latch for \"queryS\[458\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[459\] search_mode.v(242) " "Inferred latch for \"queryS\[459\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[460\] search_mode.v(242) " "Inferred latch for \"queryS\[460\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[461\] search_mode.v(242) " "Inferred latch for \"queryS\[461\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[462\] search_mode.v(242) " "Inferred latch for \"queryS\[462\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[463\] search_mode.v(242) " "Inferred latch for \"queryS\[463\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[464\] search_mode.v(242) " "Inferred latch for \"queryS\[464\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[465\] search_mode.v(242) " "Inferred latch for \"queryS\[465\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[466\] search_mode.v(242) " "Inferred latch for \"queryS\[466\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757608 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[467\] search_mode.v(242) " "Inferred latch for \"queryS\[467\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[468\] search_mode.v(242) " "Inferred latch for \"queryS\[468\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[469\] search_mode.v(242) " "Inferred latch for \"queryS\[469\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[470\] search_mode.v(242) " "Inferred latch for \"queryS\[470\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[471\] search_mode.v(242) " "Inferred latch for \"queryS\[471\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[472\] search_mode.v(242) " "Inferred latch for \"queryS\[472\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[473\] search_mode.v(242) " "Inferred latch for \"queryS\[473\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[474\] search_mode.v(242) " "Inferred latch for \"queryS\[474\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[475\] search_mode.v(242) " "Inferred latch for \"queryS\[475\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[476\] search_mode.v(242) " "Inferred latch for \"queryS\[476\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[477\] search_mode.v(242) " "Inferred latch for \"queryS\[477\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[478\] search_mode.v(242) " "Inferred latch for \"queryS\[478\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[479\] search_mode.v(242) " "Inferred latch for \"queryS\[479\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757609 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[480\] search_mode.v(242) " "Inferred latch for \"queryS\[480\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[481\] search_mode.v(242) " "Inferred latch for \"queryS\[481\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[482\] search_mode.v(242) " "Inferred latch for \"queryS\[482\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[483\] search_mode.v(242) " "Inferred latch for \"queryS\[483\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[484\] search_mode.v(242) " "Inferred latch for \"queryS\[484\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[485\] search_mode.v(242) " "Inferred latch for \"queryS\[485\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[486\] search_mode.v(242) " "Inferred latch for \"queryS\[486\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[487\] search_mode.v(242) " "Inferred latch for \"queryS\[487\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[488\] search_mode.v(242) " "Inferred latch for \"queryS\[488\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[489\] search_mode.v(242) " "Inferred latch for \"queryS\[489\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[490\] search_mode.v(242) " "Inferred latch for \"queryS\[490\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[491\] search_mode.v(242) " "Inferred latch for \"queryS\[491\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[492\] search_mode.v(242) " "Inferred latch for \"queryS\[492\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[493\] search_mode.v(242) " "Inferred latch for \"queryS\[493\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757610 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[494\] search_mode.v(242) " "Inferred latch for \"queryS\[494\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[495\] search_mode.v(242) " "Inferred latch for \"queryS\[495\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[496\] search_mode.v(242) " "Inferred latch for \"queryS\[496\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[497\] search_mode.v(242) " "Inferred latch for \"queryS\[497\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[498\] search_mode.v(242) " "Inferred latch for \"queryS\[498\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[499\] search_mode.v(242) " "Inferred latch for \"queryS\[499\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[500\] search_mode.v(242) " "Inferred latch for \"queryS\[500\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[501\] search_mode.v(242) " "Inferred latch for \"queryS\[501\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[502\] search_mode.v(242) " "Inferred latch for \"queryS\[502\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[503\] search_mode.v(242) " "Inferred latch for \"queryS\[503\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[504\] search_mode.v(242) " "Inferred latch for \"queryS\[504\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[505\] search_mode.v(242) " "Inferred latch for \"queryS\[505\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[506\] search_mode.v(242) " "Inferred latch for \"queryS\[506\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757611 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[507\] search_mode.v(242) " "Inferred latch for \"queryS\[507\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[508\] search_mode.v(242) " "Inferred latch for \"queryS\[508\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[509\] search_mode.v(242) " "Inferred latch for \"queryS\[509\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[510\] search_mode.v(242) " "Inferred latch for \"queryS\[510\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[511\] search_mode.v(242) " "Inferred latch for \"queryS\[511\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[512\] search_mode.v(242) " "Inferred latch for \"queryS\[512\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[513\] search_mode.v(242) " "Inferred latch for \"queryS\[513\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[514\] search_mode.v(242) " "Inferred latch for \"queryS\[514\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[515\] search_mode.v(242) " "Inferred latch for \"queryS\[515\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[516\] search_mode.v(242) " "Inferred latch for \"queryS\[516\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[517\] search_mode.v(242) " "Inferred latch for \"queryS\[517\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[518\] search_mode.v(242) " "Inferred latch for \"queryS\[518\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[519\] search_mode.v(242) " "Inferred latch for \"queryS\[519\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[520\] search_mode.v(242) " "Inferred latch for \"queryS\[520\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757612 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[521\] search_mode.v(242) " "Inferred latch for \"queryS\[521\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[522\] search_mode.v(242) " "Inferred latch for \"queryS\[522\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[523\] search_mode.v(242) " "Inferred latch for \"queryS\[523\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[524\] search_mode.v(242) " "Inferred latch for \"queryS\[524\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[525\] search_mode.v(242) " "Inferred latch for \"queryS\[525\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[526\] search_mode.v(242) " "Inferred latch for \"queryS\[526\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[527\] search_mode.v(242) " "Inferred latch for \"queryS\[527\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[528\] search_mode.v(242) " "Inferred latch for \"queryS\[528\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[529\] search_mode.v(242) " "Inferred latch for \"queryS\[529\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[530\] search_mode.v(242) " "Inferred latch for \"queryS\[530\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[531\] search_mode.v(242) " "Inferred latch for \"queryS\[531\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[532\] search_mode.v(242) " "Inferred latch for \"queryS\[532\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[533\] search_mode.v(242) " "Inferred latch for \"queryS\[533\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757613 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[534\] search_mode.v(242) " "Inferred latch for \"queryS\[534\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[535\] search_mode.v(242) " "Inferred latch for \"queryS\[535\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[536\] search_mode.v(242) " "Inferred latch for \"queryS\[536\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[537\] search_mode.v(242) " "Inferred latch for \"queryS\[537\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[538\] search_mode.v(242) " "Inferred latch for \"queryS\[538\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[539\] search_mode.v(242) " "Inferred latch for \"queryS\[539\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[540\] search_mode.v(242) " "Inferred latch for \"queryS\[540\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[541\] search_mode.v(242) " "Inferred latch for \"queryS\[541\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[542\] search_mode.v(242) " "Inferred latch for \"queryS\[542\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[543\] search_mode.v(242) " "Inferred latch for \"queryS\[543\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[544\] search_mode.v(242) " "Inferred latch for \"queryS\[544\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[545\] search_mode.v(242) " "Inferred latch for \"queryS\[545\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[546\] search_mode.v(242) " "Inferred latch for \"queryS\[546\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757614 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[547\] search_mode.v(242) " "Inferred latch for \"queryS\[547\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[548\] search_mode.v(242) " "Inferred latch for \"queryS\[548\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[549\] search_mode.v(242) " "Inferred latch for \"queryS\[549\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[550\] search_mode.v(242) " "Inferred latch for \"queryS\[550\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[551\] search_mode.v(242) " "Inferred latch for \"queryS\[551\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[552\] search_mode.v(242) " "Inferred latch for \"queryS\[552\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[553\] search_mode.v(242) " "Inferred latch for \"queryS\[553\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[554\] search_mode.v(242) " "Inferred latch for \"queryS\[554\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[555\] search_mode.v(242) " "Inferred latch for \"queryS\[555\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[556\] search_mode.v(242) " "Inferred latch for \"queryS\[556\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[557\] search_mode.v(242) " "Inferred latch for \"queryS\[557\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[558\] search_mode.v(242) " "Inferred latch for \"queryS\[558\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queryS\[559\] search_mode.v(242) " "Inferred latch for \"queryS\[559\]\" at search_mode.v(242)" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558757615 "|main|search_mode:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matchS search_mode:sm\|matchS:comb_33 " "Elaborating entity \"matchS\" for hierarchy \"search_mode:sm\|matchS:comb_33\"" {  } { { "search_mode.v" "comb_33" { Text "/home/re4/git/csc258-final/search_mode.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matchL search_mode:sm\|matchL:comb_34 " "Elaborating entity \"matchL\" for hierarchy \"search_mode:sm\|matchL:comb_34\"" {  } { { "search_mode.v" "comb_34" { Text "/home/re4/git/csc258-final/search_mode.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram search_mode:sm\|altsyncram:SeTextMemoryL " "Elaborating entity \"altsyncram\" for hierarchy \"search_mode:sm\|altsyncram:SeTextMemoryL\"" {  } { { "search_mode.v" "SeTextMemoryL" { Text "/home/re4/git/csc258-final/search_mode.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "search_mode:sm\|altsyncram:SeTextMemoryL " "Elaborated megafunction instantiation \"search_mode:sm\|altsyncram:SeTextMemoryL\"" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "search_mode:sm\|altsyncram:SeTextMemoryL " "Instantiated megafunction \"search_mode:sm\|altsyncram:SeTextMemoryL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1160 " "Parameter \"NUMWORDS_A\" = \"1160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1160 " "Parameter \"NUMWORDS_B\" = \"1160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE l_initial_text.mif " "Parameter \"INIT_FILE\" = \"l_initial_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758538 ""}  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558758538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7nn1 " "Found entity 1: altsyncram_7nn1" {  } { { "db/altsyncram_7nn1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_7nn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558758585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558758585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7nn1 search_mode:sm\|altsyncram:SeTextMemoryL\|altsyncram_7nn1:auto_generated " "Elaborating entity \"altsyncram_7nn1\" for hierarchy \"search_mode:sm\|altsyncram:SeTextMemoryL\|altsyncram_7nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758585 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_b " "Variable or input pin \"wren_b\" is defined but never used." {  } { { "db/altsyncram_7nn1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_7nn1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 544 0 0 } } { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 193 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1565558758586 "|main|search_mode:sm|altsyncram:SeTextMemoryL|altsyncram_7nn1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram search_mode:sm\|altsyncram:SeTextMemoryS " "Elaborating entity \"altsyncram\" for hierarchy \"search_mode:sm\|altsyncram:SeTextMemoryS\"" {  } { { "search_mode.v" "SeTextMemoryS" { Text "/home/re4/git/csc258-final/search_mode.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "search_mode:sm\|altsyncram:SeTextMemoryS " "Elaborated megafunction instantiation \"search_mode:sm\|altsyncram:SeTextMemoryS\"" {  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "search_mode:sm\|altsyncram:SeTextMemoryS " "Instantiated megafunction \"search_mode:sm\|altsyncram:SeTextMemoryS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4720 " "Parameter \"NUMWORDS_A\" = \"4720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4720 " "Parameter \"NUMWORDS_B\" = \"4720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE s_initial_text.mif " "Parameter \"INIT_FILE\" = \"s_initial_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565558758599 ""}  } { { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565558758599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_snn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_snn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_snn1 " "Found entity 1: altsyncram_snn1" {  } { { "db/altsyncram_snn1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_snn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565558758652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558758652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_snn1 search_mode:sm\|altsyncram:SeTextMemoryS\|altsyncram_snn1:auto_generated " "Elaborating entity \"altsyncram_snn1\" for hierarchy \"search_mode:sm\|altsyncram:SeTextMemoryS\|altsyncram_snn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558758652 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "wren_b " "Variable or input pin \"wren_b\" is defined but never used." {  } { { "db/altsyncram_snn1.tdf" "" { Text "/home/re4/git/csc258-final/db/altsyncram_snn1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "search_mode.v" "" { Text "/home/re4/git/csc258-final/search_mode.v" 573 0 0 } } { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 193 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1565558758653 "|main|search_mode:sm|altsyncram:SeTextMemoryS|altsyncram_snn1:auto_generated"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "search_mode:sm\|gnd " "Net \"search_mode:sm\|gnd\" is missing source, defaulting to GND" {  } { { "search_mode.v" "gnd" { Text "/home/re4/git/csc258-final/search_mode.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1565558759370 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1565558759370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1565558774563 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565558782460 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565558782460 "|main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565558782460 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565558782460 "|main|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565558782460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565558782921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/re4/git/csc258-final/output_files/tbuff.map.smsg " "Generated suppressed messages file /home/re4/git/csc258-final/output_files/tbuff.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558790518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565558791167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565558791167 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565558791750 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "/home/re4/git/csc258-final/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565558791750 "|main|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1565558791750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6441 " "Implemented 6441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565558791779 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565558791779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5978 " "Implemented 5978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565558791779 ""} { "Info" "ICUT_CUT_TM_RAMS" "362 " "Implemented 362 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565558791779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565558791779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565558791821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 17:26:31 2019 " "Processing ended: Sun Aug 11 17:26:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565558791821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565558791821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565558791821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565558791821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565558792934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565558792937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 17:26:32 2019 " "Processing started: Sun Aug 11 17:26:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565558792937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565558792937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tbuff -c tbuff " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tbuff -c tbuff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565558792937 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565558792994 ""}
{ "Info" "0" "" "Project  = tbuff" {  } {  } 0 0 "Project  = tbuff" 0 0 "Fitter" 0 0 1565558792995 ""}
{ "Info" "0" "" "Revision = tbuff" {  } {  } 0 0 "Revision = tbuff" 0 0 "Fitter" 0 0 1565558792995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1565558793268 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tbuff 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"tbuff\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565558793322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565558793398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565558793398 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565558794051 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565558794075 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565558794339 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565558794461 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 101 " "No exact pin location assignment(s) for 8 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1565558794758 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565558809424 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1629 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1629 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565558809859 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565558809859 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 447 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 447 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1565558809859 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565558809859 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565558809859 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1565558809859 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1565558809859 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1565558809859 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565558809860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565558809926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565558809936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565558809956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565558809978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565558809978 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565558809988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tbuff.SDC " "Synopsys Design Constraints File file not found: 'tbuff.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1565558811609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1565558811610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565558811738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565558811739 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1565558811741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565558812436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1565558812447 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565558812447 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565558812851 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1565558812851 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565558812856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565558821944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565558826273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565558826389 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565558860998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565558860998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565558863796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "/home/re4/git/csc258-final/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565558882223 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565558882223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565558911631 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565558911631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565558911634 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.25 " "Total time spent on timing analysis during the Fitter is 9.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565558925581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565558925714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565558932943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565558932949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565558939822 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565558953262 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565558953835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/re4/git/csc258-final/output_files/tbuff.fit.smsg " "Generated suppressed messages file /home/re4/git/csc258-final/output_files/tbuff.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565558954390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 173 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2168 " "Peak virtual memory: 2168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565558956638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 17:29:16 2019 " "Processing ended: Sun Aug 11 17:29:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565558956638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565558956638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:50 " "Total CPU time (on all processors): 00:03:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565558956638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565558956638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565558957972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565558957976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 17:29:17 2019 " "Processing started: Sun Aug 11 17:29:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565558957976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565558957976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tbuff -c tbuff " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tbuff -c tbuff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565558957976 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565558967684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565558968234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 17:29:28 2019 " "Processing ended: Sun Aug 11 17:29:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565558968234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565558968234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565558968234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565558968234 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565558968500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565558969360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565558969362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 17:29:29 2019 " "Processing started: Sun Aug 11 17:29:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565558969362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565558969362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tbuff -c tbuff " "Command: quartus_sta tbuff -c tbuff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565558969363 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1565558969440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1565558970496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558970563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558970563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tbuff.SDC " "Synopsys Design Constraints File file not found: 'tbuff.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1565558971783 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558971784 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name l25c:delay\|oclk l25c:delay\|oclk " "create_clock -period 1.000 -name l25c:delay\|oclk l25c:delay\|oclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1565558971817 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1565558971817 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1565558971817 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558971817 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565558971874 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558971879 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565558971883 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565558971896 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565558972501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565558972501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.724 " "Worst-case setup slack is -14.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.724          -14413.112 CLOCK_50  " "  -14.724          -14413.112 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.592             -19.021 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -3.592             -19.021 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.063             -87.026 l25c:delay\|oclk  " "   -3.063             -87.026 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558972502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CLOCK_50  " "    0.347               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.440               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 l25c:delay\|oclk  " "    0.747               0.000 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558972556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558972558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558972560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4785.535 CLOCK_50  " "   -2.174           -4785.535 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.611 l25c:delay\|oclk  " "   -0.394             -16.611 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.532 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.394              -7.532 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558972563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558972563 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565558972647 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558972647 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565558972651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565558972715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565558980680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558981182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565558981335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565558981335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.586 " "Worst-case setup slack is -14.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.586          -14053.131 CLOCK_50  " "  -14.586          -14053.131 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.677             -18.051 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -3.677             -18.051 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.963             -84.944 l25c:delay\|oclk  " "   -2.963             -84.944 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558981337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 CLOCK_50  " "    0.276               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.449               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 l25c:delay\|oclk  " "    0.701               0.000 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558981396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558981396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558981397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4829.573 CLOCK_50  " "   -2.174           -4829.573 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.563 l25c:delay\|oclk  " "   -0.394             -16.563 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.004 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.394              -7.004 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558981400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558981400 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565558981480 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558981480 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1565558981482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565558981689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565558989685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558990192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565558990246 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565558990246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.473 " "Worst-case setup slack is -8.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.473           -8014.844 CLOCK_50  " "   -8.473           -8014.844 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831              -7.953 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.831              -7.953 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -42.015 l25c:delay\|oclk  " "   -1.487             -42.015 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558990247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.285               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 l25c:delay\|oclk  " "    0.366               0.000 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558990304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558990305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558990306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4185.998 CLOCK_50  " "   -2.174           -4185.998 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 l25c:delay\|oclk  " "    0.057               0.000 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.117               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558990309 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565558990403 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558990403 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1565558990406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558990859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565558990926 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565558990926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.609 " "Worst-case setup slack is -7.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.609           -6944.760 CLOCK_50  " "   -7.609           -6944.760 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.808              -6.448 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.808              -6.448 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273             -35.974 l25c:delay\|oclk  " "   -1.273             -35.974 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558990927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.043 CLOCK_50  " "   -0.027              -0.043 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.271               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 l25c:delay\|oclk  " "    0.329               0.000 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558990988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558990989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565558990990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4188.070 CLOCK_50  " "   -2.174           -4188.070 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 l25c:delay\|oclk  " "    0.082               0.000 l25c:delay\|oclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.132               0.000 ps2_keyboard_to_ascii:vdhl_kb\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565558990993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565558990993 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1565558991074 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565558991074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565558993465 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565558993488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1275 " "Peak virtual memory: 1275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565558993601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 17:29:53 2019 " "Processing ended: Sun Aug 11 17:29:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565558993601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565558993601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565558993601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565558993601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565558994912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565558994916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 17:29:54 2019 " "Processing started: Sun Aug 11 17:29:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565558994916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565558994916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tbuff -c tbuff " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tbuff -c tbuff" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565558994916 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1565558996455 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tbuff.vo /home/re4/git/csc258-final/simulation/modelsim/ simulation " "Generated file tbuff.vo in folder \"/home/re4/git/csc258-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565558999391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1214 " "Peak virtual memory: 1214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565558999630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 17:29:59 2019 " "Processing ended: Sun Aug 11 17:29:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565558999630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565558999630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565558999630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565558999630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 211 s " "Quartus Prime Full Compilation was successful. 0 errors, 211 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565558999953 ""}
