
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d8 <.init>:
  4016d8:	stp	x29, x30, [sp, #-16]!
  4016dc:	mov	x29, sp
  4016e0:	bl	401bb0 <tigetstr@plt+0x60>
  4016e4:	ldp	x29, x30, [sp], #16
  4016e8:	ret

Disassembly of section .plt:

00000000004016f0 <memcpy@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <_exit@plt>:
  401720:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <fputs@plt>:
  401750:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <dup@plt>:
  401770:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <setupterm@plt>:
  401780:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <strtod@plt>:
  401790:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <putp@plt>:
  4017a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <putc@plt>:
  4017b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <__cxa_atexit@plt>:
  4017c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <fputc@plt>:
  4017d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <getopt_long_only@plt>:
  4017e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <__fpending@plt>:
  4017f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <snprintf@plt>:
  401800:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <localeconv@plt>:
  401810:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <tcgetattr@plt>:
  401820:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <klogctl@plt>:
  401840:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <fopen@plt>:
  401860:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <malloc@plt>:
  401870:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <__strtol_internal@plt>:
  401890:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <strncmp@plt>:
  4018a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <bindtextdomain@plt>:
  4018b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <__libc_start_main@plt>:
  4018c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <fgetc@plt>:
  4018d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <memset@plt>:
  4018e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <__strtoul_internal@plt>:
  4018f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <strdup@plt>:
  401900:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <close@plt>:
  401910:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <__gmon_start__@plt>:
  401920:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <write@plt>:
  401930:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <textdomain@plt>:
  401950:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <strcmp@plt>:
  401960:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <warn@plt>:
  401970:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <__ctype_b_loc@plt>:
  401980:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <strtol@plt>:
  401990:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <free@plt>:
  4019a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <nanosleep@plt>:
  4019b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <vasprintf@plt>:
  4019c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <strndup@plt>:
  4019d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <strspn@plt>:
  4019e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <strchr@plt>:
  4019f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <fwrite@plt>:
  401a00:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <fcntl@plt>:
  401a10:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <fflush@plt>:
  401a20:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <warnx@plt>:
  401a30:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <read@plt>:
  401a40:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <tcsetattr@plt>:
  401a50:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <isatty@plt>:
  401a60:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <select@plt>:
  401a70:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <dcgettext@plt>:
  401a80:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <__isoc99_sscanf@plt>:
  401a90:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <errx@plt>:
  401aa0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <strcspn@plt>:
  401ab0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <printf@plt>:
  401ac0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <getenv@plt>:
  401ae0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <tigetnum@plt>:
  401af0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <fprintf@plt>:
  401b00:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <err@plt>:
  401b10:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <ioctl@plt>:
  401b20:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

0000000000401b40 <ferror@plt>:
  401b40:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b44:	ldr	x17, [x16, #536]
  401b48:	add	x16, x16, #0x218
  401b4c:	br	x17

0000000000401b50 <tigetstr@plt>:
  401b50:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b54:	ldr	x17, [x16, #544]
  401b58:	add	x16, x16, #0x220
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x23e8
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x6348
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x63c8
  401ba8:	bl	4018c0 <__libc_start_main@plt>
  401bac:	bl	401940 <abort@plt>
  401bb0:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <tigetstr@plt+0x70>
  401bbc:	b	401920 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401bc8:	add	x0, x0, #0x240
  401bcc:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401bd0:	add	x1, x1, #0x240
  401bd4:	cmp	x0, x1
  401bd8:	b.eq	401c0c <tigetstr@plt+0xbc>  // b.none
  401bdc:	stp	x29, x30, [sp, #-32]!
  401be0:	mov	x29, sp
  401be4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  401be8:	ldr	x0, [x0, #1016]
  401bec:	str	x0, [sp, #24]
  401bf0:	mov	x1, x0
  401bf4:	cbz	x1, 401c04 <tigetstr@plt+0xb4>
  401bf8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401bfc:	add	x0, x0, #0x240
  401c00:	blr	x1
  401c04:	ldp	x29, x30, [sp], #32
  401c08:	ret
  401c0c:	ret
  401c10:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401c14:	add	x0, x0, #0x240
  401c18:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401c1c:	add	x1, x1, #0x240
  401c20:	sub	x0, x0, x1
  401c24:	lsr	x1, x0, #63
  401c28:	add	x0, x1, x0, asr #3
  401c2c:	cmp	xzr, x0, asr #1
  401c30:	b.eq	401c68 <tigetstr@plt+0x118>  // b.none
  401c34:	stp	x29, x30, [sp, #-32]!
  401c38:	mov	x29, sp
  401c3c:	asr	x1, x0, #1
  401c40:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  401c44:	ldr	x0, [x0, #1024]
  401c48:	str	x0, [sp, #24]
  401c4c:	mov	x2, x0
  401c50:	cbz	x2, 401c60 <tigetstr@plt+0x110>
  401c54:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401c58:	add	x0, x0, #0x240
  401c5c:	blr	x2
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	ret
  401c6c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401c70:	ldrb	w0, [x0, #616]
  401c74:	cbnz	w0, 401c98 <tigetstr@plt+0x148>
  401c78:	stp	x29, x30, [sp, #-16]!
  401c7c:	mov	x29, sp
  401c80:	bl	401bc4 <tigetstr@plt+0x74>
  401c84:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401c88:	mov	w1, #0x1                   	// #1
  401c8c:	strb	w1, [x0, #616]
  401c90:	ldp	x29, x30, [sp], #16
  401c94:	ret
  401c98:	ret
  401c9c:	stp	x29, x30, [sp, #-16]!
  401ca0:	mov	x29, sp
  401ca4:	bl	401c10 <tigetstr@plt+0xc0>
  401ca8:	ldp	x29, x30, [sp], #16
  401cac:	ret
  401cb0:	mov	x3, x0
  401cb4:	mov	x0, x1
  401cb8:	cbz	x1, 401cc0 <tigetstr@plt+0x170>
  401cbc:	ret
  401cc0:	ldr	w1, [x2]
  401cc4:	ldr	x3, [x3, w1, sxtw #3]
  401cc8:	cbz	x3, 401ce8 <tigetstr@plt+0x198>
  401ccc:	ldrsb	w4, [x3]
  401cd0:	cmp	w4, #0x2d
  401cd4:	b.eq	401cbc <tigetstr@plt+0x16c>  // b.none
  401cd8:	add	w1, w1, #0x1
  401cdc:	str	w1, [x2]
  401ce0:	mov	x0, x3
  401ce4:	b	401cbc <tigetstr@plt+0x16c>
  401ce8:	mov	x0, x3
  401cec:	b	401cbc <tigetstr@plt+0x16c>
  401cf0:	stp	x29, x30, [sp, #-32]!
  401cf4:	mov	x29, sp
  401cf8:	stp	x19, x20, [sp, #16]
  401cfc:	mov	x19, x0
  401d00:	ldrb	w0, [x0, #703]
  401d04:	tst	x0, #0x10
  401d08:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  401d0c:	b.ne	401d24 <tigetstr@plt+0x1d4>  // b.any
  401d10:	ldrb	w0, [x19, #703]
  401d14:	ubfx	x0, x0, #4, #1
  401d18:	ldp	x19, x20, [sp, #16]
  401d1c:	ldp	x29, x30, [sp], #32
  401d20:	ret
  401d24:	mov	x20, x1
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401d30:	add	x1, x1, #0x408
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	bl	401a80 <dcgettext@plt>
  401d3c:	mov	x2, x20
  401d40:	ldr	x1, [x19]
  401d44:	bl	401a30 <warnx@plt>
  401d48:	b	401d10 <tigetstr@plt+0x1c0>
  401d4c:	stp	x29, x30, [sp, #-80]!
  401d50:	mov	x29, sp
  401d54:	stp	x19, x20, [sp, #16]
  401d58:	stp	x21, x22, [sp, #32]
  401d5c:	stp	x23, x24, [sp, #48]
  401d60:	str	x25, [sp, #64]
  401d64:	mov	x23, x0
  401d68:	mov	x21, x2
  401d6c:	mov	x22, x3
  401d70:	mov	w4, #0x0                   	// #0
  401d74:	cbz	x1, 401da4 <tigetstr@plt+0x254>
  401d78:	mov	x19, x1
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401d84:	add	x1, x1, #0x428
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	bl	401a80 <dcgettext@plt>
  401d90:	mov	x1, x0
  401d94:	mov	x0, x19
  401d98:	bl	4051b8 <tigetstr@plt+0x3668>
  401d9c:	str	w0, [x22]
  401da0:	mov	w4, #0x1                   	// #1
  401da4:	ldrsw	x0, [x21]
  401da8:	ldr	x20, [x23, x0, lsl #3]
  401dac:	sxtw	x19, w4
  401db0:	adrp	x24, 406000 <tigetstr@plt+0x44b0>
  401db4:	add	x24, x24, #0x428
  401db8:	mov	w25, #0x5                   	// #5
  401dbc:	cbz	x20, 401e34 <tigetstr@plt+0x2e4>
  401dc0:	mov	w4, w19
  401dc4:	ldrsb	w0, [x20]
  401dc8:	cmp	w0, #0x2d
  401dcc:	b.eq	401e34 <tigetstr@plt+0x2e4>  // b.none
  401dd0:	mov	w2, w25
  401dd4:	mov	x1, x24
  401dd8:	mov	x0, #0x0                   	// #0
  401ddc:	bl	401a80 <dcgettext@plt>
  401de0:	mov	x1, x0
  401de4:	mov	x0, x20
  401de8:	bl	4051b8 <tigetstr@plt+0x3668>
  401dec:	str	w0, [x22, x19, lsl #2]
  401df0:	ldr	w1, [x21]
  401df4:	add	w1, w1, #0x1
  401df8:	str	w1, [x21]
  401dfc:	add	w4, w19, #0x1
  401e00:	ldr	x20, [x23, w1, sxtw #3]
  401e04:	cbz	x20, 401e34 <tigetstr@plt+0x2e4>
  401e08:	add	x19, x19, #0x1
  401e0c:	cmp	w19, #0xa0
  401e10:	b.le	401dc0 <tigetstr@plt+0x270>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e1c:	add	x1, x1, #0x438
  401e20:	mov	x0, #0x0                   	// #0
  401e24:	bl	401a80 <dcgettext@plt>
  401e28:	mov	x1, x0
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	bl	401aa0 <errx@plt>
  401e34:	mov	w0, #0xffffffff            	// #-1
  401e38:	str	w0, [x22, w4, sxtw #2]
  401e3c:	ldp	x19, x20, [sp, #16]
  401e40:	ldp	x21, x22, [sp, #32]
  401e44:	ldp	x23, x24, [sp, #48]
  401e48:	ldr	x25, [sp, #64]
  401e4c:	ldp	x29, x30, [sp], #80
  401e50:	ret
  401e54:	stp	x29, x30, [sp, #-32]!
  401e58:	mov	x29, sp
  401e5c:	bl	401cb0 <tigetstr@plt+0x160>
  401e60:	cbz	x0, 401ecc <tigetstr@plt+0x37c>
  401e64:	str	x19, [sp, #16]
  401e68:	mov	x19, x0
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e74:	add	x1, x1, #0x428
  401e78:	mov	x0, #0x0                   	// #0
  401e7c:	bl	401a80 <dcgettext@plt>
  401e80:	mov	x1, x0
  401e84:	mov	x0, x19
  401e88:	bl	4051b8 <tigetstr@plt+0x3668>
  401e8c:	cmp	w0, #0x0
  401e90:	b.le	401ea0 <tigetstr@plt+0x350>
  401e94:	ldr	x19, [sp, #16]
  401e98:	ldp	x29, x30, [sp], #32
  401e9c:	ret
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401ea8:	add	x1, x1, #0x428
  401eac:	mov	x0, #0x0                   	// #0
  401eb0:	bl	401a80 <dcgettext@plt>
  401eb4:	mov	x3, x19
  401eb8:	mov	x2, x0
  401ebc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401ec0:	add	x1, x1, #0x448
  401ec4:	mov	w0, #0x1                   	// #1
  401ec8:	bl	401aa0 <errx@plt>
  401ecc:	mov	w0, #0x0                   	// #0
  401ed0:	b	401e98 <tigetstr@plt+0x348>
  401ed4:	cbnz	w0, 401ee0 <tigetstr@plt+0x390>
  401ed8:	mov	w0, #0x1                   	// #1
  401edc:	ret
  401ee0:	stp	x29, x30, [sp, #-16]!
  401ee4:	mov	x29, sp
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401ef0:	add	x1, x1, #0x450
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	bl	401a80 <dcgettext@plt>
  401efc:	mov	x1, x0
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	bl	401aa0 <errx@plt>
  401f08:	stp	x29, x30, [sp, #-48]!
  401f0c:	mov	x29, sp
  401f10:	stp	x19, x20, [sp, #16]
  401f14:	str	x21, [sp, #32]
  401f18:	mov	x21, x0
  401f1c:	mov	x19, #0x0                   	// #0
  401f20:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  401f24:	add	x20, x20, #0x620
  401f28:	mov	x1, x21
  401f2c:	ldr	x0, [x20, x19, lsl #3]
  401f30:	bl	401960 <strcmp@plt>
  401f34:	cbz	w0, 401f58 <tigetstr@plt+0x408>
  401f38:	add	x19, x19, #0x1
  401f3c:	cmp	x19, #0xa
  401f40:	b.ne	401f28 <tigetstr@plt+0x3d8>  // b.any
  401f44:	mov	w0, #0xffffffea            	// #-22
  401f48:	ldp	x19, x20, [sp, #16]
  401f4c:	ldr	x21, [sp, #32]
  401f50:	ldp	x29, x30, [sp], #48
  401f54:	ret
  401f58:	mov	w0, w19
  401f5c:	b	401f48 <tigetstr@plt+0x3f8>
  401f60:	stp	x29, x30, [sp, #-32]!
  401f64:	mov	x29, sp
  401f68:	str	x19, [sp, #16]
  401f6c:	mov	x19, x0
  401f70:	bl	401f08 <tigetstr@plt+0x3b8>
  401f74:	tbnz	w0, #31, 401f90 <tigetstr@plt+0x440>
  401f78:	cmp	w0, #0x9
  401f7c:	ccmp	w0, #0x8, #0x4, ls  // ls = plast
  401f80:	b.eq	401fb4 <tigetstr@plt+0x464>  // b.none
  401f84:	ldr	x19, [sp, #16]
  401f88:	ldp	x29, x30, [sp], #32
  401f8c:	ret
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401f98:	add	x1, x1, #0x428
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	bl	401a80 <dcgettext@plt>
  401fa4:	mov	x1, x0
  401fa8:	mov	x0, x19
  401fac:	bl	4051b8 <tigetstr@plt+0x3668>
  401fb0:	b	401f78 <tigetstr@plt+0x428>
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401fbc:	add	x1, x1, #0x428
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	bl	401a80 <dcgettext@plt>
  401fc8:	mov	x3, x19
  401fcc:	mov	x2, x0
  401fd0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401fd4:	add	x1, x1, #0x448
  401fd8:	mov	w0, #0x1                   	// #1
  401fdc:	bl	401aa0 <errx@plt>
  401fe0:	stp	x29, x30, [sp, #-64]!
  401fe4:	mov	x29, sp
  401fe8:	stp	x19, x20, [sp, #16]
  401fec:	stp	x21, x22, [sp, #32]
  401ff0:	str	x23, [sp, #48]
  401ff4:	mov	x19, x0
  401ff8:	ldr	w21, [x1]
  401ffc:	sbfiz	x23, x21, #3, #32
  402000:	ldr	x22, [x0, w21, sxtw #3]
  402004:	cbz	x22, 402034 <tigetstr@plt+0x4e4>
  402008:	mov	x20, x1
  40200c:	add	x0, x0, x23
  402010:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402014:	add	x1, x1, #0x470
  402018:	ldur	x0, [x0, #-8]
  40201c:	bl	401960 <strcmp@plt>
  402020:	cbnz	w0, 402034 <tigetstr@plt+0x4e4>
  402024:	add	w21, w21, #0x1
  402028:	str	w21, [x20]
  40202c:	mov	w19, #0x1                   	// #1
  402030:	b	402040 <tigetstr@plt+0x4f0>
  402034:	add	x19, x19, x23
  402038:	ldur	x22, [x19, #-8]
  40203c:	mov	w19, #0x0                   	// #0
  402040:	mov	x0, x22
  402044:	bl	401f08 <tigetstr@plt+0x3b8>
  402048:	tbnz	w0, #31, 402078 <tigetstr@plt+0x528>
  40204c:	cmp	w0, #0x8
  402050:	b.hi	40209c <tigetstr@plt+0x54c>  // b.pmore
  402054:	cbz	w19, 402064 <tigetstr@plt+0x514>
  402058:	and	w1, w0, #0xfffffff7
  40205c:	orr	w0, w0, #0x8
  402060:	cbz	w1, 4020c8 <tigetstr@plt+0x578>
  402064:	ldp	x19, x20, [sp, #16]
  402068:	ldp	x21, x22, [sp, #32]
  40206c:	ldr	x23, [sp, #48]
  402070:	ldp	x29, x30, [sp], #64
  402074:	ret
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402080:	add	x1, x1, #0x428
  402084:	mov	x0, #0x0                   	// #0
  402088:	bl	401a80 <dcgettext@plt>
  40208c:	mov	x1, x0
  402090:	mov	x0, x22
  402094:	bl	4051b8 <tigetstr@plt+0x3668>
  402098:	b	40204c <tigetstr@plt+0x4fc>
  40209c:	mov	w2, #0x5                   	// #5
  4020a0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4020a4:	add	x1, x1, #0x428
  4020a8:	mov	x0, #0x0                   	// #0
  4020ac:	bl	401a80 <dcgettext@plt>
  4020b0:	mov	x3, x22
  4020b4:	mov	x2, x0
  4020b8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4020bc:	add	x1, x1, #0x448
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	401aa0 <errx@plt>
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4020d0:	add	x1, x1, #0x478
  4020d4:	mov	x0, #0x0                   	// #0
  4020d8:	bl	401a80 <dcgettext@plt>
  4020dc:	mov	x2, x22
  4020e0:	mov	x1, x0
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	bl	401aa0 <errx@plt>
  4020ec:	stp	x29, x30, [sp, #-32]!
  4020f0:	mov	x29, sp
  4020f4:	bl	401cb0 <tigetstr@plt+0x160>
  4020f8:	cbz	x0, 402188 <tigetstr@plt+0x638>
  4020fc:	str	x19, [sp, #16]
  402100:	mov	x19, x0
  402104:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402108:	add	x1, x1, #0x4a8
  40210c:	bl	401960 <strcmp@plt>
  402110:	cbz	w0, 402190 <tigetstr@plt+0x640>
  402114:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402118:	add	x1, x1, #0x4b0
  40211c:	mov	x0, x19
  402120:	bl	401960 <strcmp@plt>
  402124:	cbz	w0, 40219c <tigetstr@plt+0x64c>
  402128:	mov	w2, #0x5                   	// #5
  40212c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402130:	add	x1, x1, #0x428
  402134:	mov	x0, #0x0                   	// #0
  402138:	bl	401a80 <dcgettext@plt>
  40213c:	mov	x1, x0
  402140:	mov	x0, x19
  402144:	bl	4051b8 <tigetstr@plt+0x3668>
  402148:	cmp	w0, #0x3c
  40214c:	b.hi	40215c <tigetstr@plt+0x60c>  // b.pmore
  402150:	ldr	x19, [sp, #16]
  402154:	ldp	x29, x30, [sp], #32
  402158:	ret
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402164:	add	x1, x1, #0x428
  402168:	mov	x0, #0x0                   	// #0
  40216c:	bl	401a80 <dcgettext@plt>
  402170:	mov	x3, x19
  402174:	mov	x2, x0
  402178:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40217c:	add	x1, x1, #0x448
  402180:	mov	w0, #0x1                   	// #1
  402184:	bl	401aa0 <errx@plt>
  402188:	mov	w0, #0xfffffffd            	// #-3
  40218c:	b	402154 <tigetstr@plt+0x604>
  402190:	mov	w0, #0xffffffff            	// #-1
  402194:	ldr	x19, [sp, #16]
  402198:	b	402154 <tigetstr@plt+0x604>
  40219c:	mov	w0, #0xfffffffe            	// #-2
  4021a0:	ldr	x19, [sp, #16]
  4021a4:	b	402154 <tigetstr@plt+0x604>
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	mov	x29, sp
  4021b0:	str	x19, [sp, #16]
  4021b4:	mov	x19, x0
  4021b8:	ldr	w2, [x1]
  4021bc:	mov	w1, #0x4                   	// #4
  4021c0:	mov	w0, #0x0                   	// #0
  4021c4:	bl	401a10 <fcntl@plt>
  4021c8:	mov	x2, x19
  4021cc:	mov	w1, #0x0                   	// #0
  4021d0:	mov	w0, #0x0                   	// #0
  4021d4:	bl	401a50 <tcsetattr@plt>
  4021d8:	ldr	x19, [sp, #16]
  4021dc:	ldp	x29, x30, [sp], #32
  4021e0:	ret
  4021e4:	stp	x29, x30, [sp, #-16]!
  4021e8:	mov	x29, sp
  4021ec:	bl	401b50 <tigetstr@plt>
  4021f0:	cmn	x0, #0x1
  4021f4:	csel	x0, x0, xzr, ne  // ne = any
  4021f8:	ldp	x29, x30, [sp], #16
  4021fc:	ret
  402200:	stp	x29, x30, [sp, #-256]!
  402204:	mov	x29, sp
  402208:	str	x2, [sp, #208]
  40220c:	str	x3, [sp, #216]
  402210:	str	x4, [sp, #224]
  402214:	str	x5, [sp, #232]
  402218:	str	x6, [sp, #240]
  40221c:	str	x7, [sp, #248]
  402220:	str	q0, [sp, #80]
  402224:	str	q1, [sp, #96]
  402228:	str	q2, [sp, #112]
  40222c:	str	q3, [sp, #128]
  402230:	str	q4, [sp, #144]
  402234:	str	q5, [sp, #160]
  402238:	str	q6, [sp, #176]
  40223c:	str	q7, [sp, #192]
  402240:	add	x2, sp, #0x100
  402244:	str	x2, [sp, #48]
  402248:	str	x2, [sp, #56]
  40224c:	add	x2, sp, #0xd0
  402250:	str	x2, [sp, #64]
  402254:	mov	w2, #0xffffffd0            	// #-48
  402258:	str	w2, [sp, #72]
  40225c:	mov	w2, #0xffffff80            	// #-128
  402260:	str	w2, [sp, #76]
  402264:	ldp	x2, x3, [sp, #48]
  402268:	stp	x2, x3, [sp, #16]
  40226c:	ldp	x2, x3, [sp, #64]
  402270:	stp	x2, x3, [sp, #32]
  402274:	add	x2, sp, #0x10
  402278:	bl	4019c0 <vasprintf@plt>
  40227c:	tbnz	w0, #31, 402288 <tigetstr@plt+0x738>
  402280:	ldp	x29, x30, [sp], #256
  402284:	ret
  402288:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40228c:	add	x1, x1, #0x4b8
  402290:	mov	w0, #0x1                   	// #1
  402294:	bl	401b10 <err@plt>
  402298:	stp	x29, x30, [sp, #-32]!
  40229c:	mov	x29, sp
  4022a0:	str	x19, [sp, #16]
  4022a4:	mov	x19, x0
  4022a8:	bl	401870 <malloc@plt>
  4022ac:	cmp	x0, #0x0
  4022b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4022b4:	b.ne	4022c4 <tigetstr@plt+0x774>  // b.any
  4022b8:	ldr	x19, [sp, #16]
  4022bc:	ldp	x29, x30, [sp], #32
  4022c0:	ret
  4022c4:	mov	x2, x19
  4022c8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4022cc:	add	x1, x1, #0x4d0
  4022d0:	mov	w0, #0x1                   	// #1
  4022d4:	bl	401b10 <err@plt>
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x29, sp
  4022e0:	stp	x19, x20, [sp, #16]
  4022e4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4022e8:	ldr	x20, [x0, #600]
  4022ec:	bl	401ad0 <__errno_location@plt>
  4022f0:	mov	x19, x0
  4022f4:	str	wzr, [x0]
  4022f8:	mov	x0, x20
  4022fc:	bl	401b40 <ferror@plt>
  402300:	cbz	w0, 402348 <tigetstr@plt+0x7f8>
  402304:	ldr	w0, [x19]
  402308:	cmp	w0, #0x9
  40230c:	b.eq	402318 <tigetstr@plt+0x7c8>  // b.none
  402310:	cmp	w0, #0x20
  402314:	b.ne	402374 <tigetstr@plt+0x824>  // b.any
  402318:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40231c:	ldr	x20, [x0, #576]
  402320:	str	wzr, [x19]
  402324:	mov	x0, x20
  402328:	bl	401b40 <ferror@plt>
  40232c:	cbz	w0, 4023b4 <tigetstr@plt+0x864>
  402330:	ldr	w0, [x19]
  402334:	cmp	w0, #0x9
  402338:	b.ne	4023e0 <tigetstr@plt+0x890>  // b.any
  40233c:	ldp	x19, x20, [sp, #16]
  402340:	ldp	x29, x30, [sp], #32
  402344:	ret
  402348:	mov	x0, x20
  40234c:	bl	401a20 <fflush@plt>
  402350:	cbnz	w0, 402304 <tigetstr@plt+0x7b4>
  402354:	mov	x0, x20
  402358:	bl	401830 <fileno@plt>
  40235c:	tbnz	w0, #31, 402304 <tigetstr@plt+0x7b4>
  402360:	bl	401770 <dup@plt>
  402364:	tbnz	w0, #31, 402304 <tigetstr@plt+0x7b4>
  402368:	bl	401910 <close@plt>
  40236c:	cbz	w0, 402318 <tigetstr@plt+0x7c8>
  402370:	b	402304 <tigetstr@plt+0x7b4>
  402374:	cbz	w0, 402398 <tigetstr@plt+0x848>
  402378:	mov	w2, #0x5                   	// #5
  40237c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402380:	add	x1, x1, #0x4f0
  402384:	mov	x0, #0x0                   	// #0
  402388:	bl	401a80 <dcgettext@plt>
  40238c:	bl	401970 <warn@plt>
  402390:	mov	w0, #0x1                   	// #1
  402394:	bl	401720 <_exit@plt>
  402398:	mov	w2, #0x5                   	// #5
  40239c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4023a0:	add	x1, x1, #0x4f0
  4023a4:	mov	x0, #0x0                   	// #0
  4023a8:	bl	401a80 <dcgettext@plt>
  4023ac:	bl	401a30 <warnx@plt>
  4023b0:	b	402390 <tigetstr@plt+0x840>
  4023b4:	mov	x0, x20
  4023b8:	bl	401a20 <fflush@plt>
  4023bc:	cbnz	w0, 402330 <tigetstr@plt+0x7e0>
  4023c0:	mov	x0, x20
  4023c4:	bl	401830 <fileno@plt>
  4023c8:	tbnz	w0, #31, 402330 <tigetstr@plt+0x7e0>
  4023cc:	bl	401770 <dup@plt>
  4023d0:	tbnz	w0, #31, 402330 <tigetstr@plt+0x7e0>
  4023d4:	bl	401910 <close@plt>
  4023d8:	cbz	w0, 40233c <tigetstr@plt+0x7ec>
  4023dc:	b	402330 <tigetstr@plt+0x7e0>
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	401720 <_exit@plt>
  4023e8:	sub	sp, sp, #0x410
  4023ec:	stp	x29, x30, [sp]
  4023f0:	mov	x29, sp
  4023f4:	stp	x19, x20, [sp, #16]
  4023f8:	stp	x21, x22, [sp, #32]
  4023fc:	stp	x23, x24, [sp, #48]
  402400:	str	x25, [sp, #64]
  402404:	mov	w20, w0
  402408:	mov	x19, x1
  40240c:	mov	x2, #0x2c8                 	// #712
  402410:	mov	w1, #0x0                   	// #0
  402414:	add	x0, sp, #0x148
  402418:	bl	4018e0 <memset@plt>
  40241c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402420:	add	x1, x1, #0x688
  402424:	mov	w0, #0x6                   	// #6
  402428:	bl	401b30 <setlocale@plt>
  40242c:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  402430:	add	x21, x21, #0x5a0
  402434:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402438:	add	x1, x1, #0x588
  40243c:	mov	x0, x21
  402440:	bl	4018b0 <bindtextdomain@plt>
  402444:	mov	x0, x21
  402448:	bl	401950 <textdomain@plt>
  40244c:	adrp	x0, 402000 <tigetstr@plt+0x4b0>
  402450:	add	x0, x0, #0x2d8
  402454:	bl	4063d0 <tigetstr@plt+0x4880>
  402458:	cmp	w20, #0x1
  40245c:	b.le	4024b0 <tigetstr@plt+0x960>
  402460:	stp	xzr, xzr, [sp, #200]
  402464:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  402468:	add	x21, x21, #0x620
  40246c:	add	x24, x21, #0x50
  402470:	adrp	x22, 406000 <tigetstr@plt+0x44b0>
  402474:	add	x22, x22, #0x688
  402478:	adrp	x23, 407000 <tigetstr@plt+0x54b0>
  40247c:	mov	x4, #0x0                   	// #0
  402480:	mov	x3, x24
  402484:	mov	x2, x22
  402488:	mov	x1, x19
  40248c:	mov	w0, w20
  402490:	bl	4017e0 <getopt_long_only@plt>
  402494:	cmn	w0, #0x1
  402498:	b.eq	403668 <tigetstr@plt+0x1b18>  // b.none
  40249c:	cmp	w0, #0x87
  4024a0:	b.le	40262c <tigetstr@plt+0xadc>
  4024a4:	add	x2, sp, #0xc8
  4024a8:	add	x25, x21, #0x4f0
  4024ac:	b	402530 <tigetstr@plt+0x9e0>
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4024b8:	add	x1, x1, #0x5b0
  4024bc:	mov	x0, #0x0                   	// #0
  4024c0:	bl	401a80 <dcgettext@plt>
  4024c4:	bl	401a30 <warnx@plt>
  4024c8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4024cc:	ldr	x19, [x0, #576]
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4024d8:	add	x1, x1, #0x5c0
  4024dc:	mov	x0, #0x0                   	// #0
  4024e0:	bl	401a80 <dcgettext@plt>
  4024e4:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4024e8:	ldr	x2, [x1, #608]
  4024ec:	mov	x1, x0
  4024f0:	mov	x0, x19
  4024f4:	bl	401b00 <fprintf@plt>
  4024f8:	mov	w0, #0x1                   	// #1
  4024fc:	bl	401760 <exit@plt>
  402500:	ldr	w1, [x3, #4]!
  402504:	cmp	w1, #0x0
  402508:	ccmp	w0, w1, #0x1, ne  // ne = any
  40250c:	b.ge	402544 <tigetstr@plt+0x9f4>  // b.tcont
  402510:	b	40251c <tigetstr@plt+0x9cc>
  402514:	cmp	w0, w1
  402518:	b.ne	40255c <tigetstr@plt+0xa0c>  // b.any
  40251c:	ldr	w1, [x25, #64]!
  402520:	add	x2, x2, #0x4
  402524:	cmp	w1, #0x0
  402528:	ccmp	w0, w1, #0x1, ne  // ne = any
  40252c:	b.lt	40262c <tigetstr@plt+0xadc>  // b.tstop
  402530:	ldr	w1, [x25]
  402534:	cmp	w1, #0x0
  402538:	mov	x3, x25
  40253c:	ccmp	w0, w1, #0x1, ne  // ne = any
  402540:	b.lt	40251c <tigetstr@plt+0x9cc>  // b.tstop
  402544:	cmp	w0, w1
  402548:	b.ne	402500 <tigetstr@plt+0x9b0>  // b.any
  40254c:	ldr	w1, [x2]
  402550:	cbnz	w1, 402514 <tigetstr@plt+0x9c4>
  402554:	str	w0, [x2]
  402558:	b	40251c <tigetstr@plt+0x9cc>
  40255c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402560:	ldr	x19, [x0, #576]
  402564:	mov	w2, #0x5                   	// #5
  402568:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40256c:	add	x1, x1, #0x5e8
  402570:	mov	x0, #0x0                   	// #0
  402574:	bl	401a80 <dcgettext@plt>
  402578:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  40257c:	ldr	x2, [x1, #608]
  402580:	mov	x1, x0
  402584:	mov	x0, x19
  402588:	bl	401b00 <fprintf@plt>
  40258c:	mov	x19, #0x0                   	// #0
  402590:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  402594:	add	x21, x21, #0x500
  402598:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  40259c:	add	x20, x20, #0x620
  4025a0:	adrp	x22, 406000 <tigetstr@plt+0x44b0>
  4025a4:	b	4025cc <tigetstr@plt+0xa7c>
  4025a8:	cbz	x2, 4025f0 <tigetstr@plt+0xaa0>
  4025ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4025b0:	add	x1, x1, #0x610
  4025b4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4025b8:	ldr	x0, [x0, #576]
  4025bc:	bl	401b00 <fprintf@plt>
  4025c0:	add	x19, x19, #0x4
  4025c4:	cmp	x19, #0x3c
  4025c8:	b.eq	402614 <tigetstr@plt+0xac4>  // b.none
  4025cc:	ldr	w3, [x25, x19]
  4025d0:	cbz	w3, 402614 <tigetstr@plt+0xac4>
  4025d4:	mov	x2, x21
  4025d8:	add	x0, x20, #0x50
  4025dc:	ldr	w1, [x0, #24]
  4025e0:	cmp	w3, w1
  4025e4:	b.eq	4025a8 <tigetstr@plt+0xa58>  // b.none
  4025e8:	ldr	x2, [x0, #32]!
  4025ec:	cbnz	x2, 4025dc <tigetstr@plt+0xa8c>
  4025f0:	sub	w0, w3, #0x21
  4025f4:	cmp	w0, #0x5d
  4025f8:	b.hi	4025c0 <tigetstr@plt+0xa70>  // b.pmore
  4025fc:	mov	w2, w3
  402600:	add	x1, x22, #0x618
  402604:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402608:	ldr	x0, [x0, #576]
  40260c:	bl	401b00 <fprintf@plt>
  402610:	b	4025c0 <tigetstr@plt+0xa70>
  402614:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402618:	ldr	x1, [x0, #576]
  40261c:	mov	w0, #0xa                   	// #10
  402620:	bl	4017d0 <fputc@plt>
  402624:	mov	w0, #0x1                   	// #1
  402628:	bl	401760 <exit@plt>
  40262c:	sub	w2, w0, #0x80
  402630:	cmp	w2, #0x23
  402634:	b.hi	403630 <tigetstr@plt+0x1ae0>  // b.pmore
  402638:	add	x0, x23, #0x5d8
  40263c:	ldrh	w0, [x0, w2, uxtw #1]
  402640:	adr	x1, 40264c <tigetstr@plt+0xafc>
  402644:	add	x0, x1, w0, sxth #2
  402648:	br	x0
  40264c:	ldrb	w25, [sp, #1031]
  402650:	ubfx	x0, x25, #5, #1
  402654:	bl	401ed4 <tigetstr@plt+0x384>
  402658:	bfi	w25, w0, #5, #1
  40265c:	strb	w25, [sp, #1031]
  402660:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402664:	ldr	x0, [x0, #584]
  402668:	str	x0, [sp, #328]
  40266c:	b	40247c <tigetstr@plt+0x92c>
  402670:	ldrb	w25, [sp, #1031]
  402674:	ubfx	x0, x25, #6, #1
  402678:	bl	401ed4 <tigetstr@plt+0x384>
  40267c:	bfi	w25, w0, #6, #1
  402680:	strb	w25, [sp, #1031]
  402684:	b	40247c <tigetstr@plt+0x92c>
  402688:	ldrb	w25, [sp, #1031]
  40268c:	ubfx	x0, x25, #7, #1
  402690:	bl	401ed4 <tigetstr@plt+0x384>
  402694:	bfi	w25, w0, #7, #1
  402698:	strb	w25, [sp, #1031]
  40269c:	b	40247c <tigetstr@plt+0x92c>
  4026a0:	ldrb	w25, [sp, #1032]
  4026a4:	and	w0, w25, #0x1
  4026a8:	bl	401ed4 <tigetstr@plt+0x384>
  4026ac:	bfxil	w25, w0, #0, #1
  4026b0:	strb	w25, [sp, #1032]
  4026b4:	b	40247c <tigetstr@plt+0x92c>
  4026b8:	ldrb	w25, [sp, #1032]
  4026bc:	ubfx	x0, x25, #1, #1
  4026c0:	bl	401ed4 <tigetstr@plt+0x384>
  4026c4:	bfi	w25, w0, #1, #1
  4026c8:	strb	w25, [sp, #1032]
  4026cc:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4026d0:	ldr	x25, [x0, #584]
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4026dc:	add	x1, x1, #0x428
  4026e0:	mov	x0, #0x0                   	// #0
  4026e4:	bl	401a80 <dcgettext@plt>
  4026e8:	mov	x4, #0x0                   	// #0
  4026ec:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4026f0:	add	x3, x3, #0x620
  4026f4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4026f8:	add	x2, x2, #0x468
  4026fc:	mov	x1, x0
  402700:	mov	x0, x25
  402704:	bl	404f30 <tigetstr@plt+0x33e0>
  402708:	ldrb	w1, [sp, #1030]
  40270c:	bfxil	w1, w0, #0, #1
  402710:	strb	w1, [sp, #1030]
  402714:	b	40247c <tigetstr@plt+0x92c>
  402718:	ldrb	w25, [sp, #1034]
  40271c:	ubfx	x0, x25, #3, #1
  402720:	bl	401ed4 <tigetstr@plt+0x384>
  402724:	bfi	w25, w0, #3, #1
  402728:	strb	w25, [sp, #1034]
  40272c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402730:	ldr	x25, [x0, #584]
  402734:	mov	w2, #0x5                   	// #5
  402738:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40273c:	add	x1, x1, #0x428
  402740:	mov	x0, #0x0                   	// #0
  402744:	bl	401a80 <dcgettext@plt>
  402748:	mov	x4, #0x0                   	// #0
  40274c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402750:	add	x3, x3, #0x620
  402754:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402758:	add	x2, x2, #0x468
  40275c:	mov	x1, x0
  402760:	mov	x0, x25
  402764:	bl	404f30 <tigetstr@plt+0x33e0>
  402768:	ldrb	w1, [sp, #1030]
  40276c:	bfi	w1, w0, #7, #1
  402770:	strb	w1, [sp, #1030]
  402774:	b	40247c <tigetstr@plt+0x92c>
  402778:	ldrb	w25, [sp, #1034]
  40277c:	ubfx	x0, x25, #7, #1
  402780:	bl	401ed4 <tigetstr@plt+0x384>
  402784:	bfi	w25, w0, #7, #1
  402788:	strb	w25, [sp, #1034]
  40278c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402790:	ldr	x25, [x0, #584]
  402794:	mov	w2, #0x5                   	// #5
  402798:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40279c:	add	x1, x1, #0x428
  4027a0:	mov	x0, #0x0                   	// #0
  4027a4:	bl	401a80 <dcgettext@plt>
  4027a8:	mov	x4, #0x0                   	// #0
  4027ac:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4027b0:	add	x3, x3, #0x620
  4027b4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4027b8:	add	x2, x2, #0x468
  4027bc:	mov	x1, x0
  4027c0:	mov	x0, x25
  4027c4:	bl	404f30 <tigetstr@plt+0x33e0>
  4027c8:	ldrb	w1, [sp, #1031]
  4027cc:	bfxil	w1, w0, #0, #1
  4027d0:	strb	w1, [sp, #1031]
  4027d4:	b	40247c <tigetstr@plt+0x92c>
  4027d8:	ldrb	w25, [sp, #1032]
  4027dc:	ubfx	x0, x25, #2, #1
  4027e0:	bl	401ed4 <tigetstr@plt+0x384>
  4027e4:	bfi	w25, w0, #2, #1
  4027e8:	strb	w25, [sp, #1032]
  4027ec:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4027f0:	ldr	x25, [x0, #584]
  4027f4:	mov	w2, #0x5                   	// #5
  4027f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4027fc:	add	x1, x1, #0x428
  402800:	mov	x0, #0x0                   	// #0
  402804:	bl	401a80 <dcgettext@plt>
  402808:	mov	x4, #0x0                   	// #0
  40280c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402810:	add	x3, x3, #0x620
  402814:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402818:	add	x2, x2, #0x468
  40281c:	mov	x1, x0
  402820:	mov	x0, x25
  402824:	bl	404f30 <tigetstr@plt+0x33e0>
  402828:	ldrb	w1, [sp, #1030]
  40282c:	bfi	w1, w0, #1, #1
  402830:	strb	w1, [sp, #1030]
  402834:	b	40247c <tigetstr@plt+0x92c>
  402838:	ldrb	w25, [sp, #1032]
  40283c:	ubfx	x0, x25, #3, #1
  402840:	bl	401ed4 <tigetstr@plt+0x384>
  402844:	bfi	w25, w0, #3, #1
  402848:	strb	w25, [sp, #1032]
  40284c:	b	40247c <tigetstr@plt+0x92c>
  402850:	ldrb	w25, [sp, #1032]
  402854:	ubfx	x0, x25, #4, #1
  402858:	bl	401ed4 <tigetstr@plt+0x384>
  40285c:	bfi	w25, w0, #4, #1
  402860:	strb	w25, [sp, #1032]
  402864:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402868:	ldr	x0, [x0, #584]
  40286c:	bl	401f60 <tigetstr@plt+0x410>
  402870:	ldrb	w1, [sp, #1028]
  402874:	bfxil	w1, w0, #0, #4
  402878:	strb	w1, [sp, #1028]
  40287c:	b	40247c <tigetstr@plt+0x92c>
  402880:	ldrb	w25, [sp, #1032]
  402884:	ubfx	x0, x25, #5, #1
  402888:	bl	401ed4 <tigetstr@plt+0x384>
  40288c:	bfi	w25, w0, #5, #1
  402890:	strb	w25, [sp, #1032]
  402894:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402898:	ldr	x0, [x0, #584]
  40289c:	bl	401f60 <tigetstr@plt+0x410>
  4028a0:	ldrb	w1, [sp, #1028]
  4028a4:	bfi	w1, w0, #4, #4
  4028a8:	strb	w1, [sp, #1028]
  4028ac:	b	40247c <tigetstr@plt+0x92c>
  4028b0:	ldrb	w25, [sp, #1034]
  4028b4:	and	w0, w25, #0x1
  4028b8:	bl	401ed4 <tigetstr@plt+0x384>
  4028bc:	bfxil	w25, w0, #0, #1
  4028c0:	strb	w25, [sp, #1034]
  4028c4:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4028c8:	add	x1, x1, #0x250
  4028cc:	mov	x0, x19
  4028d0:	bl	401fe0 <tigetstr@plt+0x490>
  4028d4:	ldrb	w1, [sp, #1029]
  4028d8:	bfxil	w1, w0, #0, #4
  4028dc:	strb	w1, [sp, #1029]
  4028e0:	b	40247c <tigetstr@plt+0x92c>
  4028e4:	ldrb	w25, [sp, #1034]
  4028e8:	ubfx	x0, x25, #1, #1
  4028ec:	bl	401ed4 <tigetstr@plt+0x384>
  4028f0:	bfi	w25, w0, #1, #1
  4028f4:	strb	w25, [sp, #1034]
  4028f8:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4028fc:	add	x1, x1, #0x250
  402900:	mov	x0, x19
  402904:	bl	401fe0 <tigetstr@plt+0x490>
  402908:	ldrb	w1, [sp, #1029]
  40290c:	bfi	w1, w0, #4, #4
  402910:	strb	w1, [sp, #1029]
  402914:	b	40247c <tigetstr@plt+0x92c>
  402918:	ldrb	w25, [sp, #1035]
  40291c:	and	w0, w25, #0x1
  402920:	bl	401ed4 <tigetstr@plt+0x384>
  402924:	bfxil	w25, w0, #0, #1
  402928:	strb	w25, [sp, #1035]
  40292c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402930:	ldr	x25, [x0, #584]
  402934:	mov	w2, #0x5                   	// #5
  402938:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40293c:	add	x1, x1, #0x428
  402940:	mov	x0, #0x0                   	// #0
  402944:	bl	401a80 <dcgettext@plt>
  402948:	mov	x4, #0x0                   	// #0
  40294c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402950:	add	x3, x3, #0x620
  402954:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402958:	add	x2, x2, #0x468
  40295c:	mov	x1, x0
  402960:	mov	x0, x25
  402964:	bl	404f30 <tigetstr@plt+0x33e0>
  402968:	ldrb	w1, [sp, #1031]
  40296c:	bfi	w1, w0, #1, #1
  402970:	strb	w1, [sp, #1031]
  402974:	b	40247c <tigetstr@plt+0x92c>
  402978:	ldrb	w25, [sp, #1032]
  40297c:	ubfx	x0, x25, #6, #1
  402980:	bl	401ed4 <tigetstr@plt+0x384>
  402984:	bfi	w25, w0, #6, #1
  402988:	strb	w25, [sp, #1032]
  40298c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402990:	ldr	x25, [x0, #584]
  402994:	mov	w2, #0x5                   	// #5
  402998:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40299c:	add	x1, x1, #0x428
  4029a0:	mov	x0, #0x0                   	// #0
  4029a4:	bl	401a80 <dcgettext@plt>
  4029a8:	mov	x4, #0x0                   	// #0
  4029ac:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4029b0:	add	x3, x3, #0x620
  4029b4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4029b8:	add	x2, x2, #0x468
  4029bc:	mov	x1, x0
  4029c0:	mov	x0, x25
  4029c4:	bl	404f30 <tigetstr@plt+0x33e0>
  4029c8:	ldrb	w1, [sp, #1030]
  4029cc:	bfi	w1, w0, #2, #1
  4029d0:	strb	w1, [sp, #1030]
  4029d4:	b	40247c <tigetstr@plt+0x92c>
  4029d8:	ldrb	w25, [sp, #1034]
  4029dc:	ubfx	x0, x25, #2, #1
  4029e0:	bl	401ed4 <tigetstr@plt+0x384>
  4029e4:	bfi	w25, w0, #2, #1
  4029e8:	strb	w25, [sp, #1034]
  4029ec:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4029f0:	ldr	x25, [x0, #584]
  4029f4:	mov	w2, #0x5                   	// #5
  4029f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4029fc:	add	x1, x1, #0x428
  402a00:	mov	x0, #0x0                   	// #0
  402a04:	bl	401a80 <dcgettext@plt>
  402a08:	mov	x4, #0x0                   	// #0
  402a0c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402a10:	add	x3, x3, #0x620
  402a14:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402a18:	add	x2, x2, #0x468
  402a1c:	mov	x1, x0
  402a20:	mov	x0, x25
  402a24:	bl	404f30 <tigetstr@plt+0x33e0>
  402a28:	ldrb	w1, [sp, #1030]
  402a2c:	bfi	w1, w0, #3, #1
  402a30:	strb	w1, [sp, #1030]
  402a34:	b	40247c <tigetstr@plt+0x92c>
  402a38:	ldrb	w25, [sp, #1032]
  402a3c:	ubfx	x0, x25, #7, #1
  402a40:	bl	401ed4 <tigetstr@plt+0x384>
  402a44:	bfi	w25, w0, #7, #1
  402a48:	strb	w25, [sp, #1032]
  402a4c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402a50:	ldr	x25, [x0, #584]
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402a5c:	add	x1, x1, #0x428
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	bl	401a80 <dcgettext@plt>
  402a68:	mov	x4, #0x0                   	// #0
  402a6c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402a70:	add	x3, x3, #0x620
  402a74:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402a78:	add	x2, x2, #0x468
  402a7c:	mov	x1, x0
  402a80:	mov	x0, x25
  402a84:	bl	404f30 <tigetstr@plt+0x33e0>
  402a88:	ldrb	w1, [sp, #1030]
  402a8c:	bfi	w1, w0, #4, #1
  402a90:	strb	w1, [sp, #1030]
  402a94:	b	40247c <tigetstr@plt+0x92c>
  402a98:	ldrb	w25, [sp, #1033]
  402a9c:	and	w0, w25, #0x1
  402aa0:	bl	401ed4 <tigetstr@plt+0x384>
  402aa4:	bfxil	w25, w0, #0, #1
  402aa8:	strb	w25, [sp, #1033]
  402aac:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402ab0:	ldr	x25, [x0, #584]
  402ab4:	mov	w2, #0x5                   	// #5
  402ab8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402abc:	add	x1, x1, #0x428
  402ac0:	mov	x0, #0x0                   	// #0
  402ac4:	bl	401a80 <dcgettext@plt>
  402ac8:	mov	x4, #0x0                   	// #0
  402acc:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402ad0:	add	x3, x3, #0x620
  402ad4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402ad8:	add	x2, x2, #0x468
  402adc:	mov	x1, x0
  402ae0:	mov	x0, x25
  402ae4:	bl	404f30 <tigetstr@plt+0x33e0>
  402ae8:	ldrb	w1, [sp, #1030]
  402aec:	bfi	w1, w0, #5, #1
  402af0:	strb	w1, [sp, #1030]
  402af4:	b	40247c <tigetstr@plt+0x92c>
  402af8:	ldrb	w25, [sp, #1033]
  402afc:	ubfx	x0, x25, #1, #1
  402b00:	bl	401ed4 <tigetstr@plt+0x384>
  402b04:	bfi	w25, w0, #1, #1
  402b08:	strb	w25, [sp, #1033]
  402b0c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402b10:	ldr	x25, [x0, #584]
  402b14:	mov	w2, #0x5                   	// #5
  402b18:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b1c:	add	x1, x1, #0x428
  402b20:	mov	x0, #0x0                   	// #0
  402b24:	bl	401a80 <dcgettext@plt>
  402b28:	mov	x4, #0x0                   	// #0
  402b2c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402b30:	add	x3, x3, #0x620
  402b34:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402b38:	add	x2, x2, #0x468
  402b3c:	mov	x1, x0
  402b40:	mov	x0, x25
  402b44:	bl	404f30 <tigetstr@plt+0x33e0>
  402b48:	ldrb	w1, [sp, #1030]
  402b4c:	bfi	w1, w0, #6, #1
  402b50:	strb	w1, [sp, #1030]
  402b54:	b	40247c <tigetstr@plt+0x92c>
  402b58:	ldrb	w25, [sp, #1033]
  402b5c:	ubfx	x0, x25, #2, #1
  402b60:	bl	401ed4 <tigetstr@plt+0x384>
  402b64:	bfi	w25, w0, #2, #1
  402b68:	strb	w25, [sp, #1033]
  402b6c:	b	40247c <tigetstr@plt+0x92c>
  402b70:	ldrb	w25, [sp, #1033]
  402b74:	ubfx	x0, x25, #3, #1
  402b78:	bl	401ed4 <tigetstr@plt+0x384>
  402b7c:	bfi	w25, w0, #3, #1
  402b80:	strb	w25, [sp, #1033]
  402b84:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402b88:	ldr	x25, [x0, #584]
  402b8c:	cbz	x25, 402bd4 <tigetstr@plt+0x1084>
  402b90:	mov	w2, #0x5                   	// #5
  402b94:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402b98:	add	x1, x1, #0x428
  402b9c:	mov	x0, #0x0                   	// #0
  402ba0:	bl	401a80 <dcgettext@plt>
  402ba4:	mov	x4, #0x0                   	// #0
  402ba8:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402bac:	add	x3, x3, #0x628
  402bb0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402bb4:	add	x2, x2, #0x630
  402bb8:	mov	x1, x0
  402bbc:	mov	x0, x25
  402bc0:	bl	404f30 <tigetstr@plt+0x33e0>
  402bc4:	ldrb	w1, [sp, #1031]
  402bc8:	bfi	w1, w0, #3, #1
  402bcc:	strb	w1, [sp, #1031]
  402bd0:	b	40247c <tigetstr@plt+0x92c>
  402bd4:	ldrb	w0, [sp, #1031]
  402bd8:	orr	w0, w0, #0x8
  402bdc:	strb	w0, [sp, #1031]
  402be0:	b	40247c <tigetstr@plt+0x92c>
  402be4:	ldrb	w25, [sp, #1034]
  402be8:	ubfx	x0, x25, #4, #1
  402bec:	bl	401ed4 <tigetstr@plt+0x384>
  402bf0:	bfi	w25, w0, #4, #1
  402bf4:	strb	w25, [sp, #1034]
  402bf8:	add	x3, sp, #0x180
  402bfc:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402c00:	add	x2, x2, #0x250
  402c04:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402c08:	ldr	x1, [x0, #584]
  402c0c:	mov	x0, x19
  402c10:	bl	401d4c <tigetstr@plt+0x1fc>
  402c14:	b	40247c <tigetstr@plt+0x92c>
  402c18:	ldrb	w25, [sp, #1034]
  402c1c:	ubfx	x0, x25, #5, #1
  402c20:	bl	401ed4 <tigetstr@plt+0x384>
  402c24:	bfi	w25, w0, #5, #1
  402c28:	strb	w25, [sp, #1034]
  402c2c:	add	x3, sp, #0x180
  402c30:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402c34:	add	x2, x2, #0x250
  402c38:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402c3c:	ldr	x1, [x0, #584]
  402c40:	mov	x0, x19
  402c44:	bl	401d4c <tigetstr@plt+0x1fc>
  402c48:	b	40247c <tigetstr@plt+0x92c>
  402c4c:	ldrb	w25, [sp, #1034]
  402c50:	ubfx	x0, x25, #6, #1
  402c54:	bl	401ed4 <tigetstr@plt+0x384>
  402c58:	bfi	w25, w0, #6, #1
  402c5c:	strb	w25, [sp, #1034]
  402c60:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402c64:	add	x2, x2, #0x250
  402c68:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402c6c:	ldr	x1, [x0, #584]
  402c70:	mov	x0, x19
  402c74:	bl	401cb0 <tigetstr@plt+0x160>
  402c78:	mov	x25, x0
  402c7c:	cbz	x0, 402ce0 <tigetstr@plt+0x1190>
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402c88:	add	x1, x1, #0x428
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	bl	401a80 <dcgettext@plt>
  402c94:	mov	x1, x0
  402c98:	mov	x0, x25
  402c9c:	bl	4051b8 <tigetstr@plt+0x3668>
  402ca0:	sub	w1, w0, #0x1
  402ca4:	cmp	w1, #0x9f
  402ca8:	b.hi	402cb4 <tigetstr@plt+0x1164>  // b.pmore
  402cac:	str	w0, [sp, #380]
  402cb0:	b	40247c <tigetstr@plt+0x92c>
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402cbc:	add	x1, x1, #0x428
  402cc0:	mov	x0, #0x0                   	// #0
  402cc4:	bl	401a80 <dcgettext@plt>
  402cc8:	mov	x3, x25
  402ccc:	mov	x2, x0
  402cd0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402cd4:	add	x1, x1, #0x448
  402cd8:	mov	w0, #0x1                   	// #1
  402cdc:	bl	401aa0 <errx@plt>
  402ce0:	mov	w0, #0x8                   	// #8
  402ce4:	b	402cac <tigetstr@plt+0x115c>
  402ce8:	ldrb	w25, [sp, #1033]
  402cec:	ubfx	x0, x25, #4, #1
  402cf0:	bl	401ed4 <tigetstr@plt+0x384>
  402cf4:	bfi	w25, w0, #4, #1
  402cf8:	strb	w25, [sp, #1033]
  402cfc:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402d00:	add	x2, x2, #0x250
  402d04:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402d08:	ldr	x1, [x0, #584]
  402d0c:	mov	x0, x19
  402d10:	bl	4020ec <tigetstr@plt+0x59c>
  402d14:	str	w0, [sp, #336]
  402d18:	b	40247c <tigetstr@plt+0x92c>
  402d1c:	ldrb	w25, [sp, #1033]
  402d20:	ubfx	x0, x25, #5, #1
  402d24:	bl	401ed4 <tigetstr@plt+0x384>
  402d28:	bfi	w25, w0, #5, #1
  402d2c:	strb	w25, [sp, #1033]
  402d30:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402d34:	add	x2, x2, #0x250
  402d38:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402d3c:	ldr	x1, [x0, #584]
  402d40:	mov	x0, x19
  402d44:	bl	401e54 <tigetstr@plt+0x304>
  402d48:	str	w0, [sp, #348]
  402d4c:	b	40247c <tigetstr@plt+0x92c>
  402d50:	ldrb	w25, [sp, #1033]
  402d54:	ubfx	x0, x25, #7, #1
  402d58:	bl	401ed4 <tigetstr@plt+0x384>
  402d5c:	bfi	w25, w0, #7, #1
  402d60:	strb	w25, [sp, #1033]
  402d64:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402d68:	add	x2, x2, #0x250
  402d6c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402d70:	ldr	x1, [x0, #584]
  402d74:	mov	x0, x19
  402d78:	bl	401e54 <tigetstr@plt+0x304>
  402d7c:	str	w0, [sp, #348]
  402d80:	b	40247c <tigetstr@plt+0x92c>
  402d84:	ldrb	w25, [sp, #1033]
  402d88:	ubfx	x0, x25, #6, #1
  402d8c:	bl	401ed4 <tigetstr@plt+0x384>
  402d90:	bfi	w25, w0, #6, #1
  402d94:	strb	w25, [sp, #1033]
  402d98:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402d9c:	ldr	x0, [x0, #584]
  402da0:	str	x0, [sp, #352]
  402da4:	b	40247c <tigetstr@plt+0x92c>
  402da8:	ldrb	w25, [sp, #1035]
  402dac:	ubfx	x0, x25, #1, #1
  402db0:	bl	401ed4 <tigetstr@plt+0x384>
  402db4:	bfi	w25, w0, #1, #1
  402db8:	strb	w25, [sp, #1035]
  402dbc:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402dc0:	ldr	x25, [x0, #584]
  402dc4:	mov	w2, #0x5                   	// #5
  402dc8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402dcc:	add	x1, x1, #0x428
  402dd0:	mov	x0, #0x0                   	// #0
  402dd4:	bl	401a80 <dcgettext@plt>
  402dd8:	mov	x4, #0x0                   	// #0
  402ddc:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402de0:	add	x3, x3, #0x620
  402de4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402de8:	add	x2, x2, #0x468
  402dec:	mov	x1, x0
  402df0:	mov	x0, x25
  402df4:	bl	404f30 <tigetstr@plt+0x33e0>
  402df8:	ldrb	w1, [sp, #1031]
  402dfc:	bfi	w1, w0, #2, #1
  402e00:	strb	w1, [sp, #1031]
  402e04:	b	40247c <tigetstr@plt+0x92c>
  402e08:	ldrb	w25, [sp, #1035]
  402e0c:	ubfx	x0, x25, #2, #1
  402e10:	bl	401ed4 <tigetstr@plt+0x384>
  402e14:	bfi	w25, w0, #2, #1
  402e18:	strb	w25, [sp, #1035]
  402e1c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402e20:	ldr	x25, [x0, #584]
  402e24:	mov	w2, #0x5                   	// #5
  402e28:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e2c:	add	x1, x1, #0x428
  402e30:	mov	x0, #0x0                   	// #0
  402e34:	bl	401a80 <dcgettext@plt>
  402e38:	mov	x1, x0
  402e3c:	mov	x0, x25
  402e40:	bl	4051b8 <tigetstr@plt+0x3668>
  402e44:	cmp	w0, #0x8
  402e48:	b.hi	402e78 <tigetstr@plt+0x1328>  // b.pmore
  402e4c:	str	w0, [sp, #368]
  402e50:	cbnz	w0, 40247c <tigetstr@plt+0x92c>
  402e54:	ldrb	w25, [sp, #1035]
  402e58:	ubfx	x0, x25, #1, #1
  402e5c:	bl	401ed4 <tigetstr@plt+0x384>
  402e60:	bfi	w25, w0, #1, #1
  402e64:	strb	w25, [sp, #1035]
  402e68:	ldrb	w0, [sp, #1031]
  402e6c:	orr	w0, w0, #0x4
  402e70:	strb	w0, [sp, #1031]
  402e74:	b	40247c <tigetstr@plt+0x92c>
  402e78:	mov	w2, #0x5                   	// #5
  402e7c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e80:	add	x1, x1, #0x428
  402e84:	mov	x0, #0x0                   	// #0
  402e88:	bl	401a80 <dcgettext@plt>
  402e8c:	mov	x3, x25
  402e90:	mov	x2, x0
  402e94:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402e98:	add	x1, x1, #0x448
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	bl	401aa0 <errx@plt>
  402ea4:	ldrb	w25, [sp, #1035]
  402ea8:	ubfx	x0, x25, #3, #1
  402eac:	bl	401ed4 <tigetstr@plt+0x384>
  402eb0:	bfi	w25, w0, #3, #1
  402eb4:	strb	w25, [sp, #1035]
  402eb8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402ebc:	ldr	x25, [x0, #584]
  402ec0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ec4:	add	x1, x1, #0x468
  402ec8:	mov	x0, x25
  402ecc:	bl	401960 <strcmp@plt>
  402ed0:	cbz	w0, 402f50 <tigetstr@plt+0x1400>
  402ed4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402ed8:	add	x1, x1, #0x638
  402edc:	mov	x0, x25
  402ee0:	bl	401960 <strcmp@plt>
  402ee4:	cbz	w0, 402f5c <tigetstr@plt+0x140c>
  402ee8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402eec:	add	x1, x1, #0x640
  402ef0:	mov	x0, x25
  402ef4:	bl	401960 <strcmp@plt>
  402ef8:	cbz	w0, 402f64 <tigetstr@plt+0x1414>
  402efc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402f00:	add	x1, x1, #0x648
  402f04:	mov	x0, x25
  402f08:	bl	401960 <strcmp@plt>
  402f0c:	cbz	w0, 402f6c <tigetstr@plt+0x141c>
  402f10:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402f14:	add	x1, x1, #0x620
  402f18:	mov	x0, x25
  402f1c:	bl	401960 <strcmp@plt>
  402f20:	cbz	w0, 402f54 <tigetstr@plt+0x1404>
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402f2c:	add	x1, x1, #0x428
  402f30:	mov	x0, #0x0                   	// #0
  402f34:	bl	401a80 <dcgettext@plt>
  402f38:	mov	x3, x25
  402f3c:	mov	x2, x0
  402f40:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402f44:	add	x1, x1, #0x448
  402f48:	mov	w0, #0x1                   	// #1
  402f4c:	bl	401aa0 <errx@plt>
  402f50:	mov	w0, #0x1                   	// #1
  402f54:	str	w0, [sp, #372]
  402f58:	b	40247c <tigetstr@plt+0x92c>
  402f5c:	mov	w0, #0x1                   	// #1
  402f60:	b	402f54 <tigetstr@plt+0x1404>
  402f64:	mov	w0, #0x2                   	// #2
  402f68:	b	402f54 <tigetstr@plt+0x1404>
  402f6c:	mov	w0, #0x3                   	// #3
  402f70:	b	402f54 <tigetstr@plt+0x1404>
  402f74:	ldrb	w25, [sp, #1035]
  402f78:	ubfx	x0, x25, #4, #1
  402f7c:	bl	401ed4 <tigetstr@plt+0x384>
  402f80:	bfi	w25, w0, #4, #1
  402f84:	strb	w25, [sp, #1035]
  402f88:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402f8c:	add	x2, x2, #0x250
  402f90:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402f94:	ldr	x1, [x0, #584]
  402f98:	mov	x0, x19
  402f9c:	bl	4020ec <tigetstr@plt+0x59c>
  402fa0:	str	w0, [sp, #376]
  402fa4:	b	40247c <tigetstr@plt+0x92c>
  402fa8:	ldrb	w25, [sp, #1035]
  402fac:	ubfx	x0, x25, #5, #1
  402fb0:	bl	401ed4 <tigetstr@plt+0x384>
  402fb4:	bfi	w25, w0, #5, #1
  402fb8:	strb	w25, [sp, #1035]
  402fbc:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  402fc0:	add	x2, x2, #0x250
  402fc4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  402fc8:	ldr	x1, [x0, #584]
  402fcc:	mov	x0, x19
  402fd0:	bl	401cb0 <tigetstr@plt+0x160>
  402fd4:	mov	x25, x0
  402fd8:	cbz	x0, 403038 <tigetstr@plt+0x14e8>
  402fdc:	mov	w2, #0x5                   	// #5
  402fe0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402fe4:	add	x1, x1, #0x428
  402fe8:	mov	x0, #0x0                   	// #0
  402fec:	bl	401a80 <dcgettext@plt>
  402ff0:	mov	x1, x0
  402ff4:	mov	x0, x25
  402ff8:	bl	4051b8 <tigetstr@plt+0x3668>
  402ffc:	cmp	w0, #0x7d0
  403000:	b.hi	40300c <tigetstr@plt+0x14bc>  // b.pmore
  403004:	str	w0, [sp, #340]
  403008:	b	40247c <tigetstr@plt+0x92c>
  40300c:	mov	w2, #0x5                   	// #5
  403010:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403014:	add	x1, x1, #0x428
  403018:	mov	x0, #0x0                   	// #0
  40301c:	bl	401a80 <dcgettext@plt>
  403020:	mov	x3, x25
  403024:	mov	x2, x0
  403028:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40302c:	add	x1, x1, #0x448
  403030:	mov	w0, #0x1                   	// #1
  403034:	bl	401aa0 <errx@plt>
  403038:	mov	w0, #0x0                   	// #0
  40303c:	b	403004 <tigetstr@plt+0x14b4>
  403040:	ldrb	w25, [sp, #1035]
  403044:	ubfx	x0, x25, #6, #1
  403048:	bl	401ed4 <tigetstr@plt+0x384>
  40304c:	bfi	w25, w0, #6, #1
  403050:	strb	w25, [sp, #1035]
  403054:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  403058:	add	x2, x2, #0x250
  40305c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403060:	ldr	x1, [x0, #584]
  403064:	mov	x0, x19
  403068:	bl	401cb0 <tigetstr@plt+0x160>
  40306c:	mov	x25, x0
  403070:	cbz	x0, 40309c <tigetstr@plt+0x154c>
  403074:	mov	w2, #0x5                   	// #5
  403078:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40307c:	add	x1, x1, #0x428
  403080:	mov	x0, #0x0                   	// #0
  403084:	bl	401a80 <dcgettext@plt>
  403088:	mov	x1, x0
  40308c:	mov	x0, x25
  403090:	bl	4051b8 <tigetstr@plt+0x3668>
  403094:	str	w0, [sp, #344]
  403098:	b	40247c <tigetstr@plt+0x92c>
  40309c:	mov	w0, #0x0                   	// #0
  4030a0:	b	403094 <tigetstr@plt+0x1544>
  4030a4:	mov	w2, #0x5                   	// #5
  4030a8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4030ac:	add	x1, x1, #0x658
  4030b0:	mov	x0, #0x0                   	// #0
  4030b4:	bl	401a80 <dcgettext@plt>
  4030b8:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4030bc:	add	x2, x2, #0x668
  4030c0:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4030c4:	ldr	x1, [x1, #608]
  4030c8:	bl	401ac0 <printf@plt>
  4030cc:	mov	w0, #0x0                   	// #0
  4030d0:	bl	401760 <exit@plt>
  4030d4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4030d8:	ldr	x19, [x0, #600]
  4030dc:	mov	w2, #0x5                   	// #5
  4030e0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4030e4:	add	x1, x1, #0x680
  4030e8:	mov	x0, #0x0                   	// #0
  4030ec:	bl	401a80 <dcgettext@plt>
  4030f0:	mov	x1, x19
  4030f4:	bl	401750 <fputs@plt>
  4030f8:	mov	w2, #0x5                   	// #5
  4030fc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403100:	add	x1, x1, #0x690
  403104:	mov	x0, #0x0                   	// #0
  403108:	bl	401a80 <dcgettext@plt>
  40310c:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403110:	ldr	x2, [x1, #608]
  403114:	mov	x1, x0
  403118:	mov	x0, x19
  40311c:	bl	401b00 <fprintf@plt>
  403120:	mov	x1, x19
  403124:	mov	w0, #0xa                   	// #10
  403128:	bl	4017d0 <fputc@plt>
  40312c:	mov	w2, #0x5                   	// #5
  403130:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403134:	add	x1, x1, #0x6a0
  403138:	mov	x0, #0x0                   	// #0
  40313c:	bl	401a80 <dcgettext@plt>
  403140:	mov	x1, x19
  403144:	bl	401750 <fputs@plt>
  403148:	mov	w2, #0x5                   	// #5
  40314c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403150:	add	x1, x1, #0x6c8
  403154:	mov	x0, #0x0                   	// #0
  403158:	bl	401a80 <dcgettext@plt>
  40315c:	mov	x1, x19
  403160:	bl	401750 <fputs@plt>
  403164:	mov	w2, #0x5                   	// #5
  403168:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40316c:	add	x1, x1, #0x6d8
  403170:	mov	x0, #0x0                   	// #0
  403174:	bl	401a80 <dcgettext@plt>
  403178:	mov	x1, x19
  40317c:	bl	401750 <fputs@plt>
  403180:	mov	w2, #0x5                   	// #5
  403184:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403188:	add	x1, x1, #0x720
  40318c:	mov	x0, #0x0                   	// #0
  403190:	bl	401a80 <dcgettext@plt>
  403194:	mov	x1, x19
  403198:	bl	401750 <fputs@plt>
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4031a4:	add	x1, x1, #0x768
  4031a8:	mov	x0, #0x0                   	// #0
  4031ac:	bl	401a80 <dcgettext@plt>
  4031b0:	mov	x1, x19
  4031b4:	bl	401750 <fputs@plt>
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4031c0:	add	x1, x1, #0x7a8
  4031c4:	mov	x0, #0x0                   	// #0
  4031c8:	bl	401a80 <dcgettext@plt>
  4031cc:	mov	x1, x19
  4031d0:	bl	401750 <fputs@plt>
  4031d4:	mov	w2, #0x5                   	// #5
  4031d8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4031dc:	add	x1, x1, #0x7f8
  4031e0:	mov	x0, #0x0                   	// #0
  4031e4:	bl	401a80 <dcgettext@plt>
  4031e8:	mov	x1, x19
  4031ec:	bl	401750 <fputs@plt>
  4031f0:	mov	w2, #0x5                   	// #5
  4031f4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4031f8:	add	x1, x1, #0x838
  4031fc:	mov	x0, #0x0                   	// #0
  403200:	bl	401a80 <dcgettext@plt>
  403204:	mov	x1, x19
  403208:	bl	401750 <fputs@plt>
  40320c:	mov	x1, x19
  403210:	mov	w0, #0xa                   	// #10
  403214:	bl	4017d0 <fputc@plt>
  403218:	mov	w2, #0x5                   	// #5
  40321c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403220:	add	x1, x1, #0x888
  403224:	mov	x0, #0x0                   	// #0
  403228:	bl	401a80 <dcgettext@plt>
  40322c:	mov	x1, x19
  403230:	bl	401750 <fputs@plt>
  403234:	mov	w2, #0x5                   	// #5
  403238:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40323c:	add	x1, x1, #0x8b8
  403240:	mov	x0, #0x0                   	// #0
  403244:	bl	401a80 <dcgettext@plt>
  403248:	mov	x1, x19
  40324c:	bl	401750 <fputs@plt>
  403250:	mov	w2, #0x5                   	// #5
  403254:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403258:	add	x1, x1, #0x8e8
  40325c:	mov	x0, #0x0                   	// #0
  403260:	bl	401a80 <dcgettext@plt>
  403264:	mov	x1, x19
  403268:	bl	401750 <fputs@plt>
  40326c:	mov	w2, #0x5                   	// #5
  403270:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403274:	add	x1, x1, #0x928
  403278:	mov	x0, #0x0                   	// #0
  40327c:	bl	401a80 <dcgettext@plt>
  403280:	mov	x1, x19
  403284:	bl	401750 <fputs@plt>
  403288:	mov	w2, #0x5                   	// #5
  40328c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403290:	add	x1, x1, #0x978
  403294:	mov	x0, #0x0                   	// #0
  403298:	bl	401a80 <dcgettext@plt>
  40329c:	mov	x1, x19
  4032a0:	bl	401750 <fputs@plt>
  4032a4:	mov	x1, x19
  4032a8:	mov	w0, #0xa                   	// #10
  4032ac:	bl	4017d0 <fputc@plt>
  4032b0:	mov	w2, #0x5                   	// #5
  4032b4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4032b8:	add	x1, x1, #0x9c0
  4032bc:	mov	x0, #0x0                   	// #0
  4032c0:	bl	401a80 <dcgettext@plt>
  4032c4:	mov	x1, x19
  4032c8:	bl	401750 <fputs@plt>
  4032cc:	mov	w2, #0x5                   	// #5
  4032d0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4032d4:	add	x1, x1, #0xa00
  4032d8:	mov	x0, #0x0                   	// #0
  4032dc:	bl	401a80 <dcgettext@plt>
  4032e0:	mov	x1, x19
  4032e4:	bl	401750 <fputs@plt>
  4032e8:	mov	x1, x19
  4032ec:	mov	w0, #0xa                   	// #10
  4032f0:	bl	4017d0 <fputc@plt>
  4032f4:	mov	w2, #0x5                   	// #5
  4032f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4032fc:	add	x1, x1, #0xa40
  403300:	mov	x0, #0x0                   	// #0
  403304:	bl	401a80 <dcgettext@plt>
  403308:	mov	x1, x19
  40330c:	bl	401750 <fputs@plt>
  403310:	mov	w2, #0x5                   	// #5
  403314:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403318:	add	x1, x1, #0xa78
  40331c:	mov	x0, #0x0                   	// #0
  403320:	bl	401a80 <dcgettext@plt>
  403324:	mov	x1, x19
  403328:	bl	401750 <fputs@plt>
  40332c:	mov	w2, #0x5                   	// #5
  403330:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403334:	add	x1, x1, #0xab0
  403338:	mov	x0, #0x0                   	// #0
  40333c:	bl	401a80 <dcgettext@plt>
  403340:	mov	x1, x19
  403344:	bl	401750 <fputs@plt>
  403348:	mov	w2, #0x5                   	// #5
  40334c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403350:	add	x1, x1, #0xaf0
  403354:	mov	x0, #0x0                   	// #0
  403358:	bl	401a80 <dcgettext@plt>
  40335c:	mov	x1, x19
  403360:	bl	401750 <fputs@plt>
  403364:	mov	w2, #0x5                   	// #5
  403368:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40336c:	add	x1, x1, #0xb30
  403370:	mov	x0, #0x0                   	// #0
  403374:	bl	401a80 <dcgettext@plt>
  403378:	mov	x1, x19
  40337c:	bl	401750 <fputs@plt>
  403380:	mov	x1, x19
  403384:	mov	w0, #0xa                   	// #10
  403388:	bl	4017d0 <fputc@plt>
  40338c:	mov	w2, #0x5                   	// #5
  403390:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403394:	add	x1, x1, #0xb78
  403398:	mov	x0, #0x0                   	// #0
  40339c:	bl	401a80 <dcgettext@plt>
  4033a0:	mov	x1, x19
  4033a4:	bl	401750 <fputs@plt>
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033b0:	add	x1, x1, #0xba0
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	bl	401a80 <dcgettext@plt>
  4033bc:	mov	x1, x19
  4033c0:	bl	401750 <fputs@plt>
  4033c4:	mov	w2, #0x5                   	// #5
  4033c8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033cc:	add	x1, x1, #0xbc8
  4033d0:	mov	x0, #0x0                   	// #0
  4033d4:	bl	401a80 <dcgettext@plt>
  4033d8:	mov	x1, x19
  4033dc:	bl	401750 <fputs@plt>
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4033e8:	add	x1, x1, #0xbf0
  4033ec:	mov	x0, #0x0                   	// #0
  4033f0:	bl	401a80 <dcgettext@plt>
  4033f4:	mov	x1, x19
  4033f8:	bl	401750 <fputs@plt>
  4033fc:	mov	w2, #0x5                   	// #5
  403400:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403404:	add	x1, x1, #0xc20
  403408:	mov	x0, #0x0                   	// #0
  40340c:	bl	401a80 <dcgettext@plt>
  403410:	mov	x1, x19
  403414:	bl	401750 <fputs@plt>
  403418:	mov	x1, x19
  40341c:	mov	w0, #0xa                   	// #10
  403420:	bl	4017d0 <fputc@plt>
  403424:	mov	w2, #0x5                   	// #5
  403428:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40342c:	add	x1, x1, #0xc68
  403430:	mov	x0, #0x0                   	// #0
  403434:	bl	401a80 <dcgettext@plt>
  403438:	mov	x1, x19
  40343c:	bl	401750 <fputs@plt>
  403440:	mov	w2, #0x5                   	// #5
  403444:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403448:	add	x1, x1, #0xcb0
  40344c:	mov	x0, #0x0                   	// #0
  403450:	bl	401a80 <dcgettext@plt>
  403454:	mov	x1, x19
  403458:	bl	401750 <fputs@plt>
  40345c:	mov	w2, #0x5                   	// #5
  403460:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403464:	add	x1, x1, #0xd00
  403468:	mov	x0, #0x0                   	// #0
  40346c:	bl	401a80 <dcgettext@plt>
  403470:	mov	x1, x19
  403474:	bl	401750 <fputs@plt>
  403478:	mov	w2, #0x5                   	// #5
  40347c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403480:	add	x1, x1, #0xd48
  403484:	mov	x0, #0x0                   	// #0
  403488:	bl	401a80 <dcgettext@plt>
  40348c:	mov	x1, x19
  403490:	bl	401750 <fputs@plt>
  403494:	mov	w2, #0x5                   	// #5
  403498:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40349c:	add	x1, x1, #0xd88
  4034a0:	mov	x0, #0x0                   	// #0
  4034a4:	bl	401a80 <dcgettext@plt>
  4034a8:	mov	x1, x19
  4034ac:	bl	401750 <fputs@plt>
  4034b0:	mov	x1, x19
  4034b4:	mov	w0, #0xa                   	// #10
  4034b8:	bl	4017d0 <fputc@plt>
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034c4:	add	x1, x1, #0xdd8
  4034c8:	mov	x0, #0x0                   	// #0
  4034cc:	bl	401a80 <dcgettext@plt>
  4034d0:	mov	x1, x19
  4034d4:	bl	401750 <fputs@plt>
  4034d8:	mov	w2, #0x5                   	// #5
  4034dc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034e0:	add	x1, x1, #0xe20
  4034e4:	mov	x0, #0x0                   	// #0
  4034e8:	bl	401a80 <dcgettext@plt>
  4034ec:	mov	x1, x19
  4034f0:	bl	401750 <fputs@plt>
  4034f4:	mov	w2, #0x5                   	// #5
  4034f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034fc:	add	x1, x1, #0xe70
  403500:	mov	x0, #0x0                   	// #0
  403504:	bl	401a80 <dcgettext@plt>
  403508:	mov	x1, x19
  40350c:	bl	401750 <fputs@plt>
  403510:	mov	x1, x19
  403514:	mov	w0, #0xa                   	// #10
  403518:	bl	4017d0 <fputc@plt>
  40351c:	mov	w2, #0x5                   	// #5
  403520:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403524:	add	x1, x1, #0xea8
  403528:	mov	x0, #0x0                   	// #0
  40352c:	bl	401a80 <dcgettext@plt>
  403530:	mov	x1, x19
  403534:	bl	401750 <fputs@plt>
  403538:	mov	w2, #0x5                   	// #5
  40353c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403540:	add	x1, x1, #0xed8
  403544:	mov	x0, #0x0                   	// #0
  403548:	bl	401a80 <dcgettext@plt>
  40354c:	mov	x1, x19
  403550:	bl	401750 <fputs@plt>
  403554:	mov	w2, #0x5                   	// #5
  403558:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40355c:	add	x1, x1, #0xf18
  403560:	mov	x0, #0x0                   	// #0
  403564:	bl	401a80 <dcgettext@plt>
  403568:	mov	x1, x19
  40356c:	bl	401750 <fputs@plt>
  403570:	mov	x1, x19
  403574:	mov	w0, #0xa                   	// #10
  403578:	bl	4017d0 <fputc@plt>
  40357c:	mov	w2, #0x5                   	// #5
  403580:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403584:	add	x1, x1, #0xf60
  403588:	mov	x0, #0x0                   	// #0
  40358c:	bl	401a80 <dcgettext@plt>
  403590:	mov	x1, x19
  403594:	bl	401750 <fputs@plt>
  403598:	mov	w2, #0x5                   	// #5
  40359c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035a0:	add	x1, x1, #0xfa8
  4035a4:	mov	x0, #0x0                   	// #0
  4035a8:	bl	401a80 <dcgettext@plt>
  4035ac:	mov	x1, x19
  4035b0:	bl	401750 <fputs@plt>
  4035b4:	mov	x1, x19
  4035b8:	mov	w0, #0xa                   	// #10
  4035bc:	bl	4017d0 <fputc@plt>
  4035c0:	mov	w2, #0x5                   	// #5
  4035c4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035c8:	add	x1, x1, #0xfe0
  4035cc:	mov	x0, #0x0                   	// #0
  4035d0:	bl	401a80 <dcgettext@plt>
  4035d4:	mov	x1, x0
  4035d8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4035dc:	add	x0, x0, #0xff8
  4035e0:	bl	401ac0 <printf@plt>
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4035ec:	add	x1, x1, #0x20
  4035f0:	mov	x0, #0x0                   	// #0
  4035f4:	bl	401a80 <dcgettext@plt>
  4035f8:	mov	x1, x0
  4035fc:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403600:	add	x0, x0, #0x30
  403604:	bl	401ac0 <printf@plt>
  403608:	mov	w2, #0x5                   	// #5
  40360c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403610:	add	x1, x1, #0x58
  403614:	mov	x0, #0x0                   	// #0
  403618:	bl	401a80 <dcgettext@plt>
  40361c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403620:	add	x1, x1, #0x78
  403624:	bl	401ac0 <printf@plt>
  403628:	mov	w0, #0x0                   	// #0
  40362c:	bl	401760 <exit@plt>
  403630:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403634:	ldr	x19, [x0, #576]
  403638:	mov	w2, #0x5                   	// #5
  40363c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403640:	add	x1, x1, #0x5c0
  403644:	mov	x0, #0x0                   	// #0
  403648:	bl	401a80 <dcgettext@plt>
  40364c:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403650:	ldr	x2, [x1, #608]
  403654:	mov	x1, x0
  403658:	mov	x0, x19
  40365c:	bl	401b00 <fprintf@plt>
  403660:	mov	w0, #0x1                   	// #1
  403664:	bl	401760 <exit@plt>
  403668:	ldr	x0, [sp, #328]
  40366c:	cbz	x0, 4036d8 <tigetstr@plt+0x1b88>
  403670:	add	x2, sp, #0xc8
  403674:	mov	w1, #0x1                   	// #1
  403678:	ldr	x0, [sp, #328]
  40367c:	bl	401780 <setupterm@plt>
  403680:	cbz	w0, 40369c <tigetstr@plt+0x1b4c>
  403684:	ldr	w0, [sp, #200]
  403688:	cbz	w0, 403728 <tigetstr@plt+0x1bd8>
  40368c:	cmp	w0, #0x1
  403690:	b.eq	40374c <tigetstr@plt+0x1bfc>  // b.none
  403694:	cmn	w0, #0x1
  403698:	b.eq	403708 <tigetstr@plt+0x1bb8>  // b.none
  40369c:	ldr	x19, [sp, #328]
  4036a0:	mov	x2, #0x3                   	// #3
  4036a4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4036a8:	add	x1, x1, #0x108
  4036ac:	mov	x0, x19
  4036b0:	bl	4018a0 <strncmp@plt>
  4036b4:	cbz	w0, 40376c <tigetstr@plt+0x1c1c>
  4036b8:	mov	x2, #0x5                   	// #5
  4036bc:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4036c0:	add	x1, x1, #0x110
  4036c4:	mov	x0, x19
  4036c8:	bl	4018a0 <strncmp@plt>
  4036cc:	cmp	w0, #0x0
  4036d0:	cset	w1, eq  // eq = none
  4036d4:	b	403770 <tigetstr@plt+0x1c20>
  4036d8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4036dc:	add	x0, x0, #0x88
  4036e0:	bl	401ae0 <getenv@plt>
  4036e4:	str	x0, [sp, #328]
  4036e8:	cbnz	x0, 403670 <tigetstr@plt+0x1b20>
  4036ec:	mov	w2, #0x5                   	// #5
  4036f0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4036f4:	add	x1, x1, #0x90
  4036f8:	bl	401a80 <dcgettext@plt>
  4036fc:	mov	x1, x0
  403700:	mov	w0, #0x1                   	// #1
  403704:	bl	401aa0 <errx@plt>
  403708:	mov	w2, #0x5                   	// #5
  40370c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403710:	add	x1, x1, #0xa8
  403714:	mov	x0, #0x0                   	// #0
  403718:	bl	401a80 <dcgettext@plt>
  40371c:	mov	x1, x0
  403720:	mov	w0, #0x1                   	// #1
  403724:	bl	401aa0 <errx@plt>
  403728:	mov	w2, #0x5                   	// #5
  40372c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403730:	add	x1, x1, #0xd0
  403734:	mov	x0, #0x0                   	// #0
  403738:	bl	401a80 <dcgettext@plt>
  40373c:	ldr	x2, [sp, #328]
  403740:	mov	x1, x0
  403744:	mov	w0, #0x1                   	// #1
  403748:	bl	401aa0 <errx@plt>
  40374c:	mov	w2, #0x5                   	// #5
  403750:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403754:	add	x1, x1, #0xf0
  403758:	mov	x0, #0x0                   	// #0
  40375c:	bl	401a80 <dcgettext@plt>
  403760:	mov	x1, x0
  403764:	mov	w0, #0x1                   	// #1
  403768:	bl	401aa0 <errx@plt>
  40376c:	mov	w1, #0x1                   	// #1
  403770:	ldrb	w0, [sp, #1031]
  403774:	bfi	w0, w1, #4, #1
  403778:	strb	w0, [sp, #1031]
  40377c:	tbnz	w0, #6, 4039e8 <tigetstr@plt+0x1e98>
  403780:	ldrsb	w0, [sp, #1031]
  403784:	tbnz	w0, #31, 4039fc <tigetstr@plt+0x1eac>
  403788:	ldrb	w0, [sp, #1032]
  40378c:	tbnz	w0, #0, 403ce0 <tigetstr@plt+0x2190>
  403790:	ldrb	w0, [sp, #1032]
  403794:	tbz	w0, #1, 4037b0 <tigetstr@plt+0x1c60>
  403798:	ldrb	w0, [sp, #1030]
  40379c:	tbz	w0, #0, 403cf4 <tigetstr@plt+0x21a4>
  4037a0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4037a4:	add	x0, x0, #0x1a0
  4037a8:	bl	4021e4 <tigetstr@plt+0x694>
  4037ac:	bl	4017a0 <putp@plt>
  4037b0:	ldrb	w0, [sp, #1032]
  4037b4:	tbz	w0, #2, 4037e8 <tigetstr@plt+0x1c98>
  4037b8:	ldrb	w1, [sp, #1030]
  4037bc:	adrp	x4, 406000 <tigetstr@plt+0x44b0>
  4037c0:	add	x4, x4, #0x530
  4037c4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4037c8:	add	x0, x0, #0x528
  4037cc:	tst	x1, #0x2
  4037d0:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4037d4:	ldr	x3, [x1, #600]
  4037d8:	mov	x2, #0x5                   	// #5
  4037dc:	mov	x1, #0x1                   	// #1
  4037e0:	csel	x0, x0, x4, ne  // ne = any
  4037e4:	bl	401a00 <fwrite@plt>
  4037e8:	ldrb	w0, [sp, #1034]
  4037ec:	tbnz	w0, #3, 403d08 <tigetstr@plt+0x21b8>
  4037f0:	ldrsb	w0, [sp, #1034]
  4037f4:	tbnz	w0, #31, 403d50 <tigetstr@plt+0x2200>
  4037f8:	ldrb	w0, [sp, #1032]
  4037fc:	tbnz	w0, #3, 403d98 <tigetstr@plt+0x2248>
  403800:	ldrb	w0, [sp, #1032]
  403804:	tbnz	w0, #4, 403dcc <tigetstr@plt+0x227c>
  403808:	ldrb	w0, [sp, #1032]
  40380c:	tbnz	w0, #5, 403df0 <tigetstr@plt+0x22a0>
  403810:	ldrb	w0, [sp, #1034]
  403814:	tbnz	w0, #0, 403e14 <tigetstr@plt+0x22c4>
  403818:	ldrb	w0, [sp, #1034]
  40381c:	tbnz	w0, #1, 403e40 <tigetstr@plt+0x22f0>
  403820:	ldrb	w0, [sp, #1035]
  403824:	tbz	w0, #0, 403858 <tigetstr@plt+0x1d08>
  403828:	ldrb	w1, [sp, #1031]
  40382c:	adrp	x4, 406000 <tigetstr@plt+0x44b0>
  403830:	add	x4, x4, #0x560
  403834:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403838:	add	x0, x0, #0x558
  40383c:	tst	x1, #0x2
  403840:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403844:	ldr	x3, [x1, #600]
  403848:	mov	x2, #0x5                   	// #5
  40384c:	mov	x1, #0x1                   	// #1
  403850:	csel	x0, x0, x4, ne  // ne = any
  403854:	bl	401a00 <fwrite@plt>
  403858:	ldrb	w0, [sp, #1032]
  40385c:	tbz	w0, #6, 403878 <tigetstr@plt+0x1d28>
  403860:	ldrb	w0, [sp, #1030]
  403864:	tbz	w0, #2, 403e58 <tigetstr@plt+0x2308>
  403868:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40386c:	add	x0, x0, #0x218
  403870:	bl	4021e4 <tigetstr@plt+0x694>
  403874:	bl	4017a0 <putp@plt>
  403878:	ldrb	w0, [sp, #1034]
  40387c:	tbz	w0, #2, 403898 <tigetstr@plt+0x1d48>
  403880:	ldrb	w0, [sp, #1030]
  403884:	tbz	w0, #3, 403e9c <tigetstr@plt+0x234c>
  403888:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40388c:	add	x0, x0, #0x228
  403890:	bl	4021e4 <tigetstr@plt+0x694>
  403894:	bl	4017a0 <putp@plt>
  403898:	ldrsb	w0, [sp, #1032]
  40389c:	tbnz	w0, #31, 403ee0 <tigetstr@plt+0x2390>
  4038a0:	ldrb	w0, [sp, #1033]
  4038a4:	tbz	w0, #0, 4038c0 <tigetstr@plt+0x1d70>
  4038a8:	ldrb	w0, [sp, #1030]
  4038ac:	tbz	w0, #5, 403f40 <tigetstr@plt+0x23f0>
  4038b0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4038b4:	add	x0, x0, #0x240
  4038b8:	bl	4021e4 <tigetstr@plt+0x694>
  4038bc:	bl	4017a0 <putp@plt>
  4038c0:	ldrb	w0, [sp, #1033]
  4038c4:	tbz	w0, #1, 4038ec <tigetstr@plt+0x1d9c>
  4038c8:	ldrb	w2, [sp, #1030]
  4038cc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4038d0:	add	x1, x1, #0x570
  4038d4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4038d8:	add	x0, x0, #0x568
  4038dc:	tst	x2, #0x40
  4038e0:	csel	x0, x0, x1, ne  // ne = any
  4038e4:	bl	4021e4 <tigetstr@plt+0x694>
  4038e8:	bl	4017a0 <putp@plt>
  4038ec:	ldrb	w0, [sp, #1033]
  4038f0:	tbnz	w0, #2, 403f84 <tigetstr@plt+0x2434>
  4038f4:	ldrb	w0, [sp, #1033]
  4038f8:	tbz	w0, #3, 403920 <tigetstr@plt+0x1dd0>
  4038fc:	ldrb	w2, [sp, #1031]
  403900:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403904:	add	x1, x1, #0x4a0
  403908:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40390c:	add	x0, x0, #0x578
  403910:	tst	x2, #0x8
  403914:	csel	x0, x0, x1, ne  // ne = any
  403918:	bl	4021e4 <tigetstr@plt+0x694>
  40391c:	bl	4017a0 <putp@plt>
  403920:	ldrb	w0, [sp, #1034]
  403924:	tbz	w0, #4, 403970 <tigetstr@plt+0x1e20>
  403928:	ldr	w1, [sp, #384]
  40392c:	cmn	w1, #0x1
  403930:	b.eq	403fb8 <tigetstr@plt+0x2468>  // b.none
  403934:	cmp	w1, #0x0
  403938:	b.le	403960 <tigetstr@plt+0x1e10>
  40393c:	add	x19, sp, #0x148
  403940:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  403944:	add	x20, x20, #0x288
  403948:	mov	x0, x20
  40394c:	bl	401ac0 <printf@plt>
  403950:	add	x19, x19, #0x4
  403954:	ldr	w1, [x19, #56]
  403958:	cmp	w1, #0x0
  40395c:	b.gt	403948 <tigetstr@plt+0x1df8>
  403960:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403964:	ldr	x1, [x0, #600]
  403968:	mov	w0, #0xd                   	// #13
  40396c:	bl	4017b0 <putc@plt>
  403970:	ldrb	w0, [sp, #1034]
  403974:	tbnz	w0, #5, 40408c <tigetstr@plt+0x253c>
  403978:	ldrb	w0, [sp, #1034]
  40397c:	tbnz	w0, #6, 404104 <tigetstr@plt+0x25b4>
  403980:	ldrb	w0, [sp, #1033]
  403984:	tbnz	w0, #4, 404178 <tigetstr@plt+0x2628>
  403988:	ldrb	w0, [sp, #1035]
  40398c:	tbnz	w0, #3, 40427c <tigetstr@plt+0x272c>
  403990:	ldrb	w0, [sp, #1035]
  403994:	tbnz	w0, #4, 4042bc <tigetstr@plt+0x276c>
  403998:	ldrb	w0, [sp, #1033]
  40399c:	mov	w1, #0xa0                  	// #160
  4039a0:	tst	w1, w0
  4039a4:	b.ne	4042d0 <tigetstr@plt+0x2780>  // b.any
  4039a8:	ldrb	w0, [sp, #1035]
  4039ac:	tbnz	w0, #1, 404594 <tigetstr@plt+0x2a44>
  4039b0:	ldr	w0, [sp, #368]
  4039b4:	cbnz	w0, 4045f4 <tigetstr@plt+0x2aa4>
  4039b8:	ldrb	w0, [sp, #1035]
  4039bc:	tbnz	w0, #5, 404638 <tigetstr@plt+0x2ae8>
  4039c0:	ldrb	w0, [sp, #1035]
  4039c4:	tbnz	w0, #6, 404660 <tigetstr@plt+0x2b10>
  4039c8:	mov	w0, #0x0                   	// #0
  4039cc:	ldp	x19, x20, [sp, #16]
  4039d0:	ldp	x21, x22, [sp, #32]
  4039d4:	ldp	x23, x24, [sp, #48]
  4039d8:	ldr	x25, [sp, #64]
  4039dc:	ldp	x29, x30, [sp]
  4039e0:	add	sp, sp, #0x410
  4039e4:	ret
  4039e8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4039ec:	add	x0, x0, #0x118
  4039f0:	bl	4021e4 <tigetstr@plt+0x694>
  4039f4:	bl	4017a0 <putp@plt>
  4039f8:	b	403780 <tigetstr@plt+0x1c30>
  4039fc:	mov	w0, #0x0                   	// #0
  403a00:	bl	401a60 <isatty@plt>
  403a04:	cbz	w0, 403aa8 <tigetstr@plt+0x1f58>
  403a08:	add	x2, sp, #0x54
  403a0c:	mov	w1, #0x3                   	// #3
  403a10:	mov	w0, #0x0                   	// #0
  403a14:	bl	401a10 <fcntl@plt>
  403a18:	add	x1, sp, #0x88
  403a1c:	mov	w0, #0x0                   	// #0
  403a20:	bl	401820 <tcgetattr@plt>
  403a24:	mov	w2, #0x800                 	// #2048
  403a28:	mov	w1, #0x4                   	// #4
  403a2c:	mov	w0, #0x0                   	// #0
  403a30:	bl	401a10 <fcntl@plt>
  403a34:	ldp	x0, x1, [sp, #136]
  403a38:	stp	x0, x1, [sp, #200]
  403a3c:	ldp	x0, x1, [sp, #152]
  403a40:	stp	x0, x1, [sp, #216]
  403a44:	ldp	x0, x1, [sp, #168]
  403a48:	stp	x0, x1, [sp, #232]
  403a4c:	ldr	x0, [sp, #184]
  403a50:	str	x0, [sp, #248]
  403a54:	ldr	w0, [sp, #192]
  403a58:	str	w0, [sp, #256]
  403a5c:	ldr	w0, [sp, #212]
  403a60:	mov	w1, #0xfffffff5            	// #-11
  403a64:	and	w0, w0, w1
  403a68:	str	w0, [sp, #212]
  403a6c:	mov	w0, #0x1                   	// #1
  403a70:	strb	w0, [sp, #223]
  403a74:	strb	wzr, [sp, #222]
  403a78:	add	x2, sp, #0xc8
  403a7c:	mov	w1, #0x2                   	// #2
  403a80:	mov	w0, #0x0                   	// #0
  403a84:	bl	401a50 <tcsetattr@plt>
  403a88:	bl	401ad0 <__errno_location@plt>
  403a8c:	mov	x20, x0
  403a90:	mov	x19, #0x1b                  	// #27
  403a94:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  403a98:	add	x21, x21, #0x508
  403a9c:	mov	x22, #0xb280                	// #45696
  403aa0:	movk	x22, #0xee6, lsl #16
  403aa4:	b	403ae4 <tigetstr@plt+0x1f94>
  403aa8:	mov	w2, #0x5                   	// #5
  403aac:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403ab0:	add	x1, x1, #0x120
  403ab4:	mov	x0, #0x0                   	// #0
  403ab8:	bl	401a80 <dcgettext@plt>
  403abc:	mov	x1, x0
  403ac0:	mov	w0, #0x1                   	// #1
  403ac4:	bl	401aa0 <errx@plt>
  403ac8:	add	x1, x21, x0
  403acc:	subs	x19, x19, x0
  403ad0:	csel	x21, x1, x21, ne  // ne = any
  403ad4:	ldr	w0, [x20]
  403ad8:	cmp	w0, #0xb
  403adc:	b.eq	403b38 <tigetstr@plt+0x1fe8>  // b.none
  403ae0:	cbz	x19, 403b50 <tigetstr@plt+0x2000>
  403ae4:	str	wzr, [x20]
  403ae8:	mov	x2, x19
  403aec:	mov	x1, x21
  403af0:	mov	w0, #0x0                   	// #0
  403af4:	bl	401930 <write@plt>
  403af8:	cmp	x0, #0x0
  403afc:	b.gt	403ac8 <tigetstr@plt+0x1f78>
  403b00:	ldr	w0, [x20]
  403b04:	cmp	w0, #0x4
  403b08:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403b0c:	b.eq	403ad4 <tigetstr@plt+0x1f84>  // b.none
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403b18:	add	x1, x1, #0x440
  403b1c:	mov	x0, #0x0                   	// #0
  403b20:	bl	401a80 <dcgettext@plt>
  403b24:	bl	401970 <warn@plt>
  403b28:	add	x1, sp, #0x54
  403b2c:	add	x0, sp, #0x88
  403b30:	bl	4021a8 <tigetstr@plt+0x658>
  403b34:	b	403c38 <tigetstr@plt+0x20e8>
  403b38:	str	xzr, [sp, #200]
  403b3c:	str	x22, [sp, #208]
  403b40:	mov	x1, #0x0                   	// #0
  403b44:	add	x0, sp, #0xc8
  403b48:	bl	4019b0 <nanosleep@plt>
  403b4c:	b	403ae0 <tigetstr@plt+0x1f90>
  403b50:	mov	x21, #0xa                   	// #10
  403b54:	add	x22, sp, #0x67
  403b58:	b	403b94 <tigetstr@plt+0x2044>
  403b5c:	cbz	w0, 403c54 <tigetstr@plt+0x2104>
  403b60:	mov	x2, #0x1f                  	// #31
  403b64:	sub	x2, x2, x19
  403b68:	add	x0, sp, #0x68
  403b6c:	add	x1, x0, x19
  403b70:	mov	w0, #0x0                   	// #0
  403b74:	bl	401a40 <read@plt>
  403b78:	tbnz	x0, #63, 403c08 <tigetstr@plt+0x20b8>
  403b7c:	add	x19, x19, x0
  403b80:	ldrsb	w0, [x22, x19]
  403b84:	cmp	w0, #0x52
  403b88:	b.eq	403c54 <tigetstr@plt+0x2104>  // b.none
  403b8c:	cmp	x19, #0x1e
  403b90:	b.hi	403c54 <tigetstr@plt+0x2104>  // b.pmore
  403b94:	add	x0, sp, #0xc8
  403b98:	add	x1, x0, #0x80
  403b9c:	str	xzr, [x0], #8
  403ba0:	cmp	x1, x0
  403ba4:	b.ne	403b9c <tigetstr@plt+0x204c>  // b.any
  403ba8:	ldr	x0, [sp, #200]
  403bac:	orr	x0, x0, #0x1
  403bb0:	str	x0, [sp, #200]
  403bb4:	str	x21, [sp, #88]
  403bb8:	str	xzr, [sp, #96]
  403bbc:	mov	w23, #0x1                   	// #1
  403bc0:	add	x4, sp, #0x58
  403bc4:	mov	x3, #0x0                   	// #0
  403bc8:	mov	x2, #0x0                   	// #0
  403bcc:	add	x1, sp, #0xc8
  403bd0:	mov	w0, w23
  403bd4:	bl	401a70 <select@plt>
  403bd8:	tbz	w0, #31, 403b5c <tigetstr@plt+0x200c>
  403bdc:	ldr	w0, [x20]
  403be0:	cmp	w0, #0x4
  403be4:	b.eq	403bc0 <tigetstr@plt+0x2070>  // b.none
  403be8:	mov	w2, #0x5                   	// #5
  403bec:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403bf0:	add	x1, x1, #0x148
  403bf4:	mov	x0, #0x0                   	// #0
  403bf8:	bl	401a80 <dcgettext@plt>
  403bfc:	mov	x1, x0
  403c00:	mov	w0, #0x1                   	// #1
  403c04:	bl	401b10 <err@plt>
  403c08:	ldr	w0, [x20]
  403c0c:	cmp	w0, #0x4
  403c10:	b.eq	403b8c <tigetstr@plt+0x203c>  // b.none
  403c14:	mov	w2, #0x5                   	// #5
  403c18:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403c1c:	add	x1, x1, #0x158
  403c20:	mov	x0, #0x0                   	// #0
  403c24:	bl	401a80 <dcgettext@plt>
  403c28:	bl	401970 <warn@plt>
  403c2c:	add	x1, sp, #0x54
  403c30:	add	x0, sp, #0x88
  403c34:	bl	4021a8 <tigetstr@plt+0x658>
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403c40:	add	x1, x1, #0x430
  403c44:	mov	x0, #0x0                   	// #0
  403c48:	bl	401a80 <dcgettext@plt>
  403c4c:	bl	401a30 <warnx@plt>
  403c50:	b	403788 <tigetstr@plt+0x1c38>
  403c54:	add	x20, sp, #0x68
  403c58:	strb	wzr, [x20, x19]
  403c5c:	add	x1, sp, #0x54
  403c60:	add	x0, sp, #0x88
  403c64:	bl	4021a8 <tigetstr@plt+0x658>
  403c68:	add	x3, sp, #0x58
  403c6c:	add	x2, sp, #0x50
  403c70:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403c74:	add	x1, x1, #0x168
  403c78:	mov	x0, x20
  403c7c:	bl	401a90 <__isoc99_sscanf@plt>
  403c80:	cmp	w0, #0x2
  403c84:	b.eq	403ca8 <tigetstr@plt+0x2158>  // b.none
  403c88:	mov	w2, #0x5                   	// #5
  403c8c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403c90:	add	x1, x1, #0x178
  403c94:	mov	x0, #0x0                   	// #0
  403c98:	bl	401a80 <dcgettext@plt>
  403c9c:	add	x1, sp, #0x68
  403ca0:	bl	401a30 <warnx@plt>
  403ca4:	b	403c38 <tigetstr@plt+0x20e8>
  403ca8:	str	xzr, [sp, #200]
  403cac:	add	x2, sp, #0xc8
  403cb0:	mov	x1, #0x5413                	// #21523
  403cb4:	mov	w0, #0x0                   	// #0
  403cb8:	bl	401b20 <ioctl@plt>
  403cbc:	ldr	w0, [sp, #80]
  403cc0:	strh	w0, [sp, #200]
  403cc4:	ldr	w0, [sp, #88]
  403cc8:	strh	w0, [sp, #202]
  403ccc:	add	x2, sp, #0xc8
  403cd0:	mov	x1, #0x5414                	// #21524
  403cd4:	mov	w0, #0x0                   	// #0
  403cd8:	bl	401b20 <ioctl@plt>
  403cdc:	b	403788 <tigetstr@plt+0x1c38>
  403ce0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403ce4:	add	x0, x0, #0x198
  403ce8:	bl	4021e4 <tigetstr@plt+0x694>
  403cec:	bl	4017a0 <putp@plt>
  403cf0:	b	403790 <tigetstr@plt+0x1c40>
  403cf4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403cf8:	add	x0, x0, #0x1a8
  403cfc:	bl	4021e4 <tigetstr@plt+0x694>
  403d00:	bl	4017a0 <putp@plt>
  403d04:	b	4037b0 <tigetstr@plt+0x1c60>
  403d08:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403d0c:	add	x1, x1, #0x1b0
  403d10:	add	x0, sp, #0x148
  403d14:	bl	401cf0 <tigetstr@plt+0x1a0>
  403d18:	cbz	w0, 4037f0 <tigetstr@plt+0x1ca0>
  403d1c:	ldrsb	w1, [sp, #1030]
  403d20:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403d24:	add	x0, x0, #0x540
  403d28:	adrp	x4, 406000 <tigetstr@plt+0x44b0>
  403d2c:	add	x4, x4, #0x538
  403d30:	cmp	w1, #0x0
  403d34:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403d38:	ldr	x3, [x1, #600]
  403d3c:	mov	x2, #0x5                   	// #5
  403d40:	mov	x1, #0x1                   	// #1
  403d44:	csel	x0, x4, x0, lt  // lt = tstop
  403d48:	bl	401a00 <fwrite@plt>
  403d4c:	b	4037f0 <tigetstr@plt+0x1ca0>
  403d50:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403d54:	add	x1, x1, #0x1c0
  403d58:	add	x0, sp, #0x148
  403d5c:	bl	401cf0 <tigetstr@plt+0x1a0>
  403d60:	cbz	w0, 4037f8 <tigetstr@plt+0x1ca8>
  403d64:	ldrb	w1, [sp, #1031]
  403d68:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  403d6c:	add	x0, x0, #0x550
  403d70:	adrp	x4, 406000 <tigetstr@plt+0x44b0>
  403d74:	add	x4, x4, #0x548
  403d78:	tst	x1, #0x1
  403d7c:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403d80:	ldr	x3, [x1, #600]
  403d84:	mov	x2, #0x5                   	// #5
  403d88:	mov	x1, #0x1                   	// #1
  403d8c:	csel	x0, x4, x0, ne  // ne = any
  403d90:	bl	401a00 <fwrite@plt>
  403d94:	b	4037f8 <tigetstr@plt+0x1ca8>
  403d98:	mov	x1, #0x0                   	// #0
  403d9c:	add	x0, sp, #0x148
  403da0:	bl	401cf0 <tigetstr@plt+0x1a0>
  403da4:	cbz	w0, 403db8 <tigetstr@plt+0x2268>
  403da8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403dac:	add	x0, x0, #0x1d0
  403db0:	bl	401ac0 <printf@plt>
  403db4:	b	403800 <tigetstr@plt+0x1cb0>
  403db8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403dbc:	add	x0, x0, #0x1d8
  403dc0:	bl	4021e4 <tigetstr@plt+0x694>
  403dc4:	bl	4017a0 <putp@plt>
  403dc8:	b	403800 <tigetstr@plt+0x1cb0>
  403dcc:	ldrb	w1, [sp, #1028]
  403dd0:	and	w1, w1, #0xf
  403dd4:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  403dd8:	add	x2, x2, #0x1e0
  403ddc:	add	w1, w1, #0x30
  403de0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403de4:	add	x0, x0, #0x1e8
  403de8:	bl	401ac0 <printf@plt>
  403dec:	b	403808 <tigetstr@plt+0x1cb8>
  403df0:	ldrb	w1, [sp, #1028]
  403df4:	ubfx	x1, x1, #4, #4
  403df8:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  403dfc:	add	x2, x2, #0x1e0
  403e00:	add	w1, w1, #0x30
  403e04:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403e08:	add	x0, x0, #0x1f0
  403e0c:	bl	401ac0 <printf@plt>
  403e10:	b	403810 <tigetstr@plt+0x1cc0>
  403e14:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403e18:	add	x1, x1, #0x1f8
  403e1c:	add	x0, sp, #0x148
  403e20:	bl	401cf0 <tigetstr@plt+0x1a0>
  403e24:	cbz	w0, 403818 <tigetstr@plt+0x1cc8>
  403e28:	ldrb	w1, [sp, #1029]
  403e2c:	and	w1, w1, #0xf
  403e30:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403e34:	add	x0, x0, #0x208
  403e38:	bl	401ac0 <printf@plt>
  403e3c:	b	403818 <tigetstr@plt+0x1cc8>
  403e40:	ldrb	w1, [sp, #1029]
  403e44:	ubfx	x1, x1, #4, #4
  403e48:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403e4c:	add	x0, x0, #0x210
  403e50:	bl	401ac0 <printf@plt>
  403e54:	b	403820 <tigetstr@plt+0x1cd0>
  403e58:	mov	x1, #0x0                   	// #0
  403e5c:	add	x0, sp, #0x148
  403e60:	bl	401cf0 <tigetstr@plt+0x1a0>
  403e64:	cbz	w0, 403e88 <tigetstr@plt+0x2338>
  403e68:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403e6c:	ldr	x3, [x0, #600]
  403e70:	mov	x2, #0x5                   	// #5
  403e74:	mov	x1, #0x1                   	// #1
  403e78:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403e7c:	add	x0, x0, #0x220
  403e80:	bl	401a00 <fwrite@plt>
  403e84:	b	403878 <tigetstr@plt+0x1d28>
  403e88:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403e8c:	add	x0, x0, #0x1d8
  403e90:	bl	4021e4 <tigetstr@plt+0x694>
  403e94:	bl	4017a0 <putp@plt>
  403e98:	b	403878 <tigetstr@plt+0x1d28>
  403e9c:	mov	x1, #0x0                   	// #0
  403ea0:	add	x0, sp, #0x148
  403ea4:	bl	401cf0 <tigetstr@plt+0x1a0>
  403ea8:	cbz	w0, 403ecc <tigetstr@plt+0x237c>
  403eac:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403eb0:	ldr	x3, [x0, #600]
  403eb4:	mov	x2, #0x5                   	// #5
  403eb8:	mov	x1, #0x1                   	// #1
  403ebc:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403ec0:	add	x0, x0, #0x220
  403ec4:	bl	401a00 <fwrite@plt>
  403ec8:	b	403898 <tigetstr@plt+0x1d48>
  403ecc:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403ed0:	add	x0, x0, #0x1d8
  403ed4:	bl	4021e4 <tigetstr@plt+0x694>
  403ed8:	bl	4017a0 <putp@plt>
  403edc:	b	403898 <tigetstr@plt+0x1d48>
  403ee0:	ldrb	w0, [sp, #1030]
  403ee4:	tbz	w0, #4, 403efc <tigetstr@plt+0x23ac>
  403ee8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403eec:	add	x0, x0, #0x230
  403ef0:	bl	4021e4 <tigetstr@plt+0x694>
  403ef4:	bl	4017a0 <putp@plt>
  403ef8:	b	4038a0 <tigetstr@plt+0x1d50>
  403efc:	mov	x1, #0x0                   	// #0
  403f00:	add	x0, sp, #0x148
  403f04:	bl	401cf0 <tigetstr@plt+0x1a0>
  403f08:	cbz	w0, 403f2c <tigetstr@plt+0x23dc>
  403f0c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403f10:	ldr	x3, [x0, #600]
  403f14:	mov	x2, #0x5                   	// #5
  403f18:	mov	x1, #0x1                   	// #1
  403f1c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403f20:	add	x0, x0, #0x238
  403f24:	bl	401a00 <fwrite@plt>
  403f28:	b	4038a0 <tigetstr@plt+0x1d50>
  403f2c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403f30:	add	x0, x0, #0x1d8
  403f34:	bl	4021e4 <tigetstr@plt+0x694>
  403f38:	bl	4017a0 <putp@plt>
  403f3c:	b	4038a0 <tigetstr@plt+0x1d50>
  403f40:	mov	x1, #0x0                   	// #0
  403f44:	add	x0, sp, #0x148
  403f48:	bl	401cf0 <tigetstr@plt+0x1a0>
  403f4c:	cbz	w0, 403f70 <tigetstr@plt+0x2420>
  403f50:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403f54:	ldr	x3, [x0, #600]
  403f58:	mov	x2, #0x5                   	// #5
  403f5c:	mov	x1, #0x1                   	// #1
  403f60:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403f64:	add	x0, x0, #0x248
  403f68:	bl	401a00 <fwrite@plt>
  403f6c:	b	4038c0 <tigetstr@plt+0x1d70>
  403f70:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403f74:	add	x0, x0, #0x1d8
  403f78:	bl	4021e4 <tigetstr@plt+0x694>
  403f7c:	bl	4017a0 <putp@plt>
  403f80:	b	4038c0 <tigetstr@plt+0x1d70>
  403f84:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403f88:	add	x1, x1, #0x250
  403f8c:	add	x0, sp, #0x148
  403f90:	bl	401cf0 <tigetstr@plt+0x1a0>
  403f94:	cbz	w0, 4038f4 <tigetstr@plt+0x1da4>
  403f98:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403f9c:	ldr	x3, [x0, #600]
  403fa0:	mov	x2, #0x4                   	// #4
  403fa4:	mov	x1, #0x1                   	// #1
  403fa8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403fac:	add	x0, x0, #0x258
  403fb0:	bl	401a00 <fwrite@plt>
  403fb4:	b	4038f4 <tigetstr@plt+0x1da4>
  403fb8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403fbc:	add	x0, x0, #0x260
  403fc0:	bl	401af0 <tigetnum@plt>
  403fc4:	mov	w20, w0
  403fc8:	cmp	w0, #0x0
  403fcc:	b.le	403970 <tigetstr@plt+0x1e20>
  403fd0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403fd4:	add	x0, x0, #0x268
  403fd8:	bl	401ac0 <printf@plt>
  403fdc:	mov	w19, #0xa                   	// #10
  403fe0:	sub	w22, w20, #0x2
  403fe4:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  403fe8:	add	x21, x21, #0x278
  403fec:	b	404000 <tigetstr@plt+0x24b0>
  403ff0:	mov	w1, w19
  403ff4:	mov	x0, x21
  403ff8:	bl	401ac0 <printf@plt>
  403ffc:	add	w19, w19, #0xa
  404000:	cmp	w19, w22
  404004:	b.lt	403ff0 <tigetstr@plt+0x24a0>  // b.tstop
  404008:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40400c:	ldr	x1, [x0, #600]
  404010:	mov	w0, #0xa                   	// #10
  404014:	bl	4017b0 <putc@plt>
  404018:	mov	w19, #0x1                   	// #1
  40401c:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404020:	mov	w21, #0xa                   	// #10
  404024:	sdiv	w0, w19, w21
  404028:	msub	w0, w0, w21, w19
  40402c:	ldr	x1, [x22, #600]
  404030:	add	w0, w0, #0x30
  404034:	bl	4017b0 <putc@plt>
  404038:	add	w19, w19, #0x1
  40403c:	cmp	w20, w19
  404040:	b.ge	404024 <tigetstr@plt+0x24d4>  // b.tcont
  404044:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404048:	ldr	x1, [x0, #600]
  40404c:	mov	w0, #0xa                   	// #10
  404050:	bl	4017b0 <putc@plt>
  404054:	mov	w19, #0x1                   	// #1
  404058:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  40405c:	add	x21, x21, #0x280
  404060:	b	404070 <tigetstr@plt+0x2520>
  404064:	mov	x0, x21
  404068:	bl	401ac0 <printf@plt>
  40406c:	add	w19, w19, #0x1
  404070:	cmp	w20, w19
  404074:	b.ne	404064 <tigetstr@plt+0x2514>  // b.any
  404078:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40407c:	ldr	x1, [x0, #600]
  404080:	mov	w0, #0xa                   	// #10
  404084:	bl	4017b0 <putc@plt>
  404088:	b	403970 <tigetstr@plt+0x1e20>
  40408c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404090:	add	x1, x1, #0x290
  404094:	add	x0, sp, #0x148
  404098:	bl	401cf0 <tigetstr@plt+0x1a0>
  40409c:	cbz	w0, 403978 <tigetstr@plt+0x1e28>
  4040a0:	ldr	w0, [sp, #384]
  4040a4:	cmn	w0, #0x1
  4040a8:	b.eq	4040d4 <tigetstr@plt+0x2584>  // b.none
  4040ac:	add	x19, sp, #0x148
  4040b0:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  4040b4:	add	x20, x20, #0x2a8
  4040b8:	add	x19, x19, #0x4
  4040bc:	ldr	w1, [x19, #52]
  4040c0:	cmp	w1, #0x0
  4040c4:	b.le	4040f0 <tigetstr@plt+0x25a0>
  4040c8:	mov	x0, x20
  4040cc:	bl	401ac0 <printf@plt>
  4040d0:	b	4040b8 <tigetstr@plt+0x2568>
  4040d4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4040d8:	ldr	x3, [x0, #600]
  4040dc:	mov	x2, #0x4                   	// #4
  4040e0:	mov	x1, #0x1                   	// #1
  4040e4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4040e8:	add	x0, x0, #0x2a0
  4040ec:	bl	401a00 <fwrite@plt>
  4040f0:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4040f4:	ldr	x1, [x0, #600]
  4040f8:	mov	w0, #0xd                   	// #13
  4040fc:	bl	4017b0 <putc@plt>
  404100:	b	403978 <tigetstr@plt+0x1e28>
  404104:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404108:	add	x1, x1, #0x2b8
  40410c:	add	x0, sp, #0x148
  404110:	bl	401cf0 <tigetstr@plt+0x1a0>
  404114:	cbz	w0, 403980 <tigetstr@plt+0x1e30>
  404118:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40411c:	ldr	x3, [x0, #600]
  404120:	mov	x2, #0x5                   	// #5
  404124:	mov	x1, #0x1                   	// #1
  404128:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40412c:	add	x0, x0, #0x2c8
  404130:	bl	401a00 <fwrite@plt>
  404134:	ldr	w19, [sp, #380]
  404138:	add	w19, w19, #0x1
  40413c:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  404140:	add	x20, x20, #0x2d0
  404144:	cmp	w19, #0xa0
  404148:	b.gt	404164 <tigetstr@plt+0x2614>
  40414c:	ldr	w1, [sp, #380]
  404150:	mov	x0, x20
  404154:	bl	401ac0 <printf@plt>
  404158:	ldr	w0, [sp, #380]
  40415c:	add	w19, w19, w0
  404160:	b	404144 <tigetstr@plt+0x25f4>
  404164:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404168:	ldr	x1, [x0, #600]
  40416c:	mov	w0, #0xd                   	// #13
  404170:	bl	4017b0 <putc@plt>
  404174:	b	403980 <tigetstr@plt+0x1e30>
  404178:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40417c:	add	x1, x1, #0x2d8
  404180:	add	x0, sp, #0x148
  404184:	bl	401cf0 <tigetstr@plt+0x1a0>
  404188:	cbz	w0, 403988 <tigetstr@plt+0x1e38>
  40418c:	ldr	w1, [sp, #336]
  404190:	tbz	w1, #31, 4041b0 <tigetstr@plt+0x2660>
  404194:	cmn	w1, #0x2
  404198:	b.eq	4041f8 <tigetstr@plt+0x26a8>  // b.none
  40419c:	cmn	w1, #0x1
  4041a0:	b.eq	4041c0 <tigetstr@plt+0x2670>  // b.none
  4041a4:	cmn	w1, #0x3
  4041a8:	b.eq	404230 <tigetstr@plt+0x26e0>  // b.none
  4041ac:	bl	401940 <abort@plt>
  4041b0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4041b4:	add	x0, x0, #0x2e0
  4041b8:	bl	401ac0 <printf@plt>
  4041bc:	b	403988 <tigetstr@plt+0x1e38>
  4041c0:	mov	w0, #0xe                   	// #14
  4041c4:	strb	w0, [sp, #200]
  4041c8:	add	x2, sp, #0xc8
  4041cc:	mov	x1, #0x541c                	// #21532
  4041d0:	mov	w0, #0x0                   	// #0
  4041d4:	bl	401b20 <ioctl@plt>
  4041d8:	cbz	w0, 403988 <tigetstr@plt+0x1e38>
  4041dc:	mov	w2, #0x5                   	// #5
  4041e0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4041e4:	add	x1, x1, #0x2e8
  4041e8:	mov	x0, #0x0                   	// #0
  4041ec:	bl	401a80 <dcgettext@plt>
  4041f0:	bl	401970 <warn@plt>
  4041f4:	b	403988 <tigetstr@plt+0x1e38>
  4041f8:	mov	w0, #0x4                   	// #4
  4041fc:	strb	w0, [sp, #200]
  404200:	add	x2, sp, #0xc8
  404204:	mov	x1, #0x541c                	// #21532
  404208:	mov	w0, #0x0                   	// #0
  40420c:	bl	401b20 <ioctl@plt>
  404210:	cbz	w0, 403988 <tigetstr@plt+0x1e38>
  404214:	mov	w2, #0x5                   	// #5
  404218:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40421c:	add	x1, x1, #0x300
  404220:	mov	x0, #0x0                   	// #0
  404224:	bl	401a80 <dcgettext@plt>
  404228:	bl	401970 <warn@plt>
  40422c:	b	403988 <tigetstr@plt+0x1e38>
  404230:	mov	w0, #0xf                   	// #15
  404234:	strb	w0, [sp, #200]
  404238:	add	x2, sp, #0xc8
  40423c:	mov	x1, #0x541c                	// #21532
  404240:	mov	w0, #0x0                   	// #0
  404244:	bl	401b20 <ioctl@plt>
  404248:	mov	w1, w0
  40424c:	tbnz	w0, #31, 404260 <tigetstr@plt+0x2710>
  404250:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  404254:	add	x0, x0, #0x330
  404258:	bl	401ac0 <printf@plt>
  40425c:	b	403988 <tigetstr@plt+0x1e38>
  404260:	mov	w2, #0x5                   	// #5
  404264:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404268:	add	x1, x1, #0x318
  40426c:	mov	x0, #0x0                   	// #0
  404270:	bl	401a80 <dcgettext@plt>
  404274:	bl	401970 <warn@plt>
  404278:	b	403988 <tigetstr@plt+0x1e38>
  40427c:	mov	w0, #0xa                   	// #10
  404280:	strb	w0, [sp, #200]
  404284:	ldr	w0, [sp, #372]
  404288:	strb	w0, [sp, #201]
  40428c:	add	x2, sp, #0xc8
  404290:	mov	x1, #0x541c                	// #21532
  404294:	mov	w0, #0x0                   	// #0
  404298:	bl	401b20 <ioctl@plt>
  40429c:	cbz	w0, 403990 <tigetstr@plt+0x1e40>
  4042a0:	mov	w2, #0x5                   	// #5
  4042a4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4042a8:	add	x1, x1, #0x338
  4042ac:	mov	x0, #0x0                   	// #0
  4042b0:	bl	401a80 <dcgettext@plt>
  4042b4:	bl	401970 <warn@plt>
  4042b8:	b	403990 <tigetstr@plt+0x1e40>
  4042bc:	ldr	w1, [sp, #376]
  4042c0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4042c4:	add	x0, x0, #0x358
  4042c8:	bl	401ac0 <printf@plt>
  4042cc:	b	403998 <tigetstr@plt+0x1e48>
  4042d0:	ldr	w2, [sp, #348]
  4042d4:	cbz	w2, 4043b8 <tigetstr@plt+0x2868>
  4042d8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4042dc:	add	x1, x1, #0x368
  4042e0:	add	x0, sp, #0x168
  4042e4:	bl	402200 <tigetstr@plt+0x6b0>
  4042e8:	mov	w1, #0x0                   	// #0
  4042ec:	ldr	x0, [sp, #360]
  4042f0:	bl	401880 <open@plt>
  4042f4:	mov	w20, w0
  4042f8:	tbnz	w0, #31, 4043cc <tigetstr@plt+0x287c>
  4042fc:	ldr	x0, [sp, #352]
  404300:	cbz	x0, 4043f0 <tigetstr@plt+0x28a0>
  404304:	ldrb	w2, [sp, #1033]
  404308:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40430c:	add	x0, x0, #0x380
  404310:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404314:	add	x1, x1, #0x580
  404318:	tst	x2, #0x20
  40431c:	csel	x1, x1, x0, ne  // ne = any
  404320:	ldr	x0, [sp, #352]
  404324:	bl	401860 <fopen@plt>
  404328:	mov	x19, x0
  40432c:	cbz	x0, 404400 <tigetstr@plt+0x28b0>
  404330:	mov	x2, #0x4                   	// #4
  404334:	add	x1, sp, #0xc8
  404338:	mov	w0, w20
  40433c:	bl	401a40 <read@plt>
  404340:	cmp	x0, #0x4
  404344:	b.ne	404424 <tigetstr@plt+0x28d4>  // b.any
  404348:	ldrb	w23, [sp, #200]
  40434c:	ldrb	w24, [sp, #201]
  404350:	mul	w21, w24, w23
  404354:	cbz	w21, 404448 <tigetstr@plt+0x28f8>
  404358:	ubfiz	x25, x21, #1, #16
  40435c:	mov	x0, x25
  404360:	bl	402298 <tigetstr@plt+0x748>
  404364:	mov	x22, x0
  404368:	add	w0, w23, w21
  40436c:	and	x0, x0, #0x1ffff
  404370:	bl	402298 <tigetstr@plt+0x748>
  404374:	mov	x21, x0
  404378:	mov	x2, x25
  40437c:	mov	x1, x22
  404380:	mov	w0, w20
  404384:	bl	401a40 <read@plt>
  404388:	tbnz	x0, #63, 40446c <tigetstr@plt+0x291c>
  40438c:	cmp	x25, x0
  404390:	b.ne	40446c <tigetstr@plt+0x291c>  // b.any
  404394:	ands	x7, x23, #0xff
  404398:	b.eq	4044e4 <tigetstr@plt+0x2994>  // b.none
  40439c:	and	x0, x24, #0xff
  4043a0:	ubfiz	x8, x24, #1, #8
  4043a4:	mov	x4, x22
  4043a8:	mov	x2, x21
  4043ac:	mov	x3, #0x0                   	// #0
  4043b0:	mov	w9, #0xa                   	// #10
  4043b4:	b	4044a0 <tigetstr@plt+0x2950>
  4043b8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4043bc:	add	x1, x1, #0x378
  4043c0:	add	x0, sp, #0x168
  4043c4:	bl	402200 <tigetstr@plt+0x6b0>
  4043c8:	b	4042e8 <tigetstr@plt+0x2798>
  4043cc:	mov	w2, #0x5                   	// #5
  4043d0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4043d4:	add	x1, x1, #0x388
  4043d8:	mov	x0, #0x0                   	// #0
  4043dc:	bl	401a80 <dcgettext@plt>
  4043e0:	ldr	x2, [sp, #360]
  4043e4:	mov	x1, x0
  4043e8:	mov	w0, #0xffffffff            	// #-1
  4043ec:	bl	401b10 <err@plt>
  4043f0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4043f4:	add	x0, x0, #0x398
  4043f8:	str	x0, [sp, #352]
  4043fc:	b	404304 <tigetstr@plt+0x27b4>
  404400:	mov	w2, #0x5                   	// #5
  404404:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404408:	add	x1, x1, #0x3a8
  40440c:	mov	x0, #0x0                   	// #0
  404410:	bl	401a80 <dcgettext@plt>
  404414:	ldr	x2, [sp, #352]
  404418:	mov	x1, x0
  40441c:	mov	w0, #0xffffffff            	// #-1
  404420:	bl	401b10 <err@plt>
  404424:	mov	w2, #0x5                   	// #5
  404428:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40442c:	add	x1, x1, #0x388
  404430:	mov	x0, #0x0                   	// #0
  404434:	bl	401a80 <dcgettext@plt>
  404438:	ldr	x2, [sp, #360]
  40443c:	mov	x1, x0
  404440:	mov	w0, #0xffffffff            	// #-1
  404444:	bl	401b10 <err@plt>
  404448:	mov	w2, #0x5                   	// #5
  40444c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404450:	add	x1, x1, #0x388
  404454:	mov	x0, #0x0                   	// #0
  404458:	bl	401a80 <dcgettext@plt>
  40445c:	ldr	x2, [sp, #360]
  404460:	mov	x1, x0
  404464:	mov	w0, #0xffffffff            	// #-1
  404468:	bl	401b10 <err@plt>
  40446c:	mov	w2, #0x5                   	// #5
  404470:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404474:	add	x1, x1, #0x388
  404478:	mov	x0, #0x0                   	// #0
  40447c:	bl	401a80 <dcgettext@plt>
  404480:	ldr	x2, [sp, #360]
  404484:	mov	x1, x0
  404488:	mov	w0, #0xffffffff            	// #-1
  40448c:	bl	401b10 <err@plt>
  404490:	strb	w9, [x2], #1
  404494:	add	x3, x3, #0x1
  404498:	cmp	x7, x3
  40449c:	b.eq	4044e8 <tigetstr@plt+0x2998>  // b.none
  4044a0:	add	x1, x2, x0
  4044a4:	mov	x5, x4
  4044a8:	cbz	x0, 404490 <tigetstr@plt+0x2940>
  4044ac:	ldrb	w6, [x5], #2
  4044b0:	strb	w6, [x2], #1
  4044b4:	cmp	x1, x2
  4044b8:	b.ne	4044ac <tigetstr@plt+0x295c>  // b.any
  4044bc:	add	x4, x4, x8
  4044c0:	mov	x2, x1
  4044c4:	sub	x1, x0, x1
  4044c8:	ldursb	w5, [x2, #-1]
  4044cc:	cmp	w5, #0x20
  4044d0:	b.ne	404490 <tigetstr@plt+0x2940>  // b.any
  4044d4:	sub	x2, x2, #0x1
  4044d8:	cmn	x2, x1
  4044dc:	b.ne	4044c8 <tigetstr@plt+0x2978>  // b.any
  4044e0:	b	404490 <tigetstr@plt+0x2940>
  4044e4:	mov	x2, x21
  4044e8:	mov	x3, x19
  4044ec:	sub	x2, x2, x21
  4044f0:	mov	x1, #0x1                   	// #1
  4044f4:	mov	x0, x21
  4044f8:	bl	401a00 <fwrite@plt>
  4044fc:	mov	w0, w20
  404500:	bl	401910 <close@plt>
  404504:	mov	x0, x22
  404508:	bl	4019a0 <free@plt>
  40450c:	mov	x0, x21
  404510:	bl	4019a0 <free@plt>
  404514:	ldr	x0, [sp, #360]
  404518:	bl	4019a0 <free@plt>
  40451c:	mov	x0, x19
  404520:	bl	4017f0 <__fpending@plt>
  404524:	mov	x21, x0
  404528:	mov	x0, x19
  40452c:	bl	401b40 <ferror@plt>
  404530:	mov	w20, w0
  404534:	mov	x0, x19
  404538:	bl	401850 <fclose@plt>
  40453c:	cbnz	w20, 404578 <tigetstr@plt+0x2a28>
  404540:	cbz	w0, 4039a8 <tigetstr@plt+0x1e58>
  404544:	cbnz	x21, 404558 <tigetstr@plt+0x2a08>
  404548:	bl	401ad0 <__errno_location@plt>
  40454c:	ldr	w0, [x0]
  404550:	cmp	w0, #0x9
  404554:	b.eq	4039a8 <tigetstr@plt+0x1e58>  // b.none
  404558:	mov	w2, #0x5                   	// #5
  40455c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404560:	add	x1, x1, #0x4f0
  404564:	mov	x0, #0x0                   	// #0
  404568:	bl	401a80 <dcgettext@plt>
  40456c:	mov	x1, x0
  404570:	mov	w0, #0x1                   	// #1
  404574:	bl	401aa0 <errx@plt>
  404578:	cbnz	w0, 404558 <tigetstr@plt+0x2a08>
  40457c:	bl	401ad0 <__errno_location@plt>
  404580:	ldr	w1, [x0]
  404584:	cmp	w1, #0x20
  404588:	b.eq	404558 <tigetstr@plt+0x2a08>  // b.none
  40458c:	str	wzr, [x0]
  404590:	b	404558 <tigetstr@plt+0x2a08>
  404594:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404598:	add	x1, x1, #0x3d0
  40459c:	add	x0, sp, #0x148
  4045a0:	bl	401cf0 <tigetstr@plt+0x1a0>
  4045a4:	cbz	w0, 4039b0 <tigetstr@plt+0x1e60>
  4045a8:	ldrb	w0, [sp, #1031]
  4045ac:	tbz	w0, #2, 4045e0 <tigetstr@plt+0x2a90>
  4045b0:	mov	w2, #0x0                   	// #0
  4045b4:	mov	x1, #0x0                   	// #0
  4045b8:	mov	w0, #0x7                   	// #7
  4045bc:	bl	401840 <klogctl@plt>
  4045c0:	cbz	w0, 4039b0 <tigetstr@plt+0x1e60>
  4045c4:	mov	w2, #0x5                   	// #5
  4045c8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4045cc:	add	x1, x1, #0x3d8
  4045d0:	mov	x0, #0x0                   	// #0
  4045d4:	bl	401a80 <dcgettext@plt>
  4045d8:	bl	401970 <warn@plt>
  4045dc:	b	4039b0 <tigetstr@plt+0x1e60>
  4045e0:	mov	w2, #0x0                   	// #0
  4045e4:	mov	x1, #0x0                   	// #0
  4045e8:	mov	w0, #0x6                   	// #6
  4045ec:	bl	401840 <klogctl@plt>
  4045f0:	b	4045c0 <tigetstr@plt+0x2a70>
  4045f4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4045f8:	add	x1, x1, #0x3e8
  4045fc:	add	x0, sp, #0x148
  404600:	bl	401cf0 <tigetstr@plt+0x1a0>
  404604:	cbz	w0, 4039b8 <tigetstr@plt+0x1e68>
  404608:	ldr	w2, [sp, #368]
  40460c:	mov	x1, #0x0                   	// #0
  404610:	mov	w0, #0x8                   	// #8
  404614:	bl	401840 <klogctl@plt>
  404618:	cbz	w0, 4039b8 <tigetstr@plt+0x1e68>
  40461c:	mov	w2, #0x5                   	// #5
  404620:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404624:	add	x1, x1, #0x3d8
  404628:	mov	x0, #0x0                   	// #0
  40462c:	bl	401a80 <dcgettext@plt>
  404630:	bl	401970 <warn@plt>
  404634:	b	4039b8 <tigetstr@plt+0x1e68>
  404638:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40463c:	add	x1, x1, #0x3f8
  404640:	add	x0, sp, #0x148
  404644:	bl	401cf0 <tigetstr@plt+0x1a0>
  404648:	cbz	w0, 4039c0 <tigetstr@plt+0x1e70>
  40464c:	ldr	w1, [sp, #340]
  404650:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  404654:	add	x0, x0, #0x408
  404658:	bl	401ac0 <printf@plt>
  40465c:	b	4039c0 <tigetstr@plt+0x1e70>
  404660:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404664:	add	x1, x1, #0x418
  404668:	add	x0, sp, #0x148
  40466c:	bl	401cf0 <tigetstr@plt+0x1a0>
  404670:	cbz	w0, 4039c8 <tigetstr@plt+0x1e78>
  404674:	ldr	w1, [sp, #344]
  404678:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40467c:	add	x0, x0, #0x420
  404680:	bl	401ac0 <printf@plt>
  404684:	b	4039c8 <tigetstr@plt+0x1e78>
  404688:	str	xzr, [x1]
  40468c:	cbnz	x0, 404698 <tigetstr@plt+0x2b48>
  404690:	b	4046f0 <tigetstr@plt+0x2ba0>
  404694:	add	x0, x0, #0x1
  404698:	ldrsb	w2, [x0]
  40469c:	cmp	w2, #0x2f
  4046a0:	b.ne	4046b0 <tigetstr@plt+0x2b60>  // b.any
  4046a4:	ldrsb	w2, [x0, #1]
  4046a8:	cmp	w2, #0x2f
  4046ac:	b.eq	404694 <tigetstr@plt+0x2b44>  // b.none
  4046b0:	ldrsb	w2, [x0]
  4046b4:	cbz	w2, 4046f4 <tigetstr@plt+0x2ba4>
  4046b8:	mov	x2, #0x1                   	// #1
  4046bc:	str	x2, [x1]
  4046c0:	add	x3, x0, x2
  4046c4:	ldrsb	w2, [x0, #1]
  4046c8:	cmp	w2, #0x2f
  4046cc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4046d0:	b.eq	4046f0 <tigetstr@plt+0x2ba0>  // b.none
  4046d4:	ldr	x2, [x1]
  4046d8:	add	x2, x2, #0x1
  4046dc:	str	x2, [x1]
  4046e0:	ldrsb	w2, [x3, #1]!
  4046e4:	cmp	w2, #0x2f
  4046e8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4046ec:	b.ne	4046d4 <tigetstr@plt+0x2b84>  // b.any
  4046f0:	ret
  4046f4:	mov	x0, #0x0                   	// #0
  4046f8:	b	4046f0 <tigetstr@plt+0x2ba0>
  4046fc:	stp	x29, x30, [sp, #-80]!
  404700:	mov	x29, sp
  404704:	stp	x19, x20, [sp, #16]
  404708:	stp	x21, x22, [sp, #32]
  40470c:	stp	x23, x24, [sp, #48]
  404710:	mov	x24, x1
  404714:	ldrsb	w1, [x0]
  404718:	cbz	w1, 404798 <tigetstr@plt+0x2c48>
  40471c:	str	x25, [sp, #64]
  404720:	mov	x19, #0x1                   	// #1
  404724:	mov	w21, #0x0                   	// #0
  404728:	mov	w23, #0x0                   	// #0
  40472c:	mov	w25, #0x1                   	// #1
  404730:	sub	x22, x0, #0x1
  404734:	b	40474c <tigetstr@plt+0x2bfc>
  404738:	mov	w21, w23
  40473c:	mov	w20, w19
  404740:	add	x19, x19, #0x1
  404744:	ldrsb	w1, [x22, x19]
  404748:	cbz	w1, 404778 <tigetstr@plt+0x2c28>
  40474c:	sub	w20, w19, #0x1
  404750:	cbnz	w21, 404738 <tigetstr@plt+0x2be8>
  404754:	cmp	w1, #0x5c
  404758:	b.eq	404770 <tigetstr@plt+0x2c20>  // b.none
  40475c:	mov	x0, x24
  404760:	bl	4019f0 <strchr@plt>
  404764:	cbz	x0, 40473c <tigetstr@plt+0x2bec>
  404768:	ldr	x25, [sp, #64]
  40476c:	b	40477c <tigetstr@plt+0x2c2c>
  404770:	mov	w21, w25
  404774:	b	40473c <tigetstr@plt+0x2bec>
  404778:	ldr	x25, [sp, #64]
  40477c:	sub	w0, w20, w21
  404780:	sxtw	x0, w0
  404784:	ldp	x19, x20, [sp, #16]
  404788:	ldp	x21, x22, [sp, #32]
  40478c:	ldp	x23, x24, [sp, #48]
  404790:	ldp	x29, x30, [sp], #80
  404794:	ret
  404798:	mov	w20, #0x0                   	// #0
  40479c:	mov	w21, #0x0                   	// #0
  4047a0:	b	40477c <tigetstr@plt+0x2c2c>
  4047a4:	stp	x29, x30, [sp, #-64]!
  4047a8:	mov	x29, sp
  4047ac:	stp	x19, x20, [sp, #16]
  4047b0:	stp	x21, x22, [sp, #32]
  4047b4:	mov	x19, x0
  4047b8:	mov	x22, x1
  4047bc:	mov	w21, w2
  4047c0:	str	xzr, [sp, #56]
  4047c4:	bl	401ad0 <__errno_location@plt>
  4047c8:	str	wzr, [x0]
  4047cc:	cbz	x19, 4047dc <tigetstr@plt+0x2c8c>
  4047d0:	mov	x20, x0
  4047d4:	ldrsb	w0, [x19]
  4047d8:	cbnz	w0, 4047f8 <tigetstr@plt+0x2ca8>
  4047dc:	mov	x3, x19
  4047e0:	mov	x2, x22
  4047e4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4047e8:	add	x1, x1, #0xc10
  4047ec:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4047f0:	ldr	w0, [x0, #568]
  4047f4:	bl	401aa0 <errx@plt>
  4047f8:	mov	w3, #0x0                   	// #0
  4047fc:	mov	w2, w21
  404800:	add	x1, sp, #0x38
  404804:	mov	x0, x19
  404808:	bl	4018f0 <__strtoul_internal@plt>
  40480c:	ldr	w1, [x20]
  404810:	cbnz	w1, 40483c <tigetstr@plt+0x2cec>
  404814:	ldr	x1, [sp, #56]
  404818:	cmp	x1, x19
  40481c:	b.eq	4047dc <tigetstr@plt+0x2c8c>  // b.none
  404820:	cbz	x1, 40482c <tigetstr@plt+0x2cdc>
  404824:	ldrsb	w1, [x1]
  404828:	cbnz	w1, 4047dc <tigetstr@plt+0x2c8c>
  40482c:	ldp	x19, x20, [sp, #16]
  404830:	ldp	x21, x22, [sp, #32]
  404834:	ldp	x29, x30, [sp], #64
  404838:	ret
  40483c:	cmp	w1, #0x22
  404840:	b.ne	4047dc <tigetstr@plt+0x2c8c>  // b.any
  404844:	mov	x3, x19
  404848:	mov	x2, x22
  40484c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404850:	add	x1, x1, #0xc10
  404854:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404858:	ldr	w0, [x0, #568]
  40485c:	bl	401b10 <err@plt>
  404860:	stp	x29, x30, [sp, #-32]!
  404864:	mov	x29, sp
  404868:	stp	x19, x20, [sp, #16]
  40486c:	mov	x20, x0
  404870:	mov	x19, x1
  404874:	bl	4047a4 <tigetstr@plt+0x2c54>
  404878:	mov	x1, #0xffffffff            	// #4294967295
  40487c:	cmp	x0, x1
  404880:	b.hi	404890 <tigetstr@plt+0x2d40>  // b.pmore
  404884:	ldp	x19, x20, [sp, #16]
  404888:	ldp	x29, x30, [sp], #32
  40488c:	ret
  404890:	bl	401ad0 <__errno_location@plt>
  404894:	mov	w1, #0x22                  	// #34
  404898:	str	w1, [x0]
  40489c:	mov	x3, x20
  4048a0:	mov	x2, x19
  4048a4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4048a8:	add	x1, x1, #0xc10
  4048ac:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4048b0:	ldr	w0, [x0, #568]
  4048b4:	bl	401b10 <err@plt>
  4048b8:	stp	x29, x30, [sp, #-32]!
  4048bc:	mov	x29, sp
  4048c0:	stp	x19, x20, [sp, #16]
  4048c4:	mov	x20, x0
  4048c8:	mov	x19, x1
  4048cc:	bl	404860 <tigetstr@plt+0x2d10>
  4048d0:	mov	w1, #0xffff                	// #65535
  4048d4:	cmp	w0, w1
  4048d8:	b.hi	4048e8 <tigetstr@plt+0x2d98>  // b.pmore
  4048dc:	ldp	x19, x20, [sp, #16]
  4048e0:	ldp	x29, x30, [sp], #32
  4048e4:	ret
  4048e8:	bl	401ad0 <__errno_location@plt>
  4048ec:	mov	w1, #0x22                  	// #34
  4048f0:	str	w1, [x0]
  4048f4:	mov	x3, x20
  4048f8:	mov	x2, x19
  4048fc:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404900:	add	x1, x1, #0xc10
  404904:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404908:	ldr	w0, [x0, #568]
  40490c:	bl	401b10 <err@plt>
  404910:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  404914:	str	w0, [x1, #568]
  404918:	ret
  40491c:	stp	x29, x30, [sp, #-128]!
  404920:	mov	x29, sp
  404924:	stp	x19, x20, [sp, #16]
  404928:	str	xzr, [x1]
  40492c:	cbz	x0, 404d3c <tigetstr@plt+0x31ec>
  404930:	stp	x21, x22, [sp, #32]
  404934:	mov	x19, x0
  404938:	mov	x21, x1
  40493c:	mov	x22, x2
  404940:	ldrsb	w0, [x0]
  404944:	cbz	w0, 404d44 <tigetstr@plt+0x31f4>
  404948:	stp	x23, x24, [sp, #48]
  40494c:	bl	401980 <__ctype_b_loc@plt>
  404950:	mov	x24, x0
  404954:	ldr	x4, [x0]
  404958:	mov	x1, x19
  40495c:	ldrsb	w2, [x1]
  404960:	and	x0, x2, #0xff
  404964:	ldrh	w3, [x4, x0, lsl #1]
  404968:	tbz	w3, #13, 404974 <tigetstr@plt+0x2e24>
  40496c:	add	x1, x1, #0x1
  404970:	b	40495c <tigetstr@plt+0x2e0c>
  404974:	cmp	w2, #0x2d
  404978:	b.eq	404d68 <tigetstr@plt+0x3218>  // b.none
  40497c:	stp	x25, x26, [sp, #64]
  404980:	bl	401ad0 <__errno_location@plt>
  404984:	mov	x25, x0
  404988:	str	wzr, [x0]
  40498c:	str	xzr, [sp, #120]
  404990:	mov	w3, #0x0                   	// #0
  404994:	mov	w2, #0x0                   	// #0
  404998:	add	x1, sp, #0x78
  40499c:	mov	x0, x19
  4049a0:	bl	4018f0 <__strtoul_internal@plt>
  4049a4:	mov	x26, x0
  4049a8:	ldr	x20, [sp, #120]
  4049ac:	cmp	x20, x19
  4049b0:	b.eq	4049ec <tigetstr@plt+0x2e9c>  // b.none
  4049b4:	ldr	w0, [x25]
  4049b8:	cbz	w0, 4049c8 <tigetstr@plt+0x2e78>
  4049bc:	sub	x1, x26, #0x1
  4049c0:	cmn	x1, #0x3
  4049c4:	b.hi	404a08 <tigetstr@plt+0x2eb8>  // b.pmore
  4049c8:	cbz	x20, 404d08 <tigetstr@plt+0x31b8>
  4049cc:	ldrsb	w0, [x20]
  4049d0:	cbz	w0, 404d10 <tigetstr@plt+0x31c0>
  4049d4:	stp	x27, x28, [sp, #80]
  4049d8:	mov	w19, #0x0                   	// #0
  4049dc:	mov	x27, #0x0                   	// #0
  4049e0:	add	x0, sp, #0x78
  4049e4:	str	x0, [sp, #104]
  4049e8:	b	404af4 <tigetstr@plt+0x2fa4>
  4049ec:	ldr	w0, [x25]
  4049f0:	mov	w20, #0xffffffea            	// #-22
  4049f4:	cbnz	w0, 404a08 <tigetstr@plt+0x2eb8>
  4049f8:	ldp	x21, x22, [sp, #32]
  4049fc:	ldp	x23, x24, [sp, #48]
  404a00:	ldp	x25, x26, [sp, #64]
  404a04:	b	404d4c <tigetstr@plt+0x31fc>
  404a08:	neg	w20, w0
  404a0c:	b	404d18 <tigetstr@plt+0x31c8>
  404a10:	ldrsb	w0, [x20, #2]
  404a14:	and	w0, w0, #0xffffffdf
  404a18:	cmp	w0, #0x42
  404a1c:	b.ne	404b14 <tigetstr@plt+0x2fc4>  // b.any
  404a20:	ldrsb	w0, [x20, #3]
  404a24:	cbnz	w0, 404b14 <tigetstr@plt+0x2fc4>
  404a28:	mov	w23, #0x400                 	// #1024
  404a2c:	b	404a38 <tigetstr@plt+0x2ee8>
  404a30:	cbnz	w0, 404b14 <tigetstr@plt+0x2fc4>
  404a34:	mov	w23, #0x400                 	// #1024
  404a38:	ldrsb	w20, [x20]
  404a3c:	mov	w1, w20
  404a40:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  404a44:	add	x0, x0, #0xc20
  404a48:	bl	4019f0 <strchr@plt>
  404a4c:	cbz	x0, 404bf0 <tigetstr@plt+0x30a0>
  404a50:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  404a54:	add	x2, x2, #0xc20
  404a58:	sub	x0, x0, x2
  404a5c:	add	w2, w0, #0x1
  404a60:	cbz	w2, 404e08 <tigetstr@plt+0x32b8>
  404a64:	sxtw	x3, w23
  404a68:	umulh	x0, x26, x3
  404a6c:	cbnz	x0, 404c38 <tigetstr@plt+0x30e8>
  404a70:	sub	w1, w2, #0x2
  404a74:	mul	x26, x26, x3
  404a78:	cmn	w1, #0x1
  404a7c:	b.eq	404c18 <tigetstr@plt+0x30c8>  // b.none
  404a80:	umulh	x0, x26, x3
  404a84:	sub	w1, w1, #0x1
  404a88:	cbz	x0, 404a74 <tigetstr@plt+0x2f24>
  404a8c:	mov	w20, #0xffffffde            	// #-34
  404a90:	b	404c1c <tigetstr@plt+0x30cc>
  404a94:	ldrsb	w0, [x20]
  404a98:	cbz	w0, 404da8 <tigetstr@plt+0x3258>
  404a9c:	mov	x2, x23
  404aa0:	mov	x1, x20
  404aa4:	mov	x0, x28
  404aa8:	bl	4018a0 <strncmp@plt>
  404aac:	cbnz	w0, 404dc0 <tigetstr@plt+0x3270>
  404ab0:	add	x1, x20, x23
  404ab4:	ldrsb	w0, [x20, x23]
  404ab8:	cmp	w0, #0x30
  404abc:	b.ne	404b4c <tigetstr@plt+0x2ffc>  // b.any
  404ac0:	mov	x20, x1
  404ac4:	add	w2, w19, #0x1
  404ac8:	sub	w19, w20, w1
  404acc:	add	w19, w19, w2
  404ad0:	ldrsb	w0, [x20, #1]!
  404ad4:	cmp	w0, #0x30
  404ad8:	b.eq	404ac8 <tigetstr@plt+0x2f78>  // b.none
  404adc:	sxtb	x0, w0
  404ae0:	ldr	x1, [x24]
  404ae4:	ldrh	w0, [x1, x0, lsl #1]
  404ae8:	tbnz	w0, #11, 404b54 <tigetstr@plt+0x3004>
  404aec:	str	x20, [sp, #120]
  404af0:	ldr	x20, [sp, #120]
  404af4:	ldrsb	w0, [x20, #1]
  404af8:	cmp	w0, #0x69
  404afc:	b.eq	404a10 <tigetstr@plt+0x2ec0>  // b.none
  404b00:	and	w1, w0, #0xffffffdf
  404b04:	cmp	w1, #0x42
  404b08:	b.ne	404a30 <tigetstr@plt+0x2ee0>  // b.any
  404b0c:	ldrsb	w0, [x20, #2]
  404b10:	cbz	w0, 404be8 <tigetstr@plt+0x3098>
  404b14:	bl	401810 <localeconv@plt>
  404b18:	cbz	x0, 404d78 <tigetstr@plt+0x3228>
  404b1c:	ldr	x28, [x0]
  404b20:	cbz	x28, 404d90 <tigetstr@plt+0x3240>
  404b24:	mov	x0, x28
  404b28:	bl	401740 <strlen@plt>
  404b2c:	mov	x23, x0
  404b30:	cbz	x27, 404a94 <tigetstr@plt+0x2f44>
  404b34:	mov	w20, #0xffffffea            	// #-22
  404b38:	ldp	x21, x22, [sp, #32]
  404b3c:	ldp	x23, x24, [sp, #48]
  404b40:	ldp	x25, x26, [sp, #64]
  404b44:	ldp	x27, x28, [sp, #80]
  404b48:	b	404d4c <tigetstr@plt+0x31fc>
  404b4c:	mov	x20, x1
  404b50:	b	404adc <tigetstr@plt+0x2f8c>
  404b54:	str	wzr, [x25]
  404b58:	str	xzr, [sp, #120]
  404b5c:	mov	w3, #0x0                   	// #0
  404b60:	mov	w2, #0x0                   	// #0
  404b64:	ldr	x1, [sp, #104]
  404b68:	mov	x0, x20
  404b6c:	bl	4018f0 <__strtoul_internal@plt>
  404b70:	mov	x27, x0
  404b74:	ldr	x0, [sp, #120]
  404b78:	cmp	x0, x20
  404b7c:	b.eq	404bbc <tigetstr@plt+0x306c>  // b.none
  404b80:	ldr	w1, [x25]
  404b84:	cbz	w1, 404b94 <tigetstr@plt+0x3044>
  404b88:	sub	x2, x27, #0x1
  404b8c:	cmn	x2, #0x3
  404b90:	b.hi	404bdc <tigetstr@plt+0x308c>  // b.pmore
  404b94:	cbz	x27, 404af0 <tigetstr@plt+0x2fa0>
  404b98:	cbz	x0, 404dd8 <tigetstr@plt+0x3288>
  404b9c:	ldrsb	w0, [x0]
  404ba0:	cbnz	w0, 404af0 <tigetstr@plt+0x2fa0>
  404ba4:	mov	w20, #0xffffffea            	// #-22
  404ba8:	ldp	x21, x22, [sp, #32]
  404bac:	ldp	x23, x24, [sp, #48]
  404bb0:	ldp	x25, x26, [sp, #64]
  404bb4:	ldp	x27, x28, [sp, #80]
  404bb8:	b	404d4c <tigetstr@plt+0x31fc>
  404bbc:	ldr	w1, [x25]
  404bc0:	mov	w20, #0xffffffea            	// #-22
  404bc4:	cbnz	w1, 404bdc <tigetstr@plt+0x308c>
  404bc8:	ldp	x21, x22, [sp, #32]
  404bcc:	ldp	x23, x24, [sp, #48]
  404bd0:	ldp	x25, x26, [sp, #64]
  404bd4:	ldp	x27, x28, [sp, #80]
  404bd8:	b	404d4c <tigetstr@plt+0x31fc>
  404bdc:	neg	w20, w1
  404be0:	ldp	x27, x28, [sp, #80]
  404be4:	b	404d18 <tigetstr@plt+0x31c8>
  404be8:	mov	w23, #0x3e8                 	// #1000
  404bec:	b	404a38 <tigetstr@plt+0x2ee8>
  404bf0:	mov	w1, w20
  404bf4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  404bf8:	add	x0, x0, #0xc30
  404bfc:	bl	4019f0 <strchr@plt>
  404c00:	cbz	x0, 404df0 <tigetstr@plt+0x32a0>
  404c04:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  404c08:	add	x2, x2, #0xc30
  404c0c:	sub	x0, x0, x2
  404c10:	add	w2, w0, #0x1
  404c14:	b	404a60 <tigetstr@plt+0x2f10>
  404c18:	mov	w20, #0x0                   	// #0
  404c1c:	cbz	x22, 404c24 <tigetstr@plt+0x30d4>
  404c20:	str	w2, [x22]
  404c24:	cmp	x27, #0x0
  404c28:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404c2c:	b.ne	404c40 <tigetstr@plt+0x30f0>  // b.any
  404c30:	ldp	x27, x28, [sp, #80]
  404c34:	b	404d14 <tigetstr@plt+0x31c4>
  404c38:	mov	w20, #0xffffffde            	// #-34
  404c3c:	b	404c1c <tigetstr@plt+0x30cc>
  404c40:	sxtw	x23, w23
  404c44:	sub	w0, w2, #0x2
  404c48:	mov	x4, #0x1                   	// #1
  404c4c:	mul	x4, x4, x23
  404c50:	cmn	w0, #0x1
  404c54:	b.eq	404c64 <tigetstr@plt+0x3114>  // b.none
  404c58:	umulh	x1, x4, x23
  404c5c:	sub	w0, w0, #0x1
  404c60:	cbz	x1, 404c4c <tigetstr@plt+0x30fc>
  404c64:	cmp	x27, #0xa
  404c68:	b.ls	404cb4 <tigetstr@plt+0x3164>  // b.plast
  404c6c:	mov	x0, #0xa                   	// #10
  404c70:	add	x0, x0, x0, lsl #2
  404c74:	lsl	x1, x0, #1
  404c78:	mov	x0, x1
  404c7c:	cmp	x27, x1
  404c80:	b.hi	404c70 <tigetstr@plt+0x3120>  // b.pmore
  404c84:	cmp	w19, #0x0
  404c88:	b.le	404ca4 <tigetstr@plt+0x3154>
  404c8c:	mov	w1, #0x0                   	// #0
  404c90:	add	x0, x0, x0, lsl #2
  404c94:	lsl	x0, x0, #1
  404c98:	add	w1, w1, #0x1
  404c9c:	cmp	w19, w1
  404ca0:	b.ne	404c90 <tigetstr@plt+0x3140>  // b.any
  404ca4:	mov	x2, #0x1                   	// #1
  404ca8:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  404cac:	movk	x6, #0xcccd
  404cb0:	b	404cc4 <tigetstr@plt+0x3174>
  404cb4:	mov	x0, #0xa                   	// #10
  404cb8:	b	404c84 <tigetstr@plt+0x3134>
  404cbc:	cmp	x5, #0x9
  404cc0:	b.ls	404d00 <tigetstr@plt+0x31b0>  // b.plast
  404cc4:	umulh	x3, x27, x6
  404cc8:	lsr	x1, x3, #3
  404ccc:	add	x1, x1, x1, lsl #2
  404cd0:	sub	x1, x27, x1, lsl #1
  404cd4:	mov	x5, x27
  404cd8:	lsr	x27, x3, #3
  404cdc:	mov	x3, x2
  404ce0:	add	x2, x2, x2, lsl #2
  404ce4:	lsl	x2, x2, #1
  404ce8:	cbz	w1, 404cbc <tigetstr@plt+0x316c>
  404cec:	udiv	x3, x0, x3
  404cf0:	udiv	x1, x3, x1
  404cf4:	udiv	x1, x4, x1
  404cf8:	add	x26, x26, x1
  404cfc:	b	404cbc <tigetstr@plt+0x316c>
  404d00:	ldp	x27, x28, [sp, #80]
  404d04:	b	404d14 <tigetstr@plt+0x31c4>
  404d08:	mov	w20, #0x0                   	// #0
  404d0c:	b	404d14 <tigetstr@plt+0x31c4>
  404d10:	mov	w20, #0x0                   	// #0
  404d14:	str	x26, [x21]
  404d18:	tbnz	w20, #31, 404d2c <tigetstr@plt+0x31dc>
  404d1c:	ldp	x21, x22, [sp, #32]
  404d20:	ldp	x23, x24, [sp, #48]
  404d24:	ldp	x25, x26, [sp, #64]
  404d28:	b	404d58 <tigetstr@plt+0x3208>
  404d2c:	ldp	x21, x22, [sp, #32]
  404d30:	ldp	x23, x24, [sp, #48]
  404d34:	ldp	x25, x26, [sp, #64]
  404d38:	b	404d4c <tigetstr@plt+0x31fc>
  404d3c:	mov	w20, #0xffffffea            	// #-22
  404d40:	b	404d4c <tigetstr@plt+0x31fc>
  404d44:	mov	w20, #0xffffffea            	// #-22
  404d48:	ldp	x21, x22, [sp, #32]
  404d4c:	bl	401ad0 <__errno_location@plt>
  404d50:	neg	w1, w20
  404d54:	str	w1, [x0]
  404d58:	mov	w0, w20
  404d5c:	ldp	x19, x20, [sp, #16]
  404d60:	ldp	x29, x30, [sp], #128
  404d64:	ret
  404d68:	mov	w20, #0xffffffea            	// #-22
  404d6c:	ldp	x21, x22, [sp, #32]
  404d70:	ldp	x23, x24, [sp, #48]
  404d74:	b	404d4c <tigetstr@plt+0x31fc>
  404d78:	mov	w20, #0xffffffea            	// #-22
  404d7c:	ldp	x21, x22, [sp, #32]
  404d80:	ldp	x23, x24, [sp, #48]
  404d84:	ldp	x25, x26, [sp, #64]
  404d88:	ldp	x27, x28, [sp, #80]
  404d8c:	b	404d4c <tigetstr@plt+0x31fc>
  404d90:	mov	w20, #0xffffffea            	// #-22
  404d94:	ldp	x21, x22, [sp, #32]
  404d98:	ldp	x23, x24, [sp, #48]
  404d9c:	ldp	x25, x26, [sp, #64]
  404da0:	ldp	x27, x28, [sp, #80]
  404da4:	b	404d4c <tigetstr@plt+0x31fc>
  404da8:	mov	w20, #0xffffffea            	// #-22
  404dac:	ldp	x21, x22, [sp, #32]
  404db0:	ldp	x23, x24, [sp, #48]
  404db4:	ldp	x25, x26, [sp, #64]
  404db8:	ldp	x27, x28, [sp, #80]
  404dbc:	b	404d4c <tigetstr@plt+0x31fc>
  404dc0:	mov	w20, #0xffffffea            	// #-22
  404dc4:	ldp	x21, x22, [sp, #32]
  404dc8:	ldp	x23, x24, [sp, #48]
  404dcc:	ldp	x25, x26, [sp, #64]
  404dd0:	ldp	x27, x28, [sp, #80]
  404dd4:	b	404d4c <tigetstr@plt+0x31fc>
  404dd8:	mov	w20, #0xffffffea            	// #-22
  404ddc:	ldp	x21, x22, [sp, #32]
  404de0:	ldp	x23, x24, [sp, #48]
  404de4:	ldp	x25, x26, [sp, #64]
  404de8:	ldp	x27, x28, [sp, #80]
  404dec:	b	404d4c <tigetstr@plt+0x31fc>
  404df0:	mov	w20, #0xffffffea            	// #-22
  404df4:	ldp	x21, x22, [sp, #32]
  404df8:	ldp	x23, x24, [sp, #48]
  404dfc:	ldp	x25, x26, [sp, #64]
  404e00:	ldp	x27, x28, [sp, #80]
  404e04:	b	404d4c <tigetstr@plt+0x31fc>
  404e08:	mov	w20, w2
  404e0c:	cbnz	x22, 404c20 <tigetstr@plt+0x30d0>
  404e10:	ldp	x27, x28, [sp, #80]
  404e14:	b	404d14 <tigetstr@plt+0x31c4>
  404e18:	stp	x29, x30, [sp, #-16]!
  404e1c:	mov	x29, sp
  404e20:	mov	x2, #0x0                   	// #0
  404e24:	bl	40491c <tigetstr@plt+0x2dcc>
  404e28:	ldp	x29, x30, [sp], #16
  404e2c:	ret
  404e30:	stp	x29, x30, [sp, #-48]!
  404e34:	mov	x29, sp
  404e38:	stp	x19, x20, [sp, #16]
  404e3c:	stp	x21, x22, [sp, #32]
  404e40:	mov	x21, x0
  404e44:	mov	x22, x1
  404e48:	mov	x20, x0
  404e4c:	cbnz	x0, 404e60 <tigetstr@plt+0x3310>
  404e50:	cbnz	x1, 404e80 <tigetstr@plt+0x3330>
  404e54:	mov	w0, #0x0                   	// #0
  404e58:	b	404ea0 <tigetstr@plt+0x3350>
  404e5c:	add	x20, x20, #0x1
  404e60:	ldrsb	w19, [x20]
  404e64:	cbz	w19, 404e7c <tigetstr@plt+0x332c>
  404e68:	bl	401980 <__ctype_b_loc@plt>
  404e6c:	and	x19, x19, #0xff
  404e70:	ldr	x2, [x0]
  404e74:	ldrh	w2, [x2, x19, lsl #1]
  404e78:	tbnz	w2, #11, 404e5c <tigetstr@plt+0x330c>
  404e7c:	cbz	x22, 404e84 <tigetstr@plt+0x3334>
  404e80:	str	x20, [x22]
  404e84:	cmp	x20, #0x0
  404e88:	mov	w0, #0x0                   	// #0
  404e8c:	ccmp	x21, x20, #0x2, ne  // ne = any
  404e90:	b.cs	404ea0 <tigetstr@plt+0x3350>  // b.hs, b.nlast
  404e94:	ldrsb	w0, [x20]
  404e98:	cmp	w0, #0x0
  404e9c:	cset	w0, eq  // eq = none
  404ea0:	ldp	x19, x20, [sp, #16]
  404ea4:	ldp	x21, x22, [sp, #32]
  404ea8:	ldp	x29, x30, [sp], #48
  404eac:	ret
  404eb0:	stp	x29, x30, [sp, #-48]!
  404eb4:	mov	x29, sp
  404eb8:	stp	x19, x20, [sp, #16]
  404ebc:	stp	x21, x22, [sp, #32]
  404ec0:	mov	x21, x0
  404ec4:	mov	x22, x1
  404ec8:	mov	x20, x0
  404ecc:	cbnz	x0, 404ee0 <tigetstr@plt+0x3390>
  404ed0:	cbnz	x1, 404f00 <tigetstr@plt+0x33b0>
  404ed4:	mov	w0, #0x0                   	// #0
  404ed8:	b	404f20 <tigetstr@plt+0x33d0>
  404edc:	add	x20, x20, #0x1
  404ee0:	ldrsb	w19, [x20]
  404ee4:	cbz	w19, 404efc <tigetstr@plt+0x33ac>
  404ee8:	bl	401980 <__ctype_b_loc@plt>
  404eec:	and	x19, x19, #0xff
  404ef0:	ldr	x2, [x0]
  404ef4:	ldrh	w2, [x2, x19, lsl #1]
  404ef8:	tbnz	w2, #12, 404edc <tigetstr@plt+0x338c>
  404efc:	cbz	x22, 404f04 <tigetstr@plt+0x33b4>
  404f00:	str	x20, [x22]
  404f04:	cmp	x20, #0x0
  404f08:	mov	w0, #0x0                   	// #0
  404f0c:	ccmp	x21, x20, #0x2, ne  // ne = any
  404f10:	b.cs	404f20 <tigetstr@plt+0x33d0>  // b.hs, b.nlast
  404f14:	ldrsb	w0, [x20]
  404f18:	cmp	w0, #0x0
  404f1c:	cset	w0, eq  // eq = none
  404f20:	ldp	x19, x20, [sp, #16]
  404f24:	ldp	x21, x22, [sp, #32]
  404f28:	ldp	x29, x30, [sp], #48
  404f2c:	ret
  404f30:	stp	x29, x30, [sp, #-128]!
  404f34:	mov	x29, sp
  404f38:	stp	x19, x20, [sp, #16]
  404f3c:	stp	x21, x22, [sp, #32]
  404f40:	mov	x20, x0
  404f44:	mov	x22, x1
  404f48:	str	x2, [sp, #80]
  404f4c:	str	x3, [sp, #88]
  404f50:	str	x4, [sp, #96]
  404f54:	str	x5, [sp, #104]
  404f58:	str	x6, [sp, #112]
  404f5c:	str	x7, [sp, #120]
  404f60:	add	x0, sp, #0x80
  404f64:	str	x0, [sp, #48]
  404f68:	str	x0, [sp, #56]
  404f6c:	add	x0, sp, #0x50
  404f70:	str	x0, [sp, #64]
  404f74:	mov	w0, #0xffffffd0            	// #-48
  404f78:	str	w0, [sp, #72]
  404f7c:	str	wzr, [sp, #76]
  404f80:	add	x21, sp, #0x80
  404f84:	b	405024 <tigetstr@plt+0x34d4>
  404f88:	add	w0, w3, #0x8
  404f8c:	str	w0, [sp, #72]
  404f90:	cmp	w0, #0x0
  404f94:	b.le	404fa8 <tigetstr@plt+0x3458>
  404f98:	add	x0, x2, #0xf
  404f9c:	and	x0, x0, #0xfffffffffffffff8
  404fa0:	str	x0, [sp, #48]
  404fa4:	b	40503c <tigetstr@plt+0x34ec>
  404fa8:	ldr	x1, [x21, w3, sxtw]
  404fac:	cbz	x1, 405044 <tigetstr@plt+0x34f4>
  404fb0:	cbz	w0, 404ff4 <tigetstr@plt+0x34a4>
  404fb4:	add	w3, w3, #0x10
  404fb8:	str	w3, [sp, #72]
  404fbc:	cmp	w3, #0x0
  404fc0:	b.le	404fd4 <tigetstr@plt+0x3484>
  404fc4:	add	x0, x2, #0xf
  404fc8:	and	x0, x0, #0xfffffffffffffff8
  404fcc:	str	x0, [sp, #48]
  404fd0:	b	405000 <tigetstr@plt+0x34b0>
  404fd4:	add	x2, x21, w0, sxtw
  404fd8:	b	405000 <tigetstr@plt+0x34b0>
  404fdc:	mov	w0, #0x1                   	// #1
  404fe0:	ldp	x19, x20, [sp, #16]
  404fe4:	ldp	x21, x22, [sp, #32]
  404fe8:	ldp	x29, x30, [sp], #128
  404fec:	ret
  404ff0:	ldr	x2, [sp, #48]
  404ff4:	add	x0, x2, #0xf
  404ff8:	and	x0, x0, #0xfffffffffffffff8
  404ffc:	str	x0, [sp, #48]
  405000:	ldr	x19, [x2]
  405004:	cbz	x19, 405044 <tigetstr@plt+0x34f4>
  405008:	mov	x0, x20
  40500c:	bl	401960 <strcmp@plt>
  405010:	cbz	w0, 404fdc <tigetstr@plt+0x348c>
  405014:	mov	x1, x19
  405018:	mov	x0, x20
  40501c:	bl	401960 <strcmp@plt>
  405020:	cbz	w0, 404fe0 <tigetstr@plt+0x3490>
  405024:	ldr	w3, [sp, #72]
  405028:	ldr	x2, [sp, #48]
  40502c:	tbnz	w3, #31, 404f88 <tigetstr@plt+0x3438>
  405030:	add	x0, x2, #0xf
  405034:	and	x0, x0, #0xfffffffffffffff8
  405038:	str	x0, [sp, #48]
  40503c:	ldr	x1, [x2]
  405040:	cbnz	x1, 404ff0 <tigetstr@plt+0x34a0>
  405044:	mov	x3, x20
  405048:	mov	x2, x22
  40504c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405050:	add	x1, x1, #0xc10
  405054:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405058:	ldr	w0, [x0, #568]
  40505c:	bl	401aa0 <errx@plt>
  405060:	cbz	x1, 405098 <tigetstr@plt+0x3548>
  405064:	add	x3, x0, x1
  405068:	sxtb	w2, w2
  40506c:	ldrsb	w1, [x0]
  405070:	cbz	w1, 405090 <tigetstr@plt+0x3540>
  405074:	cmp	w2, w1
  405078:	b.eq	405094 <tigetstr@plt+0x3544>  // b.none
  40507c:	add	x0, x0, #0x1
  405080:	cmp	x3, x0
  405084:	b.ne	40506c <tigetstr@plt+0x351c>  // b.any
  405088:	mov	x0, #0x0                   	// #0
  40508c:	b	405094 <tigetstr@plt+0x3544>
  405090:	mov	x0, #0x0                   	// #0
  405094:	ret
  405098:	mov	x0, #0x0                   	// #0
  40509c:	b	405094 <tigetstr@plt+0x3544>
  4050a0:	stp	x29, x30, [sp, #-16]!
  4050a4:	mov	x29, sp
  4050a8:	mov	w2, #0xa                   	// #10
  4050ac:	bl	4048b8 <tigetstr@plt+0x2d68>
  4050b0:	ldp	x29, x30, [sp], #16
  4050b4:	ret
  4050b8:	stp	x29, x30, [sp, #-16]!
  4050bc:	mov	x29, sp
  4050c0:	mov	w2, #0x10                  	// #16
  4050c4:	bl	4048b8 <tigetstr@plt+0x2d68>
  4050c8:	ldp	x29, x30, [sp], #16
  4050cc:	ret
  4050d0:	stp	x29, x30, [sp, #-16]!
  4050d4:	mov	x29, sp
  4050d8:	mov	w2, #0xa                   	// #10
  4050dc:	bl	404860 <tigetstr@plt+0x2d10>
  4050e0:	ldp	x29, x30, [sp], #16
  4050e4:	ret
  4050e8:	stp	x29, x30, [sp, #-16]!
  4050ec:	mov	x29, sp
  4050f0:	mov	w2, #0x10                  	// #16
  4050f4:	bl	404860 <tigetstr@plt+0x2d10>
  4050f8:	ldp	x29, x30, [sp], #16
  4050fc:	ret
  405100:	stp	x29, x30, [sp, #-64]!
  405104:	mov	x29, sp
  405108:	stp	x19, x20, [sp, #16]
  40510c:	str	x21, [sp, #32]
  405110:	mov	x19, x0
  405114:	mov	x21, x1
  405118:	str	xzr, [sp, #56]
  40511c:	bl	401ad0 <__errno_location@plt>
  405120:	str	wzr, [x0]
  405124:	cbz	x19, 405134 <tigetstr@plt+0x35e4>
  405128:	mov	x20, x0
  40512c:	ldrsb	w0, [x19]
  405130:	cbnz	w0, 405150 <tigetstr@plt+0x3600>
  405134:	mov	x3, x19
  405138:	mov	x2, x21
  40513c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405140:	add	x1, x1, #0xc10
  405144:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405148:	ldr	w0, [x0, #568]
  40514c:	bl	401aa0 <errx@plt>
  405150:	mov	w3, #0x0                   	// #0
  405154:	mov	w2, #0xa                   	// #10
  405158:	add	x1, sp, #0x38
  40515c:	mov	x0, x19
  405160:	bl	401890 <__strtol_internal@plt>
  405164:	ldr	w1, [x20]
  405168:	cbnz	w1, 405194 <tigetstr@plt+0x3644>
  40516c:	ldr	x1, [sp, #56]
  405170:	cmp	x1, x19
  405174:	b.eq	405134 <tigetstr@plt+0x35e4>  // b.none
  405178:	cbz	x1, 405184 <tigetstr@plt+0x3634>
  40517c:	ldrsb	w1, [x1]
  405180:	cbnz	w1, 405134 <tigetstr@plt+0x35e4>
  405184:	ldp	x19, x20, [sp, #16]
  405188:	ldr	x21, [sp, #32]
  40518c:	ldp	x29, x30, [sp], #64
  405190:	ret
  405194:	cmp	w1, #0x22
  405198:	b.ne	405134 <tigetstr@plt+0x35e4>  // b.any
  40519c:	mov	x3, x19
  4051a0:	mov	x2, x21
  4051a4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4051a8:	add	x1, x1, #0xc10
  4051ac:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4051b0:	ldr	w0, [x0, #568]
  4051b4:	bl	401b10 <err@plt>
  4051b8:	stp	x29, x30, [sp, #-32]!
  4051bc:	mov	x29, sp
  4051c0:	stp	x19, x20, [sp, #16]
  4051c4:	mov	x20, x0
  4051c8:	mov	x19, x1
  4051cc:	bl	405100 <tigetstr@plt+0x35b0>
  4051d0:	mov	x2, #0x80000000            	// #2147483648
  4051d4:	add	x2, x0, x2
  4051d8:	mov	x1, #0xffffffff            	// #4294967295
  4051dc:	cmp	x2, x1
  4051e0:	b.hi	4051f0 <tigetstr@plt+0x36a0>  // b.pmore
  4051e4:	ldp	x19, x20, [sp, #16]
  4051e8:	ldp	x29, x30, [sp], #32
  4051ec:	ret
  4051f0:	bl	401ad0 <__errno_location@plt>
  4051f4:	mov	w1, #0x22                  	// #34
  4051f8:	str	w1, [x0]
  4051fc:	mov	x3, x20
  405200:	mov	x2, x19
  405204:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405208:	add	x1, x1, #0xc10
  40520c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405210:	ldr	w0, [x0, #568]
  405214:	bl	401b10 <err@plt>
  405218:	stp	x29, x30, [sp, #-32]!
  40521c:	mov	x29, sp
  405220:	stp	x19, x20, [sp, #16]
  405224:	mov	x20, x0
  405228:	mov	x19, x1
  40522c:	bl	4051b8 <tigetstr@plt+0x3668>
  405230:	add	w2, w0, #0x8, lsl #12
  405234:	mov	w1, #0xffff                	// #65535
  405238:	cmp	w2, w1
  40523c:	b.hi	40524c <tigetstr@plt+0x36fc>  // b.pmore
  405240:	ldp	x19, x20, [sp, #16]
  405244:	ldp	x29, x30, [sp], #32
  405248:	ret
  40524c:	bl	401ad0 <__errno_location@plt>
  405250:	mov	w1, #0x22                  	// #34
  405254:	str	w1, [x0]
  405258:	mov	x3, x20
  40525c:	mov	x2, x19
  405260:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405264:	add	x1, x1, #0xc10
  405268:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40526c:	ldr	w0, [x0, #568]
  405270:	bl	401b10 <err@plt>
  405274:	stp	x29, x30, [sp, #-16]!
  405278:	mov	x29, sp
  40527c:	mov	w2, #0xa                   	// #10
  405280:	bl	4047a4 <tigetstr@plt+0x2c54>
  405284:	ldp	x29, x30, [sp], #16
  405288:	ret
  40528c:	stp	x29, x30, [sp, #-16]!
  405290:	mov	x29, sp
  405294:	mov	w2, #0x10                  	// #16
  405298:	bl	4047a4 <tigetstr@plt+0x2c54>
  40529c:	ldp	x29, x30, [sp], #16
  4052a0:	ret
  4052a4:	stp	x29, x30, [sp, #-64]!
  4052a8:	mov	x29, sp
  4052ac:	stp	x19, x20, [sp, #16]
  4052b0:	str	x21, [sp, #32]
  4052b4:	mov	x19, x0
  4052b8:	mov	x21, x1
  4052bc:	str	xzr, [sp, #56]
  4052c0:	bl	401ad0 <__errno_location@plt>
  4052c4:	str	wzr, [x0]
  4052c8:	cbz	x19, 4052d8 <tigetstr@plt+0x3788>
  4052cc:	mov	x20, x0
  4052d0:	ldrsb	w0, [x19]
  4052d4:	cbnz	w0, 4052f4 <tigetstr@plt+0x37a4>
  4052d8:	mov	x3, x19
  4052dc:	mov	x2, x21
  4052e0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4052e4:	add	x1, x1, #0xc10
  4052e8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4052ec:	ldr	w0, [x0, #568]
  4052f0:	bl	401aa0 <errx@plt>
  4052f4:	add	x1, sp, #0x38
  4052f8:	mov	x0, x19
  4052fc:	bl	401790 <strtod@plt>
  405300:	ldr	w0, [x20]
  405304:	cbnz	w0, 405330 <tigetstr@plt+0x37e0>
  405308:	ldr	x0, [sp, #56]
  40530c:	cmp	x0, x19
  405310:	b.eq	4052d8 <tigetstr@plt+0x3788>  // b.none
  405314:	cbz	x0, 405320 <tigetstr@plt+0x37d0>
  405318:	ldrsb	w0, [x0]
  40531c:	cbnz	w0, 4052d8 <tigetstr@plt+0x3788>
  405320:	ldp	x19, x20, [sp, #16]
  405324:	ldr	x21, [sp, #32]
  405328:	ldp	x29, x30, [sp], #64
  40532c:	ret
  405330:	cmp	w0, #0x22
  405334:	b.ne	4052d8 <tigetstr@plt+0x3788>  // b.any
  405338:	mov	x3, x19
  40533c:	mov	x2, x21
  405340:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405344:	add	x1, x1, #0xc10
  405348:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40534c:	ldr	w0, [x0, #568]
  405350:	bl	401b10 <err@plt>
  405354:	stp	x29, x30, [sp, #-64]!
  405358:	mov	x29, sp
  40535c:	stp	x19, x20, [sp, #16]
  405360:	str	x21, [sp, #32]
  405364:	mov	x19, x0
  405368:	mov	x21, x1
  40536c:	str	xzr, [sp, #56]
  405370:	bl	401ad0 <__errno_location@plt>
  405374:	str	wzr, [x0]
  405378:	cbz	x19, 405388 <tigetstr@plt+0x3838>
  40537c:	mov	x20, x0
  405380:	ldrsb	w0, [x19]
  405384:	cbnz	w0, 4053a4 <tigetstr@plt+0x3854>
  405388:	mov	x3, x19
  40538c:	mov	x2, x21
  405390:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405394:	add	x1, x1, #0xc10
  405398:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40539c:	ldr	w0, [x0, #568]
  4053a0:	bl	401aa0 <errx@plt>
  4053a4:	mov	w2, #0xa                   	// #10
  4053a8:	add	x1, sp, #0x38
  4053ac:	mov	x0, x19
  4053b0:	bl	401990 <strtol@plt>
  4053b4:	ldr	w1, [x20]
  4053b8:	cbnz	w1, 4053e4 <tigetstr@plt+0x3894>
  4053bc:	ldr	x1, [sp, #56]
  4053c0:	cmp	x1, x19
  4053c4:	b.eq	405388 <tigetstr@plt+0x3838>  // b.none
  4053c8:	cbz	x1, 4053d4 <tigetstr@plt+0x3884>
  4053cc:	ldrsb	w1, [x1]
  4053d0:	cbnz	w1, 405388 <tigetstr@plt+0x3838>
  4053d4:	ldp	x19, x20, [sp, #16]
  4053d8:	ldr	x21, [sp, #32]
  4053dc:	ldp	x29, x30, [sp], #64
  4053e0:	ret
  4053e4:	cmp	w1, #0x22
  4053e8:	b.ne	405388 <tigetstr@plt+0x3838>  // b.any
  4053ec:	mov	x3, x19
  4053f0:	mov	x2, x21
  4053f4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4053f8:	add	x1, x1, #0xc10
  4053fc:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405400:	ldr	w0, [x0, #568]
  405404:	bl	401b10 <err@plt>
  405408:	stp	x29, x30, [sp, #-64]!
  40540c:	mov	x29, sp
  405410:	stp	x19, x20, [sp, #16]
  405414:	str	x21, [sp, #32]
  405418:	mov	x19, x0
  40541c:	mov	x21, x1
  405420:	str	xzr, [sp, #56]
  405424:	bl	401ad0 <__errno_location@plt>
  405428:	str	wzr, [x0]
  40542c:	cbz	x19, 40543c <tigetstr@plt+0x38ec>
  405430:	mov	x20, x0
  405434:	ldrsb	w0, [x19]
  405438:	cbnz	w0, 405458 <tigetstr@plt+0x3908>
  40543c:	mov	x3, x19
  405440:	mov	x2, x21
  405444:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405448:	add	x1, x1, #0xc10
  40544c:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405450:	ldr	w0, [x0, #568]
  405454:	bl	401aa0 <errx@plt>
  405458:	mov	w2, #0xa                   	// #10
  40545c:	add	x1, sp, #0x38
  405460:	mov	x0, x19
  405464:	bl	401730 <strtoul@plt>
  405468:	ldr	w1, [x20]
  40546c:	cbnz	w1, 405498 <tigetstr@plt+0x3948>
  405470:	ldr	x1, [sp, #56]
  405474:	cmp	x1, x19
  405478:	b.eq	40543c <tigetstr@plt+0x38ec>  // b.none
  40547c:	cbz	x1, 405488 <tigetstr@plt+0x3938>
  405480:	ldrsb	w1, [x1]
  405484:	cbnz	w1, 40543c <tigetstr@plt+0x38ec>
  405488:	ldp	x19, x20, [sp, #16]
  40548c:	ldr	x21, [sp, #32]
  405490:	ldp	x29, x30, [sp], #64
  405494:	ret
  405498:	cmp	w1, #0x22
  40549c:	b.ne	40543c <tigetstr@plt+0x38ec>  // b.any
  4054a0:	mov	x3, x19
  4054a4:	mov	x2, x21
  4054a8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4054ac:	add	x1, x1, #0xc10
  4054b0:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4054b4:	ldr	w0, [x0, #568]
  4054b8:	bl	401b10 <err@plt>
  4054bc:	stp	x29, x30, [sp, #-48]!
  4054c0:	mov	x29, sp
  4054c4:	stp	x19, x20, [sp, #16]
  4054c8:	mov	x20, x0
  4054cc:	mov	x19, x1
  4054d0:	add	x1, sp, #0x28
  4054d4:	bl	404e18 <tigetstr@plt+0x32c8>
  4054d8:	cbz	w0, 405504 <tigetstr@plt+0x39b4>
  4054dc:	bl	401ad0 <__errno_location@plt>
  4054e0:	ldr	w0, [x0]
  4054e4:	cbz	w0, 405514 <tigetstr@plt+0x39c4>
  4054e8:	mov	x3, x20
  4054ec:	mov	x2, x19
  4054f0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4054f4:	add	x1, x1, #0xc10
  4054f8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4054fc:	ldr	w0, [x0, #568]
  405500:	bl	401b10 <err@plt>
  405504:	ldr	x0, [sp, #40]
  405508:	ldp	x19, x20, [sp, #16]
  40550c:	ldp	x29, x30, [sp], #48
  405510:	ret
  405514:	mov	x3, x20
  405518:	mov	x2, x19
  40551c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405520:	add	x1, x1, #0xc10
  405524:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405528:	ldr	w0, [x0, #568]
  40552c:	bl	401aa0 <errx@plt>
  405530:	stp	x29, x30, [sp, #-32]!
  405534:	mov	x29, sp
  405538:	str	x19, [sp, #16]
  40553c:	mov	x19, x1
  405540:	mov	x1, x2
  405544:	bl	4052a4 <tigetstr@plt+0x3754>
  405548:	fcvtzs	d1, d0
  40554c:	str	d1, [x19]
  405550:	scvtf	d1, d1
  405554:	fsub	d0, d0, d1
  405558:	mov	x0, #0x848000000000        	// #145685290680320
  40555c:	movk	x0, #0x412e, lsl #48
  405560:	fmov	d1, x0
  405564:	fmul	d0, d0, d1
  405568:	fcvtzs	d0, d0
  40556c:	str	d0, [x19, #8]
  405570:	ldr	x19, [sp, #16]
  405574:	ldp	x29, x30, [sp], #32
  405578:	ret
  40557c:	mov	w2, w0
  405580:	mov	x0, x1
  405584:	and	w1, w2, #0xf000
  405588:	cmp	w1, #0x4, lsl #12
  40558c:	b.eq	4055d4 <tigetstr@plt+0x3a84>  // b.none
  405590:	cmp	w1, #0xa, lsl #12
  405594:	b.eq	405700 <tigetstr@plt+0x3bb0>  // b.none
  405598:	cmp	w1, #0x2, lsl #12
  40559c:	b.eq	405710 <tigetstr@plt+0x3bc0>  // b.none
  4055a0:	cmp	w1, #0x6, lsl #12
  4055a4:	b.eq	405720 <tigetstr@plt+0x3bd0>  // b.none
  4055a8:	cmp	w1, #0xc, lsl #12
  4055ac:	b.eq	405730 <tigetstr@plt+0x3be0>  // b.none
  4055b0:	cmp	w1, #0x1, lsl #12
  4055b4:	b.eq	405740 <tigetstr@plt+0x3bf0>  // b.none
  4055b8:	mov	w3, #0x0                   	// #0
  4055bc:	cmp	w1, #0x8, lsl #12
  4055c0:	b.ne	4055e0 <tigetstr@plt+0x3a90>  // b.any
  4055c4:	mov	w1, #0x2d                  	// #45
  4055c8:	strb	w1, [x0]
  4055cc:	mov	w3, #0x1                   	// #1
  4055d0:	b	4055e0 <tigetstr@plt+0x3a90>
  4055d4:	mov	w1, #0x64                  	// #100
  4055d8:	strb	w1, [x0]
  4055dc:	mov	w3, #0x1                   	// #1
  4055e0:	tst	x2, #0x100
  4055e4:	mov	w1, #0x72                  	// #114
  4055e8:	mov	w4, #0x2d                  	// #45
  4055ec:	csel	w1, w1, w4, ne  // ne = any
  4055f0:	add	w4, w3, #0x1
  4055f4:	and	x5, x3, #0xffff
  4055f8:	strb	w1, [x0, x5]
  4055fc:	tst	x2, #0x80
  405600:	mov	w5, #0x77                  	// #119
  405604:	mov	w1, #0x2d                  	// #45
  405608:	csel	w5, w5, w1, ne  // ne = any
  40560c:	add	w1, w3, #0x2
  405610:	and	w1, w1, #0xffff
  405614:	and	x4, x4, #0x3
  405618:	strb	w5, [x0, x4]
  40561c:	tbz	w2, #11, 405750 <tigetstr@plt+0x3c00>
  405620:	tst	x2, #0x40
  405624:	mov	w5, #0x73                  	// #115
  405628:	mov	w4, #0x53                  	// #83
  40562c:	csel	w5, w5, w4, ne  // ne = any
  405630:	add	w4, w3, #0x3
  405634:	and	x1, x1, #0xffff
  405638:	strb	w5, [x0, x1]
  40563c:	tst	x2, #0x20
  405640:	mov	w5, #0x72                  	// #114
  405644:	mov	w1, #0x2d                  	// #45
  405648:	csel	w5, w5, w1, ne  // ne = any
  40564c:	add	w1, w3, #0x4
  405650:	and	x4, x4, #0x7
  405654:	strb	w5, [x0, x4]
  405658:	tst	x2, #0x10
  40565c:	mov	w5, #0x77                  	// #119
  405660:	mov	w4, #0x2d                  	// #45
  405664:	csel	w5, w5, w4, ne  // ne = any
  405668:	add	w4, w3, #0x5
  40566c:	and	w4, w4, #0xffff
  405670:	and	x1, x1, #0xf
  405674:	strb	w5, [x0, x1]
  405678:	tbz	w2, #10, 405764 <tigetstr@plt+0x3c14>
  40567c:	tst	x2, #0x8
  405680:	mov	w5, #0x73                  	// #115
  405684:	mov	w1, #0x53                  	// #83
  405688:	csel	w5, w5, w1, ne  // ne = any
  40568c:	add	w1, w3, #0x6
  405690:	and	x4, x4, #0xffff
  405694:	strb	w5, [x0, x4]
  405698:	tst	x2, #0x4
  40569c:	mov	w5, #0x72                  	// #114
  4056a0:	mov	w4, #0x2d                  	// #45
  4056a4:	csel	w5, w5, w4, ne  // ne = any
  4056a8:	add	w4, w3, #0x7
  4056ac:	and	x1, x1, #0xf
  4056b0:	strb	w5, [x0, x1]
  4056b4:	tst	x2, #0x2
  4056b8:	mov	w5, #0x77                  	// #119
  4056bc:	mov	w1, #0x2d                  	// #45
  4056c0:	csel	w5, w5, w1, ne  // ne = any
  4056c4:	add	w1, w3, #0x8
  4056c8:	and	w1, w1, #0xffff
  4056cc:	and	x4, x4, #0xf
  4056d0:	strb	w5, [x0, x4]
  4056d4:	tbz	w2, #9, 405778 <tigetstr@plt+0x3c28>
  4056d8:	tst	x2, #0x1
  4056dc:	mov	w2, #0x74                  	// #116
  4056e0:	mov	w4, #0x54                  	// #84
  4056e4:	csel	w2, w2, w4, ne  // ne = any
  4056e8:	and	x1, x1, #0xffff
  4056ec:	strb	w2, [x0, x1]
  4056f0:	add	w3, w3, #0x9
  4056f4:	and	x3, x3, #0xffff
  4056f8:	strb	wzr, [x0, x3]
  4056fc:	ret
  405700:	mov	w1, #0x6c                  	// #108
  405704:	strb	w1, [x0]
  405708:	mov	w3, #0x1                   	// #1
  40570c:	b	4055e0 <tigetstr@plt+0x3a90>
  405710:	mov	w1, #0x63                  	// #99
  405714:	strb	w1, [x0]
  405718:	mov	w3, #0x1                   	// #1
  40571c:	b	4055e0 <tigetstr@plt+0x3a90>
  405720:	mov	w1, #0x62                  	// #98
  405724:	strb	w1, [x0]
  405728:	mov	w3, #0x1                   	// #1
  40572c:	b	4055e0 <tigetstr@plt+0x3a90>
  405730:	mov	w1, #0x73                  	// #115
  405734:	strb	w1, [x0]
  405738:	mov	w3, #0x1                   	// #1
  40573c:	b	4055e0 <tigetstr@plt+0x3a90>
  405740:	mov	w1, #0x70                  	// #112
  405744:	strb	w1, [x0]
  405748:	mov	w3, #0x1                   	// #1
  40574c:	b	4055e0 <tigetstr@plt+0x3a90>
  405750:	tst	x2, #0x40
  405754:	mov	w5, #0x78                  	// #120
  405758:	mov	w4, #0x2d                  	// #45
  40575c:	csel	w5, w5, w4, ne  // ne = any
  405760:	b	405630 <tigetstr@plt+0x3ae0>
  405764:	tst	x2, #0x8
  405768:	mov	w5, #0x78                  	// #120
  40576c:	mov	w1, #0x2d                  	// #45
  405770:	csel	w5, w5, w1, ne  // ne = any
  405774:	b	40568c <tigetstr@plt+0x3b3c>
  405778:	tst	x2, #0x1
  40577c:	mov	w2, #0x78                  	// #120
  405780:	mov	w4, #0x2d                  	// #45
  405784:	csel	w2, w2, w4, ne  // ne = any
  405788:	b	4056e8 <tigetstr@plt+0x3b98>
  40578c:	stp	x29, x30, [sp, #-80]!
  405790:	mov	x29, sp
  405794:	stp	x19, x20, [sp, #16]
  405798:	add	x5, sp, #0x28
  40579c:	tbz	w0, #1, 4057ac <tigetstr@plt+0x3c5c>
  4057a0:	mov	w2, #0x20                  	// #32
  4057a4:	strb	w2, [sp, #40]
  4057a8:	add	x5, sp, #0x29
  4057ac:	cmp	x1, #0x3ff
  4057b0:	b.ls	405940 <tigetstr@plt+0x3df0>  // b.plast
  4057b4:	mov	x2, #0xfffff               	// #1048575
  4057b8:	cmp	x1, x2
  4057bc:	b.ls	405858 <tigetstr@plt+0x3d08>  // b.plast
  4057c0:	mov	x2, #0x3fffffff            	// #1073741823
  4057c4:	cmp	x1, x2
  4057c8:	b.ls	405860 <tigetstr@plt+0x3d10>  // b.plast
  4057cc:	mov	x2, #0xffffffffff          	// #1099511627775
  4057d0:	cmp	x1, x2
  4057d4:	b.ls	405868 <tigetstr@plt+0x3d18>  // b.plast
  4057d8:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4057dc:	cmp	x1, x2
  4057e0:	b.ls	405870 <tigetstr@plt+0x3d20>  // b.plast
  4057e4:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4057e8:	cmp	x1, x2
  4057ec:	mov	w19, #0x3c                  	// #60
  4057f0:	mov	w2, #0x46                  	// #70
  4057f4:	csel	w19, w19, w2, ls  // ls = plast
  4057f8:	sub	w4, w19, #0xa
  4057fc:	mov	w3, #0x6667                	// #26215
  405800:	movk	w3, #0x6666, lsl #16
  405804:	smull	x3, w4, w3
  405808:	asr	x3, x3, #34
  40580c:	sub	w3, w3, w4, asr #31
  405810:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  405814:	add	x2, x2, #0xc48
  405818:	ldrsb	w3, [x2, w3, sxtw]
  40581c:	lsr	x20, x1, x4
  405820:	mov	x2, #0xffffffffffffffff    	// #-1
  405824:	lsl	x2, x2, x4
  405828:	bic	x1, x1, x2
  40582c:	strb	w3, [x5]
  405830:	and	w2, w0, #0x1
  405834:	cmp	w3, #0x42
  405838:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40583c:	b.eq	405954 <tigetstr@plt+0x3e04>  // b.none
  405840:	mov	w2, #0x69                  	// #105
  405844:	strb	w2, [x5, #1]
  405848:	add	x2, x5, #0x3
  40584c:	mov	w3, #0x42                  	// #66
  405850:	strb	w3, [x5, #2]
  405854:	b	405958 <tigetstr@plt+0x3e08>
  405858:	mov	w19, #0x14                  	// #20
  40585c:	b	4057f8 <tigetstr@plt+0x3ca8>
  405860:	mov	w19, #0x1e                  	// #30
  405864:	b	4057f8 <tigetstr@plt+0x3ca8>
  405868:	mov	w19, #0x28                  	// #40
  40586c:	b	4057f8 <tigetstr@plt+0x3ca8>
  405870:	mov	w19, #0x32                  	// #50
  405874:	b	4057f8 <tigetstr@plt+0x3ca8>
  405878:	sub	w19, w19, #0x14
  40587c:	lsr	x19, x1, x19
  405880:	add	x19, x19, #0x32
  405884:	lsr	x19, x19, #2
  405888:	mov	x0, #0xf5c3                	// #62915
  40588c:	movk	x0, #0x5c28, lsl #16
  405890:	movk	x0, #0xc28f, lsl #32
  405894:	movk	x0, #0x28f5, lsl #48
  405898:	umulh	x19, x19, x0
  40589c:	lsr	x19, x19, #2
  4058a0:	cmp	x19, #0xa
  4058a4:	b.eq	4058f4 <tigetstr@plt+0x3da4>  // b.none
  4058a8:	cbz	x19, 4058f8 <tigetstr@plt+0x3da8>
  4058ac:	bl	401810 <localeconv@plt>
  4058b0:	cbz	x0, 405928 <tigetstr@plt+0x3dd8>
  4058b4:	ldr	x4, [x0]
  4058b8:	cbz	x4, 405934 <tigetstr@plt+0x3de4>
  4058bc:	ldrsb	w1, [x4]
  4058c0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4058c4:	add	x0, x0, #0xc40
  4058c8:	cmp	w1, #0x0
  4058cc:	csel	x4, x0, x4, eq  // eq = none
  4058d0:	add	x6, sp, #0x28
  4058d4:	mov	x5, x19
  4058d8:	mov	w3, w20
  4058dc:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  4058e0:	add	x2, x2, #0xc50
  4058e4:	mov	x1, #0x20                  	// #32
  4058e8:	add	x0, sp, #0x30
  4058ec:	bl	401800 <snprintf@plt>
  4058f0:	b	405914 <tigetstr@plt+0x3dc4>
  4058f4:	add	w20, w20, #0x1
  4058f8:	add	x4, sp, #0x28
  4058fc:	mov	w3, w20
  405900:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  405904:	add	x2, x2, #0xc60
  405908:	mov	x1, #0x20                  	// #32
  40590c:	add	x0, sp, #0x30
  405910:	bl	401800 <snprintf@plt>
  405914:	add	x0, sp, #0x30
  405918:	bl	401900 <strdup@plt>
  40591c:	ldp	x19, x20, [sp, #16]
  405920:	ldp	x29, x30, [sp], #80
  405924:	ret
  405928:	adrp	x4, 407000 <tigetstr@plt+0x54b0>
  40592c:	add	x4, x4, #0xc40
  405930:	b	4058d0 <tigetstr@plt+0x3d80>
  405934:	adrp	x4, 407000 <tigetstr@plt+0x54b0>
  405938:	add	x4, x4, #0xc40
  40593c:	b	4058d0 <tigetstr@plt+0x3d80>
  405940:	mov	w20, w1
  405944:	mov	w1, #0x42                  	// #66
  405948:	strb	w1, [x5]
  40594c:	mov	w19, #0xa                   	// #10
  405950:	mov	x1, #0x0                   	// #0
  405954:	add	x2, x5, #0x1
  405958:	strb	wzr, [x2]
  40595c:	cbz	x1, 4058f8 <tigetstr@plt+0x3da8>
  405960:	tbz	w0, #2, 405878 <tigetstr@plt+0x3d28>
  405964:	sub	w19, w19, #0x14
  405968:	lsr	x19, x1, x19
  40596c:	add	x19, x19, #0x5
  405970:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405974:	movk	x0, #0xcccd
  405978:	umulh	x19, x19, x0
  40597c:	lsr	x19, x19, #3
  405980:	umulh	x0, x19, x0
  405984:	lsr	x0, x0, #3
  405988:	add	x0, x0, x0, lsl #2
  40598c:	cmp	x19, x0, lsl #1
  405990:	b.ne	4058a8 <tigetstr@plt+0x3d58>  // b.any
  405994:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405998:	movk	x0, #0xcccd
  40599c:	umulh	x19, x19, x0
  4059a0:	lsr	x19, x19, #3
  4059a4:	b	4058a8 <tigetstr@plt+0x3d58>
  4059a8:	cbz	x0, 405a88 <tigetstr@plt+0x3f38>
  4059ac:	stp	x29, x30, [sp, #-64]!
  4059b0:	mov	x29, sp
  4059b4:	stp	x19, x20, [sp, #16]
  4059b8:	stp	x21, x22, [sp, #32]
  4059bc:	stp	x23, x24, [sp, #48]
  4059c0:	mov	x19, x0
  4059c4:	mov	x24, x1
  4059c8:	mov	x22, x2
  4059cc:	mov	x23, x3
  4059d0:	ldrsb	w4, [x0]
  4059d4:	cbz	w4, 405a90 <tigetstr@plt+0x3f40>
  4059d8:	cmp	x1, #0x0
  4059dc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4059e0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4059e4:	b.eq	405a98 <tigetstr@plt+0x3f48>  // b.none
  4059e8:	mov	x21, #0x0                   	// #0
  4059ec:	mov	x0, #0x0                   	// #0
  4059f0:	b	405a48 <tigetstr@plt+0x3ef8>
  4059f4:	ldrsb	w1, [x19, #1]
  4059f8:	mov	x20, x19
  4059fc:	cbnz	w1, 405a04 <tigetstr@plt+0x3eb4>
  405a00:	add	x20, x19, #0x1
  405a04:	cmp	x0, #0x0
  405a08:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405a0c:	b.eq	405a40 <tigetstr@plt+0x3ef0>  // b.none
  405a10:	cmp	x0, x20
  405a14:	b.cs	405aa8 <tigetstr@plt+0x3f58>  // b.hs, b.nlast
  405a18:	sub	x1, x20, x0
  405a1c:	blr	x23
  405a20:	cmn	w0, #0x1
  405a24:	b.eq	405a74 <tigetstr@plt+0x3f24>  // b.none
  405a28:	add	x1, x21, #0x1
  405a2c:	str	w0, [x24, x21, lsl #2]
  405a30:	ldrsb	w0, [x20]
  405a34:	cbz	w0, 405a6c <tigetstr@plt+0x3f1c>
  405a38:	mov	x21, x1
  405a3c:	mov	x0, #0x0                   	// #0
  405a40:	ldrsb	w4, [x19, #1]!
  405a44:	cbz	w4, 405a70 <tigetstr@plt+0x3f20>
  405a48:	cmp	x22, x21
  405a4c:	b.ls	405aa0 <tigetstr@plt+0x3f50>  // b.plast
  405a50:	cmp	x0, #0x0
  405a54:	csel	x0, x0, x19, ne  // ne = any
  405a58:	cmp	w4, #0x2c
  405a5c:	b.eq	4059f4 <tigetstr@plt+0x3ea4>  // b.none
  405a60:	ldrsb	w1, [x19, #1]
  405a64:	cbz	w1, 405a00 <tigetstr@plt+0x3eb0>
  405a68:	b	405a40 <tigetstr@plt+0x3ef0>
  405a6c:	mov	x21, x1
  405a70:	mov	w0, w21
  405a74:	ldp	x19, x20, [sp, #16]
  405a78:	ldp	x21, x22, [sp, #32]
  405a7c:	ldp	x23, x24, [sp, #48]
  405a80:	ldp	x29, x30, [sp], #64
  405a84:	ret
  405a88:	mov	w0, #0xffffffff            	// #-1
  405a8c:	ret
  405a90:	mov	w0, #0xffffffff            	// #-1
  405a94:	b	405a74 <tigetstr@plt+0x3f24>
  405a98:	mov	w0, #0xffffffff            	// #-1
  405a9c:	b	405a74 <tigetstr@plt+0x3f24>
  405aa0:	mov	w0, #0xfffffffe            	// #-2
  405aa4:	b	405a74 <tigetstr@plt+0x3f24>
  405aa8:	mov	w0, #0xffffffff            	// #-1
  405aac:	b	405a74 <tigetstr@plt+0x3f24>
  405ab0:	cbz	x0, 405b28 <tigetstr@plt+0x3fd8>
  405ab4:	stp	x29, x30, [sp, #-32]!
  405ab8:	mov	x29, sp
  405abc:	str	x19, [sp, #16]
  405ac0:	mov	x19, x3
  405ac4:	mov	x3, x4
  405ac8:	ldrsb	w4, [x0]
  405acc:	cmp	x19, #0x0
  405ad0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405ad4:	b.eq	405b30 <tigetstr@plt+0x3fe0>  // b.none
  405ad8:	ldr	x5, [x19]
  405adc:	cmp	x5, x2
  405ae0:	b.hi	405b38 <tigetstr@plt+0x3fe8>  // b.pmore
  405ae4:	cmp	w4, #0x2b
  405ae8:	b.eq	405b20 <tigetstr@plt+0x3fd0>  // b.none
  405aec:	str	xzr, [x19]
  405af0:	ldr	x4, [x19]
  405af4:	sub	x2, x2, x4
  405af8:	add	x1, x1, x4, lsl #2
  405afc:	bl	4059a8 <tigetstr@plt+0x3e58>
  405b00:	cmp	w0, #0x0
  405b04:	b.le	405b14 <tigetstr@plt+0x3fc4>
  405b08:	ldr	x1, [x19]
  405b0c:	add	x1, x1, w0, sxtw
  405b10:	str	x1, [x19]
  405b14:	ldr	x19, [sp, #16]
  405b18:	ldp	x29, x30, [sp], #32
  405b1c:	ret
  405b20:	add	x0, x0, #0x1
  405b24:	b	405af0 <tigetstr@plt+0x3fa0>
  405b28:	mov	w0, #0xffffffff            	// #-1
  405b2c:	ret
  405b30:	mov	w0, #0xffffffff            	// #-1
  405b34:	b	405b14 <tigetstr@plt+0x3fc4>
  405b38:	mov	w0, #0xffffffff            	// #-1
  405b3c:	b	405b14 <tigetstr@plt+0x3fc4>
  405b40:	cmp	x2, #0x0
  405b44:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405b48:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405b4c:	b.eq	405c28 <tigetstr@plt+0x40d8>  // b.none
  405b50:	stp	x29, x30, [sp, #-64]!
  405b54:	mov	x29, sp
  405b58:	stp	x19, x20, [sp, #16]
  405b5c:	stp	x21, x22, [sp, #32]
  405b60:	str	x23, [sp, #48]
  405b64:	mov	x19, x0
  405b68:	mov	x21, x1
  405b6c:	mov	x22, x2
  405b70:	mov	x0, #0x0                   	// #0
  405b74:	mov	w23, #0x1                   	// #1
  405b78:	b	405bec <tigetstr@plt+0x409c>
  405b7c:	ldrsb	w1, [x19, #1]
  405b80:	mov	x20, x19
  405b84:	cbnz	w1, 405b8c <tigetstr@plt+0x403c>
  405b88:	add	x20, x19, #0x1
  405b8c:	cmp	x0, #0x0
  405b90:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405b94:	b.eq	405be8 <tigetstr@plt+0x4098>  // b.none
  405b98:	cmp	x0, x20
  405b9c:	b.cs	405c30 <tigetstr@plt+0x40e0>  // b.hs, b.nlast
  405ba0:	sub	x1, x20, x0
  405ba4:	blr	x22
  405ba8:	tbnz	w0, #31, 405c14 <tigetstr@plt+0x40c4>
  405bac:	add	w1, w0, #0x7
  405bb0:	cmp	w0, #0x0
  405bb4:	csel	w1, w1, w0, lt  // lt = tstop
  405bb8:	asr	w1, w1, #3
  405bbc:	negs	w3, w0
  405bc0:	and	w0, w0, #0x7
  405bc4:	and	w3, w3, #0x7
  405bc8:	csneg	w0, w0, w3, mi  // mi = first
  405bcc:	lsl	w3, w23, w0
  405bd0:	ldrb	w0, [x21, w1, sxtw]
  405bd4:	orr	w3, w3, w0
  405bd8:	strb	w3, [x21, w1, sxtw]
  405bdc:	ldrsb	w0, [x20]
  405be0:	cbz	w0, 405c38 <tigetstr@plt+0x40e8>
  405be4:	mov	x0, #0x0                   	// #0
  405be8:	add	x19, x19, #0x1
  405bec:	ldrsb	w1, [x19]
  405bf0:	cbz	w1, 405c10 <tigetstr@plt+0x40c0>
  405bf4:	cmp	x0, #0x0
  405bf8:	csel	x0, x0, x19, ne  // ne = any
  405bfc:	cmp	w1, #0x2c
  405c00:	b.eq	405b7c <tigetstr@plt+0x402c>  // b.none
  405c04:	ldrsb	w1, [x19, #1]
  405c08:	cbz	w1, 405b88 <tigetstr@plt+0x4038>
  405c0c:	b	405be8 <tigetstr@plt+0x4098>
  405c10:	mov	w0, #0x0                   	// #0
  405c14:	ldp	x19, x20, [sp, #16]
  405c18:	ldp	x21, x22, [sp, #32]
  405c1c:	ldr	x23, [sp, #48]
  405c20:	ldp	x29, x30, [sp], #64
  405c24:	ret
  405c28:	mov	w0, #0xffffffea            	// #-22
  405c2c:	ret
  405c30:	mov	w0, #0xffffffff            	// #-1
  405c34:	b	405c14 <tigetstr@plt+0x40c4>
  405c38:	mov	w0, #0x0                   	// #0
  405c3c:	b	405c14 <tigetstr@plt+0x40c4>
  405c40:	cmp	x2, #0x0
  405c44:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405c48:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405c4c:	b.eq	405cf8 <tigetstr@plt+0x41a8>  // b.none
  405c50:	stp	x29, x30, [sp, #-48]!
  405c54:	mov	x29, sp
  405c58:	stp	x19, x20, [sp, #16]
  405c5c:	stp	x21, x22, [sp, #32]
  405c60:	mov	x19, x0
  405c64:	mov	x21, x1
  405c68:	mov	x22, x2
  405c6c:	mov	x0, #0x0                   	// #0
  405c70:	b	405cc0 <tigetstr@plt+0x4170>
  405c74:	ldrsb	w1, [x19, #1]
  405c78:	mov	x20, x19
  405c7c:	cbnz	w1, 405c84 <tigetstr@plt+0x4134>
  405c80:	add	x20, x19, #0x1
  405c84:	cmp	x0, #0x0
  405c88:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405c8c:	b.eq	405cbc <tigetstr@plt+0x416c>  // b.none
  405c90:	cmp	x0, x20
  405c94:	b.cs	405d00 <tigetstr@plt+0x41b0>  // b.hs, b.nlast
  405c98:	sub	x1, x20, x0
  405c9c:	blr	x22
  405ca0:	tbnz	x0, #63, 405ce8 <tigetstr@plt+0x4198>
  405ca4:	ldr	x3, [x21]
  405ca8:	orr	x0, x3, x0
  405cac:	str	x0, [x21]
  405cb0:	ldrsb	w0, [x20]
  405cb4:	cbz	w0, 405d08 <tigetstr@plt+0x41b8>
  405cb8:	mov	x0, #0x0                   	// #0
  405cbc:	add	x19, x19, #0x1
  405cc0:	ldrsb	w3, [x19]
  405cc4:	cbz	w3, 405ce4 <tigetstr@plt+0x4194>
  405cc8:	cmp	x0, #0x0
  405ccc:	csel	x0, x0, x19, ne  // ne = any
  405cd0:	cmp	w3, #0x2c
  405cd4:	b.eq	405c74 <tigetstr@plt+0x4124>  // b.none
  405cd8:	ldrsb	w1, [x19, #1]
  405cdc:	cbz	w1, 405c80 <tigetstr@plt+0x4130>
  405ce0:	b	405cbc <tigetstr@plt+0x416c>
  405ce4:	mov	w0, #0x0                   	// #0
  405ce8:	ldp	x19, x20, [sp, #16]
  405cec:	ldp	x21, x22, [sp, #32]
  405cf0:	ldp	x29, x30, [sp], #48
  405cf4:	ret
  405cf8:	mov	w0, #0xffffffea            	// #-22
  405cfc:	ret
  405d00:	mov	w0, #0xffffffff            	// #-1
  405d04:	b	405ce8 <tigetstr@plt+0x4198>
  405d08:	mov	w0, #0x0                   	// #0
  405d0c:	b	405ce8 <tigetstr@plt+0x4198>
  405d10:	stp	x29, x30, [sp, #-80]!
  405d14:	mov	x29, sp
  405d18:	str	xzr, [sp, #72]
  405d1c:	cbz	x0, 405e68 <tigetstr@plt+0x4318>
  405d20:	stp	x19, x20, [sp, #16]
  405d24:	stp	x21, x22, [sp, #32]
  405d28:	str	x23, [sp, #48]
  405d2c:	mov	x19, x0
  405d30:	mov	x23, x1
  405d34:	mov	x20, x2
  405d38:	mov	w21, w3
  405d3c:	str	w3, [x1]
  405d40:	str	w3, [x2]
  405d44:	bl	401ad0 <__errno_location@plt>
  405d48:	mov	x22, x0
  405d4c:	str	wzr, [x0]
  405d50:	ldrsb	w0, [x19]
  405d54:	cmp	w0, #0x3a
  405d58:	b.eq	405db4 <tigetstr@plt+0x4264>  // b.none
  405d5c:	mov	w2, #0xa                   	// #10
  405d60:	add	x1, sp, #0x48
  405d64:	mov	x0, x19
  405d68:	bl	401990 <strtol@plt>
  405d6c:	str	w0, [x23]
  405d70:	str	w0, [x20]
  405d74:	ldr	w0, [x22]
  405d78:	cbnz	w0, 405e98 <tigetstr@plt+0x4348>
  405d7c:	ldr	x1, [sp, #72]
  405d80:	cmp	x1, #0x0
  405d84:	ccmp	x1, x19, #0x4, ne  // ne = any
  405d88:	b.eq	405eac <tigetstr@plt+0x435c>  // b.none
  405d8c:	ldrsb	w2, [x1]
  405d90:	cmp	w2, #0x3a
  405d94:	b.eq	405dfc <tigetstr@plt+0x42ac>  // b.none
  405d98:	cmp	w2, #0x2d
  405d9c:	b.eq	405e18 <tigetstr@plt+0x42c8>  // b.none
  405da0:	ldp	x19, x20, [sp, #16]
  405da4:	ldp	x21, x22, [sp, #32]
  405da8:	ldr	x23, [sp, #48]
  405dac:	ldp	x29, x30, [sp], #80
  405db0:	ret
  405db4:	add	x19, x19, #0x1
  405db8:	mov	w2, #0xa                   	// #10
  405dbc:	add	x1, sp, #0x48
  405dc0:	mov	x0, x19
  405dc4:	bl	401990 <strtol@plt>
  405dc8:	str	w0, [x20]
  405dcc:	ldr	w0, [x22]
  405dd0:	cbnz	w0, 405e70 <tigetstr@plt+0x4320>
  405dd4:	ldr	x0, [sp, #72]
  405dd8:	cbz	x0, 405e84 <tigetstr@plt+0x4334>
  405ddc:	ldrsb	w1, [x0]
  405de0:	cmp	w1, #0x0
  405de4:	ccmp	x0, x19, #0x4, eq  // eq = none
  405de8:	csetm	w0, eq  // eq = none
  405dec:	ldp	x19, x20, [sp, #16]
  405df0:	ldp	x21, x22, [sp, #32]
  405df4:	ldr	x23, [sp, #48]
  405df8:	b	405dac <tigetstr@plt+0x425c>
  405dfc:	ldrsb	w2, [x1, #1]
  405e00:	cbnz	w2, 405e18 <tigetstr@plt+0x42c8>
  405e04:	str	w21, [x20]
  405e08:	ldp	x19, x20, [sp, #16]
  405e0c:	ldp	x21, x22, [sp, #32]
  405e10:	ldr	x23, [sp, #48]
  405e14:	b	405dac <tigetstr@plt+0x425c>
  405e18:	add	x19, x1, #0x1
  405e1c:	str	xzr, [sp, #72]
  405e20:	str	wzr, [x22]
  405e24:	mov	w2, #0xa                   	// #10
  405e28:	add	x1, sp, #0x48
  405e2c:	mov	x0, x19
  405e30:	bl	401990 <strtol@plt>
  405e34:	str	w0, [x20]
  405e38:	ldr	w0, [x22]
  405e3c:	cbnz	w0, 405ec0 <tigetstr@plt+0x4370>
  405e40:	ldr	x0, [sp, #72]
  405e44:	cbz	x0, 405ed4 <tigetstr@plt+0x4384>
  405e48:	ldrsb	w1, [x0]
  405e4c:	cmp	w1, #0x0
  405e50:	ccmp	x0, x19, #0x4, eq  // eq = none
  405e54:	csetm	w0, eq  // eq = none
  405e58:	ldp	x19, x20, [sp, #16]
  405e5c:	ldp	x21, x22, [sp, #32]
  405e60:	ldr	x23, [sp, #48]
  405e64:	b	405dac <tigetstr@plt+0x425c>
  405e68:	mov	w0, #0x0                   	// #0
  405e6c:	b	405dac <tigetstr@plt+0x425c>
  405e70:	mov	w0, #0xffffffff            	// #-1
  405e74:	ldp	x19, x20, [sp, #16]
  405e78:	ldp	x21, x22, [sp, #32]
  405e7c:	ldr	x23, [sp, #48]
  405e80:	b	405dac <tigetstr@plt+0x425c>
  405e84:	mov	w0, #0xffffffff            	// #-1
  405e88:	ldp	x19, x20, [sp, #16]
  405e8c:	ldp	x21, x22, [sp, #32]
  405e90:	ldr	x23, [sp, #48]
  405e94:	b	405dac <tigetstr@plt+0x425c>
  405e98:	mov	w0, #0xffffffff            	// #-1
  405e9c:	ldp	x19, x20, [sp, #16]
  405ea0:	ldp	x21, x22, [sp, #32]
  405ea4:	ldr	x23, [sp, #48]
  405ea8:	b	405dac <tigetstr@plt+0x425c>
  405eac:	mov	w0, #0xffffffff            	// #-1
  405eb0:	ldp	x19, x20, [sp, #16]
  405eb4:	ldp	x21, x22, [sp, #32]
  405eb8:	ldr	x23, [sp, #48]
  405ebc:	b	405dac <tigetstr@plt+0x425c>
  405ec0:	mov	w0, #0xffffffff            	// #-1
  405ec4:	ldp	x19, x20, [sp, #16]
  405ec8:	ldp	x21, x22, [sp, #32]
  405ecc:	ldr	x23, [sp, #48]
  405ed0:	b	405dac <tigetstr@plt+0x425c>
  405ed4:	mov	w0, #0xffffffff            	// #-1
  405ed8:	ldp	x19, x20, [sp, #16]
  405edc:	ldp	x21, x22, [sp, #32]
  405ee0:	ldr	x23, [sp, #48]
  405ee4:	b	405dac <tigetstr@plt+0x425c>
  405ee8:	cmp	x0, #0x0
  405eec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405ef0:	b.eq	405fb8 <tigetstr@plt+0x4468>  // b.none
  405ef4:	stp	x29, x30, [sp, #-80]!
  405ef8:	mov	x29, sp
  405efc:	stp	x19, x20, [sp, #16]
  405f00:	stp	x21, x22, [sp, #32]
  405f04:	stp	x23, x24, [sp, #48]
  405f08:	mov	x20, x1
  405f0c:	add	x24, sp, #0x40
  405f10:	add	x23, sp, #0x48
  405f14:	b	405f44 <tigetstr@plt+0x43f4>
  405f18:	cmp	x19, #0x0
  405f1c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405f20:	ccmp	x21, x22, #0x0, ne  // ne = any
  405f24:	b.ne	405fa0 <tigetstr@plt+0x4450>  // b.any
  405f28:	mov	x2, x21
  405f2c:	mov	x1, x20
  405f30:	mov	x0, x19
  405f34:	bl	4018a0 <strncmp@plt>
  405f38:	cbnz	w0, 405fa0 <tigetstr@plt+0x4450>
  405f3c:	add	x0, x19, x21
  405f40:	add	x20, x20, x22
  405f44:	mov	x1, x24
  405f48:	bl	404688 <tigetstr@plt+0x2b38>
  405f4c:	mov	x19, x0
  405f50:	mov	x1, x23
  405f54:	mov	x0, x20
  405f58:	bl	404688 <tigetstr@plt+0x2b38>
  405f5c:	mov	x20, x0
  405f60:	ldr	x21, [sp, #64]
  405f64:	ldr	x22, [sp, #72]
  405f68:	adds	x0, x21, x22
  405f6c:	b.eq	405f98 <tigetstr@plt+0x4448>  // b.none
  405f70:	cmp	x0, #0x1
  405f74:	b.ne	405f18 <tigetstr@plt+0x43c8>  // b.any
  405f78:	cbz	x19, 405f88 <tigetstr@plt+0x4438>
  405f7c:	ldrsb	w0, [x19]
  405f80:	cmp	w0, #0x2f
  405f84:	b.eq	405f98 <tigetstr@plt+0x4448>  // b.none
  405f88:	cbz	x20, 405fa0 <tigetstr@plt+0x4450>
  405f8c:	ldrsb	w0, [x20]
  405f90:	cmp	w0, #0x2f
  405f94:	b.ne	405f18 <tigetstr@plt+0x43c8>  // b.any
  405f98:	mov	w0, #0x1                   	// #1
  405f9c:	b	405fa4 <tigetstr@plt+0x4454>
  405fa0:	mov	w0, #0x0                   	// #0
  405fa4:	ldp	x19, x20, [sp, #16]
  405fa8:	ldp	x21, x22, [sp, #32]
  405fac:	ldp	x23, x24, [sp, #48]
  405fb0:	ldp	x29, x30, [sp], #80
  405fb4:	ret
  405fb8:	mov	w0, #0x0                   	// #0
  405fbc:	ret
  405fc0:	stp	x29, x30, [sp, #-64]!
  405fc4:	mov	x29, sp
  405fc8:	stp	x19, x20, [sp, #16]
  405fcc:	mov	x19, x0
  405fd0:	orr	x0, x0, x1
  405fd4:	cbz	x0, 406058 <tigetstr@plt+0x4508>
  405fd8:	stp	x21, x22, [sp, #32]
  405fdc:	mov	x21, x1
  405fe0:	mov	x22, x2
  405fe4:	cbz	x19, 40606c <tigetstr@plt+0x451c>
  405fe8:	cbz	x1, 406084 <tigetstr@plt+0x4534>
  405fec:	stp	x23, x24, [sp, #48]
  405ff0:	mov	x0, x19
  405ff4:	bl	401740 <strlen@plt>
  405ff8:	mov	x23, x0
  405ffc:	mvn	x0, x0
  406000:	mov	x20, #0x0                   	// #0
  406004:	cmp	x0, x22
  406008:	b.cc	406098 <tigetstr@plt+0x4548>  // b.lo, b.ul, b.last
  40600c:	add	x24, x23, x22
  406010:	add	x0, x24, #0x1
  406014:	bl	401870 <malloc@plt>
  406018:	mov	x20, x0
  40601c:	cbz	x0, 4060a4 <tigetstr@plt+0x4554>
  406020:	mov	x2, x23
  406024:	mov	x1, x19
  406028:	bl	401710 <memcpy@plt>
  40602c:	mov	x2, x22
  406030:	mov	x1, x21
  406034:	add	x0, x20, x23
  406038:	bl	401710 <memcpy@plt>
  40603c:	strb	wzr, [x20, x24]
  406040:	ldp	x21, x22, [sp, #32]
  406044:	ldp	x23, x24, [sp, #48]
  406048:	mov	x0, x20
  40604c:	ldp	x19, x20, [sp, #16]
  406050:	ldp	x29, x30, [sp], #64
  406054:	ret
  406058:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40605c:	add	x0, x0, #0x688
  406060:	bl	401900 <strdup@plt>
  406064:	mov	x20, x0
  406068:	b	406048 <tigetstr@plt+0x44f8>
  40606c:	mov	x1, x2
  406070:	mov	x0, x21
  406074:	bl	4019d0 <strndup@plt>
  406078:	mov	x20, x0
  40607c:	ldp	x21, x22, [sp, #32]
  406080:	b	406048 <tigetstr@plt+0x44f8>
  406084:	mov	x0, x19
  406088:	bl	401900 <strdup@plt>
  40608c:	mov	x20, x0
  406090:	ldp	x21, x22, [sp, #32]
  406094:	b	406048 <tigetstr@plt+0x44f8>
  406098:	ldp	x21, x22, [sp, #32]
  40609c:	ldp	x23, x24, [sp, #48]
  4060a0:	b	406048 <tigetstr@plt+0x44f8>
  4060a4:	ldp	x21, x22, [sp, #32]
  4060a8:	ldp	x23, x24, [sp, #48]
  4060ac:	b	406048 <tigetstr@plt+0x44f8>
  4060b0:	stp	x29, x30, [sp, #-32]!
  4060b4:	mov	x29, sp
  4060b8:	stp	x19, x20, [sp, #16]
  4060bc:	mov	x20, x0
  4060c0:	mov	x19, x1
  4060c4:	mov	x2, #0x0                   	// #0
  4060c8:	cbz	x1, 4060d8 <tigetstr@plt+0x4588>
  4060cc:	mov	x0, x1
  4060d0:	bl	401740 <strlen@plt>
  4060d4:	mov	x2, x0
  4060d8:	mov	x1, x19
  4060dc:	mov	x0, x20
  4060e0:	bl	405fc0 <tigetstr@plt+0x4470>
  4060e4:	ldp	x19, x20, [sp, #16]
  4060e8:	ldp	x29, x30, [sp], #32
  4060ec:	ret
  4060f0:	stp	x29, x30, [sp, #-288]!
  4060f4:	mov	x29, sp
  4060f8:	str	x19, [sp, #16]
  4060fc:	mov	x19, x0
  406100:	str	x2, [sp, #240]
  406104:	str	x3, [sp, #248]
  406108:	str	x4, [sp, #256]
  40610c:	str	x5, [sp, #264]
  406110:	str	x6, [sp, #272]
  406114:	str	x7, [sp, #280]
  406118:	str	q0, [sp, #112]
  40611c:	str	q1, [sp, #128]
  406120:	str	q2, [sp, #144]
  406124:	str	q3, [sp, #160]
  406128:	str	q4, [sp, #176]
  40612c:	str	q5, [sp, #192]
  406130:	str	q6, [sp, #208]
  406134:	str	q7, [sp, #224]
  406138:	add	x0, sp, #0x120
  40613c:	str	x0, [sp, #80]
  406140:	str	x0, [sp, #88]
  406144:	add	x0, sp, #0xf0
  406148:	str	x0, [sp, #96]
  40614c:	mov	w0, #0xffffffd0            	// #-48
  406150:	str	w0, [sp, #104]
  406154:	mov	w0, #0xffffff80            	// #-128
  406158:	str	w0, [sp, #108]
  40615c:	ldp	x2, x3, [sp, #80]
  406160:	stp	x2, x3, [sp, #32]
  406164:	ldp	x2, x3, [sp, #96]
  406168:	stp	x2, x3, [sp, #48]
  40616c:	add	x2, sp, #0x20
  406170:	add	x0, sp, #0x48
  406174:	bl	4019c0 <vasprintf@plt>
  406178:	tbnz	w0, #31, 4061a8 <tigetstr@plt+0x4658>
  40617c:	sxtw	x2, w0
  406180:	ldr	x1, [sp, #72]
  406184:	mov	x0, x19
  406188:	bl	405fc0 <tigetstr@plt+0x4470>
  40618c:	mov	x19, x0
  406190:	ldr	x0, [sp, #72]
  406194:	bl	4019a0 <free@plt>
  406198:	mov	x0, x19
  40619c:	ldr	x19, [sp, #16]
  4061a0:	ldp	x29, x30, [sp], #288
  4061a4:	ret
  4061a8:	mov	x19, #0x0                   	// #0
  4061ac:	b	406198 <tigetstr@plt+0x4648>
  4061b0:	stp	x29, x30, [sp, #-80]!
  4061b4:	mov	x29, sp
  4061b8:	stp	x19, x20, [sp, #16]
  4061bc:	stp	x21, x22, [sp, #32]
  4061c0:	mov	x19, x0
  4061c4:	ldr	x21, [x0]
  4061c8:	ldrsb	w0, [x21]
  4061cc:	cbz	w0, 406300 <tigetstr@plt+0x47b0>
  4061d0:	stp	x23, x24, [sp, #48]
  4061d4:	mov	x24, x1
  4061d8:	mov	x22, x2
  4061dc:	mov	w23, w3
  4061e0:	mov	x1, x2
  4061e4:	mov	x0, x21
  4061e8:	bl	4019e0 <strspn@plt>
  4061ec:	add	x20, x21, x0
  4061f0:	ldrsb	w21, [x21, x0]
  4061f4:	cbz	w21, 40626c <tigetstr@plt+0x471c>
  4061f8:	cbz	w23, 4062d0 <tigetstr@plt+0x4780>
  4061fc:	mov	w1, w21
  406200:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  406204:	add	x0, x0, #0xc68
  406208:	bl	4019f0 <strchr@plt>
  40620c:	cbz	x0, 40628c <tigetstr@plt+0x473c>
  406210:	strb	w21, [sp, #72]
  406214:	strb	wzr, [sp, #73]
  406218:	add	x23, x20, #0x1
  40621c:	add	x1, sp, #0x48
  406220:	mov	x0, x23
  406224:	bl	4046fc <tigetstr@plt+0x2bac>
  406228:	str	x0, [x24]
  40622c:	add	x1, x20, x0
  406230:	ldrsb	w1, [x1, #1]
  406234:	cmp	w1, #0x0
  406238:	ccmp	w21, w1, #0x0, ne  // ne = any
  40623c:	b.ne	40627c <tigetstr@plt+0x472c>  // b.any
  406240:	add	x0, x0, #0x2
  406244:	add	x21, x20, x0
  406248:	ldrsb	w1, [x20, x0]
  40624c:	cbz	w1, 40625c <tigetstr@plt+0x470c>
  406250:	mov	x0, x22
  406254:	bl	4019f0 <strchr@plt>
  406258:	cbz	x0, 40627c <tigetstr@plt+0x472c>
  40625c:	str	x21, [x19]
  406260:	mov	x20, x23
  406264:	ldp	x23, x24, [sp, #48]
  406268:	b	4062ec <tigetstr@plt+0x479c>
  40626c:	str	x20, [x19]
  406270:	mov	x20, #0x0                   	// #0
  406274:	ldp	x23, x24, [sp, #48]
  406278:	b	4062ec <tigetstr@plt+0x479c>
  40627c:	str	x20, [x19]
  406280:	mov	x20, #0x0                   	// #0
  406284:	ldp	x23, x24, [sp, #48]
  406288:	b	4062ec <tigetstr@plt+0x479c>
  40628c:	mov	x1, x22
  406290:	mov	x0, x20
  406294:	bl	4046fc <tigetstr@plt+0x2bac>
  406298:	str	x0, [x24]
  40629c:	add	x21, x20, x0
  4062a0:	ldrsb	w1, [x20, x0]
  4062a4:	cbz	w1, 4062b4 <tigetstr@plt+0x4764>
  4062a8:	mov	x0, x22
  4062ac:	bl	4019f0 <strchr@plt>
  4062b0:	cbz	x0, 4062c0 <tigetstr@plt+0x4770>
  4062b4:	str	x21, [x19]
  4062b8:	ldp	x23, x24, [sp, #48]
  4062bc:	b	4062ec <tigetstr@plt+0x479c>
  4062c0:	str	x20, [x19]
  4062c4:	mov	x20, x0
  4062c8:	ldp	x23, x24, [sp, #48]
  4062cc:	b	4062ec <tigetstr@plt+0x479c>
  4062d0:	mov	x1, x22
  4062d4:	mov	x0, x20
  4062d8:	bl	401ab0 <strcspn@plt>
  4062dc:	str	x0, [x24]
  4062e0:	add	x0, x20, x0
  4062e4:	str	x0, [x19]
  4062e8:	ldp	x23, x24, [sp, #48]
  4062ec:	mov	x0, x20
  4062f0:	ldp	x19, x20, [sp, #16]
  4062f4:	ldp	x21, x22, [sp, #32]
  4062f8:	ldp	x29, x30, [sp], #80
  4062fc:	ret
  406300:	mov	x20, #0x0                   	// #0
  406304:	b	4062ec <tigetstr@plt+0x479c>
  406308:	stp	x29, x30, [sp, #-32]!
  40630c:	mov	x29, sp
  406310:	str	x19, [sp, #16]
  406314:	mov	x19, x0
  406318:	mov	x0, x19
  40631c:	bl	4018d0 <fgetc@plt>
  406320:	cmn	w0, #0x1
  406324:	b.eq	406338 <tigetstr@plt+0x47e8>  // b.none
  406328:	cmp	w0, #0xa
  40632c:	b.ne	406318 <tigetstr@plt+0x47c8>  // b.any
  406330:	mov	w0, #0x0                   	// #0
  406334:	b	40633c <tigetstr@plt+0x47ec>
  406338:	mov	w0, #0x1                   	// #1
  40633c:	ldr	x19, [sp, #16]
  406340:	ldp	x29, x30, [sp], #32
  406344:	ret
  406348:	stp	x29, x30, [sp, #-64]!
  40634c:	mov	x29, sp
  406350:	stp	x19, x20, [sp, #16]
  406354:	adrp	x20, 418000 <tigetstr@plt+0x164b0>
  406358:	add	x20, x20, #0xde0
  40635c:	stp	x21, x22, [sp, #32]
  406360:	adrp	x21, 418000 <tigetstr@plt+0x164b0>
  406364:	add	x21, x21, #0xdd8
  406368:	sub	x20, x20, x21
  40636c:	mov	w22, w0
  406370:	stp	x23, x24, [sp, #48]
  406374:	mov	x23, x1
  406378:	mov	x24, x2
  40637c:	bl	4016d8 <memcpy@plt-0x38>
  406380:	cmp	xzr, x20, asr #3
  406384:	b.eq	4063b0 <tigetstr@plt+0x4860>  // b.none
  406388:	asr	x20, x20, #3
  40638c:	mov	x19, #0x0                   	// #0
  406390:	ldr	x3, [x21, x19, lsl #3]
  406394:	mov	x2, x24
  406398:	add	x19, x19, #0x1
  40639c:	mov	x1, x23
  4063a0:	mov	w0, w22
  4063a4:	blr	x3
  4063a8:	cmp	x20, x19
  4063ac:	b.ne	406390 <tigetstr@plt+0x4840>  // b.any
  4063b0:	ldp	x19, x20, [sp, #16]
  4063b4:	ldp	x21, x22, [sp, #32]
  4063b8:	ldp	x23, x24, [sp, #48]
  4063bc:	ldp	x29, x30, [sp], #64
  4063c0:	ret
  4063c4:	nop
  4063c8:	ret
  4063cc:	nop
  4063d0:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  4063d4:	mov	x1, #0x0                   	// #0
  4063d8:	ldr	x2, [x2, #560]
  4063dc:	b	4017c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004063e0 <.fini>:
  4063e0:	stp	x29, x30, [sp, #-16]!
  4063e4:	mov	x29, sp
  4063e8:	ldp	x29, x30, [sp], #16
  4063ec:	ret
