Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: MATRIX_MUL_IP_CORE_S_INT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MATRIX_MUL_IP_CORE_S_INT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MATRIX_MUL_IP_CORE_S_INT"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1157

---- Source Options
Top Module Name                    : MATRIX_MUL_IP_CORE_S_INT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../IPCores/BRAM_and_DSP/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\IPCores\BRAM_and_DSP\ipcore_dir\BRAM18x1k.vhd" into library work
Parsing entity <BRAM18x1k>.
Parsing architecture <BRAM18x1k_a> of entity <bram18x1k>.
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\IPCores\BRAM_and_DSP\ipcore_dir\DSP_INPUT_C.vhd" into library work
Parsing entity <DSP_INPUT_C>.
Parsing architecture <DSP_INPUT_C_a> of entity <dsp_input_c>.
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\txt_util.vhd" into library work
Parsing package <txt_util>.
Parsing package body <txt_util>.
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\MATRIX_MUL_IP_CORE_LIBRARY.vhd" into library work
Parsing package <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing package body <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\BRAM_WRAPPER_V2.vhd" into library work
Parsing entity <BRAM_WRAPPER_V2>.
Parsing architecture <Behavioral> of entity <bram_wrapper_v2>.
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\Matrix_for_RBM\MATRIX_MUL_IP_CORE_S_INT\CONTROL_UNIT_S_INT.vhd" into library work
Parsing entity <CONTROL_UNIT_S_INT>.
Parsing architecture <Behavioral> of entity <control_unit_s_int>.
Parsing VHDL file "E:\valencia\ETSE_GDSP-master - Copy\Matrix_for_RBM\MATRIX_MUL_IP_CORE_S_INT\MATRIX_MUL_IP_CORE_S_INT.vhd" into library work
Parsing entity <MATRIX_MUL_IP_CORE_S_INT>.
Parsing architecture <Behavioral> of entity <matrix_mul_ip_core_s_int>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MATRIX_MUL_IP_CORE_S_INT> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CONTROL_UNIT_S_INT> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\valencia\ETSE_GDSP-master - Copy\Matrix_for_RBM\MATRIX_MUL_IP_CORE_S_INT\CONTROL_UNIT_S_INT.vhd" Line 78: Assignment to g_cnt_delay_ready ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "E:\valencia\ETSE_GDSP-master - Copy\Matrix_for_RBM\MATRIX_MUL_IP_CORE_S_INT\CONTROL_UNIT_S_INT.vhd" Line 1452: mode should be on the sensitivity list of the process

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\BRAM_WRAPPER_V2.vhd" Line 52: Assignment to i_oe ignored, since the identifier is never used

Elaborating entity <BRAM18x1k> (architecture <BRAM18x1k_a>) from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DSP_INPUT_C> (architecture <DSP_INPUT_C_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MATRIX_MUL_IP_CORE_S_INT>.
    Related source file is "E:\valencia\ETSE_GDSP-master - Copy\Matrix_for_RBM\MATRIX_MUL_IP_CORE_S_INT\MATRIX_MUL_IP_CORE_S_INT.vhd".
        COLUMN_TOTAL = 4
        OPCODE_WIDTH = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        MATRIX_WIDTH = 10
        DATA_WIDE_WIDTH = 48
    Found 9-bit register for signal <p_Write_ADDR<0>>.
    Found 9-bit register for signal <p_Write_ADDR<1>>.
    Found 9-bit register for signal <p_Write_ADDR<2>>.
    Found 9-bit register for signal <p_Write_ADDR<3>>.
    Found 9-bit register for signal <p_Write_ADDR<4>>.
    Found 9-bit register for signal <p_Write_ADDR<5>>.
    Found 9-bit register for signal <p_Write_ADDR<6>>.
    Found 9-bit register for signal <p_Write_ADDR<7>>.
    Found 4-bit register for signal <p_WEB<0>>.
    Found 4-bit register for signal <p_WEB<1>>.
    Found 4-bit register for signal <p_WEB<2>>.
    Found 4-bit register for signal <p_WEB<3>>.
    Found 4-bit register for signal <p_WEB<4>>.
    Found 4-bit register for signal <p_WEB<5>>.
    Found 4-bit register for signal <p_WEB<6>>.
    Found 4-bit register for signal <p_WEB<7>>.
    Found 9-bit register for signal <i_P_Write_ADDR>.
    Found 4-bit register for signal <i_WEB>.
    Found 3-bit register for signal <p_OPCODE<0>>.
    Found 3-bit register for signal <p_OPCODE<1>>.
    Found 3-bit register for signal <i_OPCODE>.
    WARNING:Xst:2404 -  FFs/Latches <OEB<0:0>> (without init value) have a constant value of 1 in block <MATRIX_MUL_IP_CORE_S_INT>.
    Summary:
	inferred 126 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MATRIX_MUL_IP_CORE_S_INT> synthesized.

Synthesizing Unit <CONTROL_UNIT_S_INT>.
    Related source file is "E:\valencia\ETSE_GDSP-master - Copy\Matrix_for_RBM\MATRIX_MUL_IP_CORE_S_INT\CONTROL_UNIT_S_INT.vhd".
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        OPCODE_WIDTH = 3
        COLUMN_TOTAL = 4
    Found 1-bit register for signal <READY>.
    Found 1-bit register for signal <LOADING_DONE>.
    Found 1-bit register for signal <UN_LOADING_DONE>.
    Found 1-bit register for signal <OP_DONE>.
    Found 5-bit register for signal <state>.
    Found 3-bit register for signal <i_row_cnt>.
    Found 3-bit register for signal <i_col_cnt>.
    Found 3-bit register for signal <i_addr_cnt>.
    Found 1-bit register for signal <G_EN>.
    Found 1-bit register for signal <v_OP_DONE>.
    Found 1-bit register for signal <v_LOADING_DONE>.
    Found 1-bit register for signal <v_UNLOAD_DONE>.
    Found 1-bit register for signal <CONTROL_A_INPUT_OF_DSP>.
    Found 3-bit register for signal <i>.
    Found 3-bit register for signal <j>.
    Found 1-bit register for signal <Read_SHFT>.
    Found 1-bit register for signal <Write_SHFT>.
    Found 1-bit register for signal <WE>.
    Found 3-bit register for signal <OPCODE>.
    Found 4-bit register for signal <s_CSEL>.
    Found 1-bit register for signal <v_WE>.
    Found 4-bit register for signal <v_CSEL>.
    Found 5-bit register for signal <FLAGS_and_Current_state_update.v_cnt_delay_ready>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 92                                             |
    | Inputs             | 10                                             |
    | Outputs            | 17                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_32_OUT> created at line 196.
    Found 5-bit subtractor for signal <GND_8_o_GND_8_o_sub_33_OUT> created at line 196.
    Found 4-bit subtractor for signal <GND_8_o_GND_8_o_sub_800_OUT> created at line 1474.
    Found 5-bit subtractor for signal <n0564> created at line 196.
    Found 5-bit adder for signal <FLAGS_and_Current_state_update.v_cnt_delay_ready[4]_GND_8_o_add_5_OUT> created at line 108.
    Found 3-bit adder for signal <GND_8_o_j[2]_add_197_OUT> created at line 581.
    Found 3-bit adder for signal <n0570> created at line 638.
    Found 3-bit adder for signal <i[2]_GND_8_o_add_247_OUT> created at line 648.
    Found 3-bit adder for signal <i_addr_cnt[2]_GND_8_o_add_719_OUT> created at line 1356.
    Found 4-bit adder for signal <n0553> created at line 1359.
    Found 4-bit adder for signal <n0551> created at line 1367.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_163_OUT<2:0>> created at line 536.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_168_OUT<2:0>> created at line 541.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_246_OUT<2:0>> created at line 643.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_330_OUT<2:0>> created at line 768.
    Found 3-bit subtractor for signal <GND_8_o_GND_8_o_sub_761_OUT<2:0>> created at line 1437.
    Found 4-bit shifter logical right for signal <n0566> created at line 196
    Found 4-bit shifter logical left for signal <n0565> created at line 196
    Found 5-bit comparator lessequal for signal <n0001> created at line 99
    Found 5-bit comparator lessequal for signal <n0008> created at line 109
    Found 5-bit comparator lessequal for signal <n0027> created at line 118
    Found 3-bit comparator greater for signal <j[2]_GND_8_o_LessThan_31_o> created at line 195
    Found 4-bit comparator lessequal for signal <n0179> created at line 538
    Found 4-bit comparator lessequal for signal <n0194> created at line 585
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 144 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <CONTROL_UNIT_S_INT> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_1>.
    Related source file is "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 0
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_9_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_9_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_1> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_2>.
    Related source file is "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 1
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <Write_ADDR[8]_GND_11_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <Read_ADDR[8]_GND_11_o_add_11_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_11_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_11_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_2> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_3>.
    Related source file is "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 2
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <Write_ADDR[8]_GND_12_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <Read_ADDR[8]_GND_12_o_add_11_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_12_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_12_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_3> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_4>.
    Related source file is "E:\valencia\ETSE_GDSP-master - Copy\SharedLibraries\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 3
        NUM_COLUMNS = 4
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_write_addr>.
    Found 10-bit register for signal <i_Read_addr>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <Write_ADDR[8]_GND_13_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <Read_ADDR[8]_GND_13_o_add_11_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_13_o_GND_13_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_13_o_GND_13_o_sub_11_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_13_o_Write_ADDR[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_13_o_Read_ADDR[8]_LessThan_9_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 3-bit adder                                           : 4
 3-bit subtractor                                      : 5
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 9-bit adder                                           : 6
 9-bit subtractor                                      : 8
# Registers                                            : 63
 1-bit register                                        : 21
 10-bit register                                       : 8
 18-bit register                                       : 4
 3-bit register                                        : 9
 4-bit register                                        : 11
 5-bit register                                        : 1
 9-bit register                                        : 9
# Comparators                                          : 14
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator lessequal                            : 3
 9-bit comparator greater                              : 8
# Multiplexers                                         : 161
 1-bit 2-to-1 multiplexer                              : 31
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 86
 4-bit 2-to-1 multiplexer                              : 22
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 2
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.ngc>.
Loading core <DSP_INPUT_C> for timing and area information for instance <FIRST_DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[1].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[2].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[3].DSP>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
WARNING:Xst:1710 - FF/Latch <i_rst> (without init value) has a constant value of 0 in block <BLOCK_A_MEM_GEN[0].MEMA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_rst> (without init value) has a constant value of 0 in block <BLOCK_A_MEM_GEN[1].MEMA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_rst> (without init value) has a constant value of 0 in block <BLOCK_A_MEM_GEN[2].MEMA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_rst> (without init value) has a constant value of 0 in block <BLOCK_A_MEM_GEN[3].MEMA>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 3-bit adder                                           : 4
 3-bit subtractor                                      : 5
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 9-bit adder                                           : 6
 9-bit subtractor                                      : 8
# Registers                                            : 330
 Flip-Flops                                            : 330
# Comparators                                          : 14
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator lessequal                            : 3
 9-bit comparator greater                              : 8
# Multiplexers                                         : 164
 1-bit 2-to-1 multiplexer                              : 35
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 86
 4-bit 2-to-1 multiplexer                              : 21
 5-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 18
# Logic shifters                                       : 2
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_UNIT/FSM_0> on signal <state[1:5]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 start     | 00000
 loading   | 00011
 load_done | 00001
 pg        | 00101
 ptg       | 00110
 pgt       | 00111
 ptgt      | 00010
 ppg       | 01111
 ppgt      | 01101
 ptpg      | 01100
 ptpgt     | 00100
 pmg       | 01001
 pmgt      | 01011
 ptmg      | 01010
 ptmgt     | 01110
 gmp       | 11011
 gmpt      | 11000
 gtmp      | 11001
 gtmpt     | 01000
 pdg       | 11101
 pdgt      | 11111
 ptdg      | 11110
 ptdgt     | 11010
 done      | 10100
 unload    | 11100
-----------------------

Optimizing unit <MATRIX_MUL_IP_CORE_S_INT> ...

Optimizing unit <CONTROL_UNIT_S_INT> ...

Optimizing unit <BRAM_WRAPPER_V2_1> ...

Optimizing unit <BRAM_WRAPPER_V2_2> ...

Optimizing unit <BRAM_WRAPPER_V2_3> ...

Optimizing unit <BRAM_WRAPPER_V2_4> ...
WARNING:Xst:1710 - FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_6> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_5> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_4> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_6> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_5> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_4> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_8> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_rst> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_rst> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_rst> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_7> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_3> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_rst> (without init value) has a constant value of 0 in block <MATRIX_MUL_IP_CORE_S_INT>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_4_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_4_4> <p_Write_ADDR_4_5> <p_Write_ADDR_4_6> <p_Write_ADDR_4_7> <p_Write_ADDR_4_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_8> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 4 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_7> <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_6> <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_5> <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <i_P_Write_ADDR_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <i_P_Write_ADDR_4> <i_P_Write_ADDR_5> <i_P_Write_ADDR_6> <i_P_Write_ADDR_7> <i_P_Write_ADDR_8> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_5_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_5_4> <p_Write_ADDR_5_5> <p_Write_ADDR_5_6> <p_Write_ADDR_5_7> <p_Write_ADDR_5_8> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_6_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_6_4> <p_Write_ADDR_6_5> <p_Write_ADDR_6_6> <p_Write_ADDR_6_7> <p_Write_ADDR_6_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_0> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_0> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_8> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 3 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_7> <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_5> <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_9> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 3 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_9> <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_9> <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_9> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_0> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_write_addr_0> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_7_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_7_4> <p_Write_ADDR_7_5> <p_Write_ADDR_7_6> <p_Write_ADDR_7_7> <p_Write_ADDR_7_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_8> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 4 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_7> <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_6> <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_5> <BLOCK_A_MEM_GEN[1].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_0_0> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_0> <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_0> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_0_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_0_4> <p_Write_ADDR_0_5> <p_Write_ADDR_0_6> <p_Write_ADDR_0_7> <p_Write_ADDR_0_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_8> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 4 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_7> <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_6> <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_5> <BLOCK_A_MEM_GEN[2].MEMA/i_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_Read_addr_9> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 3 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_9> <BLOCK_A_MEM_GEN[2].MEMA/i_Read_addr_9> <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_9> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_1_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_1_4> <p_Write_ADDR_1_5> <p_Write_ADDR_1_6> <p_Write_ADDR_1_7> <p_Write_ADDR_1_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_0> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_0> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_2_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_2_4> <p_Write_ADDR_2_5> <p_Write_ADDR_2_6> <p_Write_ADDR_2_7> <p_Write_ADDR_2_8> 
INFO:Xst:2261 - The FF/Latch <p_Write_ADDR_3_3> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 5 FFs/Latches, which will be removed : <p_Write_ADDR_3_4> <p_Write_ADDR_3_5> <p_Write_ADDR_3_6> <p_Write_ADDR_3_7> <p_Write_ADDR_3_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_6> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_5> <BLOCK_A_MEM_GEN[1].MEMA/i_Read_addr_4> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_6> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_5> <BLOCK_A_MEM_GEN[3].MEMA/i_Read_addr_4> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_8> in Unit <MATRIX_MUL_IP_CORE_S_INT> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_write_addr_6> 
Found area constraint ratio of 100 (+ 5) on block MATRIX_MUL_IP_CORE_S_INT, actual ratio is 0.
FlipFlop FSM_UNIT/state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop FSM_UNIT/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop FSM_UNIT/state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop FSM_UNIT/state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop FSM_UNIT/state_FSM_FFd5 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <MATRIX_MUL_IP_CORE_S_INT> :
	Found 3-bit shift register for signal <i_OPCODE_0>.
	Found 3-bit shift register for signal <i_OPCODE_1>.
	Found 3-bit shift register for signal <i_OPCODE_2>.
	Found 8-bit shift register for signal <i_P_Write_ADDR_0>.
	Found 8-bit shift register for signal <i_P_Write_ADDR_1>.
	Found 8-bit shift register for signal <i_P_Write_ADDR_2>.
	Found 8-bit shift register for signal <i_P_Write_ADDR_3>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[0].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[1].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[2].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[3].MEMA/i_wea_0>.
Unit <MATRIX_MUL_IP_CORE_S_INT> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 169
 Flip-Flops                                            : 169
# Shift Registers                                      : 11
 3-bit shift register                                  : 3
 8-bit shift register                                  : 4
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MATRIX_MUL_IP_CORE_S_INT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 600
#      GND                         : 9
#      INV                         : 2
#      LUT2                        : 302
#      LUT3                        : 59
#      LUT4                        : 29
#      LUT5                        : 70
#      LUT6                        : 115
#      MUXF7                       : 5
#      VCC                         : 9
# FlipFlops/Latches                : 804
#      FD                          : 729
#      FDE                         : 16
#      FDR                         : 38
#      FDRE                        : 19
#      FDS                         : 1
#      FDSE                        : 1
# RAMS                             : 4
#      RAMB18E1                    : 4
# Shift Registers                  : 11
#      SRLC16E                     : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 27
#      OBUF                        : 43
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:             804  out of  607200     0%  
 Number of Slice LUTs:                  588  out of  303600     0%  
    Number used as Logic:               577  out of  303600     0%  
    Number used as Memory:               11  out of  130800     0%  
       Number used as SRL:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1302
   Number with an unused Flip Flop:     498  out of   1302    38%  
   Number with an unused LUT:           714  out of   1302    54%  
   Number of fully used LUT-FF pairs:    90  out of   1302     6%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  71  out of    600    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of   1030     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      4  out of   2800     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 823   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.668ns (Maximum Frequency: 374.834MHz)
   Minimum input arrival time before clock: 2.303ns
   Maximum output required time after clock: 0.699ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.668ns (frequency: 374.834MHz)
  Total number of paths / destination ports: 4968 / 1382
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 4)
  Source:            FSM_UNIT/i_2 (FF)
  Destination:       FSM_UNIT/i_addr_cnt_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: FSM_UNIT/i_2 to FSM_UNIT/i_addr_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.236   0.601  FSM_UNIT/i_2 (FSM_UNIT/i_2)
     LUT3:I0->O            2   0.043   0.608  FSM_UNIT/Mmux_state[4]_i[2]_wide_mux_767_OUT511_1 (FSM_UNIT/Mmux_state[4]_i[2]_wide_mux_767_OUT511)
     LUT6:I1->O            1   0.043   0.000  FSM_UNIT/_n1553_inv1_SW0_F (N82)
     MUXF7:I0->O           1   0.176   0.405  FSM_UNIT/_n1553_inv1_SW0 (N73)
     LUT6:I4->O            3   0.043   0.351  FSM_UNIT/_n1553_inv5 (FSM_UNIT/_n1553_inv)
     FDSE:CE                   0.161          FSM_UNIT/i_addr_cnt_0
    ----------------------------------------
    Total                      2.668ns (0.702ns logic, 1.966ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 385 / 177
-------------------------------------------------------------------------
Offset:              2.303ns (Levels of Logic = 4)
  Source:            mode<2> (PAD)
  Destination:       FSM_UNIT/i_row_cnt_2 (FF)
  Destination Clock: CLK rising

  Data Path: mode<2> to FSM_UNIT/i_row_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.693  mode_2_IBUF (mode_2_IBUF)
     LUT5:I0->O            2   0.043   0.618  FSM_UNIT/_n1279_inv11_SW0 (N71)
     LUT6:I0->O            1   0.043   0.350  FSM_UNIT/_n0786_inv1 (FSM_UNIT/_n0786_inv1)
     LUT6:I5->O            3   0.043   0.351  FSM_UNIT/_n0786_inv3 (FSM_UNIT/_n0786_inv)
     FDRE:CE                   0.161          FSM_UNIT/i_row_cnt_1
    ----------------------------------------
    Total                      2.303ns (0.290ns logic, 2.013ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              0.699ns (Levels of Logic = 2)
  Source:            sec_inst (DSP)
  Destination:       DOUT<17> (PAD)
  Source Clock:      CLK rising

  Data Path: sec_inst to DOUT<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          3   0.348   0.351  sec_inst (sec_net)
     end scope: 'BLOCK_A_DSP_GEN[3].DSP/blk00000001:P<17>'
     end scope: 'BLOCK_A_DSP_GEN[3].DSP:p<17>'
     OBUF:I->O                 0.000          DOUT_17_OBUF (DOUT<17>)
    ----------------------------------------
    Total                      0.699ns (0.348ns logic, 0.351ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.668|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.75 secs
 
--> 

Total memory usage is 278656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :   22 (   0 filtered)

