// Seed: 578641882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wor id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_12 = 1;
  assign id_8 = -1 + id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_6 = 32'd8
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire _id_1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_4,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  logic [1  *  id_6  + "" : id_1] id_9;
  ;
  wor id_10, id_11, id_12 = -1;
endmodule
