/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [4:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [40:0] celloutsig_0_18z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [36:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = !(celloutsig_0_8z[3] ? celloutsig_0_5z : celloutsig_0_22z);
  assign celloutsig_0_22z = ~celloutsig_0_7z[1];
  assign celloutsig_1_12z = celloutsig_1_9z[7] ^ celloutsig_1_1z[5];
  assign celloutsig_0_14z = _01_ ^ celloutsig_0_0z[2];
  assign celloutsig_0_15z = celloutsig_0_2z[2] ^ celloutsig_0_2z[0];
  assign celloutsig_0_9z = ~(celloutsig_0_4z[0] ^ _02_);
  reg [4:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 5'h00;
    else _11_ <= in_data[90:86];
  assign { _04_[4], _00_, _02_, _04_[1], _01_ } = _11_;
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_1_1z[3:2], celloutsig_1_0z };
  assign _03_[2:0] = _12_;
  assign celloutsig_1_19z = { celloutsig_1_18z[10:4], celloutsig_1_10z } == { celloutsig_1_7z[18:12], celloutsig_1_12z };
  assign celloutsig_0_16z = { celloutsig_0_7z[2:1], celloutsig_0_3z } == { celloutsig_0_8z[14:5], celloutsig_0_15z };
  assign celloutsig_0_5z = celloutsig_0_4z[2] & ~(celloutsig_0_2z[0]);
  assign celloutsig_1_0z = in_data[172] & ~(in_data[164]);
  assign celloutsig_1_7z = { celloutsig_1_6z[22:9], celloutsig_1_4z } % { 1'h1, celloutsig_1_1z, _03_[2:0], _03_[2:0], celloutsig_1_0z, celloutsig_1_4z[8:1], in_data[96] };
  assign celloutsig_1_15z = { celloutsig_1_1z[5], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z } % { 1'h1, in_data[161:153], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_2z = in_data[66:64] % { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_1_9z = celloutsig_1_7z[17:9] % { 1'h1, celloutsig_1_7z[8:1] };
  assign celloutsig_0_4z = { _01_, celloutsig_0_2z, _04_[4], _00_, _02_, _04_[1], _01_ } % { 1'h1, in_data[18:11] };
  assign celloutsig_0_11z = celloutsig_0_8z[16:14] % { 1'h1, _01_, celloutsig_0_5z };
  assign celloutsig_0_3z = - in_data[80:72];
  assign celloutsig_0_6z = - { celloutsig_0_4z[2:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = - in_data[144:130];
  assign celloutsig_1_18z = { celloutsig_1_6z[35:25], celloutsig_1_8z } | celloutsig_1_15z;
  assign celloutsig_0_8z = { in_data[19:12], celloutsig_0_7z, _04_[4], _00_, _02_, _04_[1], _01_ } | { in_data[71:61], celloutsig_0_6z };
  assign celloutsig_0_27z = celloutsig_0_18z[25:11] | { celloutsig_0_18z[4:1], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_1_5z = { celloutsig_1_4z[4:2], _03_[2:0] } | { celloutsig_1_3z[7:3], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_1z[3:1] << celloutsig_1_7z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_8z[2:1], celloutsig_0_9z } << celloutsig_0_4z[3:1];
  assign celloutsig_0_18z = { in_data[36:17], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z } << { celloutsig_0_8z[17:1], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_1_4z = celloutsig_1_3z[10:2] << { _03_[2:1], _03_[2:0], celloutsig_1_0z, _03_[2:0] };
  assign celloutsig_1_6z = { celloutsig_1_3z[12:0], celloutsig_1_0z, celloutsig_1_5z, _03_[2:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } <<< in_data[180:144];
  assign celloutsig_0_0z = in_data[40:37] >>> in_data[42:39];
  assign celloutsig_1_1z = in_data[135:130] >>> { in_data[129:125], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[4:1], celloutsig_0_2z } ^ celloutsig_0_3z[6:0];
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_2z } ^ { celloutsig_0_3z[5:3], celloutsig_0_15z };
  assign celloutsig_0_26z = { celloutsig_0_17z[2:1], celloutsig_0_5z } ^ { celloutsig_0_12z[1:0], celloutsig_0_15z };
  assign celloutsig_1_10z = ~((celloutsig_1_8z[0] & celloutsig_1_0z) | (celloutsig_1_1z[5] & celloutsig_1_0z));
  assign { _04_[3:2], _04_[0] } = { _00_, _02_, _01_ };
  assign { out_data[141:128], out_data[96], out_data[34:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
