
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003236                       # Number of seconds simulated
sim_ticks                                  3235832847                       # Number of ticks simulated
final_tick                               574738755966                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81761                       # Simulator instruction rate (inst/s)
host_op_rate                                   111863                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 261945                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907836                       # Number of bytes of host memory used
host_seconds                                 12353.08                       # Real time elapsed on the host
sim_insts                                  1010000003                       # Number of instructions simulated
sim_ops                                    1381849746                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        54272                       # Number of bytes read from this memory
system.physmem.bytes_read::total                56064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        56064                       # Number of bytes written to this memory
system.physmem.bytes_written::total             56064                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          424                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   438                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             438                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  438                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       553799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     16772189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17325988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       553799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             553799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17325988                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17325988                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17325988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       553799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     16772189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34651975                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  7759792                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2873040                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2509351                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       185760                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1410926                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1372471                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           207472                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5830                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3383237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15978510                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2873040                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1579943                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3290877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          909425                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         328299                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1667586                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         74090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7725057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.384453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.179780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4434180     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           164079      2.12%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           299150      3.87%     63.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           280221      3.63%     67.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           455437      5.90%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           475804      6.16%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           113993      1.48%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85274      1.10%     81.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1416919     18.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7725057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.370247                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.059142                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3489729                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        317940                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3182258                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         13201                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         721919                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       314051                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           723                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17889862                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1299                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         721919                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3637555                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           84528                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        40707                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3045292                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        195047                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17403686                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          69027                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         74692                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     23120031                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      79242023                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79242023                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14913019                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          8206981                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            535602                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2668364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       583419                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         9519                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       133248                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16450156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13843351                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18956                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5034796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     13779276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7725057                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.792006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.847669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2676733     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1455840     18.85%     53.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1215943     15.74%     69.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       777909     10.07%     79.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       814904     10.55%     89.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       474629      6.14%     96.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       213656      2.77%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        56343      0.73%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        39100      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7725057                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55324     66.07%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17921     21.40%     87.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10489     12.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10860008     78.45%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109591      0.79%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2373594     17.15%     96.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       499158      3.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13843351                       # Type of FU issued
system.switch_cpus.iq.rate                   1.783985                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               83734                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006049                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35514448                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     21487002                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13379972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13927085                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        34073                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       783410                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       144478                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         721919                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           37481                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          4485                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16452160                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        20233                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2668364                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       583419                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        97745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       110515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       208260                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13577259                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2278360                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       266091                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2764369                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2047843                       # Number of branches executed
system.switch_cpus.iew.exec_stores             486009                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.749694                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13395771                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13379972                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8222263                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          20117922                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.724269                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.408703                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5080449                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       186055                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7003138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.623812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.316847                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3207370     45.80%     45.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1494911     21.35%     67.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       835799     11.93%     79.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       283736      4.05%     83.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       270997      3.87%     87.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       110713      1.58%     88.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       296043      4.23%     92.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        88302      1.26%     94.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       415267      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7003138                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11371778                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2323892                       # Number of memory references committed
system.switch_cpus.commit.loads               1884951                       # Number of loads committed
system.switch_cpus.commit.membars                1000                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779029                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9931216                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        415267                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             23040098                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33627030                       # The number of ROB writes
system.switch_cpus.timesIdled                    2035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   34735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.775979                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.775979                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.288695                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.288695                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62776968                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17545365                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18405507                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2000                       # number of misc regfile writes
system.l2.replacements                            438                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           355381                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131510                       # Sample count of references to valid blocks.
system.l2.avg_refs                           2.702312                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         111913.453449                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.916760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     245.629791                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    207                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data                  18692                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.853832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.001874                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001579                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.142609                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4617                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4618                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2233                       # number of Writeback hits
system.l2.Writeback_hits::total                  2233                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4617                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4618                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4617                       # number of overall hits
system.l2.overall_hits::total                    4618                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          424                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   438                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          424                       # number of demand (read+write) misses
system.l2.demand_misses::total                    438                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          424                       # number of overall misses
system.l2.overall_misses::total                   438                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       789030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     18327631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        19116661                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       789030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     18327631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         19116661                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       789030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     18327631                       # number of overall miss cycles
system.l2.overall_miss_latency::total        19116661                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5056                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2233                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2233                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5041                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5056                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5041                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5056                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.084110                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086630                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.084110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086630                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.084110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086630                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 56359.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 43225.544811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 43645.344749                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 56359.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 43225.544811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43645.344749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 56359.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 43225.544811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43645.344749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  438                       # number of writebacks
system.l2.writebacks::total                       438                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              438                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              438                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       709773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     15874710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     16584483                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       709773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     15874710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16584483                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       709773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     15874710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16584483                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.084110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.086630                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.084110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086630                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.084110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086630                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50698.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 37440.353774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 37864.116438                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 50698.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 37440.353774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 37864.116438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 50698.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 37440.353774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 37864.116438                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.913386                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001699685                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1848154.400369                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.913386                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.023900                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868451                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1667571                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1667571                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1667571                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1667571                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1667571                       # number of overall hits
system.cpu.icache.overall_hits::total         1667571                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       864495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       864495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       864495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       864495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       864495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       864495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1667586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1667586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1667586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1667586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1667586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1667586                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        57633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        57633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        57633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        57633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        57633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        57633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       810785                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       810785                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       810785                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       810785                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       810785                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       810785                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54052.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54052.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54052.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54052.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54052.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54052.333333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5041                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223939011                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5297                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42276.573721                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   198.856788                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      57.143212                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.776784                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.223216                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2070655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2070655                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       436940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         436940                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1000                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1000                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2507595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2507595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2507595                       # number of overall hits
system.cpu.dcache.overall_hits::total         2507595                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        11743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11743                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        11743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        11743                       # number of overall misses
system.cpu.dcache.overall_misses::total         11743                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    270600945                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    270600945                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    270600945                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    270600945                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    270600945                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    270600945                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2082398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2082398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2519338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2519338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2519338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2519338                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005639                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004661                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004661                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004661                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23043.595759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23043.595759                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23043.595759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23043.595759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23043.595759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23043.595759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2233                       # number of writebacks
system.cpu.dcache.writebacks::total              2233                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6702                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6702                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6702                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6702                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5041                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5041                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     49246573                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49246573                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     49246573                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     49246573                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     49246573                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     49246573                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9769.207102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9769.207102                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9769.207102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9769.207102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9769.207102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9769.207102                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
