{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 00:06:00 2013 " "Info: Processing started: Thu Dec 19 00:06:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|JumpReg " "Warning: Node \"Controller:inst2\|JumpReg\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|Jump " "Warning: Node \"Controller:inst2\|Jump\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|Branch " "Warning: Node \"Controller:inst2\|Branch\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst8\|zero " "Warning: Node \"ALU:inst8\|zero\" is a latch" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUSrc " "Warning: Node \"Controller:inst2\|ALUSrc\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegDst " "Warning: Node \"Controller:inst2\|RegDst\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[2\] " "Warning: Node \"Controller:inst2\|ALUOp\[2\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[1\] " "Warning: Node \"Controller:inst2\|ALUOp\[1\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemWrite " "Warning: Node \"Controller:inst2\|MemWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemRead " "Warning: Node \"Controller:inst2\|MemRead\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegWrite " "Warning: Node \"Controller:inst2\|RegWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ALU:inst8\|overflow " "Warning: Node \"ALU:inst8\|overflow\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "board_clk " "Info: Assuming node \"board_clk\" is an undefined clock" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "board_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "72 " "Warning: Found 72 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controller:inst2\|ALUOp\[1\] " "Info: Detected ripple clock \"Controller:inst2\|ALUOp\[1\]\" as buffer" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst2\|ALUOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst2\|ALUOp\[2\] " "Info: Detected ripple clock \"Controller:inst2\|ALUOp\[2\]\" as buffer" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst2\|ALUOp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst8\|zero~0 " "Info: Detected gated clock \"ALU:inst8\|zero~0\" as buffer" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst8\|zero~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst8\|zero~6 " "Info: Detected gated clock \"ALU:inst8\|zero~6\" as buffer" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst8\|zero~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_4 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_4\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_1 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_1\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_0 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_0\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_2 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_2\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MegaClock:inst4\|clk_3 " "Info: Detected ripple clock \"MegaClock:inst4\|clk_3\" as buffer" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MegaClock:inst4\|clk_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "board_clk register ALU:inst8\|zero register PC:inst10\|output\[1\] 8.76 MHz 114.2 ns Internal " "Info: Clock \"board_clk\" has Internal fmax of 8.76 MHz between source register \"ALU:inst8\|zero\" and destination register \"PC:inst10\|output\[1\]\" (period= 114.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest register register " "Info: + Longest register to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst8\|zero 1 REG LC7_A46 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A46; Fanout = 1; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00019\|result_node~2 2 COMB LC2_A46 8 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_A46; Fanout = 8; COMB Node = 'Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00019\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|zero Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 8.800 ns Mux2x8:inst43\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node~2 3 COMB LC7_A49 1 " "Info: 3: + IC(2.900 ns) + CELL(2.700 ns) = 8.800 ns; Loc. = LC7_A49; Fanout = 1; COMB Node = 'Mux2x8:inst43\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~2 Mux2x8:inst43|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 11.300 ns PC:inst10\|output\[1\] 4 REG LC2_A49 19 " "Info: 4: + IC(0.500 ns) + CELL(2.000 ns) = 11.300 ns; Loc. = LC2_A49; Fanout = 19; REG Node = 'PC:inst10\|output\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux2x8:inst43|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 PC:inst10|output[1] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 65.49 % ) " "Info: Total cell delay = 7.400 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 34.51 % ) " "Info: Total interconnect delay = 3.900 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { ALU:inst8|zero Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~2 Mux2x8:inst43|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 PC:inst10|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { ALU:inst8|zero {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~2 {} Mux2x8:inst43|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 {} PC:inst10|output[1] {} } { 0.000ns 0.500ns 2.900ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-43.200 ns - Smallest " "Info: - Smallest clock skew is -43.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 16.900 ns + Shortest register " "Info: + Shortest clock path from clock \"board_clk\" to destination register is 16.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_0 2 REG LC7_H15 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_H15; Fanout = 10; REG Node = 'MegaClock:inst4\|clk_0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_0 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.500 ns) + CELL(0.000 ns) 16.900 ns PC:inst10\|output\[1\] 3 REG LC2_A49 19 " "Info: 3: + IC(8.500 ns) + CELL(0.000 ns) = 16.900 ns; Loc. = LC2_A49; Fanout = 19; REG Node = 'PC:inst10\|output\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { MegaClock:inst4|clk_0 PC:inst10|output[1] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.44 % ) " "Info: Total cell delay = 4.300 ns ( 25.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 74.56 % ) " "Info: Total interconnect delay = 12.600 ns ( 74.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[1] {} } { 0.000ns 0.000ns 4.100ns 8.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 60.100 ns - Longest register " "Info: - Longest clock path from clock \"board_clk\" to source register is 60.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_1 2 REG LC3_H15 130 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_H15; Fanout = 130; REG Node = 'MegaClock:inst4\|clk_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_1 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.600 ns) 13.600 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 3 MEM EC7_G 1 " "Info: 3: + IC(4.600 ns) + CELL(0.600 ns) = 13.600 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 24.300 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC7_G 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 24.300 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 26.800 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC7_G 11 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 26.800 ns; Loc. = EC7_G; Fanout = 11; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.900 ns) + CELL(2.700 ns) 39.400 ns Controller:inst2\|Mux11~0 6 COMB LC7_F19 11 " "Info: 6: + IC(9.900 ns) + CELL(2.700 ns) = 39.400 ns; Loc. = LC7_F19; Fanout = 11; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 44.800 ns Controller:inst2\|ALUOp\[2\] 7 REG LC5_F18 6 " "Info: 7: + IC(2.700 ns) + CELL(2.700 ns) = 44.800 ns; Loc. = LC5_F18; Fanout = 6; REG Node = 'Controller:inst2\|ALUOp\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 48.000 ns ALU:inst8\|zero~6 8 COMB LC3_F18 8 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 48.000 ns; Loc. = LC3_F18; Fanout = 8; COMB Node = 'ALU:inst8\|zero~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Controller:inst2|ALUOp[2] ALU:inst8|zero~6 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 50.900 ns ALU:inst8\|zero~0 9 COMB LC6_F18 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 50.900 ns; Loc. = LC6_F18; Fanout = 1; COMB Node = 'ALU:inst8\|zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst8|zero~6 ALU:inst8|zero~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 60.100 ns ALU:inst8\|zero 10 REG LC7_A46 1 " "Info: 10: + IC(6.500 ns) + CELL(2.700 ns) = 60.100 ns; Loc. = LC7_A46; Fanout = 1; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.300 ns ( 52.08 % ) " "Info: Total cell delay = 31.300 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.800 ns ( 47.92 % ) " "Info: Total interconnect delay = 28.800 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "60.100 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] ALU:inst8|zero~6 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "60.100 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[2] {} ALU:inst8|zero~6 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 2.700ns 0.500ns 0.500ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[1] {} } { 0.000ns 0.000ns 4.100ns 8.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "60.100 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] ALU:inst8|zero~6 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "60.100 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[2] {} ALU:inst8|zero~6 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 2.700ns 0.500ns 0.500ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { ALU:inst8|zero Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~2 Mux2x8:inst43|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 PC:inst10|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { ALU:inst8|zero {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~2 {} Mux2x8:inst43|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 {} PC:inst10|output[1] {} } { 0.000ns 0.500ns 2.900ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { board_clk MegaClock:inst4|clk_0 PC:inst10|output[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_0 {} PC:inst10|output[1] {} } { 0.000ns 0.000ns 4.100ns 8.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "60.100 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] ALU:inst8|zero~6 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "60.100 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[2] {} ALU:inst8|zero~6 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 2.700ns 0.500ns 0.500ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "board_clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"board_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegFile:inst13\|out1\[5\] ALU:inst8\|zero board_clk 23.3 ns " "Info: Found hold time violation between source  pin or register \"RegFile:inst13\|out1\[5\]\" and destination pin or register \"ALU:inst8\|zero\" for clock \"board_clk\" (Hold time is 23.3 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "46.300 ns + Largest " "Info: + Largest clock skew is 46.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 60.100 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 60.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_1 2 REG LC3_H15 130 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_H15; Fanout = 130; REG Node = 'MegaClock:inst4\|clk_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_1 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.600 ns) 13.600 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 3 MEM EC7_G 1 " "Info: 3: + IC(4.600 ns) + CELL(0.600 ns) = 13.600 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 24.300 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC7_G 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 24.300 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 26.800 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC7_G 11 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 26.800 ns; Loc. = EC7_G; Fanout = 11; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.900 ns) + CELL(2.700 ns) 39.400 ns Controller:inst2\|Mux11~0 6 COMB LC7_F19 11 " "Info: 6: + IC(9.900 ns) + CELL(2.700 ns) = 39.400 ns; Loc. = LC7_F19; Fanout = 11; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 44.800 ns Controller:inst2\|ALUOp\[2\] 7 REG LC5_F18 6 " "Info: 7: + IC(2.700 ns) + CELL(2.700 ns) = 44.800 ns; Loc. = LC5_F18; Fanout = 6; REG Node = 'Controller:inst2\|ALUOp\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 48.000 ns ALU:inst8\|zero~6 8 COMB LC3_F18 8 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 48.000 ns; Loc. = LC3_F18; Fanout = 8; COMB Node = 'ALU:inst8\|zero~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Controller:inst2|ALUOp[2] ALU:inst8|zero~6 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 50.900 ns ALU:inst8\|zero~0 9 COMB LC6_F18 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 50.900 ns; Loc. = LC6_F18; Fanout = 1; COMB Node = 'ALU:inst8\|zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst8|zero~6 ALU:inst8|zero~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 60.100 ns ALU:inst8\|zero 10 REG LC7_A46 1 " "Info: 10: + IC(6.500 ns) + CELL(2.700 ns) = 60.100 ns; Loc. = LC7_A46; Fanout = 1; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.300 ns ( 52.08 % ) " "Info: Total cell delay = 31.300 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.800 ns ( 47.92 % ) " "Info: Total interconnect delay = 28.800 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "60.100 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] ALU:inst8|zero~6 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "60.100 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[2] {} ALU:inst8|zero~6 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 2.700ns 0.500ns 0.500ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 13.800 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to source register is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_2 2 REG LC4_H15 18 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC4_H15; Fanout = 18; REG Node = 'MegaClock:inst4\|clk_2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_2 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(0.000 ns) 13.800 ns RegFile:inst13\|out1\[5\] 3 REG LC2_E20 11 " "Info: 3: + IC(5.400 ns) + CELL(0.000 ns) = 13.800 ns; Loc. = LC2_E20; Fanout = 11; REG Node = 'RegFile:inst13\|out1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 31.16 % ) " "Info: Total cell delay = 4.300 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 68.84 % ) " "Info: Total interconnect delay = 9.500 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { board_clk MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_2 {} RegFile:inst13|out1[5] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "60.100 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] ALU:inst8|zero~6 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "60.100 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[2] {} ALU:inst8|zero~6 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 2.700ns 0.500ns 0.500ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { board_clk MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_2 {} RegFile:inst13|out1[5] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.600 ns - Shortest register register " "Info: - Shortest register to register delay is 21.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegFile:inst13\|out1\[5\] 1 REG LC2_E20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E20; Fanout = 11; REG Node = 'RegFile:inst13\|out1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegFile:inst13|out1[5] } "NODE_NAME" } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 8.200 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 2 COMB LC6_F31 2 " "Info: 2: + IC(5.500 ns) + CELL(2.700 ns) = 8.200 ns; Loc. = LC6_F31; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { RegFile:inst13|out1[5] ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 13.600 ns ALU:inst8\|LessThan0~6 3 COMB LC3_F27 2 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 13.600 ns; Loc. = LC3_F27; Fanout = 2; COMB Node = 'ALU:inst8\|LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ALU:inst8|LessThan0~6 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.400 ns) 21.600 ns ALU:inst8\|zero 4 REG LC7_A46 1 " "Info: 4: + IC(5.600 ns) + CELL(2.400 ns) = 21.600 ns; Loc. = LC7_A46; Fanout = 1; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ALU:inst8|LessThan0~6 ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 36.11 % ) " "Info: Total cell delay = 7.800 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.800 ns ( 63.89 % ) " "Info: Total interconnect delay = 13.800 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.600 ns" { RegFile:inst13|out1[5] ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ALU:inst8|LessThan0~6 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.600 ns" { RegFile:inst13|out1[5] {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} ALU:inst8|LessThan0~6 {} ALU:inst8|zero {} } { 0.000ns 5.500ns 2.700ns 5.600ns } { 0.000ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "60.100 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[2] ALU:inst8|zero~6 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "60.100 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[2] {} ALU:inst8|zero~6 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 2.700ns 0.500ns 0.500ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { board_clk MegaClock:inst4|clk_2 RegFile:inst13|out1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_2 {} RegFile:inst13|out1[5] {} } { 0.000ns 0.000ns 4.100ns 5.400ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.600 ns" { RegFile:inst13|out1[5] ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ALU:inst8|LessThan0~6 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.600 ns" { RegFile:inst13|out1[5] {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} ALU:inst8|LessThan0~6 {} ALU:inst8|zero {} } { 0.000ns 5.500ns 2.700ns 5.600ns } { 0.000ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAMHelper:inst20\|output\[7\] dipswitch\[7\] board_clk 14.600 ns register " "Info: tsu for register \"RAMHelper:inst20\|output\[7\]\" (data pin = \"dipswitch\[7\]\", clock pin = \"board_clk\") is 14.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.200 ns + Longest pin register " "Info: + Longest pin to register delay is 26.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dipswitch\[7\] 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'dipswitch\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dipswitch[7] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -48 2424 2592 -32 "dipswitch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.700 ns) 21.400 ns RAMHelper:inst20\|output~49 2 COMB LC2_F25 1 " "Info: 2: + IC(8.400 ns) + CELL(2.700 ns) = 21.400 ns; Loc. = LC2_F25; Fanout = 1; COMB Node = 'RAMHelper:inst20\|output~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { dipswitch[7] RAMHelper:inst20|output~49 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 26.200 ns RAMHelper:inst20\|output\[7\] 3 REG LC2_F20 3 " "Info: 3: + IC(2.800 ns) + CELL(2.000 ns) = 26.200 ns; Loc. = LC2_F20; Fanout = 3; REG Node = 'RAMHelper:inst20\|output\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { RAMHelper:inst20|output~49 RAMHelper:inst20|output[7] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 57.25 % ) " "Info: Total cell delay = 15.000 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 42.75 % ) " "Info: Total interconnect delay = 11.200 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.200 ns" { dipswitch[7] RAMHelper:inst20|output~49 RAMHelper:inst20|output[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.200 ns" { dipswitch[7] {} dipswitch[7]~out {} RAMHelper:inst20|output~49 {} RAMHelper:inst20|output[7] {} } { 0.000ns 0.000ns 8.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 14.200 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to destination register is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_3 2 REG LC5_H15 173 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_H15; Fanout = 173; REG Node = 'MegaClock:inst4\|clk_3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_3 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(0.000 ns) 14.200 ns RAMHelper:inst20\|output\[7\] 3 REG LC2_F20 3 " "Info: 3: + IC(5.800 ns) + CELL(0.000 ns) = 14.200 ns; Loc. = LC2_F20; Fanout = 3; REG Node = 'RAMHelper:inst20\|output\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { MegaClock:inst4|clk_3 RAMHelper:inst20|output[7] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.28 % ) " "Info: Total cell delay = 4.300 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.900 ns ( 69.72 % ) " "Info: Total interconnect delay = 9.900 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { board_clk MegaClock:inst4|clk_3 RAMHelper:inst20|output[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} RAMHelper:inst20|output[7] {} } { 0.000ns 0.000ns 4.100ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.200 ns" { dipswitch[7] RAMHelper:inst20|output~49 RAMHelper:inst20|output[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.200 ns" { dipswitch[7] {} dipswitch[7]~out {} RAMHelper:inst20|output~49 {} RAMHelper:inst20|output[7] {} } { 0.000ns 0.000ns 8.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { board_clk MegaClock:inst4|clk_3 RAMHelper:inst20|output[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} RAMHelper:inst20|output[7] {} } { 0.000ns 0.000ns 4.100ns 5.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "board_clk debug_alu_output\[6\] Controller:inst2\|ALUSrc 91.400 ns register " "Info: tco from clock \"board_clk\" to destination pin \"debug_alu_output\[6\]\" through register \"Controller:inst2\|ALUSrc\" is 91.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 45.800 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to source register is 45.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_1 2 REG LC3_H15 130 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_H15; Fanout = 130; REG Node = 'MegaClock:inst4\|clk_1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_1 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.600 ns) 13.600 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 3 MEM EC7_G 1 " "Info: 3: + IC(4.600 ns) + CELL(0.600 ns) = 13.600 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 24.300 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 4 MEM EC7_G 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 24.300 ns; Loc. = EC7_G; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 26.800 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 5 MEM EC7_G 11 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 26.800 ns; Loc. = EC7_G; Fanout = 11; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.900 ns) + CELL(2.700 ns) 39.400 ns Controller:inst2\|Mux11~0 6 COMB LC7_F19 11 " "Info: 6: + IC(9.900 ns) + CELL(2.700 ns) = 39.400 ns; Loc. = LC7_F19; Fanout = 11; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.700 ns) 45.800 ns Controller:inst2\|ALUSrc 7 REG LC1_F36 45 " "Info: 7: + IC(3.700 ns) + CELL(2.700 ns) = 45.800 ns; Loc. = LC1_F36; Fanout = 45; REG Node = 'Controller:inst2\|ALUSrc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.500 ns ( 51.31 % ) " "Info: Total cell delay = 23.500 ns ( 51.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.300 ns ( 48.69 % ) " "Info: Total interconnect delay = 22.300 ns ( 48.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.800 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 3.700ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "45.600 ns + Longest register pin " "Info: + Longest register to pin delay is 45.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controller:inst2\|ALUSrc 1 REG LC1_F36 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F36; Fanout = 45; REG Node = 'Controller:inst2\|ALUSrc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst2|ALUSrc } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 7.600 ns Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node~2 2 COMB LC2_F39 27 " "Info: 2: + IC(4.900 ns) + CELL(2.700 ns) = 7.600 ns; Loc. = LC2_F39; Fanout = 27; COMB Node = 'Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 14.100 ns ALU:inst8\|ShiftLeft0~17 3 COMB LC2_F36 1 " "Info: 3: + IC(3.800 ns) + CELL(2.700 ns) = 14.100 ns; Loc. = LC2_F36; Fanout = 1; COMB Node = 'ALU:inst8\|ShiftLeft0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 ALU:inst8|ShiftLeft0~17 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 17.000 ns ALU:inst8\|ShiftLeft0~18 4 COMB LC6_F36 2 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 17.000 ns; Loc. = LC6_F36; Fanout = 2; COMB Node = 'ALU:inst8\|ShiftLeft0~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst8|ShiftLeft0~17 ALU:inst8|ShiftLeft0~18 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 22.200 ns ALU:inst8\|ShiftLeft0~20 5 COMB LC3_F41 1 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 22.200 ns; Loc. = LC3_F41; Fanout = 1; COMB Node = 'ALU:inst8\|ShiftLeft0~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { ALU:inst8|ShiftLeft0~18 ALU:inst8|ShiftLeft0~20 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 25.400 ns ALU:inst8\|ShiftLeft0~21 6 COMB LC1_F41 1 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 25.400 ns; Loc. = LC1_F41; Fanout = 1; COMB Node = 'ALU:inst8\|ShiftLeft0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|ShiftLeft0~20 ALU:inst8|ShiftLeft0~21 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 31.000 ns ALU:inst8\|output\[6\]~92 7 COMB LC4_F29 1 " "Info: 7: + IC(2.900 ns) + CELL(2.700 ns) = 31.000 ns; Loc. = LC4_F29; Fanout = 1; COMB Node = 'ALU:inst8\|output\[6\]~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst8|ShiftLeft0~21 ALU:inst8|output[6]~92 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 34.200 ns ALU:inst8\|output\[6\]~93 8 COMB LC6_F29 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 34.200 ns; Loc. = LC6_F29; Fanout = 1; COMB Node = 'ALU:inst8\|output\[6\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|output[6]~92 ALU:inst8|output[6]~93 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 37.100 ns ALU:inst8\|output\[6\]~96 9 COMB LC2_F29 19 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 37.100 ns; Loc. = LC2_F29; Fanout = 19; COMB Node = 'ALU:inst8\|output\[6\]~96'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ALU:inst8|output[6]~93 ALU:inst8|output[6]~96 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(5.000 ns) 45.600 ns debug_alu_output\[6\] 10 PIN PIN_148 0 " "Info: 10: + IC(3.500 ns) + CELL(5.000 ns) = 45.600 ns; Loc. = PIN_148; Fanout = 0; PIN Node = 'debug_alu_output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { ALU:inst8|output[6]~96 debug_alu_output[6] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1088 2440 2616 1104 "debug_alu_output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.700 ns ( 56.36 % ) " "Info: Total cell delay = 25.700 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.900 ns ( 43.64 % ) " "Info: Total interconnect delay = 19.900 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.600 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 ALU:inst8|ShiftLeft0~17 ALU:inst8|ShiftLeft0~18 ALU:inst8|ShiftLeft0~20 ALU:inst8|ShiftLeft0~21 ALU:inst8|output[6]~92 ALU:inst8|output[6]~93 ALU:inst8|output[6]~96 debug_alu_output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.600 ns" { Controller:inst2|ALUSrc {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 {} ALU:inst8|ShiftLeft0~17 {} ALU:inst8|ShiftLeft0~18 {} ALU:inst8|ShiftLeft0~20 {} ALU:inst8|ShiftLeft0~21 {} ALU:inst8|output[6]~92 {} ALU:inst8|output[6]~93 {} ALU:inst8|output[6]~96 {} debug_alu_output[6] {} } { 0.000ns 4.900ns 3.800ns 0.500ns 2.800ns 0.500ns 2.900ns 0.500ns 0.500ns 3.500ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.800 ns" { board_clk MegaClock:inst4|clk_1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.800 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 4.600ns 0.000ns 0.000ns 9.900ns 3.700ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.600 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 ALU:inst8|ShiftLeft0~17 ALU:inst8|ShiftLeft0~18 ALU:inst8|ShiftLeft0~20 ALU:inst8|ShiftLeft0~21 ALU:inst8|output[6]~92 ALU:inst8|output[6]~93 ALU:inst8|output[6]~96 debug_alu_output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.600 ns" { Controller:inst2|ALUSrc {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 {} ALU:inst8|ShiftLeft0~17 {} ALU:inst8|ShiftLeft0~18 {} ALU:inst8|ShiftLeft0~20 {} ALU:inst8|ShiftLeft0~21 {} ALU:inst8|output[6]~92 {} ALU:inst8|output[6]~93 {} ALU:inst8|output[6]~96 {} debug_alu_output[6] {} } { 0.000ns 4.900ns 3.800ns 0.500ns 2.800ns 0.500ns 2.900ns 0.500ns 0.500ns 3.500ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAMHelper:inst20\|output\[0\] dipswitch\[0\] board_clk -1.900 ns register " "Info: th for register \"RAMHelper:inst20\|output\[0\]\" (data pin = \"dipswitch\[0\]\", clock pin = \"board_clk\") is -1.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 14.700 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 120 288 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns MegaClock:inst4\|clk_3 2 REG LC5_H15 173 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_H15; Fanout = 173; REG Node = 'MegaClock:inst4\|clk_3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk MegaClock:inst4|clk_3 } "NODE_NAME" } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.000 ns) 14.700 ns RAMHelper:inst20\|output\[0\] 3 REG LC8_F25 3 " "Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 14.700 ns; Loc. = LC8_F25; Fanout = 3; REG Node = 'RAMHelper:inst20\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { MegaClock:inst4|clk_3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.25 % ) " "Info: Total cell delay = 4.300 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 70.75 % ) " "Info: Total interconnect delay = 10.400 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { board_clk MegaClock:inst4|clk_3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dipswitch\[0\] 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_41; Fanout = 1; PIN Node = 'dipswitch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dipswitch[0] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -48 2424 2592 -32 "dipswitch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.700 ns) 17.200 ns RAMHelper:inst20\|output~57 2 COMB LC6_F25 1 " "Info: 2: + IC(4.200 ns) + CELL(2.700 ns) = 17.200 ns; Loc. = LC6_F25; Fanout = 1; COMB Node = 'RAMHelper:inst20\|output~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { dipswitch[0] RAMHelper:inst20|output~57 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 19.700 ns RAMHelper:inst20\|output\[0\] 3 REG LC8_F25 3 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 19.700 ns; Loc. = LC8_F25; Fanout = 3; REG Node = 'RAMHelper:inst20\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { RAMHelper:inst20|output~57 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 76.14 % ) " "Info: Total cell delay = 15.000 ns ( 76.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 23.86 % ) " "Info: Total interconnect delay = 4.700 ns ( 23.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { dipswitch[0] RAMHelper:inst20|output~57 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { dipswitch[0] {} dipswitch[0]~out {} RAMHelper:inst20|output~57 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.200ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { board_clk MegaClock:inst4|clk_3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { board_clk {} board_clk~out {} MegaClock:inst4|clk_3 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.700 ns" { dipswitch[0] RAMHelper:inst20|output~57 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.700 ns" { dipswitch[0] {} dipswitch[0]~out {} RAMHelper:inst20|output~57 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.200ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 00:06:00 2013 " "Info: Processing ended: Thu Dec 19 00:06:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
