DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "AhbLiteComponents_test"
duName "ads1282_tester"
elements [
]
mwi 0
uid 421,0
)
(Instance
name "I_dut"
duLibraryName "AhbLiteComponents_test"
duName "ads1282"
elements [
(GiElement
name "VREFP"
type "real"
value "vRefP"
)
(GiElement
name "VREFN"
type "real"
value "vRefN"
)
]
mwi 0
uid 2154,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds\\ads1282_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds\\ads1282_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "cansat.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds\\ads1282_tb"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds\\ads1282_tb"
)
(vvPair
variable "date"
value "14.04.2016"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ads1282_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AhbLiteComponents_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_LIBS_DIR/AhbLiteComponents_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/AhbLiteComponents_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "ads1282_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds\\ads1282_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\Projects\\Cansat\\..\\..\\Libs\\AhbLiteComponents_test\\hds\\ads1282_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HDS_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:05:51"
)
(vvPair
variable "unit"
value "ads1282_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2016"
)
(vvPair
variable "yy"
value "16"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 153,0
optionalChildren [
*1 (Grouping
uid 110,0
optionalChildren [
*2 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,54000,61000,55000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,54000,56900,55000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,50000,65000,51000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,50000,64900,51000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,52000,61000,53000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,52000,56700,53000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 121,0
shape (Rectangle
uid 122,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,52000,44000,53000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 123,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,52000,42800,53000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 124,0
shape (Rectangle
uid 125,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,51000,81000,55000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 126,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,51200,72800,52200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 127,0
shape (Rectangle
uid 128,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,50000,81000,51000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 129,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,50000,78000,51000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 130,0
shape (Rectangle
uid 131,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,50000,61000,52000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 132,0
va (VaSet
fg "32768,0,0"
)
xt "46150,50500,54850,51500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 133,0
shape (Rectangle
uid 134,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,53000,44000,54000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 135,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,53000,42900,54000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 136,0
shape (Rectangle
uid 137,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,54000,44000,55000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 138,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,54000,43600,55000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,53000,61000,54000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,53000,61200,54000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 111,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "40000,50000,81000,55000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 421,0
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "7000,39000,79000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 424,0
va (VaSet
font "Verdana,9,0"
)
xt "7700,47200,22600,48400"
st "AhbLiteComponents_test"
blo "7700,48200"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 425,0
va (VaSet
font "Verdana,9,0"
)
xt "7700,48400,17300,49600"
st "ads1282_tester"
blo "7700,49400"
tm "BlkNameMgr"
)
*15 (Text
uid 426,0
va (VaSet
font "Verdana,9,0"
)
xt "7700,49600,12500,50800"
st "I_tester"
blo "7700,50600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
)
xt "21000,51000,36200,52000"
)
header ""
)
elements [
]
)
)
*16 (Net
uid 1875,0
decl (Decl
n "RESET_n"
t "std_ulogic"
o 14
suid 16,0
)
declText (MLText
uid 1876,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21800,17000,22600"
st "SIGNAL RESET_n : std_ulogic
"
)
)
*17 (Net
uid 1883,0
decl (Decl
n "CLK"
t "std_ulogic"
o 5
suid 17,0
)
declText (MLText
uid 1884,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,14600,17000,15400"
st "SIGNAL CLK     : std_ulogic
"
)
)
*18 (Net
uid 1891,0
decl (Decl
n "PWDN_n"
t "std_ulogic"
o 13
suid 18,0
)
declText (MLText
uid 1892,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,21000,17000,21800"
st "SIGNAL PWDN_n  : std_ulogic
"
)
)
*19 (Net
uid 1899,0
decl (Decl
n "SYNC"
t "std_ulogic"
o 16
suid 19,0
)
declText (MLText
uid 1900,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,23400,17000,24200"
st "SIGNAL SYNC    : std_ulogic
"
)
)
*20 (Net
uid 1907,0
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 8
suid 20,0
)
declText (MLText
uid 1908,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17000,17000,17800"
st "SIGNAL DRDY_n  : std_ulogic
"
)
)
*21 (Net
uid 1915,0
decl (Decl
n "DIN"
t "std_ulogic"
o 6
suid 21,0
)
declText (MLText
uid 1916,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,15400,17000,16200"
st "SIGNAL DIN     : std_ulogic
"
)
)
*22 (Net
uid 1923,0
decl (Decl
n "DOUT"
t "std_ulogic"
o 7
suid 22,0
)
declText (MLText
uid 1924,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16200,17000,17000"
st "SIGNAL DOUT    : std_ulogic
"
)
)
*23 (Net
uid 1931,0
decl (Decl
n "SCLK"
t "std_ulogic"
o 15
suid 23,0
)
declText (MLText
uid 1932,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,22600,17000,23400"
st "SIGNAL SCLK    : std_ulogic
"
)
)
*24 (Net
uid 1939,0
decl (Decl
n "MFLAG"
t "std_ulogic"
o 12
suid 24,0
)
declText (MLText
uid 1940,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,20200,17000,21000"
st "SIGNAL MFLAG   : std_ulogic
"
)
)
*25 (Net
uid 1947,0
decl (Decl
n "M1"
t "std_ulogic"
o 10
suid 25,0
)
declText (MLText
uid 1948,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18600,17000,19400"
st "SIGNAL M1      : std_ulogic
"
)
)
*26 (Net
uid 1955,0
decl (Decl
n "M0"
t "std_ulogic"
o 9
suid 26,0
)
declText (MLText
uid 1956,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17800,17000,18600"
st "SIGNAL M0      : std_ulogic
"
)
)
*27 (Net
uid 1963,0
decl (Decl
n "MCLK"
t "std_ulogic"
o 11
suid 27,0
)
declText (MLText
uid 1964,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,19400,17000,20200"
st "SIGNAL MCLK    : std_ulogic
"
)
)
*28 (Net
uid 1971,0
decl (Decl
n "AINN2"
t "real"
o 2
suid 28,0
)
declText (MLText
uid 1972,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,12200,14000,13000"
st "SIGNAL AINN2   : real
"
)
)
*29 (Net
uid 1979,0
decl (Decl
n "AINP2"
t "real"
o 4
suid 29,0
)
declText (MLText
uid 1980,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13800,14000,14600"
st "SIGNAL AINP2   : real
"
)
)
*30 (Net
uid 1987,0
decl (Decl
n "AINN1"
t "real"
o 1
suid 30,0
)
declText (MLText
uid 1988,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,11400,14000,12200"
st "SIGNAL AINN1   : real
"
)
)
*31 (Net
uid 1995,0
decl (Decl
n "AINP1"
t "real"
o 3
suid 31,0
)
declText (MLText
uid 1996,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13000,14000,13800"
st "SIGNAL AINP1   : real
"
)
)
*32 (SaComponent
uid 2154,0
optionalChildren [
*33 (CptPort
uid 2090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2091,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,26625,51750,27375"
)
tg (CPTG
uid 2092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2093,0
va (VaSet
font "Verdana,12,0"
)
xt "43700,26300,50000,27700"
st "RESET_n"
ju 2
blo "50000,27500"
)
)
thePort (LogicalPort
decl (Decl
n "RESET_n"
t "std_ulogic"
o 17
suid 1,0
)
)
)
*34 (CptPort
uid 2094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,24625,51750,25375"
)
tg (CPTG
uid 2096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2097,0
va (VaSet
font "Verdana,12,0"
)
xt "46800,24300,50000,25700"
st "CLK"
ju 2
blo "50000,25500"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 15
suid 2,0
)
)
)
*35 (CptPort
uid 2098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,12625,51750,13375"
)
tg (CPTG
uid 2100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2101,0
va (VaSet
font "Verdana,12,0"
)
xt "45700,12300,50000,13700"
st "DOUT"
ju 2
blo "50000,13500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 16
suid 3,0
)
)
)
*36 (CptPort
uid 2102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,10625,35000,11375"
)
tg (CPTG
uid 2104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2105,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,10300,40600,11700"
st "AINP1"
blo "36000,11500"
)
)
thePort (LogicalPort
decl (Decl
n "AINP1"
t "real"
o 4
suid 4,0
)
)
)
*37 (CptPort
uid 2106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,12625,35000,13375"
)
tg (CPTG
uid 2108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2109,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,12300,40700,13700"
st "AINN1"
blo "36000,13500"
)
)
thePort (LogicalPort
decl (Decl
n "AINN1"
t "real"
o 5
suid 2005,0
)
)
)
*38 (CptPort
uid 2110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2111,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,10625,51750,11375"
)
tg (CPTG
uid 2112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2113,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,10300,50000,11700"
st "SCLK"
ju 2
blo "50000,11500"
)
)
thePort (LogicalPort
decl (Decl
n "SCLK"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
*39 (CptPort
uid 2114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2115,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,20625,51750,21375"
)
tg (CPTG
uid 2116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2117,0
va (VaSet
font "Verdana,12,0"
)
xt "45900,20300,50000,21700"
st "SYNC"
ju 2
blo "50000,21500"
)
)
thePort (LogicalPort
decl (Decl
n "SYNC"
t "std_ulogic"
o 7
suid 2007,0
)
)
)
*40 (CptPort
uid 2118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,18625,51750,19375"
)
tg (CPTG
uid 2120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2121,0
va (VaSet
font "Verdana,12,0"
)
xt "44300,18300,50000,19700"
st "DRDY_n"
ju 2
blo "50000,19500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 8
suid 2008,0
)
)
)
*41 (CptPort
uid 2122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2123,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,14625,51750,15375"
)
tg (CPTG
uid 2124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2125,0
va (VaSet
font "Verdana,12,0"
)
xt "46900,14300,50000,15700"
st "DIN"
ju 2
blo "50000,15500"
)
)
thePort (LogicalPort
decl (Decl
n "DIN"
t "std_ulogic"
o 9
suid 2009,0
)
)
)
*42 (CptPort
uid 2126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2127,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,22625,51750,23375"
)
tg (CPTG
uid 2128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2129,0
va (VaSet
font "Verdana,12,0"
)
xt "43700,22300,50000,23700"
st "PWDN_n"
ju 2
blo "50000,23500"
)
)
thePort (LogicalPort
decl (Decl
n "PWDN_n"
t "std_ulogic"
o 10
suid 2010,0
)
)
)
*43 (CptPort
uid 2130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,14625,35000,15375"
)
tg (CPTG
uid 2132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2133,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,14300,40600,15700"
st "AINP2"
blo "36000,15500"
)
)
thePort (LogicalPort
decl (Decl
n "AINP2"
t "real"
o 11
suid 2011,0
)
)
)
*44 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,16625,35000,17375"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2137,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,16300,40700,17700"
st "AINN2"
blo "36000,17500"
)
)
thePort (LogicalPort
decl (Decl
n "AINN2"
t "real"
o 12
suid 2012,0
)
)
)
*45 (CptPort
uid 2138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,20625,35000,21375"
)
tg (CPTG
uid 2140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2141,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,20300,40200,21700"
st "MCLK"
blo "36000,21500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MCLK"
t "std_ulogic"
o 13
suid 2013,0
)
)
)
*46 (CptPort
uid 2142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,22625,35000,23375"
)
tg (CPTG
uid 2144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2145,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,22300,38600,23700"
st "M0"
blo "36000,23500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "M0"
t "std_ulogic"
o 14
suid 2014,0
)
)
)
*47 (CptPort
uid 2146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,24625,35000,25375"
)
tg (CPTG
uid 2148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2149,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,24300,38600,25700"
st "M1"
blo "36000,25500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "M1"
t "std_ulogic"
o 15
suid 2015,0
)
)
)
*48 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,26625,35000,27375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,26300,40900,27700"
st "MFLAG"
blo "36000,27500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MFLAG"
t "std_ulogic"
o 16
suid 2016,0
)
)
)
]
shape (Rectangle
uid 2155,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,7000,51000,31000"
)
oxt "37000,6000,53000,30000"
ttg (MlTextGroup
uid 2156,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 2157,0
va (VaSet
font "Verdana,9,0"
)
xt "35600,30800,50500,32000"
st "AhbLiteComponents_test"
blo "35600,31800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 2158,0
va (VaSet
font "Verdana,9,0"
)
xt "35600,32000,40900,33200"
st "ads1282"
blo "35600,33000"
tm "CptNameMgr"
)
*51 (Text
uid 2159,0
va (VaSet
font "Verdana,9,0"
)
xt "35600,33200,39000,34400"
st "I_dut"
blo "35600,34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2160,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2161,0
text (MLText
uid 2162,0
va (VaSet
font "Courier New,8,0"
)
xt "35000,34800,50000,36400"
st "VREFP = vRefP    ( real )  
VREFN = vRefN    ( real )  
"
)
header ""
)
elements [
(GiElement
name "VREFP"
type "real"
value "vRefP"
)
(GiElement
name "VREFN"
type "real"
value "vRefN"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*52 (Wire
uid 1877,0
shape (OrthoPolyLine
uid 1878,0
va (VaSet
vasetType 3
)
xt "51750,27000,55000,39000"
pts [
"51750,27000"
"55000,27000"
"55000,39000"
]
)
start &33
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,25600,60050,27000"
st "RESET_n"
blo "53750,26800"
tm "WireNameMgr"
)
)
on &16
)
*53 (Wire
uid 1885,0
shape (OrthoPolyLine
uid 1886,0
va (VaSet
vasetType 3
)
xt "51750,25000,57000,39000"
pts [
"51750,25000"
"57000,25000"
"57000,39000"
]
)
start &34
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1890,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,23600,56950,25000"
st "CLK"
blo "53750,24800"
tm "WireNameMgr"
)
)
on &17
)
*54 (Wire
uid 1893,0
shape (OrthoPolyLine
uid 1894,0
va (VaSet
vasetType 3
)
xt "51750,23000,59000,39000"
pts [
"51750,23000"
"59000,23000"
"59000,39000"
]
)
start &42
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1898,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,21600,60050,23000"
st "PWDN_n"
blo "53750,22800"
tm "WireNameMgr"
)
)
on &18
)
*55 (Wire
uid 1901,0
shape (OrthoPolyLine
uid 1902,0
va (VaSet
vasetType 3
)
xt "51750,21000,61000,39000"
pts [
"51750,21000"
"61000,21000"
"61000,39000"
]
)
start &39
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,19600,57850,21000"
st "SYNC"
blo "53750,20800"
tm "WireNameMgr"
)
)
on &19
)
*56 (Wire
uid 1909,0
shape (OrthoPolyLine
uid 1910,0
va (VaSet
vasetType 3
)
xt "51750,19000,63000,39000"
pts [
"51750,19000"
"63000,19000"
"63000,39000"
]
)
start &40
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1914,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,17600,59450,19000"
st "DRDY_n"
blo "53750,18800"
tm "WireNameMgr"
)
)
on &20
)
*57 (Wire
uid 1917,0
shape (OrthoPolyLine
uid 1918,0
va (VaSet
vasetType 3
)
xt "51750,15000,67000,39000"
pts [
"51750,15000"
"67000,15000"
"67000,39000"
]
)
start &41
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1922,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,13600,56850,15000"
st "DIN"
blo "53750,14800"
tm "WireNameMgr"
)
)
on &21
)
*58 (Wire
uid 1925,0
shape (OrthoPolyLine
uid 1926,0
va (VaSet
vasetType 3
)
xt "51750,13000,69000,39000"
pts [
"51750,13000"
"69000,13000"
"69000,39000"
]
)
start &35
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1930,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,11600,58050,13000"
st "DOUT"
blo "53750,12800"
tm "WireNameMgr"
)
)
on &22
)
*59 (Wire
uid 1933,0
shape (OrthoPolyLine
uid 1934,0
va (VaSet
vasetType 3
)
xt "51750,11000,71000,39000"
pts [
"51750,11000"
"71000,11000"
"71000,39000"
]
)
start &38
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1938,0
va (VaSet
font "Verdana,12,0"
)
xt "53750,9600,57750,11000"
st "SCLK"
blo "53750,10800"
tm "WireNameMgr"
)
)
on &23
)
*60 (Wire
uid 1941,0
shape (OrthoPolyLine
uid 1942,0
va (VaSet
vasetType 3
)
xt "31000,27000,34250,39000"
pts [
"34250,27000"
"31000,27000"
"31000,39000"
]
)
start &48
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1946,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,25600,33150,27000"
st "MFLAG"
blo "28250,26800"
tm "WireNameMgr"
)
)
on &24
)
*61 (Wire
uid 1949,0
shape (OrthoPolyLine
uid 1950,0
va (VaSet
vasetType 3
)
xt "29000,25000,34250,39000"
pts [
"34250,25000"
"29000,25000"
"29000,39000"
]
)
start &47
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
font "Verdana,12,0"
)
xt "30250,23600,32850,25000"
st "M1"
blo "30250,24800"
tm "WireNameMgr"
)
)
on &25
)
*62 (Wire
uid 1957,0
shape (OrthoPolyLine
uid 1958,0
va (VaSet
vasetType 3
)
xt "27000,23000,34250,39000"
pts [
"34250,23000"
"27000,23000"
"27000,39000"
]
)
start &46
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1962,0
va (VaSet
font "Verdana,12,0"
)
xt "30250,21600,32850,23000"
st "M0"
blo "30250,22800"
tm "WireNameMgr"
)
)
on &26
)
*63 (Wire
uid 1965,0
shape (OrthoPolyLine
uid 1966,0
va (VaSet
vasetType 3
)
xt "25000,21000,34250,39000"
pts [
"34250,21000"
"25000,21000"
"25000,39000"
]
)
start &45
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1970,0
va (VaSet
font "Verdana,12,0"
)
xt "29250,19600,33450,21000"
st "MCLK"
blo "29250,20800"
tm "WireNameMgr"
)
)
on &27
)
*64 (Wire
uid 1973,0
shape (OrthoPolyLine
uid 1974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,17000,34250,39000"
pts [
"34250,17000"
"21000,17000"
"21000,39000"
]
)
start &44
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,15600,32950,17000"
st "AINN2"
blo "28250,16800"
tm "WireNameMgr"
)
)
on &28
)
*65 (Wire
uid 1981,0
shape (OrthoPolyLine
uid 1982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,15000,34250,39000"
pts [
"34250,15000"
"19000,15000"
"19000,39000"
]
)
start &43
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1986,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,13600,32850,15000"
st "AINP2"
blo "28250,14800"
tm "WireNameMgr"
)
)
on &29
)
*66 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,13000,34250,39000"
pts [
"34250,13000"
"17000,13000"
"17000,39000"
]
)
start &37
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1994,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,11600,32950,13000"
st "AINN1"
blo "28250,12800"
tm "WireNameMgr"
)
)
on &30
)
*67 (Wire
uid 1997,0
shape (OrthoPolyLine
uid 1998,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,11000,34250,39000"
pts [
"34250,11000"
"15000,11000"
"15000,39000"
]
)
start &36
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,9600,32850,11000"
st "AINP1"
blo "28250,10800"
tm "WireNameMgr"
)
)
on &31
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *68 (PackageList
uid 142,0
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*70 (MLText
uid 144,0
va (VaSet
)
xt "0,1000,13600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 145,0
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 146,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*72 (Text
uid 147,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*73 (MLText
uid 148,0
va (VaSet
isHidden 1
)
xt "20000,2000,29300,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*74 (Text
uid 149,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*75 (MLText
uid 150,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*76 (Text
uid 151,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*77 (MLText
uid 152,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "181,36,1420,891"
viewArea "-1200,-1200,82440,57430"
cachedDiagramExtent "0,0,81000,55000"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
windowsPaperName "A4"
scale 90
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2162,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*79 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*80 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*82 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*83 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*86 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*88 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*89 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*91 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*92 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*94 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,14200,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*96 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,8800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*98 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,5800,5400,6800"
st "Declarations"
blo "0,6600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,6800,2700,7800"
st "Ports:"
blo "0,7600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,7800,3800,8800"
st "Pre User:"
blo "0,8600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,8800,18000,10400"
st "constant vRefP: real := 2.5;
constant vRefN: real := -2.5;
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,10400,7100,11400"
st "Diagram Signals:"
blo "0,11200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,5800,4700,6800"
st "Post User:"
blo "0,6600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,5800,0,5800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 31,0
usingSuid 1
emptyRow *99 (LEmptyRow
)
uid 727,0
optionalChildren [
*100 (RefLabelRowHdr
)
*101 (TitleRowHdr
)
*102 (FilterRowHdr
)
*103 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*104 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*105 (GroupColHdr
tm "GroupColHdrMgr"
)
*106 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*107 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*108 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*109 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*110 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*111 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RESET_n"
t "std_ulogic"
o 14
suid 16,0
)
)
uid 2003,0
)
*113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK"
t "std_ulogic"
o 5
suid 17,0
)
)
uid 2005,0
)
*114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PWDN_n"
t "std_ulogic"
o 13
suid 18,0
)
)
uid 2007,0
)
*115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SYNC"
t "std_ulogic"
o 16
suid 19,0
)
)
uid 2009,0
)
*116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DRDY_n"
t "std_ulogic"
o 8
suid 20,0
)
)
uid 2011,0
)
*117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DIN"
t "std_ulogic"
o 6
suid 21,0
)
)
uid 2013,0
)
*118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT"
t "std_ulogic"
o 7
suid 22,0
)
)
uid 2015,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCLK"
t "std_ulogic"
o 15
suid 23,0
)
)
uid 2017,0
)
*120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MFLAG"
t "std_ulogic"
o 12
suid 24,0
)
)
uid 2019,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "M1"
t "std_ulogic"
o 10
suid 25,0
)
)
uid 2021,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "M0"
t "std_ulogic"
o 9
suid 26,0
)
)
uid 2023,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MCLK"
t "std_ulogic"
o 11
suid 27,0
)
)
uid 2025,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AINN2"
t "real"
o 2
suid 28,0
)
)
uid 2027,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AINP2"
t "real"
o 4
suid 29,0
)
)
uid 2029,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AINN1"
t "real"
o 1
suid 30,0
)
)
uid 2031,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AINP1"
t "real"
o 3
suid 31,0
)
)
uid 2033,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 740,0
optionalChildren [
*128 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *129 (MRCItem
litem &99
pos 16
dimension 20
)
uid 742,0
optionalChildren [
*130 (MRCItem
litem &100
pos 0
dimension 20
uid 743,0
)
*131 (MRCItem
litem &101
pos 1
dimension 23
uid 744,0
)
*132 (MRCItem
litem &102
pos 2
hidden 1
dimension 20
uid 745,0
)
*133 (MRCItem
litem &112
pos 0
dimension 20
uid 2004,0
)
*134 (MRCItem
litem &113
pos 1
dimension 20
uid 2006,0
)
*135 (MRCItem
litem &114
pos 2
dimension 20
uid 2008,0
)
*136 (MRCItem
litem &115
pos 3
dimension 20
uid 2010,0
)
*137 (MRCItem
litem &116
pos 4
dimension 20
uid 2012,0
)
*138 (MRCItem
litem &117
pos 5
dimension 20
uid 2014,0
)
*139 (MRCItem
litem &118
pos 6
dimension 20
uid 2016,0
)
*140 (MRCItem
litem &119
pos 7
dimension 20
uid 2018,0
)
*141 (MRCItem
litem &120
pos 8
dimension 20
uid 2020,0
)
*142 (MRCItem
litem &121
pos 9
dimension 20
uid 2022,0
)
*143 (MRCItem
litem &122
pos 10
dimension 20
uid 2024,0
)
*144 (MRCItem
litem &123
pos 11
dimension 20
uid 2026,0
)
*145 (MRCItem
litem &124
pos 12
dimension 20
uid 2028,0
)
*146 (MRCItem
litem &125
pos 13
dimension 20
uid 2030,0
)
*147 (MRCItem
litem &126
pos 14
dimension 20
uid 2032,0
)
*148 (MRCItem
litem &127
pos 15
dimension 20
uid 2034,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 746,0
optionalChildren [
*149 (MRCItem
litem &103
pos 0
dimension 20
uid 747,0
)
*150 (MRCItem
litem &105
pos 1
dimension 50
uid 748,0
)
*151 (MRCItem
litem &106
pos 2
dimension 100
uid 749,0
)
*152 (MRCItem
litem &107
pos 3
dimension 50
uid 750,0
)
*153 (MRCItem
litem &108
pos 4
dimension 100
uid 751,0
)
*154 (MRCItem
litem &109
pos 5
dimension 100
uid 752,0
)
*155 (MRCItem
litem &110
pos 6
dimension 50
uid 753,0
)
*156 (MRCItem
litem &111
pos 7
dimension 80
uid 754,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 741,0
vaOverrides [
]
)
]
)
uid 726,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *157 (LEmptyRow
)
uid 756,0
optionalChildren [
*158 (RefLabelRowHdr
)
*159 (TitleRowHdr
)
*160 (FilterRowHdr
)
*161 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*162 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*163 (GroupColHdr
tm "GroupColHdrMgr"
)
*164 (NameColHdr
tm "GenericNameColHdrMgr"
)
*165 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*166 (InitColHdr
tm "GenericValueColHdrMgr"
)
*167 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*168 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 768,0
optionalChildren [
*169 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *170 (MRCItem
litem &157
pos 0
dimension 20
)
uid 770,0
optionalChildren [
*171 (MRCItem
litem &158
pos 0
dimension 20
uid 771,0
)
*172 (MRCItem
litem &159
pos 1
dimension 23
uid 772,0
)
*173 (MRCItem
litem &160
pos 2
hidden 1
dimension 20
uid 773,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 774,0
optionalChildren [
*174 (MRCItem
litem &161
pos 0
dimension 20
uid 775,0
)
*175 (MRCItem
litem &163
pos 1
dimension 50
uid 776,0
)
*176 (MRCItem
litem &164
pos 2
dimension 100
uid 777,0
)
*177 (MRCItem
litem &165
pos 3
dimension 100
uid 778,0
)
*178 (MRCItem
litem &166
pos 4
dimension 50
uid 779,0
)
*179 (MRCItem
litem &167
pos 5
dimension 50
uid 780,0
)
*180 (MRCItem
litem &168
pos 6
dimension 80
uid 781,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 769,0
vaOverrides [
]
)
]
)
uid 755,0
type 1
)
activeModelName "BlockDiag"
)
