# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/CONFREG -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AXI_DELAY_RAND -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AXI_SRAM_BRIDGE -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AMBA -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/NAND -y ../testbench -y /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//chip/soc_demo/sim --trace-fst --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/alu.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/axi_bridge.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/csr.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/dcache.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/exe_stage.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/icache.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/id_stage.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/if_stage.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mem_stage.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mul.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mycpu_top.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/regfile.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/tlb.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/tools.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/wb_stage.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/CONFREG/confreg_sim.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AMBA/axi2apb.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AMBA/axi_mux_sim.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/apb_dev_top_no_nand.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/apb_mux2.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/raminfr.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_receiver.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_regs.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_rfifo.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_sync_flops.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_tfifo.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_top.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_transmitter.v /mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/NAND/nand.v"
S      9436 2251799814088140  1713512208   333444200  1713512208   333444200 "../testbench/difftest.v"
S      4003 2251799814088196  1713512208   426449300  1713512208   426449300 "../testbench/simu_top.v"
S     33567 2251799814087525  1713512206   276601300  1713512206   276601300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AMBA/axi2apb.v"
S     31531 2251799814087529  1713512206   283345900  1713512206   283345900 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AMBA/axi_mux_sim.v"
S     77690 3096224744219506  1713512206   295611300  1713512206   295611300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/NAND/nand.v"
S      2451 2533274790798197  1713512206   302139000  1713512206   302139000 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/raminfr.v"
S      4885 2251799814087542  1713512206   309162000  1713512206   309162000 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_defines.h"
S     11576 2251799814087543  1713512206   312171200  1713512206   312171200 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_receiver.v"
S     18592 2251799814087544  1713512206   315167100  1713512206   315167100 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_regs.v"
S      5178 2251799814087547  1713512206   318671000  1713512206   318671000 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_rfifo.v"
S      2831 2251799814087549  1713512206   322192300  1713512206   322192300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_sync_flops.v"
S      3598 2251799814087552  1713512206   334190400  1713512206   334190400 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_tfifo.v"
S      3471 2251799814087553  1713512206   337197500  1713512206   337197500 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_top.v"
S      8347 2251799814087554  1713512206   341220300  1713512206   341220300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/URT/uart_transmitter.v"
S     11720 2251799814087556  1713512206   344222300  1713512206   344222300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/apb_dev_top_no_nand.v"
S      6307 2251799814087558  1713512206   349240700  1713512206   349240700 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/APB_DEV/apb_mux2.v"
S      8630 2251799814087567  1713512206   356594300  1713512206   356594300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670 2251799814087570  1713512206   361194700  1713512206   361194700 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583 2251799814087579  1713512206   370302400  1713512206   370302400 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/CONFREG/confreg_sim.v"
S      4758 14355223812410268  1713100286   724108200  1713068066   949309500 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/alu.v"
S     10042 3659174697405804  1713100286   724108200  1713066401   804512700 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/axi_bridge.v"
S      1905 3940649674351467  1713100286   734108200  1712664280   900638300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/compressor_3_2.sv"
S     22380 7599824371670780  1713103657   874107000  1713103657   874107000 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/csr.v"
S      1289 7599824371670781  1713100286   924108200  1711013426   849588800 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/csr.vh"
S     29640 7599824371670782  1713339918   377936900  1713339918   377936900 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/dcache.v"
S     13213 8444249301802753  1713264069   332565000  1713264069   332565000 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/exe_stage.v"
S     28274 8162774325092098  1713339935   137936900  1713339935   137936900 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/icache.v"
S     24874 8162774325092099  1713419647   953568500  1713419647   953568500 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/id_stage.v"
S     10217 8162774325092100  1713364911   167771500  1713364911   167771500 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/if_stage.v"
S     31759 7599824371670790  1713100286   944108200  1712665456    49782100 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/int_div_radix_4_v1.sv"
S      3391 7318349394960136  1713100286   984108200  1712665170   259617800 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/lzc.sv"
S     12417 7318349394960137  1713269349   122562900  1713269349   122562900 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mem_stage.v"
S      7456 7318349394960138  1713100286   704108200  1712665504   480204300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mul.v"
S       592 7318349394960139  1713360789   147770200  1713360789   147770200 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mycpu.h"
S     34113 7318349394960140  1713364917   747771300  1713364917   747771300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/mycpu_top.v"
S      7946 7318349394960141  1713100286   704108200  1712665187   185813200 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/radix_4_qds_v1.sv"
S      2255 7318349394960142  1713100286   744108200  1712665201    57258100 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/radix_4_sign_coder.sv"
S      1700 7318349394960144  1713100286   944108200  1712665215    34259800 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/radix_4_sign_detector.sv"
S      1404 7318349394960145  1713100286   984108200  1713004815   575488500 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/regfile.v"
S     10855 7318349394960147  1713100286   954108200  1711102079   177845900 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/tlb.v"
S      1011 5348024557985715  1713100286   754108200  1711013426   854576200 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/tools.v"
S      1762 5348024557985718  1713100286   954108200  1713062904   396591300 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//IP/myCPU/wb_stage.v"
S      3536 2251799814087918  1713512207   756271800  1713512207   756271800 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//chip/soc_demo/sim/config.h"
S     34342 2251799814087919  1713512207   761340700  1713512207   761340700 "/mnt/e/Projects/Studying/LA/LA32R_GD/chiplab//chip/soc_demo/sim/soc_top.v"
S  12145872     6206  1713513641   211977087  1713513641   211977087 "/usr/local/bin/verilator_bin"
T      8946 2533274791003140  1713513658   680454300  1713513658   680454300 "obj_dir/Vsimu_top.cpp"
T      4543 2533274791003138  1713513658   679449300  1713513658   679449300 "obj_dir/Vsimu_top.h"
T      1509 2533274791003197  1713513659   239308300  1713513659   239308300 "obj_dir/Vsimu_top.mk"
T     60570 2533274791003137  1713513658   667359400  1713513658   667359400 "obj_dir/Vsimu_top__ConstPool_0.cpp"
T       684 2533274791003136  1713513658   663359000  1713513658   663359000 "obj_dir/Vsimu_top__Dpi.cpp"
T      2822 3096224744424447  1713513658   661359200  1713513658   661359200 "obj_dir/Vsimu_top__Dpi.h"
T      1500 3377699721135078  1713513658   659274300  1713513658   659274300 "obj_dir/Vsimu_top__Syms.cpp"
T      1354 3096224744424445  1713513658   660355300  1713513658   660355300 "obj_dir/Vsimu_top__Syms.h"
T    868951 2533274791003188  1713513659   176927800  1713513659   176927800 "obj_dir/Vsimu_top__Trace__0.cpp"
T   2131977 2533274791003181  1713513659   108419200  1713513659   108419200 "obj_dir/Vsimu_top__Trace__0__Slow.cpp"
T    769926 2533274791003189  1713513659   191477700  1713513659   191477700 "obj_dir/Vsimu_top__Trace__1.cpp"
T    753238 2533274791003182  1713513659   122663500  1713513659   122663500 "obj_dir/Vsimu_top__Trace__1__Slow.cpp"
T    769392 2533274791003190  1713513659   207139100  1713513659   207139100 "obj_dir/Vsimu_top__Trace__2.cpp"
T    752702 2533274791003184  1713513659   138546500  1713513659   138546500 "obj_dir/Vsimu_top__Trace__2__Slow.cpp"
T    746243 2533274791003192  1713513659   221829300  1713513659   221829300 "obj_dir/Vsimu_top__Trace__3.cpp"
T    729415 2533274791003186  1713513659   153382400  1713513659   153382400 "obj_dir/Vsimu_top__Trace__3__Slow.cpp"
T    167314 2533274791003193  1713513659   226346200  1713513659   226346200 "obj_dir/Vsimu_top__Trace__4.cpp"
T    173414 2533274791003187  1713513659   159402500  1713513659   159402500 "obj_dir/Vsimu_top__Trace__4__Slow.cpp"
T    118225 2533274791003141  1713513658   684453800  1713513658   684453800 "obj_dir/Vsimu_top___024root.h"
T    695862 2533274791003168  1713513658   902530700  1713513658   902530700 "obj_dir/Vsimu_top___024root__DepSet_h01c9ced2__0.cpp"
T    685999 2533274791003169  1713513658   918647700  1713513658   918647700 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0.cpp"
T    700339 2533274791003146  1713513658   730621800  1713513658   730621800 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__0__Slow.cpp"
T    766740 2533274791003170  1713513658   934842300  1713513658   934842300 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1.cpp"
T    752218 2533274791003147  1713513658   758415800  1713513658   758415800 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__1__Slow.cpp"
T    882996 2533274791003171  1713513658   951439000  1713513658   951439000 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2.cpp"
T    923069 2533274791003149  1713513658   777320800  1713513658   777320800 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__2__Slow.cpp"
T    918955 2533274791003172  1713513658   968360400  1713513658   968360400 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3.cpp"
T    918799 2533274791003152  1713513658   793502900  1713513658   793502900 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__3__Slow.cpp"
T   1473149 2533274791003173  1713513658   995736900  1713513658   995736900 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4.cpp"
T    856918 2533274791003154  1713513658   811461400  1713513658   811461400 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__4__Slow.cpp"
T    839679 2533274791003174  1713513659    20764500  1713513659    20764500 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5.cpp"
T    949082 2533274791003160  1713513658   828678700  1713513658   828678700 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__5__Slow.cpp"
T    934958 2533274791003175  1713513659    36868200  1713513659    36868200 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6.cpp"
T    790161 2533274791003161  1713513658   845300900  1713513658   845300900 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__6__Slow.cpp"
T    841244 2533274791003176  1713513659    51613700  1713513659    51613700 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7.cpp"
T    816783 2533274791003162  1713513658   861204400  1713513658   861204400 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__7__Slow.cpp"
T     70264 2533274791003177  1713513659    54613600  1713513659    54613600 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8.cpp"
T    377509 2533274791003166  1713513658   869134800  1713513658   869134800 "obj_dir/Vsimu_top___024root__DepSet_h93a688e3__8__Slow.cpp"
T    210162 2533274791003144  1713513658   693468200  1713513658   693468200 "obj_dir/Vsimu_top___024root__Slow.cpp"
T       807 2533274791003142  1713513658   686454200  1713513658   686454200 "obj_dir/Vsimu_top___024unit.h"
T       525 2533274791003179  1713513659    57613900  1713513659    57613900 "obj_dir/Vsimu_top___024unit__DepSet_h82bd2113__0__Slow.cpp"
T     19168 2533274791003180  1713513659    60354800  1713513659    60354800 "obj_dir/Vsimu_top___024unit__DepSet_hf2f07682__0.cpp"
T      1070 2533274791003178  1713513659    55613600  1713513659    55613600 "obj_dir/Vsimu_top___024unit__Slow.cpp"
T      4975 2533274791003198  1713513659   241355800  1713513659   241355800 "obj_dir/Vsimu_top__ver.d"
T         0        0  1713513659   439583600  1713513659   439583600 "obj_dir/Vsimu_top__verFiles.dat"
T      2878 2533274791003194  1713513659   228356600  1713513659   228356600 "obj_dir/Vsimu_top_classes.mk"
