<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.2.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"vercel-hexo-ten.vercel.app","root":"/","scheme":"Muse","version":"7.7.1","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="流水线 cpu 的简易实现github项目地址 一、整体思路1. 流水线 cpu  流水线 cpu 中一个指令执行的五个周期如上图所示。为了解决流水线同步问题，设计 cpu 中级间寄存器由上升沿触发，周期内器件由下降沿触发。   上图为书上的流水线 cpu 基本数据通路，本次实验主要在此基础上进行改进，且添加冲突处理模块，在实验过程中，我也发现了该图中很多不足的地方。 2.mips 指令集 mip">
<meta property="og:type" content="article">
<meta property="og:title" content="简易五流水线cpu实现">
<meta property="og:url" content="https://vercel-hexo-ten.vercel.app/2020/02/15/%E7%AE%80%E6%98%93%E4%BA%94%E6%B5%81%E6%B0%B4%E7%BA%BFcpu%E5%AE%9E%E7%8E%B0/index.html">
<meta property="og:site_name" content="Hexo">
<meta property="og:description" content="流水线 cpu 的简易实现github项目地址 一、整体思路1. 流水线 cpu  流水线 cpu 中一个指令执行的五个周期如上图所示。为了解决流水线同步问题，设计 cpu 中级间寄存器由上升沿触发，周期内器件由下降沿触发。   上图为书上的流水线 cpu 基本数据通路，本次实验主要在此基础上进行改进，且添加冲突处理模块，在实验过程中，我也发现了该图中很多不足的地方。 2.mips 指令集 mip">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-27-15-20-01.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-25-15-10-11.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-13-52-25.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-53-58.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-56-25.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-55-51.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-56-40.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-56-58.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-57-16.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-57-28.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-57-45.png">
<meta property="og:image" content="http://blogpics.lenmain.cn/static/images/2019-12-28-20-58-04.png">
<meta property="article:published_time" content="2020-02-14T23:57:08.000Z">
<meta property="article:modified_time" content="2020-09-21T11:09:48.905Z">
<meta property="article:author" content="John Doe">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://blogpics.lenmain.cn/static/images/2019-12-27-15-20-01.png">

<link rel="canonical" href="https://vercel-hexo-ten.vercel.app/2020/02/15/%E7%AE%80%E6%98%93%E4%BA%94%E6%B5%81%E6%B0%B4%E7%BA%BFcpu%E5%AE%9E%E7%8E%B0/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: false,
    isPost: true
  };
</script>

  <title>简易五流水线cpu实现 | Hexo</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <div>
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">Hexo</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
  </div>

  <div class="site-nav-right"></div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>Home</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>Archives</a>

  </li>
  </ul>

</nav>
</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content">
            

  <div class="posts-expand">
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block " lang="en">
    <link itemprop="mainEntityOfPage" href="https://vercel-hexo-ten.vercel.app/2020/02/15/%E7%AE%80%E6%98%93%E4%BA%94%E6%B5%81%E6%B0%B4%E7%BA%BFcpu%E5%AE%9E%E7%8E%B0/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="John Doe">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Hexo">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          简易五流水线cpu实现
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2020-02-15 07:57:08" itemprop="dateCreated datePublished" datetime="2020-02-15T07:57:08+08:00">2020-02-15</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2020-09-21 19:09:48" itemprop="dateModified" datetime="2020-09-21T19:09:48+08:00">2020-09-21</time>
              </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h2 id="流水线-cpu-的简易实现"><a href="#流水线-cpu-的简易实现" class="headerlink" title="流水线 cpu 的简易实现"></a>流水线 cpu 的简易实现</h2><p><a target="_blank" rel="noopener" href="https://github.com/xjlizeyu/pipelined-CPU">github项目地址</a></p>
<h3 id="一、整体思路"><a href="#一、整体思路" class="headerlink" title="一、整体思路"></a>一、整体思路</h3><h4 id="1-流水线-cpu"><a href="#1-流水线-cpu" class="headerlink" title="1. 流水线 cpu"></a>1. 流水线 cpu</h4><img src="http://blogpics.lenmain.cn/static/images/2019-12-27-15-20-01.png">

<p>流水线 cpu 中一个指令执行的五个周期如上图所示。<br>为了解决流水线同步问题，设计 cpu 中级间寄存器由上升沿触发，周期内器件由下降沿触发。</p>
<img src="http://blogpics.lenmain.cn/static/images/2019-12-25-15-10-11.png">

<p>上图为书上的流水线 cpu 基本数据通路，本次实验主要在此基础上进行改进，且添加冲突处理模块，在实验过程中，我也发现了该图中很多不足的地方。</p>
<h4 id="2-mips-指令集"><a href="#2-mips-指令集" class="headerlink" title="2.mips 指令集"></a>2.mips 指令集</h4><img src="http://blogpics.lenmain.cn/static/images/2019-12-28-13-52-25.png">
<p>mips 指令分为 R 型，I 型和 J 型，其中 R 型有三个操作数，I 型携带立即数，J 型为跳转指令。<br><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_41848006/article/details/82256626">MIPS 指令</a></p>
<h4 id="3-冲突管理"><a href="#3-冲突管理" class="headerlink" title="3. 冲突管理"></a>3. 冲突管理</h4><p>冲突管理是流水线 cpu 不得不面对的一个问题，解决方法主要为插入气泡来阻塞指令运行，已经增加新的数据回路使前指令的结果尽快回送到寄存器中。本次实验主要采取的是气泡插入法，结构较为简单但是降低了效率。</p>
<p>cpu 的冲突主要分为三种，结构冲突，数据冲突和控制冲突。结构冲突通过流水线 cpu 的结构设计可以避免，数据冲突主要是相距较近的指令所需数据地址相同产生的时间冲突，控制冲突主要针对跳转指令，本次实验中的冲突检测模块维护了一个队列用来检测冲突，从而解决数据冲突，对于控制冲突，由于数据通路问题无法较早回送，只能插入气泡。</p>
<h3 id="二、组成模块"><a href="#二、组成模块" class="headerlink" title="二、组成模块"></a>二、组成模块</h3><h4 id="1-存储器"><a href="#1-存储器" class="headerlink" title="1. 存储器"></a>1. 存储器</h4><blockquote>
<p>存储器分为指令存储器（IM）和数据存储器（DM）两部分。<br>指令存储器通过 PC 的输出<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataMemory(</span><br><span class="line">    <span class="keyword">input</span> Mem_rd,Mem_wr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Addr,wr_data,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]rd_data</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]data[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span><span class="comment">//给存储器赋初值</span></span><br><span class="line">    rd_data = <span class="number">32&#x27;bz</span>;</span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt; <span class="number">32</span>;i++)<span class="keyword">begin</span></span><br><span class="line">            data[i] = i;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(Mem_rd)<span class="keyword">begin</span></span><br><span class="line">            rd_data = data[Addr];</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(Mem_wr)<span class="keyword">begin</span></span><br><span class="line">            data[Addr] = wr_data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> InstructionMemory(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]Addr,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]Instr</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] instr[<span class="number">127</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;txt/instruction.txt&quot;</span>, instr);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        Instr = &#123;instr[Addr],instr[Addr+<span class="number">1</span>],instr[Addr+<span class="number">2</span>],instr[Addr+<span class="number">3</span>]&#125;;<span class="comment">//指令存储器按字节编址</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="2-级间寄存器"><a href="#2-级间寄存器" class="headerlink" title="2. 级间寄存器"></a>2. 级间寄存器</h4><blockquote>
<p>级间寄存器是流水线 cpu 最为关键的部分，承担着在各不同周期之间传递指令和标志位的作用。<br>级间寄存器由同步信号驱动，控制各自周期内部计算的开始并分割指令的各周期。<br>在冲突发生时，FI/ID 级间寄存器阻塞并将所有标志位置零，防止指令向下运行。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="comment">//FI,ID级间寄存器</span></span><br><span class="line"><span class="comment">// 各级间寄存器将指令在下一周期使用的信号位伴随指令传入下一周期</span></span><br><span class="line"><span class="comment">// 从而减轻控制器负担</span></span><br><span class="line"><span class="comment">// 控制器只需在每次取指令后计算出与该指令相关的所有周期的信号位即可</span></span><br><span class="line"><span class="keyword">module</span> RegFI_ID(</span><br><span class="line">        <span class="keyword">input</span> clk,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]NPC1in,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]IRin,</span><br><span class="line">        <span class="keyword">input</span> suspend,</span><br><span class="line">        <span class="keyword">input</span> reg_wr_in,ALU_src_in,Jump_in,Branch_in,Mem_rd_in,Mem_wr_in,MemtoReg_in,RegDst_in,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]NPC1out,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]IRout,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">reg</span> reg_wr,ALU_src,Jump,Branch,Mem_rd,Mem_wr,MemtoReg,RegDst</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!suspend)<span class="keyword">begin</span></span><br><span class="line">            NPC1out &lt;= NPC1in;</span><br><span class="line">            IRout &lt;= IRin;</span><br><span class="line">            ALU_src &lt;= ALU_src_in;</span><br><span class="line">            Jump &lt;= Jump_in;</span><br><span class="line">            Branch &lt;= Branch_in;</span><br><span class="line">            Mem_rd &lt;= Mem_rd_in;</span><br><span class="line">            Mem_wr &lt;= Mem_wr_in;</span><br><span class="line">            reg_wr &lt;= reg_wr_in;</span><br><span class="line">            MemtoReg &lt;= MemtoReg_in;</span><br><span class="line">            RegDst &lt;= RegDst_in;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            ALU_src &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            Jump &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            Branch &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            Mem_rd &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            Mem_wr &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            reg_wr &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            MemtoReg &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            RegDst &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//ID,EX级间寄存器</span></span><br><span class="line"><span class="keyword">module</span> RegID_EX(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]NPC1in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]Rsin,Rtin,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]Instruction32,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]IRin,</span><br><span class="line">    <span class="keyword">input</span> reg_wr_in,ALU_src_in,Jump_in,Branch_in,Mem_rd_in,Mem_wr_in,MemtoReg_in,RegDst_in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>]NPC1out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>]IRout,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>]Rt,Rs,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>]Imm32,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> reg_wr,ALU_src,Jump,Branch,Mem_rd,Mem_wr,MemtoReg,RegDst</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        Rs &lt;= Rsin;</span><br><span class="line">        Rt &lt;= Rtin;</span><br><span class="line">        Imm32 &lt;= Instruction32;</span><br><span class="line">        NPC1out &lt;= NPC1in;</span><br><span class="line">        IRout &lt;= IRin;</span><br><span class="line">        ALU_src &lt;= ALU_src_in;</span><br><span class="line">        Jump &lt;= Jump_in;</span><br><span class="line">        Branch &lt;= Branch_in;</span><br><span class="line">        Mem_rd &lt;= Mem_rd_in;</span><br><span class="line">        Mem_wr &lt;= Mem_wr_in;</span><br><span class="line">        reg_wr &lt;= reg_wr_in;</span><br><span class="line">        MemtoReg &lt;= MemtoReg_in;</span><br><span class="line">        RegDst &lt;= RegDst_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//EX,MA级间寄存器</span></span><br><span class="line"><span class="keyword">module</span> RegMA_WB(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]ALU,MEM,IRin,</span><br><span class="line">    <span class="keyword">input</span> MemtoReg_in,RegDst_in,reg_wr_in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]ALUout,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]MEMout,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]IRout,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> MemtoReg,RegDst,reg_wr</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        ALUout &lt;= ALU;</span><br><span class="line">        MEMout &lt;= MEM;</span><br><span class="line">        IRout &lt;= IRin;</span><br><span class="line">        reg_wr &lt;= reg_wr_in;</span><br><span class="line">        MemtoReg &lt;= MemtoReg_in;</span><br><span class="line">        RegDst &lt;= RegDst_in;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//MA,WB级间寄存器</span></span><br><span class="line"><span class="keyword">module</span> RegEX_MA(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]NPC3_in,NPC2_in,</span><br><span class="line">    <span class="keyword">input</span> flag_in,reg_wr_in,Jump_in,Branch_in,Mem_rd_in,Mem_wr_in,MemtoReg_in,RegDst_in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]ALUout_in,Rt_in,IR_in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> flag,reg_wr,Jump,Branch,Mem_rd,Mem_wr,MemtoReg,RegDst,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]NPC3,NPC2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]ALUout,Rt,IR</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        NPC3 &lt;= NPC3_in;</span><br><span class="line">        NPC2 &lt;= NPC2_in;</span><br><span class="line">        ALUout &lt;= ALUout_in;</span><br><span class="line">        Rt &lt;= Rt_in;</span><br><span class="line">        IR &lt;= IR_in;</span><br><span class="line">        Jump &lt;= Jump_in;</span><br><span class="line">        Branch &lt;= Branch_in;</span><br><span class="line">        Mem_rd &lt;= Mem_rd_in;</span><br><span class="line">        Mem_wr &lt;= Mem_wr_in;</span><br><span class="line">        reg_wr &lt;= reg_wr_in;</span><br><span class="line">        MemtoReg &lt;= MemtoReg_in;</span><br><span class="line">        RegDst &lt;= RegDst_in;</span><br><span class="line">        flag&lt;=flag_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="3-控制模块"><a href="#3-控制模块" class="headerlink" title="3. 控制模块"></a>3. 控制模块</h4><blockquote>
<p>控制模块通过识别指令输出对应的个标志位的值给级间寄存器。<br>由于流水线 cpu 的标志位较少，且可以借助级间寄存器传递相应指令的标志位，<br>可以直接使用组合逻辑电路实现。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">define</span> LW 6&#x27;b100011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SW 6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADD 6&#x27;b100000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SUB 6&#x27;b100010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADDU 6&#x27;b100001</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> AND 6&#x27;b100100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> OR 6&#x27;b100101</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SLT 6&#x27;b101010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> BEQ 6&#x27;b000100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> J 6&#x27;b000010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> R 6&#x27;b000000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> HALT 6&#x27;b111111</span></span><br><span class="line"><span class="keyword">module</span> ControlUnit(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] OP_code,</span><br><span class="line">    <span class="keyword">output</span>  Reg_wr,</span><br><span class="line">    <span class="keyword">output</span> ALU_src,</span><br><span class="line">    <span class="keyword">output</span> Jump,</span><br><span class="line">    <span class="keyword">output</span> Branch,</span><br><span class="line">    <span class="keyword">output</span> MemtoReg,</span><br><span class="line">    <span class="keyword">output</span> RegDst,</span><br><span class="line">    <span class="keyword">output</span> Mem_rd,</span><br><span class="line">    <span class="keyword">output</span> Mem_wr</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> Reg_wr=(OP_code== <span class="meta">`R||OP_code==` LW)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> Jump=(OP_code==<span class="meta">`J)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> RegDst=(OP_code==<span class="meta">`R)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> Branch=(OP_code==<span class="meta">`BEQ)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> MemtoReg=(OP_code==<span class="meta">`LW)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> Mem_rd=(OP_code==<span class="meta">`LW)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> Mem_wr=(OP_code==<span class="meta">`SW)?1:0;</span></span><br><span class="line">    <span class="keyword">assign</span> ALU_src=(OP_code== <span class="meta">`LW||OP_code==` SW)?1:0;</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h4 id="4-运算器及运算控制器"><a href="#4-运算器及运算控制器" class="headerlink" title="4. 运算器及运算控制器"></a>4. 运算器及运算控制器</h4><blockquote>
<p>运算器（ALU）即指令执行的主要模块，工作在 EX 周期。<br>在流水线 cpu 中，通过添加加法器，分离部分运算器功能的方法可以解决部分冲突问题<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>]alu_op,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]A,B,</span><br><span class="line">    <span class="keyword">output</span> flag,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]ALU_out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(alu_op)</span><br><span class="line">            <span class="number">3&#x27;b000</span>:ALU_out=A+B;</span><br><span class="line">            <span class="number">3&#x27;b001</span>:ALU_out=A-B;</span><br><span class="line">            <span class="number">3&#x27;b010</span>:ALU_out=A*B;</span><br><span class="line">            <span class="number">3&#x27;b011</span>:ALU_out=A&lt;B?<span class="number">1</span>:<span class="number">0</span>;</span><br><span class="line">            <span class="number">3&#x27;b100</span>:ALU_out=A&amp;B;</span><br><span class="line">            <span class="number">3&#x27;b101</span>:ALU_out=A|B;</span><br><span class="line">            <span class="number">3&#x27;b110</span>:ALU_out=~A;</span><br><span class="line">            <span class="number">3&#x27;b111</span>:ALU_out=A^B;</span><br><span class="line">            <span class="keyword">default</span>:ALU_out=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> flag=(ALU_out==<span class="number">0</span>)?<span class="number">1&#x27;b1</span>:<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> LW 6&#x27;b100011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SW 6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADD 6&#x27;b100000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SUB 6&#x27;b100010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADDU 6&#x27;b100001</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> AND 6&#x27;b100100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> OR 6&#x27;b100101</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SLT 6&#x27;b101010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> BEQ 6&#x27;b000100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> J 6&#x27;b000010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> R 6&#x27;b000000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> HALT 6&#x27;b111111</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> AluControl(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>]OP_code,<span class="comment">//func</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>]ALU_op,<span class="comment">//识别码R型指令为6位0</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]ALUctrl</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(ALU_op==<span class="number">6&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(OP_code)</span><br><span class="line">                <span class="meta">`ADD:ALUctrl&lt;=3&#x27;b000;</span></span><br><span class="line">                <span class="meta">`SUB:ALUctrl&lt;=3&#x27;b001;</span></span><br><span class="line">                <span class="meta">`ADDU:ALUctrl&lt;=3&#x27;b000;</span></span><br><span class="line">                <span class="meta">`AND:ALUctrl&lt;=3&#x27;b100;</span></span><br><span class="line">                <span class="meta">`OR:ALUctrl&lt;=3&#x27;b101;</span></span><br><span class="line">                <span class="meta">`SLT:ALUctrl&lt;=3&#x27;b011;</span></span><br><span class="line">                <span class="keyword">default</span>:ALUctrl&lt;=<span class="number">3&#x27;b111</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(ALU_op==<span class="meta">`BEQ)begin</span></span><br><span class="line">                ALUctrl &lt;= <span class="number">3&#x27;b001</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(ALU_op== <span class="meta">`LW||ALU_op==` SW)begin</span></span><br><span class="line">                ALUctrl&lt;=<span class="number">3&#x27;b000</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="5-程序计数器"><a href="#5-程序计数器" class="headerlink" title="5. 程序计数器"></a>5. 程序计数器</h4><blockquote>
<p>程序计数器（PC）记录下一步指令的地址，主要在 FI 周期工作。<br>PC 通过加法器实现自增功能，但在冲突发生时，关闭自增。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//PC</span></span><br><span class="line"><span class="keyword">module</span> ProgramCounter(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]addrin,</span><br><span class="line">    <span class="keyword">input</span> insist,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]addrout</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        addrout = <span class="number">32&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!insist)</span><br><span class="line">            addrout = addrin;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="6-冲突检测模块"><a href="#6-冲突检测模块" class="headerlink" title="6. 冲突检测模块"></a>6. 冲突检测模块</h4><blockquote>
<p>流水线 cpu 主要需要解决数据冒险和控制冒险的问题，主要工作于 FI 周期。<br>本次实验采用后推产生气泡的方法解决冒险，在冲突检测模块中建立队列存储已经执行指令影响的寄存器；<br>取出新指令时，在队列中对比，如发现冲突，则产生气泡，后退冲突影响指令。<br>产生气泡时阻塞 PC 自增并使 FI/ID 级间寄存器中各数据位归零，使得指令无法运行。<br>由于级间寄存器上升沿触发，冲突检测模块应由下降沿触发。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">define</span> LW 6&#x27;b100011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SW 6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADD 6&#x27;b100000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SUB 6&#x27;b100010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADDU 6&#x27;b100001</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> AND 6&#x27;b100100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> OR 6&#x27;b100101</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SLT 6&#x27;b101010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> BEQ 6&#x27;b000100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> J 6&#x27;b000010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> R 6&#x27;b000000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> HALT 6&#x27;b111111</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> HazardDetection(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>]OP_code,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs,rt,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]suspend</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>]quene[<span class="number">4</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">reg</span> flag;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt;<span class="number">3</span>;i++)<span class="keyword">begin</span></span><br><span class="line">            quene[i]=<span class="number">5&#x27;bz</span>;</span><br><span class="line">            suspend = <span class="number">2&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        flag = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(OP_code==<span class="meta">`R)begin</span></span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt;<span class="number">3</span>;i++)<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(rs==quene[i]||rt==quene[i])<span class="keyword">begin</span></span><br><span class="line">                    suspend=<span class="number">2&#x27;b11</span>;</span><br><span class="line">                    <span class="keyword">repeat</span>(<span class="number">3</span>-i)<span class="keyword">begin</span></span><br><span class="line">                        #<span class="number">20</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    suspend = <span class="number">2&#x27;b0</span>;</span><br><span class="line">                    flag = <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">if</span>(!flag)<span class="keyword">begin</span></span><br><span class="line">                quene[<span class="number">2</span>] = quene[<span class="number">1</span>];</span><br><span class="line">                quene[<span class="number">1</span>] = quene[<span class="number">0</span>];</span><br><span class="line">                quene[<span class="number">0</span>] = rd;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                quene[<span class="number">0</span>] = rd;</span><br><span class="line">                quene[<span class="number">1</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">                quene[<span class="number">2</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">                flag = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(OP_code==<span class="meta">`LW)begin</span></span><br><span class="line">            quene[<span class="number">2</span>] = quene[<span class="number">1</span>];</span><br><span class="line">            quene[<span class="number">1</span>] = quene[<span class="number">0</span>];</span><br><span class="line">            quene[<span class="number">0</span>] = rt;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(OP_code==<span class="meta">`SW)begin</span></span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt;<span class="number">3</span>;i++)<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(rs==quene[i])<span class="keyword">begin</span></span><br><span class="line">                    suspend=<span class="number">2&#x27;b11</span>;</span><br><span class="line">                    <span class="keyword">repeat</span>(<span class="number">3</span>-i)<span class="keyword">begin</span></span><br><span class="line">                        #<span class="number">20</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    suspend=<span class="number">0</span>;</span><br><span class="line">                    flag = <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">if</span>(!flag)<span class="keyword">begin</span></span><br><span class="line">                quene[<span class="number">2</span>] = quene[<span class="number">1</span>];</span><br><span class="line">                quene[<span class="number">1</span>] = quene[<span class="number">0</span>];</span><br><span class="line">                quene[<span class="number">0</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                quene[<span class="number">0</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">                quene[<span class="number">1</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">                quene[<span class="number">2</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">                flag = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span>  <span class="keyword">else</span> <span class="keyword">if</span>(OP_code==<span class="meta">`J)begin</span></span><br><span class="line">            quene[<span class="number">0</span>] &lt;=<span class="number">3&#x27;bz</span>;</span><br><span class="line">            quene[<span class="number">1</span>] &lt;= <span class="number">3&#x27;bz</span>;</span><br><span class="line">            quene[<span class="number">2</span>] &lt;= <span class="number">3&#x27;bz</span>;</span><br><span class="line">            #<span class="number">11</span> suspend = <span class="number">2&#x27;b11</span>;</span><br><span class="line">            #<span class="number">58</span> suspend &lt;= <span class="number">2&#x27;b01</span>;</span><br><span class="line">            #<span class="number">2</span> suspend&lt;=<span class="number">2&#x27;b00</span>;</span><br><span class="line"></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(OP_code==<span class="meta">`BEQ) begin</span></span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>;i&lt;<span class="number">3</span>;i++)<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(rs==quene[i]||rt==quene[i])<span class="keyword">begin</span></span><br><span class="line">                    suspend=<span class="number">2&#x27;b11</span>;</span><br><span class="line">                    <span class="keyword">repeat</span>(<span class="number">3</span>-i)<span class="keyword">begin</span></span><br><span class="line">                        #<span class="number">20</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    suspend = <span class="number">2&#x27;b0</span>;</span><br><span class="line">                    flag = <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            quene[<span class="number">0</span>] &lt;=<span class="number">3&#x27;bz</span>;</span><br><span class="line">            quene[<span class="number">1</span>] &lt;= <span class="number">3&#x27;bz</span>;</span><br><span class="line">            quene[<span class="number">2</span>] &lt;= <span class="number">3&#x27;bz</span>;</span><br><span class="line">            #<span class="number">11</span> suspend = <span class="number">2&#x27;b11</span>;</span><br><span class="line">            #<span class="number">58</span> suspend &lt;= <span class="number">2&#x27;b01</span>;</span><br><span class="line">            #<span class="number">2</span> suspend&lt;=<span class="number">2&#x27;b00</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            quene[<span class="number">2</span>] = quene[<span class="number">1</span>];</span><br><span class="line">            quene[<span class="number">1</span>] = quene[<span class="number">0</span>];</span><br><span class="line">            quene[<span class="number">0</span>] = <span class="number">5&#x27;bz</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span> <span class="comment">// HarzardDectection</span></span><br></pre></td></tr></table></figure>

<h4 id="7-寄存器组模块"><a href="#7-寄存器组模块" class="headerlink" title="7. 寄存器组模块"></a>7. 寄存器组模块</h4><blockquote>
<p>寄存器组（RF）是 cpu 中的主要存储模块，工作在 ID 和 WB 周期。<br>在 ID 周期中，寄存器组取出以指令中操作数为地址的值，并输入下一层。<br>在 WB 周期中，RF 接受回送地址和回送数据，实现将结果存入目标地址。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//REG_F</span></span><br><span class="line"><span class="keyword">module</span> Register_File(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reg_wr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]wr_data,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]wr_addr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rs_addr,<span class="comment">//IR[25:20]</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]rt_addr,<span class="comment">//IR[20:16]</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]Rs_data,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]Rt_data</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]data[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;txt/RF.txt&quot;</span>, data);<span class="comment">//通过文件直接初始化</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// initial begin</span></span><br><span class="line">    <span class="comment">//     for(i = 0;i&lt; 32;i++)begin</span></span><br><span class="line">    <span class="comment">//         data[i] = i;</span></span><br><span class="line">    <span class="comment">//     end</span></span><br><span class="line">    <span class="comment">// end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reg_wr)<span class="keyword">begin</span></span><br><span class="line">            data[wr_addr]&lt;=wr_data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            Rs_data &lt;= data[rs_addr];</span><br><span class="line">            Rt_data &lt;= data[rt_addr];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="8-其他逻辑模块"><a href="#8-其他逻辑模块" class="headerlink" title="8. 其他逻辑模块"></a>8. 其他逻辑模块</h4><blockquote>
<p>其他逻辑模块主要包含加法器，16/32 位扩展模块，移位模块，多路选择模块。<br>加法器主要用于 PC 自增和分担运算器功能；<br>16/32 扩展模块用于处理指令中的立即数；<br>移位模块用于处理 beq 跳转指令，工作在 EX 周期；<br>多路选择器是标志位的主要作用对象，工作于 FI, MA, WB 模块。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//加法器</span></span><br><span class="line"><span class="keyword">module</span> Add(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]c</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        c = a+b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> ShiftUnit(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]a,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]b</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> b = a&lt;&lt;<span class="number">2</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> SignalExtension(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>]IR16,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] Imm32</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        Imm32 = &#123;<span class="number">16&#x27;b0</span>,IR16&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="keyword">module</span> MUX_2(</span><br><span class="line">    <span class="keyword">input</span> [N-<span class="number">1</span>:<span class="number">0</span>]in1,</span><br><span class="line">    <span class="keyword">input</span> [N-<span class="number">1</span>:<span class="number">0</span>]in2,</span><br><span class="line">    <span class="keyword">input</span> control,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">parameter</span> N = <span class="number">1</span>;<span class="comment">//决定二路选择器的数据位数，由外部指定</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(control)</span><br><span class="line">            <span class="number">0</span>:out = in1;</span><br><span class="line">            <span class="number">1</span>:out = in2;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span> <span class="comment">// MUX_2</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//四路选择器</span></span><br><span class="line"><span class="keyword">module</span> MUX_4(</span><br><span class="line">    <span class="keyword">input</span> j1,</span><br><span class="line">    <span class="keyword">input</span> j2,</span><br><span class="line">    <span class="keyword">input</span> in1,</span><br><span class="line">    <span class="keyword">input</span> in4,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]npc3,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]npc2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]out</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(j1&amp;&amp;(~j2))out&lt;=npc2;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(j2&amp;&amp;(~j1))out&lt;=npc3;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h4 id="9-cpu-顶层模块"><a href="#9-cpu-顶层模块" class="headerlink" title="9.cpu 顶层模块"></a>9.cpu 顶层模块</h4><blockquote>
<p>顶层模块中实例化各模块，计算 PC_src, 产生时钟信号，并初始化 PC，使得 cpu 从第一条指令开始运行。<br><strong>verilog 代码实现</strong></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">define</span> LW 6&#x27;b100011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SW 6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADD 6&#x27;b100000</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SUB 6&#x27;b100010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> ADDU 6&#x27;b100001</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> AND 6&#x27;b100100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> OR 6&#x27;b100101</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> SLT 6&#x27;b101010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> BEQ 6&#x27;b000100</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> J 6&#x27;b000010</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> HALT 6&#x27;b111111</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;mux.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;ControlUnit.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;AluControl.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;ALU.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;Register.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;SigExt.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;PC.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;Add.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;Memory.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;SHL.v&quot;</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">include</span> &quot;HazardDetection.v&quot;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> cpu();</span><br><span class="line">    <span class="comment">//信号位_MA,WB,EX,ID，或级间寄存器内容_MA,WB,EX,ID表示级间寄存器在相应周期内的对应值的输出</span></span><br><span class="line">    <span class="keyword">reg</span> PC_src;</span><br><span class="line">    <span class="keyword">wire</span> ALU_ZF;</span><br><span class="line">    <span class="keyword">wire</span> Jump,flag,Branch,RegDst;</span><br><span class="line">    <span class="keyword">wire</span> Reg_wr,ALU_src,MemtoReg,Mem_wr,Mem_rd;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]mux_rf_data;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>]mux_rf_addr;</span><br><span class="line">    <span class="keyword">wire</span> reg_wr_EX,reg_wr_MA,reg_wr_WB;</span><br><span class="line">    <span class="keyword">wire</span> Jump_MA,Jump_EX,Jump_ID;</span><br><span class="line">    <span class="keyword">wire</span> Branch_ID,Branch_EX,Branch_MA;</span><br><span class="line">    <span class="keyword">wire</span> ALU_src_ID,ALU_src_EX,Reg_wr_ID;</span><br><span class="line">    <span class="keyword">wire</span> Mem_rd_EX,Mem_rd_ID,Mem_rd_MA,Mem_wr_ID,Mem_wr_EX,Mem_wr_MA;</span><br><span class="line">    <span class="keyword">wire</span> MemtoReg_ID,MemtoReg_EX,MemtoReg_MA,MemtoReg_WB,RegDst_ID,RegDst_EX,RegDst_MA,RegDst_WB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]Rs_EX,Rt_EX,Rt_MA;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]suspend;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]Rs,Rt;<span class="comment">//直接从RF中输出</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]Instr,Imm32;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]IR_ID,IR_EX,IR_MA,IR_WB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]NPC1_FI,NPC1_EX,NPC1_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]NPC3;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]NPC2;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]a_out,b_out;<span class="comment">//移位输出</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]SigExt_out;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]mux_IF_out;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]mux4_out,mux_EX_out;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]ALUOut_EX,ALUOut_MA,ALUOut_WB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]PC_out;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]MEMOut_MA,MEMOut_WB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]ALUOp;<span class="comment">//由alu控制器产生的用于控制alu运算的信号</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]Add1_out,Add2_out;</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//FI</span></span><br><span class="line">    ProgramCounter PC(clk,mux_IF_out,suspend[<span class="number">1</span>],PC_out);</span><br><span class="line">    Add Add1(<span class="variable">.a</span>(<span class="number">32&#x27;h4</span>),<span class="variable">.b</span>(PC_out),<span class="variable">.c</span>(Add1_out),<span class="variable">.clk</span>(clk));</span><br><span class="line">    MUX_2 <span class="variable">#(.N(32)) mux_FI(.control(PC_src),.in1(Add1_out),.in2(mux4_out),.out(mux_IF_out))</span>;</span><br><span class="line">    InstructionMemory IM(PC_out,Instr);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//ID</span></span><br><span class="line">    RegFI_ID regFI(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.NPC1in</span>(Add1_out),</span><br><span class="line">        <span class="variable">.suspend</span>(suspend[<span class="number">0</span>]),</span><br><span class="line">        <span class="variable">.IRin</span>(Instr),</span><br><span class="line">        <span class="variable">.IRout</span>(IR_ID),</span><br><span class="line">        <span class="variable">.NPC1out</span>(NPC1_ID),</span><br><span class="line">        <span class="variable">.reg_wr_in</span>(reg_wr),</span><br><span class="line">        <span class="variable">.ALU_src_in</span>(ALU_src),</span><br><span class="line">        <span class="variable">.Jump_in</span>(Jump),</span><br><span class="line">        <span class="variable">.Branch_in</span>(Branch),</span><br><span class="line">        <span class="variable">.Mem_rd_in</span>(Mem_rd),</span><br><span class="line">        <span class="variable">.Mem_wr_in</span>(Mem_wr),</span><br><span class="line">        <span class="variable">.MemtoReg_in</span>(MemtoReg),</span><br><span class="line">        <span class="variable">.RegDst_in</span>(RegDst),</span><br><span class="line">        <span class="variable">.reg_wr</span>(Reg_wr_ID),</span><br><span class="line">        <span class="variable">.ALU_src</span>(ALU_src_ID),</span><br><span class="line">        <span class="variable">.Jump</span>(Jump_ID),</span><br><span class="line">        <span class="variable">.Branch</span>(Branch_ID),</span><br><span class="line">        <span class="variable">.Mem_rd</span>(Mem_rd_ID),</span><br><span class="line">        <span class="variable">.Mem_wr</span>(Mem_wr_ID),</span><br><span class="line">        <span class="variable">.MemtoReg</span>(MemtoReg_ID),</span><br><span class="line">        <span class="variable">.RegDst</span>(RegDst_ID)</span><br><span class="line">    );</span><br><span class="line">    SignalExtension sig(IR_ID[<span class="number">15</span>:<span class="number">0</span>],SigExt_out);</span><br><span class="line">    Register_File RF(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reg_wr</span>(reg_wr),</span><br><span class="line">        <span class="variable">.wr_addr</span>(mux_rf_addr),</span><br><span class="line">        <span class="variable">.wr_data</span>(mux_rf_data),</span><br><span class="line">        <span class="variable">.rs_addr</span>(IR_ID[<span class="number">25</span>:<span class="number">21</span>]),</span><br><span class="line">        <span class="variable">.rt_addr</span>(IR_ID[<span class="number">20</span>:<span class="number">16</span>]),</span><br><span class="line">        <span class="variable">.Rs_data</span>(Rs),</span><br><span class="line">        <span class="variable">.Rt_data</span>(Rt)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//EX</span></span><br><span class="line">    RegID_EX regIE(clk,NPC1_ID,Rs,Rt,SigExt_out,IR_ID,</span><br><span class="line">    Reg_wr_ID,ALU_src_ID,Jump_ID,Branch_ID,Mem_rd_ID,Mem_wr_ID,</span><br><span class="line">    MemtoReg_ID,RegDst_ID,NPC1_EX,IR_EX,Rt_EX,Rs_EX,Imm32,reg_wr_EX,</span><br><span class="line">    ALU_src_EX,Jump_EX,Branch_EX,Mem_rd_EX,Mem_wr_EX,MemtoReg_EX,RegDst_EX);</span><br><span class="line">    ShiftUnit shl2a(&#123;<span class="number">6&#x27;b0</span>,IR_EX[<span class="number">25</span>:<span class="number">0</span>]&#125;,a_out);</span><br><span class="line">    ShiftUnit shl2b(Imm32,b_out);</span><br><span class="line">    Add Add2(<span class="variable">.a</span>(NPC1_EX),<span class="variable">.b</span>(b_out),<span class="variable">.c</span>(Add2_out),<span class="variable">.clk</span>(clk));</span><br><span class="line">    ALU alu(<span class="variable">.alu_op</span>(ALUOp),<span class="variable">.A</span>(Rs_EX),<span class="variable">.B</span>(mux_EX_out),<span class="variable">.ALU_out</span>(ALUOut_EX),<span class="variable">.flag</span>(ALU_ZF));</span><br><span class="line">    AluControl AluC(IR_EX[<span class="number">5</span>:<span class="number">0</span>],IR_EX[<span class="number">31</span>:<span class="number">26</span>],ALUOp);</span><br><span class="line">    MUX_2 <span class="variable">#(.N(32)) mux_EX(.control(ALU_src_EX),.in1(Rt_EX),.in2(Imm32),.out(mux_EX_out))</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//MA</span></span><br><span class="line">    RegEX_MA regEM(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.NPC3_in</span>(&#123;NPC1_EX[<span class="number">31</span>:<span class="number">28</span>],a_out[<span class="number">27</span>:<span class="number">0</span>]&#125;),</span><br><span class="line">        <span class="variable">.NPC2_in</span>(Add2_out),</span><br><span class="line">        <span class="variable">.NPC3</span>(NPC3),</span><br><span class="line">        <span class="variable">.NPC2</span>(NPC2),</span><br><span class="line">        <span class="variable">.ALUout_in</span>(ALUOut_EX),</span><br><span class="line">        <span class="variable">.ALUout</span>(ALUOut_MA),</span><br><span class="line">        <span class="variable">.Rt_in</span>(Rt_EX),</span><br><span class="line">        <span class="variable">.IR_in</span>(IR_EX),</span><br><span class="line">        <span class="variable">.Rt</span>(Rt_MA),</span><br><span class="line">        <span class="variable">.IR</span>(IR_MA),</span><br><span class="line">        <span class="variable">.flag_in</span>(ALU_ZF),</span><br><span class="line">        <span class="variable">.flag</span>(flag),</span><br><span class="line">        <span class="variable">.reg_wr_in</span>(reg_wr_EX),</span><br><span class="line">        <span class="variable">.reg_wr</span>(reg_wr_MA),</span><br><span class="line">        <span class="variable">.Jump_in</span>(Jump_EX),</span><br><span class="line">        <span class="variable">.Jump</span>(Jump_MA),</span><br><span class="line">        <span class="variable">.Branch_in</span>(Branch_EX),</span><br><span class="line">        <span class="variable">.Branch</span>(Branch_MA),</span><br><span class="line">        <span class="variable">.Mem_rd_in</span>(Mem_rd_EX),</span><br><span class="line">        <span class="variable">.Mem_rd</span>(Mem_rd_MA),</span><br><span class="line">        <span class="variable">.Mem_wr_in</span>(Mem_wr_EX),</span><br><span class="line">        <span class="variable">.Mem_wr</span>(Mem_wr_MA),</span><br><span class="line">        <span class="variable">.MemtoReg_in</span>(MemtoReg_EX),</span><br><span class="line">        <span class="variable">.MemtoReg</span>(MemtoReg_MA),</span><br><span class="line">        <span class="variable">.RegDst_in</span>(RegDst_EX),</span><br><span class="line">        <span class="variable">.RegDst</span>(RegDst_MA)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    MUX_4 m0(</span><br><span class="line">        <span class="variable">.j1</span>(flag&amp;&amp;Branch_MA),</span><br><span class="line">        <span class="variable">.j2</span>(Jump_MA),</span><br><span class="line">        <span class="variable">.in1</span>(<span class="number">1&#x27;b0</span>),</span><br><span class="line">        <span class="variable">.in4</span>(<span class="number">1&#x27;b0</span>),</span><br><span class="line">        <span class="variable">.npc3</span>(NPC3),</span><br><span class="line">        <span class="variable">.npc2</span>(NPC2),</span><br><span class="line">        <span class="variable">.out</span>(mux4_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    DataMemory DM(Mem_rd_MA,Mem_wr_MA,ALUOut_MA,Rt_MA,MEMOut_MA);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//WB</span></span><br><span class="line">    RegMA_WB regMW(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.ALU</span>(ALUOut_MA),</span><br><span class="line">        <span class="variable">.MEM</span>(MEMOut_MA),</span><br><span class="line">        <span class="variable">.IRin</span>(IR_MA),</span><br><span class="line">        <span class="variable">.ALUout</span>(ALUOut_WB),</span><br><span class="line">        <span class="variable">.MEMout</span>(MEMOut_WB),</span><br><span class="line">        <span class="variable">.IRout</span>(IR_WB),</span><br><span class="line">        <span class="variable">.MemtoReg_in</span>(MemtoReg_MA),</span><br><span class="line">        <span class="variable">.MemtoReg</span>(MemtoReg_WB),</span><br><span class="line">        <span class="variable">.RegDst_in</span>(RegDst_MA),</span><br><span class="line">        <span class="variable">.RegDst</span>(RegDst_WB),</span><br><span class="line">        <span class="variable">.reg_wr_in</span>(reg_wr_MA),</span><br><span class="line">        <span class="variable">.reg_wr</span>(reg_wr_WB)</span><br><span class="line">    );</span><br><span class="line">    MUX_2 <span class="variable">#(.N(32)) mux_WB1 (.control(MemtoReg_WB),.in1(ALUOut_WB),.in2(MEMOut_WB),.out(mux_rf_data))</span>;</span><br><span class="line">    MUX_2 <span class="variable">#(.N(5)) mux_WB2(.control(RegDst_WB),.in1(IR_WB[20:16]),.in2(IR_WB[15:11]),.out(mux_rf_addr))</span>;</span><br><span class="line">    <span class="comment">//控啊器和冲突检测</span></span><br><span class="line"></span><br><span class="line">    ControlUnit CU(Instr[<span class="number">31</span>:<span class="number">26</span>],reg_wr,ALU_src,Jump,Branch,MemtoReg,RegDst,Mem_rd,Mem_wr);</span><br><span class="line">    HazardDetection HD(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.OP_code</span>(Instr[<span class="number">31</span>:<span class="number">26</span>]),</span><br><span class="line">        <span class="variable">.rs</span>(Instr[<span class="number">25</span>:<span class="number">21</span>]),</span><br><span class="line">        <span class="variable">.rt</span>(Instr[<span class="number">20</span>:<span class="number">16</span>]),</span><br><span class="line">        <span class="variable">.rd</span>(Instr[<span class="number">15</span>:<span class="number">11</span>]),</span><br><span class="line">        <span class="variable">.suspend</span>(suspend)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        PC_src &lt;= (flag&amp;&amp;Branch_MA)||Jump_MA;<span class="comment">//控制pc的改变</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        PC_src = <span class="number">0</span>;</span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">repeat</span>(<span class="number">100</span>) <span class="keyword">begin</span><span class="comment">//产生时钟信号</span></span><br><span class="line">            #<span class="number">10</span></span><br><span class="line">            clk = ~clk;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// initial begin</span></span><br><span class="line">    <span class="comment">//     #2000 $finish;</span></span><br><span class="line">    <span class="comment">// end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="三、测试方法和工具"><a href="#三、测试方法和工具" class="headerlink" title="三、测试方法和工具"></a>三、测试方法和工具</h3><h4 id="1-汇编器"><a href="#1-汇编器" class="headerlink" title="1. 汇编器"></a>1. 汇编器</h4><blockquote>
<p>汇编器是将汇编语言转换成机器语言指令的工具，通过 python 中 ply 模块的 lex 模块和 yacc 模块可以较为轻松的编写汇编器。</p>
</blockquote>
<blockquote>
<p>需要 python3，pip 环境<br>安装依赖</p>
</blockquote>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">pip3 install ply</span><br></pre></td></tr></table></figure>

<p>代码</p>
<figure class="highlight python"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># coding:utf-8</span></span><br><span class="line"><span class="comment"># ---------</span></span><br><span class="line"><span class="comment"># 简易mips指令汇编器 词法分析</span></span><br><span class="line"><span class="comment"># author：bibibi</span></span><br><span class="line"><span class="comment"># ---------</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">import</span> ply.lex <span class="keyword">as</span> lex</span><br><span class="line"></span><br><span class="line">CODE_dict = &#123;</span><br><span class="line">    <span class="string">&#x27;LW&#x27;</span>: <span class="string">&#x27;100011&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;SW&#x27;</span>: <span class="string">&#x27;101011&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;ADD&#x27;</span>: <span class="string">&#x27;000000&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;SUB&#x27;</span>: <span class="string">&#x27;000000&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;OR&#x27;</span>: <span class="string">&#x27;000000&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;AND&#x27;</span>: <span class="string">&#x27;000000&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;SLT&#x27;</span>: <span class="string">&#x27;000000&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;BEQ&#x27;</span>: <span class="string">&#x27;000100&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;J&#x27;</span>: <span class="string">&#x27;000010&#x27;</span></span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">CAL_dict = &#123;</span><br><span class="line">    <span class="string">&#x27;ADD&#x27;</span>: <span class="string">&#x27;100000&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;SUB&#x27;</span>: <span class="string">&#x27;100010&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;OR&#x27;</span>: <span class="string">&#x27;100101&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;AND&#x27;</span>: <span class="string">&#x27;100100&#x27;</span>,</span><br><span class="line">    <span class="string">&#x27;SLT&#x27;</span>: <span class="string">&#x27;101010&#x27;</span>,</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">tokens = (</span><br><span class="line">    <span class="string">&#x27;OPCODE&#x27;</span>,        <span class="comment"># 指令码</span></span><br><span class="line">    <span class="string">&#x27;REG&#x27;</span>,           <span class="comment"># 寄存器</span></span><br><span class="line">    <span class="string">&#x27;IMME&#x27;</span>,          <span class="comment"># 立即数</span></span><br><span class="line">    <span class="string">&#x27;LPAREN&#x27;</span>,        <span class="comment"># 左括号</span></span><br><span class="line">    <span class="string">&#x27;RPAREN&#x27;</span>         <span class="comment"># 右括号</span></span><br><span class="line">)</span><br><span class="line"></span><br><span class="line">t_LPAREN = <span class="string">r&#x27;\(&#x27;</span></span><br><span class="line">t_RPAREN = <span class="string">r&#x27;\)&#x27;</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># 操作码</span></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">t_OPCODE</span>(<span class="params">t</span>):</span></span><br><span class="line">    <span class="string">r&#x27;(LW)|(SW)|(ADD)|(SUB)|(OR)|(AND)|(SLT)|(BEQ)|(J)&#x27;</span></span><br><span class="line">    <span class="comment"># 如果是数字逻辑运算型指令,则需要加上对应的操作码</span></span><br><span class="line">    <span class="keyword">if</span> t.value <span class="keyword">in</span> CAL_dict:</span><br><span class="line">        t.value=[CODE_dict[t.value],CAL_dict[t.value]]</span><br><span class="line">    <span class="keyword">else</span>:</span><br><span class="line">        t.value = CODE_dict[t.value]</span><br><span class="line">    <span class="keyword">return</span> t</span><br><span class="line"></span><br><span class="line"><span class="comment"># 寄存器</span></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">t_REG</span>(<span class="params">t</span>):</span></span><br><span class="line">    <span class="string">r&#x27;\$\d+&#x27;</span></span><br><span class="line">    <span class="comment"># 寄存器号码直接转化为对应的二进制表示</span></span><br><span class="line">    t.value = <span class="string">&quot;%05d&quot;</span>%int(bin(int(t.value[<span class="number">1</span>:]))[<span class="number">2</span>:])</span><br><span class="line">    <span class="comment"># t.value = bin(int(t.value[1:]))[2:]</span></span><br><span class="line">    <span class="keyword">return</span> t</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">t_IMME</span>(<span class="params">t</span>):</span></span><br><span class="line">    <span class="string">r&#x27;\d+&#x27;</span></span><br><span class="line">    <span class="comment"># 由于数字可能是I型指令的16位,也可能是J型指令的26位</span></span><br><span class="line">    <span class="comment"># 保存原数字的值,在语法分析种再进行转换</span></span><br><span class="line">    <span class="comment"># t.value = &quot;%05d&quot;%int(bin(int(t.value))[2:])</span></span><br><span class="line">    <span class="comment"># t.value = bin(int(t.value))[2:]</span></span><br><span class="line">    <span class="comment"># t.value = (t.value[0]==&#x27;-&#x27;)?(-1*int(t.value)):int(t.value);</span></span><br><span class="line">    t.value = int(t.value)</span><br><span class="line">    <span class="keyword">return</span> t</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">t_newline</span>(<span class="params">t</span>):</span></span><br><span class="line">    <span class="string">r&#x27;\n+&#x27;</span></span><br><span class="line">    t.lexer.lineno += len(t.value)</span><br><span class="line"></span><br><span class="line">t_ignore = <span class="string">&#x27;, \t&#x27;</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">t_error</span>(<span class="params">t</span>):</span></span><br><span class="line">    print(<span class="string">&quot;Illegal character &#x27;%s&#x27;&quot;</span> % t.value[<span class="number">0</span>])</span><br><span class="line">    t.lexer.skip(<span class="number">1</span>)</span><br><span class="line"></span><br><span class="line">lexer = lex.lex()</span><br><span class="line"></span><br><span class="line"><span class="keyword">import</span> ply.yacc <span class="keyword">as</span> yacc</span><br><span class="line"></span><br><span class="line"><span class="comment"># 存储器访问指令,即I型指令</span></span><br><span class="line"><span class="comment"># 将立即数转换为16位二进制数</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">p_operation_mem</span>(<span class="params">p</span>):</span></span><br><span class="line">    <span class="string">&#x27;operation : OPCODE REG IMME LPAREN REG RPAREN&#x27;</span></span><br><span class="line">    p[<span class="number">0</span>] = p[<span class="number">1</span>] + p[<span class="number">5</span>] + p[<span class="number">2</span>] + <span class="string">&quot;%016d&quot;</span> % int(bin(int(p[<span class="number">3</span>]))[<span class="number">2</span>:])</span><br><span class="line">    p[<span class="number">0</span>] = <span class="string">&quot;%08x&quot;</span>%(int(p[<span class="number">0</span>],base=<span class="number">2</span>)) + <span class="string">&#x27;\n&#x27;</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># 算术逻辑运算,即R型指令</span></span><br><span class="line"><span class="comment"># 需要根据在指令的最后加上操作码</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">p_operation_cal</span>(<span class="params">p</span>):</span></span><br><span class="line">    <span class="string">&#x27;operation : OPCODE REG REG REG&#x27;</span></span><br><span class="line">    p[<span class="number">0</span>] = p[<span class="number">1</span>][<span class="number">0</span>] + p[<span class="number">3</span>] + p[<span class="number">4</span>] + p[<span class="number">2</span>] + <span class="string">&#x27;00000&#x27;</span> + p[<span class="number">1</span>][<span class="number">1</span>]</span><br><span class="line">    p[<span class="number">0</span>] = <span class="string">&quot;%08x&quot;</span>%(int(p[<span class="number">0</span>],base=<span class="number">2</span>)) + <span class="string">&#x27;\n&#x27;</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># BEQ指令,I型指令</span></span><br><span class="line"><span class="comment"># 将立即数转换为16位二进制数</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">p_operation_beq</span>(<span class="params">p</span>):</span></span><br><span class="line">    <span class="string">&#x27;operation : OPCODE REG REG IMME&#x27;</span></span><br><span class="line">    p[<span class="number">0</span>] = p[<span class="number">1</span>] + p[<span class="number">2</span>] + p[<span class="number">3</span>] + <span class="string">&quot;%016d&quot;</span> % int(bin(int(p[<span class="number">4</span>]))[<span class="number">2</span>:])</span><br><span class="line">    p[<span class="number">0</span>] = <span class="string">&quot;%08x&quot;</span>%(int(p[<span class="number">0</span>],base=<span class="number">2</span>)) + <span class="string">&#x27;\n&#x27;</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># J指令,J型指令</span></span><br><span class="line"><span class="comment"># 将立即数转换为26位二进制数</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">p_operation_j</span>(<span class="params">p</span>):</span></span><br><span class="line">    <span class="string">&#x27;operation : OPCODE IMME&#x27;</span></span><br><span class="line">    p[<span class="number">0</span>] = p[<span class="number">1</span>] + <span class="string">&quot;%026d&quot;</span> % int(bin(int(p[<span class="number">2</span>]))[<span class="number">2</span>:])</span><br><span class="line">    p[<span class="number">0</span>] = <span class="string">&quot;%08x&quot;</span>%(int(p[<span class="number">0</span>],base=<span class="number">2</span>)) + <span class="string">&#x27;\n&#x27;</span></span><br><span class="line"></span><br><span class="line"><span class="comment"># 若干条指令合并成一段连续的代码</span></span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">p_program</span>(<span class="params">p</span>):</span></span><br><span class="line">    <span class="string">&#x27;operation : operation operation&#x27;</span></span><br><span class="line">    p[<span class="number">0</span>] = p[<span class="number">1</span>] + p[<span class="number">2</span>]</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">p_error</span>(<span class="params">p</span>):</span></span><br><span class="line">    print(<span class="string">&quot;Syntax error in input!&quot;</span>)</span><br><span class="line"></span><br><span class="line">parser = yacc.yacc()</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">def</span> <span class="title">compile</span>(<span class="params">data</span>):</span></span><br><span class="line">    result = parser.parse(data)</span><br><span class="line">    <span class="keyword">return</span> result</span><br><span class="line"></span><br><span class="line"><span class="keyword">if</span> __name__ == <span class="string">&quot;__main__&quot;</span>:</span><br><span class="line">    <span class="keyword">with</span> open(<span class="string">&quot;./txt/data.txt&quot;</span>,<span class="string">&#x27;r&#x27;</span>) <span class="keyword">as</span> file:</span><br><span class="line">        data = file.read()</span><br><span class="line"></span><br><span class="line">    result = compile(data)</span><br><span class="line"></span><br><span class="line">    <span class="keyword">with</span> open(<span class="string">&quot;./data.out&quot;</span>,<span class="string">&#x27;w&#x27;</span>) <span class="keyword">as</span> file:</span><br><span class="line">        file.write(result)</span><br><span class="line"></span><br><span class="line">    print(result)</span><br></pre></td></tr></table></figure>

<h4 id="2-存储器初始化"><a href="#2-存储器初始化" class="headerlink" title="2. 存储器初始化"></a>2. 存储器初始化</h4><blockquote>
<p>指令存储器和寄存器组可以通过 verilog 自带函数读取.txt 文件初始化。<br>数据存储器在代码中自行初始化。<br>PC 初始化为 0.<br>RF 初始化如下：<br>11111111<br>22222222<br>33333333<br>44444444<br>55555555<br>66666666<br>77777777<br>88888888<br>99999999<br>aaaaaaaa<br>bbbbbbbb<br>cccccccc<br>dddddddd<br>eeeeeeee<br>ffffffff<br>12345678<br>87654321<br>01234567<br>76543210<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000<br>00000000</p>
</blockquote>
<h3 id="四、测试结果"><a href="#四、测试结果" class="headerlink" title="四、测试结果"></a>四、测试结果</h3><h4 id="1-测试指令"><a href="#1-测试指令" class="headerlink" title="1. 测试指令"></a>1. 测试指令</h4><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">ADD $1,$2,$3</span><br><span class="line">J 4</span><br><span class="line">SUB $2,$3,$4</span><br><span class="line">AND $1,$2,$3</span><br><span class="line">SLT $1,$2,$3</span><br><span class="line">LW $1,10($2)</span><br><span class="line">BEQ $1,$2,2</span><br><span class="line">SW $1,10($2)</span><br><span class="line">ADDU $1,$2,$3</span><br><span class="line">HLT</span><br></pre></td></tr></table></figure>

<blockquote>
<p>转换为十六进制机器指令</p>
</blockquote>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">00 43 08 20</span><br><span class="line">08 00 00 04</span><br><span class="line">00 64 10 22</span><br><span class="line">00 43 08 24</span><br><span class="line">00 43 08 2a</span><br><span class="line">8c 41 00 0a</span><br><span class="line">10 22 00 02</span><br><span class="line">ac 41 00 0a</span><br><span class="line">00 43 08 20</span><br><span class="line">fc 00 00 00</span><br></pre></td></tr></table></figure>

<h4 id="2-vivado-模拟"><a href="#2-vivado-模拟" class="headerlink" title="2.vivado 模拟"></a>2.vivado 模拟</h4><img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-53-58.png">

<h4 id="3-测试模块"><a href="#3-测试模块" class="headerlink" title="3. 测试模块"></a>3. 测试模块</h4><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test();</span><br><span class="line">    cpu cpu1();</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$dumpfile</span>(<span class="string">&quot;cpu.vcd&quot;</span>);</span><br><span class="line">        <span class="built_in">$dumpvars</span>(<span class="number">0</span>,cpu1);</span><br><span class="line">        #<span class="number">1000</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span> <span class="comment">// test</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h4 id="4-波形效果"><a href="#4-波形效果" class="headerlink" title="4. 波形效果"></a>4. 波形效果</h4><img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-56-25.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-55-51.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-56-40.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-56-58.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-57-16.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-57-28.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-57-45.png">
<img src="http://blogpics.lenmain.cn/static/images/2019-12-28-20-58-04.png">

<h3 id="五、改进方案"><a href="#五、改进方案" class="headerlink" title="五、改进方案"></a>五、改进方案</h3><p>本次实验中为了解决数据冲突和控制冲突，主要采用了插入气泡的后退法，但是尽管后退法的结构简单，不会引入较为复杂的连线和结构，但浪费了较多的 cpu 周期，削弱了<br>流水线 cpu 相较于其他 cpu 效率更高的优点。为了保证指令执行的效率，可以使用专用的数据通路提前回送数据从而取代气泡的插入。同时，对于控制冒险，可以将 J 指令在 FI<br>周期内完成，BEQ 指令在 FI 和 ID 周期内完成，可以实现 J 指令不插入气泡，BEQ 指令只插入一个气泡，但要实现这一结构，本次实验会对级间寄存器结构有较大的改动，因此没有实现。</p>

    </div>

    
    
    

      <footer class="post-footer">

        


        
    <div class="post-nav">
      <div class="post-nav-item"></div>
      <div class="post-nav-item">
    <a href="/2020/03/02/GO%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" rel="next" title="GO语言学习笔记">
      GO语言学习笔记 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  

  </div>


          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let activeClass = CONFIG.comments.activeClass;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu-%E7%9A%84%E7%AE%80%E6%98%93%E5%AE%9E%E7%8E%B0"><span class="nav-number">1.</span> <span class="nav-text">流水线 cpu 的简易实现</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%80%E3%80%81%E6%95%B4%E4%BD%93%E6%80%9D%E8%B7%AF"><span class="nav-number">1.1.</span> <span class="nav-text">一、整体思路</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#1-%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu"><span class="nav-number">1.1.1.</span> <span class="nav-text">1. 流水线 cpu</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-mips-%E6%8C%87%E4%BB%A4%E9%9B%86"><span class="nav-number">1.1.2.</span> <span class="nav-text">2.mips 指令集</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-%E5%86%B2%E7%AA%81%E7%AE%A1%E7%90%86"><span class="nav-number">1.1.3.</span> <span class="nav-text">3. 冲突管理</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BA%8C%E3%80%81%E7%BB%84%E6%88%90%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.</span> <span class="nav-text">二、组成模块</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#1-%E5%AD%98%E5%82%A8%E5%99%A8"><span class="nav-number">1.2.1.</span> <span class="nav-text">1. 存储器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-%E7%BA%A7%E9%97%B4%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.2.2.</span> <span class="nav-text">2. 级间寄存器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.3.</span> <span class="nav-text">3. 控制模块</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#4-%E8%BF%90%E7%AE%97%E5%99%A8%E5%8F%8A%E8%BF%90%E7%AE%97%E6%8E%A7%E5%88%B6%E5%99%A8"><span class="nav-number">1.2.4.</span> <span class="nav-text">4. 运算器及运算控制器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#5-%E7%A8%8B%E5%BA%8F%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">1.2.5.</span> <span class="nav-text">5. 程序计数器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#6-%E5%86%B2%E7%AA%81%E6%A3%80%E6%B5%8B%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.6.</span> <span class="nav-text">6. 冲突检测模块</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#7-%E5%AF%84%E5%AD%98%E5%99%A8%E7%BB%84%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.7.</span> <span class="nav-text">7. 寄存器组模块</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#8-%E5%85%B6%E4%BB%96%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.8.</span> <span class="nav-text">8. 其他逻辑模块</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#9-cpu-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">1.2.9.</span> <span class="nav-text">9.cpu 顶层模块</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%89%E3%80%81%E6%B5%8B%E8%AF%95%E6%96%B9%E6%B3%95%E5%92%8C%E5%B7%A5%E5%85%B7"><span class="nav-number">1.3.</span> <span class="nav-text">三、测试方法和工具</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#1-%E6%B1%87%E7%BC%96%E5%99%A8"><span class="nav-number">1.3.1.</span> <span class="nav-text">1. 汇编器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-%E5%AD%98%E5%82%A8%E5%99%A8%E5%88%9D%E5%A7%8B%E5%8C%96"><span class="nav-number">1.3.2.</span> <span class="nav-text">2. 存储器初始化</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%9B%9B%E3%80%81%E6%B5%8B%E8%AF%95%E7%BB%93%E6%9E%9C"><span class="nav-number">1.4.</span> <span class="nav-text">四、测试结果</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#1-%E6%B5%8B%E8%AF%95%E6%8C%87%E4%BB%A4"><span class="nav-number">1.4.1.</span> <span class="nav-text">1. 测试指令</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#2-vivado-%E6%A8%A1%E6%8B%9F"><span class="nav-number">1.4.2.</span> <span class="nav-text">2.vivado 模拟</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-%E6%B5%8B%E8%AF%95%E6%A8%A1%E5%9D%97"><span class="nav-number">1.4.3.</span> <span class="nav-text">3. 测试模块</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#4-%E6%B3%A2%E5%BD%A2%E6%95%88%E6%9E%9C"><span class="nav-number">1.4.4.</span> <span class="nav-text">4. 波形效果</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BA%94%E3%80%81%E6%94%B9%E8%BF%9B%E6%96%B9%E6%A1%88"><span class="nav-number">1.5.</span> <span class="nav-text">五、改进方案</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">John Doe</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">3</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">John Doe</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> v5.2.0
  </div>
  <span class="post-meta-divider">|</span>
  <div class="theme-info">Theme – <a href="https://muse.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Muse</a> v7.7.1
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

</body>
</html>
