(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h24):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire signed [(2'h2):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire25;
  wire signed [(4'h8):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(3'h7):(1'h0)] wire4;
  assign y = {wire25, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (($unsigned(((8'ha7) ? (8'h9f) : wire2)) ?
                     $signed($unsigned(wire0)) : $unsigned((~^(8'ha8)))) << (wire0 * wire3));
  assign wire5 = wire4;
  assign wire6 = (((wire1[(1'h1):(1'h0)] ?
                     $signed(wire2) : wire2[(1'h1):(1'h1)]) || wire2[(1'h0):(1'h0)]) <= wire4);
  module7 #() modinst26 (wire25, clk, wire5, wire0, wire6, wire4);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7
#(parameter param24 = ((~((+(8'ha8)) >= (~&(8'haa)))) ? ({{(8'ha0)}} ? (-(~|(8'ha9))) : (~|{(8'ha3)})) : ((^((8'ha3) ~^ (8'ha1))) ? (&((8'h9f) & (8'h9f))) : (&((8'ha7) || (8'ha9))))))
(y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h62):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire11;
  input wire signed [(4'h9):(1'h0)] wire10;
  input wire signed [(4'h8):(1'h0)] wire9;
  input wire signed [(3'h6):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire23;
  wire [(3'h6):(1'h0)] wire22;
  wire [(3'h7):(1'h0)] wire21;
  wire [(4'h9):(1'h0)] wire20;
  wire signed [(3'h6):(1'h0)] wire19;
  wire [(4'hb):(1'h0)] wire18;
  wire [(4'hb):(1'h0)] wire17;
  wire signed [(4'h9):(1'h0)] wire16;
  wire signed [(4'h9):(1'h0)] wire15;
  wire signed [(3'h7):(1'h0)] wire14;
  wire [(4'hb):(1'h0)] wire13;
  wire signed [(3'h6):(1'h0)] wire12;
  assign y = {wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 (1'h0)};
  assign wire12 = (|($signed((&wire10)) ^~ {$unsigned((8'hac))}));
  assign wire13 = wire12;
  assign wire14 = wire9;
  assign wire15 = wire14[(3'h6):(3'h6)];
  assign wire16 = wire11;
  assign wire17 = $unsigned(wire10);
  assign wire18 = $unsigned(wire9[(3'h7):(3'h5)]);
  assign wire19 = wire13;
  assign wire20 = wire8[(3'h6):(1'h0)];
  assign wire21 = wire12;
  assign wire22 = wire14[(1'h0):(1'h0)];
  assign wire23 = (wire17 ?
                      ((-(^wire20)) ?
                          wire9[(4'h8):(2'h2)] : ((~|wire12) ?
                              wire20 : $signed(wire13))) : $unsigned((wire9[(4'h8):(3'h4)] ?
                          $signed(wire15) : ((8'h9e) >> wire18))));
endmodule