<p><u><em><strong>Goals for 8/15/2019</strong></em></u></p><div class="table-wrap"><table class="confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Item</th><th class="confluenceTh">Done?</th><th colspan="1" class="confluenceTh">Tested in Some Form or Fashion</th><th class="confluenceTh">Description</th></tr><tr><td class="confluenceTd">Common Layer Registers</td><td class="confluenceTd"><p><span><br/></span></p><p><span><br/></span></p><p><span><br/></span></p><p><span><br/></span></p><p>8/5 - Done</p></td><td colspan="1" class="confluenceTd"><p><br/></p><p><br/></p><p><br/></p><p><br/></p><p>Yes - Verilator</p></td><td class="confluenceTd"><p>Registers Include:</p><ul><li><s>Errors</s></li><li><s>Rate Limiter</s></li><li><s>Statistics Config</s></li><li><s>Timeout Config</s></li></ul><p>Need to make</p><ul><li><s>Register Definition</s></li><li><s>CPR for CSR -&gt; Made JS Function</s></li><li><s>Integrate CSR Block itself into CTL</s></li><li><s>Connections from CSR Block -&gt;</s><ul><li>Rate Limiter, Connections for Stat, Timeout, and Int will come w/ respective features</li></ul></li></ul></td></tr><tr><td class="confluenceTd">PAM Table</td><td class="confluenceTd"><p><span><br/></span></p><p>8/6 - Done</p></td><td colspan="1" class="confluenceTd"><p><br/></p><p>Yes - Verilator</p></td><td class="confluenceTd"><ul><li>Support for Mode<ul><li>InterfaceGeneric In for Mode</li><li>Mode can also come from user bits</li></ul></li><li>Support for Multicast</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Echo Bits</td><td colspan="1" class="confluenceTd"><p>*P1 Feature, Not used by AXI Native or in Noc to Noc *</p></td><td colspan="1" class="confluenceTd">---------------------------</td><td colspan="1" class="confluenceTd"><ul><li>Add support for looping back echo bits.</li></ul></td></tr><tr><td class="confluenceTd">Narrow Transactions</td><td class="confluenceTd"><span>8/12 - Done</span></td><td colspan="1" class="confluenceTd">Yes - Tachl, Some bypass path testing in regression</td><td class="confluenceTd"><ul><li>Support to pack / unpack narrow transactions seen on the CTL Interface</li></ul></td></tr><tr><td class="confluenceTd">Statistics</td><td class="confluenceTd"><span>8/6 - Done</span></td><td colspan="1" class="confluenceTd">Yes - Tachl Compile</td><td class="confluenceTd"><ul><li>Need statistics interface to indicate when context entries are being entered and exited for a specific target defines by registers</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Power</td><td colspan="1" class="confluenceTd"><span>8/6 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td colspan="1" class="confluenceTd"><ul><li>PMA Control Interface Out. Busy and Interrupt Connections.</li></ul></td></tr><tr><td class="confluenceTd">Errors</td><td class="confluenceTd"><p><span><br/></span></p><p><span>8/6 - Done</span></p></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td class="confluenceTd"><ul><li>Timeout</li><li>D<s>ecode Error vs Default </s> -&gt; Just use default for now</li><li>Top Level Interrupts - Connect InterfaceInt up</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Errors v2</td><td colspan="1" class="confluenceTd"><span>8/8 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td colspan="1" class="confluenceTd"><ul><li>Also Send Response Back</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Errors v3 (Sat)</td><td colspan="1" class="confluenceTd"><p><span><br/></span></p><p><span>8/10 - Done</span></p></td><td colspan="1" class="confluenceTd"><p><span>Yes - Tachl Compile</span></p><p>Regression on some changes needed to the response data path.</p></td><td colspan="1" class="confluenceTd"><ul><li><s>Must also squanch data responses when context entry is not found.</s></li><li>Must also give back read data responces on timeout</li></ul></td></tr><tr><td class="confluenceTd">Reorder Buffer</td><td class="confluenceTd"><span>8/14 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Verilator</span></td><td class="confluenceTd"><ul><li>Support for multi VCs on SMI Interface</li><li>Put actual ordering rule in vs order al'</li></ul></td></tr><tr><td class="confluenceTd">Common Layer Pipe Stages</td><td class="confluenceTd"><span>8/9 - Done </span></td><td colspan="1" class="confluenceTd">Yes - Regression w/ Pipe stage == 1/2</td><td class="confluenceTd"><ul><li>Enable Pipelining of Context - Finish Friday<ul><li>Request -&gt; Simple Pipe at the front at the moment</li><li>Response</li><li>Error -&gt; Needs pipe anyways to be able to send multiple ready data beats out.</li></ul></li><li><s>Enable Pipelining of Address Lookup</s> <span>8/8 - Done</span></li></ul></td></tr><tr><td class="confluenceTd">Buffered Writes</td><td class="confluenceTd"><p>8/7 - Done</p></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td class="confluenceTd"><ul><li>Support Buffered Writes</li><li>+ Drop Unmatched responses (Error Case)</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Bufferd Writes v2</td><td colspan="1" class="confluenceTd"><span>8/8 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td colspan="1" class="confluenceTd"><ul><li>Take out barrier for matched buf writes.</li><li>Match buf writes w/ write data</li></ul></td></tr><tr><td class="confluenceTd">Atomics (Sun)</td><td class="confluenceTd"><span>8/11 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td class="confluenceTd"><ul><li>Atomics</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Atomic v2</td><td colspan="1" class="confluenceTd"><span>8/14 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td colspan="1" class="confluenceTd"><ul><li>Need to wait for both read and write response.</li></ul></td></tr><tr><td class="confluenceTd">Protection</td><td class="confluenceTd"><span>*P1 Feature, Not in Presto 1.0 - No resiliency. End to End through User Bits*</span></td><td colspan="1" class="confluenceTd">-----------------------------</td><td class="confluenceTd"><ul><li>State, Interface, and CSR Protection Integration -&gt; Start with one protection definition + protection scheme</li></ul></td></tr><tr><td class="confluenceTd">Read Interleaving Disabled</td><td class="confluenceTd">8/5 - Done</td><td colspan="1" class="confluenceTd">Yes - Ran split 1x4</td><td class="confluenceTd"><ul><li>Need to be able to support a master who cant accept interleaved reads.</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">CTL ATUs (Sat/Sun)</td><td colspan="1" class="confluenceTd"><p>8/11 - Done</p></td><td colspan="1" class="confluenceTd">Yes - Verilator</td><td colspan="1" class="confluenceTd"><ul><li>For use for UN2N</li><li><s>Initiator (Sat)</s> - Done (8/10) - Verilator Clean</li><li><s>Target (Sun)</s></li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Hierarchical Address Decode <span>(Sat)</span></td><td colspan="1" class="confluenceTd">Not needed for P0. Use CTL ATUs instead.</td><td colspan="1" class="confluenceTd">-----------------------------</td><td colspan="1" class="confluenceTd"><ul><li>Should be a subset of Complete Common Layer</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">ID Compression</td><td colspan="1" class="confluenceTd"><span>8/5 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td colspan="1" class="confluenceTd"><ul><li>Compress ID based on hash parameter</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Multi VC Context</td><td colspan="1" class="confluenceTd"><p><span>Not needed for P0. Keep 1 to 1 Assumption.</span></p><p>Do need to combine multi VC to 1 which is a simple case. <span>8/14 - Done</span></p></td><td colspan="1" class="confluenceTd"><span>Yes - Regression w/ only 1 VC</span></td><td colspan="1" class="confluenceTd"><ul><li>AXI only need 1 VC, Buts responses need to be collected into simple VC</li><li>NoC2Noc Multiple VC?</li><li>Can be done using a sym_common_queuefor the responces?</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">Top Level CTL Integration</td><td colspan="1" class="confluenceTd">8/15 - Done</td><td colspan="1" class="confluenceTd"><span>Yes - Regression </span></td><td colspan="1" class="confluenceTd"><ul><li>Integrate all CTL parameters into all ATUs</li><li>AXI</li><li>APB</li><li>CTL</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">RW Field in PAM Errors</td><td colspan="1" class="confluenceTd"><span>8/15 - Done</span></td><td colspan="1" class="confluenceTd"><span>Yes - Tachl Compile</span></td><td colspan="1" class="confluenceTd"><ul><li>Need to integrate RW error into error path</li><li>Unified error path so Timeout and RW Errors can go through it</li></ul></td></tr></tbody></table></div><p><br/></p><p><u><em><strong>PostÂ 8/15/2019 Tasks</strong></em></u></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Item</th><th class="confluenceTh">Done?</th></tr><tr><td class="confluenceTd">Optimize Enable/Disable Bursts in Splitting Logic</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Look into integrating NCore Power of 3 Striping Block</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">Make a 512 outstanding transaction that passes timing.</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><span>Update CPRs</span></td><td class="confluenceTd"><br/></td></tr></tbody></table></div>