Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:53:19 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div3_timing_summary_routed.rpt -pb operator_float_div3_timing_summary_routed.pb -rpx operator_float_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                  489        0.080        0.000                      0                  489        0.850        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.284        0.000                      0                  489        0.080        0.000                      0                  489        0.850        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 d_chunk_V_1_reg_571_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.467ns (21.402%)  route 1.715ns (78.598%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    ap_clk
    SLICE_X12Y118        FDRE                                         r  d_chunk_V_1_reg_571_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  d_chunk_V_1_reg_571_reg[0]/Q
                         net (fo=1, routed)           0.698     1.678    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/d_chunk_V_1_reg_571_reg[0][0]
    SLICE_X13Y115        LUT5 (Prop_lut5_I1_O)        0.053     1.731 f  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_7/O
                         net (fo=1, routed)           0.306     2.037    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_7_n_0
    SLICE_X13Y115        LUT5 (Prop_lut5_I2_O)        0.053     2.090 r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=3, routed)           0.711     2.801    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/sel[0]
    SLICE_X11Y114        LUT6 (Prop_lut6_I0_O)        0.053     2.854 r  grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.854    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X11Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X11Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_94/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.428ns (19.839%)  route 1.729ns (80.161%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    ap_clk
    SLICE_X13Y113        FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[17]/Q
                         net (fo=7, routed)           0.372     1.313    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][3]
    SLICE_X12Y113        LUT3 (Prop_lut3_I0_O)        0.053     1.366 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm[1]_i_3/O
                         net (fo=8, routed)           0.680     2.046    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/ap_CS_fsm_reg[17]
    SLICE_X13Y117        LUT5 (Prop_lut5_I3_O)        0.053     2.099 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.677     2.776    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/sel[1]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.053     2.829 r  grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.829    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X13Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/ap_clk
    SLICE_X13Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_94/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.440ns (20.548%)  route 1.701ns (79.452%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    ap_clk
    SLICE_X13Y113        FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[17]/Q
                         net (fo=7, routed)           0.372     1.313    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][3]
    SLICE_X12Y113        LUT3 (Prop_lut3_I0_O)        0.053     1.366 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm[1]_i_3/O
                         net (fo=8, routed)           0.680     2.046    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/ap_CS_fsm_reg[17]
    SLICE_X13Y117        LUT5 (Prop_lut5_I3_O)        0.053     2.099 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.649     2.748    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X13Y114        LUT5 (Prop_lut5_I0_O)        0.065     2.813 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.813    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2_n_0
    SLICE_X13Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/ap_clk
    SLICE_X13Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)        0.063     3.166    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.322ns (15.341%)  route 1.777ns (84.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X11Y119        FDRE                                         r  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/Q
                         net (fo=40, routed)          1.777     2.718    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][20]_0[0]
    SLICE_X13Y112        LUT3 (Prop_lut3_I0_O)        0.053     2.771 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][15]_i_1/O
                         net (fo=1, routed)           0.000     2.771    operator_float_dicud_U10/din1_cast_array_reg[0][4]_7
    SLICE_X13Y112        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X13Y112        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y112        FDRE (Setup_fdre_C_D)        0.034     3.137    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][15]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.435ns (20.771%)  route 1.659ns (79.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/Q
                         net (fo=49, routed)          1.659     2.613    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[1]
    SLICE_X17Y113        LUT5 (Prop_lut5_I3_O)        0.153     2.766 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][11]_i_1/O
                         net (fo=1, routed)           0.000     2.766    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][11]_i_1_n_0
    SLICE_X17Y113        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X17Y113        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y113        FDRE (Setup_fdre_C_D)        0.034     3.137    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][11]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.435ns (20.791%)  route 1.657ns (79.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][3]/Q
                         net (fo=49, routed)          1.657     2.611    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][0]_0[1]
    SLICE_X17Y113        LUT3 (Prop_lut3_I0_O)        0.153     2.764 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][1]_i_1/O
                         net (fo=1, routed)           0.000     2.764    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3][1]
    SLICE_X17Y113        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X17Y113        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y113        FDRE (Setup_fdre_C_D)        0.035     3.138    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][1]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.428ns (20.555%)  route 1.654ns (79.445%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    ap_clk
    SLICE_X13Y113        FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[17]/Q
                         net (fo=7, routed)           0.742     1.683    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][3]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.053     1.736 f  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14/O
                         net (fo=1, routed)           0.350     2.087    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I4_O)        0.053     2.140 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.562     2.701    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/d_chunk_V_6_reg_596_reg[3][0]
    SLICE_X13Y114        LUT4 (Prop_lut4_I1_O)        0.053     2.754 r  grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.754    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3_n_0
    SLICE_X13Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/ap_clk
    SLICE_X13Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_94/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.428ns (20.662%)  route 1.643ns (79.338%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    ap_clk
    SLICE_X13Y113        FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[17]/Q
                         net (fo=7, routed)           0.742     1.683    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][3]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.053     1.736 f  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14/O
                         net (fo=1, routed)           0.350     2.087    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I4_O)        0.053     2.140 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.551     2.690    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/d_chunk_V_6_reg_596_reg[3][2]
    SLICE_X13Y115        LUT6 (Prop_lut6_I3_O)        0.053     2.743 r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.743    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_0
    SLICE_X13Y115        FDRE                                         r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X13Y115        FDRE                                         r  grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y115        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_94/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_94/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            call_ret4_i_i_reg_616_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.409ns (21.875%)  route 1.461ns (78.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    grp_lut_div3_chunk_fu_94/ap_clk
    SLICE_X13Y113        FDRE                                         r  grp_lut_div3_chunk_fu_94/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.246     0.918 r  grp_lut_div3_chunk_fu_94/ap_CS_fsm_reg[1]/Q
                         net (fo=33, routed)          0.925     1.843    grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/Q[0]
    SLICE_X9Y116         LUT3 (Prop_lut3_I1_O)        0.163     2.006 r  grp_lut_div3_chunk_fu_94/q1_U/lut_div3_chunk_q1_rom_U/ap_return_0_preg[1]_i_1/O
                         net (fo=5, routed)           0.536     2.542    grp_lut_div3_chunk_fu_94_ap_return_0[1]
    SLICE_X9Y113         FDRE                                         r  call_ret4_i_i_reg_616_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    ap_clk
    SLICE_X9Y113         FDRE                                         r  call_ret4_i_i_reg_616_0_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)       -0.162     2.941    call_ret4_i_i_reg_616_0_reg[1]
  -------------------------------------------------------------------
                         required time                          2.941    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.445ns (21.517%)  route 1.623ns (78.483%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.672     0.672    ap_clk
    SLICE_X13Y113        FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[17]/Q
                         net (fo=7, routed)           0.742     1.683    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[21][3]
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.053     1.736 f  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14/O
                         net (fo=1, routed)           0.350     2.087    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_14_n_0
    SLICE_X10Y114        LUT5 (Prop_lut5_I4_O)        0.053     2.140 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.531     2.670    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_0[0]
    SLICE_X11Y114        LUT3 (Prop_lut3_I0_O)        0.070     2.740 r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.740    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/g0_b0__4_n_0
    SLICE_X11Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=351, unset)          0.638     3.138    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ap_clk
    SLICE_X11Y114        FDRE                                         r  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.063     3.166    grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tmp_12_reg_555_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_560_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    ap_clk
    SLICE_X17Y114        FDRE                                         r  tmp_12_reg_555_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_12_reg_555_reg[0]/Q
                         net (fo=1, routed)           0.054     0.438    tmp_12_reg_555[0]
    SLICE_X16Y114        LUT3 (Prop_lut3_I2_O)        0.028     0.466 r  xf_V_reg_560[0]_i_1/O
                         net (fo=1, routed)           0.000     0.466    xf_V_fu_311_p3[0]
    SLICE_X16Y114        FDRE                                         r  xf_V_reg_560_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X16Y114        FDRE                                         r  xf_V_reg_560_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y114        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_560_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tmp_12_reg_555_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_560_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    ap_clk
    SLICE_X15Y119        FDRE                                         r  tmp_12_reg_555_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_12_reg_555_reg[25]/Q
                         net (fo=1, routed)           0.055     0.439    tmp_12_reg_555[25]
    SLICE_X14Y119        LUT4 (Prop_lut4_I1_O)        0.028     0.467 r  xf_V_reg_560[25]_i_1/O
                         net (fo=1, routed)           0.000     0.467    xf_V_reg_560[25]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  xf_V_reg_560_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X14Y119        FDRE                                         r  xf_V_reg_560_reg[25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_560_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tmp_12_reg_555_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_560_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    ap_clk
    SLICE_X17Y114        FDRE                                         r  tmp_12_reg_555_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_12_reg_555_reg[1]/Q
                         net (fo=1, routed)           0.056     0.440    tmp_12_reg_555[1]
    SLICE_X16Y114        LUT3 (Prop_lut3_I2_O)        0.028     0.468 r  xf_V_reg_560[1]_i_1/O
                         net (fo=1, routed)           0.000     0.468    xf_V_fu_311_p3[1]
    SLICE_X16Y114        FDRE                                         r  xf_V_reg_560_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X16Y114        FDRE                                         r  xf_V_reg_560_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y114        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_560_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_reg_601_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.146ns (69.931%)  route 0.063ns (30.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    ap_clk
    SLICE_X10Y115        FDRE                                         r  ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[8]/Q
                         net (fo=4, routed)           0.063     0.464    ap_CS_fsm_state9
    SLICE_X11Y115        LUT3 (Prop_lut3_I1_O)        0.028     0.492 r  d_chunk_V_reg_601[0]_i_1/O
                         net (fo=1, routed)           0.000     0.492    d_chunk_V_reg_601[0]_i_1_n_0
    SLICE_X11Y115        FDRE                                         r  d_chunk_V_reg_601_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X11Y115        FDRE                                         r  d_chunk_V_reg_601_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.061     0.359    d_chunk_V_reg_601_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.668%)  route 0.064ns (30.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X14Y113        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y113        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]/Q
                         net (fo=2, routed)           0.064     0.465    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][4]
    SLICE_X15Y113        LUT6 (Prop_lut6_I5_O)        0.028     0.493 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.493    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][4]_i_1_n_0
    SLICE_X15Y113        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y113        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y113        FDRE (Hold_fdre_C_D)         0.061     0.359    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.668%)  route 0.064ns (30.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X10Y118        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_float_dicud_U10/dout_array_reg[0][9]/Q
                         net (fo=2, routed)           0.064     0.465    operator_float_dibkb_U9/dout_array_reg[0][9]
    SLICE_X11Y118        LUT3 (Prop_lut3_I1_O)        0.028     0.493 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.493    operator_float_dicud_U10/din1_cast_array_reg[0][4]_1
    SLICE_X11Y118        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X11Y118        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y118        FDRE (Hold_fdre_C_D)         0.061     0.359    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.191%)  route 0.113ns (46.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X13Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][22]/Q
                         net (fo=4, routed)           0.113     0.496    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][22]
    SLICE_X16Y120        LUT3 (Prop_lut3_I1_O)        0.028     0.524 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][22]_i_1/O
                         net (fo=1, routed)           0.000     0.524    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][22]_i_1_n_0
    SLICE_X16Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X16Y120        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y120        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_550_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.549%)  route 0.120ns (48.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y118        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][18]/Q
                         net (fo=4, routed)           0.120     0.504    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][18]
    SLICE_X16Y119        LUT6 (Prop_lut6_I5_O)        0.028     0.532 r  operator_float_dibkb_U9/tmp_2_reg_550[18]_i_1/O
                         net (fo=1, routed)           0.000     0.532    grp_fu_293_p2[18]
    SLICE_X16Y119        FDRE                                         r  tmp_2_reg_550_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X16Y119        FDRE                                         r  tmp_2_reg_550_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_2_reg_550_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tmp_12_reg_555_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_560_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.142%)  route 0.122ns (48.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    ap_clk
    SLICE_X15Y119        FDRE                                         r  tmp_12_reg_555_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_12_reg_555_reg[24]/Q
                         net (fo=1, routed)           0.122     0.506    tmp_12_reg_555[24]
    SLICE_X14Y119        LUT4 (Prop_lut4_I1_O)        0.028     0.534 r  xf_V_reg_560[24]_i_1/O
                         net (fo=1, routed)           0.000     0.534    xf_V_reg_560[24]_i_1_n_0
    SLICE_X14Y119        FDRE                                         r  xf_V_reg_560_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X14Y119        FDRE                                         r  xf_V_reg_560_reg[24]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_560_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tmp_12_reg_555_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_560_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.185%)  route 0.096ns (42.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.283     0.283    ap_clk
    SLICE_X19Y116        FDRE                                         r  tmp_12_reg_555_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_12_reg_555_reg[10]/Q
                         net (fo=1, routed)           0.096     0.479    tmp_12_reg_555[10]
    SLICE_X17Y116        LUT3 (Prop_lut3_I2_O)        0.028     0.507 r  xf_V_reg_560[10]_i_1/O
                         net (fo=1, routed)           0.000     0.507    xf_V_fu_311_p3[10]
    SLICE_X17Y116        FDRE                                         r  xf_V_reg_560_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=351, unset)          0.298     0.298    ap_clk
    SLICE_X17Y116        FDRE                                         r  xf_V_reg_560_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y116        FDRE (Hold_fdre_C_D)         0.060     0.358    xf_V_reg_560_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y118  ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y115  ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y114  ap_CS_fsm_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y114  ap_CS_fsm_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X13Y113  grp_lut_div3_chunk_fu_94/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y114  grp_lut_div3_chunk_fu_94/ap_return_0_preg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X8Y116   grp_lut_div3_chunk_fu_94/ap_return_0_preg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y116  grp_lut_div3_chunk_fu_94/ap_return_0_preg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X11Y114  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X9Y117   new_mant_V_1_reg_475_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y118  ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y115  ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y114  ap_CS_fsm_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y114  ap_CS_fsm_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X13Y113  grp_lut_div3_chunk_fu_94/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y114  grp_lut_div3_chunk_fu_94/ap_return_0_preg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X8Y116   grp_lut_div3_chunk_fu_94/ap_return_0_preg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y116  grp_lut_div3_chunk_fu_94/ap_return_0_preg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X11Y114  grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X9Y117   new_mant_V_1_reg_475_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X8Y116   ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X10Y116  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y118  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y118  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X13Y117  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X10Y115  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X13Y113  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X10Y114  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X13Y113  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X10Y114  ap_CS_fsm_reg[18]/C



