----------------------------------------------------------------------
Report for cell ebr_fifo.verilog

Register bits: 55 of 24288 (0%)
PIC Latch:       0
I/O cells:       22
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2C       23       100.0
                             DP16KD        1       100.0
                            FD1S3AX       13       100.0
                            FD1S3IX       34       100.0
                                GSR        1       100.0
                                 IB       12       100.0
                           IFS1P3DX        8       100.0
                                 OB       10       100.0
                           ORCALUT4       42       100.0
                                PUR        1       100.0
                                VHI        1       100.0
                                VLO        1       100.0
                            
                         TOTAL           147           
