info x 50 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 mux_8to1
term mark 34 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 2 0 164 10 15 0 0 SELinstd_logic_vector
var add 2 31 0 162 11 12 0 0 Ainstd_logic
var add 3 31 0 162 11 15 0 0 Binstd_logic
var add 4 31 0 162 11 18 0 0 Cinstd_logic
var add 5 31 0 162 11 21 0 0 Dinstd_logic
var add 6 31 0 162 11 24 0 0 Einstd_logic
var add 7 31 0 162 11 27 0 0 Finstd_logic
var add 8 31 0 162 11 30 0 0 Ginstd_logic
var add 9 31 0 162 11 33 0 0 Hinstd_logic
var add 10 31 0 162 12 18 0 0 MUX_OUToutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 110 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000
cell fill 1 2 0 0 0 0 0 0 001
cell fill 1 4 0 0 0 0 0 0 010
cell fill 1 8 0 0 0 0 0 0 100
cell fill 1 10 0 0 0 0 0 0 101
cell fill 1 12 0 0 0 0 0 0 110
cell fill 1 14 0 0 0 0 0 0 111
cell fill 2 0 0 0 0 0 0 0 1
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 2 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0
cell fill 4 4 0 0 0 0 0 0 1
cell fill 5 0 0 0 0 0 0 0 0
cell fill 5 6 0 0 0 0 0 0 1
cell fill 6 0 0 0 0 0 0 0 0
cell fill 6 8 0 0 0 0 0 0 1
cell fill 7 0 0 0 0 0 0 0 0
cell fill 7 10 0 0 0 0 0 0 1
cell fill 8 0 0 0 0 0 0 0 0
cell fill 8 12 0 0 0 0 0 0 1
cell fill 9 0 0 0 0 0 0 0 0
cell fill 9 14 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 351441920 29636480 8 0 0 0 0 mux_8to1.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 216 12 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = mux_8to1.vhd
Tue May 11 21:11:41 2004
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
