# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/CLA.v" \
"../../../../Lab3.srcs/sources_1/new/CLA_Block.v" \
"../../../../Lab3.srcs/sources_1/new/CSA_CLA.v" \
"../../../../Lab3.srcs/sources_1/new/PFA.v" \
"../../../../Lab3.srcs/sim_1/new/CLA_CSA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
