// Seed: 1707044459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  assign module_1.id_5 = 0;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri   id_4,
    input  wand  id_5
);
  logic [-1 : 1 'b0] id_7;
  ;
  logic id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7,
      id_8,
      id_7,
      id_9,
      id_9,
      id_8,
      id_7
  );
endmodule
