Protel Design System Design Rule Check
PCB File : D:\GitHub\Power_suply\POWER_SUPPLY_60V_60A\POWER_SUPPLY_60V_60A.PcbDoc
Date     : 18.03.2024
Time     : 18:17:35

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=1mm) (InNet('PE')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.5mm) (InNet('GND')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=10mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (6mm > 2.54mm) Pad CN1-1(416.3mm,72.295mm) on Multi-Layer Actual Hole Size = 6mm
   Violation between Hole Size Constraint: (6mm > 2.54mm) Pad CN1-2(416.3mm,42.45mm) on Multi-Layer Actual Hole Size = 6mm
   Violation between Hole Size Constraint: (3.683mm > 2.54mm) Pad J13-(11.648mm,71.134mm) on Multi-Layer Actual Hole Size = 3.683mm
   Violation between Hole Size Constraint: (3.683mm > 2.54mm) Pad J13-(11.775mm,111.52mm) on Multi-Layer Actual Hole Size = 3.683mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-1(402.582mm,70.907mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-10(336.313mm,40.275mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-2(402.48mm,60.823mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-3(402.302mm,30.318mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-4(402.455mm,20.107mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-5(336.161mm,75.987mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-6(336.288mm,65.675mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-7(336.237mm,30.089mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-8(336.237mm,20.005mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad L1-9(336.288mm,55.591mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_1-1(112.5mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_1-1(37.5mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_1-1(75mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_2-1(312.5mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_2-1(350mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_2-1(387.5mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_3-1(175mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_3-1(212.5mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (4.5mm > 2.54mm) Pad Radiator_3-1(250mm,126.2mm) on Multi-Layer Actual Hole Size = 4.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T1-1(229.285mm,66.856mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T1-2(236.778mm,67.11mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-1(254.091mm,70.839mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-10(320.233mm,50.671mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-2(254.243mm,60.628mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-3(254.066mm,30.123mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-4(253.964mm,20.039mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-5(320.385mm,14.959mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-6(320.258mm,25.271mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-7(320.309mm,60.857mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-8(320.309mm,70.941mm) on Multi-Layer Actual Hole Size = 3.5mm
   Violation between Hole Size Constraint: (3.5mm > 2.54mm) Pad T2-9(320.258mm,35.355mm) on Multi-Layer Actual Hole Size = 3.5mm
Rule Violations :35

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad D12-1(419.069mm,23.119mm) on Top Layer And Via (418.263mm,21.962mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad D6-1(231.475mm,23.575mm) on Bottom Layer And Pad T1-3(231.444mm,25.327mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad D8-1(234.5mm,23.575mm) on Bottom Layer And Pad T1-4(234.492mm,25.327mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Pad D9-1(61.525mm,9.975mm) on Bottom Layer And Pad J2-1(60.36mm,8.25mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.08mm < 0.254mm) Between Pad D9-2(64.675mm,9.975mm) on Bottom Layer And Pad J2-2(65.36mm,8.25mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.08mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Pad R16-2(410.025mm,25.325mm) on Bottom Layer And Via (411.3mm,25.325mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad R24-2(419.025mm,20.975mm) on Bottom Layer And Via (418.263mm,21.962mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad U1-3(104.502mm,19.113mm) on Bottom Layer And Via (104.502mm,17.727mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.254mm) Between Pad U1-7(105.772mm,24.513mm) on Bottom Layer And Via (105.772mm,23.178mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U2-3(414.604mm,20.32mm) on Bottom Layer And Via (414.625mm,18.725mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.157mm]
Rule Violations :10

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (173.85mm,24.725mm) on Top Overlay And Pad L2-1(171.475mm,24.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (24.856mm,84.2mm) on Top Overlay And Pad J13-1(21.427mm,82.31mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (202.872mm,38.476mm) (218.112mm,46.858mm) on Top Overlay And Pad RG1-2(210.492mm,43.302mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (412.925mm,28.275mm) (413.925mm,29.275mm) on Bottom Overlay And Pad C4-1(413.975mm,30.675mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Area Fill (412.925mm,28.275mm) (413.925mm,29.275mm) on Bottom Overlay And Pad D11-1(414.225mm,27.3mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Area Fill (412.925mm,32.075mm) (413.925mm,33.075mm) on Bottom Overlay And Pad C4-1(413.975mm,30.675mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (69.312mm,31.978mm) (71.162mm,35.628mm) on Top Overlay And Pad VD3-1(68.557mm,35.518mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C10-1(256.573mm,103.975mm) on Multi-Layer And Track (257.97mm,96.609mm)(257.97mm,111.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C10-2(231.427mm,103.975mm) on Multi-Layer And Track (230.03mm,96.609mm)(230.03mm,111.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C13-1(256.573mm,87.975mm) on Multi-Layer And Track (257.97mm,80.609mm)(257.97mm,95.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C13-2(231.427mm,87.975mm) on Multi-Layer And Track (230.03mm,80.609mm)(230.03mm,95.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C3-1(419.2mm,27.3mm) on Bottom Layer And Track (416.676mm,26.538mm)(419.724mm,26.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C3-1(419.2mm,27.3mm) on Bottom Layer And Track (416.676mm,28.062mm)(419.724mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad C3-1(419.2mm,27.3mm) on Bottom Layer And Track (419.724mm,26.538mm)(419.724mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad C3-2(417.2mm,27.3mm) on Bottom Layer And Track (416.676mm,26.538mm)(416.676mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C3-2(417.2mm,27.3mm) on Bottom Layer And Track (416.676mm,26.538mm)(419.724mm,26.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C3-2(417.2mm,27.3mm) on Bottom Layer And Track (416.676mm,28.062mm)(419.724mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(413.975mm,30.675mm) on Bottom Layer And Track (413.775mm,28.375mm)(413.775mm,29.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(413.975mm,30.675mm) on Bottom Layer And Track (413.775mm,32.175mm)(413.775mm,32.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(420.875mm,30.675mm) on Bottom Layer And Track (421.075mm,28.375mm)(421.075mm,29.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(420.875mm,30.675mm) on Bottom Layer And Track (421.075mm,32.175mm)(421.075mm,32.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad C7-1(88.075mm,21.8mm) on Bottom Layer And Track (87.551mm,21.038mm)(87.551mm,22.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C7-1(88.075mm,21.8mm) on Bottom Layer And Track (87.551mm,21.038mm)(90.599mm,21.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C7-1(88.075mm,21.8mm) on Bottom Layer And Track (87.551mm,22.562mm)(90.599mm,22.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C7-2(90.075mm,21.8mm) on Bottom Layer And Track (87.551mm,21.038mm)(90.599mm,21.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad C7-2(90.075mm,21.8mm) on Bottom Layer And Track (87.551mm,22.562mm)(90.599mm,22.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad C7-2(90.075mm,21.8mm) on Bottom Layer And Track (90.599mm,21.038mm)(90.599mm,22.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D1-1(20.472mm,120.273mm) on Multi-Layer And Track (17.997mm,123.155mm)(18.997mm,117.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-1(414.225mm,27.3mm) on Multi-Layer And Track (413.775mm,28.375mm)(413.775mm,29.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-1(414.225mm,27.3mm) on Multi-Layer And Track (413.775mm,28.375mm)(421.075mm,28.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D11-1(414.225mm,27.3mm) on Multi-Layer And Track (415.25mm,27.3mm)(415.825mm,27.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad D11-2(421.325mm,27.3mm) on Multi-Layer And Track (413.775mm,28.375mm)(421.075mm,28.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D11-2(421.325mm,27.3mm) on Multi-Layer And Track (419.725mm,27.3mm)(420.3mm,27.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad D11-2(421.325mm,27.3mm) on Multi-Layer And Track (421.075mm,28.375mm)(421.075mm,29.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad D13-1(224.4mm,20.8mm) on Multi-Layer And Text "D15" (223.342mm,18.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad D15-2(224.4mm,15.1mm) on Multi-Layer And Text "D16" (223.418mm,13.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad D16-1(224.455mm,9.425mm) on Multi-Layer And Text "D19" (223.393mm,7.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D2-1(52.96mm,120.273mm) on Multi-Layer And Track (50.485mm,123.155mm)(51.485mm,117.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D22-1(94.3mm,27.475mm) on Multi-Layer And Track (92.7mm,27.475mm)(93.275mm,27.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D22-2(87.2mm,27.475mm) on Multi-Layer And Track (88.225mm,27.475mm)(88.8mm,27.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D3-1(85.79mm,120.273mm) on Multi-Layer And Track (83.315mm,123.155mm)(84.315mm,117.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad D4-1(118.034mm,120.273mm) on Multi-Layer And Track (115.559mm,123.155mm)(116.559mm,117.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DA1-1(296.575mm,3.13mm) on Top Layer And Track (297.6mm,2mm)(297.6mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DA1-2(296.575mm,5.67mm) on Top Layer And Track (297.6mm,2mm)(297.6mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DA1-3(287.425mm,5.67mm) on Top Layer And Track (286.4mm,2mm)(286.4mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DA1-4(287.425mm,3.13mm) on Top Layer And Track (286.4mm,2mm)(286.4mm,6.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-1(60.46mm,99.95mm) on Multi-Layer And Track (58.428mm,102.109mm)(67.572mm,102.109mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J1-1(60.46mm,99.95mm) on Multi-Layer And Track (58.428mm,102.109mm)(67.572mm,102.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J1-1(60.46mm,99.95mm) on Multi-Layer And Track (58.428mm,97.791mm)(58.428mm,102.109mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J1-1(60.46mm,99.95mm) on Multi-Layer And Track (58.428mm,97.791mm)(58.428mm,102.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-1(60.46mm,99.95mm) on Multi-Layer And Track (58.428mm,97.791mm)(67.572mm,97.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J1-1(60.46mm,99.95mm) on Multi-Layer And Track (58.428mm,97.791mm)(67.572mm,97.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-1(65.54mm,99.95mm) on Multi-Layer And Track (58.428mm,102.109mm)(67.572mm,102.109mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J1-1(65.54mm,99.95mm) on Multi-Layer And Track (58.428mm,102.109mm)(67.572mm,102.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J1-1(65.54mm,99.95mm) on Multi-Layer And Track (58.428mm,97.791mm)(67.572mm,97.791mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J1-1(65.54mm,99.95mm) on Multi-Layer And Track (58.428mm,97.791mm)(67.572mm,97.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J1-1(65.54mm,99.95mm) on Multi-Layer And Track (67.572mm,97.791mm)(67.572mm,102.109mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J1-1(65.54mm,99.95mm) on Multi-Layer And Track (67.572mm,97.791mm)(67.572mm,102.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J12-1(60.46mm,81.925mm) on Multi-Layer And Track (58.428mm,79.766mm)(58.428mm,84.084mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J12-1(60.46mm,81.925mm) on Multi-Layer And Track (58.428mm,79.766mm)(58.428mm,84.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J12-1(60.46mm,81.925mm) on Multi-Layer And Track (58.428mm,79.766mm)(67.572mm,79.766mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J12-1(60.46mm,81.925mm) on Multi-Layer And Track (58.428mm,79.766mm)(67.572mm,79.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J12-1(60.46mm,81.925mm) on Multi-Layer And Track (58.428mm,84.084mm)(67.572mm,84.084mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J12-1(60.46mm,81.925mm) on Multi-Layer And Track (58.428mm,84.084mm)(67.572mm,84.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J12-1(65.54mm,81.925mm) on Multi-Layer And Track (58.428mm,79.766mm)(67.572mm,79.766mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J12-1(65.54mm,81.925mm) on Multi-Layer And Track (58.428mm,79.766mm)(67.572mm,79.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J12-1(65.54mm,81.925mm) on Multi-Layer And Track (58.428mm,84.084mm)(67.572mm,84.084mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J12-1(65.54mm,81.925mm) on Multi-Layer And Track (58.428mm,84.084mm)(67.572mm,84.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J12-1(65.54mm,81.925mm) on Multi-Layer And Track (67.572mm,79.766mm)(67.572mm,84.084mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J12-1(65.54mm,81.925mm) on Multi-Layer And Track (67.572mm,79.766mm)(67.572mm,84.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J13-1(21.427mm,82.31mm) on Multi-Layer And Track (23.713mm,65.9mm)(23.713mm,116.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J13-1(21.427mm,82.31mm) on Multi-Layer And Track (23.967mm,65.9mm)(23.967mm,116.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J13-2(21.427mm,91.327mm) on Multi-Layer And Track (23.713mm,65.9mm)(23.713mm,116.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J13-2(21.427mm,91.327mm) on Multi-Layer And Track (23.967mm,65.9mm)(23.967mm,116.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J13-3(21.427mm,100.09mm) on Multi-Layer And Track (23.713mm,65.9mm)(23.713mm,116.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J13-3(21.427mm,100.09mm) on Multi-Layer And Track (23.967mm,65.9mm)(23.967mm,116.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J14-1(40mm,19.366mm) on Multi-Layer And Track (35.174mm,22.668mm)(44.826mm,22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J14-1(40mm,19.366mm) on Multi-Layer And Track (35.174mm,22.668mm)(44.826mm,22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J14-1(40mm,19.366mm) on Multi-Layer And Track (35.174mm,22.668mm)(44.888mm,22.668mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J14-1(40mm,9.46mm) on Multi-Layer And Track (35.174mm,6.412mm)(44.826mm,6.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J16-1(20mm,19.366mm) on Multi-Layer And Track (15.174mm,22.668mm)(24.826mm,22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J16-1(20mm,19.366mm) on Multi-Layer And Track (15.174mm,22.668mm)(24.826mm,22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J16-1(20mm,19.366mm) on Multi-Layer And Track (15.174mm,22.668mm)(24.888mm,22.668mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J16-1(20mm,9.46mm) on Multi-Layer And Track (15.174mm,6.412mm)(24.826mm,6.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J17-1(30mm,19.366mm) on Multi-Layer And Track (25.174mm,22.668mm)(34.826mm,22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J17-1(30mm,19.366mm) on Multi-Layer And Track (25.174mm,22.668mm)(34.826mm,22.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J17-1(30mm,19.366mm) on Multi-Layer And Track (25.174mm,22.668mm)(34.888mm,22.668mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J17-1(30mm,9.46mm) on Multi-Layer And Track (25.174mm,6.412mm)(34.826mm,6.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J18-1(405mm,90mm) on Multi-Layer And Track (401.999mm,84.586mm)(401.999mm,105.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J18-1(405mm,90mm) on Multi-Layer And Track (401.999mm,84.586mm)(401.999mm,105.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J18-1(405mm,90mm) on Multi-Layer And Track (401.999mm,84.586mm)(401.999mm,105.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J18-2(405mm,100mm) on Multi-Layer And Track (401.999mm,84.586mm)(401.999mm,105.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J18-2(405mm,100mm) on Multi-Layer And Track (401.999mm,84.586mm)(401.999mm,105.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad J18-2(405mm,100mm) on Multi-Layer And Track (401.999mm,84.586mm)(401.999mm,105.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J4-1(47.46mm,100mm) on Multi-Layer And Track (45.428mm,102.159mm)(54.572mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J4-1(47.46mm,100mm) on Multi-Layer And Track (45.428mm,102.159mm)(54.572mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J4-1(47.46mm,100mm) on Multi-Layer And Track (45.428mm,97.841mm)(45.428mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J4-1(47.46mm,100mm) on Multi-Layer And Track (45.428mm,97.841mm)(45.428mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J4-1(47.46mm,100mm) on Multi-Layer And Track (45.428mm,97.841mm)(54.572mm,97.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J4-1(47.46mm,100mm) on Multi-Layer And Track (45.428mm,97.841mm)(54.572mm,97.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J4-1(52.54mm,100mm) on Multi-Layer And Track (45.428mm,102.159mm)(54.572mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J4-1(52.54mm,100mm) on Multi-Layer And Track (45.428mm,102.159mm)(54.572mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J4-1(52.54mm,100mm) on Multi-Layer And Track (45.428mm,97.841mm)(54.572mm,97.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J4-1(52.54mm,100mm) on Multi-Layer And Track (45.428mm,97.841mm)(54.572mm,97.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J4-1(52.54mm,100mm) on Multi-Layer And Track (54.572mm,97.841mm)(54.572mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J4-1(52.54mm,100mm) on Multi-Layer And Track (54.572mm,97.841mm)(54.572mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J5-1(47.46mm,82mm) on Multi-Layer And Track (45.428mm,79.841mm)(45.428mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J5-1(47.46mm,82mm) on Multi-Layer And Track (45.428mm,79.841mm)(45.428mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J5-1(47.46mm,82mm) on Multi-Layer And Track (45.428mm,79.841mm)(54.572mm,79.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J5-1(47.46mm,82mm) on Multi-Layer And Track (45.428mm,79.841mm)(54.572mm,79.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J5-1(47.46mm,82mm) on Multi-Layer And Track (45.428mm,84.159mm)(54.572mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J5-1(47.46mm,82mm) on Multi-Layer And Track (45.428mm,84.159mm)(54.572mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J5-1(52.54mm,82mm) on Multi-Layer And Track (45.428mm,79.841mm)(54.572mm,79.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J5-1(52.54mm,82mm) on Multi-Layer And Track (45.428mm,79.841mm)(54.572mm,79.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J5-1(52.54mm,82mm) on Multi-Layer And Track (45.428mm,84.159mm)(54.572mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J5-1(52.54mm,82mm) on Multi-Layer And Track (45.428mm,84.159mm)(54.572mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J5-1(52.54mm,82mm) on Multi-Layer And Track (54.572mm,79.841mm)(54.572mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J5-1(52.54mm,82mm) on Multi-Layer And Track (54.572mm,79.841mm)(54.572mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J6-1(31.46mm,91mm) on Multi-Layer And Track (29.428mm,88.841mm)(29.428mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J6-1(31.46mm,91mm) on Multi-Layer And Track (29.428mm,88.841mm)(29.428mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J6-1(31.46mm,91mm) on Multi-Layer And Track (29.428mm,88.841mm)(38.572mm,88.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J6-1(31.46mm,91mm) on Multi-Layer And Track (29.428mm,88.841mm)(38.572mm,88.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J6-1(31.46mm,91mm) on Multi-Layer And Track (29.428mm,93.159mm)(38.572mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J6-1(31.46mm,91mm) on Multi-Layer And Track (29.428mm,93.159mm)(38.572mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J6-1(36.54mm,91mm) on Multi-Layer And Track (29.428mm,88.841mm)(38.572mm,88.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J6-1(36.54mm,91mm) on Multi-Layer And Track (29.428mm,88.841mm)(38.572mm,88.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J6-1(36.54mm,91mm) on Multi-Layer And Track (29.428mm,93.159mm)(38.572mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J6-1(36.54mm,91mm) on Multi-Layer And Track (29.428mm,93.159mm)(38.572mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J6-1(36.54mm,91mm) on Multi-Layer And Track (38.572mm,88.841mm)(38.572mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J6-1(36.54mm,91mm) on Multi-Layer And Track (38.572mm,88.841mm)(38.572mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J7-1(31.46mm,100mm) on Multi-Layer And Track (29.428mm,102.159mm)(38.572mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J7-1(31.46mm,100mm) on Multi-Layer And Track (29.428mm,102.159mm)(38.572mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J7-1(31.46mm,100mm) on Multi-Layer And Track (29.428mm,97.841mm)(29.428mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J7-1(31.46mm,100mm) on Multi-Layer And Track (29.428mm,97.841mm)(29.428mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J7-1(31.46mm,100mm) on Multi-Layer And Track (29.428mm,97.841mm)(38.572mm,97.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J7-1(31.46mm,100mm) on Multi-Layer And Track (29.428mm,97.841mm)(38.572mm,97.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J7-1(36.54mm,100mm) on Multi-Layer And Track (29.428mm,102.159mm)(38.572mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J7-1(36.54mm,100mm) on Multi-Layer And Track (29.428mm,102.159mm)(38.572mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J7-1(36.54mm,100mm) on Multi-Layer And Track (29.428mm,97.841mm)(38.572mm,97.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J7-1(36.54mm,100mm) on Multi-Layer And Track (29.428mm,97.841mm)(38.572mm,97.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J7-1(36.54mm,100mm) on Multi-Layer And Track (38.572mm,97.841mm)(38.572mm,102.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J7-1(36.54mm,100mm) on Multi-Layer And Track (38.572mm,97.841mm)(38.572mm,102.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J8-1(31.46mm,82mm) on Multi-Layer And Track (29.428mm,79.841mm)(29.428mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J8-1(31.46mm,82mm) on Multi-Layer And Track (29.428mm,79.841mm)(29.428mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J8-1(31.46mm,82mm) on Multi-Layer And Track (29.428mm,79.841mm)(38.572mm,79.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J8-1(31.46mm,82mm) on Multi-Layer And Track (29.428mm,79.841mm)(38.572mm,79.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J8-1(31.46mm,82mm) on Multi-Layer And Track (29.428mm,84.159mm)(38.572mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J8-1(31.46mm,82mm) on Multi-Layer And Track (29.428mm,84.159mm)(38.572mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J8-1(36.54mm,82mm) on Multi-Layer And Track (29.428mm,79.841mm)(38.572mm,79.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J8-1(36.54mm,82mm) on Multi-Layer And Track (29.428mm,79.841mm)(38.572mm,79.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J8-1(36.54mm,82mm) on Multi-Layer And Track (29.428mm,84.159mm)(38.572mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J8-1(36.54mm,82mm) on Multi-Layer And Track (29.428mm,84.159mm)(38.572mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J8-1(36.54mm,82mm) on Multi-Layer And Track (38.572mm,79.841mm)(38.572mm,84.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J8-1(36.54mm,82mm) on Multi-Layer And Track (38.572mm,79.841mm)(38.572mm,84.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J9-1(47.46mm,91mm) on Multi-Layer And Track (45.428mm,88.841mm)(45.428mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J9-1(47.46mm,91mm) on Multi-Layer And Track (45.428mm,88.841mm)(45.428mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J9-1(47.46mm,91mm) on Multi-Layer And Track (45.428mm,88.841mm)(54.572mm,88.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J9-1(47.46mm,91mm) on Multi-Layer And Track (45.428mm,88.841mm)(54.572mm,88.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J9-1(47.46mm,91mm) on Multi-Layer And Track (45.428mm,93.159mm)(54.572mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J9-1(47.46mm,91mm) on Multi-Layer And Track (45.428mm,93.159mm)(54.572mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J9-1(52.54mm,91mm) on Multi-Layer And Track (45.428mm,88.841mm)(54.572mm,88.841mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J9-1(52.54mm,91mm) on Multi-Layer And Track (45.428mm,88.841mm)(54.572mm,88.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad J9-1(52.54mm,91mm) on Multi-Layer And Track (45.428mm,93.159mm)(54.572mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad J9-1(52.54mm,91mm) on Multi-Layer And Track (45.428mm,93.159mm)(54.572mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad J9-1(52.54mm,91mm) on Multi-Layer And Track (54.572mm,88.841mm)(54.572mm,93.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad J9-1(52.54mm,91mm) on Multi-Layer And Track (54.572mm,88.841mm)(54.572mm,93.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-6(148.236mm,55.303mm) on Multi-Layer And Track (145.823mm,33.586mm)(145.823mm,60.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K1-6(148.236mm,55.303mm) on Multi-Layer And Track (145.823mm,33.586mm)(145.823mm,60.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(402.582mm,70.907mm) on Multi-Layer And Track (402.429mm,12.055mm)(402.429mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-10(336.313mm,40.275mm) on Multi-Layer And Track (336.313mm,12.004mm)(336.313mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(402.48mm,60.823mm) on Multi-Layer And Track (402.429mm,12.055mm)(402.429mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-3(402.302mm,30.318mm) on Multi-Layer And Track (402.429mm,12.055mm)(402.429mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-4(402.455mm,20.107mm) on Multi-Layer And Track (402.429mm,12.055mm)(402.429mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (330.598mm,78.921mm)(351.68mm,78.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (336.313mm,12.004mm)(336.313mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (336.313mm,78.933mm)(407.687mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (336.415mm,78.908mm)(336.415mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (336.415mm,78.908mm)(336.643mm,78.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (336.415mm,78.933mm)(336.643mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-5(336.161mm,75.987mm) on Multi-Layer And Track (336.643mm,78.908mm)(336.643mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-6(336.288mm,65.675mm) on Multi-Layer And Track (336.313mm,12.004mm)(336.313mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-7(336.237mm,30.089mm) on Multi-Layer And Track (336.313mm,12.004mm)(336.313mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-8(336.237mm,20.005mm) on Multi-Layer And Track (336.313mm,12.004mm)(336.313mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-9(336.288mm,55.591mm) on Multi-Layer And Track (336.313mm,12.004mm)(336.313mm,78.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R1-1(72.1mm,70.3mm) on Bottom Layer And Track (71.338mm,67.776mm)(71.338mm,70.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R1-1(72.1mm,70.3mm) on Bottom Layer And Track (71.338mm,70.824mm)(72.862mm,70.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R1-1(72.1mm,70.3mm) on Bottom Layer And Track (72.862mm,67.776mm)(72.862mm,70.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R11-1(109mm,19.05mm) on Bottom Layer And Track (108.213mm,18.299mm)(109.737mm,18.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R11-1(109mm,19.05mm) on Bottom Layer And Track (108.238mm,18.526mm)(108.238mm,21.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R11-1(109mm,19.05mm) on Bottom Layer And Track (108.238mm,18.526mm)(109.762mm,18.526mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R11-1(109mm,19.05mm) on Bottom Layer And Track (109.762mm,18.526mm)(109.762mm,21.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R11-2(109mm,21.05mm) on Bottom Layer And Track (108.238mm,18.526mm)(108.238mm,21.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R11-2(109mm,21.05mm) on Bottom Layer And Track (108.238mm,21.574mm)(109.762mm,21.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R11-2(109mm,21.05mm) on Bottom Layer And Track (109.762mm,18.526mm)(109.762mm,21.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R1-2(72.1mm,68.3mm) on Bottom Layer And Track (71.338mm,67.776mm)(71.338mm,70.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R1-2(72.1mm,68.3mm) on Bottom Layer And Track (71.338mm,67.776mm)(72.862mm,67.776mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R1-2(72.1mm,68.3mm) on Bottom Layer And Track (72.862mm,67.776mm)(72.862mm,70.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R12-1(415.875mm,17.275mm) on Bottom Layer And Track (415.351mm,16.513mm)(415.351mm,18.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R12-1(415.875mm,17.275mm) on Bottom Layer And Track (415.351mm,16.513mm)(418.399mm,16.513mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R12-1(415.875mm,17.275mm) on Bottom Layer And Track (415.351mm,18.037mm)(418.399mm,18.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R12-2(417.875mm,17.275mm) on Bottom Layer And Track (415.351mm,16.513mm)(418.399mm,16.513mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R12-2(417.875mm,17.275mm) on Bottom Layer And Track (415.351mm,18.037mm)(418.399mm,18.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R12-2(417.875mm,17.275mm) on Bottom Layer And Track (418.399mm,16.513mm)(418.399mm,18.037mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R13-1(415.875mm,15.325mm) on Bottom Layer And Track (415.351mm,14.563mm)(415.351mm,16.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R13-1(415.875mm,15.325mm) on Bottom Layer And Track (415.351mm,14.563mm)(418.399mm,14.563mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R13-1(415.875mm,15.325mm) on Bottom Layer And Track (415.351mm,16.087mm)(418.399mm,16.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R13-2(417.875mm,15.325mm) on Bottom Layer And Track (415.351mm,14.563mm)(418.399mm,14.563mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R13-2(417.875mm,15.325mm) on Bottom Layer And Track (415.351mm,16.087mm)(418.399mm,16.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R13-2(417.875mm,15.325mm) on Bottom Layer And Track (418.399mm,14.563mm)(418.399mm,16.087mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad R14-1(103.689mm,36.54mm) on Multi-Layer And Track (104.701mm,35.763mm)(104.701mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R14-1(103.689mm,36.54mm) on Multi-Layer And Track (104.701mm,35.763mm)(107.749mm,35.763mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R14-1(103.689mm,36.54mm) on Multi-Layer And Track (104.701mm,37.287mm)(107.749mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R15-1(83.8mm,12.1mm) on Bottom Layer And Track (83.038mm,12.624mm)(84.562mm,12.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R15-1(83.8mm,12.1mm) on Bottom Layer And Track (83.038mm,9.576mm)(83.038mm,12.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R15-1(83.8mm,12.1mm) on Bottom Layer And Track (84.562mm,9.576mm)(84.562mm,12.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R15-2(83.8mm,10.1mm) on Bottom Layer And Track (83.038mm,9.576mm)(83.038mm,12.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R15-2(83.8mm,10.1mm) on Bottom Layer And Track (83.038mm,9.576mm)(84.562mm,9.576mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R15-2(83.8mm,10.1mm) on Bottom Layer And Track (84.562mm,9.576mm)(84.562mm,12.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R16-1(410.025mm,27.325mm) on Bottom Layer And Track (409.263mm,24.801mm)(409.263mm,27.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R16-1(410.025mm,27.325mm) on Bottom Layer And Track (409.263mm,27.849mm)(410.787mm,27.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R16-1(410.025mm,27.325mm) on Bottom Layer And Track (410.787mm,24.801mm)(410.787mm,27.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R16-2(410.025mm,25.325mm) on Bottom Layer And Track (409.263mm,24.801mm)(409.263mm,27.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R16-2(410.025mm,25.325mm) on Bottom Layer And Track (409.263mm,24.801mm)(410.787mm,24.801mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R16-2(410.025mm,25.325mm) on Bottom Layer And Track (410.787mm,24.801mm)(410.787mm,27.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R17-1(420.875mm,20.975mm) on Bottom Layer And Track (420.113mm,18.451mm)(420.113mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R17-1(420.875mm,20.975mm) on Bottom Layer And Track (420.113mm,21.499mm)(421.637mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R17-1(420.875mm,20.975mm) on Bottom Layer And Track (421.637mm,18.451mm)(421.637mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R17-2(420.875mm,18.975mm) on Bottom Layer And Track (420.113mm,18.451mm)(420.113mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R17-2(420.875mm,18.975mm) on Bottom Layer And Track (420.113mm,18.451mm)(421.637mm,18.451mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R17-2(420.875mm,18.975mm) on Bottom Layer And Track (421.637mm,18.451mm)(421.637mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R18-1(105.225mm,36.525mm) on Bottom Layer And Track (104.701mm,35.763mm)(104.701mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R18-1(105.225mm,36.525mm) on Bottom Layer And Track (104.701mm,35.763mm)(107.749mm,35.763mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R18-1(105.225mm,36.525mm) on Bottom Layer And Track (104.701mm,37.287mm)(107.749mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R18-2(107.225mm,36.525mm) on Bottom Layer And Track (104.701mm,35.763mm)(107.749mm,35.763mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R18-2(107.225mm,36.525mm) on Bottom Layer And Track (104.701mm,37.287mm)(107.749mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R18-2(107.225mm,36.525mm) on Bottom Layer And Track (107.749mm,35.763mm)(107.749mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R19-1(108.8mm,36.54mm) on Multi-Layer And Track (107.749mm,35.763mm)(107.749mm,37.287mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R20-1(98.125mm,25.475mm) on Bottom Layer And Track (97.601mm,24.713mm)(100.649mm,24.713mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R20-1(98.125mm,25.475mm) on Bottom Layer And Track (97.601mm,24.713mm)(97.601mm,26.237mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R20-1(98.125mm,25.475mm) on Bottom Layer And Track (97.601mm,26.237mm)(100.649mm,26.237mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R20-2(100.125mm,25.475mm) on Bottom Layer And Track (100.649mm,24.713mm)(100.649mm,26.237mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R20-2(100.125mm,25.475mm) on Bottom Layer And Track (97.601mm,24.713mm)(100.649mm,24.713mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R20-2(100.125mm,25.475mm) on Bottom Layer And Track (97.601mm,26.237mm)(100.649mm,26.237mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R21-1(98.15mm,27.3mm) on Bottom Layer And Track (97.626mm,26.538mm)(100.674mm,26.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R21-1(98.15mm,27.3mm) on Bottom Layer And Track (97.626mm,26.538mm)(97.626mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R21-1(98.15mm,27.3mm) on Bottom Layer And Track (97.626mm,28.062mm)(100.674mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R21-2(100.15mm,27.3mm) on Bottom Layer And Track (100.674mm,26.538mm)(100.674mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R21-2(100.15mm,27.3mm) on Bottom Layer And Track (97.626mm,26.538mm)(100.674mm,26.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R21-2(100.15mm,27.3mm) on Bottom Layer And Track (97.626mm,28.062mm)(100.674mm,28.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R22-1(108.975mm,15.775mm) on Bottom Layer And Track (108.213mm,15.251mm)(108.213mm,18.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R22-1(108.975mm,15.775mm) on Bottom Layer And Track (108.213mm,15.251mm)(109.737mm,15.251mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R22-1(108.975mm,15.775mm) on Bottom Layer And Track (109.737mm,15.251mm)(109.737mm,18.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R22-2(108.975mm,17.775mm) on Bottom Layer And Track (108.213mm,15.251mm)(108.213mm,18.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R22-2(108.975mm,17.775mm) on Bottom Layer And Track (108.213mm,18.299mm)(109.737mm,18.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R22-2(108.975mm,17.775mm) on Bottom Layer And Track (108.238mm,18.526mm)(109.762mm,18.526mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R22-2(108.975mm,17.775mm) on Bottom Layer And Track (109.737mm,15.251mm)(109.737mm,18.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R23-1(101.125mm,23.05mm) on Bottom Layer And Track (100.363mm,20.526mm)(100.363mm,23.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R23-1(101.125mm,23.05mm) on Bottom Layer And Track (100.363mm,23.574mm)(101.887mm,23.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R23-1(101.125mm,23.05mm) on Bottom Layer And Track (101.887mm,20.526mm)(101.887mm,23.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R23-2(101.125mm,21.05mm) on Bottom Layer And Track (100.363mm,20.526mm)(100.363mm,23.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R23-2(101.125mm,21.05mm) on Bottom Layer And Track (100.363mm,20.526mm)(101.887mm,20.526mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R23-2(101.125mm,21.05mm) on Bottom Layer And Track (101.887mm,20.526mm)(101.887mm,23.574mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R24-1(419.025mm,18.975mm) on Bottom Layer And Track (418.263mm,18.451mm)(418.263mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R24-1(419.025mm,18.975mm) on Bottom Layer And Track (418.263mm,18.451mm)(419.787mm,18.451mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R24-1(419.025mm,18.975mm) on Bottom Layer And Track (419.787mm,18.451mm)(419.787mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R24-2(419.025mm,20.975mm) on Bottom Layer And Track (418.263mm,18.451mm)(418.263mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R24-2(419.025mm,20.975mm) on Bottom Layer And Track (418.263mm,21.499mm)(419.787mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R24-2(419.025mm,20.975mm) on Bottom Layer And Track (419.787mm,18.451mm)(419.787mm,21.499mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R25-1(93.775mm,20.075mm) on Bottom Layer And Track (93.013mm,17.551mm)(93.013mm,20.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R25-1(93.775mm,20.075mm) on Bottom Layer And Track (93.013mm,20.599mm)(94.537mm,20.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R25-1(93.775mm,20.075mm) on Bottom Layer And Track (94.537mm,17.551mm)(94.537mm,20.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R25-2(93.775mm,18.075mm) on Bottom Layer And Track (93.013mm,17.551mm)(93.013mm,20.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R25-2(93.775mm,18.075mm) on Bottom Layer And Track (93.013mm,17.551mm)(94.537mm,17.551mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R25-2(93.775mm,18.075mm) on Bottom Layer And Track (94.537mm,17.551mm)(94.537mm,20.599mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R30-1(177.85mm,7.225mm) on Bottom Layer And Track (175.326mm,6.463mm)(178.374mm,6.463mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R30-1(177.85mm,7.225mm) on Bottom Layer And Track (175.326mm,7.987mm)(178.374mm,7.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R30-1(177.85mm,7.225mm) on Bottom Layer And Track (178.374mm,6.463mm)(178.374mm,7.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R30-2(175.85mm,7.225mm) on Bottom Layer And Track (175.326mm,6.463mm)(175.326mm,7.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R30-2(175.85mm,7.225mm) on Bottom Layer And Track (175.326mm,6.463mm)(178.374mm,6.463mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R30-2(175.85mm,7.225mm) on Bottom Layer And Track (175.326mm,7.987mm)(178.374mm,7.987mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R31-1(90.2mm,19.95mm) on Bottom Layer And Track (89.676mm,19.188mm)(89.676mm,20.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R31-1(90.2mm,19.95mm) on Bottom Layer And Track (89.676mm,19.188mm)(92.724mm,19.188mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R31-1(90.2mm,19.95mm) on Bottom Layer And Track (89.676mm,20.712mm)(92.724mm,20.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R31-1(90.2mm,19.95mm) on Bottom Layer And Track (89.701mm,17.488mm)(89.701mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R31-1(90.2mm,19.95mm) on Bottom Layer And Track (89.701mm,19.012mm)(92.749mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R31-2(92.2mm,19.95mm) on Bottom Layer And Track (89.676mm,19.188mm)(92.724mm,19.188mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R31-2(92.2mm,19.95mm) on Bottom Layer And Track (89.676mm,20.712mm)(92.724mm,20.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R31-2(92.2mm,19.95mm) on Bottom Layer And Track (89.701mm,19.012mm)(92.749mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R31-2(92.2mm,19.95mm) on Bottom Layer And Track (92.724mm,19.188mm)(92.724mm,20.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R31-2(92.2mm,19.95mm) on Bottom Layer And Track (92.749mm,17.488mm)(92.749mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad R32-1(90.225mm,18.25mm) on Bottom Layer And Track (89.676mm,19.188mm)(89.676mm,20.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R32-1(90.225mm,18.25mm) on Bottom Layer And Track (89.676mm,19.188mm)(92.724mm,19.188mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R32-1(90.225mm,18.25mm) on Bottom Layer And Track (89.701mm,17.488mm)(89.701mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R32-1(90.225mm,18.25mm) on Bottom Layer And Track (89.701mm,17.488mm)(92.749mm,17.488mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R32-1(90.225mm,18.25mm) on Bottom Layer And Track (89.701mm,19.012mm)(92.749mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R32-2(92.225mm,18.25mm) on Bottom Layer And Track (89.676mm,19.188mm)(92.724mm,19.188mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R32-2(92.225mm,18.25mm) on Bottom Layer And Track (89.701mm,17.488mm)(92.749mm,17.488mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R32-2(92.225mm,18.25mm) on Bottom Layer And Track (89.701mm,19.012mm)(92.749mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R32-2(92.225mm,18.25mm) on Bottom Layer And Track (92.724mm,19.188mm)(92.724mm,20.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R32-2(92.225mm,18.25mm) on Bottom Layer And Track (92.749mm,17.488mm)(92.749mm,19.012mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R33-GND(116.57mm,57.84mm) on Multi-Layer And Track (113.522mm,55.554mm)(119.872mm,55.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R33-GND(131.048mm,72.699mm) on Multi-Layer And Track (113.522mm,70.54mm)(134.35mm,70.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R38-1(90.05mm,23.625mm) on Bottom Layer And Track (87.526mm,22.863mm)(90.574mm,22.863mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R38-1(90.05mm,23.625mm) on Bottom Layer And Track (87.526mm,24.387mm)(90.574mm,24.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R38-1(90.05mm,23.625mm) on Bottom Layer And Track (90.574mm,22.863mm)(90.574mm,24.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R38-2(88.05mm,23.625mm) on Bottom Layer And Track (87.526mm,22.863mm)(87.526mm,24.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R38-2(88.05mm,23.625mm) on Bottom Layer And Track (87.526mm,22.863mm)(90.574mm,22.863mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R38-2(88.05mm,23.625mm) on Bottom Layer And Track (87.526mm,24.387mm)(90.574mm,24.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R40-GND(288.6mm,92.8mm) on Multi-Layer And Track (286.747mm,89.722mm)(286.747mm,110.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R4-1(229.526mm,126mm) on Bottom Layer And Text "R4" (228.681mm,127.685mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R4-2(226.424mm,126mm) on Bottom Layer And Text "R4" (228.681mm,127.685mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R5-1(55.2mm,36.5mm) on Bottom Layer And Track (54.438mm,33.976mm)(54.438mm,37.024mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R5-1(55.2mm,36.5mm) on Bottom Layer And Track (54.438mm,37.024mm)(55.962mm,37.024mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R5-1(55.2mm,36.5mm) on Bottom Layer And Track (55.962mm,33.976mm)(55.962mm,37.024mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R5-2(55.2mm,34.5mm) on Bottom Layer And Track (54.438mm,33.976mm)(54.438mm,37.024mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R5-2(55.2mm,34.5mm) on Bottom Layer And Track (54.438mm,33.976mm)(55.962mm,33.976mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad R5-2(55.2mm,34.5mm) on Bottom Layer And Track (55.962mm,33.976mm)(55.962mm,37.024mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R7-2(258.424mm,126mm) on Bottom Layer And Text "R7" (259.687mm,127.681mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad Radiator_1-1(112.5mm,126.2mm) on Multi-Layer And Track (115.559mm,123.155mm)(116.559mm,117.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad Radiator_1-1(112.5mm,126.2mm) on Multi-Layer And Track (115.559mm,123.155mm)(131.429mm,123.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad Radiator_3-1(175mm,126.2mm) on Multi-Layer And Track (153.812mm,122.024mm)(173.878mm,122.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad Radiator_3-1(175mm,126.2mm) on Multi-Layer And Track (173.878mm,116.944mm)(173.878mm,122.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad Radiator_3-1(250mm,126.2mm) on Multi-Layer And Track (250.967mm,116.944mm)(250.967mm,122.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad Radiator_3-1(250mm,126.2mm) on Multi-Layer And Track (250.967mm,122.024mm)(271.033mm,122.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RG1-1(207.952mm,36.952mm) on Multi-Layer And Track (202.872mm,35.682mm)(218.112mm,35.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RG1-2(210.492mm,36.952mm) on Multi-Layer And Track (202.872mm,35.682mm)(218.112mm,35.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RG1-3(213.032mm,36.952mm) on Multi-Layer And Track (202.872mm,35.682mm)(218.112mm,35.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-1(229.285mm,66.856mm) on Multi-Layer And Track (226.237mm,55.172mm)(226.237mm,70.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-1(229.285mm,66.856mm) on Multi-Layer And Track (226.237mm,70.793mm)(239.826mm,70.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-2(236.778mm,67.11mm) on Multi-Layer And Track (226.237mm,70.793mm)(239.826mm,70.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-2(236.778mm,67.11mm) on Multi-Layer And Track (239.826mm,55.172mm)(239.826mm,70.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-1(254.091mm,70.839mm) on Multi-Layer And Track (254.116mm,12.013mm)(254.116mm,78.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-10(320.233mm,50.671mm) on Multi-Layer And Track (320.233mm,12.013mm)(320.233mm,78.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-2(254.243mm,60.628mm) on Multi-Layer And Track (254.116mm,12.013mm)(254.116mm,78.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-3(254.066mm,30.123mm) on Multi-Layer And Track (254.116mm,12.013mm)(254.116mm,78.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-4(253.964mm,20.039mm) on Multi-Layer And Track (254.116mm,12.013mm)(254.116mm,78.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (248.859mm,12.013mm)(320.233mm,12.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (304.866mm,12.025mm)(325.948mm,12.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (319.902mm,12.013mm)(319.902mm,12.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (319.902mm,12.013mm)(320.131mm,12.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (319.902mm,12.038mm)(320.131mm,12.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (320.131mm,12.013mm)(320.131mm,12.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-5(320.385mm,14.959mm) on Multi-Layer And Track (320.233mm,12.013mm)(320.233mm,78.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-6(320.258mm,25.271mm) on Multi-Layer And Track (320.233mm,12.013mm)(320.233mm,78.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-7(320.309mm,60.857mm) on Multi-Layer And Track (320.233mm,12.013mm)(320.233mm,78.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-8(320.309mm,70.941mm) on Multi-Layer And Track (320.233mm,12.013mm)(320.233mm,78.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T2-9(320.258mm,35.355mm) on Multi-Layer And Track (320.233mm,12.013mm)(320.233mm,78.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad TP1-1(71.225mm,56.918mm) on Multi-Layer And Text "TP1" (72.624mm,56.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad TP15-1(93.175mm,36.55mm) on Multi-Layer And Text "TP15" (91.324mm,38.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad TP20-1(96.225mm,12.85mm) on Multi-Layer And Text "TP20" (97.72mm,11.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad TP20-1(96.225mm,12.85mm) on Multi-Layer And Track (92.231mm,11.475mm)(107.811mm,11.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad TP21-1(98.725mm,15.1mm) on Multi-Layer And Text "TP21" (100.132mm,14.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad TP32-1(113.53mm,17.318mm) on Multi-Layer And Text "TP32" (114.669mm,17.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad TP34-1(71.825mm,38.7mm) on Multi-Layer And Text "TP34" (67.046mm,39.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad TP36-1(105.825mm,15.925mm) on Multi-Layer And Text "TP36" (106.989mm,16.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad TP4-1(71.58mm,46.834mm) on Multi-Layer And Text "TP4" (73.016mm,45.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad VD1-1(328.334mm,119.333mm) on Multi-Layer And Track (289mm,117mm)(411.1mm,117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD1-1(328.334mm,119.333mm) on Multi-Layer And Track (325.794mm,116.92mm)(341.669mm,116.92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD1-1(328.334mm,119.333mm) on Multi-Layer And Track (325.794mm,116.92mm)(341.669mm,116.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad VD1-2(339.129mm,119.333mm) on Multi-Layer And Track (289mm,117mm)(411.1mm,117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD1-2(339.129mm,119.333mm) on Multi-Layer And Track (325.794mm,116.92mm)(341.669mm,116.92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD1-2(339.129mm,119.333mm) on Multi-Layer And Track (325.794mm,116.92mm)(341.669mm,116.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad VD2-1(360.834mm,119.325mm) on Multi-Layer And Track (289mm,117mm)(411.1mm,117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD2-1(360.834mm,119.325mm) on Multi-Layer And Track (358.294mm,116.912mm)(374.169mm,116.912mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD2-1(360.834mm,119.325mm) on Multi-Layer And Track (358.294mm,116.912mm)(374.169mm,116.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad VD2-2(371.629mm,119.325mm) on Multi-Layer And Track (289mm,117mm)(411.1mm,117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD2-2(371.629mm,119.325mm) on Multi-Layer And Track (358.294mm,116.912mm)(374.169mm,116.912mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad VD2-2(371.629mm,119.325mm) on Multi-Layer And Track (358.294mm,116.912mm)(374.169mm,116.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad VD3-1(68.557mm,35.518mm) on Multi-Layer And Track (66.401mm,35.058mm)(68.999mm,37.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad VD3-1(68.557mm,35.518mm) on Multi-Layer And Track (66.401mm,35.058mm)(76.548mm,24.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad VD3-1(68.557mm,35.518mm) on Multi-Layer And Track (68.999mm,37.657mm)(79.146mm,27.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad VD3-2(77.043mm,27.032mm) on Multi-Layer And Track (66.401mm,35.058mm)(76.548mm,24.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad VD3-2(77.043mm,27.032mm) on Multi-Layer And Track (68.999mm,37.657mm)(79.146mm,27.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad VD3-2(77.043mm,27.032mm) on Multi-Layer And Track (76.548mm,24.911mm)(79.146mm,27.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :374

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (181.425mm,8.025mm) on Top Overlay And Text "TP40" (185.284mm,7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (372.8mm,95mm) on Top Overlay And Text "C2" (368.274mm,103.348mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (391.15mm,95mm) on Top Overlay And Text "C14" (385.288mm,103.018mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Area Fill (62.465mm,9.15mm) (62.973mm,10.737mm) on Bottom Overlay And Text "D9" (63.577mm,11.075mm) on Bottom Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Area Fill (97.114mm,21.338mm) (97.622mm,22.925mm) on Bottom Overlay And Text "D14" (95.325mm,20.625mm) on Bottom Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C15" (177.241mm,13.233mm) on Top Overlay And Track (175.675mm,13.55mm)(185.175mm,13.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.211mm < 0.254mm) Between Text "C3" (419.366mm,25.3mm) on Bottom Overlay And Track (416.676mm,26.538mm)(419.724mm,26.538mm) on Bottom Overlay Silk Text to Silk Clearance [0.211mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D1" (31.541mm,116.395mm) on Top Overlay And Track (14mm,117mm)(136.1mm,117mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "D1" (31.541mm,116.395mm) on Top Overlay And Track (18.997mm,117.845mm)(32.867mm,117.845mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "D1" (31.541mm,116.395mm) on Top Overlay And Track (32.867mm,117.845mm)(33.867mm,123.155mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "D14" (95.325mm,20.625mm) on Bottom Overlay And Track (96.625mm,21.115mm)(96.625mm,22.385mm) on Bottom Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "D18" (95.096mm,16.55mm) on Top Overlay And Track (93.671mm,17.573mm)(93.671mm,17.823mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D2" (63.734mm,116.318mm) on Top Overlay And Track (14mm,117mm)(136.1mm,117mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D3" (96.601mm,116.369mm) on Top Overlay And Track (14mm,117mm)(136.1mm,117mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "D3" (96.601mm,116.369mm) on Top Overlay And Track (84.315mm,117.845mm)(98.185mm,117.845mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "D3" (96.601mm,116.369mm) on Top Overlay And Track (98.185mm,117.845mm)(99.185mm,123.155mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (128.961mm,116.242mm) on Top Overlay And Track (14mm,117mm)(136.1mm,117mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.075mm < 0.254mm) Between Text "D9" (63.577mm,11.075mm) on Bottom Overlay And Track (62.465mm,10.75mm)(63.735mm,10.75mm) on Bottom Overlay Silk Text to Silk Clearance [0.075mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "D9" (63.577mm,11.075mm) on Bottom Overlay And Track (62.465mm,9.2mm)(62.465mm,10.75mm) on Bottom Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "J2" (68.239mm,4.389mm) on Top Overlay And Track (57.86mm,4.25mm)(67.86mm,4.25mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "J2" (68.239mm,4.389mm) on Top Overlay And Track (67.86mm,4.25mm)(67.86mm,11.75mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "J3" (117.594mm,4.541mm) on Top Overlay And Track (119.625mm,4.25mm)(119.625mm,11.75mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "J5" (44.014mm,80.913mm) on Bottom Overlay And Track (45.428mm,79.841mm)(45.428mm,84.159mm) on Bottom Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "J6" (39.19mm,90.421mm) on Bottom Overlay And Track (38.572mm,88.841mm)(38.572mm,93.159mm) on Bottom Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "J8" (39.012mm,81.472mm) on Bottom Overlay And Track (38.572mm,79.841mm)(38.572mm,84.159mm) on Bottom Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "J9" (43.836mm,90.065mm) on Bottom Overlay And Track (45.428mm,88.841mm)(45.428mm,93.159mm) on Bottom Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "K1" (145.44mm,61.772mm) on Top Overlay And Track (97.266mm,62.666mm)(150.352mm,62.666mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R13" (420.875mm,14.95mm) on Bottom Overlay And Track (418.399mm,14.563mm)(418.399mm,16.087mm) on Bottom Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "R15" (85.976mm,12.299mm) on Bottom Overlay And Track (83.038mm,9.576mm)(84.562mm,9.576mm) on Bottom Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "R15" (85.976mm,12.299mm) on Bottom Overlay And Track (84.562mm,9.576mm)(84.562mm,12.624mm) on Bottom Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R16" (408.8mm,27.3mm) on Bottom Overlay And Track (409.263mm,24.801mm)(409.263mm,27.849mm) on Bottom Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "R18" (107.475mm,37.727mm) on Bottom Overlay And Track (104.701mm,37.287mm)(107.749mm,37.287mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R20" (97.133mm,24.9mm) on Bottom Overlay And Track (97.601mm,24.713mm)(97.601mm,26.237mm) on Bottom Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "R21" (100.215mm,28.35mm) on Bottom Overlay And Track (97.626mm,26.538mm)(97.626mm,28.062mm) on Bottom Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Text "R21" (100.215mm,28.35mm) on Bottom Overlay And Track (97.626mm,28.062mm)(100.674mm,28.062mm) on Bottom Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "R23" (99mm,20.717mm) on Bottom Overlay And Track (100.363mm,20.526mm)(100.363mm,23.574mm) on Bottom Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "R23" (99mm,20.717mm) on Bottom Overlay And Track (100.363mm,20.526mm)(101.887mm,20.526mm) on Bottom Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "R4" (228.681mm,127.685mm) on Bottom Overlay And Track (227.502mm,127.25mm)(228.448mm,127.25mm) on Bottom Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R7" (259.687mm,127.681mm) on Bottom Overlay And Track (259.502mm,127.25mm)(260.448mm,127.25mm) on Bottom Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "TP18" (258.001mm,90.225mm) on Top Overlay And Track (257.97mm,80.609mm)(257.97mm,95.468mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "TP20" (97.72mm,11.969mm) on Top Overlay And Track (92.231mm,11.475mm)(107.811mm,11.475mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
Rule Violations :41

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=100mm) (Prefered=100mm) (All)
Rule Violations :0


Violations Detected : 460
Waived Violations : 0
Time Elapsed        : 00:00:01