# Copyright 2024 NXP
# SPDX-License-Identifier: Apache-2.0

config SOC_MIMX8QX6_ADSP
	select XTENSA
	select XTENSA_HAL if ("$(ZEPHYR_TOOLCHAIN_VARIANT)" != "xcc" && "$(ZEPHYR_TOOLCHAIN_VARIANT)" != "xt-clang")
	select XTENSA_RESET_VECTOR
	select XTENSA_USE_CORE_CRT1
	select ATOMIC_OPERATIONS_BUILTIN
	select GEN_ISR_TABLES
	select XTENSA_SMALL_VECTOR_TABLE_ENTRY
	select HAS_MCUX
	select CPU_HAS_DCACHE

config SOC_MIMX8QX6_A35
	select ARM64
	select CPU_CORTEX_A35
	select ARM_ARCH_TIMER if SYS_CLOCK_EXISTS && GIC
	select HAS_MCUX if CLOCK_CONTROL
	select HAS_MCUX_IOMUXC if PINCTRL

config SOC_MIMX8QX6_M4
	select ARM
	select CPU_CORTEX_M4
	select SOC_FAMILY_IMX
	select CPU_CORTEX_M_HAS_SYSTICK
	select CPU_CORTEX_M_HAS_VTOR
	select CPU_HAS_FPU
	select CPU_HAS_ARM_MPU
	select ARM_CUSTOM_INTERRUPT_CONTROLLER
	select HAS_MCUX

config MCUX_CORE_SUFFIX
	default "_dsp" if SOC_MIMX8QX6_ADSP
	default "_ca35" if SOC_MIMX8QX6_A35
