#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 16 14:56:00 2023
# Process ID: 18392
# Current directory: E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23428 E:\Fotos lab digitales\GVI10_sesion8\actividad2\project_1\project_1.xpr
# Log file: E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/vivado.log
# Journal file: E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1\vivado.jou
# Running On: Chano_ELO, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 7907 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1114.801 ; gain = 281.445
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: S8_actividad2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.672 ; gain = 422.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'S8_actividad2' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S8_actividad2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'PB_Debouncer' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv:3]
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'PB_Debouncer' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ReversePolishFSM' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ReversePolishFSM' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv:3]
INFO: [Synth 8-6157] synthesizing module 'S6_Actividad1' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_param' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized0' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized0' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad3' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv:23]
	Parameter M bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad3' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'reg_param__parameterized1' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_param__parameterized1' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S6_Actividad1' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Display' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/unsigned_to_bcd.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/unsigned_to_bcd.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Mux' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux.sv:3]
INFO: [Synth 8-6157] synthesizing module 'S4_actividad1' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter_Nbits' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_Nbits' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_temporal_multi_bits' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux_temporal_multi_bits' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Dec_8' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Dec_8.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Dec_8' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Dec_8.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-226] default block is never used [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S4_actividad1' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'S8_actividad2' (0#1) [E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S8_actividad2.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.641 ; gain = 496.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.641 ; gain = 496.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.641 ; gain = 496.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1973.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2107.738 ; gain = 630.613
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2107.738 ; gain = 975.496
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S8_actividad2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/unsigned_to_bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_to_bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sim_1/new/test2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.unsigned_to_bcd
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad2
Compiling module xil_defaultlib.test2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test2_behav -key {Behavioral:sim_1:Functional:test2} -tclbatch {test2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2151.668 ; gain = 35.641
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Dec_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/Mux_temporal_multi_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_temporal_multi_bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/PB_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PB_Debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/ReversePolishFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReversePolishFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S4_actividad3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S4_actividad3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S6_Actividad1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S6_Actividad1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/S8_actividad2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S8_actividad2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/counter_Nbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_Nbits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/reg_param.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_param
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sources_1/new/unsigned_to_bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_to_bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.srcs/sim_1/new/test2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Fotos lab digitales/GVI10_sesion8/actividad2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test2_behav xil_defaultlib.test2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_default
Compiling module xil_defaultlib.ReversePolishFSM
Compiling module xil_defaultlib.reg_param(N=16)
Compiling module xil_defaultlib.reg_param(N=2)
Compiling module xil_defaultlib.S4_actividad3(M=16)
Compiling module xil_defaultlib.reg_param(N=5)
Compiling module xil_defaultlib.S6_Actividad1
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.unsigned_to_bcd
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.counter_Nbits
Compiling module xil_defaultlib.Mux_temporal_multi_bits
Compiling module xil_defaultlib.Dec_8
Compiling module xil_defaultlib.BCD_to_sevenSeg
Compiling module xil_defaultlib.S4_actividad1
Compiling module xil_defaultlib.S8_actividad2
Compiling module xil_defaultlib.test2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 15:07:46 2023...
