<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>MCC150/TransceiverBPSK/InterpolatingFIR</NAME>
<BUILD_YEAR>2018</BUILD_YEAR>
<LATENCY block='lastTStep'>9</LATENCY>
<DOCPATH>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'MCC150_TransceiverBPSK_InterpolatingFIR' of the FIRI block
</DESCRIPTION>
<HELP>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/FIRI_help.html</HELP>
<BLOCKTYPE>FIRI</BLOCKTYPE>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Wed May 26 22:36:05 2021
</TEXT>
</INFO>
<INFO>
 <TEXT>Name: MCC150/TransceiverBPSK/InterpolatingFIR</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical input buses: 1</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical output buses: 1</TEXT>
</INFO>
<INFO>
 <TEXT>Calculated Bitwidth of output stage: 27</TEXT>
</INFO>
<INFO>
 <TEXT>Number of different phases: 1</TEXT>
</INFO>
<INFO>
 <TEXT>Implementation Folding : 1 </TEXT>
</INFO>
<INFO>
 <TEXT>Filter Utilization : 8/8 (100.00%) </TEXT>
</INFO>
<INFO>
 <TEXT>Tap Utilization : 43/48 (89.58%) </TEXT>
</INFO>
<PARAMETER>
 <NAME>System Clock </NAME>
 <VALUE>  40.00MHz </VALUE>
 <DESCRIPTION> The frequency of the clock when running in hardware</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Clock Margin </NAME>
 <VALUE>   0.00MHz </VALUE>
 <DESCRIPTION> Additional Clock Margin</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Input Rate </NAME>
 <VALUE>   5.00MHz </VALUE>
 <DESCRIPTION> The sample rate of each channel</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Filter Length </NAME>
 <VALUE> 49 </VALUE>
 <DESCRIPTION> Number of coefficients</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Interpolation </NAME>
 <VALUE> 8 </VALUE>
 <DESCRIPTION> Interpolation Rate</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Channel Count </NAME>
 <VALUE> 1 </VALUE>
 <DESCRIPTION> Number of channels</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Symmetry </NAME>
 <VALUE> YES </VALUE>
 <DESCRIPTION> Symmetry is used to reduce the hardware resources</DESCRIPTION>
</PARAMETER>
<PORTS>
<PORT>
 <NAME>xIn_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_0</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_0</NAME>
 <WIDTH>27</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<format name="Input" length="8" width="2">
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="0"/>
	</wire>
</format>
<format name="Output" length="1" width="2">
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="0"/>
	</wire>
</format>
<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks./cic.svg</PATH>
 </WAVEFORM>
</TIMING>

</MODEL>
