# NewICD3 - Universal IC Simulator

## é¡¹ç›®æ¦‚è¿° (Project Overview)

NewICD3 æ˜¯ä¸€ä¸ªé‡‡ç”¨**åˆ†å±‚è§£è€¦**è®¾è®¡çš„é€šç”¨ICæ¨¡æ‹Ÿå™¨ï¼Œå®ç°äº†é©±åŠ¨é€æ˜æ€§å’Œæ’ä»¶åŒ–ç¡¬ä»¶ä»¿çœŸã€‚é€šè¿‡å†…å­˜ä¿æŠ¤æœºåˆ¶å’Œä¿¡å·å¤„ç†æŠ€æœ¯ï¼Œé©±åŠ¨ç¨‹åºå¯ä»¥åƒè®¿é—®çœŸå®ç¡¬ä»¶ä¸€æ ·å·¥ä½œï¼Œæ— éœ€ä»»ä½•ä¿®æ”¹ã€‚

NewICD3 is a universal IC simulator with **layered decoupled** architecture, implementing driver transparency and pluggable hardware simulation. Through memory protection mechanisms and signal processing technology, drivers can work like accessing real hardware without any modifications.

## æ¶æ„è®¾è®¡ (Architecture Design)

### åˆ†å±‚æ¶æ„ (Layered Architecture)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    åº”ç”¨å±‚ (Application Layer)           â”‚
â”‚              ç³»ç»Ÿåˆå§‹åŒ– + æµ‹è¯•ç”¨ä¾‹æ‰§è¡Œ                   â”‚
â”‚                main.c - System init + Test execution    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   é©±åŠ¨å±‚ (Driver Layer)                 â”‚
â”‚      ç¬¦åˆCMSIS ç¼–ç é£æ ¼çš„Driver +  register å®šä¹‰        â”‚
â”‚    CMSIS-compliant drivers + register definitions       â”‚
â”‚           (é€æ˜çš„å¯„å­˜å™¨è®¿é—® + ä¸­æ–­å¤„ç†)                  â”‚
â”‚         (Transparent register access + IRQ handling)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              æ¥å£å±‚ (Interface Layer)                   â”‚
â”‚     å†…å­˜ä¿æŠ¤ + ä¿¡å·å¤„ç† + å¯„å­˜å™¨æ˜ å°„ + ä¸­æ–­ç®¡ç†          â”‚
â”‚   Memory protection + Signal handling + Register        â”‚
â”‚              mapping + Interrupt management             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚               è®¾å¤‡æ¨¡æ‹Ÿå™¨å±‚ (Device Model Layer)          â”‚
â”‚           ä½¿ç”¨python + ç¡¬ä»¶è¡Œä¸ºæ¨¡æ‹Ÿ                     â”‚
â”‚          Python-based + Hardware behavior simulation    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### æ ¸å¿ƒç»„ä»¶ (Core Components)

#### 1. æ¥å£å±‚ (Interface Layer)
- **å¯¹æ¥Cè¯­è¨€é©±åŠ¨**: é©±åŠ¨è°ƒç”¨è¯»å†™æ“ä½œæ¥å£ï¼Œè½¬æ¥åˆ°æ¨¡å‹å±‚çš„å¯„å­˜å™¨å’Œmemoryè¯»å†™æ“ä½œ
- **å¯¹æ¥Pythonæ¨¡å‹å±‚**: å½“æ¨¡å‹æœ‰å¼‚å¸¸æˆ–ä¸­æ–­å‘ç”Ÿï¼Œè°ƒç”¨ä¸­æ–­æ¥å£åé¦ˆåˆ°é©±åŠ¨
- **é€šä¿¡åè®®**: ä½¿ç”¨socketé€šä¿¡ï¼Œåè®®åŒ…å«å‘èµ·æ–¹è®¾å¤‡IDã€æ“ä½œå‘½ä»¤ã€åœ°å€ã€é•¿åº¦ã€æ•°æ®ã€æ‰§è¡Œç»“æœ
- **å†…å­˜ä¿æŠ¤**: é€šè¿‡é¢„è®¾ç½®è®¾å¤‡å¯„å­˜å™¨å’Œmemoryçš„è®¿é—®å±æ€§(mmap + PROT_NONE)ï¼Œå½“å‘ç”Ÿè¯»å†™æ—¶è¿›å…¥handlerå¤„ç†
- **ğŸ“¢ NEW: memsetæ”¯æŒ**: segv_handlerç°åœ¨æ”¯æŒREP STOS* æŒ‡ä»¤æ—ï¼Œå®Œæ•´æ”¯æŒmemsetæ‰¹é‡å†…å­˜æ“ä½œ

#### 2. é€šä¿¡åè®® (Communication Protocol)
```c
typedef struct {
    uint32_t device_id;     // è®¾å¤‡ID
    protocol_command_t command;  // æ“ä½œå‘½ä»¤ (è¯»/å†™/ä¸­æ–­)
    uint32_t address;       // åœ°å€
    uint32_t length;        // é•¿åº¦
    protocol_result_t result;    // æ‰§è¡Œç»“æœ
    uint8_t data[256];      // æ•°æ®è´Ÿè½½
} protocol_message_t;
```

### è®¾è®¡åŸåˆ™ (Design Principles)

1. **è§£è€¦ (Decoupling)**
   - æ”¯æŒå¤šç§é©±åŠ¨é£æ ¼ (CMSIS, MCAL)
   - ä¸ä¾èµ–ç‰¹å®šè®¾å¤‡æ¨¡å‹

2. **å‘åæ‰©å±• (Backward Compatibility)**
   - æ”¯æŒå¤šä¸ªé©±åŠ¨
   - æ”¯æŒå¤šä¸ªè®¾å¤‡

## æ„å»ºå’Œæµ‹è¯• (Build and Test)

### æ„å»ºç³»ç»Ÿ (Build System)
```bash
# æ„å»ºæ‰€æœ‰ç›®æ ‡
make all

# è¿è¡Œå•å…ƒæµ‹è¯•
make test

# è¿è¡Œé›†æˆæµ‹è¯•
make integration-test

# æ¸…ç†æ„å»ºäº§ç‰©
make clean

# æ˜¾ç¤ºå¸®åŠ©
make help
```

### ç›®å½•ç»“æ„ (Directory Structure)
```
NewICD3/
â”œâ”€â”€ include/                # å¤´æ–‡ä»¶
â”‚   â”œâ”€â”€ interface_layer.h   # æ¥å£å±‚API
â”‚   â””â”€â”€ device_driver.h     # é©±åŠ¨å±‚API
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ interface_layer/    # æ¥å£å±‚å®ç°
â”‚   â”œâ”€â”€ driver_layer/       # é©±åŠ¨å±‚å®ç°
â”‚   â”œâ”€â”€ app_layer/          # åº”ç”¨å±‚å®ç°
â”‚   â””â”€â”€ device_models/      # Pythonè®¾å¤‡æ¨¡å‹
â”œâ”€â”€ tests/                  # æµ‹è¯•ä»£ç 
â”œâ”€â”€ build/                  # æ„å»ºäº§ç‰©
â”œâ”€â”€ bin/                    # å¯æ‰§è¡Œæ–‡ä»¶
â””â”€â”€ Makefile               # æ„å»ºé…ç½®
```

## ä½¿ç”¨ç¤ºä¾‹ (Usage Examples)

### 1. åŸºæœ¬ä½¿ç”¨
```c
#include "interface_layer.h"
#include "device_driver.h"

int main() {
    // åˆå§‹åŒ–æ¥å£å±‚
    interface_layer_init();
    
    // åˆå§‹åŒ–è®¾å¤‡é©±åŠ¨
    device_init();
    
    // ä½¿ç”¨è®¾å¤‡
    device_enable();
    device_write_data(0x12345678);
    
    uint32_t data;
    device_read_data(&data);
    
    // æ¸…ç†
    device_deinit();
    interface_layer_deinit();
    
    return 0;
}
```

### 2. å¯„å­˜å™¨è®¿é—®
```c
// ç›´æ¥å¯„å­˜å™¨è®¿é—®
DEVICE->CTRL |= DEVICE_CTRL_ENABLE_Msk;
uint32_t status = DEVICE->STATUS;

// é€šè¿‡æ¥å£å±‚è®¿é—®
write_register(0x40000000, 0x1, 4);
uint32_t value = read_register(0x40000000, 4);
```

### 3. ä¸­æ–­å¤„ç†
```c
void my_interrupt_handler(uint32_t device_id, uint32_t interrupt_id) {
    printf("Interrupt received from device %d: %d\n", device_id, interrupt_id);
}

// æ³¨å†Œä¸­æ–­å¤„ç†å™¨
register_interrupt_handler(1, my_interrupt_handler);

// è§¦å‘ä¸­æ–­ (é€šå¸¸ç”±è®¾å¤‡æ¨¡å‹è°ƒç”¨)
trigger_interrupt(1, 0x10);
```

## ğŸ“¢ memset æ”¯æŒ (memset Support)

NewICD3 ç°åœ¨å®Œæ•´æ”¯æŒ memset æ‰¹é‡å†…å­˜æ“ä½œï¼segv_handler å·²æ‰©å±•æ”¯æŒ REP STOS* æŒ‡ä»¤æ—ã€‚

### æ”¯æŒçš„æŒ‡ä»¤ (Supported Instructions)
- **REP STOSB** (0xF3 0xAA) - 8ä½å†…å­˜å¡«å……
- **REP STOSW** (0xF3 0x66 0xAB) - 16ä½å†…å­˜å¡«å……  
- **REP STOSD** (0xF3 0xAB) - 32ä½å†…å­˜å¡«å……
- **REP STOSQ** (0xF3 0x48 0xAB) - 64ä½å†…å­˜å¡«å……

### ä½¿ç”¨ç¤ºä¾‹ (Usage Examples)
```c
// åŸºæœ¬ memset æ“ä½œ - ç°åœ¨å®Œå…¨æ”¯æŒï¼
uint8_t *device_buffer = (uint8_t *)0x40000000;
memset(device_buffer, 0xAA, 1024);  // âœ… ç°åœ¨å¯ä»¥å·¥ä½œï¼

// é›¶å¡«å……æ“ä½œ
struct uart_regs *uart = (struct uart_regs *)0x40000000;
memset(uart, 0, sizeof(*uart));     // âœ… è®¾å¤‡å¯„å­˜å™¨åˆå§‹åŒ–

// DMA ç¼“å†²åŒºè®¾ç½®
uint8_t *dma_buffer = (uint8_t *)0x50000000;
memset(dma_buffer, 0xFF, DMA_BUFFER_SIZE);  // âœ… æ‰¹é‡å¡«å……
```

### ç‰¹æ€§ (Features)
- âœ… **é€æ˜æ”¯æŒ**: æ— éœ€ä¿®æ”¹ç°æœ‰ä»£ç 
- âœ… **å®Œæ•´è¦†ç›–**: æ”¯æŒæ‰€æœ‰ REP STOS* æŒ‡ä»¤å˜ä½“
- âœ… **æ‰¹é‡è½¬æ¢**: REP æ“ä½œè½¬æ¢ä¸ºç‹¬ç«‹çš„è®¾å¤‡æ¨¡å‹å†™æ“ä½œ
- âœ… **å¯„å­˜å™¨ç®¡ç†**: æ­£ç¡®æ›´æ–° RDIã€RCXã€RIP å¯„å­˜å™¨çŠ¶æ€
- âœ… **å‘åå…¼å®¹**: ä¿æŒä¸ç°æœ‰åŠŸèƒ½çš„å®Œå…¨å…¼å®¹æ€§

### æ¼”ç¤ºç¨‹åº (Demonstration)
```bash
# ç¼–è¯‘å¹¶è¿è¡Œ memset æ¼”ç¤º
make clean && make
./demo_memset
```

è¯¦ç»†ä¿¡æ¯è¯·å‚é˜… [MEMSET_SUPPORT.md](MEMSET_SUPPORT.md)

## æµ‹è¯•æ¡†æ¶ (Test Framework)

### å•å…ƒæµ‹è¯• (Unit Tests)
- æ¥å£å±‚åˆå§‹åŒ–/ååˆå§‹åŒ–æµ‹è¯•
- è®¾å¤‡æ³¨å†Œ/æ³¨é”€æµ‹è¯•
- å¯„å­˜å™¨è¯»å†™æµ‹è¯•
- ä¸­æ–­å¤„ç†æµ‹è¯•
- åè®®æ¶ˆæ¯æµ‹è¯•

### é›†æˆæµ‹è¯• (Integration Tests)
- å®Œæ•´çš„é©±åŠ¨åˆå§‹åŒ–æµç¨‹
- è®¾å¤‡æ“ä½œæµ‹è¯•
- ä¸­æ–­å¤„ç†é›†æˆæµ‹è¯•
- ç›´æ¥å¯„å­˜å™¨è®¿é—®æµ‹è¯•

## æ‰©å±•æ€§ (Extensibility)

### æ·»åŠ æ–°è®¾å¤‡é©±åŠ¨
1. åœ¨ `src/driver_layer/` åˆ›å»ºæ–°çš„é©±åŠ¨æ–‡ä»¶
2. å®ç°ç¬¦åˆCMSISé£æ ¼çš„API
3. åœ¨ `include/` æ·»åŠ å¯¹åº”çš„å¤´æ–‡ä»¶
4. æ›´æ–°Makefileæ„å»ºé…ç½®

### æ·»åŠ æ–°è®¾å¤‡æ¨¡å‹
1. åœ¨ `src/device_models/` åˆ›å»ºPythonæ¨¡å‹
2. å®ç°socketé€šä¿¡åè®®
3. æ¨¡æ‹Ÿè®¾å¤‡çš„ç¡¬ä»¶è¡Œä¸º
4. æ”¯æŒå¯„å­˜å™¨è¯»å†™å’Œä¸­æ–­ç”Ÿæˆ

## ä¾èµ–è¦æ±‚ (Dependencies)

### ç¼–è¯‘ç¯å¢ƒ
- GCC ç¼–è¯‘å™¨
- Make æ„å»ºå·¥å…·
- POSIXå…¼å®¹ç³»ç»Ÿ (Linux/Unix)

### è¿è¡Œæ—¶ä¾èµ–
- Python 3.x (ç”¨äºè®¾å¤‡æ¨¡å‹)
- Unix domain socket æ”¯æŒ

## è®¸å¯è¯ (License)

MIT License - è¯¦è§LICENSEæ–‡ä»¶

## è´¡çŒ®æŒ‡å— (Contributing)

1. Fork é¡¹ç›®
2. åˆ›å»ºç‰¹æ€§åˆ†æ”¯
3. æäº¤æ›´æ”¹
4. æ¨é€åˆ°åˆ†æ”¯
5. åˆ›å»ºPull Request

## è”ç³»æ–¹å¼ (Contact)

é¡¹ç›®ç»´æŠ¤è€…: CjieSun
GitHub: https://github.com/CjieSun/NewICD3

---

## Recent Interface Layer Improvements

### Key Changes Implemented

1. **File Naming Updates**
   - `interface_layer.c` â†’ `driver_interface.c`
   - `simple_device_model.py` â†’ `model_interface.py`

2. **Enhanced SEGV Handler**
   - Added x86 instruction parsing for read/write detection
   - Supports instruction types: 0x8B (read), 0x89 (write), 0xC7 (write immediate)
   - Uses RIP register to examine instruction bytes at fault address

3. **Corrected Interrupt Flow**
   - **Before**: Driver-to-driver interrupt triggering (incorrect)
   - **After**: Python model-to-C driver interrupt triggering (correct direction)

4. **Socket Communication Enhancement**
   - Bidirectional communication between Python models and C driver
   - Interrupt delivery from Python to C driver interface
   - Model interface can trigger interrupts to driver interface

### x86 Instruction Detection in SEGV Handler

The enhanced `segv_handler` now detects instruction types by examining RIP:

| Instruction Byte | Assembly | Type | Description |
|-----------------|----------|------|-------------|
| 0x8B | `mov reg, [mem]` | READ | Move from memory to register |
| 0x89 | `mov [mem], reg` | WRITE | Move from register to memory |
| 0xC7 | `mov [mem], imm32` | WRITE | Move immediate to memory |

### Integration Demo

Run the integration demo to see Python model triggering interrupts to C driver:

```bash
# Build the system first
make clean && make

# Run the demo
python3 demo_integration.py
```

This demonstrates the corrected interrupt flow where Python device models trigger interrupts that are received by the C driver interface, which is the proper direction for hardware simulation.