#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 20 07:11:14 2022
# Process ID: 16908
# Current directory: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14192 D:\VHDL\xkudel13\digital-electronics-1\labs\project_1\project_1.xpr
# Log file: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/vivado.log
# Journal file: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/xkudel13/digital-electronics-1/labs/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.926 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd w ]
add_files -fileset sim_1 D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
update_compile_order -fileset sim_1
set_property top tb_shift_array [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_shift_array_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_array'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_array
Built simulation snapshot tb_shift_array_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_shift_array_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_shift_array_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 20 07:27:57 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xillinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 20 07:27:57 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_array_behav -key {Behavioral:sim_1:Functional:tb_shift_array} -tclbatch {tb_shift_array.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_shift_array.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_array_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1239.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.926 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_shift_array_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_array'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_array
Built simulation snapshot tb_shift_array_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_array_behav -key {Behavioral:sim_1:Functional:tb_shift_array} -tclbatch {tb_shift_array.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_shift_array.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_array_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1239.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_shift_array_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_array'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_shift_array in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_shift_array_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_array'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_array
Built simulation snapshot tb_shift_array_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_array_behav -key {Behavioral:sim_1:Functional:tb_shift_array} -tclbatch {tb_shift_array.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_shift_array.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_array_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.926 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_shift_array_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_array'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_array
Built simulation snapshot tb_shift_array_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1239.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_array' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_shift_array_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_array'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_array_behav xil_defaultlib.tb_shift_array -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_array
Built simulation snapshot tb_shift_array_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_array_behav -key {Behavioral:sim_1:Functional:tb_shift_array} -tclbatch {tb_shift_array.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_shift_array.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_shift_array/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_shift_array.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_array_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1239.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property top tb_driver_7seg_4digits [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_4digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_4digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sources_1/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_4digits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'dig_o' expects 8 [D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_driver_7seg_4digits.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_driver_7seg_4digits in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_4digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_4digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_4digits'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4c5f0941204afcb0f3b0131e67579f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=200000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits [driver_7seg_4digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_4digits
Built simulation snapshot tb_driver_7seg_4digits_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_4digits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_4digits_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 20 08:02:35 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xillinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 20 08:02:35 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_driver_7seg_4digits_behav -key {Behavioral:sim_1:Functional:tb_driver_7seg_4digits} -tclbatch {tb_driver_7seg_4digits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_driver_7seg_4digits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/project_1/project_1.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_driver_7seg_4digits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.961 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 08:03:56 2022...
