# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:35:05

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 48.59 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 59.78 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            62748       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            5016        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            7119        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            4102        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  4059         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  4059         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  16224         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  16224         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -2924       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -2924       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  10828                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  10496                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 48.59 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.cmd_q_3_LC_15_10_6/lcout
Path End         : u_app.wait_cnt_q_2_LC_12_12_2/in0
Capture Clock    : u_app.wait_cnt_q_2_LC_12_12_2/clk
Setup Constraint : 83330p
Path slack       : 62748p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             87184

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         17959
---------------------------------------   ----- 
End-of-path arrival time (ps)             24436
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_5_3_4/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1776/I                                        Odrv4                          0                 0  RISE       1
I__1776/O                                        Odrv4                        596               596  RISE       1
I__1778/I                                        LocalMux                       0               596  RISE       1
I__1778/O                                        LocalMux                    1099              1695  RISE       1
I__1779/I                                        IoInMux                        0              1695  RISE       1
I__1779/O                                        IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     160
I__13397/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__13397/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__13398/I                                       GlobalMux                      0              3947  RISE       1
I__13398/O                                       GlobalMux                    252              4199  RISE       1
I__13451/I                                       ClkMux                         0              4199  RISE       1
I__13451/O                                       ClkMux                       887              5086  RISE       1
u_app.cmd_q_3_LC_15_10_6/clk                     LogicCell40_SEQ_MODE_1000      0              5086  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.cmd_q_3_LC_15_10_6/lcout                LogicCell40_SEQ_MODE_1000   1391              6477  62748  RISE       4
I__9334/I                                     LocalMux                       0              6477  62748  RISE       1
I__9334/O                                     LocalMux                    1099              7576  62748  RISE       1
I__9337/I                                     InMux                          0              7576  62748  RISE       1
I__9337/O                                     InMux                        662              8238  62748  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_14_10_0/in1          LogicCell40_SEQ_MODE_0000      0              8238  62748  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_14_10_0/lcout        LogicCell40_SEQ_MODE_0000   1179              9417  62748  RISE       2
I__9260/I                                     LocalMux                       0              9417  62748  RISE       1
I__9260/O                                     LocalMux                    1099             10516  62748  RISE       1
I__9262/I                                     InMux                          0             10516  62748  RISE       1
I__9262/O                                     InMux                        662             11178  62748  RISE       1
u_app.cmd_q_RNIK8202_0_LC_15_9_7/in3          LogicCell40_SEQ_MODE_0000      0             11178  62748  RISE       1
u_app.cmd_q_RNIK8202_0_LC_15_9_7/lcout        LogicCell40_SEQ_MODE_0000    861             12039  62748  RISE       2
I__9256/I                                     LocalMux                       0             12039  62748  RISE       1
I__9256/O                                     LocalMux                    1099             13139  62748  RISE       1
I__9258/I                                     InMux                          0             13139  62748  RISE       1
I__9258/O                                     InMux                        662             13801  62748  RISE       1
u_app.state_q_RNI91S26_3_LC_14_10_4/in3       LogicCell40_SEQ_MODE_0000      0             13801  62748  RISE       1
u_app.state_q_RNI91S26_3_LC_14_10_4/ltout     LogicCell40_SEQ_MODE_0000    609             14410  62748  FALL       1
I__8362/I                                     CascadeMux                     0             14410  62748  FALL       1
I__8362/O                                     CascadeMux                     0             14410  62748  FALL       1
u_app.state_q_RNIGKBGA_3_LC_14_10_5/in2       LogicCell40_SEQ_MODE_0000      0             14410  62748  FALL       1
u_app.state_q_RNIGKBGA_3_LC_14_10_5/lcout     LogicCell40_SEQ_MODE_0000   1179             15589  62748  RISE       1
I__8359/I                                     Odrv4                          0             15589  62748  RISE       1
I__8359/O                                     Odrv4                        596             16185  62748  RISE       1
I__8360/I                                     LocalMux                       0             16185  62748  RISE       1
I__8360/O                                     LocalMux                    1099             17284  62748  RISE       1
I__8361/I                                     InMux                          0             17284  62748  RISE       1
I__8361/O                                     InMux                        662             17946  62748  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0             17946  62748  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_13_12_4/ltout  LogicCell40_SEQ_MODE_0000    609             18556  62748  FALL       1
I__7368/I                                     CascadeMux                     0             18556  62748  FALL       1
I__7368/O                                     CascadeMux                     0             18556  62748  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_13_12_5/in2    LogicCell40_SEQ_MODE_0000      0             18556  62748  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_13_12_5/lcout  LogicCell40_SEQ_MODE_0000   1179             19734  62748  RISE      10
I__11634/I                                    LocalMux                       0             19734  62748  RISE       1
I__11634/O                                    LocalMux                    1099             20834  62748  RISE       1
I__11638/I                                    InMux                          0             20834  62748  RISE       1
I__11638/O                                    InMux                        662             21496  62748  RISE       1
u_app.state_q_RNIG5OHR_6_LC_12_11_2/in1       LogicCell40_SEQ_MODE_0000      0             21496  62748  RISE       1
u_app.state_q_RNIG5OHR_6_LC_12_11_2/lcout     LogicCell40_SEQ_MODE_0000   1179             22675  62748  RISE       7
I__6296/I                                     LocalMux                       0             22675  62748  RISE       1
I__6296/O                                     LocalMux                    1099             23774  62748  RISE       1
I__6298/I                                     InMux                          0             23774  62748  RISE       1
I__6298/O                                     InMux                        662             24436  62748  RISE       1
u_app.wait_cnt_q_2_LC_12_12_2/in0             LogicCell40_SEQ_MODE_1000      0             24436  62748  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_5_3_4/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1776/I                                        Odrv4                          0                 0  RISE       1
I__1776/O                                        Odrv4                        596               596  RISE       1
I__1778/I                                        LocalMux                       0               596  RISE       1
I__1778/O                                        LocalMux                    1099              1695  RISE       1
I__1779/I                                        IoInMux                        0              1695  RISE       1
I__1779/O                                        IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     160
I__13397/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__13397/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__13398/I                                       GlobalMux                      0              3947  RISE       1
I__13398/O                                       GlobalMux                    252              4199  RISE       1
I__13443/I                                       ClkMux                         0              4199  RISE       1
I__13443/O                                       ClkMux                       887              5086  RISE       1
u_app.wait_cnt_q_2_LC_12_12_2/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 59.78 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_20_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/clk
Setup Constraint : 20830p
Path slack       : 4102p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             20737

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         14105
---------------------------------------   ----- 
End-of-path arrival time (ps)             16635
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15025/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15025/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15026/I                                                           GlobalMux                      0                 0  RISE       1
I__15026/O                                                           GlobalMux                    252               252  RISE       1
I__15058/I                                                           ClkMux                         0               252  RISE       1
I__15058/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_20_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_20_1/lcout                LogicCell40_SEQ_MODE_1010   1391              2530   4102  RISE      11
I__10984/I                                                                           LocalMux                       0              2530   4102  RISE       1
I__10984/O                                                                           LocalMux                    1099              3629   4102  RISE       1
I__10989/I                                                                           InMux                          0              3629   4102  RISE       1
I__10989/O                                                                           InMux                        662              4291   4102  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_15_19_1/in3                         LogicCell40_SEQ_MODE_0000      0              4291   4102  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_15_19_1/ltout                       LogicCell40_SEQ_MODE_0000    609              4900   4102  FALL       1
I__9690/I                                                                            CascadeMux                     0              4900   4102  FALL       1
I__9690/O                                                                            CascadeMux                     0              4900   4102  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_15_19_2/in2                        LogicCell40_SEQ_MODE_0000      0              4900   4102  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_15_19_2/lcout                      LogicCell40_SEQ_MODE_0000   1179              6079   4102  RISE       1
I__9687/I                                                                            LocalMux                       0              6079   4102  RISE       1
I__9687/O                                                                            LocalMux                    1099              7179   4102  RISE       1
I__9688/I                                                                            InMux                          0              7179   4102  RISE       1
I__9688/O                                                                            InMux                        662              7841   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_15_19_4/in3         LogicCell40_SEQ_MODE_0000      0              7841   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_15_19_4/ltout       LogicCell40_SEQ_MODE_0000    609              8450   4102  FALL       1
I__9686/I                                                                            CascadeMux                     0              8450   4102  FALL       1
I__9686/O                                                                            CascadeMux                     0              8450   4102  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_15_19_5/in2    LogicCell40_SEQ_MODE_0000      0              8450   4102  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_15_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179              9629   4102  RISE       3
I__10898/I                                                                           LocalMux                       0              9629   4102  RISE       1
I__10898/O                                                                           LocalMux                    1099             10728   4102  RISE       1
I__10899/I                                                                           InMux                          0             10728   4102  RISE       1
I__10899/O                                                                           InMux                        662             11390   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_16_19_2/in3       LogicCell40_SEQ_MODE_0000      0             11390   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_16_19_2/lcout     LogicCell40_SEQ_MODE_0000    861             12251   4102  RISE       7
I__11004/I                                                                           LocalMux                       0             12251   4102  RISE       1
I__11004/O                                                                           LocalMux                    1099             13350   4102  RISE       1
I__11008/I                                                                           InMux                          0             13350   4102  RISE       1
I__11008/O                                                                           InMux                        662             14013   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_20_6/in3         LogicCell40_SEQ_MODE_0000      0             14013   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_20_6/lcout       LogicCell40_SEQ_MODE_0000    861             14874   4102  RISE       9
I__14726/I                                                                           LocalMux                       0             14874   4102  RISE       1
I__14726/O                                                                           LocalMux                    1099             15973   4102  RISE       1
I__14729/I                                                                           InMux                          0             15973   4102  RISE       1
I__14729/O                                                                           InMux                        662             16635   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/in0                  LogicCell40_SEQ_MODE_1010      0             16635   4102  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15025/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15025/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15026/I                                                           GlobalMux                      0                 0  RISE       1
I__15026/O                                                           GlobalMux                    252               252  RISE       1
I__15058/I                                                           ClkMux                         0               252  RISE       1
I__15058/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_20_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/clk
Setup Constraint : 20830p
Path slack       : 4102p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             20737

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         14105
---------------------------------------   ----- 
End-of-path arrival time (ps)             16635
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15025/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15025/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15026/I                                                           GlobalMux                      0                 0  RISE       1
I__15026/O                                                           GlobalMux                    252               252  RISE       1
I__15058/I                                                           ClkMux                         0               252  RISE       1
I__15058/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_20_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_20_1/lcout                LogicCell40_SEQ_MODE_1010   1391              2530   4102  RISE      11
I__10984/I                                                                           LocalMux                       0              2530   4102  RISE       1
I__10984/O                                                                           LocalMux                    1099              3629   4102  RISE       1
I__10989/I                                                                           InMux                          0              3629   4102  RISE       1
I__10989/O                                                                           InMux                        662              4291   4102  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_15_19_1/in3                         LogicCell40_SEQ_MODE_0000      0              4291   4102  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_15_19_1/ltout                       LogicCell40_SEQ_MODE_0000    609              4900   4102  FALL       1
I__9690/I                                                                            CascadeMux                     0              4900   4102  FALL       1
I__9690/O                                                                            CascadeMux                     0              4900   4102  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_15_19_2/in2                        LogicCell40_SEQ_MODE_0000      0              4900   4102  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_15_19_2/lcout                      LogicCell40_SEQ_MODE_0000   1179              6079   4102  RISE       1
I__9687/I                                                                            LocalMux                       0              6079   4102  RISE       1
I__9687/O                                                                            LocalMux                    1099              7179   4102  RISE       1
I__9688/I                                                                            InMux                          0              7179   4102  RISE       1
I__9688/O                                                                            InMux                        662              7841   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_15_19_4/in3         LogicCell40_SEQ_MODE_0000      0              7841   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_15_19_4/ltout       LogicCell40_SEQ_MODE_0000    609              8450   4102  FALL       1
I__9686/I                                                                            CascadeMux                     0              8450   4102  FALL       1
I__9686/O                                                                            CascadeMux                     0              8450   4102  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_15_19_5/in2    LogicCell40_SEQ_MODE_0000      0              8450   4102  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIORVB4_0_LC_15_19_5/lcout  LogicCell40_SEQ_MODE_0000   1179              9629   4102  RISE       3
I__10898/I                                                                           LocalMux                       0              9629   4102  RISE       1
I__10898/O                                                                           LocalMux                    1099             10728   4102  RISE       1
I__10899/I                                                                           InMux                          0             10728   4102  RISE       1
I__10899/O                                                                           InMux                        662             11390   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_16_19_2/in3       LogicCell40_SEQ_MODE_0000      0             11390   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_16_19_2/lcout     LogicCell40_SEQ_MODE_0000    861             12251   4102  RISE       7
I__11004/I                                                                           LocalMux                       0             12251   4102  RISE       1
I__11004/O                                                                           LocalMux                    1099             13350   4102  RISE       1
I__11008/I                                                                           InMux                          0             13350   4102  RISE       1
I__11008/O                                                                           InMux                        662             14013   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_20_6/in3         LogicCell40_SEQ_MODE_0000      0             14013   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_20_6/lcout       LogicCell40_SEQ_MODE_0000    861             14874   4102  RISE       9
I__14726/I                                                                           LocalMux                       0             14874   4102  RISE       1
I__14726/O                                                                           LocalMux                    1099             15973   4102  RISE       1
I__14729/I                                                                           InMux                          0             15973   4102  RISE       1
I__14729/O                                                                           InMux                        662             16635   4102  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/in0                  LogicCell40_SEQ_MODE_1010      0             16635   4102  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     377
I__15025/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15025/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__15026/I                                                           GlobalMux                      0                 0  RISE       1
I__15026/O                                                           GlobalMux                    252               252  RISE       1
I__15058/I                                                           ClkMux                         0               252  RISE       1
I__15058/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_16_20_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_16_14_2/lcout
Path End         : u_app.data_q_3_LC_13_13_7/in3
Capture Clock    : u_app.data_q_3_LC_13_13_7/clk
Setup Constraint : 20840p
Path slack       : 7118p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             25197

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15549
---------------------------------------   ----- 
End-of-path arrival time (ps)             18079
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                              ICE_GB                         0                 0  RISE     377
I__15025/I                                                             gio2CtrlBuf                    0                 0  RISE       1
I__15025/O                                                             gio2CtrlBuf                    0                 0  RISE       1
I__15026/I                                                             GlobalMux                      0                 0  RISE       1
I__15026/O                                                             GlobalMux                    252               252  RISE       1
I__15108/I                                                             ClkMux                         0               252  RISE       1
I__15108/O                                                             ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_16_14_2/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_16_14_2/lcout           LogicCell40_SEQ_MODE_1010   1391              2530   7119  RISE      38
I__15393/I                                                                        Odrv4                          0              2530   7119  RISE       1
I__15393/O                                                                        Odrv4                        596              3126   7119  RISE       1
I__15406/I                                                                        Span4Mux_v                     0              3126   7119  RISE       1
I__15406/O                                                                        Span4Mux_v                   596              3722   7119  RISE       1
I__15424/I                                                                        LocalMux                       0              3722   7119  RISE       1
I__15424/O                                                                        LocalMux                    1099              4821   7119  RISE       1
I__15444/I                                                                        InMux                          0              4821   7119  RISE       1
I__15444/O                                                                        InMux                        662              5483   7119  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNILV901_19_LC_16_17_3/in3                       LogicCell40_SEQ_MODE_0000      0              5483   7119  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNILV901_19_LC_16_17_3/lcout                     LogicCell40_SEQ_MODE_0000    861              6344   7119  RISE       1
I__10860/I                                                                        Odrv4                          0              6344   7119  RISE       1
I__10860/O                                                                        Odrv4                        596              6940   7119  RISE       1
I__10861/I                                                                        Span4Mux_v                     0              6940   7119  RISE       1
I__10861/O                                                                        Span4Mux_v                   596              7536   7119  RISE       1
I__10862/I                                                                        Span4Mux_v                     0              7536   7119  RISE       1
I__10862/O                                                                        Span4Mux_v                   596              8132   7119  RISE       1
I__10863/I                                                                        LocalMux                       0              8132   7119  RISE       1
I__10863/O                                                                        LocalMux                    1099              9231   7119  RISE       1
I__10864/I                                                                        InMux                          0              9231   7119  RISE       1
I__10864/O                                                                        InMux                        662              9894   7119  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNI7OKF2_1_LC_14_11_3/in1    LogicCell40_SEQ_MODE_0000      0              9894   7119  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_RNI7OKF2_1_LC_14_11_3/lcout  LogicCell40_SEQ_MODE_0000   1179             11072   7119  RISE       1
I__9587/I                                                                         Odrv4                          0             11072   7119  RISE       1
I__9587/O                                                                         Odrv4                        596             11668   7119  RISE       1
I__9588/I                                                                         Span4Mux_v                     0             11668   7119  RISE       1
I__9588/O                                                                         Span4Mux_v                   596             12264   7119  RISE       1
I__9589/I                                                                         LocalMux                       0             12264   7119  RISE       1
I__9589/O                                                                         LocalMux                    1099             13364   7119  RISE       1
I__9590/I                                                                         InMux                          0             13364   7119  RISE       1
I__9590/O                                                                         InMux                        662             14026   7119  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNI11Q63_67_LC_15_16_7/in1                       LogicCell40_SEQ_MODE_0000      0             14026   7119  RISE       1
u_usb_cdc.u_bulk_endp.out_fifo_q_RNI11Q63_67_LC_15_16_7/lcout                     LogicCell40_SEQ_MODE_0000   1179             15205   7119  RISE       1
I__9583/I                                                                         Odrv4                          0             15205   7119  RISE       1
I__9583/O                                                                         Odrv4                        596             15801   7119  RISE       1
I__9584/I                                                                         Span4Mux_h                     0             15801   7119  RISE       1
I__9584/O                                                                         Span4Mux_h                   517             16317   7119  RISE       1
I__9585/I                                                                         LocalMux                       0             16317   7119  RISE       1
I__9585/O                                                                         LocalMux                    1099             17417   7119  RISE       1
I__9586/I                                                                         InMux                          0             17417   7119  RISE       1
I__9586/O                                                                         InMux                        662             18079   7119  RISE       1
u_app.data_q_3_LC_13_13_7/in3                                                     LogicCell40_SEQ_MODE_1000      0             18079   7119  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_5_3_4/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1776/I                                        Odrv4                          0                 0  RISE       1
I__1776/O                                        Odrv4                        596               596  RISE       1
I__1778/I                                        LocalMux                       0               596  RISE       1
I__1778/O                                        LocalMux                    1099              1695  RISE       1
I__1779/I                                        IoInMux                        0              1695  RISE       1
I__1779/O                                        IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     160
I__13397/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__13397/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__13398/I                                       GlobalMux                      0              3947  RISE       1
I__13398/O                                       GlobalMux                    252              4199  RISE       1
I__13455/I                                       ClkMux                         0              4199  RISE       1
I__13455/O                                       ClkMux                       887              5086  RISE       1
u_app.data_q_3_LC_13_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              5086  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_LC_7_12_6/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_16_14_3/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_16_14_3/clk
Setup Constraint : 20830p
Path slack       : 5016p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                          9748
---------------------------------------   ----- 
End-of-path arrival time (ps)             16225
 
Launch Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_5_3_4/lcout                             LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1776/I                                                              Odrv4                          0                 0  RISE       1
I__1776/O                                                              Odrv4                        596               596  RISE       1
I__1778/I                                                              LocalMux                       0               596  RISE       1
I__1778/O                                                              LocalMux                    1099              1695  RISE       1
I__1779/I                                                              IoInMux                        0              1695  RISE       1
I__1779/O                                                              IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                              ICE_GB                      1589              3947  RISE     160
I__13397/I                                                             gio2CtrlBuf                    0              3947  RISE       1
I__13397/O                                                             gio2CtrlBuf                    0              3947  RISE       1
I__13398/I                                                             GlobalMux                      0              3947  RISE       1
I__13398/O                                                             GlobalMux                    252              4199  RISE       1
I__13420/I                                                             ClkMux                         0              4199  RISE       1
I__13420/O                                                             ClkMux                       887              5086  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_LC_7_12_6/clk  LogicCell40_SEQ_MODE_1010      0              5086  RISE       1

Data path
pin name                                                                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_LC_7_12_6/lcout                 LogicCell40_SEQ_MODE_1010   1391              6477   5016  RISE       2
I__10761/I                                                                              Odrv12                         0              6477   5016  RISE       1
I__10761/O                                                                              Odrv12                      1073              7549   5016  RISE       1
I__10762/I                                                                              Sp12to4                        0              7549   5016  RISE       1
I__10762/O                                                                              Sp12to4                      596              8145   5016  RISE       1
I__10763/I                                                                              Span4Mux_v                     0              8145   5016  RISE       1
I__10763/O                                                                              Span4Mux_v                   596              8741   5016  RISE       1
I__10764/I                                                                              LocalMux                       0              8741   5016  RISE       1
I__10764/O                                                                              LocalMux                    1099              9841   5016  RISE       1
I__10766/I                                                                              InMux                          0              9841   5016  RISE       1
I__10766/O                                                                              InMux                        662             10503   5016  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_RNII1N43_LC_16_15_0/in1         LogicCell40_SEQ_MODE_0000      0             10503   5016  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_consumed_q_RNII1N43_LC_16_15_0/ltout       LogicCell40_SEQ_MODE_0000    887             11390   5016  FALL       1
I__10769/I                                                                              CascadeMux                     0             11390   5016  FALL       1
I__10769/O                                                                              CascadeMux                     0             11390   5016  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_out_cnt_q_RNIBUNC3_0_LC_16_15_1/in2      LogicCell40_SEQ_MODE_0000      0             11390   5016  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_out_cnt_q_RNIBUNC3_0_LC_16_15_1/lcout    LogicCell40_SEQ_MODE_0000   1179             12569   5016  RISE       4
I__10801/I                                                                              LocalMux                       0             12569   5016  RISE       1
I__10801/O                                                                              LocalMux                    1099             13668   5016  RISE       1
I__10803/I                                                                              InMux                          0             13668   5016  RISE       1
I__10803/O                                                                              InMux                        662             14331   5016  RISE       1
u_usb_cdc.u_bulk_endp.un1_u_gtex4_async_data_out_first_q_8_cry_0_c_LC_16_14_0/in1       LogicCell40_SEQ_MODE_0000      0             14331   5016  RISE       1
u_usb_cdc.u_bulk_endp.un1_u_gtex4_async_data_out_first_q_8_cry_0_c_LC_16_14_0/carryout  LogicCell40_SEQ_MODE_0000    675             15006   5016  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_1_LC_16_14_1/carryin               LogicCell40_SEQ_MODE_1010      0             15006   5016  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_1_LC_16_14_1/carryout              LogicCell40_SEQ_MODE_1010    278             15284   5016  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_16_14_2/carryin               LogicCell40_SEQ_MODE_1010      0             15284   5016  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_2_LC_16_14_2/carryout              LogicCell40_SEQ_MODE_1010    278             15562   5016  RISE       1
I__10770/I                                                                              InMux                          0             15562   5016  RISE       1
I__10770/O                                                                              InMux                        662             16225   5016  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_16_14_3/in3                   LogicCell40_SEQ_MODE_1010      0             16225   5016  RISE       1

Capture Clock Path
pin name                                                               model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                              ICE_GB                         0                 0  RISE     377
I__15025/I                                                             gio2CtrlBuf                    0                 0  RISE       1
I__15025/O                                                             gio2CtrlBuf                    0                 0  RISE       1
I__15026/I                                                             GlobalMux                      0                 0  RISE       1
I__15026/O                                                             GlobalMux                    252               252  RISE       1
I__15108/I                                                             ClkMux                         0               252  RISE       1
I__15108/O                                                             ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_out_first_q_3_LC_16_14_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.cmd_q_3_LC_15_10_6/lcout
Path End         : u_app.wait_cnt_q_2_LC_12_12_2/in0
Capture Clock    : u_app.wait_cnt_q_2_LC_12_12_2/clk
Setup Constraint : 83330p
Path slack       : 62748p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5086
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             87184

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5086
+ Clock To Q                               1391
+ Data Path Delay                         17959
---------------------------------------   ----- 
End-of-path arrival time (ps)             24436
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_5_3_4/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1776/I                                        Odrv4                          0                 0  RISE       1
I__1776/O                                        Odrv4                        596               596  RISE       1
I__1778/I                                        LocalMux                       0               596  RISE       1
I__1778/O                                        LocalMux                    1099              1695  RISE       1
I__1779/I                                        IoInMux                        0              1695  RISE       1
I__1779/O                                        IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     160
I__13397/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__13397/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__13398/I                                       GlobalMux                      0              3947  RISE       1
I__13398/O                                       GlobalMux                    252              4199  RISE       1
I__13451/I                                       ClkMux                         0              4199  RISE       1
I__13451/O                                       ClkMux                       887              5086  RISE       1
u_app.cmd_q_3_LC_15_10_6/clk                     LogicCell40_SEQ_MODE_1000      0              5086  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.cmd_q_3_LC_15_10_6/lcout                LogicCell40_SEQ_MODE_1000   1391              6477  62748  RISE       4
I__9334/I                                     LocalMux                       0              6477  62748  RISE       1
I__9334/O                                     LocalMux                    1099              7576  62748  RISE       1
I__9337/I                                     InMux                          0              7576  62748  RISE       1
I__9337/O                                     InMux                        662              8238  62748  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_14_10_0/in1          LogicCell40_SEQ_MODE_0000      0              8238  62748  RISE       1
u_app.cmd_q_RNI3G0G_3_LC_14_10_0/lcout        LogicCell40_SEQ_MODE_0000   1179              9417  62748  RISE       2
I__9260/I                                     LocalMux                       0              9417  62748  RISE       1
I__9260/O                                     LocalMux                    1099             10516  62748  RISE       1
I__9262/I                                     InMux                          0             10516  62748  RISE       1
I__9262/O                                     InMux                        662             11178  62748  RISE       1
u_app.cmd_q_RNIK8202_0_LC_15_9_7/in3          LogicCell40_SEQ_MODE_0000      0             11178  62748  RISE       1
u_app.cmd_q_RNIK8202_0_LC_15_9_7/lcout        LogicCell40_SEQ_MODE_0000    861             12039  62748  RISE       2
I__9256/I                                     LocalMux                       0             12039  62748  RISE       1
I__9256/O                                     LocalMux                    1099             13139  62748  RISE       1
I__9258/I                                     InMux                          0             13139  62748  RISE       1
I__9258/O                                     InMux                        662             13801  62748  RISE       1
u_app.state_q_RNI91S26_3_LC_14_10_4/in3       LogicCell40_SEQ_MODE_0000      0             13801  62748  RISE       1
u_app.state_q_RNI91S26_3_LC_14_10_4/ltout     LogicCell40_SEQ_MODE_0000    609             14410  62748  FALL       1
I__8362/I                                     CascadeMux                     0             14410  62748  FALL       1
I__8362/O                                     CascadeMux                     0             14410  62748  FALL       1
u_app.state_q_RNIGKBGA_3_LC_14_10_5/in2       LogicCell40_SEQ_MODE_0000      0             14410  62748  FALL       1
u_app.state_q_RNIGKBGA_3_LC_14_10_5/lcout     LogicCell40_SEQ_MODE_0000   1179             15589  62748  RISE       1
I__8359/I                                     Odrv4                          0             15589  62748  RISE       1
I__8359/O                                     Odrv4                        596             16185  62748  RISE       1
I__8360/I                                     LocalMux                       0             16185  62748  RISE       1
I__8360/O                                     LocalMux                    1099             17284  62748  RISE       1
I__8361/I                                     InMux                          0             17284  62748  RISE       1
I__8361/O                                     InMux                        662             17946  62748  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_13_12_4/in3    LogicCell40_SEQ_MODE_0000      0             17946  62748  RISE       1
u_app.data_valid_q_RNI5QVUJ_LC_13_12_4/ltout  LogicCell40_SEQ_MODE_0000    609             18556  62748  FALL       1
I__7368/I                                     CascadeMux                     0             18556  62748  FALL       1
I__7368/O                                     CascadeMux                     0             18556  62748  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_13_12_5/in2    LogicCell40_SEQ_MODE_0000      0             18556  62748  FALL       1
u_app.data_valid_q_RNIOOI1M_LC_13_12_5/lcout  LogicCell40_SEQ_MODE_0000   1179             19734  62748  RISE      10
I__11634/I                                    LocalMux                       0             19734  62748  RISE       1
I__11634/O                                    LocalMux                    1099             20834  62748  RISE       1
I__11638/I                                    InMux                          0             20834  62748  RISE       1
I__11638/O                                    InMux                        662             21496  62748  RISE       1
u_app.state_q_RNIG5OHR_6_LC_12_11_2/in1       LogicCell40_SEQ_MODE_0000      0             21496  62748  RISE       1
u_app.state_q_RNIG5OHR_6_LC_12_11_2/lcout     LogicCell40_SEQ_MODE_0000   1179             22675  62748  RISE       7
I__6296/I                                     LocalMux                       0             22675  62748  RISE       1
I__6296/O                                     LocalMux                    1099             23774  62748  RISE       1
I__6298/I                                     InMux                          0             23774  62748  RISE       1
I__6298/O                                     InMux                        662             24436  62748  RISE       1
u_app.wait_cnt_q_2_LC_12_12_2/in0             LogicCell40_SEQ_MODE_1000      0             24436  62748  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_5_3_4/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1776/I                                        Odrv4                          0                 0  RISE       1
I__1776/O                                        Odrv4                        596               596  RISE       1
I__1778/I                                        LocalMux                       0               596  RISE       1
I__1778/O                                        LocalMux                    1099              1695  RISE       1
I__1779/I                                        IoInMux                        0              1695  RISE       1
I__1779/O                                        IoInMux                      662              2358  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2358  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              3947  RISE     160
I__13397/I                                       gio2CtrlBuf                    0              3947  RISE       1
I__13397/O                                       gio2CtrlBuf                    0              3947  RISE       1
I__13398/I                                       GlobalMux                      0              3947  RISE       1
I__13398/O                                       GlobalMux                    252              4199  RISE       1
I__13443/I                                       ClkMux                         0              4199  RISE       1
I__13443/O                                       ClkMux                       887              5086  RISE       1
u_app.wait_cnt_q_2_LC_12_12_2/clk                LogicCell40_SEQ_MODE_1000      0              5086  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4059


Data Path Delay                4470
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4059

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__8909/I                                       Odrv4                      0      1000               RISE  1       
I__8909/O                                       Odrv4                      596    1596               RISE  1       
I__8910/I                                       Span4Mux_h                 0      1596               RISE  1       
I__8910/O                                       Span4Mux_h                 517    2113               RISE  1       
I__8911/I                                       Span4Mux_v                 0      2113               RISE  1       
I__8911/O                                       Span4Mux_v                 596    2709               RISE  1       
I__8912/I                                       LocalMux                   0      2709               RISE  1       
I__8912/O                                       LocalMux                   1099   3808               RISE  1       
I__8913/I                                       InMux                      0      3808               RISE  1       
I__8913/O                                       InMux                      662    4470               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_7/in3  LogicCell40_SEQ_MODE_1000  0      4470               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15025/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                      GlobalMux                  0      0                  RISE  1       
I__15026/O                                      GlobalMux                  252    252                RISE  1       
I__15040/I                                      ClkMux                     0      252                RISE  1       
I__15040/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4059


Data Path Delay                4470
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4059

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__8958/I                                       Odrv4                      0      1000               RISE  1       
I__8958/O                                       Odrv4                      596    1596               RISE  1       
I__8959/I                                       Span4Mux_h                 0      1596               RISE  1       
I__8959/O                                       Span4Mux_h                 517    2113               RISE  1       
I__8960/I                                       Span4Mux_v                 0      2113               RISE  1       
I__8960/O                                       Span4Mux_v                 596    2709               RISE  1       
I__8961/I                                       LocalMux                   0      2709               RISE  1       
I__8961/O                                       LocalMux                   1099   3808               RISE  1       
I__8962/I                                       InMux                      0      3808               RISE  1       
I__8962/O                                       InMux                      662    4470               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_28_5/in3  LogicCell40_SEQ_MODE_1000  0      4470               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15025/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                      GlobalMux                  0      0                  RISE  1       
I__15026/O                                      GlobalMux                  252    252                RISE  1       
I__15027/I                                      ClkMux                     0      252                RISE  1       
I__15027/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_28_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16224


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13694
---------------------------- ------
Clock To Out Delay            16224

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  377     
I__15025/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                            GlobalMux                  0      0                  RISE  1       
I__15026/O                                            GlobalMux                  252    252                RISE  1       
I__15033/I                                            ClkMux                     0      252                RISE  1       
I__15033/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  10      
I__9973/I                                                         Odrv4                      0      2530               RISE  1       
I__9973/O                                                         Odrv4                      596    3126               RISE  1       
I__9977/I                                                         Span4Mux_h                 0      3126               RISE  1       
I__9977/O                                                         Span4Mux_h                 517    3642               RISE  1       
I__9984/I                                                         LocalMux                   0      3642               RISE  1       
I__9984/O                                                         LocalMux                   1099   4742               RISE  1       
I__9989/I                                                         InMux                      0      4742               RISE  1       
I__9989/O                                                         InMux                      662    5404               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_3/in3    LogicCell40_SEQ_MODE_0000  0      5404               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_3/lcout  LogicCell40_SEQ_MODE_0000  861    6265               RISE  4       
I__9942/I                                                         Odrv4                      0      6265               RISE  1       
I__9942/O                                                         Odrv4                      596    6861               RISE  1       
I__9945/I                                                         Span4Mux_v                 0      6861               RISE  1       
I__9945/O                                                         Span4Mux_v                 596    7457               RISE  1       
I__9948/I                                                         Span4Mux_s3_v              0      7457               RISE  1       
I__9948/O                                                         Span4Mux_s3_v              543    8000               RISE  1       
I__9952/I                                                         LocalMux                   0      8000               RISE  1       
I__9952/O                                                         LocalMux                   1099   9099               RISE  1       
I__9953/I                                                         InMux                      0      9099               RISE  1       
I__9953/O                                                         InMux                      662    9761               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_15_29_7/in3    LogicCell40_SEQ_MODE_0000  0      9761               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_15_29_7/lcout  LogicCell40_SEQ_MODE_0000  861    10622              RISE  2       
I__9934/I                                                         Odrv4                      0      10622              RISE  1       
I__9934/O                                                         Odrv4                      596    11218              RISE  1       
I__9935/I                                                         IoSpan4Mux                 0      11218              RISE  1       
I__9935/O                                                         IoSpan4Mux                 622    11841              RISE  1       
I__9936/I                                                         LocalMux                   0      11841              RISE  1       
I__9936/O                                                         LocalMux                   1099   12940              RISE  1       
I__9938/I                                                         IoInMux                    0      12940              RISE  1       
I__9938/O                                                         IoInMux                    662    13602              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13602              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14136              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14136              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16224              FALL  1       
usb_dn:out                                                        demo                       0      16224              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16224


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13694
---------------------------- ------
Clock To Out Delay            16224

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  377     
I__15025/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                            GlobalMux                  0      0                  RISE  1       
I__15026/O                                            GlobalMux                  252    252                RISE  1       
I__15033/I                                            ClkMux                     0      252                RISE  1       
I__15033/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  10      
I__9973/I                                                         Odrv4                      0      2530               RISE  1       
I__9973/O                                                         Odrv4                      596    3126               RISE  1       
I__9977/I                                                         Span4Mux_h                 0      3126               RISE  1       
I__9977/O                                                         Span4Mux_h                 517    3642               RISE  1       
I__9984/I                                                         LocalMux                   0      3642               RISE  1       
I__9984/O                                                         LocalMux                   1099   4742               RISE  1       
I__9989/I                                                         InMux                      0      4742               RISE  1       
I__9989/O                                                         InMux                      662    5404               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_3/in3    LogicCell40_SEQ_MODE_0000  0      5404               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_3/lcout  LogicCell40_SEQ_MODE_0000  861    6265               RISE  4       
I__9942/I                                                         Odrv4                      0      6265               RISE  1       
I__9942/O                                                         Odrv4                      596    6861               RISE  1       
I__9945/I                                                         Span4Mux_v                 0      6861               RISE  1       
I__9945/O                                                         Span4Mux_v                 596    7457               RISE  1       
I__9948/I                                                         Span4Mux_s3_v              0      7457               RISE  1       
I__9948/O                                                         Span4Mux_s3_v              543    8000               RISE  1       
I__9952/I                                                         LocalMux                   0      8000               RISE  1       
I__9952/O                                                         LocalMux                   1099   9099               RISE  1       
I__9953/I                                                         InMux                      0      9099               RISE  1       
I__9953/O                                                         InMux                      662    9761               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_15_29_7/in3    LogicCell40_SEQ_MODE_0000  0      9761               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_15_29_7/lcout  LogicCell40_SEQ_MODE_0000  861    10622              RISE  2       
I__9934/I                                                         Odrv4                      0      10622              RISE  1       
I__9934/O                                                         Odrv4                      596    11218              RISE  1       
I__9935/I                                                         IoSpan4Mux                 0      11218              RISE  1       
I__9935/O                                                         IoSpan4Mux                 622    11841              RISE  1       
I__9937/I                                                         LocalMux                   0      11841              RISE  1       
I__9937/O                                                         LocalMux                   1099   12940              RISE  1       
I__9939/I                                                         IoInMux                    0      12940              RISE  1       
I__9939/O                                                         IoInMux                    662    13602              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13602              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14136              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14136              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16224              FALL  1       
usb_dp:out                                                        demo                       0      16224              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2924


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4063
---------------------------- ------
Hold Time                     -2924

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__8909/I                                       Odrv4                      0      950                FALL  1       
I__8909/O                                       Odrv4                      649    1599               FALL  1       
I__8910/I                                       Span4Mux_h                 0      1599               FALL  1       
I__8910/O                                       Span4Mux_h                 543    2142               FALL  1       
I__8911/I                                       Span4Mux_v                 0      2142               FALL  1       
I__8911/O                                       Span4Mux_v                 649    2791               FALL  1       
I__8912/I                                       LocalMux                   0      2791               FALL  1       
I__8912/O                                       LocalMux                   768    3559               FALL  1       
I__8913/I                                       InMux                      0      3559               FALL  1       
I__8913/O                                       InMux                      503    4063               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_7/in3  LogicCell40_SEQ_MODE_1000  0      4063               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15025/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                      GlobalMux                  0      0                  RISE  1       
I__15026/O                                      GlobalMux                  252    252                RISE  1       
I__15040/I                                      ClkMux                     0      252                RISE  1       
I__15040/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_24_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2924


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4063
---------------------------- ------
Hold Time                     -2924

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__8958/I                                       Odrv4                      0      950                FALL  1       
I__8958/O                                       Odrv4                      649    1599               FALL  1       
I__8959/I                                       Span4Mux_h                 0      1599               FALL  1       
I__8959/O                                       Span4Mux_h                 543    2142               FALL  1       
I__8960/I                                       Span4Mux_v                 0      2142               FALL  1       
I__8960/O                                       Span4Mux_v                 649    2791               FALL  1       
I__8961/I                                       LocalMux                   0      2791               FALL  1       
I__8961/O                                       LocalMux                   768    3559               FALL  1       
I__8962/I                                       InMux                      0      3559               FALL  1       
I__8962/O                                       InMux                      503    4063               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_28_5/in3  LogicCell40_SEQ_MODE_1000  0      4063               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  377     
I__15025/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                      GlobalMux                  0      0                  RISE  1       
I__15026/O                                      GlobalMux                  252    252                RISE  1       
I__15027/I                                      ClkMux                     0      252                RISE  1       
I__15027/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_28_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 10828


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8298
---------------------------- ------
Clock To Out Delay            10828

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  377     
I__15025/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                            GlobalMux                  0      0                  RISE  1       
I__15026/O                                            GlobalMux                  252    252                RISE  1       
I__15033/I                                            ClkMux                     0      252                RISE  1       
I__15033/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  10      
I__9976/I                                                    LocalMux                   0      2530               FALL  1       
I__9976/O                                                    LocalMux                   768    3298               FALL  1       
I__9982/I                                                    InMux                      0      3298               FALL  1       
I__9982/O                                                    InMux                      503    3801               FALL  1       
I__9988/I                                                    CascadeMux                 0      3801               FALL  1       
I__9988/O                                                    CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_15_23_1/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_15_23_1/lcout  LogicCell40_SEQ_MODE_0000  1205   5006               FALL  1       
I__9838/I                                                    Odrv4                      0      5006               FALL  1       
I__9838/O                                                    Odrv4                      649    5655               FALL  1       
I__9839/I                                                    Span4Mux_v                 0      5655               FALL  1       
I__9839/O                                                    Span4Mux_v                 649    6304               FALL  1       
I__9840/I                                                    Span4Mux_s3_v              0      6304               FALL  1       
I__9840/O                                                    Span4Mux_s3_v              583    6887               FALL  1       
I__9841/I                                                    LocalMux                   0      6887               FALL  1       
I__9841/O                                                    LocalMux                   768    7655               FALL  1       
I__9842/I                                                    IoInMux                    0      7655               FALL  1       
I__9842/O                                                    IoInMux                    503    8159               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8159               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    8914               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      8914               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   10828              RISE  1       
usb_dn:out                                                   demo                       0      10828              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 10496


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              7966
---------------------------- ------
Clock To Out Delay            10496

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  377     
I__15025/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__15025/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__15026/I                                            GlobalMux                  0      0                  RISE  1       
I__15026/O                                            GlobalMux                  252    252                RISE  1       
I__15033/I                                            ClkMux                     0      252                RISE  1       
I__15033/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_24_4/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  10      
I__9976/I                                                  LocalMux                   0      2530               FALL  1       
I__9976/O                                                  LocalMux                   768    3298               FALL  1       
I__9983/I                                                  InMux                      0      3298               FALL  1       
I__9983/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_15_23_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_15_23_0/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__9843/I                                                  Odrv4                      0      4675               FALL  1       
I__9843/O                                                  Odrv4                      649    5324               FALL  1       
I__9844/I                                                  Span4Mux_v                 0      5324               FALL  1       
I__9844/O                                                  Span4Mux_v                 649    5973               FALL  1       
I__9845/I                                                  Span4Mux_s3_v              0      5973               FALL  1       
I__9845/O                                                  Span4Mux_s3_v              583    6556               FALL  1       
I__9846/I                                                  LocalMux                   0      6556               FALL  1       
I__9846/O                                                  LocalMux                   768    7324               FALL  1       
I__9847/I                                                  IoInMux                    0      7324               FALL  1       
I__9847/O                                                  IoInMux                    503    7828               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      7828               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    8582               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      8582               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   10496              RISE  1       
usb_dp:out                                                 demo                       0      10496              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

