<dec f='llvm/llvm/utils/TableGen/CodeGenTarget.h' l='177' type='bool llvm::CodeGenTarget::isLittleEndianEncoding() const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenTarget.h' l='175'>/// isLittleEndianEncoding - are instruction bit patterns defined as  [0..n]?
  ///</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='413' ll='415' type='bool llvm::CodeGenTarget::isLittleEndianEncoding() const'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='420' u='c' c='_ZN4llvm13CodeGenTarget34reverseBitsForLittleEndianEncodingEv'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='410'>/// isLittleEndianEncoding - Return whether this target encodes its instruction
/// in little-endian format, i.e. bits laid out in the order [0..n]
///</doc>
