<ENTRY>
{
 "thisFile": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/fpga.xo.compile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Apr 15 17:16:32 2021",
 "timestampMillis": "1618506992694",
 "buildStep": {
  "cmdId": "2c476f2f-69df-4f46-86c4-49eb2cfcfea3",
  "name": "v++",
  "logFile": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/fpga/fpga.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp \"vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -t hw --config design.cfg --jobs 8 --optimize 3 -c -k runOnfpga -ofpga.xo fpga_model.cpp --platform xilinx_aws-vu9p-f1_shell-v04261818_201920_2 ",
  "args": [
   "-t",
   "hw",
   "--config",
   "design.cfg",
   "--jobs",
   "8",
   "--optimize",
   "3",
   "-c",
   "-k",
   "runOnfpga",
   "-ofpga.xo",
   "fpga_model.cpp",
   "--platform",
   "xilinx_aws-vu9p-f1_shell-v04261818_201920_2"
  ],
  "iniFiles": [
   {
    "path": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/design.cfg",
    "content": "platform=xilinx_aws-vu9p-f1_shell-v04261818_201920_2\ndebug=1\nprofile_kernel=data:all:all:all\nsave-temps=1\n\n"
   }
  ],
  "cwd": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Apr 15 17:16:32 2021",
 "timestampMillis": "1618506992695",
 "status": {
  "cmdId": "2c476f2f-69df-4f46-86c4-49eb2cfcfea3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Thu Apr 15 17:16:47 2021",
 "timestampMillis": "1618507007291",
 "buildSummary": {
  "hardwarePlatform": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
  "hardwareDsa": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa",
  "platformDirectory": "/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "runOnfpga",
     "file": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/fpga.xo",
     "reports": []
    },
    "sources": [
     "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/fpga_model.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS"
   }
  ],
  "toolVersion": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Apr 15 17:16:47 2021",
 "timestampMillis": "1618507007294",
 "buildStep": {
  "cmdId": "963ec228-f599-46b0-9102-7517b2e393e1",
  "name": "vitis_hls",
  "logFile": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/fpga/runOnfpga/vitis_hls.log",
  "commandLine": "vitis_hls -f /home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/fpga/runOnfpga/runOnfpga.tcl -messageDb vitis_hls.pb",
  "args": [
   "vitis_hls",
   "-f",
   "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/fpga/runOnfpga/runOnfpga.tcl",
   "-messageDb",
   "vitis_hls.pb"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Apr 15 17:16:47 2021",
 "timestampMillis": "1618507007295",
 "status": {
  "cmdId": "963ec228-f599-46b0-9102-7517b2e393e1",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
