<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="bd_a31f_bs_switch_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/bd_a31f_bs_switch_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_BSCAN_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_BSCAN_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_a31f_bs_switch_0_synth_1"/>
	</Run>
	<Run Id="riscv_axi_smc_1_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_axi_smc_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_mem_reset_control_0_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_mem_reset_control_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_mig_7series_0_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_SD_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_SD_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_UART_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_UART_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_axi_quad_spi_0_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_io_axi_m_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_io_axi_m_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_io_axi_s_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_io_axi_s_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_JTAG_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_JTAG_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_RocketChip_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_RocketChip_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_clk_wiz_0_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="riscv_util_vector_logic_0_0_synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="riscv_BSCAN_0_synth_1"/>
		<Parent Id="riscv_axi_smc_1_0_synth_1"/>
		<Parent Id="riscv_mem_reset_control_0_0_synth_1"/>
		<Parent Id="riscv_mig_7series_0_0_synth_1"/>
		<Parent Id="riscv_SD_0_synth_1"/>
		<Parent Id="riscv_UART_0_synth_1"/>
		<Parent Id="riscv_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="riscv_io_axi_m_0_synth_1"/>
		<Parent Id="riscv_io_axi_s_0_synth_1"/>
		<Parent Id="riscv_JTAG_0_synth_1"/>
		<Parent Id="riscv_RocketChip_0_synth_1"/>
		<Parent Id="riscv_clk_wiz_0_0_synth_1"/>
		<Parent Id="riscv_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="bd_a31f_bs_switch_0_synth_1"/>
		<Parent Id="riscv_BSCAN_0_synth_1"/>
		<Parent Id="riscv_axi_smc_1_0_synth_1"/>
		<Parent Id="riscv_mem_reset_control_0_0_synth_1"/>
		<Parent Id="riscv_mig_7series_0_0_synth_1"/>
		<Parent Id="riscv_SD_0_synth_1"/>
		<Parent Id="riscv_UART_0_synth_1"/>
		<Parent Id="riscv_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="riscv_io_axi_m_0_synth_1"/>
		<Parent Id="riscv_io_axi_s_0_synth_1"/>
		<Parent Id="riscv_JTAG_0_synth_1"/>
		<Parent Id="riscv_RocketChip_0_synth_1"/>
		<Parent Id="riscv_clk_wiz_0_0_synth_1"/>
		<Parent Id="riscv_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

