// Seed: 3576406941
module module_0 (
    input logic id_0,
    output reg id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output reg id_6,
    input id_7,
    input id_8,
    output id_9,
    input logic id_10
    , id_12,
    output id_11
);
  logic id_13;
  logic id_14 = ~id_0;
  type_22 id_15 (.id_0(id_6));
  always @(posedge id_4 or posedge 1) begin
    id_6 <= 1'b0;
    id_14 = id_8;
    id_1 <= id_3;
    id_9 <= id_5;
  end
  logic id_16;
endmodule
