<module name="DSS_EDP0_COMMON_0_V2A_CORE_VP_REGS_APB" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="V2A__CORE_VP__REGS_APB_APB_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_APB_CTRL_p" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="APB_XT_RUNSTALL" width="1" begin="3" end="3" resetval="0x1" description=" When 1 stalls the CPU from executing further instructions. This bit must be set HIGH during firmware load. " range="3" rwaccess="R/W"/> 
		<bitfield id="APB_IRAM_PATH" width="1" begin="2" end="2" resetval="0x1" description=" Unused. Kept RW for software backward compatibility. " range="2" rwaccess="R/W"/> 
		<bitfield id="APB_DRAM_PATH" width="1" begin="1" end="1" resetval="0x1" description=" Unused. Kept RW for software backward compatibility. " range="1" rwaccess="R/W"/> 
		<bitfield id="APB_XT_RESET" width="1" begin="0" end="0" resetval="0x1" description=" Internal uCPU reset. Active High. Must be cleared to enable firmware load and normal operation of the uCPU. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_xt_int_ctrl_p" acronym="V2A__CORE_VP__REGS_APB_xt_int_ctrl_p" offset="0x4" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="XT_INT_POLARITY" width="2" begin="1" end="0" resetval="0x0" description=" Each bit inverts appropriate interrupt signal provided do internal CPU interrupt input. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MAILBOX_FULL_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_MAILBOX_FULL_ADDR_p" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_FULL" width="1" begin="0" end="0" resetval="0x0" description=" Mailbox full indication. 0x1-mailbox full. No more messages can be sent to mailbox 0x0-mailbox not-full. At least 1 write can be performed to mailbox " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MAILBOX_EMPTY_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_MAILBOX_EMPTY_ADDR_p" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_EMPTY" width="1" begin="0" end="0" resetval="0x1" description=" Mailbox empty indication. 0x1-mailbox empty. No response available 0x0-mailbox not-empty. There is at least 1 byte of a response in mailbox available to read by Host processor " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_mailbox0_wr_data_p" acronym="V2A__CORE_VP__REGS_APB_mailbox0_wr_data_p" offset="0x10" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="MAILBOX0_WR_DATA" width="8" begin="7" end="0" resetval="0x0" description=" Mailbox write data. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_mailbox0_rd_data_p" acronym="V2A__CORE_VP__REGS_APB_mailbox0_rd_data_p" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="MAILBOX0_RD_DATA" width="8" begin="7" end="0" resetval="0x0" description=" Mailbox Read data. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_KEEP_ALIVE_p" acronym="V2A__CORE_VP__REGS_APB_KEEP_ALIVE_p" offset="0x18" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="KEEP_ALIVE_CNT" width="8" begin="7" end="0" resetval="0x0" description=" Software keep alive counter. Counter is initialized to 0x0 after reset and incremented by 0x1 with every FW kernel loop. It can be used to determine if internal CPU started running correctly. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_VER_L_p" acronym="V2A__CORE_VP__REGS_APB_VER_L_p" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="VER_LSB" width="8" begin="7" end="0" resetval="0x0" description=" Software Version lower byte. Loaded by Firmware at the beginning of firmware operation. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_VER_H_p" acronym="V2A__CORE_VP__REGS_APB_VER_H_p" offset="0x20" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="VER_MSB" width="8" begin="7" end="0" resetval="0x0" description=" Software Version higher byte. Loaded by Firmware at the beginning of firmware operation. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_VER_LIB_L_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_VER_LIB_L_ADDR_p" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_LIB_VER_L" width="8" begin="7" end="0" resetval="0x0" description=" Software Library Version lower byte. Loaded by Firmware at the beginning of firmware operation. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_VER_LIB_H_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_VER_LIB_H_ADDR_p" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_LIB_VER_H" width="8" begin="7" end="0" resetval="0x0" description=" Software Library Version higher byte. Loaded by Firmware at the beginning of firmware operation. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_DEBUG_L_p" acronym="V2A__CORE_VP__REGS_APB_SW_DEBUG_L_p" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_DEBUG_7_0" width="8" begin="7" end="0" resetval="0x0" description=" Register used for debug purposes [lower byte]. Can be written internally by firmware to allow Core Driver to read the internal status. Not used during normal operation since it requires a special version of firmware with a debug capabilities. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_DEBUG_H_p" acronym="V2A__CORE_VP__REGS_APB_SW_DEBUG_H_p" offset="0x30" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_DEBUG_15_8" width="8" begin="7" end="0" resetval="0x0" description=" Register used for debug purposes [higher byte]. Can be written internally by firmware to allow Core Driver to read the internal status. Not used during normal operation since it requires a special version of firmware with a debug capabilities. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MAILBOX_INT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_MAILBOX_INT_MASK_p" offset="0x34" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_FULL_INT_MASK" width="1" begin="1" end="1" resetval="0x0" description=" Mailbox Full Interrupt mask 0x0-interrupt enabled 0x1-interrupt disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="MAILBOX_EMPTY_INT_MASK" width="1" begin="0" end="0" resetval="0x0" description=" Mailbox Not-empty Interrupt mask 0x0-interrupt enabled 0x1-interrupt disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MAILBOX_INT_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_MAILBOX_INT_STATUS_p" offset="0x38" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_FULL_INT_STATUS" width="1" begin="1" end="1" resetval="0x0" description=" Mailbox full interrupt. Active HIGH. Cleared on read. This interrupt is set when mailbox becomes full which means there is no more space for messages sent from Host processor to internal uCPU and when this interrupt is enabled in MAILBOX_INT_MASK_p register. It is set when mailbox_full bit transitions from 0 to 1. " range="1" rwaccess="R"/> 
		<bitfield id="MAILBOX_EMPTY_INT_STATUS" width="1" begin="0" end="0" resetval="0x0" description=" Mailbox not-empty interrupt. Active HIGH. Cleared on read. This interrupt is set when mailbox becomes not-empty which means there is a response in the mailbox available to read by the Host processer and when interrupt is enabled in MAILBOX_INT_MASK_p register. It is set when mailbox_empty bit transitions from 1 to 0. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_CLK_L_p" acronym="V2A__CORE_VP__REGS_APB_SW_CLK_L_p" offset="0x3C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_CLOCK_VAL_L" width="8" begin="7" end="0" resetval="0x0" description="  Fractional of the clock decimal value. Should be loaded by API to the value that reflects the frequency of clock provided to core clock input.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_CLK_H_p" acronym="V2A__CORE_VP__REGS_APB_SW_CLK_H_p" offset="0x40" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_CLOCK_VAL_H" width="8" begin="7" end="0" resetval="0x100" description="  Clock frequency in decimal values.  Should be loaded by API to the value that reflects the frequency of clock provided to core clock input.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_EVENTS0_p" acronym="V2A__CORE_VP__REGS_APB_SW_EVENTS0_p" offset="0x44" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_EVENTS7_0" width="8" begin="7" end="0" resetval="0x0" description=" Each bit represents a separate event reported by the internal uCPU. If bit is set to 1 event is reported. All events are cleared upon read. Detailed description in Cadence HD Display TX Controller Programming Interface document. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_EVENTS1_p" acronym="V2A__CORE_VP__REGS_APB_SW_EVENTS1_p" offset="0x48" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_EVENTS15_8" width="8" begin="7" end="0" resetval="0x0" description=" Each bit represents a separate event reported by the internal uCPU. If bit is set to 1 event is reported. All events are cleared upon read. Detailed description in Cadence HD Display TX Controller Programming Interface document. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_EVENTS2_p" acronym="V2A__CORE_VP__REGS_APB_SW_EVENTS2_p" offset="0x4C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_EVENTS23_16" width="8" begin="7" end="0" resetval="0x0" description=" Each bit represents a separate event reported by the internal uCPU. If bit is set to 1 event is reported. All events are cleared upon read. Detailed description in Cadence HD Display TX Controller Programming Interface document. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SW_EVENTS3_p" acronym="V2A__CORE_VP__REGS_APB_SW_EVENTS3_p" offset="0x50" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="SW_EVENTS31_24" width="8" begin="7" end="0" resetval="0x0" description=" Each bit represents a separate event reported by the internal uCPU. If bit is set to 1 event is reported. All events are cleared upon read. Detailed description in Cadence HD Display TX Controller Programming Interface document. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_XT_OCD_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_XT_OCD_CTRL_p" offset="0x60" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="XT_OCDHALTONRESET" width="1" begin="1" end="1" resetval="0x1" description="  Internal CPU - Halt On Reget configuration register     " range="1" rwaccess="R/W"/> 
		<bitfield id="XT_DRESET" width="1" begin="0" end="0" resetval="0x1" description="  Internal CPU - Dreset control register     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_XT_OCD_CTRL_RO_p" acronym="V2A__CORE_VP__REGS_APB_XT_OCD_CTRL_RO_p" offset="0x64" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="XT_XOCDMODE" width="1" begin="0" end="0" resetval="0x0" description="  Internal CPU - OCD mode configuration     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_APB_INT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_APB_INT_MASK_p" offset="0x6C" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="APB_CEC_INTR_MASK" width="1" begin="3" end="3" resetval="0x1" description=" Reserved field. 0x0 when read. Writes ignored." range="3" rwaccess="R/W"/> 
		<bitfield id="APB_PIF_INTR_MASK" width="1" begin="2" end="2" resetval="0x1" description="PIF module Interrupt mask 0x0-interrupt enabled 0x1-interrupt disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="APB_SW_INTR_MASK" width="1" begin="1" end="1" resetval="0x1" description="SW Event Interrupt mask 0x0-interrupt enabled 0x1-interrupt disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="APB_MAILBOX_INTR_MASK" width="1" begin="0" end="0" resetval="0x1" description="Mailbox Interrupt mask 0x0-interrupt enabled 0x1-interrupt disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_APB_INT_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_APB_INT_STATUS_p" offset="0x70" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="APB_CEC_INTR_STATUS" width="1" begin="3" end="3" resetval="0x0" description=" Reserved. " range="3" rwaccess="R"/> 
		<bitfield id="APB_PIF_INTR_STATUS" width="1" begin="2" end="2" resetval="0x0" description=" PIF module Interrupt status. Active HIGH. If this bit is set further status should be read from SOURCE_PIF_INTERRUPT_SOURCE register. This bit is cleared automatically on read from SOURCE_PIF_INTERRUPT_SOURCE register." range="2" rwaccess="R"/> 
		<bitfield id="APB_SW_INTR_STATUS" width="1" begin="1" end="1" resetval="0x0" description=" SW Events Interrupt status. Active HIGH. If this bit is set further status should be read from SW_EVENTSn registers. This bit is cleared automatically on read from SW_EVENTSn registers if there are no more events." range="1" rwaccess="R"/> 
		<bitfield id="APB_MAILBOX_INTR_STATUS" width="1" begin="0" end="0" resetval="0x0" description=" Mailbox Interrupt status. Active HIGH. If this bit is set further status should be read from MAILBOX_INT_STATUS register. This bit is cleared automatically on read from MAILBOX_INT_STATUS register." range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CDNS_DID_p" acronym="V2A__CORE_VP__REGS_APB_CDNS_DID_p" offset="0xA0" width="32" description="">
		<bitfield id="IPVER" width="32" begin="31" end="0" resetval="0x34118" description="  0x8546 - DisplayPort 1.4/EmbeddedDisplayPort 1.4 Tx Combo Controller  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CDNS_RID0_p" acronym="V2A__CORE_VP__REGS_APB_CDNS_RID0_p" offset="0xA4" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read.       " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="IP_VERSION" width="16" begin="15" end="0" resetval="0x8192" description=" IP version: r[15:4]v[3:0] " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CDNS_RID1_p" acronym="V2A__CORE_VP__REGS_APB_CDNS_RID1_p" offset="0xA8" width="32" description="">
		<bitfield id="AUX_VERSION" width="16" begin="31" end="16" resetval="0x4096" description=" AUX version: r[31:20]v[19:16] " range="31 - 16" rwaccess="R"/> 
		<bitfield id="PHY_VERSION" width="16" begin="15" end="0" resetval="0x4352" description=" PHY version: r[15:4]v[3:0] " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CDNS_CFGS0_p" acronym="V2A__CORE_VP__REGS_APB_CDNS_CFGS0_p" offset="0xAC" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved" range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="AUDIO_STREAM_NUMBER" width="4" begin="27" end="24" resetval="0x1" description=" Secondary configuration. Number of audio streams supported" range="27 - 24" rwaccess="R"/> 
		<bitfield id="VIDEO_STREAM_NUMBER" width="4" begin="23" end="20" resetval="0x4" description=" Secondary configuration. Number of video streams supported" range="23 - 20" rwaccess="R"/> 
		<bitfield id="ASF_SUPPORT" width="2" begin="19" end="18" resetval="0x1" description=" Secondary configuration. ASF support. 0x0: ASF not supported, 0x1: ASF supported" range="19 - 18" rwaccess="R"/> 
		<bitfield id="DSC_SUPPORT" width="2" begin="17" end="16" resetval="0x1" description=" Secondary configuration. DSC support. 0x0: DSC not supported, 0x1: DSC supported" range="17 - 16" rwaccess="R"/> 
		<bitfield id="IP_NUMBER_FAMILY" width="8" begin="15" end="8" resetval="0x0" description=" Main configuration. IP Family Code. 0x00: Display TX Controller, 0x01: Display RX Controller" range="15 - 8" rwaccess="R"/> 
		<bitfield id="IP_NUMBER_CONFIGURATION" width="8" begin="7" end="0" resetval="0x2" description=" Main configuration. IP configuration.  0x00 - HDMI+DP+HDPC  0x01 - HDMI+HDCP  0x02 - DP+HDCP  0x03 - HDMI+DP" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CDNS_CFGS1_p" acronym="V2A__CORE_VP__REGS_APB_CDNS_CFGS1_p" offset="0xB0" width="32" description="">
		<bitfield id="AUX_NUMBER" width="16" begin="31" end="16" resetval="0x2064" description=" AUX IP Number, according to versioning scheme. " range="31 - 16" rwaccess="R"/> 
		<bitfield id="PHY_NUMBER" width="16" begin="15" end="0" resetval="0x2049" description=" PHY IP Number, according to versioning scheme. " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHIFT_PATTERN_IN_3_0_p" acronym="V2A__CORE_VP__REGS_APB_SHIFT_PATTERN_IN_3_0_p" offset="0x800" width="32" description="">
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN3" width="8" begin="31" end="24" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN2" width="8" begin="23" end="16" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN1" width="8" begin="15" end="8" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN0" width="8" begin="7" end="0" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHIFT_PATTERN_IN_4_7_p" acronym="V2A__CORE_VP__REGS_APB_SHIFT_PATTERN_IN_4_7_p" offset="0x804" width="32" description="">
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN7" width="8" begin="31" end="24" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN6" width="8" begin="23" end="16" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN5" width="8" begin="15" end="8" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN4" width="8" begin="7" end="0" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHIFT_PATTERN_IN9_8_p" acronym="V2A__CORE_VP__REGS_APB_SHIFT_PATTERN_IN9_8_p" offset="0x808" width="32" description="">
		<bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 21" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PHY_SHIFT_REPETITION" width="3" begin="20" end="18" resetval="0x0" description="  Shift repetition Number     " range="20 - 18" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_EN" width="1" begin="17" end="17" resetval="0x0" description="  When 1 enable the Shift pattern Mechanism     " range="17" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_LOAD" width="1" begin="16" end="16" resetval="0x0" description="  When 1 load the 80 bits of data      " range="16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN9" width="8" begin="15" end="8" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_SHIFT_PATTERN8" width="8" begin="7" end="0" resetval="0x0" description="  Input to hdmi_pattern_shift     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PRBS_CNTRL_p" acronym="V2A__CORE_VP__REGS_APB_PRBS_CNTRL_p" offset="0x80C" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PHY_PRBS3_OUT_MODE" width="2" begin="15" end="14" resetval="0x0" description="  00 = idle, output all zeros  01 = output 8 bits on pattern[7:0] 10 = output 1 bit on pattern[9] and output inverted bit on pattern[8]  11 = output 10 bits on pattern[9:0]     " range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS3_MODE" width="2" begin="13" end="12" resetval="0x2" description="  00 = PRBS11  01 = PRBS15  10 = PRBS7  11 = PRBS31     " range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS2_OUT_MODE" width="2" begin="11" end="10" resetval="0x0" description="  00 = idle, output all zeros 01 = output 8 bits on pattern[7:0]  10 = output 1 bit on pattern[9] and output inverted bit on pattern[8]  11 = output 10 bits on pattern[9:0]     " range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS2_MODE" width="2" begin="9" end="8" resetval="0x2" description="  00 = PRBS11  01 = PRBS15  10 = PRBS7  11 = PRBS31     " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS1_OUT_MODE" width="2" begin="7" end="6" resetval="0x0" description="  00 = idle, output all zeros  01 = output 8 bits on pattern[7:0]  10 = output 1 bit on pattern[9] and output inverted bit on pattern[8]  11 = output 10 bits on pattern[9:0]     " range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS1_MODE" width="2" begin="5" end="4" resetval="0x2" description="  00 = PRBS11  01 = PRBS15  10 = PRBS7  11 = PRBS31     " range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS0_OUT_MODE" width="2" begin="3" end="2" resetval="0x0" description="  00 = idle, output all zeros 01 = output 8 bits on pattern[7:0] 10 = output 1 bit on pattern[9] and output inverted bit on pattern[8] 11 = output 10 bits on pattern[9:0]     " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_PRBS0_MODE" width="2" begin="1" end="0" resetval="0x2" description="  00 = PRBS11  01 = PRBS15  10 = PRBS7  11 = PRBS31     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PRBS_ERR_INSERTION_p" acronym="V2A__CORE_VP__REGS_APB_PRBS_ERR_INSERTION_p" offset="0x810" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="NUMBER_OF_ERRORS3" width="5" begin="23" end="19" resetval="0x0" description="  The number of errors to be inserted when add_error is high.     " range="23 - 19" rwaccess="R/W"/> 
		<bitfield id="ADD_ERROR3" width="1" begin="18" end="18" resetval="0x0" description="  When high the PRBS generator inserts the number of errors written in number_of_errors field.     " range="18" rwaccess="R/W"/> 
		<bitfield id="NUMBER_OF_ERRORS2" width="5" begin="17" end="13" resetval="0x0" description="  The number of errors to be inserted when add_error is high.     " range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="ADD_ERROR2" width="1" begin="12" end="12" resetval="0x0" description="  When high the PRBS generator inserts the number of errors written in number_of_errors field.     " range="12" rwaccess="R/W"/> 
		<bitfield id="NUMBER_OF_ERRORS1" width="5" begin="11" end="7" resetval="0x0" description="  The number of errors to be inserted when add_error is high.     " range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="ADD_ERROR1" width="1" begin="6" end="6" resetval="0x0" description="  When high the PRBS generator inserts the number of errors written in number_of_errors field     " range="6" rwaccess="R/W"/> 
		<bitfield id="NUMBER_OF_ERRORS0" width="5" begin="5" end="1" resetval="0x0" description="  The number of errors to be inserted when add_error is high.     " range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="ADD_ERROR0" width="1" begin="0" end="0" resetval="0x0" description="  When high the PRBS generator inserts the number of errors written in number_of_errors field     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_LANES_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_LANES_CONFIG_p" offset="0x814" width="32" description="">
		<bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 23" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PHY_20_10" width="1" begin="22" end="22" resetval="0x1" description="  1'b0: Data to PHY is 10 bit with char clock  1'd1:  Data to PHY is 20 bit with data clock     " range="22" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_COMB_BYPASS" width="1" begin="21" end="21" resetval="0x1" description="  Bypass swap invert and all combination     " range="21" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_DATA_DEL_EN" width="1" begin="20" end="20" resetval="0x0" description="  enable configurable delay of lanes to be activated.if this bit is 0 the delay is only activated for DisplayPort mode with source_phy_data_sel=prbs or shift-mem     " range="20" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE3_POLARITY" width="1" begin="19" end="19" resetval="0x0" description="  Reverse polarity of data, lane3     " range="19" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE2_POLARITY" width="1" begin="18" end="18" resetval="0x0" description="  Reverse polarity of data, lane2     " range="18" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE1_POLARITY" width="1" begin="17" end="17" resetval="0x0" description="  Reverse polarity of data, lane1     " range="17" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE0_POLARITY" width="1" begin="16" end="16" resetval="0x0" description="  Reverse polarity of data, lane0     " range="16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_AUX_SPARE" width="4" begin="15" end="12" resetval="0x0" description="  Spare bits for aux  **1.1**     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE3_LSB_MSB" width="1" begin="11" end="11" resetval="0x0" description="  Reverse order of data, lane3     " range="11" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE2_LSB_MSB" width="1" begin="10" end="10" resetval="0x0" description="  Reverse order of data, lane2     " range="10" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE1_LSB_MSB" width="1" begin="9" end="9" resetval="0x0" description="  Reverse order of data, lane1     " range="9" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE0_LSB_MSB" width="1" begin="8" end="8" resetval="0x0" description="  Reverse order of data, lane0     " range="8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE3_SWAP" width="2" begin="7" end="6" resetval="0x0" description="  Swap control lane3     " range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE2_SWAP" width="2" begin="5" end="4" resetval="0x1" description="  Swap control lane2     " range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE1_SWAP" width="2" begin="3" end="2" resetval="0x2" description="  Swap control lane1     " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE0_SWAP" width="2" begin="1" end="0" resetval="0x3" description="  Swap control lane0     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PHY_DATA_SEL_p" acronym="V2A__CORE_VP__REGS_APB_PHY_DATA_SEL_p" offset="0x818" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PHY_MHDP_SEL" width="2" begin="4" end="3" resetval="0x0" description="  3'd0: tx_data = DP   3'd1: tx_data = HDMI   3'd2: tx_data = RSRV   3'd3: tx_data = RSRV     " range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_DATA_SEL" width="3" begin="2" end="0" resetval="0x0" description="  3'd0: tx_data = phy_dout   3'd1: tx_data = phy_dout_bypass    3'd2: tx_data = source_phy_prbs_pout   3'd3: tx_data = source_phy_shift_pout     " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_LANES_DEL_VAL_p" acronym="V2A__CORE_VP__REGS_APB_LANES_DEL_VAL_p" offset="0x81C" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PHY_LANE3_DEL_VAL" width="4" begin="15" end="12" resetval="0x6" description="  delay for lane 3  this parameter can take values from 0 up to 8.  All other values are reserved     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE2_DEL_VAL" width="4" begin="11" end="8" resetval="0x4" description="  delay for lane 2  this parameter can take values from 0 up to 8.  All other values are reserved     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE1_DEL_VAL" width="4" begin="7" end="4" resetval="0x2" description="  delay for lane 1  this parameter can take values from 0 up to 8.  All other values are reserved     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_LANE0_DEL_VAL" width="4" begin="3" end="0" resetval="0x0" description="  delay for lane 0  this parameter can take values from 0 up to 8.  All other values are reserved     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_dptx_car_p" acronym="V2A__CORE_VP__REGS_APB_source_dptx_car_p" offset="0x904" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN7" width="1" begin="25" end="25" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 7 - active low     " range="25" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN7" width="1" begin="24" end="24" resetval="0x0" description="  dptx_vif_clk enable for stream number 7 - active high     " range="24" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN6" width="1" begin="23" end="23" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 6 - active low     " range="23" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN6" width="1" begin="22" end="22" resetval="0x0" description="  dptx_vif_clk enable for stream number 6 - active high     " range="22" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN5" width="1" begin="21" end="21" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 5 - active low     " range="21" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN5" width="1" begin="20" end="20" resetval="0x0" description="  dptx_vif_clk enable for stream number 5 - active high     " range="20" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN4" width="1" begin="19" end="19" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 4 - active low     " range="19" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN4" width="1" begin="18" end="18" resetval="0x0" description="  dptx_vif_clk enable for stream number 4 - active high     " range="18" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN3" width="1" begin="17" end="17" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 3 - active low     " range="17" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN3" width="1" begin="16" end="16" resetval="0x0" description="  dptx_vif_clk enable for stream number 3 - active high     " range="16" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN2" width="1" begin="15" end="15" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 2 - active low     " range="15" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN2" width="1" begin="14" end="14" resetval="0x0" description="  dptx_vif_clk enable for stream number 2 - active high     " range="14" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN1" width="1" begin="13" end="13" resetval="0x0" description="  dptx_vif_clk_rstn enable for stream number 1 - active low     " range="13" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN1" width="1" begin="12" end="12" resetval="0x0" description="  dptx_vif_clk enable for stream number 1 - active high     " range="12" rwaccess="R/W"/> 
		<bitfield id="DPTX_FRMR_DATA_CLK_RSTN_EN" width="1" begin="11" end="11" resetval="0x0" description="  dptx_frmr_data_clk_rstn enable - active low     " range="11" rwaccess="R/W"/> 
		<bitfield id="DPTX_FRMR_DATA_CLK_EN" width="1" begin="10" end="10" resetval="0x0" description="  dptx_frmr_data_clk enable - active high     " range="10" rwaccess="R/W"/> 
		<bitfield id="DPTX_PHY_DATA_RSTN_EN" width="1" begin="9" end="9" resetval="0x0" description="  dptx_phy_data_rstn enable - active low     " range="9" rwaccess="R/W"/> 
		<bitfield id="DPTX_PHY_DATA_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="  dptx_phy_data_clk enable - active high     " range="8" rwaccess="R/W"/> 
		<bitfield id="DPTX_PHY_CHAR_RSTN_EN" width="1" begin="7" end="7" resetval="0x0" description="  dptx_phy_char_rstn enable - active low     " range="7" rwaccess="R/W"/> 
		<bitfield id="DPTX_PHY_CHAR_CLK_EN" width="1" begin="6" end="6" resetval="0x0" description="  dptx_phy_char_clk enable - active high     " range="6" rwaccess="R/W"/> 
		<bitfield id="SOURCE_AUX_SYS_CLK_RSTN_EN" width="1" begin="5" end="5" resetval="0x0" description="  source_aux_sys_clk_rstn enable - active low     " range="5" rwaccess="R/W"/> 
		<bitfield id="SOURCE_AUX_SYS_CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="  source_aux_sys_clk enable - active high     " range="4" rwaccess="R/W"/> 
		<bitfield id="DPTX_SYS_CLK_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="  dptx_sys_clk_rstn enable - active low     " range="3" rwaccess="R/W"/> 
		<bitfield id="DPTX_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="  dptx_sys_clk enable - active high     " range="2" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="  dptx_vif_clk_rstn enable - active low     " range="1" rwaccess="R/W"/> 
		<bitfield id="CFG_DPTX_VIF_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="  dptx_vif_clk enable - active high     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_phy_car_p" acronym="V2A__CORE_VP__REGS_APB_source_phy_car_p" offset="0x908" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="  source_phy_char_out_clk_rstn enable - active low     " range="3" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_CHAR_OUT_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="  source_phy_char_out_clk enable - active high     " range="2" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_DATA_OUT_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="  source_phy_data_out_clk_rstn enable - active low     " range="1" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PHY_DATA_OUT_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="  source_phy_data_out_clk enable - active high     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_pkt_car_p" acronym="V2A__CORE_VP__REGS_APB_source_pkt_car_p" offset="0x918" width="32" description="">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN7" width="1" begin="17" end="17" resetval="0x0" description="  source_pkt_data_rstn_en7 - active low     " range="17" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN7" width="1" begin="16" end="16" resetval="0x0" description="  source_pkt_data_clk_en7 -  active high     " range="16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN6" width="1" begin="15" end="15" resetval="0x0" description="  source_pkt_data_rstn_en6 - active low     " range="15" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN6" width="1" begin="14" end="14" resetval="0x0" description="  source_pkt_data_clk_en6 -  active high     " range="14" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN5" width="1" begin="13" end="13" resetval="0x0" description="  source_pkt_data_rstn_en5 - active low     " range="13" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN5" width="1" begin="12" end="12" resetval="0x0" description="  source_pkt_data_clk_en5 -  active high     " range="12" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN4" width="1" begin="11" end="11" resetval="0x0" description="  source_pkt_data_rstn_en4 - active low     " range="11" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN4" width="1" begin="10" end="10" resetval="0x0" description="  source_pkt_data_clk_en4 -  active high     " range="10" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN3" width="1" begin="9" end="9" resetval="0x0" description="  source_pkt_data_rstn_en3 - active low     " range="9" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN3" width="1" begin="8" end="8" resetval="0x0" description="  source_pkt_data_clk_en3 -  active high     " range="8" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN2" width="1" begin="7" end="7" resetval="0x0" description="  source_pkt_data_rstn_en2 - active low     " range="7" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN2" width="1" begin="6" end="6" resetval="0x0" description="  source_pkt_data_clk_en2 -  active high     " range="6" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN1" width="1" begin="5" end="5" resetval="0x0" description="  source_pkt_data_rstn_en1 - active low     " range="5" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN1" width="1" begin="4" end="4" resetval="0x0" description="  source_pkt_data_clk_en1 -  active high     " range="4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_SYS_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="  source_pkt_sys_rstn_en - active low     " range="3" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="  source_pkt_sys_clk_en - active high     " range="2" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="  source_pkt_data_rstn_en - active low     " range="1" rwaccess="R/W"/> 
		<bitfield id="SOURCE_PKT_DATA_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="  source_pkt_data_clk_en - active high     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_aif_car_p" acronym="V2A__CORE_VP__REGS_APB_source_aif_car_p" offset="0x91C" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="SOURCE_AIF_SYS_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="  source_aif_sys_rstn enable - active low     " range="3" rwaccess="R/W"/> 
		<bitfield id="SOURCE_AIF_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="  source_aif_sys_clk enable - active high     " range="2" rwaccess="R/W"/> 
		<bitfield id="SOURCE_AIF_PKT_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="  source_aif_pkt_clk_rstn enable - active low     " range="1" rwaccess="R/W"/> 
		<bitfield id="SOURCE_AIF_PKT_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="  source_aif_pkt_clk enable - active high     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_cipher_car_p" acronym="V2A__CORE_VP__REGS_APB_source_cipher_car_p" offset="0x920" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN" width="1" begin="3" end="3" resetval="0x0" description="  source_cipher_system_clk_rstn enable - active low [Only when HDCP used]     " range="3" rwaccess="R/W"/> 
		<bitfield id="SOURCE_CIPHER_SYS_CLK_EN" width="1" begin="2" end="2" resetval="0x0" description="  source_cipher_sys_clk enable - active high [Only when HDCP used]     " range="2" rwaccess="R/W"/> 
		<bitfield id="SOURCE_CIPHER_CHAR_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="  source_cipher_char_clk_rstn enable - active low [Only when HDCP used]     " range="1" rwaccess="R/W"/> 
		<bitfield id="SOURCE_CIPHER_CHAR_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="  source_cipher_char_clk enable - active high [Only when HDCP used]     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_crypto_car_p" acronym="V2A__CORE_VP__REGS_APB_source_crypto_car_p" offset="0x924" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="SOURCE_CRYPTO_SYS_CLK_RSTN_EN" width="1" begin="1" end="1" resetval="0x0" description="  source_crypto_sys_clk_rstn enable - active low [Only when HDCP used]     " range="1" rwaccess="R/W"/> 
		<bitfield id="SOURCE_CRYPTO_SYS_CLK_EN" width="1" begin="0" end="0" resetval="0x0" description="  source_crypto_sys_clk enable - active high [Only when HDCP used]     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_source_spdif_car_p" acronym="V2A__CORE_VP__REGS_APB_source_spdif_car_p" offset="0x928" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="SPDIF_MCLK_RSTN_EN0" width="1" begin="3" end="3" resetval="0x0" description="  spdif_mclk_rstn enable0 - active low     " range="3" rwaccess="R/W"/> 
		<bitfield id="SPDIF_MCLK_EN0" width="1" begin="2" end="2" resetval="0x0" description="  spdif_mclk enable0 - active high     " range="2" rwaccess="R/W"/> 
		<bitfield id="SPDIF_CDR_CLK_RSTN_EN0" width="1" begin="1" end="1" resetval="0x0" description="  spdif_cdr_clk_rstn enable0 - active low     " range="1" rwaccess="R/W"/> 
		<bitfield id="SPDIF_CDR_CLK_EN0" width="1" begin="0" end="0" resetval="0x0" description="  spdif_cdr_clk enable0 - active high     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_CONFIG_REG_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_CONFIG_REG_p" offset="0x2000" width="32" description="">
		<bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 22" rwaccess="N/A"/> 
		<bitfield id="DP_TX_PHY_10BIT_ENABLE" width="1" begin="21" end="21" resetval="0x0" description="  Used to enable the 10-bit mode. Active high.     " range="21" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_LANE3_SKEW" width="3" begin="20" end="18" resetval="0x0" description="  Specifies the programmable lane3 skew.     " range="20 - 18" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_LANE2_SKEW" width="3" begin="17" end="15" resetval="0x0" description="  Specifies the programmable lane2 skew.     " range="17 - 15" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_LANE1_SKEW" width="3" begin="14" end="12" resetval="0x0" description="  Specifies the programmable lane1 skew.     " range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_LANE0_SKEW" width="3" begin="11" end="9" resetval="0x0" description="  Specifies the programmable lane0 skew.     " range="11 - 9" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_AUTOMATIC" width="1" begin="8" end="8" resetval="0x0" description="  When set, the dp_tx_phy_scrambler_bypass and the dp_tx_phy_encoder_bypass bits are ignored during training pattern generation. This is a debug feature.     " range="8" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_SKEW_BYPASS" width="1" begin="7" end="7" resetval="0x0" description="  Used to bypass the lane skew. Active high. This is a debug feature.     " range="7" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_ENCODER_BYPASS" width="1" begin="6" end="6" resetval="0x0" description="  Used to bypass the encoder. Active high. This is a debug feature.     " range="6" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_SCRAMBLER_BYPASS" width="1" begin="5" end="5" resetval="0x0" description="  Used to bypass the scrambler. Active high. This is a debug feature.     " range="5" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_TYPE" width="4" begin="4" end="1" resetval="0x0" description="  Specifies the training pattern type used as follows:  0000  PRBS7  0001  TPS1  0010  TPS2  0011  TPS3  0100  TPS4  0101  custom 80-bit pattern  0110  D10.2 training pattern  0111  Symbol Error Rate Measurement pattern  1000  CP2520 pattern1  1001  CP2520 pattern2  1010  CP2520 pattern3  others  reserved     " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="  Enables the training sequence [when set to 1].     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_SW_RESET_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_SW_RESET_p" offset="0x2004" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="DP_TX_PHY_SW_RST" width="1" begin="0" end="0" resetval="0x0" description="  Software reset. Active high.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_SCRAMBLER_SEED_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_SCRAMBLER_SEED_p" offset="0x2008" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="DP_TX_PHY_SCRAMBLER_SEED" width="16" begin="15" end="0" resetval="0x65535" description="  Scrambler seed range 0-0xFFFF     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_TRAINING_01_04_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_TRAINING_01_04_p" offset="0x200C" width="32" description="">
		<bitfield id="DP_TX_PHY_TRAINING_04" width="8" begin="31" end="24" resetval="0x0" description="  Byte 4 of the 80-bit custom training data.     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_03" width="8" begin="23" end="16" resetval="0x0" description="  Byte 3 of the 80-bit custom training data.     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_02" width="8" begin="15" end="8" resetval="0x0" description="  Byte 2 of the 80-bit custom training data.     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_01" width="8" begin="7" end="0" resetval="0x0" description="  Byte 1 of the 80-bit custom training data.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_TRAINING_05_08_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_TRAINING_05_08_p" offset="0x2010" width="32" description="">
		<bitfield id="DP_TX_PHY_TRAINING_08" width="8" begin="31" end="24" resetval="0x0" description="  Byte 8 of the 80-bit custom training data.     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_07" width="8" begin="23" end="16" resetval="0x0" description="  Byte 7 of the 80-bit custom training data.     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_06" width="8" begin="15" end="8" resetval="0x0" description="  Byte 6 of the 80-bit custom training data.     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_05" width="8" begin="7" end="0" resetval="0x0" description="  Byte 5 of the 80-bit custom training data.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_TRAINING_09_10_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_TRAINING_09_10_p" offset="0x2014" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="DP_TX_PHY_TRAINING_10" width="8" begin="15" end="8" resetval="0x0" description="  Byte 10 of the 80-bit custom training data.     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DP_TX_PHY_TRAINING_09" width="8" begin="7" end="0" resetval="0x0" description="  Byte 9 of the 80-bit custom training data.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_SR_INTERVAL_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_SR_INTERVAL_p" offset="0x2018" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="DP_TX_PHY_SR_INTERVAL" width="16" begin="15" end="0" resetval="0x252" description="  CP2520 test pattern SR Interval definition     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_TX_PHY_FEC_TEST_p" acronym="V2A__CORE_VP__REGS_APB_DP_TX_PHY_FEC_TEST_p" offset="0x201C" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="FEC_L23_EXT_DIAG_TEST_EN" width="1" begin="9" end="9" resetval="0x0" description=" Encoder 1 external diagnostic test enable. When asserted, a corruption is injected in the external diagnostic reference module which generate an external diagnostic support module fault. To perform external diagnostic test this bit must be set first and then one of the bits 7-4 must be set. Both must be a separate writes. NOTE: This bit cannot be set when bypess, encoder, decoder or 8b10b tests are performed. " range="9" rwaccess="R/W"/> 
		<bitfield id="FEC_L01_EXT_DIAG_TEST_EN" width="1" begin="8" end="8" resetval="0x0" description=" Encoder 0 external diagnostic test enable. When asserted, a corruption is injected in the external diagnostic reference module which generate an external diagnostic support module fault. To perform external diagnostic test this bit must be set first and then one of the bits 3-0 must be set. Both must be a separate writes. NOTE: This bit cannot be set when bypess, encoder, decoder or 8b10b tests are performed. " range="8" rwaccess="R/W"/> 
		<bitfield id="FEC_L23_8B10B_TEST" width="1" begin="7" end="7" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the 8b10b check of the FEC IP datapath for lanes 2 and 3. Bit is self cleared. " range="7" rwaccess="R/W"/> 
		<bitfield id="FEC_L23_PARITY_ENC_TEST" width="1" begin="6" end="6" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity enc check of the FEC IP datapath for lanes 2 and 3. Bit is self cleared. " range="6" rwaccess="R/W"/> 
		<bitfield id="FEC_L23_PARITY_GEN_TEST" width="1" begin="5" end="5" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity gen check of the FEC IP datapaths for lanes 2 and 3. Bit is self cleared. " range="5" rwaccess="R/W"/> 
		<bitfield id="FEC_L23_DATA_BYPASS_TEST" width="1" begin="4" end="4" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the bypass check for of the FEC IP datapathe for lanes 2 and 3. Bit is self cleared. " range="4" rwaccess="R/W"/> 
		<bitfield id="FEC_L01_8B10B_TEST" width="1" begin="3" end="3" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the 8b10b check of the FEC IP datapath for lanes 0 and 1. Bit is self cleared. " range="3" rwaccess="R/W"/> 
		<bitfield id="FEC_L01_PARITY_ENC_TEST" width="1" begin="2" end="2" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity enc check of the FEC IP datapath for lanes 0 and 1. Bit is self cleared. " range="2" rwaccess="R/W"/> 
		<bitfield id="FEC_L01_PARITY_GEN_TEST" width="1" begin="1" end="1" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the parity gen check of the FEC IP datapath for lanes 0 and 1. Bit is self cleared. " range="1" rwaccess="R/W"/> 
		<bitfield id="FEC_L01_DATA_BYPASS_TEST" width="1" begin="0" end="0" resetval="0x0" description=" When asserted, a corruption is injected at the interface of the internal diagnostic module which generate a fault in the bypass check for of the FEC IP datapath for lanes 0 and 1. Bit is self cleared. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_IRQ_DET_MIN_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_HPD_IRQ_DET_MIN_TIMER_p" offset="0x2100" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="HPD_IRQ_DET_MIN_TIMER" width="24" begin="23" end="0" resetval="0x50000" description=" HPD min timer for interrupt. " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_IRQ_DET_MAX_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_HPD_IRQ_DET_MAX_TIMER_p" offset="0x2104" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="HPD_IRQ_DET_MAX_TIMER" width="24" begin="23" end="0" resetval="0x100000" description=" HPD max timer " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_UNPLGED_DET_MIN_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_HPD_UNPLGED_DET_MIN_TIMER_p" offset="0x2108" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="HPD_UNPLGED_DET_MIN_TIMER" width="24" begin="23" end="0" resetval="0x200000" description=" HPD unplugged timer " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_STABLE_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_HPD_STABLE_TIMER_p" offset="0x210C" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="HPD_STABLE_TIMER" width="24" begin="23" end="0" resetval="0x100000" description=" HPD stable timer counter setup. " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_FILTER_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_HPD_FILTER_TIMER_p" offset="0x2110" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="HPD_FILTER_TIMER" width="24" begin="23" end="0" resetval="0x31250" description=" HPD glitch filter counter setup. " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_DBNC_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_HPD_DBNC_TIMER_p" offset="0x2114" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="SEL_HPDTX_DB_22" width="1" begin="24" end="24" resetval="0x0" description=" Debouncer enable  0 - debouncer disabled  1 - debouncer enabled " range="24" rwaccess="R/W"/> 
		<bitfield id="HPD_DEBOUNCE_TIMER" width="24" begin="23" end="0" resetval="0x0" description=" HPD debounce timer setup. " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_EVENT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_HPD_EVENT_MASK_p" offset="0x211C" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="HPD_EVENTS_MASK" width="4" begin="3" end="0" resetval="0x0" description=" HPD mask events " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HPD_EVENT_DET_p" acronym="V2A__CORE_VP__REGS_APB_HPD_EVENT_DET_p" offset="0x2120" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="HPD_IN_SYNC" width="1" begin="4" end="4" resetval="0x0" description=" HDP in sync detected " range="4" rwaccess="R"/> 
		<bitfield id="HPD_RE_PLGED_DET_EVENT" width="1" begin="3" end="3" resetval="0x0" description=" HPD Re-Plugged event detected. " range="3" rwaccess="R"/> 
		<bitfield id="HPD_UNPLUGGED_DET_ACLK" width="1" begin="2" end="2" resetval="0x1" description=" HPD Un-Plugged event detected. " range="2" rwaccess="R"/> 
		<bitfield id="HPD_STABLE" width="1" begin="1" end="1" resetval="0x0" description=" HPD Stable indication " range="1" rwaccess="R"/> 
		<bitfield id="HPD_IRQ_DET_EVENT" width="1" begin="0" end="0" resetval="0x0" description=" Bit 0 - HPD irq event " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FRAMER_GLOBAL_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_DP_FRAMER_GLOBAL_CONFIG_p" offset="0x2200" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="WR_VHSYNC_FALL" width="1" begin="7" end="7" resetval="0x0" description=" When set to 1 change the write state machine to sync on falling edge of vsync. Used only for debug purpose. " range="7" rwaccess="R/W"/> 
		<bitfield id="ENC_RST_DIS" width="1" begin="6" end="6" resetval="0x1" description=" Unused. Kept RW for software backward compatibility. " range="6" rwaccess="R/W"/> 
		<bitfield id="NO_VIDEO" width="1" begin="5" end="5" resetval="0x1" description=" No-video mode configuration bit. Relevant only in SST mode. When this bit is set high and framer is enabled then IP operates in no-video mode i.e. BS symbol is generated every 8192 link symbols. In this mode audio data can be transmitted. " range="5" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="4" rwaccess="N/A"/> 
		<bitfield id="GLOBAL_EN" width="1" begin="3" end="3" resetval="0x0" description=" Global enable for complete Framer module, active high. It is deasserted during configuration phase. Once configuration is finished, it is asserted. " range="3" rwaccess="R/W"/> 
		<bitfield id="MST_SST" width="1" begin="2" end="2" resetval="0x0" description=" Mode select: 0 - SST mode 1 - MST mode Static cofiguration bit that must be set before link training." range="2" rwaccess="R/W"/> 
		<bitfield id="NUM_LANES" width="2" begin="1" end="0" resetval="0x3" description=" Number of lanes: 0h - One lane [Lane 0 only] 1h - Two lanes [Lanes 0 and 1 only] 2h - Reserved 3h - Four lanes [Lanes 0, 1, 2, and 3].  This value can only be changed before link training and further it can by modified during link training in case link training for a given lane configuration fails. This field must not be changed after link training. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_SW_RESET_p" acronym="V2A__CORE_VP__REGS_APB_DP_SW_RESET_p" offset="0x2204" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FRAMER_TU_p" acronym="V2A__CORE_VP__REGS_APB_DP_FRAMER_TU_p" offset="0x2208" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="BS_SR_REPLACE_POSITION" width="9" begin="24" end="16" resetval="0x0" description=" Static debug register. When set to non-zero value, the BS counter will be reinitialized to this value that will result in earlier initial SR insertion. " range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="TU_CNT_RST_EN" width="1" begin="15" end="15" resetval="0x1" description=" Unused. Kept RW for software backward compatibility. " range="15" rwaccess="R/W"/> 
		<bitfield id="TU_SIZE" width="7" begin="14" end="8" resetval="0x32" description=" Transfer Unit size. Even values between 32 and 64 are supported. " range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7" rwaccess="N/A"/> 
		<bitfield id="TU_SST_FAST_DRAIN" width="1" begin="6" end="6" resetval="0x0" description=" Allow the video FIFO to drain faster at end of line.   This setting applies only to SST mode. " range="6" rwaccess="R/W"/> 
		<bitfield id="TU_VALID_SYMBOLS" width="6" begin="5" end="0" resetval="0x2" description=" Number of valid symbols per Transfer Unit [TU]. Rounded down to lower integer value [refer to equation in DP specification]. Allowed values are 1 to [TU_size-1].  TU valid smaller than one that would result this register to be set to 0 are not supported by the IP.  This setting applies only to SST mode. " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FRAMER_BS_SR_INTRVL_p" acronym="V2A__CORE_VP__REGS_APB_DP_FRAMER_BS_SR_INTRVL_p" offset="0x2218" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="BS_SR_INTERVAL" width="10" begin="9" end="0" resetval="0x512" description=" Static debug register. Controls how often BS is replaced by SR in SST mode. Default value of 512 results in every 512th BS being replaced by SR as per DP spec. This register can only be changed for a test purposes in order to speed up BS-SR replacement. " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_MTPH_ECF_SLOTS_31_0_p" acronym="V2A__CORE_VP__REGS_APB_DP_MTPH_ECF_SLOTS_31_0_p" offset="0x2258" width="32" description="">
		<bitfield id="TSLOT_ENCRYPT31_0" width="32" begin="31" end="0" resetval="0x0" description="tslot_encrypt 31 - 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_MTPH_ECF_SLOTS_63_32_p" acronym="V2A__CORE_VP__REGS_APB_DP_MTPH_ECF_SLOTS_63_32_p" offset="0x225C" width="32" description="">
		<bitfield id="TSLOT_ENCRYPT63_32" width="32" begin="31" end="0" resetval="0x0" description="tslot_encrypt 63 - 32" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_MTPH_LVP_SYMBOL_p" acronym="V2A__CORE_VP__REGS_APB_DP_MTPH_LVP_SYMBOL_p" offset="0x2260" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="MTPH_LVP_SYM" width="16" begin="15" end="0" resetval="0x21279" description="  Symbol value for LINK VERIFICATION PATTERN [LVP] " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_MTPH_CONTROL_p" acronym="V2A__CORE_VP__REGS_APB_DP_MTPH_CONTROL_p" offset="0x2264" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="MTPH_LVP_EN" width="1" begin="2" end="2" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="2" rwaccess="R/W"/> 
		<bitfield id="MTPH_ACT_EN" width="1" begin="1" end="1" resetval="0x0" description=" MST feature when written with value 1, an ACT sequence will be triggered for slot allocation control. This bit is write only. " range="1" rwaccess="W"/> 
		<bitfield id="MTPH_ECF_EN" width="1" begin="0" end="0" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_MTPH_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_DP_MTPH_STATUS_p" offset="0x226C" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="MTPH_ACT_STATUS" width="1" begin="0" end="0" resetval="0x0" description=" Status of ACT insertion. Returns 1 until ACT sequence completes. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DPTX_LANE_EN_p" acronym="V2A__CORE_VP__REGS_APB_DPTX_LANE_EN_p" offset="0x2300" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="DPTX_LANE_ENABLE" width="4" begin="3" end="0" resetval="0x0" description=" DPTX lane enable each lane as a bit when 1 lane is enabled " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DPTX_ENHNCD_p" acronym="V2A__CORE_VP__REGS_APB_DPTX_ENHNCD_p" offset="0x2304" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="DPTX_ENHANCED_MODE" width="1" begin="0" end="0" resetval="0x0" description=" Enhanced mode control 0x0 - enhanced mode disabled 0x1 - enhanced mode enabled. Enhanced mode should always be enabled if Sink supports it. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DPTX_INT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_DPTX_INT_MASK_p" offset="0x2308" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="FRAMER_SRC_INT_MASK" width="1" begin="1" end="1" resetval="0x1" description=" Framer mask interrupt 0x0-interrupt enabled 0x1-interrupt disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="HPD_SRC_INT_MASK" width="1" begin="0" end="0" resetval="0x1" description=" HPD mask interrupt 0x0-interrupt enabled 0x1-interrupt disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DPTX_INT_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_DPTX_INT_STATUS_p" offset="0x230C" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="FRAMER_SRC_INT" width="1" begin="1" end="1" resetval="0x0" description=" Framer interrupt - not used." range="1" rwaccess="R"/> 
		<bitfield id="HPD_SRC_INT" width="1" begin="0" end="0" resetval="0x0" description=" HPD interrupt. Active HIGH. If set further status can be read from HPD_EVENT_DET register. This bit is automatically cleared on read from HPD_EVENT_DET register. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DPTX_FEC_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_DPTX_FEC_CTRL_p" offset="0x2310" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="CFG_FEC_READY" width="1" begin="1" end="1" resetval="0x0" description=" Equivalent DPCD register FEC_READY, enable alternative CP coding. This bit must be set high before link training if FEC is going to be enabled. " range="1" rwaccess="R/W"/> 
		<bitfield id="CFG_FEC_EN" width="1" begin="0" end="0" resetval="0x0" description=" FEC Enable 1-enabled 0-disabled. This bit can be changed on when there is no video transmission [and cfg_fec_ready was set before link training]. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DPTX_FEC_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_DPTX_FEC_STATUS_p" offset="0x2314" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="FEC_FSM_STATUS" width="4" begin="4" end="1" resetval="0x1" description="  FEC FSM status, 1-FEC is off, 2-generate enable sequence, 4-normal work, 8-generate disable sequence. Used for debug purposes only. " range="4 - 1" rwaccess="R"/> 
		<bitfield id="FEC_BUSY" width="1" begin="0" end="0" resetval="0x0" description=" FEC Active status. Set in line with first symbol of FEC_DECODE_EN sequence and de-asserts in line with last symbol of FEC_DECODE_DIS sequence. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HDCP_DP_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_HDCP_DP_STATUS_p" offset="0x2400" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="PSLVERR_HDCP" width="1" begin="5" end="5" resetval="0x0" description=" APB slave error status from HDCP module has been reported when this bit is set to 1. " range="5" rwaccess="R"/> 
		<bitfield id="HDCP_DP_ENCRYPTION_ENABLE" width="4" begin="4" end="1" resetval="0x0" description=" Encryption is enabled when this bit is set to 1. " range="4 - 1" rwaccess="R"/> 
		<bitfield id="HDCP_DP_AUTHENTICATED" width="1" begin="0" end="0" resetval="0x0" description=" HDCP 1.3 authentication is enabled when this bit is set to 1. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HDCP_DP_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_HDCP_DP_CONFIG_p" offset="0x2404" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="SST_HDCP_ENCRYPT_DIS" width="1" begin="6" end="6" resetval="0x0" description=" Disable automatic HDCP encryption in SST mode when cipher is authenticated. This bit can also be set to 1 to disable encryption " range="6" rwaccess="R/W"/> 
		<bitfield id="HDCP_VBID5_ALIGN_DIS" width="1" begin="5" end="5" resetval="0x0" description=" Debug register, no longer used. " range="5" rwaccess="R/W"/> 
		<bitfield id="HDCP_DP_BYPASS" width="2" begin="4" end="3" resetval="0x1" description=" HDCP DP bypass. No-bypass must be set prior link training if HDCP is going to be used. This field must not be changed during operation. 0x0-No bypass; 0x1-Bypass enabled; All other combinations reserved.     " range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="HDCP_DP_VERSION" width="3" begin="2" end="0" resetval="0x1" description=" HDCP version. 0x1-HDCP2.2; 0x2-HDCP1.4; Other-Reserved " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HDCP_DP_SW_RST_p" acronym="V2A__CORE_VP__REGS_APB_HDCP_DP_SW_RST_p" offset="0x2408" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="CIPHER_CTRL_SW_RST" width="1" begin="1" end="1" resetval="0x0" description=" Software reset of cipher control logic only. " range="1" rwaccess="R/W"/> 
		<bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description=" Software reset. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HDCP_DP_FIFO_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_HDCP_DP_FIFO_STATUS_p" offset="0x240C" width="32" description="">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="HDCP_DP_SST_1_4_FIFO1_UNDERFLOW" width="1" begin="11" end="11" resetval="0x0" description=" SST HDCP1.4 fifo1 underflow. " range="11" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_1_4_FIFO1_OVERFLOW" width="1" begin="10" end="10" resetval="0x0" description=" SST HDCP1.4 fifo1 overflow. " range="10" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_1_4_FIFO0_UNDERFLOW" width="1" begin="9" end="9" resetval="0x0" description=" SST HDCP1.4 fifo0 underflow. " range="9" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_1_4_FIFO0_OVERFLOW" width="1" begin="8" end="8" resetval="0x0" description=" SST HDCP1.4 fifo0 overflow. " range="8" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO3_UNDERFLOW" width="1" begin="7" end="7" resetval="0x0" description=" SST HDCP2.2 fifo3 underflow. " range="7" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO3_OVERFLOW" width="1" begin="6" end="6" resetval="0x0" description=" SST HDCP2.2 fifo3 overflow. " range="6" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO2_UNDERFLOW" width="1" begin="5" end="5" resetval="0x0" description=" SST HDCP2.2 fifo2 underflow. " range="5" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO2_OVERFLOW" width="1" begin="4" end="4" resetval="0x0" description=" SST HDCP2.2 fifo2 overflow. " range="4" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO1_UNDERFLOW" width="1" begin="3" end="3" resetval="0x0" description=" SST HDCP2.2 fifo1 underflow. " range="3" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO1_OVERFLOW" width="1" begin="2" end="2" resetval="0x0" description=" SST HDCP2.2 fifo1 overflow. " range="2" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO0_UNDERFLOW" width="1" begin="1" end="1" resetval="0x0" description=" SST HDCP2.2 fifo0 underflow. " range="1" rwaccess="R"/> 
		<bitfield id="HDCP_DP_SST_2_2_FIFO0_OVERFLOW" width="1" begin="0" end="0" resetval="0x0" description="  SST HDCP2.2 fifo0 overflow. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_HOST_CONTROL_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_HOST_CONTROL_p" offset="0x2800" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_TRANSMIT_IMMEDIATE" width="1" begin="2" end="2" resetval="0x1" description=" This bit is used only in DP_OUT mode. If SET, a transaction that comes from the adapter will be sent immediately without waiting for send_external_transaction pulse. If CLEAR, the MC controls the traffic to/from the adapter. " range="2" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_PRECHARGE_ENABLE" width="1" begin="1" end="1" resetval="0x0" description=" According to the current standard the tx precharge is done by sending 10 to 16 data_0 on the line before the SYNC. Old standard define the precharge by forcing the AFE to be in precharge mode before transmitting  the SYNC. " range="1" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_ALWAYS_READ" width="1" begin="0" end="0" resetval="0x0" description=" Normally, the aux_rx is disabled during transmit. Setting this bit allow loopback operation and all transmit transactions will go to the receiver. Used for debug purpose. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_INTERRUPT_SOURCE_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_INTERRUPT_SOURCE_p" offset="0x2804" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="AUX_MAIN_EXPIRE_TX" width="1" begin="9" end="9" resetval="0x0" description=" Timer expire [external] in DP_OUT.  Active HIGH. Clear on read. " range="9" rwaccess="R"/> 
		<bitfield id="AUX_RX_ERROR_CYCLE_TIME" width="1" begin="8" end="8" resetval="0x0" description=" Cycle time error. Asserted if aux_rx_last_cycle is less then aux_host_1m_min or greater then aux_host_1m_max.  Active HIGH. Clear on read. " range="8" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_CORRUPTED" width="1" begin="7" end="7" resetval="0x0" description=" The received transaction corrupted during the data phase [bad STOP, or unaligned STOP].  Active HIGH. Clear on read. " range="7" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_LONG_DATA" width="1" begin="6" end="6" resetval="0x0" description=" The received transaction had more than 20 data bytes.  Active HIGH. Clear on read. " range="6" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_LONG_PREAMBLE" width="1" begin="5" end="5" resetval="0x0" description=" The received transaction had preamble greater than the preamble_max.  Active HIGH. Clear on read. " range="5" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_SHORT_PREAMBLE" width="1" begin="4" end="4" resetval="0x0" description=" The received transaction had preamble shorter than the preamble_max.  Active HIGH. Clear on read. " range="4" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_DONE" width="1" begin="3" end="3" resetval="0x0" description=" This module control the packet extraction and packet read from the memory.  Active HIGH. Clear on read. " range="3" rwaccess="R"/> 
		<bitfield id="AUX_RX_DATA_TRANSFER_INIT" width="1" begin="2" end="2" resetval="0x0" description=" Rx data transfer may be initiated. Falling edge of the aux_mailbox_empty.  Active HIGH. Clear on read. " range="2" rwaccess="R"/> 
		<bitfield id="AUX_TX_DONE" width="1" begin="1" end="1" resetval="0x0" description=" Tx data transfer finished.  Active HIGH. Clear on read. " range="1" rwaccess="R"/> 
		<bitfield id="PSLVERR_DPAUX" width="1" begin="0" end="0" resetval="0x0" description=" APB slave error interrupt from DP AUX module.  Active HIGH. Clear on read. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_INTERRUPT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_INTERRUPT_MASK_p" offset="0x2808" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="AUX_MAIN_EXPIRE_TX_MASK" width="1" begin="9" end="9" resetval="0x0" description=" aux_main_expire_external mask 0x0-interrupt enabled 0x1-interrupt disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="AUX_RX_ERROR_CYCLE_TIME_MASK" width="1" begin="8" end="8" resetval="0x0" description=" aux_rx_error_cycle_time mask 0x0-interrupt enabled 0x1-interrupt disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_CORRUPTED_MASK" width="1" begin="7" end="7" resetval="0x0" description=" aux_main_rx_status_corrupted_mask 0x0-interrupt enabled 0x1-interrupt disabled" range="7" rwaccess="R/W"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_LONG_DATA_MASK" width="1" begin="6" end="6" resetval="0x0" description=" aux_main_rx_status_long_data_mask 0x0-interrupt enabled 0x1-interrupt disabled" range="6" rwaccess="R/W"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK" width="1" begin="5" end="5" resetval="0x0" description=" aux_main_rx_status_long_preamble_mask 0x0-interrupt enabled 0x1-interrupt disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK" width="1" begin="4" end="4" resetval="0x0" description=" aux_main_rx_status_short_preamble_mask 0x0-interrupt enabled 0x1-interrupt disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_DONE_MASK" width="1" begin="3" end="3" resetval="0x0" description=" aux_main_rx_status_done_mask 0x0-interrupt enabled 0x1-interrupt disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="AUX_RX_DATA_TRANSFER_INIT_MASK" width="1" begin="2" end="2" resetval="0x0" description=" rx_data_transfer_init mask 0x0-interrupt enabled 0x1-interrupt disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="AUX_TX_DONE_MASK" width="1" begin="1" end="1" resetval="0x0" description=" aux_tx_done_mask 0x0-interrupt enabled 0x1-interrupt disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="PSLVERR_MASK" width="1" begin="0" end="0" resetval="0x0" description=" Mask for pslverr_dpaux interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_SWAP_INVERSION_CONTROL_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_SWAP_INVERSION_CONTROL_p" offset="0x280C" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_RX_SWAP" width="1" begin="3" end="3" resetval="0x0" description=" Shift right [LSB first] of the income data " range="3" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_TX_SWAP" width="1" begin="2" end="2" resetval="0x0" description=" Shift right the output data [LSB first] " range="2" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_RX_INVERT" width="1" begin="1" end="1" resetval="0x0" description=" Invert rx input and output data to AUXILIARY CHANNEL " range="1" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_TX_INVERT" width="1" begin="0" end="0" resetval="0x0" description=" Invert tx input and output data to AUXILIARY CHANNEL " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_SEND_NACK_TRANSACTION_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_SEND_NACK_TRANSACTION_p" offset="0x2810" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_SEND_NACK_TRANSACTION" width="1" begin="0" end="0" resetval="0x0" description="  Send nack transaction by AUX_TX. This bit is automatically cleared when operation in completed.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_CLEAR_RX_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_CLEAR_RX_p" offset="0x2814" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_CLEAR_RX" width="1" begin="0" end="0" resetval="0x0" description=" Clear all rx bits in register 64,65.This command is an indication that the  processing of last receive transaction was completed and the AUX_RX can start looking for new receive transaction. This bit is automatically cleared when operation in completed. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_CLEAR_TX_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_CLEAR_TX_p" offset="0x2818" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_CLEAR_TX" width="1" begin="0" end="0" resetval="0x0" description="  Clear all external bits in registers 64,67.This command used in DP_IN mode. It is an indication that the processing of last external transaction was completed and the DP_AUX can start receive new external transaction from the adapter. This bit is automatically cleared when operation in completed. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_TIMER_STOP_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_TIMER_STOP_p" offset="0x281C" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_STOP_TIMER" width="1" begin="0" end="0" resetval="0x0" description=" Stop timer operation. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_TIMER_CLEAR_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_TIMER_CLEAR_p" offset="0x2820" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_CLEAR_TIMER" width="1" begin="0" end="0" resetval="0x0" description=" Stop timer operation. This bit is automatically cleared when operation in completed. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_RESET_SW_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_RESET_SW_p" offset="0x2824" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_SW_RESET" width="1" begin="0" end="0" resetval="0x0" description=" Reset all DP_AUX state machines and clear all the status bits. The registers value remains. [S/W reset]. This bit is automatically cleared when operation in completed. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_DIVIDE_2M_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_DIVIDE_2M_p" offset="0x2828" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_DIVIDE_2M" width="8" begin="7" end="0" resetval="0x11" description="  The ratio between sys_clk and 2MHz, [[sys_clk frequency/2MHz] - 1], for 25MHz sys_clk the value is 11. This register is used by AUX_TX for generating the AUX_TX clock. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_TX_PREACHARGE_LENGTH_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_TX_PREACHARGE_LENGTH_p" offset="0x282C" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_PRECHARGE_LENGTH" width="6" begin="5" end="0" resetval="0x16" description=" Length of pre charge field, standard definition is 10 to 16 bits/clocks. " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_FREQUENCY_1M_MAX_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_FREQUENCY_1M_MAX_p" offset="0x2830" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_1M_MAX" width="11" begin="10" end="0" resetval="0x34" description=" The maximum  legal frequency receiving from the line by the standard is 1.25MHz.The calculation is:[1.25 MHz cycle time]/[sys_clk[-15%] cycle time] 800/46 =17 " range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_FREQUENCY_1M_MIN_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_FREQUENCY_1M_MIN_p" offset="0x2834" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_1M_MIN" width="11" begin="10" end="0" resetval="0x9" description=" The minimum  legal frequency receiving from the line by the standard is 0.83MHz.The calculation is:[0.83 MHz cycle time]/[sys_clk[+15%] cycle time] 1200/34 =35 " range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_RX_PRE_MIN_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_RX_PRE_MIN_p" offset="0x2838" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_PRE_MIN" width="6" begin="5" end="0" resetval="0x26" description="  Valid minimum length of preamble during receive. The standard defines pre_min=26 The value of this register should be greater then the average_number_of_cycles  defined in reg 0 [2 , 4 or 8 ]     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_RX_PRE_MAX_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_RX_PRE_MAX_p" offset="0x283C" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_PRE_MAX" width="6" begin="5" end="0" resetval="0x32" description=" Valid maximum length of preamble during receive. The standard defines pre_max = 32 " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_TIMER_PRESET_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_TIMER_PRESET_p" offset="0x2840" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_TIMER_PRESET" width="16" begin="15" end="0" resetval="0x7500" description=" The preset value of the timer in DP_IN mode. With sys_clk= 25MHz the Timer can measure up to ~2500 micro seconds. The defaults value is 300us [0x1D4c] " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_NACK_FORMAT_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_NACK_FORMAT_p" offset="0x2844" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_NACK_FORMAT" width="8" begin="7" end="0" resetval="0x32" description=" Nack or defer pattern for transmit [ 00100000 for defer, 00010000 for nack] " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_TX_DATA_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_TX_DATA_p" offset="0x2848" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_TX_DATA" width="10" begin="9" end="0" resetval="0x0" description=" TX data byte written to the mailbox. It is written 20 times and directly transferred into TX mailbox. First 8 bits are regular data. When the first data is transferred into mailbox mailbox_tx_data[8] [frame start] is set to 1. When the last data is transferred into mailbox, mailbox_tx_data[9] [frame_end] is set to 1. " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_RX_DATA_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_RX_DATA_p" offset="0x284C" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_RX_DATA" width="10" begin="9" end="0" resetval="0x0" description=" Read data from the mailbox. Whenever read to this register occurs, aux_mailbox_read to RX Mailbox shall be asserted for one clock cycle. " range="9 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_TX_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_TX_STATUS_p" offset="0x2850" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="MAILBOX_TX_FULL" width="1" begin="9" end="9" resetval="0x0" description=" AUX Mailbox TX full flag. " range="9" rwaccess="R"/> 
		<bitfield id="MAILBOX_TX_EMPTY" width="1" begin="8" end="8" resetval="0x1" description=" AUX Mailbox TX empty flag. " range="8" rwaccess="R"/> 
		<bitfield id="AUX_TX_FRAME_ONGOING" width="1" begin="7" end="7" resetval="0x0" description=" Frame transmission status. " range="7" rwaccess="R"/> 
		<bitfield id="AUX_TX_STATE" width="7" begin="6" end="0" resetval="0x1" description=" Aux_tx state machine register. " range="6 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_RX_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_RX_STATUS_p" offset="0x2854" width="32" description="">
		<bitfield id="AUX_RX_DATA_STATE" width="8" begin="31" end="24" resetval="0x1" description=" AUX_RX SM state. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATUS_LAST_EQUAL" width="1" begin="23" end="23" resetval="0x0" description=" The receive transaction is equal to the previous transaction. " range="23" rwaccess="R"/> 
		<bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="22 - 20" rwaccess="N/A"/> 
		<bitfield id="AUX_RX_HHLL_STATE" width="4" begin="19" end="16" resetval="0x1" description=" AUX_RX hhll state machine register. " range="19 - 16" rwaccess="R"/> 
		<bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="15 - 14" rwaccess="N/A"/> 
		<bitfield id="AUX_RX_PREAMBLE_STATE" width="6" begin="13" end="8" resetval="0x1" description=" AUX_RX preamble state machine register. Used only for debug. " range="13 - 8" rwaccess="R"/> 
		<bitfield id="MAILBOX_RX_FULL" width="1" begin="7" end="7" resetval="0x0" description=" AUX Mailbox RX full flag. " range="7" rwaccess="R"/> 
		<bitfield id="MAILBOX_RX_EMPTY" width="1" begin="6" end="6" resetval="0x1" description=" AUX Mailbox RX empty flag. " range="6" rwaccess="R"/> 
		<bitfield id="AUX_RX_FRAME_ONGOING" width="1" begin="5" end="5" resetval="0x0" description=" Frame reception status. " range="5" rwaccess="R"/> 
		<bitfield id="AUX_RX_MAIN_STATE" width="5" begin="4" end="0" resetval="0x1" description=" AUX_RX main state machine register. Used only for debug purpose. " range="4 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_RX_CYCLE_COUNTER_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_RX_CYCLE_COUNTER_p" offset="0x2858" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="AUX_RX_CYCLE_COUNTER" width="11" begin="10" end="0" resetval="0x0" description=" Count system clocks from last change in the auxiliary line input. " range="10 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_MAIN_STATES_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_MAIN_STATES_p" offset="0x285C" width="32" description="">
		<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 14" rwaccess="N/A"/> 
		<bitfield id="AUX_MAIN_EXTERNAL_STATE" width="4" begin="13" end="10" resetval="0x0" description=" AUX_MAIN external state machine register. " range="13 - 10" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_TIMER_STATE" width="2" begin="9" end="8" resetval="0x0" description=" AUX_MAIN timer state machine. " range="9 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7" rwaccess="N/A"/> 
		<bitfield id="AUX_MAIN_DP_STATE" width="2" begin="6" end="5" resetval="0x0" description=" AUX_MAIN dp state machine. " range="6 - 5" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_RX_STATE" width="3" begin="4" end="2" resetval="0x0" description=" AUX_MAIN rx state machine. " range="4 - 2" rwaccess="R"/> 
		<bitfield id="AUX_MAIN_TX_STATE" width="2" begin="1" end="0" resetval="0x0" description=" AUX_MAIN tx state machine. " range="1 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_MAIN_TIMER_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_MAIN_TIMER_p" offset="0x2860" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="AUX_MAIN_TIMER" width="16" begin="15" end="0" resetval="0x0" description=" DP_AUX MAIN timer status. " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_AUX_AFE_OUT_p" acronym="V2A__CORE_VP__REGS_APB_DP_AUX_AFE_OUT_p" offset="0x2864" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="AUX_HOST_AUX_AFE_PRECH" width="1" begin="3" end="3" resetval="0x0" description=" Drive the aux_data_prech output to the AFE when aux_host_afe_if_test_en [bit 0 ] is set. " range="3" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_AUX_AFE_DATA" width="1" begin="2" end="2" resetval="0x0" description=" Drive the aux_data_out output to the AFE when aux_host_afe_if_test_en [bit 0 ] is set. " range="2" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_AUX_AFE_CLK" width="1" begin="1" end="1" resetval="0x0" description=" Drive the aux_clk_out output to the AFE when aux_host_afe_if_test_en [bit 0 ] is set. " range="1" rwaccess="R/W"/> 
		<bitfield id="AUX_HOST_AFE_IF_TEST_EN" width="1" begin="0" end="0" resetval="0x0" description=" TESTER mode enable. Give the TESTER direct interface to the AFE_AUX. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO_HDCP_REVISION_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO_HDCP_REVISION_p" offset="0x4000" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="HDCP_CRYP_REV" width="10" begin="29" end="20" resetval="0x0" description=" Revision of the HDCP Crypto block. " range="29 - 20" rwaccess="R"/> 
		<bitfield id="CRYPTO_HDCP_22_REV" width="10" begin="19" end="10" resetval="0x0" description=" Revision of the HDCP Crypto 2.2 block. " range="19 - 10" rwaccess="R"/> 
		<bitfield id="CRYPTO_HDCP_14_REV" width="10" begin="9" end="0" resetval="0x0" description=" Revision of the HDCP Crypto 1.4 block. " range="9 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HDCP_CRYPTO_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_HDCP_CRYPTO_CONFIG_p" offset="0x4004" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="CRYPTO_SW_RST" width="1" begin="3" end="3" resetval="0x0" description=" Software reset for the Crypto module. " range="3" rwaccess="R/W"/> 
		<bitfield id="CRYPTO_HDCP_FUNCTION" width="3" begin="2" end="0" resetval="0x0" description=" Enables a version of the Crypto function:  0x0 - HDCP 1.4  0x1 - HDCP 2.2  Other - Reserved " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO_INTERRUPT_SOURCE_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO_INTERRUPT_SOURCE_p" offset="0x4008" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_PRNM_DONE" width="1" begin="10" end="10" resetval="0x0" description=" LFSR and block output finished calculation. Active HIGH. Clear on read. " range="10" rwaccess="R"/> 
		<bitfield id="CRYPTO14_KM_DONE" width="1" begin="9" end="9" resetval="0x0" description=" Done reading/calculating Km. Active HIGH. Clear on read. " range="9" rwaccess="R"/> 
		<bitfield id="AES_32_DONE" width="1" begin="8" end="8" resetval="0x0" description=" Asserted when the rising edge of the AES-32 done output is detected. Active HIGH. Clear on read. " range="8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. Active HIGH. Clear on read. " range="7 - 2" rwaccess="N/A"/> 
		<bitfield id="APB_SLVERR" width="1" begin="1" end="1" resetval="0x0" description=" APB slave error. Asserted when APB address is out of address range. Active HIGH. Clear on read. " range="1" rwaccess="R"/> 
		<bitfield id="SHA256_NEXT_MESSAGE" width="1" begin="0" end="0" resetval="0x0" description=" Asserted when the rising edge of the SHA256 done output is detected. Active HIGH. Clear on read. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO_INTERRUPT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO_INTERRUPT_MASK_p" offset="0x400C" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_PRNM_DONE_MASK" width="1" begin="10" end="10" resetval="0x1" description=" Set to 1 to mask the crypto14_prnm_done interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="10" rwaccess="R/W"/> 
		<bitfield id="CRYPTO14_KM_DONE_MASK" width="1" begin="9" end="9" resetval="0x1" description=" Set to 1 to mask the crypto14_km_done interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="AES_32_DONE_MASK" width="1" begin="8" end="8" resetval="0x1" description=" Set to 1 to mask the AES32_done interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7 - 2" rwaccess="N/A"/> 
		<bitfield id="APB_SLVERR_MASK" width="1" begin="1" end="1" resetval="0x1" description=" Set to 1 for the apb_slverr interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="SHA256_NEXT_MESSAGE_MASK" width="1" begin="0" end="0" resetval="0x1" description=" Set to 1 to mask the SHA256_done interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO22_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO22_CONFIG_p" offset="0x4018" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="SHA_256_START" width="1" begin="0" end="0" resetval="0x0" description=" Set to 1 for Sha-256 start. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO22_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO22_STATUS_p" offset="0x401C" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="AES_32_DONE_ST" width="1" begin="9" end="9" resetval="0x0" description=" Asserted when the rising edge of the AES-32 done output is detected. " range="9" rwaccess="R"/> 
		<bitfield id="SHA256_NEXT_MESSAGE_ST" width="1" begin="8" end="8" resetval="0x0" description=" Asserted when the SHA-256 module is ready to receive the next message. " range="8" rwaccess="R"/> 
		<bitfield id="AES_32_STATE" width="4" begin="7" end="4" resetval="0x0" description=" AES-32 current state. " range="7 - 4" rwaccess="R"/> 
		<bitfield id="SHA_256_STATE" width="4" begin="3" end="0" resetval="0x0" description=" SHA-256 current state. " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_IN_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_IN_p" offset="0x403C" width="32" description="">
		<bitfield id="SHA_256_DATA_IN" width="32" begin="31" end="0" resetval="0x0" description=" Holds the 32-bit input data word of the SHA-256 module. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_0_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_0_p" offset="0x4050" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_0" width="32" begin="31" end="0" resetval="0x0" description=" Holds the least significant 32-bits word of the 256-bits output data word of the SHA-256 module. " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_1_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_1_p" offset="0x4054" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_1" width="32" begin="31" end="0" resetval="0x0" description=" Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module. " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_2_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_2_p" offset="0x4058" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_2" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_3_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_3_p" offset="0x405C" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_3" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_4_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_4_p" offset="0x4060" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_4" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_5_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_5_p" offset="0x4064" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_5" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_6_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_6_p" offset="0x4068" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_6" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 256-bits output data word of the SHA-256 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_7_p" acronym="V2A__CORE_VP__REGS_APB_SHA_256_DATA_OUT_7_p" offset="0x406C" width="32" description="">
		<bitfield id="SHA_256_DATA_OUT_7" width="32" begin="31" end="0" resetval="0x0" description="  Holds the most significant 32-bits word of the 256-bits output data word of the SHA-256 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_KEY_0_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_KEY_0_p" offset="0x4070" width="32" description="">
		<bitfield id="AES_32_KEY_0" width="32" begin="31" end="0" resetval="0x0" description="  Holds the least significant 32-bits word of the 128-bits input key word of the AES-32 module.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_KEY_1_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_KEY_1_p" offset="0x4074" width="32" description="">
		<bitfield id="AES_32_KEY_1" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 128-bits input key word of the AES-32 module.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_KEY_2_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_KEY_2_p" offset="0x4078" width="32" description="">
		<bitfield id="AES_32_KEY_2" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 128-bits input key word of the AES-32 module.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_KEY_3_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_KEY_3_p" offset="0x407C" width="32" description="">
		<bitfield id="AES_32_KEY_3" width="32" begin="31" end="0" resetval="0x0" description="  Holds the most significant 32-bits word of the 128-bits input key word of the AES-32 module.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_DATA_IN_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_DATA_IN_p" offset="0x4080" width="32" description="">
		<bitfield id="AES_32_DATA_IN" width="32" begin="31" end="0" resetval="0x0" description="  Holds the input data word to the AES-32 module.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_0_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_0_p" offset="0x4084" width="32" description="">
		<bitfield id="AES_32_DATA_OUT_0" width="32" begin="31" end="0" resetval="0x0" description="  Holds the least significant 32-bits word of the 128-bits output data word of the AES-32 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_1_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_1_p" offset="0x4088" width="32" description="">
		<bitfield id="AES_32_DATA_OUT_1" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 128-bits output data word of the AES-32 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_2_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_2_p" offset="0x408C" width="32" description="">
		<bitfield id="AES_32_DATA_OUT_2" width="32" begin="31" end="0" resetval="0x0" description="  Holds the next significant 32-bits word of the 128-bits output data word of the AES-32 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_3_p" acronym="V2A__CORE_VP__REGS_APB_AES_32_DATA_OUT_3_p" offset="0x4090" width="32" description="">
		<bitfield id="AES_32_DATA_OUT_3" width="32" begin="31" end="0" resetval="0x0" description="  Holds the most significant 32-bits word of the 128-bits output data word of the AES-32 module.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_CONFIG_p" offset="0x40A0" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="HDCP_AUTHENTICATED" width="1" begin="6" end="6" resetval="0x0" description="  Authenticated finished.     " range="6" rwaccess="R/W"/> 
		<bitfield id="HDCP_REPEATER" width="1" begin="5" end="5" resetval="0x0" description="  Repeater bit : 0: for the receiver, 1: for the repeater     " range="5" rwaccess="R/W"/> 
		<bitfield id="START_REKEY" width="1" begin="4" end="4" resetval="0x0" description="  Crypto 1.4 command to start hdcpRekeyCipher     " range="4" rwaccess="R/W"/> 
		<bitfield id="CRYPTO_START_FREE_RUN" width="1" begin="3" end="3" resetval="0x0" description="  Crypto 1.4 command to start free running enable for operation hdcpRngCipher     " range="3" rwaccess="R/W"/> 
		<bitfield id="START_BLOCK_SEQ" width="1" begin="2" end="2" resetval="0x0" description="  Crypto 1.4 command to start LFSR calculation     " range="2" rwaccess="R/W"/> 
		<bitfield id="GET_KSV" width="1" begin="1" end="1" resetval="0x0" description="  Read it's own KSV enable bit.'0'  reading not allowed'1'  start reading.     " range="1" rwaccess="R/W"/> 
		<bitfield id="VALID_KSV" width="1" begin="0" end="0" resetval="0x0" description="  Enable for Km calculation. When high, start calculating Km. Indicates a good moment for ri_out sampling.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_STATUS_p" offset="0x40A4" width="32" description="">
		<bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 21" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_STATE" width="2" begin="20" end="19" resetval="0x0" description="  Crypto operation SM state: Possible values: 00- HDCP_RNG_CIPHER  01 - HDCP_BLOCK_CIPHER  10 - HDCP_STREAM_CIPHER  11 - HDCP_REKEY_CIPHER     " range="20 - 19" rwaccess="R"/> 
		<bitfield id="SHA1_V_READY" width="1" begin="18" end="18" resetval="0x0" description="  Indication that V value from SHA-1 CRYPTO14_SHA1_V_VALUE_4 is ready.     " range="18" rwaccess="R"/> 
		<bitfield id="SHA1_NEXT_MSG" width="1" begin="17" end="17" resetval="0x0" description="  Request for the next message block. When set high, CRYPTO14_SHA1_MSG_DATA_0-15 registers shall be written.     " range="17" rwaccess="R"/> 
		<bitfield id="RESERVED" width="5" begin="16" end="12" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="16 - 12" rwaccess="N/A"/> 
		<bitfield id="SHA1_STATE" width="3" begin="11" end="9" resetval="0x0" description="  Current state for Crypto 1.4 SHA-1 FSM. Used for debug purpose. Possible values: 000 - IDLE  001 - PREPARE  010 - CALCULATE  011 - RESULT  100 - BLOCK_WAIT     " range="11 - 9" rwaccess="R"/> 
		<bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="8 - 6" rwaccess="N/A"/> 
		<bitfield id="DKS_STATE" width="3" begin="5" end="3" resetval="0x0" description="  Crypto 1.4 DKS current state. Used for debug purpose. Possible values: 000 - HDCP_IDLE_KSV  010 - HDCP_IDLE 100 - HDCP_PRECALC  101 - HDCP_POSTCALC  110 - HDCP_CALC  111 - HDCP_READY     " range="5 - 3" rwaccess="R"/> 
		<bitfield id="PRNM_DONE" width="1" begin="2" end="2" resetval="0x0" description="  LFSR and block output finished calculation.     " range="2" rwaccess="R"/> 
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="1" rwaccess="N/A"/> 
		<bitfield id="KM_DONE" width="1" begin="0" end="0" resetval="0x0" description="  Done reading/calculating Km. Used as interrupt event.     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_PRNM_OUT_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_PRNM_OUT_p" offset="0x40A8" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="PRNM_OUT" width="24" begin="23" end="0" resetval="0x0" description="  24-bit pseudo-random data.     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_KM_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_KM_0_p" offset="0x40AC" width="32" description="">
		<bitfield id="CRYPTO14_KM_0" width="32" begin="31" end="0" resetval="0x0" description="  Holds the first word of the Km value.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_KM_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_KM_1_p" offset="0x40B0" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_KM_1" width="24" begin="23" end="0" resetval="0x0" description="  Holds the most significant 3 bytes of the Km value.     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_AN_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_AN_0_p" offset="0x40B4" width="32" description="">
		<bitfield id="CRYPTO14_AN_0" width="32" begin="31" end="0" resetval="0x0" description="  Holds the first 4 bytes of the An value.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_AN_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_AN_1_p" offset="0x40B8" width="32" description="">
		<bitfield id="CRYPTO14_AN_1" width="32" begin="31" end="0" resetval="0x0" description="  Holds the most significant 4 bytes of the An value.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_YOUR_KSV_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_YOUR_KSV_0_p" offset="0x40BC" width="32" description="">
		<bitfield id="CRYPTO14_YOUR_KSV_0" width="32" begin="31" end="0" resetval="0x0" description="  Holds the first 32 bits of the KSV from the other HDCP device.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_YOUR_KSV_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_YOUR_KSV_1_p" offset="0x40C0" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_YOUR_KSV_1" width="8" begin="7" end="0" resetval="0x0" description="  Holds the last byte of the KSV from other HDCP device     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_MI_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_MI_0_p" offset="0x40C4" width="32" description="">
		<bitfield id="CRYPTO14_MI_0" width="32" begin="31" end="0" resetval="0x0" description="  Mi value first 32 bits     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_MI_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_MI_1_p" offset="0x40C8" width="32" description="">
		<bitfield id="CRYPTO14_MI_1" width="32" begin="31" end="0" resetval="0x0" description="  Mi value second 32 bits     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_TI_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_TI_0_p" offset="0x40CC" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_TI_0" width="16" begin="15" end="0" resetval="0x0" description="  Ti value     " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_KI_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_KI_0_p" offset="0x40D0" width="32" description="">
		<bitfield id="CRYPTO14_KI_0" width="32" begin="31" end="0" resetval="0x0" description="  Holds the first 32 bits of the Ki frame key from this HDCP device.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_KI_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_KI_1_p" offset="0x40D4" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="CRYPTO14_KI_1" width="24" begin="23" end="0" resetval="0x0" description="  Holds the last 3 bytes of the Ki frame key from this HDCP device.     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_BLOCKS_NUM_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_BLOCKS_NUM_p" offset="0x40D8" width="32" description="">
		<bitfield id="BLOCKS_NUM" width="32" begin="31" end="0" resetval="0x0" description="  Number of iterations for SHA-1 calculation.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_KEY_MEM_DATA_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_KEY_MEM_DATA_0_p" offset="0x40DC" width="32" description="">
		<bitfield id="KEY_MEM_DATA_0" width="32" begin="31" end="0" resetval="0x0" description="  Output data from keys RAM. Input for DKS block. First 32 bits.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_KEY_MEM_DATA_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_KEY_MEM_DATA_1_p" offset="0x40E0" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="KEY_MEM_DATA_1" width="24" begin="23" end="0" resetval="0x0" description="  Output data from keys RAM. Input for DKS block. Last 3 bytes.     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_MSG_DATA_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_MSG_DATA_p" offset="0x40E4" width="32" description="">
		<bitfield id="SHA1_MSG_DATA" width="32" begin="31" end="0" resetval="0x0" description="  32-bit word for SHA-1 message. Input for SHA-1 block.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_0_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_0_p" offset="0x40E8" width="32" description="">
		<bitfield id="V_VALUE_0" width="32" begin="31" end="0" resetval="0x1732584193" description="  First 32-bit word for SHA-1 calculation value. Output from SHA-1 block.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_1_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_1_p" offset="0x40EC" width="32" description="">
		<bitfield id="V_VALUE_1" width="32" begin="31" end="0" resetval="0x4023233417" description="  Second 32-bit word for SHA-1 calculation value. Output from SHA-1 block.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_2_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_2_p" offset="0x40F0" width="32" description="">
		<bitfield id="V_VALUE_2" width="32" begin="31" end="0" resetval="0x2562383102" description="  Third 32-bit word for SHA-1 calculation value. Output from SHA-1 block.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_3_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_3_p" offset="0x40F4" width="32" description="">
		<bitfield id="V_VALUE_3" width="32" begin="31" end="0" resetval="0x271733878" description="  4th 32-bit word for SHA-1 calculation value. Output from SHA-1 block.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_4_p" acronym="V2A__CORE_VP__REGS_APB_CRYPTO14_SHA1_V_VALUE_4_p" offset="0x40F8" width="32" description="">
		<bitfield id="V_VALUE_4" width="32" begin="31" end="0" resetval="0x3285377520" description="  5th 32-bit word for SHA-1 calculation value. Output from SHA-1 block.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_IRAM_REG_p" acronym="V2A__CORE_VP__REGS_APB_IRAM_REG_p" offset="0x10000" width="32" description="">
		<bitfield id="IRAM_DATA" width="32" begin="31" end="0" resetval="0x0" description=" IRAM data " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DRAM_REG_p" acronym="V2A__CORE_VP__REGS_APB_DRAM_REG_p" offset="0x20000" width="32" description="">
		<bitfield id="DRAM_DATA" width="32" begin="31" end="0" resetval="0x0" description=" DRAM data " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUX_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_AUX_CONFIG_p" offset="0x30A00" width="32" description="">
		<bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 29" rwaccess="N/A"/> 
		<bitfield id="TERM_SEG_EN" width="5" begin="28" end="24" resetval="0x13" description="  Enables output resistor segments for termination impedance.     " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="23 - 21" rwaccess="N/A"/> 
		<bitfield id="TX_CURR_CTRL" width="5" begin="20" end="16" resetval="0x14" description="  TX current for output diff pair.     " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="15" rwaccess="N/A"/> 
		<bitfield id="TX_SLEW_RATE" width="2" begin="14" end="13" resetval="0x0" description="  TX slew rate adjust.     " range="14 - 13" rwaccess="R/W"/> 
		<bitfield id="TX_REDUCED_SWING" width="1" begin="12" end="12" resetval="0x0" description="  Control for lowering AUX transmitter swing level.     " range="12" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="11" rwaccess="N/A"/> 
		<bitfield id="RX_HYST_LVL" width="3" begin="10" end="8" resetval="0x3" description="  Hysteresis control for AUX receiver front end.     " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="7 - 6" rwaccess="N/A"/> 
		<bitfield id="RX_DEGLITCH_FILTER" width="2" begin="5" end="4" resetval="0x3" description="  Suppresses high-frequency pulses on AUX receiver output.     " range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="3" rwaccess="N/A"/> 
		<bitfield id="RX_OFFSET_DIS" width="1" begin="2" end="2" resetval="0x0" description="  Disables internal receiver cmn mode offset.     " range="2" rwaccess="R/W"/> 
		<bitfield id="BANDGAP_ADJUST" width="2" begin="1" end="0" resetval="0x1" description="  Bandgap startup circuit adjust.     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUX_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_AUX_CTRL_p" offset="0x30A04" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="DECAP_EN" width="1" begin="1" end="1" resetval="0x0" description="  Decap enable. Active HIGH. Asserted as long as DPTX system is enabled.     " range="1" rwaccess="R/W"/> 
		<bitfield id="BANDGAP_EN" width="1" begin="0" end="0" resetval="0x0" description="  Bandgap enable. Active HIGH. Asserted when AUX channel needs to be used for request/response traffic - can be disabled after response is received if channel will not be needed for more than 4.5 microseconds.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUX_ATBSEL_p" acronym="V2A__CORE_VP__REGS_APB_AUX_ATBSEL_p" offset="0x30A08" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="AUXIP_ATBSEL_ONEHOT" width="8" begin="7" end="0" resetval="0x0" description=" auxip_atbsel_onehot " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUX_TESTMODE_CTL_p" acronym="V2A__CORE_VP__REGS_APB_AUX_TESTMODE_CTL_p" offset="0x30A0C" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. ignored on write. " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="DECAP_EN_DEL" width="1" begin="4" end="4" resetval="0x0" description=" decap_en_del test value. Reflected at the decap_en_del output when aux_testmode_en=1 " range="4" rwaccess="R/W"/> 
		<bitfield id="AUX_DATA_IN" width="1" begin="3" end="3" resetval="0x0" description=" aux_data_in test value. Reflected at the aux_data_in output when aux_testmode_en=1 " range="3" rwaccess="R/W"/> 
		<bitfield id="TX_EN_CTRL" width="1" begin="2" end="2" resetval="0x0" description=" tx_en test value. Reflected at the tx_en output when aux_testmode_en=1 " range="2" rwaccess="R/W"/> 
		<bitfield id="RX_EN_CTRL" width="1" begin="1" end="1" resetval="0x0" description=" rx_en test value. Reflected at the rx_en output when aux_testmode_en=1 " range="1" rwaccess="R/W"/> 
		<bitfield id="AUX_TESTMODE_EN" width="1" begin="0" end="0" resetval="0x0" description=" AUX test enable.  0 - Test mode disabled  1 - test mode enabled, rx_en, tx_en, aux_data_in and decap_en_del are driven directly from the control rgisters " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUX_TESTMODE_ST_p" acronym="V2A__CORE_VP__REGS_APB_AUX_TESTMODE_ST_p" offset="0x30A10" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. ignored on write. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="AUX_DATA_OUT" width="1" begin="1" end="1" resetval="0x0" description=" Raw status of aux_data_out output from AUX IP " range="1" rwaccess="R"/> 
		<bitfield id="HPD_DATA_OUT" width="1" begin="0" end="0" resetval="0x0" description=" Raw status of HPD output from AUX IP " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PHY_RESET_p" acronym="V2A__CORE_VP__REGS_APB_PHY_RESET_p" offset="0x30A20" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="PHY_RESET" width="1" begin="8" end="8" resetval="0x0" description="  0 - reset all PHY logic for the entire PHY with the exception of the PHY APB registers,  1 - turn off reset. PHY reset is active LOW.     " range="8" rwaccess="R/W"/> 
		<bitfield id="PMA_TX_ELEC_IDLE_LN_3" width="1" begin="7" end="7" resetval="0x0" description="  PMA Tx electrical idle for line 3.  1 - Tx differential output placed into electrical idle,  0 - transmit data.     " range="7" rwaccess="R/W"/> 
		<bitfield id="PMA_TX_ELEC_IDLE_LN_2" width="1" begin="6" end="6" resetval="0x0" description="  PMA Tx electrical idle for line 2.  1 - Tx differential output placed into electrical idle,  0 - transmit data.     " range="6" rwaccess="R/W"/> 
		<bitfield id="PMA_TX_ELEC_IDLE_LN_1" width="1" begin="5" end="5" resetval="0x0" description="  PMA Tx electrical idle for line 1.  1 - Tx differential output placed into electrical idle,  0 - transmit data.     " range="5" rwaccess="R/W"/> 
		<bitfield id="PMA_TX_ELEC_IDLE_LN_0" width="1" begin="4" end="4" resetval="0x0" description="  PMA Tx electrical idle for line 0.  1 - Tx differential output placed into electrical idle,  0 - transmit data.     " range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_L03_RESET_N" width="1" begin="3" end="3" resetval="0x0" description="  0 - turn on PHY l03 reset with the exception of the PHY APB registers,  1 - turn off reset. PHY l03 reset is active LOW.     " range="3" rwaccess="R/W"/> 
		<bitfield id="PHY_L02_RESET_N" width="1" begin="2" end="2" resetval="0x0" description="  0 - turn on PHY l02 reset with the exception of the PHY APB registers,  1 - turn off reset. PHY l02 reset is active LOW.     " range="2" rwaccess="R/W"/> 
		<bitfield id="PHY_L01_RESET_N" width="1" begin="1" end="1" resetval="0x0" description="  0 - turn on PHY l01 reset with the exception of the PHY APB registers,  1 - turn off reset. PHY l01 reset is active LOW.     " range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_L00_RESET_N" width="1" begin="0" end="0" resetval="0x0" description="  0 - turn on PHY l00 reset with the exception of the PHY APB registers,  1 - turn off reset. PHY l00 reset is active LOW.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_PLLCLK_EN_p" acronym="V2A__CORE_VP__REGS_APB_PMA_PLLCLK_EN_p" offset="0x30A24" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_LN_3" width="1" begin="3" end="3" resetval="0x0" description="  Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 3,  1 - enable Line 3 PLL clock.  0 - disable PLL clock.     " range="3" rwaccess="R/W"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_LN_2" width="1" begin="2" end="2" resetval="0x0" description="  Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 2,  1 - enable Line 2 PLL clock.  0 - disable PLL clock.     " range="2" rwaccess="R/W"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_LN_1" width="1" begin="1" end="1" resetval="0x0" description="  Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 1,  1 - enable Line 1 PLL clock.  0 - disable PLL clock.     " range="1" rwaccess="R/W"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_LN_0" width="1" begin="0" end="0" resetval="0x0" description="  Link PLL clock enable used to cleanly turn off the data rate clock in the PMA for line 0,  1 - enable Line 0 PLL clock.  0 - disable PLL clock.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_PLLCLK_EN_ACK_p" acronym="V2A__CORE_VP__REGS_APB_PMA_PLLCLK_EN_ACK_p" offset="0x30A28" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_3" width="1" begin="3" end="3" resetval="0x0" description="  Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 3 is running. Active HIGH.     " range="3" rwaccess="R"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_2" width="1" begin="2" end="2" resetval="0x0" description="  Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 2 is running. Active HIGH.     " range="2" rwaccess="R"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_1" width="1" begin="1" end="1" resetval="0x0" description="  Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 1 is running. Active HIGH.     " range="1" rwaccess="R"/> 
		<bitfield id="PMA_XCVR_PLLCLK_EN_ACK_LN_0" width="1" begin="0" end="0" resetval="0x0" description="  Link PLL clock enable acknowledgement, indicates whether the data rate clock in the PMA for line 0 is running. Active HIGH.     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_POWER_STATE_REQ_p" acronym="V2A__CORE_VP__REGS_APB_PMA_POWER_STATE_REQ_p" offset="0x30A2C" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_3" width="6" begin="29" end="24" resetval="0x0" description="  Change the link power state. When the link has completed the transition to the requested power state, the state will be reflected on pma_xcvr_power_state_ack_ln_3.     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="23 - 22" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_2" width="6" begin="21" end="16" resetval="0x0" description="  Change the link power state. When the link has completed the transition to the requested power state, the state will be reflected on pma_xcvr_power_state_ack_ln_2.     " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="15 - 14" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_1" width="6" begin="13" end="8" resetval="0x0" description="  Change the link power state. When the link has completed the transition to the requested power state, the state will be reflected on pma_xcvr_power_state_ack_ln_1.     " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="7 - 6" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_REQ_LN_0" width="6" begin="5" end="0" resetval="0x0" description="  Change the link power state. When the link has completed the transition to the requested power state, the state will be reflected on pma_xcvr_power_state_ack_ln_0.     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_POWER_STATE_ACK_p" acronym="V2A__CORE_VP__REGS_APB_PMA_POWER_STATE_ACK_p" offset="0x30A30" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_3" width="6" begin="29" end="24" resetval="0x0" description="  Link power state acknowledgement, this signal provides indication that a power state change request has completed.     " range="29 - 24" rwaccess="R"/> 
		<bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="23 - 22" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_2" width="6" begin="21" end="16" resetval="0x0" description="  Link power state acknowledgement, this signal provides indication that a power state change request has completed.     " range="21 - 16" rwaccess="R"/> 
		<bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="15 - 14" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_1" width="6" begin="13" end="8" resetval="0x0" description="  Link power state acknowledgement, this signal provides indication that a power state change request has completed.     " range="13 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="7 - 6" rwaccess="N/A"/> 
		<bitfield id="PMA_XCVR_POWER_STATE_ACK_LN_0" width="6" begin="5" end="0" resetval="0x0" description="  Link power state acknowledgement, this signal provides indication that a power state change request has completed.     " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_CMN_READY_p" acronym="V2A__CORE_VP__REGS_APB_PMA_CMN_READY_p" offset="0x30A34" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="PMA_CMN_READY" width="1" begin="0" end="0" resetval="0x0" description="  PMA common ready, 1 = PMA common is ready for operation. Used as part of Raw SerDes startup sequence and power state changes.     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_TX_VMARGIN_p" acronym="V2A__CORE_VP__REGS_APB_PMA_TX_VMARGIN_p" offset="0x30A38" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_VMARGIN_LN_3" width="2" begin="25" end="24" resetval="0x0" description="  Drives PMA input tx_vmargin_ln_3 for the associated lane. Drive with desired initial transit margin upon de-assertion of phy_reset_n.     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="23 - 18" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_VMARGIN_LN_2" width="2" begin="17" end="16" resetval="0x0" description="  Drives PMA input tx_vmargin_ln_2 for the associated lane. Drive with desired initial transit margin upon de-assertion of phy_reset_n.     " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="15 - 10" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_VMARGIN_LN_1" width="2" begin="9" end="8" resetval="0x0" description="  Drives PMA input tx_vmargin_ln_1 for the associated lane. Drive with desired initial transit margin upon de-assertion of phy_reset_n.     " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. ignored on write.     " range="7 - 2" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_VMARGIN_LN_0" width="2" begin="1" end="0" resetval="0x0" description="  Drives PMA input tx_vmargin_ln_0 for the associated lane. Drive with desired initial transit margin upon de-assertion of phy_reset_n.     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PMA_TX_DEEMPH_p" acronym="V2A__CORE_VP__REGS_APB_PMA_TX_DEEMPH_p" offset="0x30A3C" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. ignored on write. " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_DEEMPHASIS_LN_3" width="2" begin="25" end="24" resetval="0x0" description=" Drives PMA input tx_deemphasis_ln_3 for the associated lane. Drives with desired initial deemphasis setting upon de-assertion of phy_reset_n. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. ignored on write. " range="23 - 18" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_DEEMPHASIS_LN_2" width="2" begin="17" end="16" resetval="0x0" description=" Drives PMA input tx_deemphasis_ln_2 for the associated lane. Drives with desired initial deemphasis setting upon de-assertion of phy_reset_n. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. ignored on write. " range="15 - 10" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_DEEMPHASIS_LN_1" width="2" begin="9" end="8" resetval="0x0" description=" Drives PMA input tx_deemphasis_ln_1 for the associated lane. Drives with desired initial deemphasis setting upon de-assertion of phy_reset_n. " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. ignored on write. " range="7 - 2" rwaccess="N/A"/> 
		<bitfield id="PMA_TX_DEEMPHASIS_LN_0" width="2" begin="1" end="0" resetval="0x0" description="  Drives PMA input tx_deemphasis_ln_0 for the associated lane. Drives with desired initial deemphasis setting upon de-assertion of phy_reset_n.     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_ips_ctrl" acronym="V2A__CORE_VP__REGS_APB_asf_ips_ctrl" offset="0x30A60" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.   " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="IF_ADDR_PARCHECK_EN" width="1" begin="0" end="0" resetval="0x1" description="  When set, enables parity check at APB/SAPB address bus. This bit should be enabled during normal operation but disabled in test mode when internal parity checkers are verified      " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_int_status" acronym="V2A__CORE_VP__REGS_APB_asf_int_status" offset="0x30B00" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.   " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="  Integrity error interrupt,1 is active, 0 is not active     " range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="  Protocol error interrupt,1 is active, 0 is not active     " range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="  Transaction timeouts error interrupt,1 is active, 0 is not active     " range="4" rwaccess="R/W"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x0" description="  Configuration and status registers error interrupt,1 is active, 0 is not active     " range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x0" description="  Data and address paths parity error interrupt,1 is active, 0 is not active     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="  SRAM uncorrectable error interrupt,1 is active, 0 is not active     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="  SRAM correctable error interrupt,1 is active, 0 is not active     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_int_raw_status" acronym="V2A__CORE_VP__REGS_APB_asf_int_raw_status" offset="0x30B04" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="SF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x0" description="  Integrity error interrupt,1 is active, 0 is not active     " range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x0" description="  Protocol error interrupt,1 is active, 0 is not active     " range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x0" description="  Transaction timeouts error interrupt,1 is active, 0 is not active     " range="4" rwaccess="R/W"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x0" description="  Configuration and status registers error interrupt,1 is active, 0 is not active     " range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x0" description="  Data and address paths parity error interrupt,1 is active, 0 is not active     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="  SRAM uncorrectable error interrupt,1 is active, 0 is not active     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="  SRAM correctable error interrupt,1 is active, 0 is not active     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_int_mask" acronym="V2A__CORE_VP__REGS_APB_asf_int_mask" offset="0x30B08" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.   " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR_MASK" width="1" begin="6" end="6" resetval="0x1" description="  Mask bit for Integrity error interrupt, 0 is active, 1 is not active. Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR_MASK" width="1" begin="5" end="5" resetval="0x1" description="  Mask bit for Protocol error interrupt, 0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR_MASK" width="1" begin="4" end="4" resetval="0x1" description="  Mask bit for Transaction timeouts error interrupt, 0 is active, 1 is not active. Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="4" rwaccess="R/W"/> 
		<bitfield id="ASF_CSR_ERR_MASK" width="1" begin="3" end="3" resetval="0x1" description="  Mask bit for Configuration and status registers error interrupt, 0 is active, 1 is not active. Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_DAP_ERR_MASK" width="1" begin="2" end="2" resetval="0x1" description="  Mask bit for Data and address paths parity error interrupt, 0 is active, 1 is not active. Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR_MASK" width="1" begin="1" end="1" resetval="0x1" description="  Mask bit for SRAM uncorrectable error interrupt, 0 is active, 1 is not active. Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR_MASK" width="1" begin="0" end="0" resetval="0x1" description="  Mask bit for SRAM correctable error interrupt, 0 is active, 1 is not active. Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_int_test" acronym="V2A__CORE_VP__REGS_APB_asf_int_test" offset="0x30B0C" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.   " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR_TEST" width="1" begin="6" end="6" resetval="0x0" description="  Test bit for Integrity error interrupt,1 is active, 0 is not active     " range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR_TEST" width="1" begin="5" end="5" resetval="0x0" description="  Test bit for Protocol error interrupt,1 is active, 0 is not active     " range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR_TEST" width="1" begin="4" end="4" resetval="0x0" description="  Test bit for Transaction timeouts error interrupt,1 is active, 0 is not active     " range="4" rwaccess="R/W"/> 
		<bitfield id="ASF_CSR_ERR_TEST" width="1" begin="3" end="3" resetval="0x0" description="  Test bit for Configuration and status registers error interrupt,1 is active, 0 is not active     " range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_DAP_ERR_TEST" width="1" begin="2" end="2" resetval="0x0" description="  Test bit for Data and address paths parity error interrupt,1 is active, 0 is not active     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR_TEST" width="1" begin="1" end="1" resetval="0x0" description="  Test bit for SRAM uncorrectable error interrupt,1 is active, 0 is not active     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR_TEST" width="1" begin="0" end="0" resetval="0x0" description="  Test bit for SRAM correctable error interrupt,1 is active, 0 is not active     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_fatal_nonfatal_select" acronym="V2A__CORE_VP__REGS_APB_asf_fatal_nonfatal_select" offset="0x30B10" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.     " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="ASF_INTEGRITY_ERR" width="1" begin="6" end="6" resetval="0x1" description="  Enable Integrity error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="6" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_ERR" width="1" begin="5" end="5" resetval="0x1" description="  Enable Protocol error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="5" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_ERR" width="1" begin="4" end="4" resetval="0x1" description="  Enable Transaction timeouts error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="4" rwaccess="R/W"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="3" end="3" resetval="0x1" description="  Enable Configuration and status registers error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_DAP_ERR" width="1" begin="2" end="2" resetval="0x1" description="  Enable Data and address paths parity error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x1" description="  Enable SRAM uncorrectable error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x1" description="  Enable SRAM correctable error interrupt as fatal,1 is fatal interrupt, 0 is non-fatal     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_sram_corr_fault_status" acronym="V2A__CORE_VP__REGS_APB_asf_sram_corr_fault_status" offset="0x30B20" width="32" description="">
		<bitfield id="ASF_SRAM_CORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="  Last SRAM instance that generated fault     " range="31 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="  Last SRAM address that generated fault     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_sram_uncorr_fault_status" acronym="V2A__CORE_VP__REGS_APB_asf_sram_uncorr_fault_status" offset="0x30B24" width="32" description="">
		<bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="8" begin="31" end="24" resetval="0x0" description="  Last SRAM instance that generated fault     " range="31 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="  Last SRAM address that generated fault     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_sram_fault_status" acronym="V2A__CORE_VP__REGS_APB_asf_sram_fault_status" offset="0x30B28" width="32" description="">
		<bitfield id="ASF_SRAM_FAULT_UNCORR_STATS" width="16" begin="31" end="16" resetval="0x0" description="  Count of number of uncorrectable errors if implemented. Count value will saturate at 0xffff     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ASF_SRAM_FAULT_CORR_STATS" width="16" begin="15" end="0" resetval="0x0" description="  Count of number of correctable errors if implemented. Count value will saturate at 0xffff     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_trans_to_ctrl" acronym="V2A__CORE_VP__REGS_APB_asf_trans_to_ctrl" offset="0x30B30" width="32" description="">
		<bitfield id="ASF_TRANS_TO_EN" width="1" begin="31" end="31" resetval="0x0" description="  Enable transaction timeout monitoring,1 is active,0 is not active     " range="31" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.     " range="30 - 16" rwaccess="N/A"/> 
		<bitfield id="ASF_TRANS_TO_CTRL" width="16" begin="15" end="0" resetval="0x0" description="  Timer value to use for transaction timeout monitor     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_trans_to_fault_mask" acronym="V2A__CORE_VP__REGS_APB_asf_trans_to_fault_mask" offset="0x30B34" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.     " range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="ASF_TRANS_TO_FAULT_2_MASK" width="1" begin="2" end="2" resetval="0x1" description="  Mask bit for SAPB interface for transaction timeout fault,0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_FAULT_1_MASK" width="1" begin="1" end="1" resetval="0x1" description="  Mask bit for APB interface for transaction timeout fault,0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_FAULT_0_MASK" width="1" begin="0" end="0" resetval="0x1" description="  Mask bit for Xtensa watchdog error for transaction timeout fault,0 is active, 1 is not active.Interrupt from source which mask is 0 is permitted, otherwise interrupt is not permitted     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_trans_to_fault_status" acronym="V2A__CORE_VP__REGS_APB_asf_trans_to_fault_status" offset="0x30B38" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.     " range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="ASF_TRANS_TO_FAULT_2_STATUS" width="1" begin="2" end="2" resetval="0x0" description="  Status bits for SAPB interface for transaction timeout fault,1 is active, 0 is not active     " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_FAULT_1_STATUS" width="1" begin="1" end="1" resetval="0x0" description="  Status bits for APB interface for transaction timeout fault,1 is active, 0 is not active     " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_TRANS_TO_FAULT_0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="  Status bits for Xtensa watchdog error for transaction timeout fault,1 is active, 0 is not active     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_protocol_fault_mask" acronym="V2A__CORE_VP__REGS_APB_asf_protocol_fault_mask" offset="0x30B40" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read.     " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_3_MASK" width="1" begin="3" end="3" resetval="0x1" description="  Mask bit for FEC FSM fault.   When 0 interrupt is enabled. " range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_2_MASK" width="1" begin="2" end="2" resetval="0x1" description="  Mask bit for 8b10b Encoding fault from FEC module.  When 0 interrupt is enabled.  " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_1_MASK" width="1" begin="1" end="1" resetval="0x1" description="  Mask bit for Party Encoding fault from FEC module.  When 0 interrupt is enabled. " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_0_MASK" width="1" begin="0" end="0" resetval="0x1" description="  Mask bit for Parity Generation fault from FEC module.  When 0 interrupt is enabled. " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_asf_protocol_fault_status" acronym="V2A__CORE_VP__REGS_APB_asf_protocol_fault_status" offset="0x30B44" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved. Writes are ignored. 0x0 when read." range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_3_STATUS" width="1" begin="3" end="3" resetval="0x0" description="  FEC symbol injection fault. Active HIGH.  Asserten when FEC FSM is in unexpected state." range="3" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_2_STATUS" width="1" begin="2" end="2" resetval="0x0" description="  8b10b Encoding fault in FEC module. Active HIGH.  Asserted when fault in 8b10b encoding is detected.  " range="2" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_1_STATUS" width="1" begin="1" end="1" resetval="0x0" description="  Party Encoding fault in FEC module. Active HIGH.  Asserted when fault in RS parity encoding is detected.  " range="1" rwaccess="R/W"/> 
		<bitfield id="ASF_PROTOCOL_FAULT_0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="  Parity Generation fault in FEC module. Active HIGH.  Asserted when fault in RS parity generation is detected.  " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_COM_MAIN_CONF_p" acronym="V2A__CORE_VP__REGS_APB_COM_MAIN_CONF_p" offset="0x30C00" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="AUTO_REGS_DB_UPDATE" width="1" begin="6" end="6" resetval="0x0" description="  Active-High to enable auto update double buffer regs on vsync falling edge. Only available when input_mode=1 [DPI mode]     " range="6" rwaccess="R/W"/> 
		<bitfield id="MULTIPLEX_MODE_EOC_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="  When split_panel and multiplex_mode are set, indicates that multiplexer output separated chunks [inserts zeros on partial words at each end of chunk] and signal end of chunks. Active high     " range="5" rwaccess="R/W"/> 
		<bitfield id="INPUT_MODE" width="1" begin="4" end="4" resetval="0x0" description="  Video input interface mode: 0: Native 1: DPI. Input mode set to DPI automatically enable the internal Auto Start Of Frame     " range="4" rwaccess="R/W"/> 
		<bitfield id="REGS_DE_RASTER_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="  Indicates if the De-Rasterization Buffer is used or bypassed: '1' Active '0' Bypassed     " range="3" rwaccess="R/W"/> 
		<bitfield id="REGS_MULTIPLEX_SEL_OUT" width="1" begin="2" end="2" resetval="0x0" description="  When split_panel and multiplex_mode are set, indicates to which output the multiplexed stream is sent: '0': enc0_data_out '1': enc1_data_out     " range="2" rwaccess="R/W"/> 
		<bitfield id="REGS_MULTIPLEX_MODE" width="1" begin="1" end="1" resetval="0x0" description="  Active-High, indicates that both encoders are used to produce a multiplex stream on a single Transport link. When set, split_panel must also be set.     " range="1" rwaccess="R/W"/> 
		<bitfield id="REGS_SPLIT_PANEL" width="1" begin="0" end="0" resetval="0x0" description="  Active-High, indicates that both encoders are used in parallel for one video stream [L and R split]. When set, the effective width of each encoder is halved [as each encoder is operating on half of the encx_picture_width]. In addition, the ICH is cleared at the end of each line.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_MAIN_CONF_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_MAIN_CONF_p" offset="0x30D20" width="32" description="">
		<bitfield id="INITIAL_LINES" width="8" begin="31" end="24" resetval="0x15" description="  Number of lines to wait before initiating transport in Command Mode.     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="23 - 21" rwaccess="N/A"/> 
		<bitfield id="ICH_RST_EOL" width="1" begin="20" end="20" resetval="0x0" description="  Forces the ICH to reset at EOL [when not in split mode].     " range="20" rwaccess="R/W"/> 
		<bitfield id="VIDEO_MODE" width="1" begin="19" end="19" resetval="0x0" description="  MIPI Video/Command mode: '0' Command mode '1' Video mode     " range="19" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PRED_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="  Active-High input Block Prediction Enable     " range="18" rwaccess="R/W"/> 
		<bitfield id="BITS_PER_PIXEL" width="10" begin="17" end="8" resetval="0x0" description="  Target bits per pixel. The value is in 6.4 format [4 LSBs for fractional part, they should be 0000]     " range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="LINEBUF_DEPTH" width="4" begin="7" end="4" resetval="0x0" description="  Depth of the line buffer used by the decoder [i.e., the number of bits stored for each component of the pixels on the previous line]     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ENABLE_422" width="1" begin="3" end="3" resetval="0x0" description="  Active-High input to indicate the data_in pixels are 4:2:2 sub-sampled. This input is valid only when convert_rgb is low. NOT SUPPORTED, MUST BE SET TO '0'     " range="3" rwaccess="R/W"/> 
		<bitfield id="CONVERT_RGB" width="1" begin="2" end="2" resetval="0x1" description="  Active-High input to indicate the data_in pixels are RGB. When set to low input, it is YUV and does not require conversion.     " range="2" rwaccess="R/W"/> 
		<bitfield id="INPUT_BPC" width="2" begin="1" end="0" resetval="0x0" description="  Indicates the current input pixel stream bits per component: 00: input is 8 bits/component 01: input is 10 bits/component     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_PICTURE_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_PICTURE_SIZE_p" offset="0x30D24" width="32" description="">
		<bitfield id="PICTURE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="  Picture height     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PICTURE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="  Picture width     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_SLICE_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_SLICE_SIZE_p" offset="0x30D28" width="32" description="">
		<bitfield id="SLICE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="  Slice height     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLICE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="  Slice width     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_MISC_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_MISC_SIZE_p" offset="0x30D2C" width="32" description="">
		<bitfield id="CHUNK_SIZE" width="16" begin="31" end="16" resetval="0x0" description="  Chunk size in bytes     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="OB_MAX_ADDR" width="14" begin="15" end="2" resetval="0x16383" description="  Output Buffer[s] max pointer address[es]     " range="15 - 2" rwaccess="R/W"/> 
		<bitfield id="SLICE_LAST_GROUP_SIZE" width="2" begin="1" end="0" resetval="0x0" description="  Size of last group of the slice line [0-based]: 0 = 1 pixel, 1 = 2 pixels, 2 = 3 pixels [slice_width + 2] % 3     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_HRD_DELAYS_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_HRD_DELAYS_p" offset="0x30D30" width="32" description="">
		<bitfield id="INITIAL_DEC_DELAY" width="16" begin="31" end="16" resetval="0x0" description="  Initial Decoder delay     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="15 - 10" rwaccess="N/A"/> 
		<bitfield id="INITIAL_XMIT_DELAY" width="10" begin="9" end="0" resetval="0x0" description="  Initial Decoder Transmit delay     " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_SCALE_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_SCALE_p" offset="0x30D34" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="INITIAL_SCALE_VALUE" width="6" begin="5" end="0" resetval="0x0" description="  Three fractional bits     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_SCALE_INC_DEC_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_SCALE_INC_DEC_p" offset="0x30D38" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="SCALE_DECREMENT_INTERVAL" width="12" begin="27" end="16" resetval="0x0" description="  RC scale decrement value     " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SCALE_INCREMENT_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="  RC scale increment value     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_OFFSETS_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_OFFSETS_1_p" offset="0x30D3C" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="FIRST_LINE_BPG_OFFSET" width="5" begin="4" end="0" resetval="0x0" description="  First Line     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_OFFSETS_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_OFFSETS_2_p" offset="0x30D40" width="32" description="">
		<bitfield id="SLICE_BPG_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="  Extra budget per group [11 fractional bits]     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="NFL_BPG_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="  Non First Line [11 fractional bits]     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_OFFSETS_3_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_OFFSETS_3_p" offset="0x30D44" width="32" description="">
		<bitfield id="FINAL_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="  Final Offset     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="INITIAL_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="  Initial Offset     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_FLATNESS_DETECTION_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_FLATNESS_DETECTION_p" offset="0x30D48" width="32" description="">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="FLATNESS_DET_THRESH" width="8" begin="17" end="10" resetval="0x0" description="  Flatness Detection Threshold, as defined in PPS table of the DSC specification     " range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="FLATNESS_MAX_QP" width="5" begin="9" end="5" resetval="0x0" description="  Maximum threshold     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="FLATNESS_MIN_QP" width="5" begin="4" end="0" resetval="0x0" description="  Minimum threshold     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MODEL_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MODEL_SIZE_p" offset="0x30D4C" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="RC_MODEL_SIZE" width="16" begin="15" end="0" resetval="0x0" description="  RC Model Size     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_CONFIG_p" offset="0x30D50" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="RC_TGT_OFFSET_LO" width="4" begin="27" end="24" resetval="0x0" description="  RC Target offset low     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_TGT_OFFSET_HI" width="4" begin="23" end="20" resetval="0x0" description="  RC Target offset high     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="19 - 18" rwaccess="N/A"/> 
		<bitfield id="RC_QUANT_INCR_LIMIT1" width="5" begin="17" end="13" resetval="0x0" description="  RC quantization increment limit 1     " range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="RC_QUANT_INCR_LIMIT0" width="5" begin="12" end="8" resetval="0x0" description="  RC quantization increment limit 0     " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="  RC Edge factor [1 fractional bit]     " range="7 - 4" rwaccess="N/A"/> 
		<bitfield id="RC_EDGE_FACTOR" width="4" begin="3" end="0" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_0_p" offset="0x30D54" width="32" description="">
		<bitfield id="RC_BUF_THRESH_3" width="8" begin="31" end="24" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_2" width="8" begin="23" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_1" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_0" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_1_p" offset="0x30D58" width="32" description="">
		<bitfield id="RC_BUF_THRESH_7" width="8" begin="31" end="24" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_6" width="8" begin="23" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_5" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_4" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_2_p" offset="0x30D5C" width="32" description="">
		<bitfield id="RC_BUF_THRESH_11" width="8" begin="31" end="24" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_10" width="8" begin="23" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_9" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_8" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_3_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_BUF_THRESH_3_p" offset="0x30D60" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="RC_BUF_THRESH_13" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_12" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MIN_QP_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MIN_QP_0_p" offset="0x30D64" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MIN_QP_4" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_3" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_2" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_1" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_0" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MIN_QP_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MIN_QP_1_p" offset="0x30D68" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MIN_QP_9" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_8" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_7" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_6" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_5" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MIN_QP_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MIN_QP_2_p" offset="0x30D6C" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MIN_QP_14" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_13" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_12" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_11" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_10" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MAX_QP_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MAX_QP_0_p" offset="0x30D70" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MAX_QP_4" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_3" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_2" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_1" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_0" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MAX_QP_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MAX_QP_1_p" offset="0x30D74" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MAX_QP_9" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_8" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_7" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_6" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_5" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_MAX_QP_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_MAX_QP_2_p" offset="0x30D78" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MAX_QP_14" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_13" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_12" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_11" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_10" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_RANGE_BPG_OFFSETS_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_RANGE_BPG_OFFSETS_0_p" offset="0x30D7C" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="RANGE_BPG_OFFSET_4" width="6" begin="29" end="24" resetval="0x0" description="  As per DSC specification     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_3" width="6" begin="23" end="18" resetval="0x0" description="  As per DSC specification     " range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_2" width="6" begin="17" end="12" resetval="0x0" description="  As per DSC specification     " range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_1" width="6" begin="11" end="6" resetval="0x0" description="  As per DSC specification     " range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_0" width="6" begin="5" end="0" resetval="0x0" description="  As per DSC specification     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_RANGE_BPG_OFFSETS_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_RANGE_BPG_OFFSETS_1_p" offset="0x30D80" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="RANGE_BPG_OFFSET_9" width="6" begin="29" end="24" resetval="0x0" description="  As per DSC specification     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_8" width="6" begin="23" end="18" resetval="0x0" description="  As per DSC specification     " range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_7" width="6" begin="17" end="12" resetval="0x0" description="  As per DSC specification     " range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_6" width="6" begin="11" end="6" resetval="0x0" description="  As per DSC specification     " range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_5" width="6" begin="5" end="0" resetval="0x0" description="  As per DSC specification     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_RC_RANGE_BPG_OFFSETS_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_RC_RANGE_BPG_OFFSETS_2_p" offset="0x30D84" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="RANGE_BPG_OFFSET_14" width="6" begin="29" end="24" resetval="0x0" description="  As per DSC specification     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_13" width="6" begin="23" end="18" resetval="0x0" description="  As per DSC specification     " range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_12" width="6" begin="17" end="12" resetval="0x0" description="  As per DSC specification     " range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_11" width="6" begin="11" end="6" resetval="0x0" description="  As per DSC specification     " range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_10" width="6" begin="5" end="0" resetval="0x0" description="  As per DSC specification     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_DPI_CTRL_OUT_DELAY_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_DPI_CTRL_OUT_DELAY_p" offset="0x30D88" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="DPI_CTRL_OUT_DELAY" width="16" begin="15" end="0" resetval="0x0" description="  Delay in number of encx clock cycles. The delay should equal to InitialLines x Htotal[clk] where Htotal is the upstream source timing controller total line time [in clock cycles, not in pixels] including the horizontal blanking [Htotal[clk] = Hactive[clk] + Hblank[clk]]When in split panel mode, the Hactive[clk] is expected to be picture_width divided by 2     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_GENERAL_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_GENERAL_STATUS_p" offset="0x30DC0" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="6" end="6" resetval="0x0" description="  Output buffer 1 [soft slice 1] is full.For Debug purposes only.     " range="6" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="5" end="5" resetval="0x0" description="  Output buffer 0 [soft slice 0] is full.For Debug purposes only.     " range="5" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="4" end="4" resetval="0x1" description="  Output buffer 1 [soft slice 1] is empty.For Debug purposes only.     " range="4" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="3" end="3" resetval="0x1" description="  Output buffer 0 [soft slice 0] is empty.For Debug purposes only.     " range="3" rwaccess="R"/> 
		<bitfield id="FRAME_DONE" width="1" begin="2" end="2" resetval="0x0" description="  Encoder finished a frame     " range="2" rwaccess="R"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="1" end="1" resetval="0x0" description="  Encoder is currently processing a frame     " range="1" rwaccess="R"/> 
		<bitfield id="CE" width="1" begin="0" end="0" resetval="0x0" description="  Flow control internal clock enable status.For Debug purposes only.     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_HSLICE_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_HSLICE_STATUS_p" offset="0x30DC4" width="32" description="">
		<bitfield id="SLICE_COUNT_ENCODED" width="16" begin="31" end="16" resetval="0x0" description="  Actual slice number of current frame being processed at VLC encoder.Not re-synchronized in register clock domain. For Debug purposes only.     " range="31 - 16" rwaccess="R"/> 
		<bitfield id="SLICE_LINE_COUNT_ENCODED" width="16" begin="15" end="0" resetval="0x0" description="  Actual line number of current slice being processed at VLC encoder.Not re-synchronized in register clock domain. For Debug purposes only.     " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_OUT_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_OUT_STATUS_p" offset="0x30DC8" width="32" description="">
		<bitfield id="SLICE_COUNT_OUT" width="16" begin="31" end="16" resetval="0x0" description="  Actual slice number of current frame being read at output interface.Not re-synchronized in register clock domain. For Debug purposes only.     " range="31 - 16" rwaccess="R"/> 
		<bitfield id="SLICE_LINE_COUNT_OUT" width="16" begin="15" end="0" resetval="0x0" description="  Actual line number of current slice being read at output interface.Not re-synchronized in register clock domain. For Debug purposes only.     " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_INT_STAT_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_INT_STAT_p" offset="0x30DCC" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full     " range="10" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full     " range="9" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty     " range="8" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="  Output buffer 0 [soft slice 0] became empty     " range="7" rwaccess="R"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="  Encoder finished a frame     " range="6" rwaccess="R"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="  Encoder is started to process a frame     " range="5" rwaccess="R"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="  Flow control internal clock enable becomes high     " range="4" rwaccess="R"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="  rc_model_buffer 1 [soft slice 1] overflow     " range="3" rwaccess="R"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="  rc_model_buffer 0 [soft slice 0] overflow     " range="2" rwaccess="R"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="  output buffer 1 [soft slice 1] underflow     " range="1" rwaccess="R"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="  output buffer 0 [soft slice 0] underflow     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_INT_CLR_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_INT_CLR_p" offset="0x30DD0" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full     " range="10" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full     " range="9" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty     " range="8" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="  Output buffer 0 [soft slice 0] became empty     " range="7" rwaccess="R/W"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="  Encoder finished a frame     " range="6" rwaccess="R/W"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="  Encoder is started to process a frame     " range="5" rwaccess="R/W"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="  Flow control internal clock enable     " range="4" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="  rc model buffer 1 overflow     " range="3" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="  rc model buffer 0 overflow     " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="  output buffer 1 underflow     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="  output buffer 0 underflow     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_INT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_INT_MASK_p" offset="0x30DD4" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full     " range="10" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full     " range="9" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty     " range="8" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="  Output buffer 0 [soft slice 0] became empty     " range="7" rwaccess="R/W"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="  Encoder finished a frame     " range="6" rwaccess="R/W"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="  Encoder is started to process a frame     " range="5" rwaccess="R/W"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="  Flow control internal clock enable     " range="4" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="  rc model buffer 1 overflow     " range="3" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="  rc model buffer 0 overflow     " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="  enc underflow 1 underflow     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="  enc underflow 0 underflow     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_INT_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_INT_TEST_p" offset="0x30DD8" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full test " range="10" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full test " range="9" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty test " range="8" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description=" Output buffer 0 [soft slice 0] became empty test " range="7" rwaccess="R/W"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description=" Encoder finished a frame test " range="6" rwaccess="R/W"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description=" Encoder is started to process a frame test " range="5" rwaccess="R/W"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description=" Flow control internal clock enable test " range="4" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description=" rc model buffer 1 overflow test " range="3" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description=" rc model buffer 0 overflow test " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description=" enc underflow 1 underflow test " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description=" enc underflow 0 underflow test " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_MAIN_CONF_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_MAIN_CONF_p" offset="0x30E20" width="32" description="">
		<bitfield id="INITIAL_LINES" width="8" begin="31" end="24" resetval="0x15" description="  Number of lines to wait before initiating transport in Command Mode.     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="23 - 21" rwaccess="N/A"/> 
		<bitfield id="ICH_RST_EOL" width="1" begin="20" end="20" resetval="0x0" description="  Forces the ICH to reset at EOL [when not in split mode].     " range="20" rwaccess="R/W"/> 
		<bitfield id="VIDEO_MODE" width="1" begin="19" end="19" resetval="0x0" description="  MIPI Video/Command mode: '0' Command mode '1' Video mode     " range="19" rwaccess="R/W"/> 
		<bitfield id="BLOCK_PRED_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="  Active-High input Block Prediction Enable     " range="18" rwaccess="R/W"/> 
		<bitfield id="BITS_PER_PIXEL" width="10" begin="17" end="8" resetval="0x0" description="  Target bits per pixel. The value is in 6.4 format [4 LSBs for fractional part, they should be 0000]     " range="17 - 8" rwaccess="R/W"/> 
		<bitfield id="LINEBUF_DEPTH" width="4" begin="7" end="4" resetval="0x0" description="  Depth of the line buffer used by the decoder [i.e., the number of bits stored for each component of the pixels on the previous line]     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ENABLE_422" width="1" begin="3" end="3" resetval="0x0" description="  Active-High input to indicate the data_in pixels are 4:2:2 sub-sampled. This input is valid only when convert_rgb is low. NOT SUPPORTED, MUST BE SET TO '0'     " range="3" rwaccess="R/W"/> 
		<bitfield id="CONVERT_RGB" width="1" begin="2" end="2" resetval="0x1" description="  Active-High input to indicate the data_in pixels are RGB. When set to low input, it is YUV and does not require conversion.     " range="2" rwaccess="R/W"/> 
		<bitfield id="INPUT_BPC" width="2" begin="1" end="0" resetval="0x0" description="  Indicates the current input pixel stream bits per component: 00: input is 8 bits/component 01: input is 10 bits/component     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_PICTURE_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_PICTURE_SIZE_p" offset="0x30E24" width="32" description="">
		<bitfield id="PICTURE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="  Picture height     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PICTURE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="  Picture width     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_SLICE_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_SLICE_SIZE_p" offset="0x30E28" width="32" description="">
		<bitfield id="SLICE_HEIGHT" width="16" begin="31" end="16" resetval="0x0" description="  Slice height     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="SLICE_WIDTH" width="16" begin="15" end="0" resetval="0x0" description="  Slice width     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_MISC_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_MISC_SIZE_p" offset="0x30E2C" width="32" description="">
		<bitfield id="CHUNK_SIZE" width="16" begin="31" end="16" resetval="0x0" description="  Chunk size in bytes     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="OB_MAX_ADDR" width="14" begin="15" end="2" resetval="0x16383" description="  Output Buffer[s] max pointer address[es]     " range="15 - 2" rwaccess="R/W"/> 
		<bitfield id="SLICE_LAST_GROUP_SIZE" width="2" begin="1" end="0" resetval="0x0" description="  Size of last group of the slice line [0-based]: 0 = 1 pixel, 1 = 2 pixels, 2 = 3 pixels [slice_width + 2] % 3     " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_HRD_DELAYS_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_HRD_DELAYS_p" offset="0x30E30" width="32" description="">
		<bitfield id="INITIAL_DEC_DELAY" width="16" begin="31" end="16" resetval="0x0" description="  Initial Decoder delay     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="15 - 10" rwaccess="N/A"/> 
		<bitfield id="INITIAL_XMIT_DELAY" width="10" begin="9" end="0" resetval="0x0" description="  Initial Decoder Transmit delay     " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_SCALE_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_SCALE_p" offset="0x30E34" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="INITIAL_SCALE_VALUE" width="6" begin="5" end="0" resetval="0x0" description="  Three fractional bits     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_SCALE_INC_DEC_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_SCALE_INC_DEC_p" offset="0x30E38" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="SCALE_DECREMENT_INTERVAL" width="12" begin="27" end="16" resetval="0x0" description="  RC scale decrement value     " range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="SCALE_INCREMENT_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="  RC scale increment value     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_OFFSETS_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_OFFSETS_1_p" offset="0x30E3C" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="FIRST_LINE_BPG_OFFSET" width="5" begin="4" end="0" resetval="0x0" description="  First Line     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_OFFSETS_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_OFFSETS_2_p" offset="0x30E40" width="32" description="">
		<bitfield id="SLICE_BPG_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="  Extra budget per group [11 fractional bits]     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="NFL_BPG_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="  Non First Line [11 fractional bits]     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_OFFSETS_3_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_OFFSETS_3_p" offset="0x30E44" width="32" description="">
		<bitfield id="FINAL_OFFSET" width="16" begin="31" end="16" resetval="0x0" description="  Final Offset     " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="INITIAL_OFFSET" width="16" begin="15" end="0" resetval="0x0" description="  Initial Offset     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_FLATNESS_DETECTION_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_FLATNESS_DETECTION_p" offset="0x30E48" width="32" description="">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="FLATNESS_DET_THRESH" width="8" begin="17" end="10" resetval="0x0" description="  Flatness Detection Threshold, as defined in PPS table of the DSC specification     " range="17 - 10" rwaccess="R/W"/> 
		<bitfield id="FLATNESS_MAX_QP" width="5" begin="9" end="5" resetval="0x0" description="  Maximum threshold     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="FLATNESS_MIN_QP" width="5" begin="4" end="0" resetval="0x0" description="  Minimum threshold     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MODEL_SIZE_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MODEL_SIZE_p" offset="0x30E4C" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="RC_MODEL_SIZE" width="16" begin="15" end="0" resetval="0x0" description="  RC Model Size     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_CONFIG_p" offset="0x30E50" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="RC_TGT_OFFSET_LO" width="4" begin="27" end="24" resetval="0x0" description="  RC Target offset low     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_TGT_OFFSET_HI" width="4" begin="23" end="20" resetval="0x0" description="  RC Target offset high     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="19 - 18" rwaccess="N/A"/> 
		<bitfield id="RC_QUANT_INCR_LIMIT1" width="5" begin="17" end="13" resetval="0x0" description="  RC quantization increment limit 1     " range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="RC_QUANT_INCR_LIMIT0" width="5" begin="12" end="8" resetval="0x0" description="  RC quantization increment limit 0     " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="  RC Edge factor [1 fractional bit]     " range="7 - 4" rwaccess="N/A"/> 
		<bitfield id="RC_EDGE_FACTOR" width="4" begin="3" end="0" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_0_p" offset="0x30E54" width="32" description="">
		<bitfield id="RC_BUF_THRESH_3" width="8" begin="31" end="24" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_2" width="8" begin="23" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_1" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_0" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_1_p" offset="0x30E58" width="32" description="">
		<bitfield id="RC_BUF_THRESH_7" width="8" begin="31" end="24" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_6" width="8" begin="23" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_5" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_4" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_2_p" offset="0x30E5C" width="32" description="">
		<bitfield id="RC_BUF_THRESH_11" width="8" begin="31" end="24" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_10" width="8" begin="23" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_9" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_8" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_3_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_BUF_THRESH_3_p" offset="0x30E60" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="RC_BUF_THRESH_13" width="8" begin="15" end="8" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RC_BUF_THRESH_12" width="8" begin="7" end="0" resetval="0x0" description="  8 MSBs of the value. Values in configuration files are 14 bits but 6 LSBs are always 0     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MIN_QP_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MIN_QP_0_p" offset="0x30E64" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MIN_QP_4" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_3" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_2" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_1" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_0" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MIN_QP_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MIN_QP_1_p" offset="0x30E68" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MIN_QP_9" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_8" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_7" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_6" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_5" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MIN_QP_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MIN_QP_2_p" offset="0x30E6C" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MIN_QP_14" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_13" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_12" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_11" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MIN_QP_10" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MAX_QP_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MAX_QP_0_p" offset="0x30E70" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MAX_QP_4" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_3" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_2" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_1" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_0" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MAX_QP_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MAX_QP_1_p" offset="0x30E74" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MAX_QP_9" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_8" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_7" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_6" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_5" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_MAX_QP_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_MAX_QP_2_p" offset="0x30E78" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="RANGE_MAX_QP_14" width="5" begin="24" end="20" resetval="0x0" description="  As per DSC specification     " range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_13" width="5" begin="19" end="15" resetval="0x0" description="  As per DSC specification     " range="19 - 15" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_12" width="5" begin="14" end="10" resetval="0x0" description="  As per DSC specification     " range="14 - 10" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_11" width="5" begin="9" end="5" resetval="0x0" description="  As per DSC specification     " range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="RANGE_MAX_QP_10" width="5" begin="4" end="0" resetval="0x0" description="  As per DSC specification     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_RANGE_BPG_OFFSETS_0_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_RANGE_BPG_OFFSETS_0_p" offset="0x30E7C" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="RANGE_BPG_OFFSET_4" width="6" begin="29" end="24" resetval="0x0" description="  As per DSC specification     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_3" width="6" begin="23" end="18" resetval="0x0" description="  As per DSC specification     " range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_2" width="6" begin="17" end="12" resetval="0x0" description="  As per DSC specification     " range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_1" width="6" begin="11" end="6" resetval="0x0" description="  As per DSC specification     " range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_0" width="6" begin="5" end="0" resetval="0x0" description="  As per DSC specification     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_RANGE_BPG_OFFSETS_1_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_RANGE_BPG_OFFSETS_1_p" offset="0x30E80" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="RANGE_BPG_OFFSET_9" width="6" begin="29" end="24" resetval="0x0" description="  As per DSC specification     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_8" width="6" begin="23" end="18" resetval="0x0" description="  As per DSC specification     " range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_7" width="6" begin="17" end="12" resetval="0x0" description="  As per DSC specification     " range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_6" width="6" begin="11" end="6" resetval="0x0" description="  As per DSC specification     " range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_5" width="6" begin="5" end="0" resetval="0x0" description="  As per DSC specification     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_RC_RANGE_BPG_OFFSETS_2_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_RC_RANGE_BPG_OFFSETS_2_p" offset="0x30E84" width="32" description="">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="RANGE_BPG_OFFSET_14" width="6" begin="29" end="24" resetval="0x0" description="  As per DSC specification     " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_13" width="6" begin="23" end="18" resetval="0x0" description="  As per DSC specification     " range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_12" width="6" begin="17" end="12" resetval="0x0" description="  As per DSC specification     " range="17 - 12" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_11" width="6" begin="11" end="6" resetval="0x0" description="  As per DSC specification     " range="11 - 6" rwaccess="R/W"/> 
		<bitfield id="RANGE_BPG_OFFSET_10" width="6" begin="5" end="0" resetval="0x0" description="  As per DSC specification     " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_DPI_CTRL_OUT_DELAY_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_DPI_CTRL_OUT_DELAY_p" offset="0x30E88" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="DPI_CTRL_OUT_DELAY" width="16" begin="15" end="0" resetval="0x0" description="  Delay in number of encx clock cycles. The delay should equal to InitialLines x Htotal[clk] where Htotal is the upstream source timing controller total line time [in clock cycles, not in pixels] including the horizontal blanking [Htotal[clk] = Hactive[clk] + Hblank[clk]]When in split panel mode, the Hactive[clk] is expected to be picture_width divided by 2     " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_GENERAL_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_GENERAL_STATUS_p" offset="0x30EC0" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="6" end="6" resetval="0x0" description="  Output buffer 1 [soft slice 1] is full.For Debug purposes only.     " range="6" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="5" end="5" resetval="0x0" description="  Output buffer 0 [soft slice 0] is full.For Debug purposes only.     " range="5" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="4" end="4" resetval="0x1" description="  Output buffer 1 [soft slice 1] is empty.For Debug purposes only.     " range="4" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="3" end="3" resetval="0x1" description="  Output buffer 0 [soft slice 0] is empty.For Debug purposes only.     " range="3" rwaccess="R"/> 
		<bitfield id="FRAME_DONE" width="1" begin="2" end="2" resetval="0x0" description="  Encoder finished a frame     " range="2" rwaccess="R"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="1" end="1" resetval="0x0" description="  Encoder is currently processing a frame     " range="1" rwaccess="R"/> 
		<bitfield id="CE" width="1" begin="0" end="0" resetval="0x0" description="  Flow control internal clock enable status.For Debug purposes only.     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_HSLICE_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_HSLICE_STATUS_p" offset="0x30EC4" width="32" description="">
		<bitfield id="SLICE_COUNT_ENCODED" width="16" begin="31" end="16" resetval="0x0" description="  Actual slice number of current frame being processed at VLC encoder.Not re-synchronized in register clock domain. For Debug purposes only.     " range="31 - 16" rwaccess="R"/> 
		<bitfield id="SLICE_LINE_COUNT_ENCODED" width="16" begin="15" end="0" resetval="0x0" description="  Actual line number of current slice being processed at VLC encoder.Not re-synchronized in register clock domain. For Debug purposes only.     " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_OUT_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_OUT_STATUS_p" offset="0x30EC8" width="32" description="">
		<bitfield id="SLICE_COUNT_OUT" width="16" begin="31" end="16" resetval="0x0" description="  Actual slice number of current frame being read at output interface.Not re-synchronized in register clock domain. For Debug purposes only.     " range="31 - 16" rwaccess="R"/> 
		<bitfield id="SLICE_LINE_COUNT_OUT" width="16" begin="15" end="0" resetval="0x0" description="  Actual line number of current slice being read at output interface.Not re-synchronized in register clock domain. For Debug purposes only.     " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_INT_STAT_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_INT_STAT_p" offset="0x30ECC" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full     " range="10" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full     " range="9" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty     " range="8" rwaccess="R"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="  Output buffer 0 [soft slice 0] became empty     " range="7" rwaccess="R"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="  Encoder finished a frame     " range="6" rwaccess="R"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="  Encoder is started to process a frame     " range="5" rwaccess="R"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="  Flow control internal clock enable becomes high     " range="4" rwaccess="R"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="  output buffer 1 [soft slice 1] underflow     " range="3" rwaccess="R"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="  output buffer 0 [soft slice 0] underflow     " range="2" rwaccess="R"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="  output buffer 1 [soft slice 1] underflow     " range="1" rwaccess="R"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="  output buffer 0 [soft slice 0] underflow     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_INT_CLR_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_INT_CLR_p" offset="0x30ED0" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full     " range="10" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full     " range="9" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty     " range="8" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="  Output buffer 0 [soft slice 0] became empty     " range="7" rwaccess="R/W"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="  Encoder finished a frame     " range="6" rwaccess="R/W"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="  Encoder is started to process a frame     " range="5" rwaccess="R/W"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="  Flow control internal clock enable     " range="4" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="  rc model buffer 1 overflow     " range="3" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="  rc model buffer 0 overflow     " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="  output buffer 1 underflow     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="  output buffer 0 underflow     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_INT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_INT_MASK_p" offset="0x30ED4" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full     " range="10" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full     " range="9" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty     " range="8" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description="  Output buffer 0 [soft slice 0] became empty     " range="7" rwaccess="R/W"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description="  Encoder finished a frame     " range="6" rwaccess="R/W"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description="  Encoder is started to process a frame     " range="5" rwaccess="R/W"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description="  Flow control internal clock enable     " range="4" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description="  rc model buffer 1 overflow     " range="3" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description="  rc model buffer 0 overflow     " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description="  enc underflow 1 underflow     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description="  enc underflow 0 underflow     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_INT_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_INT_TEST_p" offset="0x30ED8" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_1" width="1" begin="10" end="10" resetval="0x0" description="  Output buffer 1 [soft slice 1] became full test " range="10" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_FULL_CONTEXT_0" width="1" begin="9" end="9" resetval="0x0" description="  Output buffer 0 [soft slice 0] became full test " range="9" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_1" width="1" begin="8" end="8" resetval="0x0" description="  Output buffer 1 [soft slice 1] became empty test " range="8" rwaccess="R/W"/> 
		<bitfield id="OUT_BUFF_EMPTY_CONTEXT_0" width="1" begin="7" end="7" resetval="0x0" description=" Output buffer 0 [soft slice 0] became empty test " range="7" rwaccess="R/W"/> 
		<bitfield id="FRAME_DONE" width="1" begin="6" end="6" resetval="0x0" description=" Encoder finished a frame test " range="6" rwaccess="R/W"/> 
		<bitfield id="FRAME_STARTED" width="1" begin="5" end="5" resetval="0x0" description=" Encoder is started to process a frame test " range="5" rwaccess="R/W"/> 
		<bitfield id="CE" width="1" begin="4" end="4" resetval="0x0" description=" Flow control internal clock enable test " range="4" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1" width="1" begin="3" end="3" resetval="0x0" description=" rc model buffer 1 overflow test " range="3" rwaccess="R/W"/> 
		<bitfield id="RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0" width="1" begin="2" end="2" resetval="0x0" description=" rc model buffer 0 overflow test " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_1" width="1" begin="1" end="1" resetval="0x0" description=" enc underflow 1 underflow test " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC_UNDERFLOW_CONTEXT_0" width="1" begin="0" end="0" resetval="0x0" description=" enc underflow 0 underflow test " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_STAT_p" acronym="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_STAT_p" offset="0x30F00" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="  Configuration and status registers uncorrectable error interrupt     " range="8" rwaccess="R"/> 
		<bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="  Hard Slice 1 Encoder self-check uncorrectable error interrupt     " range="7" rwaccess="R"/> 
		<bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="  Hard Slice 1 Encoder output checker uncorrectable error interrupt     " range="6" rwaccess="R"/> 
		<bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="  Hard Slice 1 SRAM uncorrectable error interrupt     " range="5" rwaccess="R"/> 
		<bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="  Hard Slice 1 SRAM correctable error interrupt     " range="4" rwaccess="R"/> 
		<bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="  Hard Slice 0 Encoder self-check uncorrectable error interrupt     " range="3" rwaccess="R"/> 
		<bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="  Hard Slice 0 Encoder output checker uncorrectable error interrupt     " range="2" rwaccess="R"/> 
		<bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="  Hard Slice 0 SRAM uncorrectable error interrupt     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="  Hard Slice 0 SRAM correctable error interrupt     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_MASK_p" offset="0x30F04" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="  Configuration and status registers uncorrectable error interrupt     " range="8" rwaccess="R/W"/> 
		<bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="  Hard Slice 1 Encoder self-check uncorrectable error interrupt     " range="7" rwaccess="R/W"/> 
		<bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="  Hard Slice 1 Encoder output checker uncorrectable error interrupt     " range="6" rwaccess="R/W"/> 
		<bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="  Hard Slice 1 SRAM uncorrectable error interrupt     " range="5" rwaccess="R/W"/> 
		<bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="  Hard Slice 1 SRAM correctable error interrupt     " range="4" rwaccess="R/W"/> 
		<bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="  Hard Slice 0 Encoder self-check uncorrectable error interrupt     " range="3" rwaccess="R/W"/> 
		<bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="  Hard Slice 0 Encoder output checker uncorrectable error interrupt     " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="  Hard Slice 0 SRAM uncorrectable error interrupt     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="  Hard Slice 0 SRAM correctable error interrupt     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_CLR_p" acronym="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_CLR_p" offset="0x30F08" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="  Configuration and status registers uncorrectable error interrupt     " range="8" rwaccess="R/W"/> 
		<bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="  Hard Slice 1 Encoder self-check uncorrectable error interrupt     " range="7" rwaccess="R/W"/> 
		<bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="  Hard Slice 1 Encoder output checker uncorrectable error interrupt     " range="6" rwaccess="R/W"/> 
		<bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="  Hard Slice 1 SRAM uncorrectable error interrupt     " range="5" rwaccess="R/W"/> 
		<bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="  Hard Slice 1 SRAM correctable error interrupt     " range="4" rwaccess="R/W"/> 
		<bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="  Hard Slice 0 Encoder self-check uncorrectable error interrupt     " range="3" rwaccess="R/W"/> 
		<bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="  Hard Slice 0 Encoder output checker uncorrectable error interrupt     " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="  Hard Slice 0 SRAM uncorrectable error interrupt     " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="  Hard Slice 0 SRAM correctable error interrupt     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC_ASF_INT_TEST_p" offset="0x30F0C" width="32" description="">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="ASF_CSR_ERR" width="1" begin="8" end="8" resetval="0x0" description="  Configuration and status registers uncorrectable error interrupt test " range="8" rwaccess="R/W"/> 
		<bitfield id="ENC1_SELF_CHK_ERR" width="1" begin="7" end="7" resetval="0x0" description="  Hard Slice 1 Encoder self-check uncorrectable error interrupt test " range="7" rwaccess="R/W"/> 
		<bitfield id="ENC1_OUT_CHK_ERR" width="1" begin="6" end="6" resetval="0x0" description="  Hard Slice 1 Encoder output checker uncorrectable error interrupt test " range="6" rwaccess="R/W"/> 
		<bitfield id="ENC1_ASF_SRAM_UNCORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="  Hard Slice 1 SRAM uncorrectable error interrupt test " range="5" rwaccess="R/W"/> 
		<bitfield id="ENC1_ASF_SRAM_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="  Hard Slice 1 SRAM correctable error interrupt test  " range="4" rwaccess="R/W"/> 
		<bitfield id="ENC0_SELF_CHK_ERR" width="1" begin="3" end="3" resetval="0x0" description="  Hard Slice 0 Encoder self-check uncorrectable error interrupt test " range="3" rwaccess="R/W"/> 
		<bitfield id="ENC0_OUT_CHK_ERR" width="1" begin="2" end="2" resetval="0x0" description="  Hard Slice 0 Encoder output checker uncorrectable error interrupt test " range="2" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="  Hard Slice 0 SRAM uncorrectable error interrupt test " range="1" rwaccess="R/W"/> 
		<bitfield id="ENC0_ASF_SRAM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="  Hard Slice 0 SRAM correctable error interrupt test " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_ASF_SRAM_CORR_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_ASF_SRAM_CORR_p" offset="0x30F20" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_CORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="  Last SRAM instance that generated fault. In case of simultaneous faults, priority is given to the highest number below. 3: SSM_S 2: SSM_D 1: Output Buffer 0: Line Buffer     " range="25 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="  Last SRAM address that generated fault     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_ASF_SRAM_UNCORR_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_ASF_SRAM_UNCORR_p" offset="0x30F24" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="  Last SRAM instance that generated fault. In case of simultaneous faults, priority is given to the highest number below. 3: SSM_S 2: SSM_D 1: Output Buffer 0: Line Buffer     " range="25 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="  Last SRAM address that generated fault     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_ASF_SRAM_CORR_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_ASF_SRAM_CORR_p" offset="0x30F28" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_CORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="  Last SRAM instance that generated fault. In case of simultaneous faults, priority is given to the highest number below. 3: SSM_S 2: SSM_D 1: Output Buffer 0: Line Buffer     " range="25 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_CORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="  Last SRAM address that generated fault     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_ASF_SRAM_UNCORR_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_ASF_SRAM_UNCORR_p" offset="0x30F2C" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="ASF_SRAM_UNCORR_FAULT_INST" width="2" begin="25" end="24" resetval="0x0" description="  Last SRAM instance that generated fault. In case of simultaneous faults, priority is given to the highest number below. 3: SSM_S 2: SSM_D 1: Output Buffer 0: Line Buffer     " range="25 - 24" rwaccess="R"/> 
		<bitfield id="ASF_SRAM_UNCORR_FAULT_ADDR" width="24" begin="23" end="0" resetval="0x0" description="  Last SRAM address that generated fault     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_ASF_CSR_CHK_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_ASF_CSR_CHK_TEST_p" offset="0x30F30" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="ENC0_ASF_CSR_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description=" Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_ASF_CSR_CHK_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_ASF_CSR_CHK_TEST_p" offset="0x30F34" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="ENC1_ASF_CSR_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description=" Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_ASF_SELF_CHK_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_ASF_SELF_CHK_TEST_p" offset="0x30F38" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="ENC0_ASF_SELF_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description=" Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_ASF_SELF_CHK_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_ASF_SELF_CHK_TEST_p" offset="0x30F3C" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="ENC1_ASF_SELF_CHK_TEST" width="16" begin="15" end="0" resetval="0x0" description=" Each bit of the expected CRC can be corrupted separately [one bit at a time] using this register. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC0_ASF_OUT_CHK_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC0_ASF_OUT_CHK_TEST_p" offset="0x30F40" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description=" Reserved but this field is a R/W field that returns the same value that was written to it. " range="15 - 9" rwaccess="N/A"/> 
		<bitfield id="END_FRAME_OUT_STUCK1_ERR" width="1" begin="8" end="8" resetval="0x0" description="  " range="8" rwaccess="R/W"/> 
		<bitfield id="END_LINE_OUT_STUCK1_ERR" width="1" begin="7" end="7" resetval="0x0" description="  " range="7" rwaccess="R/W"/> 
		<bitfield id="END_CHUNK_STUCK1_ERR" width="1" begin="6" end="6" resetval="0x0" description="  " range="6" rwaccess="R/W"/> 
		<bitfield id="VALID_OUT_STUCK1_ERR" width="1" begin="5" end="5" resetval="0x0" description="  " range="5" rwaccess="R/W"/> 
		<bitfield id="DATA_OUT_STUCK1_ERR" width="1" begin="4" end="4" resetval="0x0" description="  " range="4" rwaccess="R/W"/> 
		<bitfield id="VALID_STUCK0_ERR" width="1" begin="3" end="3" resetval="0x0" description="  " range="3" rwaccess="R/W"/> 
		<bitfield id="NVB_VALUE_ERR" width="1" begin="2" end="2" resetval="0x0" description="  " range="2" rwaccess="R/W"/> 
		<bitfield id="LINE_CNT_ERR" width="1" begin="1" end="1" resetval="0x0" description="  " range="1" rwaccess="R/W"/> 
		<bitfield id="BYTE_CNT_ERR" width="1" begin="0" end="0" resetval="0x0" description="  " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_ENC1_ASF_OUT_CHK_TEST_p" acronym="V2A__CORE_VP__REGS_APB_ENC1_ASF_OUT_CHK_TEST_p" offset="0x30F44" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description=" Reserved but this field is a R/W field that returns the same value that was written to it. " range="15 - 9" rwaccess="N/A"/> 
		<bitfield id="END_FRAME_OUT_STUCK1_ERR" width="1" begin="8" end="8" resetval="0x0" description="  " range="8" rwaccess="R/W"/> 
		<bitfield id="END_LINE_OUT_STUCK1_ERR" width="1" begin="7" end="7" resetval="0x0" description="  " range="7" rwaccess="R/W"/> 
		<bitfield id="END_CHUNK_STUCK1_ERR" width="1" begin="6" end="6" resetval="0x0" description="  " range="6" rwaccess="R/W"/> 
		<bitfield id="VALID_OUT_STUCK1_ERR" width="1" begin="5" end="5" resetval="0x0" description="  " range="5" rwaccess="R/W"/> 
		<bitfield id="DATA_OUT_STUCK1_ERR" width="1" begin="4" end="4" resetval="0x0" description="  " range="4" rwaccess="R/W"/> 
		<bitfield id="VALID_STUCK0_ERR" width="1" begin="3" end="3" resetval="0x0" description="  " range="3" rwaccess="R/W"/> 
		<bitfield id="NVB_VALUE_ERR" width="1" begin="2" end="2" resetval="0x0" description="  " range="2" rwaccess="R/W"/> 
		<bitfield id="LINE_CNT_ERR" width="1" begin="1" end="1" resetval="0x0" description="  " range="1" rwaccess="R/W"/> 
		<bitfield id="BYTE_CNT_ERR" width="1" begin="0" end="0" resetval="0x0" description="  " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_CTRL_p" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="I2S_MULT" width="3" begin="6" end="4" resetval="0x0" description="  Select the division of N value for different I2S TDM configuration     " range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="SEL_AUD_LANE_REF" width="1" begin="3" end="3" resetval="0x0" description="  When 1 Select Audio CLK as a reference [HDMI]  When 0 Select LANE CLK as a reference [DP]       " range="3" rwaccess="R/W"/> 
		<bitfield id="I2S_SEL_EXTERNAL" width="1" begin="2" end="2" resetval="0x0" description="  When 1 Select external values of NMAUD [N/A] for I2S     " range="2" rwaccess="R/W"/> 
		<bitfield id="SPDIF_SEL_EXTERNAL" width="1" begin="1" end="1" resetval="0x0" description="  When 1 Select external values of NMAUD [N/A] for SPDIF     " range="1" rwaccess="R/W"/> 
		<bitfield id="NMVID_SEL_EXTERNAL" width="1" begin="0" end="0" resetval="0x0" description="  When 1 Select external values of NMVID [N/A]     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_I2S_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_I2S_CTRL_p" offset="0x4" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="I2S_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="  Measurement tolerance of Audio clock to be stable in clocks     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="I2S_REF_CYC" width="24" begin="23" end="0" resetval="0x4096" description="  Reference cycles for I2S Audio meter     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_SPDIF_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_SPDIF_CTRL_p" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="SPDIF_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="  SPDIF measurement tolerance to be stable in clocks     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="SPDIF_REF_CYC" width="24" begin="23" end="0" resetval="0x4096" description="  Reference cycles of SPDIF measurement     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_VID_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_VID_CTRL_p" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="NMVID_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="  Video measurement tolerance in pixel clock cycles     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="NMVID_REF_CYC" width="24" begin="23" end="0" resetval="0x32768" description="  Video Reference cycles     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_LANE_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_LANE_CTRL_p" offset="0x10" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="LANE_REF_CYC" width="24" begin="23" end="0" resetval="0x0" description="  Reference cycles when using lane clock as Reference [DP]     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_I2S_NM_STABLE_p" acronym="V2A__CORE_VP__REGS_APB_I2S_NM_STABLE_p" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="I2S_MNAUD_STABLE" width="1" begin="0" end="0" resetval="0x0" description="  I2S NMAUD Mesurment stable     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_I2S_NCTS_STABLE_p" acronym="V2A__CORE_VP__REGS_APB_I2S_NCTS_STABLE_p" offset="0x18" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="I2S_NCTS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="  i2s CTS measurement stable     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_NM_STABLE_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_NM_STABLE_p" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="SPDIF_MNAUD_STABLE" width="1" begin="0" end="0" resetval="0x0" description="  SPDIF NMAUD measurement stable     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_NCTS_STABLE_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_NCTS_STABLE_p" offset="0x20" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="SPDIF_NCTS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="  SPDIF CTS measurement stable     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_NMVID_MEAS_STABLE_p" acronym="V2A__CORE_VP__REGS_APB_NMVID_MEAS_STABLE_p" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="ST_NMVID_MEAS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="  Pixel clock NMVID measurement stable     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_VID_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_CM_VID_MEAS_p" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="NMVID_MEAS_VALID_INDC" width="1" begin="24" end="24" resetval="0x0" description="  When Toggle Valid pulse is generated to sample MNVID fix value     " range="24" rwaccess="R/W"/> 
		<bitfield id="NMVID_MEAS_CYC" width="24" begin="23" end="0" resetval="0x0" description="  Fixed Value for NVID , The MVID is nmvid_ref_cyc[23:0]     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_AUD_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_CM_AUD_MEAS_p" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="NMAUD_MEAS_VALID_INDC" width="1" begin="24" end="24" resetval="0x0" description="  When Toggle Valid pulse is generated to sample MNAUD fix value     " range="24" rwaccess="R/W"/> 
		<bitfield id="NMAUD_MEAS_CYC" width="24" begin="23" end="0" resetval="0x0" description="  Fixed Value for NAUD, The MAUD is lane_ref_cyc[23:0]     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_I2S_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_I2S_MEAS_p" offset="0x30" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="I2_MEAS" width="24" begin="23" end="0" resetval="0x0" description=" I2S measurement value " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_MEAS_p" offset="0x34" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="SPDIF_MEAS" width="24" begin="23" end="0" resetval="0x0" description=" SPDIF Clock Meter measurement value [in DP]" range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_NMVID_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_NMVID_MEAS_p" offset="0x38" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="NMVID_MEAS" width="24" begin="23" end="0" resetval="0x0" description="  Video clock measurement value     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_CTRL_p" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read." range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="I2S_MULT" width="3" begin="6" end="4" resetval="0x0" description="  Select the division of N value for different I2S TDM configuration     " range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="SEL_AUD_LANE_REF" width="1" begin="3" end="3" resetval="0x0" description="  When 1 Select Audio CLK as a reference [HDMI]  When 0 Select LANE CLK as a reference [DP]       " range="3" rwaccess="R/W"/> 
		<bitfield id="I2S_SEL_EXTERNAL" width="1" begin="2" end="2" resetval="0x0" description="  When 1 Select external values of NMAUD [N/A] for I2S     " range="2" rwaccess="R/W"/> 
		<bitfield id="SPDIF_SEL_EXTERNAL" width="1" begin="1" end="1" resetval="0x0" description="  When 1 Select external values of NMAUD [N/A] for SPDIF     " range="1" rwaccess="R/W"/> 
		<bitfield id="NMVID_SEL_EXTERNAL" width="1" begin="0" end="0" resetval="0x0" description="  When 1 Select external values of NMVID [N/A]     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_VID_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_CM_VID_CTRL_p" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="NMVID_MEAS_TOLERANCE" width="4" begin="27" end="24" resetval="0x4" description="  Video measurement tolerance in pixel clock cycles     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="NMVID_REF_CYC" width="24" begin="23" end="0" resetval="0x32768" description="  Video Reference cycles     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_NMVID_MEAS_STABLE_p" acronym="V2A__CORE_VP__REGS_APB_NMVID_MEAS_STABLE_p" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="ST_NMVID_MEAS_STABLE" width="1" begin="0" end="0" resetval="0x0" description="  Pixel clock NMVID measurement stable     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_CM_VID_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_CM_VID_MEAS_p" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="NMVID_MEAS_VALID_INDC" width="1" begin="24" end="24" resetval="0x0" description="  When Toggle Valid pulse is generated to sample MNVID fix value     " range="24" rwaccess="R/W"/> 
		<bitfield id="NMVID_MEAS_CYC" width="24" begin="23" end="0" resetval="0x0" description="  Fixed Value for NVID , The MVID is nmvid_ref_cyc[23:0]     " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_NMVID_MEAS_p" acronym="V2A__CORE_VP__REGS_APB_NMVID_MEAS_p" offset="0x38" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="NMVID_MEAS" width="24" begin="23" end="0" resetval="0x0" description="  Video clock measurement value     " range="23 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_BND_HSYNC2VSYNC_p" acronym="V2A__CORE_VP__REGS_APB_BND_HSYNC2VSYNC_p" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 15" rwaccess="N/A"/> 
		<bitfield id="IP_VIF_ALIGNMENT" width="1" begin="14" end="14" resetval="0x0" description=" Alignment of the input pixel data at the pixel interface: 0-MSB alignment  1-LSB alignment.     " range="14" rwaccess="R/W"/> 
		<bitfield id="IP_VIF_BYPASS" width="1" begin="13" end="13" resetval="0x1" description=" Bypass video interface.     " range="13" rwaccess="R/W"/> 
		<bitfield id="IP_DET_EN" width="1" begin="12" end="12" resetval="0x0" description=" Enable detection of Interlace formats after decided if the polarity is Automatic or Manual detection.     " range="12" rwaccess="R/W"/> 
		<bitfield id="IP_DTCT_WIN" width="12" begin="11" end="0" resetval="0x0" description=" Bound for HSYNC to VSYNC for all fields.     " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_F1_L1_p" acronym="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_F1_L1_p" offset="0x4" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="IP_DTCT_HSYNC2VSYNC_F1" width="16" begin="15" end="0" resetval="0x0" description="  Value of HSYNC to VSYNC field 1. " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_F2_L1_p" acronym="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_F2_L1_p" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="IP_DTCT_HSYNC2VSYNC_F2" width="16" begin="15" end="0" resetval="0x0" description=" Value of HSYNC to VSYNC field 2. " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_STATUS_p" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="IP_DTCT_HJITTER" width="1" begin="3" end="3" resetval="0x0" description="  Asserted when jitter is observed on htotal i.e. HSYNC rising edge to next HSYNC rising edge delay count. Clear on Read. " range="3" rwaccess="R"/> 
		<bitfield id="IP_DTCT_VJITTER" width="1" begin="2" end="2" resetval="0x0" description=" Asserted when jitter is observed on vtotal i.e. VSYNC rising edge to next VSYNC rising edge delay count. Clear on Read. " range="2" rwaccess="R"/> 
		<bitfield id="IP_DCT_IP" width="1" begin="1" end="1" resetval="0x0" description=" When asserted interlaced format is detected else progressive format. " range="1" rwaccess="R"/> 
		<bitfield id="IP_DTCT_ERR" width="1" begin="0" end="0" resetval="0x0" description=" Asserted when HSYNC to VSYNC bound is violated. Clear on Read. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_POL_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_HSYNC2VSYNC_POL_CTRL_p" offset="0x10" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="  Reserved. Writes are ignored. 0x0 when read. " range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="VPOL" width="1" begin="2" end="2" resetval="0x0" description="  VSYNC polarity: 0-active HIGH  1-active LOW.     " range="2" rwaccess="R/W"/> 
		<bitfield id="HPOL" width="1" begin="1" end="1" resetval="0x0" description="  HSYNC polarity: 0-active HIGH  1-active LOW.     " range="1" rwaccess="R/W"/> 
		<bitfield id="VIF_AUTO_MODE" width="1" begin="0" end="0" resetval="0x0" description="  Automatic or Manual configuration of the polarity: 0-vpol and hpol settings are used  1-automatic detection of polarity of input VSYNC and HSYNC     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DSC_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_DSC_CTRL_p" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 3" rwaccess="N/A"/> 
		<bitfield id="DSC_REG_UPDATE" width="1" begin="2" end="2" resetval="0x0" description="  DSC registers update: active HIGH.     " range="2" rwaccess="R/W"/> 
		<bitfield id="DSC_SW_RST" width="1" begin="1" end="1" resetval="0x0" description="  DSC software reset: active HIGH.     " range="1" rwaccess="R/W"/> 
		<bitfield id="DSC_EN" width="1" begin="0" end="0" resetval="0x0" description="  DSC enable bit: 1-DSC is enabled  0-DSC is disabled     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MSA_HORIZONTAL_0_p" acronym="V2A__CORE_VP__REGS_APB_MSA_HORIZONTAL_0_p" offset="0x0" width="32" description="">
		<bitfield id="PCK_STUFF_HSTART" width="16" begin="31" end="16" resetval="0x0" description=" MSA Hstart value.  Horizontal active start from leading edge of Hsync, measured in pixel count. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PCK_STUFF_HTOTAL" width="16" begin="15" end="0" resetval="0x0" description=" MSA HTotal value.  Horizontal total of transmitted main video stream, measured in pixel count. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MSA_HORIZONTAL_1_p" acronym="V2A__CORE_VP__REGS_APB_MSA_HORIZONTAL_1_p" offset="0x4" width="32" description="">
		<bitfield id="PCK_STUFF_HWIDTH" width="16" begin="31" end="16" resetval="0x0" description=" MSA Hwidth parameter. Active video width, measured in pixel count. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PCK_STUFF_HSYNCPOLARITY" width="1" begin="15" end="15" resetval="0x0" description=" MSA HSync Polarity.  0 - Active high pulse. Synchronization signal is high for the sync pulse width.  1 - Active low pulse. Synchronization signal is low for the sync pulse width.  This value may be different than actual polarity of the stream received at the video input interface. " range="15" rwaccess="R/W"/> 
		<bitfield id="PCK_STUFF_HSYNCWIDTH" width="15" begin="14" end="0" resetval="0x0" description=" MSA HSyncWidth parameter.  Hsync width, measured in pixel count. " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MSA_VERTICAL_0_p" acronym="V2A__CORE_VP__REGS_APB_MSA_VERTICAL_0_p" offset="0x8" width="32" description="">
		<bitfield id="PCK_STUFF_VSTART" width="16" begin="31" end="16" resetval="0x0" description=" MSA Vstart parameter. Vertical active start from leading edge of Vsync, measured in line count. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PCK_STUFF_VTOTAL" width="16" begin="15" end="0" resetval="0x0" description=" MSA Vtotal parameter. Vertical total of transmitted main video stream, measured in line count. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MSA_VERTICAL_1_p" acronym="V2A__CORE_VP__REGS_APB_MSA_VERTICAL_1_p" offset="0xC" width="32" description="">
		<bitfield id="PCK_STUFF_VHEIGHT" width="16" begin="31" end="16" resetval="0x0" description=" MSA VHeigh parameter. Active video height, measured in line count. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PCK_STUFF_VSYNCPOLARITY" width="1" begin="15" end="15" resetval="0x0" description=" MSA VSyncPolarity.  0 - Active high pulse. Synchronization signal is high for the sync pulse width.  1 - Active low pulse. Synchronization signal is low for the sync pulse width.  This value may be different than actual polarity of the stream received at the video input interface. " range="15" rwaccess="R/W"/> 
		<bitfield id="PCK_STUFF_VSYNCWIDTH" width="15" begin="14" end="0" resetval="0x0" description=" MSA VSyncWidth parameter. Vsync width, measured in line count. " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_MSA_MISC_p" acronym="V2A__CORE_VP__REGS_APB_MSA_MISC_p" offset="0x10" width="32" description="">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="MSA_IN_MID_INTERLACE_EN" width="1" begin="17" end="17" resetval="0x1" description=" MSA transmission control in interlaced mode.  0 - enable transmission of MSA on each field,  1 - MSA transmitted on Top only " range="17" rwaccess="R/W"/> 
		<bitfield id="MSA_MISC1_INV" width="1" begin="16" end="16" resetval="0x0" description=" L/R toggle for interlaced and field sequential video.  0 - left  1 - right " range="16" rwaccess="R/W"/> 
		<bitfield id="MSA_MISC1" width="8" begin="15" end="8" resetval="0x0" description=" MAS Miscellaneous1 as described in DisplayPort specification. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MSA_MISC0" width="8" begin="7" end="0" resetval="0x0" description=" MSA Miscellaneous0 as described in DisplayPort specification. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STREAM_CONFIG_p" acronym="V2A__CORE_VP__REGS_APB_STREAM_CONFIG_p" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="NO_VIDEO" width="1" begin="1" end="1" resetval="0x1" description=" Stream no video mode.  0 - video mode  1 - no video mode " range="1" rwaccess="R/W"/> 
		<bitfield id="STREAM_EN" width="1" begin="0" end="0" resetval="0x0" description=" Stream enable.  0 - stream disabled  1 - stream enabled " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUDIO_PACK_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_AUDIO_PACK_STATUS_p" offset="0x18" width="32" description="">
		<bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 22" rwaccess="N/A"/> 
		<bitfield id="AUDIO_TS_VERSION" width="6" begin="21" end="16" resetval="0x18" description=" Audio timestamp version. This field is transmitted in HB3[7:2] of a Audio_TimeStamp SDP Header." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="15 - 13" rwaccess="N/A"/> 
		<bitfield id="AP_PARITY_FSM_CURRENT_STATE" width="3" begin="12" end="10" resetval="0x0" description=" Audio pack parity calc fsm state. Used only for debug purposes. " range="12 - 10" rwaccess="R"/> 
		<bitfield id="AP_FIFO_WR_FSM_CURR_ST" width="2" begin="9" end="8" resetval="0x0" description=" Audio pack FIFO write fsm state. Used only for debug purposes. " range="9 - 8" rwaccess="R"/> 
		<bitfield id="AP_FIFO_RD_FSM_CURR_ST" width="2" begin="7" end="6" resetval="0x0" description=" Audio pack FIFO read fsm state. Used only for debug purposes. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="AP_SDP_TRANSFER_FSM_CURR_ST" width="3" begin="5" end="3" resetval="0x0" description=" Audio pack sdp transfer fsm state. Used only for debug purposes. " range="5 - 3" rwaccess="R"/> 
		<bitfield id="AP_AIF_FSM_CURR_ST" width="1" begin="2" end="2" resetval="0x0" description=" Audio pack aif fsm state. Used only for debug purposes. " range="2" rwaccess="R"/> 
		<bitfield id="AP_FIFO_FULL" width="1" begin="1" end="1" resetval="0x1" description=" Audio Pack Sync FIFO full flag, active high. Used only for debug purposes. " range="1" rwaccess="R"/> 
		<bitfield id="AP_FIFO_EMPTY" width="1" begin="0" end="0" resetval="0x0" description=" Audio Pack Sync FIFO empty flag, active high. Used only for debug purposes. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_VIF_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_VIF_STATUS_p" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="VIF_RD_CTRL_STATE" width="20" begin="27" end="8" resetval="0x85" description=" VIF rd fsm current state. " range="27 - 8" rwaccess="R"/> 
		<bitfield id="VIF_WR_CTRL_STATE" width="6" begin="7" end="2" resetval="0x21" description=" VIF wr fsm current state. " range="7 - 2" rwaccess="R"/> 
		<bitfield id="VIF_FIFO_FULL" width="1" begin="1" end="1" resetval="0x0" description=" VIF ASync FIFO full flag, active high. " range="1" rwaccess="R"/> 
		<bitfield id="VIF_FIFO_EMPTY" width="1" begin="0" end="0" resetval="0x1" description=" VIF ASync FIFO empty flag, active high. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PCK_STUFF_STATUS_0_p" acronym="V2A__CORE_VP__REGS_APB_PCK_STUFF_STATUS_0_p" offset="0x20" width="32" description="">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31" rwaccess="N/A"/> 
		<bitfield id="MSA_GEN_STATE" width="7" begin="30" end="24" resetval="0x1" description=" Secondary Data generator FSM status. " range="30 - 24" rwaccess="R"/> 
		<bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="23 - 16" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="15" rwaccess="N/A"/> 
		<bitfield id="SST_VIDEO_GEN_STATE" width="7" begin="14" end="8" resetval="0x1" description=" SST video generator FSM status. " range="14 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="NO_VIDEO_GEN_STATE" width="5" begin="4" end="0" resetval="0x1" description=" No video generator FSM status. " range="4 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_PCK_STUFF_STATUS_1_p" acronym="V2A__CORE_VP__REGS_APB_PCK_STUFF_STATUS_1_p" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7 - 6" rwaccess="N/A"/> 
		<bitfield id="SST_SS_GEN_STATE" width="6" begin="5" end="0" resetval="0x1" description=" MSA generator FSM status. " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_INFO_PACK_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_INFO_PACK_STATUS_p" offset="0x28" width="32" description="">
		<bitfield id="IN_VBID" width="8" begin="31" end="24" resetval="0x0" description=" Value of the sent VB-ID [vb_id_final]. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="23 - 16" rwaccess="N/A"/> 
		<bitfield id="IP_SEND_DATA_FSM_CURRENT_STATE" width="4" begin="15" end="12" resetval="0x0" description=" State of the send_data FSM. " range="15 - 12" rwaccess="R"/> 
		<bitfield id="IP_FIFO_RD_FSM_CURRENT_STATE" width="4" begin="11" end="8" resetval="0x0" description=" State of the fifo_rd FSM. " range="11 - 8" rwaccess="R"/> 
		<bitfield id="IP_FIFO_WR_FSM_CURRENT_STATE" width="3" begin="7" end="5" resetval="0x0" description=" State of the fifo_wr FSM." range="7 - 5" rwaccess="R"/> 
		<bitfield id="IP_PARITY_FSM_CURRENT_STATE" width="3" begin="4" end="2" resetval="0x0" description=" State of the parity FSM. " range="4 - 2" rwaccess="R"/> 
		<bitfield id="INFO_PACK_FIFO_EMPTY" width="1" begin="1" end="1" resetval="0x1" description=" Info_pack fifo empty flag, active high. " range="1" rwaccess="R"/> 
		<bitfield id="INFO_PACK_FIFO_FULL" width="1" begin="0" end="0" resetval="0x0" description=" Info_pack fifo full flag, active high. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STREAM_CONFIG_2_p" acronym="V2A__CORE_VP__REGS_APB_STREAM_CONFIG_2_p" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 25" rwaccess="N/A"/> 
		<bitfield id="CFG_EN_HSYNC_DELAY" width="1" begin="24" end="24" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="24" rwaccess="R/W"/> 
		<bitfield id="CFG_HSYNC_DELAY" width="8" begin="23" end="16" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MST_SF_EVAL_VAL_SYM" width="6" begin="15" end="10" resetval="0x0" description=" Number of valid symbols to output during stream fill evaluation period. This should be less than mst_sf_eval_period. " range="15 - 10" rwaccess="R/W"/> 
		<bitfield id="CFG_TU_VS_DIFF" width="2" begin="9" end="8" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MST_SF_EVAL_OVR_EN" width="1" begin="7" end="7" resetval="0x0" description=" Enable override of mst_sf_eval_period, mst_sf_eval_val_sym and cfg_tu_vs_diff when in MST mode. " range="7" rwaccess="R/W"/> 
		<bitfield id="MST_SF_EVAL_PERIOD" width="7" begin="6" end="0" resetval="0x0" description=" Stream fill evaluation period when in MST mode and mst_sf_eval_ovr_en bit is set. " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_HORIZONTAL_p" acronym="V2A__CORE_VP__REGS_APB_DP_HORIZONTAL_p" offset="0x30" width="32" description="">
		<bitfield id="HWIDTH" width="16" begin="31" end="16" resetval="0x0" description=" Horizontal Active Video Width. Width of video active period [VACTIVE] expressed in number pixel clock cycles.  It must be a multiply of 16. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="15" rwaccess="N/A"/> 
		<bitfield id="HSYNCWIDTH" width="15" begin="14" end="0" resetval="0x0" description=" Horizontal Sync Width.  Width of horizontal synchronization pulse [HSYNC] expressed in number pixel clock cycles. " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_VERTICAL_0_p" acronym="V2A__CORE_VP__REGS_APB_DP_VERTICAL_0_p" offset="0x34" width="32" description="">
		<bitfield id="VSTART" width="16" begin="31" end="16" resetval="0x0" description=" Vertical Active Start [VSTART].  Index of the first active line in a video frame. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VHEIGHT" width="16" begin="15" end="0" resetval="0x0" description=" Vertical Active High [VACTIVE].  Number of active lines in a video frame. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_VERTICAL_1_p" acronym="V2A__CORE_VP__REGS_APB_DP_VERTICAL_1_p" offset="0x38" width="32" description="">
		<bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 17" rwaccess="N/A"/> 
		<bitfield id="VTOTAL_EVEN" width="1" begin="16" end="16" resetval="0x0" description=" Indicate Vtotal is an even number as described in MISC1[0] in DisplayPort specification.  Active high. " range="16" rwaccess="R/W"/> 
		<bitfield id="VTOTAL" width="16" begin="15" end="0" resetval="0x0" description=" Vertical Total Heigh [HTOTAL].  Total number of lines per frame. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_BLOCK_SDP_p" acronym="V2A__CORE_VP__REGS_APB_DP_BLOCK_SDP_p" offset="0x3C" width="32" description="">
		<bitfield id="BS_SDP_STOP_OVR_EN" width="1" begin="31" end="31" resetval="0x0" description=" Enable override settings. If this bit is not set, the hardware will not automatically block SDP transmission during video lines, this may result in shifting of video timing." range="31" rwaccess="R/W"/> 
		<bitfield id="BS_SDP_STOP_ACTIVE" width="15" begin="30" end="16" resetval="0x0" description=" Block SDP scheduling after specified cycles after BS during horizontal blank lines. Maximum is 32767. If set to 0, no SDPs will be transmitted during hblank. Only used when bs_sdp_stop_ovr_en is set to 1." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="BS_SDP_STOP_BLANK" width="16" begin="15" end="0" resetval="0x0" description=" Block SDP scheduling after specified cycles after BS during vertical blank lines. Maximum is 65535. If set to 0, no SDPs will be transmitted during vblank. Only used when bs_sdp_stop_ovr_en is set to 1." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_MST_SLOT_ALLOCATE_p" acronym="V2A__CORE_VP__REGS_APB_DP_MST_SLOT_ALLOCATE_p" offset="0x44" width="32" description="">
		<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 14" rwaccess="N/A"/> 
		<bitfield id="STREAM_END_SLOT" width="6" begin="13" end="8" resetval="0x0" description=" Stream end slot. This value determines last slot in MTP assigned to a given stream. Allowed values are stream_start_slot-63." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7 - 6" rwaccess="N/A"/> 
		<bitfield id="STREAM_START_SLOT" width="6" begin="5" end="0" resetval="0x0" description=" Stream start slot. This value determines first slot in MTP assigned to a given stream. Allowed values are 1-63." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_RATE_GOVERNING_CTRL_p" acronym="V2A__CORE_VP__REGS_APB_RATE_GOVERNING_CTRL_p" offset="0x48" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="RATE_GOV_EN" width="1" begin="10" end="10" resetval="0x0" description=" Enable rate governing. When set to 0, this stream will only output VCPF " range="10" rwaccess="R/W"/> 
		<bitfield id="TARG_AV_SLOTS_X" width="6" begin="9" end="4" resetval="0x0" description=" Target average number of slots per MTP configuration " range="9 - 4" rwaccess="R/W"/> 
		<bitfield id="TARG_AV_SLOTS_Y" width="4" begin="3" end="0" resetval="0x0" description=" Target average number of slots per MTP configuration. Fractional component " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FRAMER_PXL_REPR_p" acronym="V2A__CORE_VP__REGS_APB_DP_FRAMER_PXL_REPR_p" offset="0x4C" width="32" description="">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31" rwaccess="N/A"/> 
		<bitfield id="DIFF" width="7" begin="30" end="24" resetval="0x0" description=" Difference between Denominator and Numerator of the ratio that describes valid symbols distribution.  Example: If TU_VALID*=12.34 then DIFF=100-34=66. TU_VALID calculated according to DisplayPort specification.  This setting apply only when compressed [DSC] stream is being transmitted. " range="30 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="23" rwaccess="N/A"/> 
		<bitfield id="M" width="7" begin="22" end="16" resetval="0x0" description=" Numerator of the ratio that describes valid symbols distribution.  Example: If TU_VALID=12.34 then M=34.  TU_VALID calculated according to DisplayPort specification.  This setting apply only when compressed [DSC] stream is being transmitted. " range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="15 - 13" rwaccess="N/A"/> 
		<bitfield id="PXL_ENC_FORMAT" width="5" begin="12" end="8" resetval="0x1" description=" Pixel encoding format:  1h - RGB  2h - YCbCr 4:4:4 4h - YCbCr 4:2:2 8h - Y CbCr 4:2:0 10h - Y-only All other values - RESERVED " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="7 - 5" rwaccess="N/A"/> 
		<bitfield id="COLOR_DEPTH" width="5" begin="4" end="0" resetval="0x2" description=" Color depth:  1h - 6 bpc,  2h - 8 bpc,  4h - 10 bpc,  8h - 12 bpc,  10h - 16 bpc,  All other values - RESERVED " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FRAMER_SP_p" acronym="V2A__CORE_VP__REGS_APB_DP_FRAMER_SP_p" offset="0x50" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="STACKED_3D_EN" width="1" begin="4" end="4" resetval="0x0" description=" Unused. Kept RW for software backward compatibility. " range="4" rwaccess="R/W"/> 
		<bitfield id="FRAMER_3D_EN" width="1" begin="3" end="3" resetval="0x0" description=" 3D video enable, active high. This bit must be set when 3D Field Sequencial Stereo Format is enabled. Other 3D formats do not require setting this bit. " range="3" rwaccess="R/W"/> 
		<bitfield id="INTERLACE_EN" width="1" begin="2" end="2" resetval="0x0" description=" Interlaced video enable.  Active high. " range="2" rwaccess="R/W"/> 
		<bitfield id="HSP" width="1" begin="1" end="1" resetval="0x0" description=" Video interface HSYNC polarity:  0 - active high,  1 - active low " range="1" rwaccess="R/W"/> 
		<bitfield id="VSP" width="1" begin="0" end="0" resetval="0x0" description=" Video interface VSYNC polarity:  0 - active high,  1 - active low " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUDIO_PACK_CONTROL_p" acronym="V2A__CORE_VP__REGS_APB_AUDIO_PACK_CONTROL_p" offset="0x54" width="32" description="">
		<bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 10" rwaccess="N/A"/> 
		<bitfield id="MONO" width="1" begin="9" end="9" resetval="0x0" description="  In case of 2-channel layout and one lane configuration SW decides whether it is a stereo or mono transfer. Relevant for SDP HB3[2:0] - ChannelCount field " range="9" rwaccess="R/W"/> 
		<bitfield id="AUDIO_PACK_EN" width="1" begin="8" end="8" resetval="0x0" description=" Enables the Audio_Pack module, active high " range="8" rwaccess="R/W"/> 
		<bitfield id="MST_SDP_ID" width="8" begin="7" end="0" resetval="0x0" description=" Secondary-Data Packet ID. This field is transmitted in HB0 of the Audio SDP [Audio_TimeStamp and Audio_Stream]. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_LINE_THRESH_p" acronym="V2A__CORE_VP__REGS_APB_LINE_THRESH_p" offset="0x64" width="32" description="">
		<bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 6" rwaccess="N/A"/> 
		<bitfield id="CFG_ACTIVE_LINE_TRESH" width="6" begin="5" end="0" resetval="0x32" description=" Video Fifo Latency threshold. Defines the number of FIFO rows before reading starts. This setting depends on the transmitted video format and link rate. " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_VB_ID_p" acronym="V2A__CORE_VP__REGS_APB_DP_VB_ID_p" offset="0x68" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read. " range="31 - 8" rwaccess="N/A"/> 
		<bitfield id="VB_ID" width="8" begin="7" end="0" resetval="0x9" description=" VB-ID as described in the DisplayPort specification. Bits that are timing dependent [VerticalBlanking_Flag, FieldID_Flag, HDCP SYNC DETECT, Compressed Stream_Flag] are overriden by hardware thus actual value written to the register is ignored. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FIELDSEQ_3D_p" acronym="V2A__CORE_VP__REGS_APB_DP_FIELDSEQ_3D_p" offset="0x6C" width="32" description="">
		<bitfield id="FIELD_SEQ_END" width="16" begin="31" end="16" resetval="0x0" description="  Number of line in the frame where the Vblank part in the field sequential format ends " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FIELD_SEQ_START" width="16" begin="15" end="0" resetval="0x0" description="  Number of line in the frame where the Vblank part in the field sequential format starts " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_FRONT_BACK_PORCH_p" acronym="V2A__CORE_VP__REGS_APB_DP_FRONT_BACK_PORCH_p" offset="0x78" width="32" description="">
		<bitfield id="FRONT_PORCH" width="16" begin="31" end="16" resetval="0x16" description=" Value of the front porch " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="BACK_PORCH" width="16" begin="15" end="0" resetval="0x60" description=" Value of the back porch " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_DP_BYTE_COUNT_p" acronym="V2A__CORE_VP__REGS_APB_DP_BYTE_COUNT_p" offset="0x7C" width="32" description="">
		<bitfield id="BYTES_IN_CHUNK" width="16" begin="31" end="16" resetval="0x0" description=" Number of bytes in chunk per lane, including additional EOC symbol. " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="BYTE_COUNT" width="16" begin="15" end="0" resetval="0x676" description=" Total number of bytes in a line in case of non-DSC video. When DSC is enabled should be total number of bytes in a line *per lane*, including the additional EOC symbol[s]. " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUDIO_SRC_CNTL_p" acronym="V2A__CORE_VP__REGS_APB_AUDIO_SRC_CNTL_p" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="VALID_ALL" width="1" begin="6" end="6" resetval="0x0" description="  valid  bit for all samples     " range="6" rwaccess="R/W"/> 
		<bitfield id="VALID_BITS_FORCE" width="1" begin="5" end="5" resetval="0x0" description="  Force valid bits of the channels     " range="5" rwaccess="R/W"/> 
		<bitfield id="I2S_TS_EN" width="1" begin="4" end="4" resetval="0x0" description="  Enable I2S Time Stamp when decoders are disabled     " range="4" rwaccess="R/W"/> 
		<bitfield id="SPDIF_TS_EN" width="1" begin="3" end="3" resetval="0x0" description="  Enable SPDIF Time Stamp when decoders are disabled     " range="3" rwaccess="R/W"/> 
		<bitfield id="I2S_BLOCK_START_FORCE" width="1" begin="2" end="2" resetval="0x0" description="  Force a Block Start in the audio stream     " range="2" rwaccess="R/W"/> 
		<bitfield id="I2S_DEC_START" width="1" begin="1" end="1" resetval="0x0" description="  When high Source Decoder  starts.     " range="1" rwaccess="R/W"/> 
		<bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="  Software reset. Active high.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_AUDIO_SRC_CNFG_p" acronym="V2A__CORE_VP__REGS_APB_AUDIO_SRC_CNFG_p" offset="0x4" width="32" description="">
		<bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 21" rwaccess="N/A"/> 
		<bitfield id="I2S_DEC_PORT_EN" width="4" begin="20" end="17" resetval="0x0" description="  Enables the I2S Decoder ports. Allowed values are: 0001 - I2S port 0 is enabled. 0011 - I2S ports 0,1 are enabled. 1111 - I2S ports 0,1,2,3 are enabled.  No other values are allowed.     " range="20 - 17" rwaccess="R/W"/> 
		<bitfield id="AUDIO_CHANNEL_TYPE" width="4" begin="16" end="13" resetval="0x0" description="  Set the transmission type.     " range="16 - 13" rwaccess="R/W"/> 
		<bitfield id="TRANS_SMPL_WIDTH" width="2" begin="12" end="11" resetval="0x0" description="  Decoder Word Select width:  00-16 bit  01-24 bit  10-32 bit     " range="12 - 11" rwaccess="R/W"/> 
		<bitfield id="AUDIO_SAMPLE_WIDTH" width="2" begin="10" end="9" resetval="0x0" description="  Decoder sample width: 00-16 bit  01-24 bit  10-32 bit     " range="10 - 9" rwaccess="R/W"/> 
		<bitfield id="AUDIO_SAMPLE_JUST" width="2" begin="8" end="7" resetval="0x0" description="  Data justification setting: 00 left-justified  01 right-justified     " range="8 - 7" rwaccess="R/W"/> 
		<bitfield id="AUDIO_CH_NUM" width="5" begin="6" end="2" resetval="0x0" description="  Number of channels to decode     " range="6 - 2" rwaccess="R/W"/> 
		<bitfield id="WS_POLARITY" width="1" begin="1" end="1" resetval="0x0" description="  Word Select Polarity.  0: No change  1: Inverted.     " range="1" rwaccess="R/W"/> 
		<bitfield id="LOW_INDEX_MSB" width="1" begin="0" end="0" resetval="0x0" description="  When low MSB is transmitted first. When high LSB is transmitted first.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_COM_CH_STTS_BITS_p" acronym="V2A__CORE_VP__REGS_APB_COM_CH_STTS_BITS_p" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 28" rwaccess="N/A"/> 
		<bitfield id="ORIGINAL_SAMP_FREQ" width="4" begin="27" end="24" resetval="0x0" description="  Original Sampling Freq. of transmitted channel. Same for all channels.     " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CLOCK_ACCURACY" width="4" begin="23" end="20" resetval="0x0" description="  Clock Accuracy of transmitted channel. Same for all channels.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="SAMPLING_FREQ" width="4" begin="19" end="16" resetval="0x0" description="  Sampling Frequency of transmitted channel. Same for all channels.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CATEGORY_CODE" width="8" begin="15" end="8" resetval="0x0" description="  Category Code of transmitted channel. Same for all channels.     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="BYTE0" width="8" begin="7" end="0" resetval="0x0" description="  Byte 0 of transmitted channel. Same for all channels.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH01_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH01_p" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS1_0" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 1 and 0 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH1" width="4" begin="23" end="20" resetval="0x0" description="  Channel 1 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH1" width="4" begin="19" end="16" resetval="0x0" description="  Channel 1 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH1" width="4" begin="15" end="12" resetval="0x0" description="  Channel 1 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH0" width="4" begin="11" end="8" resetval="0x0" description="  Channel 0 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH0" width="4" begin="7" end="4" resetval="0x0" description="  Channel 0 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH0" width="4" begin="3" end="0" resetval="0x0" description="  Channel 0 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH23_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH23_p" offset="0x10" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS3_2" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 3 and 2 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH3" width="4" begin="23" end="20" resetval="0x0" description="  Channel 3 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH3" width="4" begin="19" end="16" resetval="0x0" description="  Channel 3 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH3" width="4" begin="15" end="12" resetval="0x0" description="  Channel 3 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH2" width="4" begin="11" end="8" resetval="0x0" description="  Channel 2 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH2" width="4" begin="7" end="4" resetval="0x0" description="  Channel 2 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH2" width="4" begin="3" end="0" resetval="0x0" description="  Channel 2 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH45_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH45_p" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS5_4" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 5 and 4 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH5" width="4" begin="23" end="20" resetval="0x0" description="  Channel 5 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH5" width="4" begin="19" end="16" resetval="0x0" description="  Channel 5 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH5" width="4" begin="15" end="12" resetval="0x0" description="  Channel 5 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH4" width="4" begin="11" end="8" resetval="0x0" description="  Channel 4 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH4" width="4" begin="7" end="4" resetval="0x0" description="  Channel 4 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH4" width="4" begin="3" end="0" resetval="0x0" description="  Channel 4 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH67_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH67_p" offset="0x18" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS7_6" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 7 and 6 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH7" width="4" begin="23" end="20" resetval="0x0" description="  Channel 7 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH7" width="4" begin="19" end="16" resetval="0x0" description="  Channel 7 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH7" width="4" begin="15" end="12" resetval="0x0" description="  Channel 7 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH6" width="4" begin="11" end="8" resetval="0x0" description="  Channel 6 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH6" width="4" begin="7" end="4" resetval="0x0" description="  Channel 6 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH6" width="4" begin="3" end="0" resetval="0x0" description="  Channel 6 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH89_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH89_p" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS9_8" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 9 and 8 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH9" width="4" begin="23" end="20" resetval="0x0" description="  Channel 9 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH9" width="4" begin="19" end="16" resetval="0x0" description="  Channel 9 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH9" width="4" begin="15" end="12" resetval="0x0" description="  Channel 9 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH8" width="4" begin="11" end="8" resetval="0x0" description="  Channel 8 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH8" width="4" begin="7" end="4" resetval="0x0" description="  Channel 8 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH8" width="4" begin="3" end="0" resetval="0x0" description="  Channel 8 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1011_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1011_p" offset="0x20" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS11_10" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 11 and 10 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH11" width="4" begin="23" end="20" resetval="0x0" description="  Channel 11 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH11" width="4" begin="19" end="16" resetval="0x0" description="  Channel 11 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH11" width="4" begin="15" end="12" resetval="0x0" description="  Channel 11 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH10" width="4" begin="11" end="8" resetval="0x0" description="  Channel 10 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH10" width="4" begin="7" end="4" resetval="0x0" description="  Channel 10 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH10" width="4" begin="3" end="0" resetval="0x0" description="  Channel 10 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1213_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1213_p" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS13_12" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 13 and 12 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH13" width="4" begin="23" end="20" resetval="0x0" description="  Channel 13 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH13" width="4" begin="19" end="16" resetval="0x0" description="  Channel 13 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH13" width="4" begin="15" end="12" resetval="0x0" description="  Channel 13 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH12" width="4" begin="11" end="8" resetval="0x0" description="  Channel 12 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH12" width="4" begin="7" end="4" resetval="0x0" description="  Channel 12 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH12" width="4" begin="3" end="0" resetval="0x0" description="  Channel 12 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1415_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1415_p" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS15_14" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 15 and 14 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH15" width="4" begin="23" end="20" resetval="0x0" description="  Channel 15 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH15" width="4" begin="19" end="16" resetval="0x0" description="  Channel 15 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH15" width="4" begin="15" end="12" resetval="0x0" description="  Channel 15 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH14" width="4" begin="11" end="8" resetval="0x0" description="  Channel 14 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH14" width="4" begin="7" end="4" resetval="0x0" description="  Channel 14 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH14" width="4" begin="3" end="0" resetval="0x0" description="  Channel 14 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1617_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1617_p" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS17_16" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 17 and 16 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH17" width="4" begin="23" end="20" resetval="0x0" description="  Channel 17 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH17" width="4" begin="19" end="16" resetval="0x0" description="  Channel 17 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH17" width="4" begin="15" end="12" resetval="0x0" description="  Channel 17 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH16" width="4" begin="11" end="8" resetval="0x0" description="  Channel 16 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH16" width="4" begin="7" end="4" resetval="0x0" description="  Channel 16 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH16" width="4" begin="3" end="0" resetval="0x0" description="  Channel 16 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1819_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH1819_p" offset="0x30" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS19_18" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 19 and 18 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH19" width="4" begin="23" end="20" resetval="0x0" description="  Channel 19 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH19" width="4" begin="19" end="16" resetval="0x0" description="  Channel 19 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH19" width="4" begin="15" end="12" resetval="0x0" description="  Channel 19 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH18" width="4" begin="11" end="8" resetval="0x0" description="  Channel 18 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH18" width="4" begin="7" end="4" resetval="0x0" description="  Channel 18 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH18" width="4" begin="3" end="0" resetval="0x0" description="  Channel 18 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2021_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2021_p" offset="0x34" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS21_20" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 21 and 20 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH21" width="4" begin="23" end="20" resetval="0x0" description="  Channel 21 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH21" width="4" begin="19" end="16" resetval="0x0" description="  Channel 21 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH21" width="4" begin="15" end="12" resetval="0x0" description="  Channel 21 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH20" width="4" begin="11" end="8" resetval="0x0" description="  Channel 20 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH20" width="4" begin="7" end="4" resetval="0x0" description="  Channel 20 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH20" width="4" begin="3" end="0" resetval="0x0" description="  Channel 20 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2223_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2223_p" offset="0x38" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS23_22" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 23 and 22 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH23" width="4" begin="23" end="20" resetval="0x0" description="  Channel 23 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH23" width="4" begin="19" end="16" resetval="0x0" description="  Channel 23 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH23" width="4" begin="15" end="12" resetval="0x0" description="  Channel 23 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH22" width="4" begin="11" end="8" resetval="0x0" description="  Channel 22 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH22" width="4" begin="7" end="4" resetval="0x0" description="  Channel 22 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH22" width="4" begin="3" end="0" resetval="0x0" description="  Channel 22 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2425_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2425_p" offset="0x3C" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS25_24" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 25 and 24 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH25" width="4" begin="23" end="20" resetval="0x0" description="  Channel 25 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH25" width="4" begin="19" end="16" resetval="0x0" description="  Channel 25 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH25" width="4" begin="15" end="12" resetval="0x0" description="  Channel 25 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH24" width="4" begin="11" end="8" resetval="0x0" description="  Channel 24 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH24" width="4" begin="7" end="4" resetval="0x0" description="  Channel 24 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH24" width="4" begin="3" end="0" resetval="0x0" description="  Channel 24 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2627_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2627_p" offset="0x40" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS27_26" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 27 and 26 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH27" width="4" begin="23" end="20" resetval="0x0" description="  Channel 27 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH27" width="4" begin="19" end="16" resetval="0x0" description="  Channel 27 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH27" width="4" begin="15" end="12" resetval="0x0" description="  Channel 27 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH26" width="4" begin="11" end="8" resetval="0x0" description="  Channel 26 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH26" width="4" begin="7" end="4" resetval="0x0" description="  Channel 26 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH26" width="4" begin="3" end="0" resetval="0x0" description="  Channel 26 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2829_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH2829_p" offset="0x44" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS29_28" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 29 and 28 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH29" width="4" begin="23" end="20" resetval="0x0" description="  Channel 29 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH29" width="4" begin="19" end="16" resetval="0x0" description="  Channel 29 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH29" width="4" begin="15" end="12" resetval="0x0" description="  Channel 29 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH28" width="4" begin="11" end="8" resetval="0x0" description="  Channel 28 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH28" width="4" begin="7" end="4" resetval="0x0" description="  Channel 28 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH28" width="4" begin="3" end="0" resetval="0x0" description="  Channel 28 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_STTS_BIT_CH3031_p" acronym="V2A__CORE_VP__REGS_APB_STTS_BIT_CH3031_p" offset="0x48" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="VALID_BITS31_30" width="2" begin="25" end="24" resetval="0x0" description="  Valid Bits for channel 31 and 30 if force is enabled     " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH31" width="4" begin="23" end="20" resetval="0x0" description="  Channel 31 word length.     " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH31" width="4" begin="19" end="16" resetval="0x0" description="  Channel 31 channel number.     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH31" width="4" begin="15" end="12" resetval="0x0" description="  Channel 31 Source number.     " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="WORD_LENGTH_CH30" width="4" begin="11" end="8" resetval="0x0" description="  Channel 30 word length.     " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CHANNEL_NUM_CH30" width="4" begin="7" end="4" resetval="0x0" description="  Channel 30 channel number.     " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="SOURCE_NUM_CH30" width="4" begin="3" end="0" resetval="0x0" description="  Channel 30 Source number.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CTRL_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CTRL_ADDR_p" offset="0x4C" width="32" description="">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 26" rwaccess="N/A"/> 
		<bitfield id="SPDIF_JITTER_STATUS" width="4" begin="25" end="22" resetval="0x0" description="  SPDIF Jitter Status     " range="25 - 22" rwaccess="R"/> 
		<bitfield id="SPDIF_ENABLE" width="1" begin="21" end="21" resetval="0x0" description="  SPDIF Enable     " range="21" rwaccess="R/W"/> 
		<bitfield id="SPDIF_AVG_SEL" width="1" begin="20" end="20" resetval="0x0" description="  SPDIF average Select     " range="20" rwaccess="R/W"/> 
		<bitfield id="SPDIF_JITTER_BYPASS" width="1" begin="19" end="19" resetval="0x0" description="  SPDIF Jitter Bypass     " range="19" rwaccess="R/W"/> 
		<bitfield id="SPDIF_FIFO_MID_RANGE" width="8" begin="18" end="11" resetval="0x0" description="  SPDIF fifo mid range     " range="18 - 11" rwaccess="R/W"/> 
		<bitfield id="SPDIF_JITTER_THRSH" width="8" begin="10" end="3" resetval="0x0" description="  SPDIF Jitter threshold     " range="10 - 3" rwaccess="R/W"/> 
		<bitfield id="SPDIF_JITTER_AVG_WIN" width="3" begin="2" end="0" resetval="0x0" description="  Spdif Jitter AVG Window     " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_3100_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_3100_ADDR_p" offset="0x50" width="32" description="">
		<bitfield id="SPDIF_CH1_ST_STTS_BITS3100" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 1 Status bits[31:0]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_6332_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_6332_ADDR_p" offset="0x54" width="32" description="">
		<bitfield id="SPDIF_CH1_ST_STTS_BITS6332" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 1 Status bits[63:32]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_9564_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_9564_ADDR_p" offset="0x58" width="32" description="">
		<bitfield id="SPDIF_CH1_ST_STTS_BITS9564" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 1 Status bits[95:64]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_12796_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_12796_ADDR_p" offset="0x5C" width="32" description="">
		<bitfield id="SPDIF_CH1_ST_STTS_BITS12796" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 1 Status bits[127:96]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_159128_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_159128_ADDR_p" offset="0x60" width="32" description="">
		<bitfield id="SPDIF_CH1_ST_STTS_BITS159128" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 1 Status bits[159:128]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_191160_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH1_CS_191160_ADDR_p" offset="0x64" width="32" description="">
		<bitfield id="SPDIF_CH1_ST_STTS_BITS191160" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 1 Status bits[191:160]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_3100_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_3100_ADDR_p" offset="0x68" width="32" description="">
		<bitfield id="SPDIF_CH2_ST_STTS_BITS3100" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 2 Status bits[31:0]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_6332_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_6332_ADDR_p" offset="0x6C" width="32" description="">
		<bitfield id="SPDIF_CH2_ST_STTS_BITS6332" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 2 Status bits[63:32]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_9564_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_9564_ADDR_p" offset="0x70" width="32" description="">
		<bitfield id="SPDIF_CH2_ST_STTS_BITS9564" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 2 Status bits[95:64]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_12796_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_12796_ADDR_p" offset="0x74" width="32" description="">
		<bitfield id="SPDIF_CH2_ST_STTS_BITS12796" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 2 Status bits[127:96]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_159128_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_159128_ADDR_p" offset="0x78" width="32" description="">
		<bitfield id="SPDIF_CH2_ST_STTS_BITS159128" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 2 Status bits[159:128]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_191160_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SPDIF_CH2_CS_191160_ADDR_p" offset="0x7C" width="32" description="">
		<bitfield id="SPDIF_CH2_ST_STTS_BITS191160" width="32" begin="31" end="0" resetval="0x0" description="  SPDIF Channel 2 Status bits[191:160]     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SMPL2PKT_CNTL_p" acronym="V2A__CORE_VP__REGS_APB_SMPL2PKT_CNTL_p" offset="0x80" width="32" description="">
		<bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 2" rwaccess="N/A"/> 
		<bitfield id="SMPL2PKT_EN" width="1" begin="1" end="1" resetval="0x0" description="  When high Sample to Packets Block starts.     " range="1" rwaccess="R/W"/> 
		<bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="  Software reset. Active high.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SMPL2PKT_CNFG_p" acronym="V2A__CORE_VP__REGS_APB_SMPL2PKT_CNFG_p" offset="0x84" width="32" description="">
		<bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 21" rwaccess="N/A"/> 
		<bitfield id="CFG_SAMPLE_PRESENT_FORCE" width="1" begin="20" end="20" resetval="0x0" description="  Force sample present bits     " range="20" rwaccess="R/W"/> 
		<bitfield id="CFG_SAMPLE_PRESENT" width="4" begin="19" end="16" resetval="0x0" description="  Sample present bits if force them is active     " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CFG_EN_AUTO_SUB_PCKT_NUM" width="1" begin="15" end="15" resetval="0x0" description="  Enable automatics sub packet number. When enabled number of sub-packts will be set according to MEM FIFO number of samples.     " range="15" rwaccess="R/W"/> 
		<bitfield id="CFG_BLOCK_LPCM_FIRST_PKT" width="1" begin="14" end="14" resetval="0x0" description="  0 - All packets behave the same.  1- First lpcm audio packet is sent with 1 - SP.     " range="14" rwaccess="R/W"/> 
		<bitfield id="CFG_SUB_PCKT_NUM" width="3" begin="13" end="11" resetval="0x1" description="  Number of sub-packets in HDMI audio 2-ch  packet.  00: 1-SP  01: 2-SP  10: 3-SP  11: 4-SP. 100-111: NA.     " range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="AUDIO_TYPE" width="4" begin="10" end="7" resetval="0x0" description="  Audio Type setting. Packet is structured according to audio type.     " range="10 - 7" rwaccess="R/W"/> 
		<bitfield id="NUM_OF_I2S_PORTS" width="2" begin="6" end="5" resetval="0x0" description="  Number ofactive I2S ports.  00- 1 port  01-2 ports  11- 4 ports   11 -NA.     " range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="MAX_NUM_CH" width="5" begin="4" end="0" resetval="0x0" description="  Number of channels to decode.  0: 1 channel  31: 32 channels     " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_FIFO_CNTL_p" acronym="V2A__CORE_VP__REGS_APB_FIFO_CNTL_p" offset="0x88" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="CFG_DIS_PORT3" width="1" begin="4" end="4" resetval="0x0" description="  0 - Normal Operation.  1 - I2S port 3  is disabled [user should ignore its outputs]. This allows for 24-ch, 12-ch, 6-ch transfer.     " range="4" rwaccess="R/W"/> 
		<bitfield id="FIFO_EMPTY_CALC" width="1" begin="3" end="3" resetval="0x0" description="  0 - Empty is a function of read address.  1 - Empty is a function of BASE read address.     " range="3" rwaccess="R/W"/> 
		<bitfield id="FIFO_DIR" width="1" begin="2" end="2" resetval="0x0" description="  0 - smpl2pkt [inc_step=number of I2S ports]  1 - pkt2smpl [inc_step=num_ch_per_port]     " range="2" rwaccess="R/W"/> 
		<bitfield id="SYNC_WR_TO_CH_ZERO" width="1" begin="1" end="1" resetval="0x0" description="  When high the last channel index synchronizes the write addresses [to the next channel group]     " range="1" rwaccess="R/W"/> 
		<bitfield id="FIFO_SW_RST" width="1" begin="0" end="0" resetval="0x0" description="  Resets Fifo's write and read pointers. When FIFO configuration bits change this signal should be high [due to synchronization issues].     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_FIFO_STTS_p" acronym="V2A__CORE_VP__REGS_APB_FIFO_STTS_p" offset="0x8C" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="UNDERRUN" width="1" begin="3" end="3" resetval="0x0" description="  Indicates a FIFO underrun error has occured - FIFO read when it was empty. For debug purposes, not synchronized.     " range="3" rwaccess="R"/> 
		<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0x0" description="  Indicates a FIFO overrun error has occured - FIFO written to when it was full. For debug purposes, not synchronized.     " range="2" rwaccess="R"/> 
		<bitfield id="REMPTY" width="1" begin="1" end="1" resetval="0x0" description="  Indicates FIFO Empty. For debug purposes, not synchronized.     " range="1" rwaccess="R"/> 
		<bitfield id="WFULL" width="1" begin="0" end="0" resetval="0x0" description="  Indicates FIFO Full. For debug purposes, not synchronized.     " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SUB_PCKT_THRSH_p" acronym="V2A__CORE_VP__REGS_APB_SUB_PCKT_THRSH_p" offset="0x90" width="32" description="">
		<bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 24" rwaccess="N/A"/> 
		<bitfield id="CFG_MEM_FIFO_THRSH3" width="8" begin="23" end="16" resetval="0x48" description="  If number of samples in MEM FIFO is below Threshold 3: Each Packet will contain only 3 subpacket.     " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CFG_MEM_FIFO_THRSH2" width="8" begin="15" end="8" resetval="0x32" description="  If number of samples in MEM FIFO is below Threshold2: Each Packet will contain only 2 subpacket.     " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CFG_MEM_FIFO_THRSH1" width="8" begin="7" end="0" resetval="0x16" description="  If number of samples in MEM FIFO is below Threshold 1: Each Packet will contain only 1 subpacket.     " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_WR_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_WR_ADDR_p" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="WR_ADDR" width="4" begin="3" end="0" resetval="0x0" description="  4 MSB of the packet memory address in which the data is written.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_WR_REQ_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_WR_REQ_p" offset="0x4" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="HOST_WR" width="1" begin="0" end="0" resetval="0x0" description="  Write request bit for the host write transaction, active high. Bit is automatically cleared when operation is completed.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_RD_ADDR_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_RD_ADDR_p" offset="0x8" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 4" rwaccess="N/A"/> 
		<bitfield id="RD_ADDR" width="4" begin="3" end="0" resetval="0x0" description="  4 MSB of the packet memory address from which the data is read.     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_RD_REQ_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_RD_REQ_p" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="HOST_RD" width="1" begin="0" end="0" resetval="0x0" description="  Read request bit for the host read transaction, active high. Bit is automatically cleared when operation is completed.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_DATA_WR_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_DATA_WR_p" offset="0x10" width="32" description="">
		<bitfield id="DATA_WR" width="32" begin="31" end="0" resetval="0x0" description="  The 32 bits of the data to be written to the packet memory. When written to this register fifo1_wr_enable will automatically be asserted and the data is stored in FIFO.     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_DATA_RD_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_DATA_RD_p" offset="0x14" width="32" description="">
		<bitfield id="FIFO2_DATA_OUT" width="32" begin="31" end="0" resetval="0x0" description="  The 32 bits of the data to be read from the packet memory. When read from this register fifo2_rd_enable will automatically be asserted and the data is read from the FIFO.     " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_FIFO1_FLUSH_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_FIFO1_FLUSH_p" offset="0x18" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="FIFO1_FLUSH" width="1" begin="0" end="0" resetval="0x0" description="  Fifo1 flush bit, active high. Bit is automatically cleared when operation is completed.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_FIFO2_FLUSH_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_FIFO2_FLUSH_p" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="FIFO2_FLUSH" width="1" begin="0" end="0" resetval="0x0" description="  Fifo2 flush bit, active high. Bit is automatically cleared when operation is completed.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_STATUS_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_STATUS_p" offset="0x20" width="32" description="">
		<bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 5" rwaccess="N/A"/> 
		<bitfield id="FIFO2_EMPTY" width="1" begin="4" end="4" resetval="0x1" description="  Fifo2 empty indication, when high indicates that FIFO2 is empty     " range="4" rwaccess="R"/> 
		<bitfield id="FIFO1_FULL" width="1" begin="3" end="3" resetval="0x0" description="  Fifo1 full indication, when high indicates that FIFO1 is full     " range="3" rwaccess="R"/> 
		<bitfield id="SOURCE_PKT_MEM_CTRL_FSM_STATE" width="3" begin="2" end="0" resetval="0x0" description="  State of the FSM that controls packet memory transactions.     " range="2 - 0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_INTERRUPT_SOURCE_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_INTERRUPT_SOURCE_p" offset="0x24" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="PPS_SENT" width="1" begin="10" end="10" resetval="0x0" description="  PPS sent to framer indication. Active HIGH. Clear on read. " range="10" rwaccess="R"/> 
		<bitfield id="FIFO2_UNDERFLOW" width="1" begin="9" end="9" resetval="0x0" description="  Fifo2 underflow indication. Indicates incorrect programming sequence. Active HIGH. Clear on read. " range="9" rwaccess="R"/> 
		<bitfield id="FIFO2_OVERFLOW" width="1" begin="8" end="8" resetval="0x0" description="  Fifo2 overflow indication. Indicates incorrect programming sequence. Active HIGH. Clear on read. " range="8" rwaccess="R"/> 
		<bitfield id="FIFO1_UNDERFLOW" width="1" begin="7" end="7" resetval="0x0" description="  Fifo1 underflow indication. Indicates incorrect programming sequence. Active HIGH. Clear on read. " range="7" rwaccess="R"/> 
		<bitfield id="FIFO1_OVERFLOW" width="1" begin="6" end="6" resetval="0x0" description="  Fifo1 overflow indication. Indicates incorrect programming sequence. Active HIGH. Clear on read. " range="6" rwaccess="R"/> 
		<bitfield id="ALLOC_WR_ERROR" width="1" begin="5" end="5" resetval="0x0" description="  Error happened, invalid write to the allocation table. Indicates incorrect programming sequence.  Active HIGH. Clear on read. " range="5" rwaccess="R"/> 
		<bitfield id="ALLOC_WR_DONE" width="1" begin="4" end="4" resetval="0x0" description="  Successful write to the allocation table. Active HIGH. Clear on read. " range="4" rwaccess="R"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description=" Reserved field. 0x0 when read. Writes ignored. " range="3" rwaccess="N/A"/> 
		<bitfield id="NONVALID_TYPE_REQUESTED_INT" width="1" begin="2" end="2" resetval="0x0" description="  Indication that nonvalid type of packet is requested by the packet interface. Indicates incorrect programming sequence. Active HIGH. Clear on read. " range="2" rwaccess="R"/> 
		<bitfield id="HOST_RD_DONE_INT" width="1" begin="1" end="1" resetval="0x0" description="  Indication that the host read transaction finished. Active HIGH. Clear on read. " range="1" rwaccess="R"/> 
		<bitfield id="HOST_WR_DONE_INT" width="1" begin="0" end="0" resetval="0x0" description=" Indication that the host write transaction finished. Active HIGH. Clear on read. " range="0" rwaccess="R"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_INTERRUPT_MASK_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_INTERRUPT_MASK_p" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 11" rwaccess="N/A"/> 
		<bitfield id="PPS_SENT_MASK" width="1" begin="10" end="10" resetval="0x0" description="  Masks the pps_sent interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="10" rwaccess="R/W"/> 
		<bitfield id="FIFO2_UNDERFLOW_MASK" width="1" begin="9" end="9" resetval="0x0" description="  Masks the fifo2_underflow interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="9" rwaccess="R/W"/> 
		<bitfield id="FIFO2_OVERFLOW_MASK" width="1" begin="8" end="8" resetval="0x0" description="  Masks the fifo2_overflow interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="8" rwaccess="R/W"/> 
		<bitfield id="FIFO1_UNDERFLOW_MASK" width="1" begin="7" end="7" resetval="0x0" description="  Masks the fifo1_underflow interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="7" rwaccess="R/W"/> 
		<bitfield id="FIFO1_OVERFLOW_MASK" width="1" begin="6" end="6" resetval="0x0" description="  Masks the fifo1_overflow interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="6" rwaccess="R/W"/> 
		<bitfield id="ALLOC_WR_ERROR_MASK" width="1" begin="5" end="5" resetval="0x0" description="  Masks the alloc_wr_error interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="ALLOC_WR_DONE_MASK" width="1" begin="4" end="4" resetval="0x0" description="  Masks the alloc_wr_done interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="  Reserved field. 0x0 when read. Writes ignored.  " range="3" rwaccess="N/A"/> 
		<bitfield id="NONVALID_TYPE_REQUESTED_INT_MASK" width="1" begin="2" end="2" resetval="0x0" description="  Masks the nonvalid_type_requested_int interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="2" rwaccess="R/W"/> 
		<bitfield id="HOST_RD_DONE_INT_MASK" width="1" begin="1" end="1" resetval="0x0" description="  Masks the host_rd_done_int interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="1" rwaccess="R/W"/> 
		<bitfield id="HOST_WR_DONE_INT_MASK" width="1" begin="0" end="0" resetval="0x0" description=" Masks the host_wr_done_int interrupt. 0x0-interrupt enabled 0x1-interrupt disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PKT_ALLOC_REG_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PKT_ALLOC_REG_p" offset="0x2C" width="32" description="">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="ACTIVE_IDLE_TYPE" width="1" begin="17" end="17" resetval="0x0" description="  Indicates in which mode the SDP will be sent. 0- no_video mode, 1- video mode     " range="17" rwaccess="R/W"/> 
		<bitfield id="TYPE_VALID" width="1" begin="16" end="16" resetval="0x0" description="  1 for valid, 0 for nonvalid     " range="16" rwaccess="R/W"/> 
		<bitfield id="PACKET_TYPE" width="8" begin="15" end="8" resetval="0x0" description="  8-bit value of the packet type      " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="7 - 4" rwaccess="N/A"/> 
		<bitfield id="PKT_ALLOC_ADDRESS" width="4" begin="3" end="0" resetval="0x0" description="  Address of the register in the source allocation table     " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PKT_ALLOC_WR_EN_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PKT_ALLOC_WR_EN_p" offset="0x30" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="PKT_ALLOC_WR_EN" width="1" begin="0" end="0" resetval="0x0" description="  Enable bit for writing to the allocation table, active high     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_SW_RESET_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_SW_RESET_p" offset="0x34" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="SW_RST" width="1" begin="0" end="0" resetval="0x0" description="  Software reset, active high. Bit is automatically cleared when operation is completed.     " range="0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PPS_HEADER_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PPS_HEADER_p" offset="0x38" width="32" description="">
		<bitfield id="PPS_HEADER" width="32" begin="31" end="0" resetval="0x0" description="  value of the PPS header as per DPv1.4     " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PPS_p" acronym="V2A__CORE_VP__REGS_APB_SOURCE_PIF_PPS_p" offset="0x3C" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved. Writes are ignored. 0x0 when read " range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="PPS" width="1" begin="0" end="0" resetval="0x0" description="  PPS SDP indication, active high. When set, the SDP to be read/written from/to the memory by the host is in fact PPS. Bit is automatically cleared when operation is completed.     " range="0" rwaccess="R/W"/>
	</register>
</module>